
LED_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c160  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f98  0800c220  0800c220  0000d220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1b8  0800d1b8  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800d1b8  0800d1b8  0000f1d8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800d1b8  0800d1b8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1b8  0800d1b8  0000e1b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1bc  0800d1bc  0000e1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d1c0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bd4  200001d8  0800d398  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dac  0800d398  0000fdac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000515dc  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d3c  00000000  00000000  000607dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003d10  00000000  00000000  00064518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002e18  00000000  00000000  00068228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191ea  00000000  00000000  0006b040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002130f  00000000  00000000  0008422a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000acb70  00000000  00000000  000a5539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001520a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fec0  00000000  00000000  001520ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00161fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d8 	.word	0x200001d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800c204 	.word	0x0800c204

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001dc 	.word	0x200001dc
 8000100:	0800c204 	.word	0x0800c204

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 ff19 	bl	8002270 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fe5d 	bl	8002108 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 ff0b 	bl	8002270 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 ff01 	bl	8002270 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fe87 	bl	8002190 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fe7d 	bl	8002190 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_d2uiz>:
 80004a4:	b570      	push	{r4, r5, r6, lr}
 80004a6:	2200      	movs	r2, #0
 80004a8:	4b0c      	ldr	r3, [pc, #48]	@ (80004dc <__aeabi_d2uiz+0x38>)
 80004aa:	0004      	movs	r4, r0
 80004ac:	000d      	movs	r5, r1
 80004ae:	f7ff ffef 	bl	8000490 <__aeabi_dcmpge>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d104      	bne.n	80004c0 <__aeabi_d2uiz+0x1c>
 80004b6:	0020      	movs	r0, r4
 80004b8:	0029      	movs	r1, r5
 80004ba:	f002 fe59 	bl	8003170 <__aeabi_d2iz>
 80004be:	bd70      	pop	{r4, r5, r6, pc}
 80004c0:	4b06      	ldr	r3, [pc, #24]	@ (80004dc <__aeabi_d2uiz+0x38>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	0020      	movs	r0, r4
 80004c6:	0029      	movs	r1, r5
 80004c8:	f002 fa26 	bl	8002918 <__aeabi_dsub>
 80004cc:	f002 fe50 	bl	8003170 <__aeabi_d2iz>
 80004d0:	2380      	movs	r3, #128	@ 0x80
 80004d2:	061b      	lsls	r3, r3, #24
 80004d4:	469c      	mov	ip, r3
 80004d6:	4460      	add	r0, ip
 80004d8:	e7f1      	b.n	80004be <__aeabi_d2uiz+0x1a>
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	41e00000 	.word	0x41e00000

080004e0 <__aeabi_fadd>:
 80004e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e2:	024b      	lsls	r3, r1, #9
 80004e4:	0a5a      	lsrs	r2, r3, #9
 80004e6:	4694      	mov	ip, r2
 80004e8:	004a      	lsls	r2, r1, #1
 80004ea:	0fc9      	lsrs	r1, r1, #31
 80004ec:	46ce      	mov	lr, r9
 80004ee:	4647      	mov	r7, r8
 80004f0:	4689      	mov	r9, r1
 80004f2:	0045      	lsls	r5, r0, #1
 80004f4:	0246      	lsls	r6, r0, #9
 80004f6:	0e2d      	lsrs	r5, r5, #24
 80004f8:	0e12      	lsrs	r2, r2, #24
 80004fa:	b580      	push	{r7, lr}
 80004fc:	0999      	lsrs	r1, r3, #6
 80004fe:	0a77      	lsrs	r7, r6, #9
 8000500:	0fc4      	lsrs	r4, r0, #31
 8000502:	09b6      	lsrs	r6, r6, #6
 8000504:	1aab      	subs	r3, r5, r2
 8000506:	454c      	cmp	r4, r9
 8000508:	d020      	beq.n	800054c <__aeabi_fadd+0x6c>
 800050a:	2b00      	cmp	r3, #0
 800050c:	dd0c      	ble.n	8000528 <__aeabi_fadd+0x48>
 800050e:	2a00      	cmp	r2, #0
 8000510:	d134      	bne.n	800057c <__aeabi_fadd+0x9c>
 8000512:	2900      	cmp	r1, #0
 8000514:	d02a      	beq.n	800056c <__aeabi_fadd+0x8c>
 8000516:	1e5a      	subs	r2, r3, #1
 8000518:	2b01      	cmp	r3, #1
 800051a:	d100      	bne.n	800051e <__aeabi_fadd+0x3e>
 800051c:	e08f      	b.n	800063e <__aeabi_fadd+0x15e>
 800051e:	2bff      	cmp	r3, #255	@ 0xff
 8000520:	d100      	bne.n	8000524 <__aeabi_fadd+0x44>
 8000522:	e0cd      	b.n	80006c0 <__aeabi_fadd+0x1e0>
 8000524:	0013      	movs	r3, r2
 8000526:	e02f      	b.n	8000588 <__aeabi_fadd+0xa8>
 8000528:	2b00      	cmp	r3, #0
 800052a:	d060      	beq.n	80005ee <__aeabi_fadd+0x10e>
 800052c:	1b53      	subs	r3, r2, r5
 800052e:	2d00      	cmp	r5, #0
 8000530:	d000      	beq.n	8000534 <__aeabi_fadd+0x54>
 8000532:	e0ee      	b.n	8000712 <__aeabi_fadd+0x232>
 8000534:	2e00      	cmp	r6, #0
 8000536:	d100      	bne.n	800053a <__aeabi_fadd+0x5a>
 8000538:	e13e      	b.n	80007b8 <__aeabi_fadd+0x2d8>
 800053a:	1e5c      	subs	r4, r3, #1
 800053c:	2b01      	cmp	r3, #1
 800053e:	d100      	bne.n	8000542 <__aeabi_fadd+0x62>
 8000540:	e16b      	b.n	800081a <__aeabi_fadd+0x33a>
 8000542:	2bff      	cmp	r3, #255	@ 0xff
 8000544:	d100      	bne.n	8000548 <__aeabi_fadd+0x68>
 8000546:	e0b9      	b.n	80006bc <__aeabi_fadd+0x1dc>
 8000548:	0023      	movs	r3, r4
 800054a:	e0e7      	b.n	800071c <__aeabi_fadd+0x23c>
 800054c:	2b00      	cmp	r3, #0
 800054e:	dc00      	bgt.n	8000552 <__aeabi_fadd+0x72>
 8000550:	e0a4      	b.n	800069c <__aeabi_fadd+0x1bc>
 8000552:	2a00      	cmp	r2, #0
 8000554:	d069      	beq.n	800062a <__aeabi_fadd+0x14a>
 8000556:	2dff      	cmp	r5, #255	@ 0xff
 8000558:	d100      	bne.n	800055c <__aeabi_fadd+0x7c>
 800055a:	e0b1      	b.n	80006c0 <__aeabi_fadd+0x1e0>
 800055c:	2280      	movs	r2, #128	@ 0x80
 800055e:	04d2      	lsls	r2, r2, #19
 8000560:	4311      	orrs	r1, r2
 8000562:	2b1b      	cmp	r3, #27
 8000564:	dc00      	bgt.n	8000568 <__aeabi_fadd+0x88>
 8000566:	e0e9      	b.n	800073c <__aeabi_fadd+0x25c>
 8000568:	002b      	movs	r3, r5
 800056a:	3605      	adds	r6, #5
 800056c:	08f7      	lsrs	r7, r6, #3
 800056e:	2bff      	cmp	r3, #255	@ 0xff
 8000570:	d100      	bne.n	8000574 <__aeabi_fadd+0x94>
 8000572:	e0a5      	b.n	80006c0 <__aeabi_fadd+0x1e0>
 8000574:	027a      	lsls	r2, r7, #9
 8000576:	0a52      	lsrs	r2, r2, #9
 8000578:	b2d8      	uxtb	r0, r3
 800057a:	e030      	b.n	80005de <__aeabi_fadd+0xfe>
 800057c:	2dff      	cmp	r5, #255	@ 0xff
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0xa2>
 8000580:	e09e      	b.n	80006c0 <__aeabi_fadd+0x1e0>
 8000582:	2280      	movs	r2, #128	@ 0x80
 8000584:	04d2      	lsls	r2, r2, #19
 8000586:	4311      	orrs	r1, r2
 8000588:	2001      	movs	r0, #1
 800058a:	2b1b      	cmp	r3, #27
 800058c:	dc08      	bgt.n	80005a0 <__aeabi_fadd+0xc0>
 800058e:	0008      	movs	r0, r1
 8000590:	2220      	movs	r2, #32
 8000592:	40d8      	lsrs	r0, r3
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	4099      	lsls	r1, r3
 8000598:	000b      	movs	r3, r1
 800059a:	1e5a      	subs	r2, r3, #1
 800059c:	4193      	sbcs	r3, r2
 800059e:	4318      	orrs	r0, r3
 80005a0:	1a36      	subs	r6, r6, r0
 80005a2:	0173      	lsls	r3, r6, #5
 80005a4:	d400      	bmi.n	80005a8 <__aeabi_fadd+0xc8>
 80005a6:	e071      	b.n	800068c <__aeabi_fadd+0x1ac>
 80005a8:	01b6      	lsls	r6, r6, #6
 80005aa:	09b7      	lsrs	r7, r6, #6
 80005ac:	0038      	movs	r0, r7
 80005ae:	f002 feb5 	bl	800331c <__clzsi2>
 80005b2:	003b      	movs	r3, r7
 80005b4:	3805      	subs	r0, #5
 80005b6:	4083      	lsls	r3, r0
 80005b8:	4285      	cmp	r5, r0
 80005ba:	dd4d      	ble.n	8000658 <__aeabi_fadd+0x178>
 80005bc:	4eb4      	ldr	r6, [pc, #720]	@ (8000890 <__aeabi_fadd+0x3b0>)
 80005be:	1a2d      	subs	r5, r5, r0
 80005c0:	401e      	ands	r6, r3
 80005c2:	075a      	lsls	r2, r3, #29
 80005c4:	d068      	beq.n	8000698 <__aeabi_fadd+0x1b8>
 80005c6:	220f      	movs	r2, #15
 80005c8:	4013      	ands	r3, r2
 80005ca:	2b04      	cmp	r3, #4
 80005cc:	d064      	beq.n	8000698 <__aeabi_fadd+0x1b8>
 80005ce:	3604      	adds	r6, #4
 80005d0:	0173      	lsls	r3, r6, #5
 80005d2:	d561      	bpl.n	8000698 <__aeabi_fadd+0x1b8>
 80005d4:	1c68      	adds	r0, r5, #1
 80005d6:	2dfe      	cmp	r5, #254	@ 0xfe
 80005d8:	d154      	bne.n	8000684 <__aeabi_fadd+0x1a4>
 80005da:	20ff      	movs	r0, #255	@ 0xff
 80005dc:	2200      	movs	r2, #0
 80005de:	05c0      	lsls	r0, r0, #23
 80005e0:	4310      	orrs	r0, r2
 80005e2:	07e4      	lsls	r4, r4, #31
 80005e4:	4320      	orrs	r0, r4
 80005e6:	bcc0      	pop	{r6, r7}
 80005e8:	46b9      	mov	r9, r7
 80005ea:	46b0      	mov	r8, r6
 80005ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005ee:	22fe      	movs	r2, #254	@ 0xfe
 80005f0:	4690      	mov	r8, r2
 80005f2:	1c68      	adds	r0, r5, #1
 80005f4:	0002      	movs	r2, r0
 80005f6:	4640      	mov	r0, r8
 80005f8:	4210      	tst	r0, r2
 80005fa:	d16b      	bne.n	80006d4 <__aeabi_fadd+0x1f4>
 80005fc:	2d00      	cmp	r5, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_fadd+0x122>
 8000600:	e0dd      	b.n	80007be <__aeabi_fadd+0x2de>
 8000602:	2e00      	cmp	r6, #0
 8000604:	d100      	bne.n	8000608 <__aeabi_fadd+0x128>
 8000606:	e102      	b.n	800080e <__aeabi_fadd+0x32e>
 8000608:	2900      	cmp	r1, #0
 800060a:	d0b3      	beq.n	8000574 <__aeabi_fadd+0x94>
 800060c:	2280      	movs	r2, #128	@ 0x80
 800060e:	1a77      	subs	r7, r6, r1
 8000610:	04d2      	lsls	r2, r2, #19
 8000612:	4217      	tst	r7, r2
 8000614:	d100      	bne.n	8000618 <__aeabi_fadd+0x138>
 8000616:	e136      	b.n	8000886 <__aeabi_fadd+0x3a6>
 8000618:	464c      	mov	r4, r9
 800061a:	1b8e      	subs	r6, r1, r6
 800061c:	d061      	beq.n	80006e2 <__aeabi_fadd+0x202>
 800061e:	2001      	movs	r0, #1
 8000620:	4216      	tst	r6, r2
 8000622:	d130      	bne.n	8000686 <__aeabi_fadd+0x1a6>
 8000624:	2300      	movs	r3, #0
 8000626:	08f7      	lsrs	r7, r6, #3
 8000628:	e7a4      	b.n	8000574 <__aeabi_fadd+0x94>
 800062a:	2900      	cmp	r1, #0
 800062c:	d09e      	beq.n	800056c <__aeabi_fadd+0x8c>
 800062e:	1e5a      	subs	r2, r3, #1
 8000630:	2b01      	cmp	r3, #1
 8000632:	d100      	bne.n	8000636 <__aeabi_fadd+0x156>
 8000634:	e0ca      	b.n	80007cc <__aeabi_fadd+0x2ec>
 8000636:	2bff      	cmp	r3, #255	@ 0xff
 8000638:	d042      	beq.n	80006c0 <__aeabi_fadd+0x1e0>
 800063a:	0013      	movs	r3, r2
 800063c:	e791      	b.n	8000562 <__aeabi_fadd+0x82>
 800063e:	1a71      	subs	r1, r6, r1
 8000640:	014b      	lsls	r3, r1, #5
 8000642:	d400      	bmi.n	8000646 <__aeabi_fadd+0x166>
 8000644:	e0d1      	b.n	80007ea <__aeabi_fadd+0x30a>
 8000646:	018f      	lsls	r7, r1, #6
 8000648:	09bf      	lsrs	r7, r7, #6
 800064a:	0038      	movs	r0, r7
 800064c:	f002 fe66 	bl	800331c <__clzsi2>
 8000650:	003b      	movs	r3, r7
 8000652:	3805      	subs	r0, #5
 8000654:	4083      	lsls	r3, r0
 8000656:	2501      	movs	r5, #1
 8000658:	2220      	movs	r2, #32
 800065a:	1b40      	subs	r0, r0, r5
 800065c:	3001      	adds	r0, #1
 800065e:	1a12      	subs	r2, r2, r0
 8000660:	001e      	movs	r6, r3
 8000662:	4093      	lsls	r3, r2
 8000664:	40c6      	lsrs	r6, r0
 8000666:	1e5a      	subs	r2, r3, #1
 8000668:	4193      	sbcs	r3, r2
 800066a:	431e      	orrs	r6, r3
 800066c:	d039      	beq.n	80006e2 <__aeabi_fadd+0x202>
 800066e:	0773      	lsls	r3, r6, #29
 8000670:	d100      	bne.n	8000674 <__aeabi_fadd+0x194>
 8000672:	e11b      	b.n	80008ac <__aeabi_fadd+0x3cc>
 8000674:	230f      	movs	r3, #15
 8000676:	2500      	movs	r5, #0
 8000678:	4033      	ands	r3, r6
 800067a:	2b04      	cmp	r3, #4
 800067c:	d1a7      	bne.n	80005ce <__aeabi_fadd+0xee>
 800067e:	2001      	movs	r0, #1
 8000680:	0172      	lsls	r2, r6, #5
 8000682:	d57c      	bpl.n	800077e <__aeabi_fadd+0x29e>
 8000684:	b2c0      	uxtb	r0, r0
 8000686:	01b2      	lsls	r2, r6, #6
 8000688:	0a52      	lsrs	r2, r2, #9
 800068a:	e7a8      	b.n	80005de <__aeabi_fadd+0xfe>
 800068c:	0773      	lsls	r3, r6, #29
 800068e:	d003      	beq.n	8000698 <__aeabi_fadd+0x1b8>
 8000690:	230f      	movs	r3, #15
 8000692:	4033      	ands	r3, r6
 8000694:	2b04      	cmp	r3, #4
 8000696:	d19a      	bne.n	80005ce <__aeabi_fadd+0xee>
 8000698:	002b      	movs	r3, r5
 800069a:	e767      	b.n	800056c <__aeabi_fadd+0x8c>
 800069c:	2b00      	cmp	r3, #0
 800069e:	d023      	beq.n	80006e8 <__aeabi_fadd+0x208>
 80006a0:	1b53      	subs	r3, r2, r5
 80006a2:	2d00      	cmp	r5, #0
 80006a4:	d17b      	bne.n	800079e <__aeabi_fadd+0x2be>
 80006a6:	2e00      	cmp	r6, #0
 80006a8:	d100      	bne.n	80006ac <__aeabi_fadd+0x1cc>
 80006aa:	e086      	b.n	80007ba <__aeabi_fadd+0x2da>
 80006ac:	1e5d      	subs	r5, r3, #1
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d100      	bne.n	80006b4 <__aeabi_fadd+0x1d4>
 80006b2:	e08b      	b.n	80007cc <__aeabi_fadd+0x2ec>
 80006b4:	2bff      	cmp	r3, #255	@ 0xff
 80006b6:	d002      	beq.n	80006be <__aeabi_fadd+0x1de>
 80006b8:	002b      	movs	r3, r5
 80006ba:	e075      	b.n	80007a8 <__aeabi_fadd+0x2c8>
 80006bc:	464c      	mov	r4, r9
 80006be:	4667      	mov	r7, ip
 80006c0:	2f00      	cmp	r7, #0
 80006c2:	d100      	bne.n	80006c6 <__aeabi_fadd+0x1e6>
 80006c4:	e789      	b.n	80005da <__aeabi_fadd+0xfa>
 80006c6:	2280      	movs	r2, #128	@ 0x80
 80006c8:	03d2      	lsls	r2, r2, #15
 80006ca:	433a      	orrs	r2, r7
 80006cc:	0252      	lsls	r2, r2, #9
 80006ce:	20ff      	movs	r0, #255	@ 0xff
 80006d0:	0a52      	lsrs	r2, r2, #9
 80006d2:	e784      	b.n	80005de <__aeabi_fadd+0xfe>
 80006d4:	1a77      	subs	r7, r6, r1
 80006d6:	017b      	lsls	r3, r7, #5
 80006d8:	d46b      	bmi.n	80007b2 <__aeabi_fadd+0x2d2>
 80006da:	2f00      	cmp	r7, #0
 80006dc:	d000      	beq.n	80006e0 <__aeabi_fadd+0x200>
 80006de:	e765      	b.n	80005ac <__aeabi_fadd+0xcc>
 80006e0:	2400      	movs	r4, #0
 80006e2:	2000      	movs	r0, #0
 80006e4:	2200      	movs	r2, #0
 80006e6:	e77a      	b.n	80005de <__aeabi_fadd+0xfe>
 80006e8:	22fe      	movs	r2, #254	@ 0xfe
 80006ea:	1c6b      	adds	r3, r5, #1
 80006ec:	421a      	tst	r2, r3
 80006ee:	d149      	bne.n	8000784 <__aeabi_fadd+0x2a4>
 80006f0:	2d00      	cmp	r5, #0
 80006f2:	d000      	beq.n	80006f6 <__aeabi_fadd+0x216>
 80006f4:	e09f      	b.n	8000836 <__aeabi_fadd+0x356>
 80006f6:	2e00      	cmp	r6, #0
 80006f8:	d100      	bne.n	80006fc <__aeabi_fadd+0x21c>
 80006fa:	e0ba      	b.n	8000872 <__aeabi_fadd+0x392>
 80006fc:	2900      	cmp	r1, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_fadd+0x222>
 8000700:	e0cf      	b.n	80008a2 <__aeabi_fadd+0x3c2>
 8000702:	1872      	adds	r2, r6, r1
 8000704:	0153      	lsls	r3, r2, #5
 8000706:	d400      	bmi.n	800070a <__aeabi_fadd+0x22a>
 8000708:	e0cd      	b.n	80008a6 <__aeabi_fadd+0x3c6>
 800070a:	0192      	lsls	r2, r2, #6
 800070c:	2001      	movs	r0, #1
 800070e:	0a52      	lsrs	r2, r2, #9
 8000710:	e765      	b.n	80005de <__aeabi_fadd+0xfe>
 8000712:	2aff      	cmp	r2, #255	@ 0xff
 8000714:	d0d2      	beq.n	80006bc <__aeabi_fadd+0x1dc>
 8000716:	2080      	movs	r0, #128	@ 0x80
 8000718:	04c0      	lsls	r0, r0, #19
 800071a:	4306      	orrs	r6, r0
 800071c:	2001      	movs	r0, #1
 800071e:	2b1b      	cmp	r3, #27
 8000720:	dc08      	bgt.n	8000734 <__aeabi_fadd+0x254>
 8000722:	0030      	movs	r0, r6
 8000724:	2420      	movs	r4, #32
 8000726:	40d8      	lsrs	r0, r3
 8000728:	1ae3      	subs	r3, r4, r3
 800072a:	409e      	lsls	r6, r3
 800072c:	0033      	movs	r3, r6
 800072e:	1e5c      	subs	r4, r3, #1
 8000730:	41a3      	sbcs	r3, r4
 8000732:	4318      	orrs	r0, r3
 8000734:	464c      	mov	r4, r9
 8000736:	0015      	movs	r5, r2
 8000738:	1a0e      	subs	r6, r1, r0
 800073a:	e732      	b.n	80005a2 <__aeabi_fadd+0xc2>
 800073c:	0008      	movs	r0, r1
 800073e:	2220      	movs	r2, #32
 8000740:	40d8      	lsrs	r0, r3
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	4099      	lsls	r1, r3
 8000746:	000b      	movs	r3, r1
 8000748:	1e5a      	subs	r2, r3, #1
 800074a:	4193      	sbcs	r3, r2
 800074c:	4303      	orrs	r3, r0
 800074e:	18f6      	adds	r6, r6, r3
 8000750:	0173      	lsls	r3, r6, #5
 8000752:	d59b      	bpl.n	800068c <__aeabi_fadd+0x1ac>
 8000754:	3501      	adds	r5, #1
 8000756:	2dff      	cmp	r5, #255	@ 0xff
 8000758:	d100      	bne.n	800075c <__aeabi_fadd+0x27c>
 800075a:	e73e      	b.n	80005da <__aeabi_fadd+0xfa>
 800075c:	2301      	movs	r3, #1
 800075e:	494d      	ldr	r1, [pc, #308]	@ (8000894 <__aeabi_fadd+0x3b4>)
 8000760:	0872      	lsrs	r2, r6, #1
 8000762:	4033      	ands	r3, r6
 8000764:	400a      	ands	r2, r1
 8000766:	431a      	orrs	r2, r3
 8000768:	0016      	movs	r6, r2
 800076a:	0753      	lsls	r3, r2, #29
 800076c:	d004      	beq.n	8000778 <__aeabi_fadd+0x298>
 800076e:	230f      	movs	r3, #15
 8000770:	4013      	ands	r3, r2
 8000772:	2b04      	cmp	r3, #4
 8000774:	d000      	beq.n	8000778 <__aeabi_fadd+0x298>
 8000776:	e72a      	b.n	80005ce <__aeabi_fadd+0xee>
 8000778:	0173      	lsls	r3, r6, #5
 800077a:	d500      	bpl.n	800077e <__aeabi_fadd+0x29e>
 800077c:	e72a      	b.n	80005d4 <__aeabi_fadd+0xf4>
 800077e:	002b      	movs	r3, r5
 8000780:	08f7      	lsrs	r7, r6, #3
 8000782:	e6f7      	b.n	8000574 <__aeabi_fadd+0x94>
 8000784:	2bff      	cmp	r3, #255	@ 0xff
 8000786:	d100      	bne.n	800078a <__aeabi_fadd+0x2aa>
 8000788:	e727      	b.n	80005da <__aeabi_fadd+0xfa>
 800078a:	1871      	adds	r1, r6, r1
 800078c:	0849      	lsrs	r1, r1, #1
 800078e:	074a      	lsls	r2, r1, #29
 8000790:	d02f      	beq.n	80007f2 <__aeabi_fadd+0x312>
 8000792:	220f      	movs	r2, #15
 8000794:	400a      	ands	r2, r1
 8000796:	2a04      	cmp	r2, #4
 8000798:	d02b      	beq.n	80007f2 <__aeabi_fadd+0x312>
 800079a:	1d0e      	adds	r6, r1, #4
 800079c:	e6e6      	b.n	800056c <__aeabi_fadd+0x8c>
 800079e:	2aff      	cmp	r2, #255	@ 0xff
 80007a0:	d08d      	beq.n	80006be <__aeabi_fadd+0x1de>
 80007a2:	2080      	movs	r0, #128	@ 0x80
 80007a4:	04c0      	lsls	r0, r0, #19
 80007a6:	4306      	orrs	r6, r0
 80007a8:	2b1b      	cmp	r3, #27
 80007aa:	dd24      	ble.n	80007f6 <__aeabi_fadd+0x316>
 80007ac:	0013      	movs	r3, r2
 80007ae:	1d4e      	adds	r6, r1, #5
 80007b0:	e6dc      	b.n	800056c <__aeabi_fadd+0x8c>
 80007b2:	464c      	mov	r4, r9
 80007b4:	1b8f      	subs	r7, r1, r6
 80007b6:	e6f9      	b.n	80005ac <__aeabi_fadd+0xcc>
 80007b8:	464c      	mov	r4, r9
 80007ba:	000e      	movs	r6, r1
 80007bc:	e6d6      	b.n	800056c <__aeabi_fadd+0x8c>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	d149      	bne.n	8000856 <__aeabi_fadd+0x376>
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d068      	beq.n	8000898 <__aeabi_fadd+0x3b8>
 80007c6:	4667      	mov	r7, ip
 80007c8:	464c      	mov	r4, r9
 80007ca:	e77c      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 80007cc:	1870      	adds	r0, r6, r1
 80007ce:	0143      	lsls	r3, r0, #5
 80007d0:	d574      	bpl.n	80008bc <__aeabi_fadd+0x3dc>
 80007d2:	4930      	ldr	r1, [pc, #192]	@ (8000894 <__aeabi_fadd+0x3b4>)
 80007d4:	0840      	lsrs	r0, r0, #1
 80007d6:	4001      	ands	r1, r0
 80007d8:	0743      	lsls	r3, r0, #29
 80007da:	d009      	beq.n	80007f0 <__aeabi_fadd+0x310>
 80007dc:	230f      	movs	r3, #15
 80007de:	4003      	ands	r3, r0
 80007e0:	2b04      	cmp	r3, #4
 80007e2:	d005      	beq.n	80007f0 <__aeabi_fadd+0x310>
 80007e4:	2302      	movs	r3, #2
 80007e6:	1d0e      	adds	r6, r1, #4
 80007e8:	e6c0      	b.n	800056c <__aeabi_fadd+0x8c>
 80007ea:	2301      	movs	r3, #1
 80007ec:	08cf      	lsrs	r7, r1, #3
 80007ee:	e6c1      	b.n	8000574 <__aeabi_fadd+0x94>
 80007f0:	2302      	movs	r3, #2
 80007f2:	08cf      	lsrs	r7, r1, #3
 80007f4:	e6be      	b.n	8000574 <__aeabi_fadd+0x94>
 80007f6:	2520      	movs	r5, #32
 80007f8:	0030      	movs	r0, r6
 80007fa:	40d8      	lsrs	r0, r3
 80007fc:	1aeb      	subs	r3, r5, r3
 80007fe:	409e      	lsls	r6, r3
 8000800:	0033      	movs	r3, r6
 8000802:	1e5d      	subs	r5, r3, #1
 8000804:	41ab      	sbcs	r3, r5
 8000806:	4303      	orrs	r3, r0
 8000808:	0015      	movs	r5, r2
 800080a:	185e      	adds	r6, r3, r1
 800080c:	e7a0      	b.n	8000750 <__aeabi_fadd+0x270>
 800080e:	2900      	cmp	r1, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fadd+0x334>
 8000812:	e765      	b.n	80006e0 <__aeabi_fadd+0x200>
 8000814:	464c      	mov	r4, r9
 8000816:	4667      	mov	r7, ip
 8000818:	e6ac      	b.n	8000574 <__aeabi_fadd+0x94>
 800081a:	1b8f      	subs	r7, r1, r6
 800081c:	017b      	lsls	r3, r7, #5
 800081e:	d52e      	bpl.n	800087e <__aeabi_fadd+0x39e>
 8000820:	01bf      	lsls	r7, r7, #6
 8000822:	09bf      	lsrs	r7, r7, #6
 8000824:	0038      	movs	r0, r7
 8000826:	f002 fd79 	bl	800331c <__clzsi2>
 800082a:	003b      	movs	r3, r7
 800082c:	3805      	subs	r0, #5
 800082e:	4083      	lsls	r3, r0
 8000830:	464c      	mov	r4, r9
 8000832:	3501      	adds	r5, #1
 8000834:	e710      	b.n	8000658 <__aeabi_fadd+0x178>
 8000836:	2e00      	cmp	r6, #0
 8000838:	d100      	bne.n	800083c <__aeabi_fadd+0x35c>
 800083a:	e740      	b.n	80006be <__aeabi_fadd+0x1de>
 800083c:	2900      	cmp	r1, #0
 800083e:	d100      	bne.n	8000842 <__aeabi_fadd+0x362>
 8000840:	e741      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 8000842:	2380      	movs	r3, #128	@ 0x80
 8000844:	03db      	lsls	r3, r3, #15
 8000846:	429f      	cmp	r7, r3
 8000848:	d200      	bcs.n	800084c <__aeabi_fadd+0x36c>
 800084a:	e73c      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 800084c:	459c      	cmp	ip, r3
 800084e:	d300      	bcc.n	8000852 <__aeabi_fadd+0x372>
 8000850:	e739      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 8000852:	4667      	mov	r7, ip
 8000854:	e737      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 8000856:	2900      	cmp	r1, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x37c>
 800085a:	e734      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 800085c:	2380      	movs	r3, #128	@ 0x80
 800085e:	03db      	lsls	r3, r3, #15
 8000860:	429f      	cmp	r7, r3
 8000862:	d200      	bcs.n	8000866 <__aeabi_fadd+0x386>
 8000864:	e72f      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 8000866:	459c      	cmp	ip, r3
 8000868:	d300      	bcc.n	800086c <__aeabi_fadd+0x38c>
 800086a:	e72c      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 800086c:	464c      	mov	r4, r9
 800086e:	4667      	mov	r7, ip
 8000870:	e729      	b.n	80006c6 <__aeabi_fadd+0x1e6>
 8000872:	2900      	cmp	r1, #0
 8000874:	d100      	bne.n	8000878 <__aeabi_fadd+0x398>
 8000876:	e734      	b.n	80006e2 <__aeabi_fadd+0x202>
 8000878:	2300      	movs	r3, #0
 800087a:	08cf      	lsrs	r7, r1, #3
 800087c:	e67a      	b.n	8000574 <__aeabi_fadd+0x94>
 800087e:	464c      	mov	r4, r9
 8000880:	2301      	movs	r3, #1
 8000882:	08ff      	lsrs	r7, r7, #3
 8000884:	e676      	b.n	8000574 <__aeabi_fadd+0x94>
 8000886:	2f00      	cmp	r7, #0
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x3ac>
 800088a:	e729      	b.n	80006e0 <__aeabi_fadd+0x200>
 800088c:	08ff      	lsrs	r7, r7, #3
 800088e:	e671      	b.n	8000574 <__aeabi_fadd+0x94>
 8000890:	fbffffff 	.word	0xfbffffff
 8000894:	7dffffff 	.word	0x7dffffff
 8000898:	2280      	movs	r2, #128	@ 0x80
 800089a:	2400      	movs	r4, #0
 800089c:	20ff      	movs	r0, #255	@ 0xff
 800089e:	03d2      	lsls	r2, r2, #15
 80008a0:	e69d      	b.n	80005de <__aeabi_fadd+0xfe>
 80008a2:	2300      	movs	r3, #0
 80008a4:	e666      	b.n	8000574 <__aeabi_fadd+0x94>
 80008a6:	2300      	movs	r3, #0
 80008a8:	08d7      	lsrs	r7, r2, #3
 80008aa:	e663      	b.n	8000574 <__aeabi_fadd+0x94>
 80008ac:	2001      	movs	r0, #1
 80008ae:	0172      	lsls	r2, r6, #5
 80008b0:	d500      	bpl.n	80008b4 <__aeabi_fadd+0x3d4>
 80008b2:	e6e7      	b.n	8000684 <__aeabi_fadd+0x1a4>
 80008b4:	0031      	movs	r1, r6
 80008b6:	2300      	movs	r3, #0
 80008b8:	08cf      	lsrs	r7, r1, #3
 80008ba:	e65b      	b.n	8000574 <__aeabi_fadd+0x94>
 80008bc:	2301      	movs	r3, #1
 80008be:	08c7      	lsrs	r7, r0, #3
 80008c0:	e658      	b.n	8000574 <__aeabi_fadd+0x94>
 80008c2:	46c0      	nop			@ (mov r8, r8)

080008c4 <__aeabi_fdiv>:
 80008c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c6:	4646      	mov	r6, r8
 80008c8:	464f      	mov	r7, r9
 80008ca:	46d6      	mov	lr, sl
 80008cc:	0245      	lsls	r5, r0, #9
 80008ce:	b5c0      	push	{r6, r7, lr}
 80008d0:	0fc3      	lsrs	r3, r0, #31
 80008d2:	0047      	lsls	r7, r0, #1
 80008d4:	4698      	mov	r8, r3
 80008d6:	1c0e      	adds	r6, r1, #0
 80008d8:	0a6d      	lsrs	r5, r5, #9
 80008da:	0e3f      	lsrs	r7, r7, #24
 80008dc:	d05b      	beq.n	8000996 <__aeabi_fdiv+0xd2>
 80008de:	2fff      	cmp	r7, #255	@ 0xff
 80008e0:	d021      	beq.n	8000926 <__aeabi_fdiv+0x62>
 80008e2:	2380      	movs	r3, #128	@ 0x80
 80008e4:	00ed      	lsls	r5, r5, #3
 80008e6:	04db      	lsls	r3, r3, #19
 80008e8:	431d      	orrs	r5, r3
 80008ea:	2300      	movs	r3, #0
 80008ec:	4699      	mov	r9, r3
 80008ee:	469a      	mov	sl, r3
 80008f0:	3f7f      	subs	r7, #127	@ 0x7f
 80008f2:	0274      	lsls	r4, r6, #9
 80008f4:	0073      	lsls	r3, r6, #1
 80008f6:	0a64      	lsrs	r4, r4, #9
 80008f8:	0e1b      	lsrs	r3, r3, #24
 80008fa:	0ff6      	lsrs	r6, r6, #31
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d020      	beq.n	8000942 <__aeabi_fdiv+0x7e>
 8000900:	2bff      	cmp	r3, #255	@ 0xff
 8000902:	d043      	beq.n	800098c <__aeabi_fdiv+0xc8>
 8000904:	2280      	movs	r2, #128	@ 0x80
 8000906:	2000      	movs	r0, #0
 8000908:	00e4      	lsls	r4, r4, #3
 800090a:	04d2      	lsls	r2, r2, #19
 800090c:	4314      	orrs	r4, r2
 800090e:	3b7f      	subs	r3, #127	@ 0x7f
 8000910:	4642      	mov	r2, r8
 8000912:	1aff      	subs	r7, r7, r3
 8000914:	464b      	mov	r3, r9
 8000916:	4072      	eors	r2, r6
 8000918:	2b0f      	cmp	r3, #15
 800091a:	d900      	bls.n	800091e <__aeabi_fdiv+0x5a>
 800091c:	e09d      	b.n	8000a5a <__aeabi_fdiv+0x196>
 800091e:	4971      	ldr	r1, [pc, #452]	@ (8000ae4 <__aeabi_fdiv+0x220>)
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	58cb      	ldr	r3, [r1, r3]
 8000924:	469f      	mov	pc, r3
 8000926:	2d00      	cmp	r5, #0
 8000928:	d15a      	bne.n	80009e0 <__aeabi_fdiv+0x11c>
 800092a:	2308      	movs	r3, #8
 800092c:	4699      	mov	r9, r3
 800092e:	3b06      	subs	r3, #6
 8000930:	0274      	lsls	r4, r6, #9
 8000932:	469a      	mov	sl, r3
 8000934:	0073      	lsls	r3, r6, #1
 8000936:	27ff      	movs	r7, #255	@ 0xff
 8000938:	0a64      	lsrs	r4, r4, #9
 800093a:	0e1b      	lsrs	r3, r3, #24
 800093c:	0ff6      	lsrs	r6, r6, #31
 800093e:	2b00      	cmp	r3, #0
 8000940:	d1de      	bne.n	8000900 <__aeabi_fdiv+0x3c>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d13b      	bne.n	80009be <__aeabi_fdiv+0xfa>
 8000946:	2301      	movs	r3, #1
 8000948:	4642      	mov	r2, r8
 800094a:	4649      	mov	r1, r9
 800094c:	4072      	eors	r2, r6
 800094e:	4319      	orrs	r1, r3
 8000950:	290e      	cmp	r1, #14
 8000952:	d818      	bhi.n	8000986 <__aeabi_fdiv+0xc2>
 8000954:	4864      	ldr	r0, [pc, #400]	@ (8000ae8 <__aeabi_fdiv+0x224>)
 8000956:	0089      	lsls	r1, r1, #2
 8000958:	5841      	ldr	r1, [r0, r1]
 800095a:	468f      	mov	pc, r1
 800095c:	4653      	mov	r3, sl
 800095e:	2b02      	cmp	r3, #2
 8000960:	d100      	bne.n	8000964 <__aeabi_fdiv+0xa0>
 8000962:	e0b8      	b.n	8000ad6 <__aeabi_fdiv+0x212>
 8000964:	2b03      	cmp	r3, #3
 8000966:	d06e      	beq.n	8000a46 <__aeabi_fdiv+0x182>
 8000968:	4642      	mov	r2, r8
 800096a:	002c      	movs	r4, r5
 800096c:	2b01      	cmp	r3, #1
 800096e:	d140      	bne.n	80009f2 <__aeabi_fdiv+0x12e>
 8000970:	2000      	movs	r0, #0
 8000972:	2400      	movs	r4, #0
 8000974:	05c0      	lsls	r0, r0, #23
 8000976:	4320      	orrs	r0, r4
 8000978:	07d2      	lsls	r2, r2, #31
 800097a:	4310      	orrs	r0, r2
 800097c:	bce0      	pop	{r5, r6, r7}
 800097e:	46ba      	mov	sl, r7
 8000980:	46b1      	mov	r9, r6
 8000982:	46a8      	mov	r8, r5
 8000984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000986:	20ff      	movs	r0, #255	@ 0xff
 8000988:	2400      	movs	r4, #0
 800098a:	e7f3      	b.n	8000974 <__aeabi_fdiv+0xb0>
 800098c:	2c00      	cmp	r4, #0
 800098e:	d120      	bne.n	80009d2 <__aeabi_fdiv+0x10e>
 8000990:	2302      	movs	r3, #2
 8000992:	3fff      	subs	r7, #255	@ 0xff
 8000994:	e7d8      	b.n	8000948 <__aeabi_fdiv+0x84>
 8000996:	2d00      	cmp	r5, #0
 8000998:	d105      	bne.n	80009a6 <__aeabi_fdiv+0xe2>
 800099a:	2304      	movs	r3, #4
 800099c:	4699      	mov	r9, r3
 800099e:	3b03      	subs	r3, #3
 80009a0:	2700      	movs	r7, #0
 80009a2:	469a      	mov	sl, r3
 80009a4:	e7a5      	b.n	80008f2 <__aeabi_fdiv+0x2e>
 80009a6:	0028      	movs	r0, r5
 80009a8:	f002 fcb8 	bl	800331c <__clzsi2>
 80009ac:	2776      	movs	r7, #118	@ 0x76
 80009ae:	1f43      	subs	r3, r0, #5
 80009b0:	409d      	lsls	r5, r3
 80009b2:	2300      	movs	r3, #0
 80009b4:	427f      	negs	r7, r7
 80009b6:	4699      	mov	r9, r3
 80009b8:	469a      	mov	sl, r3
 80009ba:	1a3f      	subs	r7, r7, r0
 80009bc:	e799      	b.n	80008f2 <__aeabi_fdiv+0x2e>
 80009be:	0020      	movs	r0, r4
 80009c0:	f002 fcac 	bl	800331c <__clzsi2>
 80009c4:	1f43      	subs	r3, r0, #5
 80009c6:	409c      	lsls	r4, r3
 80009c8:	2376      	movs	r3, #118	@ 0x76
 80009ca:	425b      	negs	r3, r3
 80009cc:	1a1b      	subs	r3, r3, r0
 80009ce:	2000      	movs	r0, #0
 80009d0:	e79e      	b.n	8000910 <__aeabi_fdiv+0x4c>
 80009d2:	2303      	movs	r3, #3
 80009d4:	464a      	mov	r2, r9
 80009d6:	431a      	orrs	r2, r3
 80009d8:	4691      	mov	r9, r2
 80009da:	2003      	movs	r0, #3
 80009dc:	33fc      	adds	r3, #252	@ 0xfc
 80009de:	e797      	b.n	8000910 <__aeabi_fdiv+0x4c>
 80009e0:	230c      	movs	r3, #12
 80009e2:	4699      	mov	r9, r3
 80009e4:	3b09      	subs	r3, #9
 80009e6:	27ff      	movs	r7, #255	@ 0xff
 80009e8:	469a      	mov	sl, r3
 80009ea:	e782      	b.n	80008f2 <__aeabi_fdiv+0x2e>
 80009ec:	2803      	cmp	r0, #3
 80009ee:	d02c      	beq.n	8000a4a <__aeabi_fdiv+0x186>
 80009f0:	0032      	movs	r2, r6
 80009f2:	0038      	movs	r0, r7
 80009f4:	307f      	adds	r0, #127	@ 0x7f
 80009f6:	2800      	cmp	r0, #0
 80009f8:	dd47      	ble.n	8000a8a <__aeabi_fdiv+0x1c6>
 80009fa:	0763      	lsls	r3, r4, #29
 80009fc:	d004      	beq.n	8000a08 <__aeabi_fdiv+0x144>
 80009fe:	230f      	movs	r3, #15
 8000a00:	4023      	ands	r3, r4
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fdiv+0x144>
 8000a06:	3404      	adds	r4, #4
 8000a08:	0123      	lsls	r3, r4, #4
 8000a0a:	d503      	bpl.n	8000a14 <__aeabi_fdiv+0x150>
 8000a0c:	0038      	movs	r0, r7
 8000a0e:	4b37      	ldr	r3, [pc, #220]	@ (8000aec <__aeabi_fdiv+0x228>)
 8000a10:	3080      	adds	r0, #128	@ 0x80
 8000a12:	401c      	ands	r4, r3
 8000a14:	28fe      	cmp	r0, #254	@ 0xfe
 8000a16:	dcb6      	bgt.n	8000986 <__aeabi_fdiv+0xc2>
 8000a18:	01a4      	lsls	r4, r4, #6
 8000a1a:	0a64      	lsrs	r4, r4, #9
 8000a1c:	b2c0      	uxtb	r0, r0
 8000a1e:	e7a9      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000a20:	2480      	movs	r4, #128	@ 0x80
 8000a22:	2200      	movs	r2, #0
 8000a24:	20ff      	movs	r0, #255	@ 0xff
 8000a26:	03e4      	lsls	r4, r4, #15
 8000a28:	e7a4      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000a2a:	2380      	movs	r3, #128	@ 0x80
 8000a2c:	03db      	lsls	r3, r3, #15
 8000a2e:	421d      	tst	r5, r3
 8000a30:	d001      	beq.n	8000a36 <__aeabi_fdiv+0x172>
 8000a32:	421c      	tst	r4, r3
 8000a34:	d00b      	beq.n	8000a4e <__aeabi_fdiv+0x18a>
 8000a36:	2480      	movs	r4, #128	@ 0x80
 8000a38:	03e4      	lsls	r4, r4, #15
 8000a3a:	432c      	orrs	r4, r5
 8000a3c:	0264      	lsls	r4, r4, #9
 8000a3e:	4642      	mov	r2, r8
 8000a40:	20ff      	movs	r0, #255	@ 0xff
 8000a42:	0a64      	lsrs	r4, r4, #9
 8000a44:	e796      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000a46:	4646      	mov	r6, r8
 8000a48:	002c      	movs	r4, r5
 8000a4a:	2380      	movs	r3, #128	@ 0x80
 8000a4c:	03db      	lsls	r3, r3, #15
 8000a4e:	431c      	orrs	r4, r3
 8000a50:	0264      	lsls	r4, r4, #9
 8000a52:	0032      	movs	r2, r6
 8000a54:	20ff      	movs	r0, #255	@ 0xff
 8000a56:	0a64      	lsrs	r4, r4, #9
 8000a58:	e78c      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000a5a:	016d      	lsls	r5, r5, #5
 8000a5c:	0160      	lsls	r0, r4, #5
 8000a5e:	4285      	cmp	r5, r0
 8000a60:	d22d      	bcs.n	8000abe <__aeabi_fdiv+0x1fa>
 8000a62:	231b      	movs	r3, #27
 8000a64:	2400      	movs	r4, #0
 8000a66:	3f01      	subs	r7, #1
 8000a68:	2601      	movs	r6, #1
 8000a6a:	0029      	movs	r1, r5
 8000a6c:	0064      	lsls	r4, r4, #1
 8000a6e:	006d      	lsls	r5, r5, #1
 8000a70:	2900      	cmp	r1, #0
 8000a72:	db01      	blt.n	8000a78 <__aeabi_fdiv+0x1b4>
 8000a74:	4285      	cmp	r5, r0
 8000a76:	d301      	bcc.n	8000a7c <__aeabi_fdiv+0x1b8>
 8000a78:	1a2d      	subs	r5, r5, r0
 8000a7a:	4334      	orrs	r4, r6
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d1f3      	bne.n	8000a6a <__aeabi_fdiv+0x1a6>
 8000a82:	1e6b      	subs	r3, r5, #1
 8000a84:	419d      	sbcs	r5, r3
 8000a86:	432c      	orrs	r4, r5
 8000a88:	e7b3      	b.n	80009f2 <__aeabi_fdiv+0x12e>
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	1a1b      	subs	r3, r3, r0
 8000a8e:	2b1b      	cmp	r3, #27
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_fdiv+0x1d0>
 8000a92:	e76d      	b.n	8000970 <__aeabi_fdiv+0xac>
 8000a94:	0021      	movs	r1, r4
 8000a96:	379e      	adds	r7, #158	@ 0x9e
 8000a98:	40d9      	lsrs	r1, r3
 8000a9a:	40bc      	lsls	r4, r7
 8000a9c:	000b      	movs	r3, r1
 8000a9e:	1e61      	subs	r1, r4, #1
 8000aa0:	418c      	sbcs	r4, r1
 8000aa2:	4323      	orrs	r3, r4
 8000aa4:	0759      	lsls	r1, r3, #29
 8000aa6:	d004      	beq.n	8000ab2 <__aeabi_fdiv+0x1ee>
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	4019      	ands	r1, r3
 8000aac:	2904      	cmp	r1, #4
 8000aae:	d000      	beq.n	8000ab2 <__aeabi_fdiv+0x1ee>
 8000ab0:	3304      	adds	r3, #4
 8000ab2:	0159      	lsls	r1, r3, #5
 8000ab4:	d413      	bmi.n	8000ade <__aeabi_fdiv+0x21a>
 8000ab6:	019b      	lsls	r3, r3, #6
 8000ab8:	2000      	movs	r0, #0
 8000aba:	0a5c      	lsrs	r4, r3, #9
 8000abc:	e75a      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000abe:	231a      	movs	r3, #26
 8000ac0:	2401      	movs	r4, #1
 8000ac2:	1a2d      	subs	r5, r5, r0
 8000ac4:	e7d0      	b.n	8000a68 <__aeabi_fdiv+0x1a4>
 8000ac6:	1e98      	subs	r0, r3, #2
 8000ac8:	4243      	negs	r3, r0
 8000aca:	4158      	adcs	r0, r3
 8000acc:	4240      	negs	r0, r0
 8000ace:	0032      	movs	r2, r6
 8000ad0:	2400      	movs	r4, #0
 8000ad2:	b2c0      	uxtb	r0, r0
 8000ad4:	e74e      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000ad6:	4642      	mov	r2, r8
 8000ad8:	20ff      	movs	r0, #255	@ 0xff
 8000ada:	2400      	movs	r4, #0
 8000adc:	e74a      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000ade:	2001      	movs	r0, #1
 8000ae0:	2400      	movs	r4, #0
 8000ae2:	e747      	b.n	8000974 <__aeabi_fdiv+0xb0>
 8000ae4:	0800c280 	.word	0x0800c280
 8000ae8:	0800c2c0 	.word	0x0800c2c0
 8000aec:	f7ffffff 	.word	0xf7ffffff

08000af0 <__aeabi_fmul>:
 8000af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000af2:	464f      	mov	r7, r9
 8000af4:	4646      	mov	r6, r8
 8000af6:	46d6      	mov	lr, sl
 8000af8:	0044      	lsls	r4, r0, #1
 8000afa:	b5c0      	push	{r6, r7, lr}
 8000afc:	0246      	lsls	r6, r0, #9
 8000afe:	1c0f      	adds	r7, r1, #0
 8000b00:	0a76      	lsrs	r6, r6, #9
 8000b02:	0e24      	lsrs	r4, r4, #24
 8000b04:	0fc5      	lsrs	r5, r0, #31
 8000b06:	2c00      	cmp	r4, #0
 8000b08:	d100      	bne.n	8000b0c <__aeabi_fmul+0x1c>
 8000b0a:	e0da      	b.n	8000cc2 <__aeabi_fmul+0x1d2>
 8000b0c:	2cff      	cmp	r4, #255	@ 0xff
 8000b0e:	d074      	beq.n	8000bfa <__aeabi_fmul+0x10a>
 8000b10:	2380      	movs	r3, #128	@ 0x80
 8000b12:	00f6      	lsls	r6, r6, #3
 8000b14:	04db      	lsls	r3, r3, #19
 8000b16:	431e      	orrs	r6, r3
 8000b18:	2300      	movs	r3, #0
 8000b1a:	4699      	mov	r9, r3
 8000b1c:	469a      	mov	sl, r3
 8000b1e:	3c7f      	subs	r4, #127	@ 0x7f
 8000b20:	027b      	lsls	r3, r7, #9
 8000b22:	0a5b      	lsrs	r3, r3, #9
 8000b24:	4698      	mov	r8, r3
 8000b26:	007b      	lsls	r3, r7, #1
 8000b28:	0e1b      	lsrs	r3, r3, #24
 8000b2a:	0fff      	lsrs	r7, r7, #31
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d074      	beq.n	8000c1a <__aeabi_fmul+0x12a>
 8000b30:	2bff      	cmp	r3, #255	@ 0xff
 8000b32:	d100      	bne.n	8000b36 <__aeabi_fmul+0x46>
 8000b34:	e08e      	b.n	8000c54 <__aeabi_fmul+0x164>
 8000b36:	4642      	mov	r2, r8
 8000b38:	2180      	movs	r1, #128	@ 0x80
 8000b3a:	00d2      	lsls	r2, r2, #3
 8000b3c:	04c9      	lsls	r1, r1, #19
 8000b3e:	4311      	orrs	r1, r2
 8000b40:	3b7f      	subs	r3, #127	@ 0x7f
 8000b42:	002a      	movs	r2, r5
 8000b44:	18e4      	adds	r4, r4, r3
 8000b46:	464b      	mov	r3, r9
 8000b48:	407a      	eors	r2, r7
 8000b4a:	4688      	mov	r8, r1
 8000b4c:	b2d2      	uxtb	r2, r2
 8000b4e:	2b0a      	cmp	r3, #10
 8000b50:	dc75      	bgt.n	8000c3e <__aeabi_fmul+0x14e>
 8000b52:	464b      	mov	r3, r9
 8000b54:	2000      	movs	r0, #0
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	dd0f      	ble.n	8000b7a <__aeabi_fmul+0x8a>
 8000b5a:	4649      	mov	r1, r9
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	408b      	lsls	r3, r1
 8000b60:	21a6      	movs	r1, #166	@ 0xa6
 8000b62:	00c9      	lsls	r1, r1, #3
 8000b64:	420b      	tst	r3, r1
 8000b66:	d169      	bne.n	8000c3c <__aeabi_fmul+0x14c>
 8000b68:	2190      	movs	r1, #144	@ 0x90
 8000b6a:	0089      	lsls	r1, r1, #2
 8000b6c:	420b      	tst	r3, r1
 8000b6e:	d000      	beq.n	8000b72 <__aeabi_fmul+0x82>
 8000b70:	e100      	b.n	8000d74 <__aeabi_fmul+0x284>
 8000b72:	2188      	movs	r1, #136	@ 0x88
 8000b74:	4219      	tst	r1, r3
 8000b76:	d000      	beq.n	8000b7a <__aeabi_fmul+0x8a>
 8000b78:	e0f5      	b.n	8000d66 <__aeabi_fmul+0x276>
 8000b7a:	4641      	mov	r1, r8
 8000b7c:	0409      	lsls	r1, r1, #16
 8000b7e:	0c09      	lsrs	r1, r1, #16
 8000b80:	4643      	mov	r3, r8
 8000b82:	0008      	movs	r0, r1
 8000b84:	0c35      	lsrs	r5, r6, #16
 8000b86:	0436      	lsls	r6, r6, #16
 8000b88:	0c1b      	lsrs	r3, r3, #16
 8000b8a:	0c36      	lsrs	r6, r6, #16
 8000b8c:	4370      	muls	r0, r6
 8000b8e:	4369      	muls	r1, r5
 8000b90:	435e      	muls	r6, r3
 8000b92:	435d      	muls	r5, r3
 8000b94:	1876      	adds	r6, r6, r1
 8000b96:	0c03      	lsrs	r3, r0, #16
 8000b98:	199b      	adds	r3, r3, r6
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	d903      	bls.n	8000ba6 <__aeabi_fmul+0xb6>
 8000b9e:	2180      	movs	r1, #128	@ 0x80
 8000ba0:	0249      	lsls	r1, r1, #9
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4465      	add	r5, ip
 8000ba6:	0400      	lsls	r0, r0, #16
 8000ba8:	0419      	lsls	r1, r3, #16
 8000baa:	0c00      	lsrs	r0, r0, #16
 8000bac:	1809      	adds	r1, r1, r0
 8000bae:	018e      	lsls	r6, r1, #6
 8000bb0:	1e70      	subs	r0, r6, #1
 8000bb2:	4186      	sbcs	r6, r0
 8000bb4:	0c1b      	lsrs	r3, r3, #16
 8000bb6:	0e89      	lsrs	r1, r1, #26
 8000bb8:	195b      	adds	r3, r3, r5
 8000bba:	430e      	orrs	r6, r1
 8000bbc:	019b      	lsls	r3, r3, #6
 8000bbe:	431e      	orrs	r6, r3
 8000bc0:	011b      	lsls	r3, r3, #4
 8000bc2:	d46c      	bmi.n	8000c9e <__aeabi_fmul+0x1ae>
 8000bc4:	0023      	movs	r3, r4
 8000bc6:	337f      	adds	r3, #127	@ 0x7f
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	dc00      	bgt.n	8000bce <__aeabi_fmul+0xde>
 8000bcc:	e0b1      	b.n	8000d32 <__aeabi_fmul+0x242>
 8000bce:	0015      	movs	r5, r2
 8000bd0:	0771      	lsls	r1, r6, #29
 8000bd2:	d00b      	beq.n	8000bec <__aeabi_fmul+0xfc>
 8000bd4:	200f      	movs	r0, #15
 8000bd6:	0021      	movs	r1, r4
 8000bd8:	4030      	ands	r0, r6
 8000bda:	2804      	cmp	r0, #4
 8000bdc:	d006      	beq.n	8000bec <__aeabi_fmul+0xfc>
 8000bde:	3604      	adds	r6, #4
 8000be0:	0132      	lsls	r2, r6, #4
 8000be2:	d503      	bpl.n	8000bec <__aeabi_fmul+0xfc>
 8000be4:	4b6e      	ldr	r3, [pc, #440]	@ (8000da0 <__aeabi_fmul+0x2b0>)
 8000be6:	401e      	ands	r6, r3
 8000be8:	000b      	movs	r3, r1
 8000bea:	3380      	adds	r3, #128	@ 0x80
 8000bec:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bee:	dd00      	ble.n	8000bf2 <__aeabi_fmul+0x102>
 8000bf0:	e0bd      	b.n	8000d6e <__aeabi_fmul+0x27e>
 8000bf2:	01b2      	lsls	r2, r6, #6
 8000bf4:	0a52      	lsrs	r2, r2, #9
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	e048      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_fmul+0x110>
 8000bfe:	e092      	b.n	8000d26 <__aeabi_fmul+0x236>
 8000c00:	2308      	movs	r3, #8
 8000c02:	4699      	mov	r9, r3
 8000c04:	3b06      	subs	r3, #6
 8000c06:	469a      	mov	sl, r3
 8000c08:	027b      	lsls	r3, r7, #9
 8000c0a:	0a5b      	lsrs	r3, r3, #9
 8000c0c:	4698      	mov	r8, r3
 8000c0e:	007b      	lsls	r3, r7, #1
 8000c10:	24ff      	movs	r4, #255	@ 0xff
 8000c12:	0e1b      	lsrs	r3, r3, #24
 8000c14:	0fff      	lsrs	r7, r7, #31
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d18a      	bne.n	8000b30 <__aeabi_fmul+0x40>
 8000c1a:	4642      	mov	r2, r8
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d164      	bne.n	8000cea <__aeabi_fmul+0x1fa>
 8000c20:	4649      	mov	r1, r9
 8000c22:	3201      	adds	r2, #1
 8000c24:	4311      	orrs	r1, r2
 8000c26:	4689      	mov	r9, r1
 8000c28:	290a      	cmp	r1, #10
 8000c2a:	dc08      	bgt.n	8000c3e <__aeabi_fmul+0x14e>
 8000c2c:	407d      	eors	r5, r7
 8000c2e:	2001      	movs	r0, #1
 8000c30:	b2ea      	uxtb	r2, r5
 8000c32:	2902      	cmp	r1, #2
 8000c34:	dc91      	bgt.n	8000b5a <__aeabi_fmul+0x6a>
 8000c36:	0015      	movs	r5, r2
 8000c38:	2200      	movs	r2, #0
 8000c3a:	e027      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000c3c:	0015      	movs	r5, r2
 8000c3e:	4653      	mov	r3, sl
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d100      	bne.n	8000c46 <__aeabi_fmul+0x156>
 8000c44:	e093      	b.n	8000d6e <__aeabi_fmul+0x27e>
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d01a      	beq.n	8000c80 <__aeabi_fmul+0x190>
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d12c      	bne.n	8000ca8 <__aeabi_fmul+0x1b8>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2200      	movs	r2, #0
 8000c52:	e01b      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000c54:	4643      	mov	r3, r8
 8000c56:	34ff      	adds	r4, #255	@ 0xff
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d055      	beq.n	8000d08 <__aeabi_fmul+0x218>
 8000c5c:	2103      	movs	r1, #3
 8000c5e:	464b      	mov	r3, r9
 8000c60:	430b      	orrs	r3, r1
 8000c62:	0019      	movs	r1, r3
 8000c64:	2b0a      	cmp	r3, #10
 8000c66:	dc00      	bgt.n	8000c6a <__aeabi_fmul+0x17a>
 8000c68:	e092      	b.n	8000d90 <__aeabi_fmul+0x2a0>
 8000c6a:	2b0f      	cmp	r3, #15
 8000c6c:	d000      	beq.n	8000c70 <__aeabi_fmul+0x180>
 8000c6e:	e08c      	b.n	8000d8a <__aeabi_fmul+0x29a>
 8000c70:	2280      	movs	r2, #128	@ 0x80
 8000c72:	03d2      	lsls	r2, r2, #15
 8000c74:	4216      	tst	r6, r2
 8000c76:	d003      	beq.n	8000c80 <__aeabi_fmul+0x190>
 8000c78:	4643      	mov	r3, r8
 8000c7a:	4213      	tst	r3, r2
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_fmul+0x190>
 8000c7e:	e07d      	b.n	8000d7c <__aeabi_fmul+0x28c>
 8000c80:	2280      	movs	r2, #128	@ 0x80
 8000c82:	03d2      	lsls	r2, r2, #15
 8000c84:	4332      	orrs	r2, r6
 8000c86:	0252      	lsls	r2, r2, #9
 8000c88:	0a52      	lsrs	r2, r2, #9
 8000c8a:	23ff      	movs	r3, #255	@ 0xff
 8000c8c:	05d8      	lsls	r0, r3, #23
 8000c8e:	07ed      	lsls	r5, r5, #31
 8000c90:	4310      	orrs	r0, r2
 8000c92:	4328      	orrs	r0, r5
 8000c94:	bce0      	pop	{r5, r6, r7}
 8000c96:	46ba      	mov	sl, r7
 8000c98:	46b1      	mov	r9, r6
 8000c9a:	46a8      	mov	r8, r5
 8000c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	0015      	movs	r5, r2
 8000ca2:	0871      	lsrs	r1, r6, #1
 8000ca4:	401e      	ands	r6, r3
 8000ca6:	430e      	orrs	r6, r1
 8000ca8:	0023      	movs	r3, r4
 8000caa:	3380      	adds	r3, #128	@ 0x80
 8000cac:	1c61      	adds	r1, r4, #1
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	dd41      	ble.n	8000d36 <__aeabi_fmul+0x246>
 8000cb2:	0772      	lsls	r2, r6, #29
 8000cb4:	d094      	beq.n	8000be0 <__aeabi_fmul+0xf0>
 8000cb6:	220f      	movs	r2, #15
 8000cb8:	4032      	ands	r2, r6
 8000cba:	2a04      	cmp	r2, #4
 8000cbc:	d000      	beq.n	8000cc0 <__aeabi_fmul+0x1d0>
 8000cbe:	e78e      	b.n	8000bde <__aeabi_fmul+0xee>
 8000cc0:	e78e      	b.n	8000be0 <__aeabi_fmul+0xf0>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d105      	bne.n	8000cd2 <__aeabi_fmul+0x1e2>
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	4699      	mov	r9, r3
 8000cca:	3b03      	subs	r3, #3
 8000ccc:	2400      	movs	r4, #0
 8000cce:	469a      	mov	sl, r3
 8000cd0:	e726      	b.n	8000b20 <__aeabi_fmul+0x30>
 8000cd2:	0030      	movs	r0, r6
 8000cd4:	f002 fb22 	bl	800331c <__clzsi2>
 8000cd8:	2476      	movs	r4, #118	@ 0x76
 8000cda:	1f43      	subs	r3, r0, #5
 8000cdc:	409e      	lsls	r6, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4264      	negs	r4, r4
 8000ce2:	4699      	mov	r9, r3
 8000ce4:	469a      	mov	sl, r3
 8000ce6:	1a24      	subs	r4, r4, r0
 8000ce8:	e71a      	b.n	8000b20 <__aeabi_fmul+0x30>
 8000cea:	4640      	mov	r0, r8
 8000cec:	f002 fb16 	bl	800331c <__clzsi2>
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	1a24      	subs	r4, r4, r0
 8000cf4:	3c76      	subs	r4, #118	@ 0x76
 8000cf6:	2b0a      	cmp	r3, #10
 8000cf8:	dca1      	bgt.n	8000c3e <__aeabi_fmul+0x14e>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	3805      	subs	r0, #5
 8000cfe:	4083      	lsls	r3, r0
 8000d00:	407d      	eors	r5, r7
 8000d02:	4698      	mov	r8, r3
 8000d04:	b2ea      	uxtb	r2, r5
 8000d06:	e724      	b.n	8000b52 <__aeabi_fmul+0x62>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	3302      	adds	r3, #2
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	002a      	movs	r2, r5
 8000d10:	407a      	eors	r2, r7
 8000d12:	b2d2      	uxtb	r2, r2
 8000d14:	2b0a      	cmp	r3, #10
 8000d16:	dc92      	bgt.n	8000c3e <__aeabi_fmul+0x14e>
 8000d18:	4649      	mov	r1, r9
 8000d1a:	0015      	movs	r5, r2
 8000d1c:	2900      	cmp	r1, #0
 8000d1e:	d026      	beq.n	8000d6e <__aeabi_fmul+0x27e>
 8000d20:	4699      	mov	r9, r3
 8000d22:	2002      	movs	r0, #2
 8000d24:	e719      	b.n	8000b5a <__aeabi_fmul+0x6a>
 8000d26:	230c      	movs	r3, #12
 8000d28:	4699      	mov	r9, r3
 8000d2a:	3b09      	subs	r3, #9
 8000d2c:	24ff      	movs	r4, #255	@ 0xff
 8000d2e:	469a      	mov	sl, r3
 8000d30:	e6f6      	b.n	8000b20 <__aeabi_fmul+0x30>
 8000d32:	0015      	movs	r5, r2
 8000d34:	0021      	movs	r1, r4
 8000d36:	2201      	movs	r2, #1
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	2b1b      	cmp	r3, #27
 8000d3c:	dd00      	ble.n	8000d40 <__aeabi_fmul+0x250>
 8000d3e:	e786      	b.n	8000c4e <__aeabi_fmul+0x15e>
 8000d40:	319e      	adds	r1, #158	@ 0x9e
 8000d42:	0032      	movs	r2, r6
 8000d44:	408e      	lsls	r6, r1
 8000d46:	40da      	lsrs	r2, r3
 8000d48:	1e73      	subs	r3, r6, #1
 8000d4a:	419e      	sbcs	r6, r3
 8000d4c:	4332      	orrs	r2, r6
 8000d4e:	0753      	lsls	r3, r2, #29
 8000d50:	d004      	beq.n	8000d5c <__aeabi_fmul+0x26c>
 8000d52:	230f      	movs	r3, #15
 8000d54:	4013      	ands	r3, r2
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fmul+0x26c>
 8000d5a:	3204      	adds	r2, #4
 8000d5c:	0153      	lsls	r3, r2, #5
 8000d5e:	d510      	bpl.n	8000d82 <__aeabi_fmul+0x292>
 8000d60:	2301      	movs	r3, #1
 8000d62:	2200      	movs	r2, #0
 8000d64:	e792      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000d66:	003d      	movs	r5, r7
 8000d68:	4646      	mov	r6, r8
 8000d6a:	4682      	mov	sl, r0
 8000d6c:	e767      	b.n	8000c3e <__aeabi_fmul+0x14e>
 8000d6e:	23ff      	movs	r3, #255	@ 0xff
 8000d70:	2200      	movs	r2, #0
 8000d72:	e78b      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000d74:	2280      	movs	r2, #128	@ 0x80
 8000d76:	2500      	movs	r5, #0
 8000d78:	03d2      	lsls	r2, r2, #15
 8000d7a:	e786      	b.n	8000c8a <__aeabi_fmul+0x19a>
 8000d7c:	003d      	movs	r5, r7
 8000d7e:	431a      	orrs	r2, r3
 8000d80:	e783      	b.n	8000c8a <__aeabi_fmul+0x19a>
 8000d82:	0192      	lsls	r2, r2, #6
 8000d84:	2300      	movs	r3, #0
 8000d86:	0a52      	lsrs	r2, r2, #9
 8000d88:	e780      	b.n	8000c8c <__aeabi_fmul+0x19c>
 8000d8a:	003d      	movs	r5, r7
 8000d8c:	4646      	mov	r6, r8
 8000d8e:	e777      	b.n	8000c80 <__aeabi_fmul+0x190>
 8000d90:	002a      	movs	r2, r5
 8000d92:	2301      	movs	r3, #1
 8000d94:	407a      	eors	r2, r7
 8000d96:	408b      	lsls	r3, r1
 8000d98:	2003      	movs	r0, #3
 8000d9a:	b2d2      	uxtb	r2, r2
 8000d9c:	e6e9      	b.n	8000b72 <__aeabi_fmul+0x82>
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	f7ffffff 	.word	0xf7ffffff

08000da4 <__aeabi_fsub>:
 8000da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000da6:	4647      	mov	r7, r8
 8000da8:	46ce      	mov	lr, r9
 8000daa:	0243      	lsls	r3, r0, #9
 8000dac:	b580      	push	{r7, lr}
 8000dae:	0a5f      	lsrs	r7, r3, #9
 8000db0:	099b      	lsrs	r3, r3, #6
 8000db2:	0045      	lsls	r5, r0, #1
 8000db4:	004a      	lsls	r2, r1, #1
 8000db6:	469c      	mov	ip, r3
 8000db8:	024b      	lsls	r3, r1, #9
 8000dba:	0fc4      	lsrs	r4, r0, #31
 8000dbc:	0fce      	lsrs	r6, r1, #31
 8000dbe:	0e2d      	lsrs	r5, r5, #24
 8000dc0:	0a58      	lsrs	r0, r3, #9
 8000dc2:	0e12      	lsrs	r2, r2, #24
 8000dc4:	0999      	lsrs	r1, r3, #6
 8000dc6:	2aff      	cmp	r2, #255	@ 0xff
 8000dc8:	d06b      	beq.n	8000ea2 <__aeabi_fsub+0xfe>
 8000dca:	2301      	movs	r3, #1
 8000dcc:	405e      	eors	r6, r3
 8000dce:	1aab      	subs	r3, r5, r2
 8000dd0:	42b4      	cmp	r4, r6
 8000dd2:	d04b      	beq.n	8000e6c <__aeabi_fsub+0xc8>
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	dc00      	bgt.n	8000dda <__aeabi_fsub+0x36>
 8000dd8:	e0ff      	b.n	8000fda <__aeabi_fsub+0x236>
 8000dda:	2a00      	cmp	r2, #0
 8000ddc:	d100      	bne.n	8000de0 <__aeabi_fsub+0x3c>
 8000dde:	e088      	b.n	8000ef2 <__aeabi_fsub+0x14e>
 8000de0:	2dff      	cmp	r5, #255	@ 0xff
 8000de2:	d100      	bne.n	8000de6 <__aeabi_fsub+0x42>
 8000de4:	e0ef      	b.n	8000fc6 <__aeabi_fsub+0x222>
 8000de6:	2280      	movs	r2, #128	@ 0x80
 8000de8:	04d2      	lsls	r2, r2, #19
 8000dea:	4311      	orrs	r1, r2
 8000dec:	2001      	movs	r0, #1
 8000dee:	2b1b      	cmp	r3, #27
 8000df0:	dc08      	bgt.n	8000e04 <__aeabi_fsub+0x60>
 8000df2:	0008      	movs	r0, r1
 8000df4:	2220      	movs	r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	4099      	lsls	r1, r3
 8000dfc:	000b      	movs	r3, r1
 8000dfe:	1e5a      	subs	r2, r3, #1
 8000e00:	4193      	sbcs	r3, r2
 8000e02:	4318      	orrs	r0, r3
 8000e04:	4663      	mov	r3, ip
 8000e06:	1a1b      	subs	r3, r3, r0
 8000e08:	469c      	mov	ip, r3
 8000e0a:	4663      	mov	r3, ip
 8000e0c:	015b      	lsls	r3, r3, #5
 8000e0e:	d400      	bmi.n	8000e12 <__aeabi_fsub+0x6e>
 8000e10:	e0cd      	b.n	8000fae <__aeabi_fsub+0x20a>
 8000e12:	4663      	mov	r3, ip
 8000e14:	019f      	lsls	r7, r3, #6
 8000e16:	09bf      	lsrs	r7, r7, #6
 8000e18:	0038      	movs	r0, r7
 8000e1a:	f002 fa7f 	bl	800331c <__clzsi2>
 8000e1e:	003b      	movs	r3, r7
 8000e20:	3805      	subs	r0, #5
 8000e22:	4083      	lsls	r3, r0
 8000e24:	4285      	cmp	r5, r0
 8000e26:	dc00      	bgt.n	8000e2a <__aeabi_fsub+0x86>
 8000e28:	e0a2      	b.n	8000f70 <__aeabi_fsub+0x1cc>
 8000e2a:	4ab7      	ldr	r2, [pc, #732]	@ (8001108 <__aeabi_fsub+0x364>)
 8000e2c:	1a2d      	subs	r5, r5, r0
 8000e2e:	401a      	ands	r2, r3
 8000e30:	4694      	mov	ip, r2
 8000e32:	075a      	lsls	r2, r3, #29
 8000e34:	d100      	bne.n	8000e38 <__aeabi_fsub+0x94>
 8000e36:	e0c3      	b.n	8000fc0 <__aeabi_fsub+0x21c>
 8000e38:	220f      	movs	r2, #15
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	2b04      	cmp	r3, #4
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_fsub+0x9e>
 8000e40:	e0be      	b.n	8000fc0 <__aeabi_fsub+0x21c>
 8000e42:	2304      	movs	r3, #4
 8000e44:	4698      	mov	r8, r3
 8000e46:	44c4      	add	ip, r8
 8000e48:	4663      	mov	r3, ip
 8000e4a:	015b      	lsls	r3, r3, #5
 8000e4c:	d400      	bmi.n	8000e50 <__aeabi_fsub+0xac>
 8000e4e:	e0b7      	b.n	8000fc0 <__aeabi_fsub+0x21c>
 8000e50:	1c68      	adds	r0, r5, #1
 8000e52:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e54:	d000      	beq.n	8000e58 <__aeabi_fsub+0xb4>
 8000e56:	e0a5      	b.n	8000fa4 <__aeabi_fsub+0x200>
 8000e58:	20ff      	movs	r0, #255	@ 0xff
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	05c0      	lsls	r0, r0, #23
 8000e5e:	4310      	orrs	r0, r2
 8000e60:	07e4      	lsls	r4, r4, #31
 8000e62:	4320      	orrs	r0, r4
 8000e64:	bcc0      	pop	{r6, r7}
 8000e66:	46b9      	mov	r9, r7
 8000e68:	46b0      	mov	r8, r6
 8000e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	dc00      	bgt.n	8000e72 <__aeabi_fsub+0xce>
 8000e70:	e1eb      	b.n	800124a <__aeabi_fsub+0x4a6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	d046      	beq.n	8000f04 <__aeabi_fsub+0x160>
 8000e76:	2dff      	cmp	r5, #255	@ 0xff
 8000e78:	d100      	bne.n	8000e7c <__aeabi_fsub+0xd8>
 8000e7a:	e0a4      	b.n	8000fc6 <__aeabi_fsub+0x222>
 8000e7c:	2280      	movs	r2, #128	@ 0x80
 8000e7e:	04d2      	lsls	r2, r2, #19
 8000e80:	4311      	orrs	r1, r2
 8000e82:	2b1b      	cmp	r3, #27
 8000e84:	dc00      	bgt.n	8000e88 <__aeabi_fsub+0xe4>
 8000e86:	e0fb      	b.n	8001080 <__aeabi_fsub+0x2dc>
 8000e88:	2305      	movs	r3, #5
 8000e8a:	4698      	mov	r8, r3
 8000e8c:	002b      	movs	r3, r5
 8000e8e:	44c4      	add	ip, r8
 8000e90:	4662      	mov	r2, ip
 8000e92:	08d7      	lsrs	r7, r2, #3
 8000e94:	2bff      	cmp	r3, #255	@ 0xff
 8000e96:	d100      	bne.n	8000e9a <__aeabi_fsub+0xf6>
 8000e98:	e095      	b.n	8000fc6 <__aeabi_fsub+0x222>
 8000e9a:	027a      	lsls	r2, r7, #9
 8000e9c:	0a52      	lsrs	r2, r2, #9
 8000e9e:	b2d8      	uxtb	r0, r3
 8000ea0:	e7dc      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8000ea2:	002b      	movs	r3, r5
 8000ea4:	3bff      	subs	r3, #255	@ 0xff
 8000ea6:	4699      	mov	r9, r3
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	d118      	bne.n	8000ede <__aeabi_fsub+0x13a>
 8000eac:	2301      	movs	r3, #1
 8000eae:	405e      	eors	r6, r3
 8000eb0:	42b4      	cmp	r4, r6
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_fsub+0x112>
 8000eb4:	e0ca      	b.n	800104c <__aeabi_fsub+0x2a8>
 8000eb6:	464b      	mov	r3, r9
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d02d      	beq.n	8000f18 <__aeabi_fsub+0x174>
 8000ebc:	2d00      	cmp	r5, #0
 8000ebe:	d000      	beq.n	8000ec2 <__aeabi_fsub+0x11e>
 8000ec0:	e13c      	b.n	800113c <__aeabi_fsub+0x398>
 8000ec2:	23ff      	movs	r3, #255	@ 0xff
 8000ec4:	4664      	mov	r4, ip
 8000ec6:	2c00      	cmp	r4, #0
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x128>
 8000eca:	e15f      	b.n	800118c <__aeabi_fsub+0x3e8>
 8000ecc:	1e5d      	subs	r5, r3, #1
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_fsub+0x130>
 8000ed2:	e174      	b.n	80011be <__aeabi_fsub+0x41a>
 8000ed4:	0034      	movs	r4, r6
 8000ed6:	2bff      	cmp	r3, #255	@ 0xff
 8000ed8:	d074      	beq.n	8000fc4 <__aeabi_fsub+0x220>
 8000eda:	002b      	movs	r3, r5
 8000edc:	e103      	b.n	80010e6 <__aeabi_fsub+0x342>
 8000ede:	42b4      	cmp	r4, r6
 8000ee0:	d100      	bne.n	8000ee4 <__aeabi_fsub+0x140>
 8000ee2:	e09c      	b.n	800101e <__aeabi_fsub+0x27a>
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d017      	beq.n	8000f18 <__aeabi_fsub+0x174>
 8000ee8:	2d00      	cmp	r5, #0
 8000eea:	d0ea      	beq.n	8000ec2 <__aeabi_fsub+0x11e>
 8000eec:	0007      	movs	r7, r0
 8000eee:	0034      	movs	r4, r6
 8000ef0:	e06c      	b.n	8000fcc <__aeabi_fsub+0x228>
 8000ef2:	2900      	cmp	r1, #0
 8000ef4:	d0cc      	beq.n	8000e90 <__aeabi_fsub+0xec>
 8000ef6:	1e5a      	subs	r2, r3, #1
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d02b      	beq.n	8000f54 <__aeabi_fsub+0x1b0>
 8000efc:	2bff      	cmp	r3, #255	@ 0xff
 8000efe:	d062      	beq.n	8000fc6 <__aeabi_fsub+0x222>
 8000f00:	0013      	movs	r3, r2
 8000f02:	e773      	b.n	8000dec <__aeabi_fsub+0x48>
 8000f04:	2900      	cmp	r1, #0
 8000f06:	d0c3      	beq.n	8000e90 <__aeabi_fsub+0xec>
 8000f08:	1e5a      	subs	r2, r3, #1
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_fsub+0x16c>
 8000f0e:	e11e      	b.n	800114e <__aeabi_fsub+0x3aa>
 8000f10:	2bff      	cmp	r3, #255	@ 0xff
 8000f12:	d058      	beq.n	8000fc6 <__aeabi_fsub+0x222>
 8000f14:	0013      	movs	r3, r2
 8000f16:	e7b4      	b.n	8000e82 <__aeabi_fsub+0xde>
 8000f18:	22fe      	movs	r2, #254	@ 0xfe
 8000f1a:	1c6b      	adds	r3, r5, #1
 8000f1c:	421a      	tst	r2, r3
 8000f1e:	d10d      	bne.n	8000f3c <__aeabi_fsub+0x198>
 8000f20:	2d00      	cmp	r5, #0
 8000f22:	d060      	beq.n	8000fe6 <__aeabi_fsub+0x242>
 8000f24:	4663      	mov	r3, ip
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fsub+0x188>
 8000f2a:	e120      	b.n	800116e <__aeabi_fsub+0x3ca>
 8000f2c:	2900      	cmp	r1, #0
 8000f2e:	d000      	beq.n	8000f32 <__aeabi_fsub+0x18e>
 8000f30:	e128      	b.n	8001184 <__aeabi_fsub+0x3e0>
 8000f32:	2280      	movs	r2, #128	@ 0x80
 8000f34:	2400      	movs	r4, #0
 8000f36:	20ff      	movs	r0, #255	@ 0xff
 8000f38:	03d2      	lsls	r2, r2, #15
 8000f3a:	e78f      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8000f3c:	4663      	mov	r3, ip
 8000f3e:	1a5f      	subs	r7, r3, r1
 8000f40:	017b      	lsls	r3, r7, #5
 8000f42:	d500      	bpl.n	8000f46 <__aeabi_fsub+0x1a2>
 8000f44:	e0fe      	b.n	8001144 <__aeabi_fsub+0x3a0>
 8000f46:	2f00      	cmp	r7, #0
 8000f48:	d000      	beq.n	8000f4c <__aeabi_fsub+0x1a8>
 8000f4a:	e765      	b.n	8000e18 <__aeabi_fsub+0x74>
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	2000      	movs	r0, #0
 8000f50:	2200      	movs	r2, #0
 8000f52:	e783      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8000f54:	4663      	mov	r3, ip
 8000f56:	1a59      	subs	r1, r3, r1
 8000f58:	014b      	lsls	r3, r1, #5
 8000f5a:	d400      	bmi.n	8000f5e <__aeabi_fsub+0x1ba>
 8000f5c:	e119      	b.n	8001192 <__aeabi_fsub+0x3ee>
 8000f5e:	018f      	lsls	r7, r1, #6
 8000f60:	09bf      	lsrs	r7, r7, #6
 8000f62:	0038      	movs	r0, r7
 8000f64:	f002 f9da 	bl	800331c <__clzsi2>
 8000f68:	003b      	movs	r3, r7
 8000f6a:	3805      	subs	r0, #5
 8000f6c:	4083      	lsls	r3, r0
 8000f6e:	2501      	movs	r5, #1
 8000f70:	2220      	movs	r2, #32
 8000f72:	1b40      	subs	r0, r0, r5
 8000f74:	3001      	adds	r0, #1
 8000f76:	1a12      	subs	r2, r2, r0
 8000f78:	0019      	movs	r1, r3
 8000f7a:	4093      	lsls	r3, r2
 8000f7c:	40c1      	lsrs	r1, r0
 8000f7e:	1e5a      	subs	r2, r3, #1
 8000f80:	4193      	sbcs	r3, r2
 8000f82:	4319      	orrs	r1, r3
 8000f84:	468c      	mov	ip, r1
 8000f86:	1e0b      	subs	r3, r1, #0
 8000f88:	d0e1      	beq.n	8000f4e <__aeabi_fsub+0x1aa>
 8000f8a:	075b      	lsls	r3, r3, #29
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_fsub+0x1ec>
 8000f8e:	e152      	b.n	8001236 <__aeabi_fsub+0x492>
 8000f90:	230f      	movs	r3, #15
 8000f92:	2500      	movs	r5, #0
 8000f94:	400b      	ands	r3, r1
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	d000      	beq.n	8000f9c <__aeabi_fsub+0x1f8>
 8000f9a:	e752      	b.n	8000e42 <__aeabi_fsub+0x9e>
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	014a      	lsls	r2, r1, #5
 8000fa0:	d400      	bmi.n	8000fa4 <__aeabi_fsub+0x200>
 8000fa2:	e092      	b.n	80010ca <__aeabi_fsub+0x326>
 8000fa4:	b2c0      	uxtb	r0, r0
 8000fa6:	4663      	mov	r3, ip
 8000fa8:	019a      	lsls	r2, r3, #6
 8000faa:	0a52      	lsrs	r2, r2, #9
 8000fac:	e756      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8000fae:	4663      	mov	r3, ip
 8000fb0:	075b      	lsls	r3, r3, #29
 8000fb2:	d005      	beq.n	8000fc0 <__aeabi_fsub+0x21c>
 8000fb4:	230f      	movs	r3, #15
 8000fb6:	4662      	mov	r2, ip
 8000fb8:	4013      	ands	r3, r2
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	d000      	beq.n	8000fc0 <__aeabi_fsub+0x21c>
 8000fbe:	e740      	b.n	8000e42 <__aeabi_fsub+0x9e>
 8000fc0:	002b      	movs	r3, r5
 8000fc2:	e765      	b.n	8000e90 <__aeabi_fsub+0xec>
 8000fc4:	0007      	movs	r7, r0
 8000fc6:	2f00      	cmp	r7, #0
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_fsub+0x228>
 8000fca:	e745      	b.n	8000e58 <__aeabi_fsub+0xb4>
 8000fcc:	2280      	movs	r2, #128	@ 0x80
 8000fce:	03d2      	lsls	r2, r2, #15
 8000fd0:	433a      	orrs	r2, r7
 8000fd2:	0252      	lsls	r2, r2, #9
 8000fd4:	20ff      	movs	r0, #255	@ 0xff
 8000fd6:	0a52      	lsrs	r2, r2, #9
 8000fd8:	e740      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d179      	bne.n	80010d2 <__aeabi_fsub+0x32e>
 8000fde:	22fe      	movs	r2, #254	@ 0xfe
 8000fe0:	1c6b      	adds	r3, r5, #1
 8000fe2:	421a      	tst	r2, r3
 8000fe4:	d1aa      	bne.n	8000f3c <__aeabi_fsub+0x198>
 8000fe6:	4663      	mov	r3, ip
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0x24a>
 8000fec:	e0f5      	b.n	80011da <__aeabi_fsub+0x436>
 8000fee:	2900      	cmp	r1, #0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_fsub+0x250>
 8000ff2:	e0d1      	b.n	8001198 <__aeabi_fsub+0x3f4>
 8000ff4:	1a5f      	subs	r7, r3, r1
 8000ff6:	2380      	movs	r3, #128	@ 0x80
 8000ff8:	04db      	lsls	r3, r3, #19
 8000ffa:	421f      	tst	r7, r3
 8000ffc:	d100      	bne.n	8001000 <__aeabi_fsub+0x25c>
 8000ffe:	e10e      	b.n	800121e <__aeabi_fsub+0x47a>
 8001000:	4662      	mov	r2, ip
 8001002:	2401      	movs	r4, #1
 8001004:	1a8a      	subs	r2, r1, r2
 8001006:	4694      	mov	ip, r2
 8001008:	2000      	movs	r0, #0
 800100a:	4034      	ands	r4, r6
 800100c:	2a00      	cmp	r2, #0
 800100e:	d100      	bne.n	8001012 <__aeabi_fsub+0x26e>
 8001010:	e724      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8001012:	2001      	movs	r0, #1
 8001014:	421a      	tst	r2, r3
 8001016:	d1c6      	bne.n	8000fa6 <__aeabi_fsub+0x202>
 8001018:	2300      	movs	r3, #0
 800101a:	08d7      	lsrs	r7, r2, #3
 800101c:	e73d      	b.n	8000e9a <__aeabi_fsub+0xf6>
 800101e:	2b00      	cmp	r3, #0
 8001020:	d017      	beq.n	8001052 <__aeabi_fsub+0x2ae>
 8001022:	2d00      	cmp	r5, #0
 8001024:	d000      	beq.n	8001028 <__aeabi_fsub+0x284>
 8001026:	e0af      	b.n	8001188 <__aeabi_fsub+0x3e4>
 8001028:	23ff      	movs	r3, #255	@ 0xff
 800102a:	4665      	mov	r5, ip
 800102c:	2d00      	cmp	r5, #0
 800102e:	d100      	bne.n	8001032 <__aeabi_fsub+0x28e>
 8001030:	e0ad      	b.n	800118e <__aeabi_fsub+0x3ea>
 8001032:	1e5e      	subs	r6, r3, #1
 8001034:	2b01      	cmp	r3, #1
 8001036:	d100      	bne.n	800103a <__aeabi_fsub+0x296>
 8001038:	e089      	b.n	800114e <__aeabi_fsub+0x3aa>
 800103a:	2bff      	cmp	r3, #255	@ 0xff
 800103c:	d0c2      	beq.n	8000fc4 <__aeabi_fsub+0x220>
 800103e:	2e1b      	cmp	r6, #27
 8001040:	dc00      	bgt.n	8001044 <__aeabi_fsub+0x2a0>
 8001042:	e0ab      	b.n	800119c <__aeabi_fsub+0x3f8>
 8001044:	1d4b      	adds	r3, r1, #5
 8001046:	469c      	mov	ip, r3
 8001048:	0013      	movs	r3, r2
 800104a:	e721      	b.n	8000e90 <__aeabi_fsub+0xec>
 800104c:	464b      	mov	r3, r9
 800104e:	2b00      	cmp	r3, #0
 8001050:	d170      	bne.n	8001134 <__aeabi_fsub+0x390>
 8001052:	22fe      	movs	r2, #254	@ 0xfe
 8001054:	1c6b      	adds	r3, r5, #1
 8001056:	421a      	tst	r2, r3
 8001058:	d15e      	bne.n	8001118 <__aeabi_fsub+0x374>
 800105a:	2d00      	cmp	r5, #0
 800105c:	d000      	beq.n	8001060 <__aeabi_fsub+0x2bc>
 800105e:	e0c3      	b.n	80011e8 <__aeabi_fsub+0x444>
 8001060:	4663      	mov	r3, ip
 8001062:	2b00      	cmp	r3, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0x2c4>
 8001066:	e0d0      	b.n	800120a <__aeabi_fsub+0x466>
 8001068:	2900      	cmp	r1, #0
 800106a:	d100      	bne.n	800106e <__aeabi_fsub+0x2ca>
 800106c:	e094      	b.n	8001198 <__aeabi_fsub+0x3f4>
 800106e:	000a      	movs	r2, r1
 8001070:	4462      	add	r2, ip
 8001072:	0153      	lsls	r3, r2, #5
 8001074:	d400      	bmi.n	8001078 <__aeabi_fsub+0x2d4>
 8001076:	e0d8      	b.n	800122a <__aeabi_fsub+0x486>
 8001078:	0192      	lsls	r2, r2, #6
 800107a:	2001      	movs	r0, #1
 800107c:	0a52      	lsrs	r2, r2, #9
 800107e:	e6ed      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8001080:	0008      	movs	r0, r1
 8001082:	2220      	movs	r2, #32
 8001084:	40d8      	lsrs	r0, r3
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	4099      	lsls	r1, r3
 800108a:	000b      	movs	r3, r1
 800108c:	1e5a      	subs	r2, r3, #1
 800108e:	4193      	sbcs	r3, r2
 8001090:	4303      	orrs	r3, r0
 8001092:	449c      	add	ip, r3
 8001094:	4663      	mov	r3, ip
 8001096:	015b      	lsls	r3, r3, #5
 8001098:	d589      	bpl.n	8000fae <__aeabi_fsub+0x20a>
 800109a:	3501      	adds	r5, #1
 800109c:	2dff      	cmp	r5, #255	@ 0xff
 800109e:	d100      	bne.n	80010a2 <__aeabi_fsub+0x2fe>
 80010a0:	e6da      	b.n	8000e58 <__aeabi_fsub+0xb4>
 80010a2:	4662      	mov	r2, ip
 80010a4:	2301      	movs	r3, #1
 80010a6:	4919      	ldr	r1, [pc, #100]	@ (800110c <__aeabi_fsub+0x368>)
 80010a8:	4013      	ands	r3, r2
 80010aa:	0852      	lsrs	r2, r2, #1
 80010ac:	400a      	ands	r2, r1
 80010ae:	431a      	orrs	r2, r3
 80010b0:	0013      	movs	r3, r2
 80010b2:	4694      	mov	ip, r2
 80010b4:	075b      	lsls	r3, r3, #29
 80010b6:	d004      	beq.n	80010c2 <__aeabi_fsub+0x31e>
 80010b8:	230f      	movs	r3, #15
 80010ba:	4013      	ands	r3, r2
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d000      	beq.n	80010c2 <__aeabi_fsub+0x31e>
 80010c0:	e6bf      	b.n	8000e42 <__aeabi_fsub+0x9e>
 80010c2:	4663      	mov	r3, ip
 80010c4:	015b      	lsls	r3, r3, #5
 80010c6:	d500      	bpl.n	80010ca <__aeabi_fsub+0x326>
 80010c8:	e6c2      	b.n	8000e50 <__aeabi_fsub+0xac>
 80010ca:	4663      	mov	r3, ip
 80010cc:	08df      	lsrs	r7, r3, #3
 80010ce:	002b      	movs	r3, r5
 80010d0:	e6e3      	b.n	8000e9a <__aeabi_fsub+0xf6>
 80010d2:	1b53      	subs	r3, r2, r5
 80010d4:	2d00      	cmp	r5, #0
 80010d6:	d100      	bne.n	80010da <__aeabi_fsub+0x336>
 80010d8:	e6f4      	b.n	8000ec4 <__aeabi_fsub+0x120>
 80010da:	2080      	movs	r0, #128	@ 0x80
 80010dc:	4664      	mov	r4, ip
 80010de:	04c0      	lsls	r0, r0, #19
 80010e0:	4304      	orrs	r4, r0
 80010e2:	46a4      	mov	ip, r4
 80010e4:	0034      	movs	r4, r6
 80010e6:	2001      	movs	r0, #1
 80010e8:	2b1b      	cmp	r3, #27
 80010ea:	dc09      	bgt.n	8001100 <__aeabi_fsub+0x35c>
 80010ec:	2520      	movs	r5, #32
 80010ee:	4660      	mov	r0, ip
 80010f0:	40d8      	lsrs	r0, r3
 80010f2:	1aeb      	subs	r3, r5, r3
 80010f4:	4665      	mov	r5, ip
 80010f6:	409d      	lsls	r5, r3
 80010f8:	002b      	movs	r3, r5
 80010fa:	1e5d      	subs	r5, r3, #1
 80010fc:	41ab      	sbcs	r3, r5
 80010fe:	4318      	orrs	r0, r3
 8001100:	1a0b      	subs	r3, r1, r0
 8001102:	469c      	mov	ip, r3
 8001104:	0015      	movs	r5, r2
 8001106:	e680      	b.n	8000e0a <__aeabi_fsub+0x66>
 8001108:	fbffffff 	.word	0xfbffffff
 800110c:	7dffffff 	.word	0x7dffffff
 8001110:	22fe      	movs	r2, #254	@ 0xfe
 8001112:	1c6b      	adds	r3, r5, #1
 8001114:	4213      	tst	r3, r2
 8001116:	d0a3      	beq.n	8001060 <__aeabi_fsub+0x2bc>
 8001118:	2bff      	cmp	r3, #255	@ 0xff
 800111a:	d100      	bne.n	800111e <__aeabi_fsub+0x37a>
 800111c:	e69c      	b.n	8000e58 <__aeabi_fsub+0xb4>
 800111e:	4461      	add	r1, ip
 8001120:	0849      	lsrs	r1, r1, #1
 8001122:	074a      	lsls	r2, r1, #29
 8001124:	d049      	beq.n	80011ba <__aeabi_fsub+0x416>
 8001126:	220f      	movs	r2, #15
 8001128:	400a      	ands	r2, r1
 800112a:	2a04      	cmp	r2, #4
 800112c:	d045      	beq.n	80011ba <__aeabi_fsub+0x416>
 800112e:	1d0a      	adds	r2, r1, #4
 8001130:	4694      	mov	ip, r2
 8001132:	e6ad      	b.n	8000e90 <__aeabi_fsub+0xec>
 8001134:	2d00      	cmp	r5, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x396>
 8001138:	e776      	b.n	8001028 <__aeabi_fsub+0x284>
 800113a:	e68d      	b.n	8000e58 <__aeabi_fsub+0xb4>
 800113c:	0034      	movs	r4, r6
 800113e:	20ff      	movs	r0, #255	@ 0xff
 8001140:	2200      	movs	r2, #0
 8001142:	e68b      	b.n	8000e5c <__aeabi_fsub+0xb8>
 8001144:	4663      	mov	r3, ip
 8001146:	2401      	movs	r4, #1
 8001148:	1acf      	subs	r7, r1, r3
 800114a:	4034      	ands	r4, r6
 800114c:	e664      	b.n	8000e18 <__aeabi_fsub+0x74>
 800114e:	4461      	add	r1, ip
 8001150:	014b      	lsls	r3, r1, #5
 8001152:	d56d      	bpl.n	8001230 <__aeabi_fsub+0x48c>
 8001154:	0848      	lsrs	r0, r1, #1
 8001156:	4944      	ldr	r1, [pc, #272]	@ (8001268 <__aeabi_fsub+0x4c4>)
 8001158:	4001      	ands	r1, r0
 800115a:	0743      	lsls	r3, r0, #29
 800115c:	d02c      	beq.n	80011b8 <__aeabi_fsub+0x414>
 800115e:	230f      	movs	r3, #15
 8001160:	4003      	ands	r3, r0
 8001162:	2b04      	cmp	r3, #4
 8001164:	d028      	beq.n	80011b8 <__aeabi_fsub+0x414>
 8001166:	1d0b      	adds	r3, r1, #4
 8001168:	469c      	mov	ip, r3
 800116a:	2302      	movs	r3, #2
 800116c:	e690      	b.n	8000e90 <__aeabi_fsub+0xec>
 800116e:	2900      	cmp	r1, #0
 8001170:	d100      	bne.n	8001174 <__aeabi_fsub+0x3d0>
 8001172:	e72b      	b.n	8000fcc <__aeabi_fsub+0x228>
 8001174:	2380      	movs	r3, #128	@ 0x80
 8001176:	03db      	lsls	r3, r3, #15
 8001178:	429f      	cmp	r7, r3
 800117a:	d200      	bcs.n	800117e <__aeabi_fsub+0x3da>
 800117c:	e726      	b.n	8000fcc <__aeabi_fsub+0x228>
 800117e:	4298      	cmp	r0, r3
 8001180:	d300      	bcc.n	8001184 <__aeabi_fsub+0x3e0>
 8001182:	e723      	b.n	8000fcc <__aeabi_fsub+0x228>
 8001184:	2401      	movs	r4, #1
 8001186:	4034      	ands	r4, r6
 8001188:	0007      	movs	r7, r0
 800118a:	e71f      	b.n	8000fcc <__aeabi_fsub+0x228>
 800118c:	0034      	movs	r4, r6
 800118e:	468c      	mov	ip, r1
 8001190:	e67e      	b.n	8000e90 <__aeabi_fsub+0xec>
 8001192:	2301      	movs	r3, #1
 8001194:	08cf      	lsrs	r7, r1, #3
 8001196:	e680      	b.n	8000e9a <__aeabi_fsub+0xf6>
 8001198:	2300      	movs	r3, #0
 800119a:	e67e      	b.n	8000e9a <__aeabi_fsub+0xf6>
 800119c:	2020      	movs	r0, #32
 800119e:	4665      	mov	r5, ip
 80011a0:	1b80      	subs	r0, r0, r6
 80011a2:	4085      	lsls	r5, r0
 80011a4:	4663      	mov	r3, ip
 80011a6:	0028      	movs	r0, r5
 80011a8:	40f3      	lsrs	r3, r6
 80011aa:	1e45      	subs	r5, r0, #1
 80011ac:	41a8      	sbcs	r0, r5
 80011ae:	4303      	orrs	r3, r0
 80011b0:	469c      	mov	ip, r3
 80011b2:	0015      	movs	r5, r2
 80011b4:	448c      	add	ip, r1
 80011b6:	e76d      	b.n	8001094 <__aeabi_fsub+0x2f0>
 80011b8:	2302      	movs	r3, #2
 80011ba:	08cf      	lsrs	r7, r1, #3
 80011bc:	e66d      	b.n	8000e9a <__aeabi_fsub+0xf6>
 80011be:	1b0f      	subs	r7, r1, r4
 80011c0:	017b      	lsls	r3, r7, #5
 80011c2:	d528      	bpl.n	8001216 <__aeabi_fsub+0x472>
 80011c4:	01bf      	lsls	r7, r7, #6
 80011c6:	09bf      	lsrs	r7, r7, #6
 80011c8:	0038      	movs	r0, r7
 80011ca:	f002 f8a7 	bl	800331c <__clzsi2>
 80011ce:	003b      	movs	r3, r7
 80011d0:	3805      	subs	r0, #5
 80011d2:	4083      	lsls	r3, r0
 80011d4:	0034      	movs	r4, r6
 80011d6:	2501      	movs	r5, #1
 80011d8:	e6ca      	b.n	8000f70 <__aeabi_fsub+0x1cc>
 80011da:	2900      	cmp	r1, #0
 80011dc:	d100      	bne.n	80011e0 <__aeabi_fsub+0x43c>
 80011de:	e6b5      	b.n	8000f4c <__aeabi_fsub+0x1a8>
 80011e0:	2401      	movs	r4, #1
 80011e2:	0007      	movs	r7, r0
 80011e4:	4034      	ands	r4, r6
 80011e6:	e658      	b.n	8000e9a <__aeabi_fsub+0xf6>
 80011e8:	4663      	mov	r3, ip
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d100      	bne.n	80011f0 <__aeabi_fsub+0x44c>
 80011ee:	e6e9      	b.n	8000fc4 <__aeabi_fsub+0x220>
 80011f0:	2900      	cmp	r1, #0
 80011f2:	d100      	bne.n	80011f6 <__aeabi_fsub+0x452>
 80011f4:	e6ea      	b.n	8000fcc <__aeabi_fsub+0x228>
 80011f6:	2380      	movs	r3, #128	@ 0x80
 80011f8:	03db      	lsls	r3, r3, #15
 80011fa:	429f      	cmp	r7, r3
 80011fc:	d200      	bcs.n	8001200 <__aeabi_fsub+0x45c>
 80011fe:	e6e5      	b.n	8000fcc <__aeabi_fsub+0x228>
 8001200:	4298      	cmp	r0, r3
 8001202:	d300      	bcc.n	8001206 <__aeabi_fsub+0x462>
 8001204:	e6e2      	b.n	8000fcc <__aeabi_fsub+0x228>
 8001206:	0007      	movs	r7, r0
 8001208:	e6e0      	b.n	8000fcc <__aeabi_fsub+0x228>
 800120a:	2900      	cmp	r1, #0
 800120c:	d100      	bne.n	8001210 <__aeabi_fsub+0x46c>
 800120e:	e69e      	b.n	8000f4e <__aeabi_fsub+0x1aa>
 8001210:	2300      	movs	r3, #0
 8001212:	08cf      	lsrs	r7, r1, #3
 8001214:	e641      	b.n	8000e9a <__aeabi_fsub+0xf6>
 8001216:	0034      	movs	r4, r6
 8001218:	2301      	movs	r3, #1
 800121a:	08ff      	lsrs	r7, r7, #3
 800121c:	e63d      	b.n	8000e9a <__aeabi_fsub+0xf6>
 800121e:	2f00      	cmp	r7, #0
 8001220:	d100      	bne.n	8001224 <__aeabi_fsub+0x480>
 8001222:	e693      	b.n	8000f4c <__aeabi_fsub+0x1a8>
 8001224:	2300      	movs	r3, #0
 8001226:	08ff      	lsrs	r7, r7, #3
 8001228:	e637      	b.n	8000e9a <__aeabi_fsub+0xf6>
 800122a:	2300      	movs	r3, #0
 800122c:	08d7      	lsrs	r7, r2, #3
 800122e:	e634      	b.n	8000e9a <__aeabi_fsub+0xf6>
 8001230:	2301      	movs	r3, #1
 8001232:	08cf      	lsrs	r7, r1, #3
 8001234:	e631      	b.n	8000e9a <__aeabi_fsub+0xf6>
 8001236:	2280      	movs	r2, #128	@ 0x80
 8001238:	000b      	movs	r3, r1
 800123a:	04d2      	lsls	r2, r2, #19
 800123c:	2001      	movs	r0, #1
 800123e:	4013      	ands	r3, r2
 8001240:	4211      	tst	r1, r2
 8001242:	d000      	beq.n	8001246 <__aeabi_fsub+0x4a2>
 8001244:	e6ae      	b.n	8000fa4 <__aeabi_fsub+0x200>
 8001246:	08cf      	lsrs	r7, r1, #3
 8001248:	e627      	b.n	8000e9a <__aeabi_fsub+0xf6>
 800124a:	2b00      	cmp	r3, #0
 800124c:	d100      	bne.n	8001250 <__aeabi_fsub+0x4ac>
 800124e:	e75f      	b.n	8001110 <__aeabi_fsub+0x36c>
 8001250:	1b56      	subs	r6, r2, r5
 8001252:	2d00      	cmp	r5, #0
 8001254:	d101      	bne.n	800125a <__aeabi_fsub+0x4b6>
 8001256:	0033      	movs	r3, r6
 8001258:	e6e7      	b.n	800102a <__aeabi_fsub+0x286>
 800125a:	2380      	movs	r3, #128	@ 0x80
 800125c:	4660      	mov	r0, ip
 800125e:	04db      	lsls	r3, r3, #19
 8001260:	4318      	orrs	r0, r3
 8001262:	4684      	mov	ip, r0
 8001264:	e6eb      	b.n	800103e <__aeabi_fsub+0x29a>
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	7dffffff 	.word	0x7dffffff

0800126c <__aeabi_f2iz>:
 800126c:	0241      	lsls	r1, r0, #9
 800126e:	0042      	lsls	r2, r0, #1
 8001270:	0fc3      	lsrs	r3, r0, #31
 8001272:	0a49      	lsrs	r1, r1, #9
 8001274:	2000      	movs	r0, #0
 8001276:	0e12      	lsrs	r2, r2, #24
 8001278:	2a7e      	cmp	r2, #126	@ 0x7e
 800127a:	dd03      	ble.n	8001284 <__aeabi_f2iz+0x18>
 800127c:	2a9d      	cmp	r2, #157	@ 0x9d
 800127e:	dd02      	ble.n	8001286 <__aeabi_f2iz+0x1a>
 8001280:	4a09      	ldr	r2, [pc, #36]	@ (80012a8 <__aeabi_f2iz+0x3c>)
 8001282:	1898      	adds	r0, r3, r2
 8001284:	4770      	bx	lr
 8001286:	2080      	movs	r0, #128	@ 0x80
 8001288:	0400      	lsls	r0, r0, #16
 800128a:	4301      	orrs	r1, r0
 800128c:	2a95      	cmp	r2, #149	@ 0x95
 800128e:	dc07      	bgt.n	80012a0 <__aeabi_f2iz+0x34>
 8001290:	2096      	movs	r0, #150	@ 0x96
 8001292:	1a82      	subs	r2, r0, r2
 8001294:	40d1      	lsrs	r1, r2
 8001296:	4248      	negs	r0, r1
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f3      	bne.n	8001284 <__aeabi_f2iz+0x18>
 800129c:	0008      	movs	r0, r1
 800129e:	e7f1      	b.n	8001284 <__aeabi_f2iz+0x18>
 80012a0:	3a96      	subs	r2, #150	@ 0x96
 80012a2:	4091      	lsls	r1, r2
 80012a4:	e7f7      	b.n	8001296 <__aeabi_f2iz+0x2a>
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	7fffffff 	.word	0x7fffffff

080012ac <__aeabi_i2f>:
 80012ac:	b570      	push	{r4, r5, r6, lr}
 80012ae:	2800      	cmp	r0, #0
 80012b0:	d012      	beq.n	80012d8 <__aeabi_i2f+0x2c>
 80012b2:	17c3      	asrs	r3, r0, #31
 80012b4:	18c5      	adds	r5, r0, r3
 80012b6:	405d      	eors	r5, r3
 80012b8:	0fc4      	lsrs	r4, r0, #31
 80012ba:	0028      	movs	r0, r5
 80012bc:	f002 f82e 	bl	800331c <__clzsi2>
 80012c0:	239e      	movs	r3, #158	@ 0x9e
 80012c2:	1a1b      	subs	r3, r3, r0
 80012c4:	2b96      	cmp	r3, #150	@ 0x96
 80012c6:	dc0f      	bgt.n	80012e8 <__aeabi_i2f+0x3c>
 80012c8:	2808      	cmp	r0, #8
 80012ca:	d038      	beq.n	800133e <__aeabi_i2f+0x92>
 80012cc:	3808      	subs	r0, #8
 80012ce:	4085      	lsls	r5, r0
 80012d0:	026d      	lsls	r5, r5, #9
 80012d2:	0a6d      	lsrs	r5, r5, #9
 80012d4:	b2d8      	uxtb	r0, r3
 80012d6:	e002      	b.n	80012de <__aeabi_i2f+0x32>
 80012d8:	2400      	movs	r4, #0
 80012da:	2000      	movs	r0, #0
 80012dc:	2500      	movs	r5, #0
 80012de:	05c0      	lsls	r0, r0, #23
 80012e0:	4328      	orrs	r0, r5
 80012e2:	07e4      	lsls	r4, r4, #31
 80012e4:	4320      	orrs	r0, r4
 80012e6:	bd70      	pop	{r4, r5, r6, pc}
 80012e8:	2b99      	cmp	r3, #153	@ 0x99
 80012ea:	dc14      	bgt.n	8001316 <__aeabi_i2f+0x6a>
 80012ec:	1f42      	subs	r2, r0, #5
 80012ee:	4095      	lsls	r5, r2
 80012f0:	002a      	movs	r2, r5
 80012f2:	4915      	ldr	r1, [pc, #84]	@ (8001348 <__aeabi_i2f+0x9c>)
 80012f4:	4011      	ands	r1, r2
 80012f6:	0755      	lsls	r5, r2, #29
 80012f8:	d01c      	beq.n	8001334 <__aeabi_i2f+0x88>
 80012fa:	250f      	movs	r5, #15
 80012fc:	402a      	ands	r2, r5
 80012fe:	2a04      	cmp	r2, #4
 8001300:	d018      	beq.n	8001334 <__aeabi_i2f+0x88>
 8001302:	3104      	adds	r1, #4
 8001304:	08ca      	lsrs	r2, r1, #3
 8001306:	0149      	lsls	r1, r1, #5
 8001308:	d515      	bpl.n	8001336 <__aeabi_i2f+0x8a>
 800130a:	239f      	movs	r3, #159	@ 0x9f
 800130c:	0252      	lsls	r2, r2, #9
 800130e:	1a18      	subs	r0, r3, r0
 8001310:	0a55      	lsrs	r5, r2, #9
 8001312:	b2c0      	uxtb	r0, r0
 8001314:	e7e3      	b.n	80012de <__aeabi_i2f+0x32>
 8001316:	2205      	movs	r2, #5
 8001318:	0029      	movs	r1, r5
 800131a:	1a12      	subs	r2, r2, r0
 800131c:	40d1      	lsrs	r1, r2
 800131e:	0002      	movs	r2, r0
 8001320:	321b      	adds	r2, #27
 8001322:	4095      	lsls	r5, r2
 8001324:	002a      	movs	r2, r5
 8001326:	1e55      	subs	r5, r2, #1
 8001328:	41aa      	sbcs	r2, r5
 800132a:	430a      	orrs	r2, r1
 800132c:	4906      	ldr	r1, [pc, #24]	@ (8001348 <__aeabi_i2f+0x9c>)
 800132e:	4011      	ands	r1, r2
 8001330:	0755      	lsls	r5, r2, #29
 8001332:	d1e2      	bne.n	80012fa <__aeabi_i2f+0x4e>
 8001334:	08ca      	lsrs	r2, r1, #3
 8001336:	0252      	lsls	r2, r2, #9
 8001338:	0a55      	lsrs	r5, r2, #9
 800133a:	b2d8      	uxtb	r0, r3
 800133c:	e7cf      	b.n	80012de <__aeabi_i2f+0x32>
 800133e:	026d      	lsls	r5, r5, #9
 8001340:	0a6d      	lsrs	r5, r5, #9
 8001342:	308e      	adds	r0, #142	@ 0x8e
 8001344:	e7cb      	b.n	80012de <__aeabi_i2f+0x32>
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	fbffffff 	.word	0xfbffffff

0800134c <__aeabi_dadd>:
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	464f      	mov	r7, r9
 8001350:	4646      	mov	r6, r8
 8001352:	46d6      	mov	lr, sl
 8001354:	b5c0      	push	{r6, r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	9000      	str	r0, [sp, #0]
 800135a:	9101      	str	r1, [sp, #4]
 800135c:	030e      	lsls	r6, r1, #12
 800135e:	004c      	lsls	r4, r1, #1
 8001360:	0fcd      	lsrs	r5, r1, #31
 8001362:	0a71      	lsrs	r1, r6, #9
 8001364:	9e00      	ldr	r6, [sp, #0]
 8001366:	005f      	lsls	r7, r3, #1
 8001368:	0f76      	lsrs	r6, r6, #29
 800136a:	430e      	orrs	r6, r1
 800136c:	9900      	ldr	r1, [sp, #0]
 800136e:	9200      	str	r2, [sp, #0]
 8001370:	9301      	str	r3, [sp, #4]
 8001372:	00c9      	lsls	r1, r1, #3
 8001374:	4689      	mov	r9, r1
 8001376:	0319      	lsls	r1, r3, #12
 8001378:	0d7b      	lsrs	r3, r7, #21
 800137a:	4698      	mov	r8, r3
 800137c:	9b01      	ldr	r3, [sp, #4]
 800137e:	0a49      	lsrs	r1, r1, #9
 8001380:	0fdb      	lsrs	r3, r3, #31
 8001382:	469c      	mov	ip, r3
 8001384:	9b00      	ldr	r3, [sp, #0]
 8001386:	9a00      	ldr	r2, [sp, #0]
 8001388:	0f5b      	lsrs	r3, r3, #29
 800138a:	430b      	orrs	r3, r1
 800138c:	4641      	mov	r1, r8
 800138e:	0d64      	lsrs	r4, r4, #21
 8001390:	00d2      	lsls	r2, r2, #3
 8001392:	1a61      	subs	r1, r4, r1
 8001394:	4565      	cmp	r5, ip
 8001396:	d100      	bne.n	800139a <__aeabi_dadd+0x4e>
 8001398:	e0a6      	b.n	80014e8 <__aeabi_dadd+0x19c>
 800139a:	2900      	cmp	r1, #0
 800139c:	dd72      	ble.n	8001484 <__aeabi_dadd+0x138>
 800139e:	4647      	mov	r7, r8
 80013a0:	2f00      	cmp	r7, #0
 80013a2:	d100      	bne.n	80013a6 <__aeabi_dadd+0x5a>
 80013a4:	e0dd      	b.n	8001562 <__aeabi_dadd+0x216>
 80013a6:	4fcc      	ldr	r7, [pc, #816]	@ (80016d8 <__aeabi_dadd+0x38c>)
 80013a8:	42bc      	cmp	r4, r7
 80013aa:	d100      	bne.n	80013ae <__aeabi_dadd+0x62>
 80013ac:	e19a      	b.n	80016e4 <__aeabi_dadd+0x398>
 80013ae:	2701      	movs	r7, #1
 80013b0:	2938      	cmp	r1, #56	@ 0x38
 80013b2:	dc17      	bgt.n	80013e4 <__aeabi_dadd+0x98>
 80013b4:	2780      	movs	r7, #128	@ 0x80
 80013b6:	043f      	lsls	r7, r7, #16
 80013b8:	433b      	orrs	r3, r7
 80013ba:	291f      	cmp	r1, #31
 80013bc:	dd00      	ble.n	80013c0 <__aeabi_dadd+0x74>
 80013be:	e1dd      	b.n	800177c <__aeabi_dadd+0x430>
 80013c0:	2720      	movs	r7, #32
 80013c2:	1a78      	subs	r0, r7, r1
 80013c4:	001f      	movs	r7, r3
 80013c6:	4087      	lsls	r7, r0
 80013c8:	46ba      	mov	sl, r7
 80013ca:	0017      	movs	r7, r2
 80013cc:	40cf      	lsrs	r7, r1
 80013ce:	4684      	mov	ip, r0
 80013d0:	0038      	movs	r0, r7
 80013d2:	4657      	mov	r7, sl
 80013d4:	4307      	orrs	r7, r0
 80013d6:	4660      	mov	r0, ip
 80013d8:	4082      	lsls	r2, r0
 80013da:	40cb      	lsrs	r3, r1
 80013dc:	1e50      	subs	r0, r2, #1
 80013de:	4182      	sbcs	r2, r0
 80013e0:	1af6      	subs	r6, r6, r3
 80013e2:	4317      	orrs	r7, r2
 80013e4:	464b      	mov	r3, r9
 80013e6:	1bdf      	subs	r7, r3, r7
 80013e8:	45b9      	cmp	r9, r7
 80013ea:	4180      	sbcs	r0, r0
 80013ec:	4240      	negs	r0, r0
 80013ee:	1a36      	subs	r6, r6, r0
 80013f0:	0233      	lsls	r3, r6, #8
 80013f2:	d400      	bmi.n	80013f6 <__aeabi_dadd+0xaa>
 80013f4:	e0ff      	b.n	80015f6 <__aeabi_dadd+0x2aa>
 80013f6:	0276      	lsls	r6, r6, #9
 80013f8:	0a76      	lsrs	r6, r6, #9
 80013fa:	2e00      	cmp	r6, #0
 80013fc:	d100      	bne.n	8001400 <__aeabi_dadd+0xb4>
 80013fe:	e13c      	b.n	800167a <__aeabi_dadd+0x32e>
 8001400:	0030      	movs	r0, r6
 8001402:	f001 ff8b 	bl	800331c <__clzsi2>
 8001406:	0003      	movs	r3, r0
 8001408:	3b08      	subs	r3, #8
 800140a:	2120      	movs	r1, #32
 800140c:	0038      	movs	r0, r7
 800140e:	1aca      	subs	r2, r1, r3
 8001410:	40d0      	lsrs	r0, r2
 8001412:	409e      	lsls	r6, r3
 8001414:	0002      	movs	r2, r0
 8001416:	409f      	lsls	r7, r3
 8001418:	4332      	orrs	r2, r6
 800141a:	429c      	cmp	r4, r3
 800141c:	dd00      	ble.n	8001420 <__aeabi_dadd+0xd4>
 800141e:	e1a6      	b.n	800176e <__aeabi_dadd+0x422>
 8001420:	1b18      	subs	r0, r3, r4
 8001422:	3001      	adds	r0, #1
 8001424:	1a09      	subs	r1, r1, r0
 8001426:	003e      	movs	r6, r7
 8001428:	408f      	lsls	r7, r1
 800142a:	40c6      	lsrs	r6, r0
 800142c:	1e7b      	subs	r3, r7, #1
 800142e:	419f      	sbcs	r7, r3
 8001430:	0013      	movs	r3, r2
 8001432:	408b      	lsls	r3, r1
 8001434:	4337      	orrs	r7, r6
 8001436:	431f      	orrs	r7, r3
 8001438:	40c2      	lsrs	r2, r0
 800143a:	003b      	movs	r3, r7
 800143c:	0016      	movs	r6, r2
 800143e:	2400      	movs	r4, #0
 8001440:	4313      	orrs	r3, r2
 8001442:	d100      	bne.n	8001446 <__aeabi_dadd+0xfa>
 8001444:	e1df      	b.n	8001806 <__aeabi_dadd+0x4ba>
 8001446:	077b      	lsls	r3, r7, #29
 8001448:	d100      	bne.n	800144c <__aeabi_dadd+0x100>
 800144a:	e332      	b.n	8001ab2 <__aeabi_dadd+0x766>
 800144c:	230f      	movs	r3, #15
 800144e:	003a      	movs	r2, r7
 8001450:	403b      	ands	r3, r7
 8001452:	2b04      	cmp	r3, #4
 8001454:	d004      	beq.n	8001460 <__aeabi_dadd+0x114>
 8001456:	1d3a      	adds	r2, r7, #4
 8001458:	42ba      	cmp	r2, r7
 800145a:	41bf      	sbcs	r7, r7
 800145c:	427f      	negs	r7, r7
 800145e:	19f6      	adds	r6, r6, r7
 8001460:	0233      	lsls	r3, r6, #8
 8001462:	d400      	bmi.n	8001466 <__aeabi_dadd+0x11a>
 8001464:	e323      	b.n	8001aae <__aeabi_dadd+0x762>
 8001466:	4b9c      	ldr	r3, [pc, #624]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001468:	3401      	adds	r4, #1
 800146a:	429c      	cmp	r4, r3
 800146c:	d100      	bne.n	8001470 <__aeabi_dadd+0x124>
 800146e:	e0b4      	b.n	80015da <__aeabi_dadd+0x28e>
 8001470:	4b9a      	ldr	r3, [pc, #616]	@ (80016dc <__aeabi_dadd+0x390>)
 8001472:	0564      	lsls	r4, r4, #21
 8001474:	401e      	ands	r6, r3
 8001476:	0d64      	lsrs	r4, r4, #21
 8001478:	0777      	lsls	r7, r6, #29
 800147a:	08d2      	lsrs	r2, r2, #3
 800147c:	0276      	lsls	r6, r6, #9
 800147e:	4317      	orrs	r7, r2
 8001480:	0b36      	lsrs	r6, r6, #12
 8001482:	e0ac      	b.n	80015de <__aeabi_dadd+0x292>
 8001484:	2900      	cmp	r1, #0
 8001486:	d100      	bne.n	800148a <__aeabi_dadd+0x13e>
 8001488:	e07e      	b.n	8001588 <__aeabi_dadd+0x23c>
 800148a:	4641      	mov	r1, r8
 800148c:	1b09      	subs	r1, r1, r4
 800148e:	2c00      	cmp	r4, #0
 8001490:	d000      	beq.n	8001494 <__aeabi_dadd+0x148>
 8001492:	e160      	b.n	8001756 <__aeabi_dadd+0x40a>
 8001494:	0034      	movs	r4, r6
 8001496:	4648      	mov	r0, r9
 8001498:	4304      	orrs	r4, r0
 800149a:	d100      	bne.n	800149e <__aeabi_dadd+0x152>
 800149c:	e1c9      	b.n	8001832 <__aeabi_dadd+0x4e6>
 800149e:	1e4c      	subs	r4, r1, #1
 80014a0:	2901      	cmp	r1, #1
 80014a2:	d100      	bne.n	80014a6 <__aeabi_dadd+0x15a>
 80014a4:	e22e      	b.n	8001904 <__aeabi_dadd+0x5b8>
 80014a6:	4d8c      	ldr	r5, [pc, #560]	@ (80016d8 <__aeabi_dadd+0x38c>)
 80014a8:	42a9      	cmp	r1, r5
 80014aa:	d100      	bne.n	80014ae <__aeabi_dadd+0x162>
 80014ac:	e224      	b.n	80018f8 <__aeabi_dadd+0x5ac>
 80014ae:	2701      	movs	r7, #1
 80014b0:	2c38      	cmp	r4, #56	@ 0x38
 80014b2:	dc11      	bgt.n	80014d8 <__aeabi_dadd+0x18c>
 80014b4:	0021      	movs	r1, r4
 80014b6:	291f      	cmp	r1, #31
 80014b8:	dd00      	ble.n	80014bc <__aeabi_dadd+0x170>
 80014ba:	e20b      	b.n	80018d4 <__aeabi_dadd+0x588>
 80014bc:	2420      	movs	r4, #32
 80014be:	0037      	movs	r7, r6
 80014c0:	4648      	mov	r0, r9
 80014c2:	1a64      	subs	r4, r4, r1
 80014c4:	40a7      	lsls	r7, r4
 80014c6:	40c8      	lsrs	r0, r1
 80014c8:	4307      	orrs	r7, r0
 80014ca:	4648      	mov	r0, r9
 80014cc:	40a0      	lsls	r0, r4
 80014ce:	40ce      	lsrs	r6, r1
 80014d0:	1e44      	subs	r4, r0, #1
 80014d2:	41a0      	sbcs	r0, r4
 80014d4:	1b9b      	subs	r3, r3, r6
 80014d6:	4307      	orrs	r7, r0
 80014d8:	1bd7      	subs	r7, r2, r7
 80014da:	42ba      	cmp	r2, r7
 80014dc:	4192      	sbcs	r2, r2
 80014de:	4252      	negs	r2, r2
 80014e0:	4665      	mov	r5, ip
 80014e2:	4644      	mov	r4, r8
 80014e4:	1a9e      	subs	r6, r3, r2
 80014e6:	e783      	b.n	80013f0 <__aeabi_dadd+0xa4>
 80014e8:	2900      	cmp	r1, #0
 80014ea:	dc00      	bgt.n	80014ee <__aeabi_dadd+0x1a2>
 80014ec:	e09c      	b.n	8001628 <__aeabi_dadd+0x2dc>
 80014ee:	4647      	mov	r7, r8
 80014f0:	2f00      	cmp	r7, #0
 80014f2:	d167      	bne.n	80015c4 <__aeabi_dadd+0x278>
 80014f4:	001f      	movs	r7, r3
 80014f6:	4317      	orrs	r7, r2
 80014f8:	d100      	bne.n	80014fc <__aeabi_dadd+0x1b0>
 80014fa:	e0e4      	b.n	80016c6 <__aeabi_dadd+0x37a>
 80014fc:	1e48      	subs	r0, r1, #1
 80014fe:	2901      	cmp	r1, #1
 8001500:	d100      	bne.n	8001504 <__aeabi_dadd+0x1b8>
 8001502:	e19b      	b.n	800183c <__aeabi_dadd+0x4f0>
 8001504:	4f74      	ldr	r7, [pc, #464]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001506:	42b9      	cmp	r1, r7
 8001508:	d100      	bne.n	800150c <__aeabi_dadd+0x1c0>
 800150a:	e0eb      	b.n	80016e4 <__aeabi_dadd+0x398>
 800150c:	2701      	movs	r7, #1
 800150e:	0001      	movs	r1, r0
 8001510:	2838      	cmp	r0, #56	@ 0x38
 8001512:	dc11      	bgt.n	8001538 <__aeabi_dadd+0x1ec>
 8001514:	291f      	cmp	r1, #31
 8001516:	dd00      	ble.n	800151a <__aeabi_dadd+0x1ce>
 8001518:	e1c7      	b.n	80018aa <__aeabi_dadd+0x55e>
 800151a:	2720      	movs	r7, #32
 800151c:	1a78      	subs	r0, r7, r1
 800151e:	001f      	movs	r7, r3
 8001520:	4684      	mov	ip, r0
 8001522:	4087      	lsls	r7, r0
 8001524:	0010      	movs	r0, r2
 8001526:	40c8      	lsrs	r0, r1
 8001528:	4307      	orrs	r7, r0
 800152a:	4660      	mov	r0, ip
 800152c:	4082      	lsls	r2, r0
 800152e:	40cb      	lsrs	r3, r1
 8001530:	1e50      	subs	r0, r2, #1
 8001532:	4182      	sbcs	r2, r0
 8001534:	18f6      	adds	r6, r6, r3
 8001536:	4317      	orrs	r7, r2
 8001538:	444f      	add	r7, r9
 800153a:	454f      	cmp	r7, r9
 800153c:	4180      	sbcs	r0, r0
 800153e:	4240      	negs	r0, r0
 8001540:	1836      	adds	r6, r6, r0
 8001542:	0233      	lsls	r3, r6, #8
 8001544:	d557      	bpl.n	80015f6 <__aeabi_dadd+0x2aa>
 8001546:	4b64      	ldr	r3, [pc, #400]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001548:	3401      	adds	r4, #1
 800154a:	429c      	cmp	r4, r3
 800154c:	d045      	beq.n	80015da <__aeabi_dadd+0x28e>
 800154e:	2101      	movs	r1, #1
 8001550:	4b62      	ldr	r3, [pc, #392]	@ (80016dc <__aeabi_dadd+0x390>)
 8001552:	087a      	lsrs	r2, r7, #1
 8001554:	401e      	ands	r6, r3
 8001556:	4039      	ands	r1, r7
 8001558:	430a      	orrs	r2, r1
 800155a:	07f7      	lsls	r7, r6, #31
 800155c:	4317      	orrs	r7, r2
 800155e:	0876      	lsrs	r6, r6, #1
 8001560:	e771      	b.n	8001446 <__aeabi_dadd+0xfa>
 8001562:	001f      	movs	r7, r3
 8001564:	4317      	orrs	r7, r2
 8001566:	d100      	bne.n	800156a <__aeabi_dadd+0x21e>
 8001568:	e0ad      	b.n	80016c6 <__aeabi_dadd+0x37a>
 800156a:	1e4f      	subs	r7, r1, #1
 800156c:	46bc      	mov	ip, r7
 800156e:	2901      	cmp	r1, #1
 8001570:	d100      	bne.n	8001574 <__aeabi_dadd+0x228>
 8001572:	e182      	b.n	800187a <__aeabi_dadd+0x52e>
 8001574:	4f58      	ldr	r7, [pc, #352]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001576:	42b9      	cmp	r1, r7
 8001578:	d100      	bne.n	800157c <__aeabi_dadd+0x230>
 800157a:	e190      	b.n	800189e <__aeabi_dadd+0x552>
 800157c:	4661      	mov	r1, ip
 800157e:	2701      	movs	r7, #1
 8001580:	2938      	cmp	r1, #56	@ 0x38
 8001582:	dd00      	ble.n	8001586 <__aeabi_dadd+0x23a>
 8001584:	e72e      	b.n	80013e4 <__aeabi_dadd+0x98>
 8001586:	e718      	b.n	80013ba <__aeabi_dadd+0x6e>
 8001588:	4f55      	ldr	r7, [pc, #340]	@ (80016e0 <__aeabi_dadd+0x394>)
 800158a:	1c61      	adds	r1, r4, #1
 800158c:	4239      	tst	r1, r7
 800158e:	d000      	beq.n	8001592 <__aeabi_dadd+0x246>
 8001590:	e0d0      	b.n	8001734 <__aeabi_dadd+0x3e8>
 8001592:	0031      	movs	r1, r6
 8001594:	4648      	mov	r0, r9
 8001596:	001f      	movs	r7, r3
 8001598:	4301      	orrs	r1, r0
 800159a:	4317      	orrs	r7, r2
 800159c:	2c00      	cmp	r4, #0
 800159e:	d000      	beq.n	80015a2 <__aeabi_dadd+0x256>
 80015a0:	e13d      	b.n	800181e <__aeabi_dadd+0x4d2>
 80015a2:	2900      	cmp	r1, #0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dadd+0x25c>
 80015a6:	e1bc      	b.n	8001922 <__aeabi_dadd+0x5d6>
 80015a8:	2f00      	cmp	r7, #0
 80015aa:	d000      	beq.n	80015ae <__aeabi_dadd+0x262>
 80015ac:	e1bf      	b.n	800192e <__aeabi_dadd+0x5e2>
 80015ae:	464b      	mov	r3, r9
 80015b0:	2100      	movs	r1, #0
 80015b2:	08d8      	lsrs	r0, r3, #3
 80015b4:	0777      	lsls	r7, r6, #29
 80015b6:	4307      	orrs	r7, r0
 80015b8:	08f0      	lsrs	r0, r6, #3
 80015ba:	0306      	lsls	r6, r0, #12
 80015bc:	054c      	lsls	r4, r1, #21
 80015be:	0b36      	lsrs	r6, r6, #12
 80015c0:	0d64      	lsrs	r4, r4, #21
 80015c2:	e00c      	b.n	80015de <__aeabi_dadd+0x292>
 80015c4:	4f44      	ldr	r7, [pc, #272]	@ (80016d8 <__aeabi_dadd+0x38c>)
 80015c6:	42bc      	cmp	r4, r7
 80015c8:	d100      	bne.n	80015cc <__aeabi_dadd+0x280>
 80015ca:	e08b      	b.n	80016e4 <__aeabi_dadd+0x398>
 80015cc:	2701      	movs	r7, #1
 80015ce:	2938      	cmp	r1, #56	@ 0x38
 80015d0:	dcb2      	bgt.n	8001538 <__aeabi_dadd+0x1ec>
 80015d2:	2780      	movs	r7, #128	@ 0x80
 80015d4:	043f      	lsls	r7, r7, #16
 80015d6:	433b      	orrs	r3, r7
 80015d8:	e79c      	b.n	8001514 <__aeabi_dadd+0x1c8>
 80015da:	2600      	movs	r6, #0
 80015dc:	2700      	movs	r7, #0
 80015de:	0524      	lsls	r4, r4, #20
 80015e0:	4334      	orrs	r4, r6
 80015e2:	07ed      	lsls	r5, r5, #31
 80015e4:	432c      	orrs	r4, r5
 80015e6:	0038      	movs	r0, r7
 80015e8:	0021      	movs	r1, r4
 80015ea:	b002      	add	sp, #8
 80015ec:	bce0      	pop	{r5, r6, r7}
 80015ee:	46ba      	mov	sl, r7
 80015f0:	46b1      	mov	r9, r6
 80015f2:	46a8      	mov	r8, r5
 80015f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f6:	077b      	lsls	r3, r7, #29
 80015f8:	d004      	beq.n	8001604 <__aeabi_dadd+0x2b8>
 80015fa:	230f      	movs	r3, #15
 80015fc:	403b      	ands	r3, r7
 80015fe:	2b04      	cmp	r3, #4
 8001600:	d000      	beq.n	8001604 <__aeabi_dadd+0x2b8>
 8001602:	e728      	b.n	8001456 <__aeabi_dadd+0x10a>
 8001604:	08f8      	lsrs	r0, r7, #3
 8001606:	4b34      	ldr	r3, [pc, #208]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001608:	0777      	lsls	r7, r6, #29
 800160a:	4307      	orrs	r7, r0
 800160c:	08f0      	lsrs	r0, r6, #3
 800160e:	429c      	cmp	r4, r3
 8001610:	d000      	beq.n	8001614 <__aeabi_dadd+0x2c8>
 8001612:	e24a      	b.n	8001aaa <__aeabi_dadd+0x75e>
 8001614:	003b      	movs	r3, r7
 8001616:	4303      	orrs	r3, r0
 8001618:	d059      	beq.n	80016ce <__aeabi_dadd+0x382>
 800161a:	2680      	movs	r6, #128	@ 0x80
 800161c:	0336      	lsls	r6, r6, #12
 800161e:	4306      	orrs	r6, r0
 8001620:	0336      	lsls	r6, r6, #12
 8001622:	4c2d      	ldr	r4, [pc, #180]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001624:	0b36      	lsrs	r6, r6, #12
 8001626:	e7da      	b.n	80015de <__aeabi_dadd+0x292>
 8001628:	2900      	cmp	r1, #0
 800162a:	d061      	beq.n	80016f0 <__aeabi_dadd+0x3a4>
 800162c:	4641      	mov	r1, r8
 800162e:	1b09      	subs	r1, r1, r4
 8001630:	2c00      	cmp	r4, #0
 8001632:	d100      	bne.n	8001636 <__aeabi_dadd+0x2ea>
 8001634:	e0b9      	b.n	80017aa <__aeabi_dadd+0x45e>
 8001636:	4c28      	ldr	r4, [pc, #160]	@ (80016d8 <__aeabi_dadd+0x38c>)
 8001638:	45a0      	cmp	r8, r4
 800163a:	d100      	bne.n	800163e <__aeabi_dadd+0x2f2>
 800163c:	e1a5      	b.n	800198a <__aeabi_dadd+0x63e>
 800163e:	2701      	movs	r7, #1
 8001640:	2938      	cmp	r1, #56	@ 0x38
 8001642:	dc13      	bgt.n	800166c <__aeabi_dadd+0x320>
 8001644:	2480      	movs	r4, #128	@ 0x80
 8001646:	0424      	lsls	r4, r4, #16
 8001648:	4326      	orrs	r6, r4
 800164a:	291f      	cmp	r1, #31
 800164c:	dd00      	ble.n	8001650 <__aeabi_dadd+0x304>
 800164e:	e1c8      	b.n	80019e2 <__aeabi_dadd+0x696>
 8001650:	2420      	movs	r4, #32
 8001652:	0037      	movs	r7, r6
 8001654:	4648      	mov	r0, r9
 8001656:	1a64      	subs	r4, r4, r1
 8001658:	40a7      	lsls	r7, r4
 800165a:	40c8      	lsrs	r0, r1
 800165c:	4307      	orrs	r7, r0
 800165e:	4648      	mov	r0, r9
 8001660:	40a0      	lsls	r0, r4
 8001662:	40ce      	lsrs	r6, r1
 8001664:	1e44      	subs	r4, r0, #1
 8001666:	41a0      	sbcs	r0, r4
 8001668:	199b      	adds	r3, r3, r6
 800166a:	4307      	orrs	r7, r0
 800166c:	18bf      	adds	r7, r7, r2
 800166e:	4297      	cmp	r7, r2
 8001670:	4192      	sbcs	r2, r2
 8001672:	4252      	negs	r2, r2
 8001674:	4644      	mov	r4, r8
 8001676:	18d6      	adds	r6, r2, r3
 8001678:	e763      	b.n	8001542 <__aeabi_dadd+0x1f6>
 800167a:	0038      	movs	r0, r7
 800167c:	f001 fe4e 	bl	800331c <__clzsi2>
 8001680:	0003      	movs	r3, r0
 8001682:	3318      	adds	r3, #24
 8001684:	2b1f      	cmp	r3, #31
 8001686:	dc00      	bgt.n	800168a <__aeabi_dadd+0x33e>
 8001688:	e6bf      	b.n	800140a <__aeabi_dadd+0xbe>
 800168a:	003a      	movs	r2, r7
 800168c:	3808      	subs	r0, #8
 800168e:	4082      	lsls	r2, r0
 8001690:	429c      	cmp	r4, r3
 8001692:	dd00      	ble.n	8001696 <__aeabi_dadd+0x34a>
 8001694:	e083      	b.n	800179e <__aeabi_dadd+0x452>
 8001696:	1b1b      	subs	r3, r3, r4
 8001698:	1c58      	adds	r0, r3, #1
 800169a:	281f      	cmp	r0, #31
 800169c:	dc00      	bgt.n	80016a0 <__aeabi_dadd+0x354>
 800169e:	e1b4      	b.n	8001a0a <__aeabi_dadd+0x6be>
 80016a0:	0017      	movs	r7, r2
 80016a2:	3b1f      	subs	r3, #31
 80016a4:	40df      	lsrs	r7, r3
 80016a6:	2820      	cmp	r0, #32
 80016a8:	d005      	beq.n	80016b6 <__aeabi_dadd+0x36a>
 80016aa:	2340      	movs	r3, #64	@ 0x40
 80016ac:	1a1b      	subs	r3, r3, r0
 80016ae:	409a      	lsls	r2, r3
 80016b0:	1e53      	subs	r3, r2, #1
 80016b2:	419a      	sbcs	r2, r3
 80016b4:	4317      	orrs	r7, r2
 80016b6:	2400      	movs	r4, #0
 80016b8:	2f00      	cmp	r7, #0
 80016ba:	d00a      	beq.n	80016d2 <__aeabi_dadd+0x386>
 80016bc:	077b      	lsls	r3, r7, #29
 80016be:	d000      	beq.n	80016c2 <__aeabi_dadd+0x376>
 80016c0:	e6c4      	b.n	800144c <__aeabi_dadd+0x100>
 80016c2:	0026      	movs	r6, r4
 80016c4:	e79e      	b.n	8001604 <__aeabi_dadd+0x2b8>
 80016c6:	464b      	mov	r3, r9
 80016c8:	000c      	movs	r4, r1
 80016ca:	08d8      	lsrs	r0, r3, #3
 80016cc:	e79b      	b.n	8001606 <__aeabi_dadd+0x2ba>
 80016ce:	2700      	movs	r7, #0
 80016d0:	4c01      	ldr	r4, [pc, #4]	@ (80016d8 <__aeabi_dadd+0x38c>)
 80016d2:	2600      	movs	r6, #0
 80016d4:	e783      	b.n	80015de <__aeabi_dadd+0x292>
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	000007ff 	.word	0x000007ff
 80016dc:	ff7fffff 	.word	0xff7fffff
 80016e0:	000007fe 	.word	0x000007fe
 80016e4:	464b      	mov	r3, r9
 80016e6:	0777      	lsls	r7, r6, #29
 80016e8:	08d8      	lsrs	r0, r3, #3
 80016ea:	4307      	orrs	r7, r0
 80016ec:	08f0      	lsrs	r0, r6, #3
 80016ee:	e791      	b.n	8001614 <__aeabi_dadd+0x2c8>
 80016f0:	4fcd      	ldr	r7, [pc, #820]	@ (8001a28 <__aeabi_dadd+0x6dc>)
 80016f2:	1c61      	adds	r1, r4, #1
 80016f4:	4239      	tst	r1, r7
 80016f6:	d16b      	bne.n	80017d0 <__aeabi_dadd+0x484>
 80016f8:	0031      	movs	r1, r6
 80016fa:	4648      	mov	r0, r9
 80016fc:	4301      	orrs	r1, r0
 80016fe:	2c00      	cmp	r4, #0
 8001700:	d000      	beq.n	8001704 <__aeabi_dadd+0x3b8>
 8001702:	e14b      	b.n	800199c <__aeabi_dadd+0x650>
 8001704:	001f      	movs	r7, r3
 8001706:	4317      	orrs	r7, r2
 8001708:	2900      	cmp	r1, #0
 800170a:	d100      	bne.n	800170e <__aeabi_dadd+0x3c2>
 800170c:	e181      	b.n	8001a12 <__aeabi_dadd+0x6c6>
 800170e:	2f00      	cmp	r7, #0
 8001710:	d100      	bne.n	8001714 <__aeabi_dadd+0x3c8>
 8001712:	e74c      	b.n	80015ae <__aeabi_dadd+0x262>
 8001714:	444a      	add	r2, r9
 8001716:	454a      	cmp	r2, r9
 8001718:	4180      	sbcs	r0, r0
 800171a:	18f6      	adds	r6, r6, r3
 800171c:	4240      	negs	r0, r0
 800171e:	1836      	adds	r6, r6, r0
 8001720:	0233      	lsls	r3, r6, #8
 8001722:	d500      	bpl.n	8001726 <__aeabi_dadd+0x3da>
 8001724:	e1b0      	b.n	8001a88 <__aeabi_dadd+0x73c>
 8001726:	0017      	movs	r7, r2
 8001728:	4691      	mov	r9, r2
 800172a:	4337      	orrs	r7, r6
 800172c:	d000      	beq.n	8001730 <__aeabi_dadd+0x3e4>
 800172e:	e73e      	b.n	80015ae <__aeabi_dadd+0x262>
 8001730:	2600      	movs	r6, #0
 8001732:	e754      	b.n	80015de <__aeabi_dadd+0x292>
 8001734:	4649      	mov	r1, r9
 8001736:	1a89      	subs	r1, r1, r2
 8001738:	4688      	mov	r8, r1
 800173a:	45c1      	cmp	r9, r8
 800173c:	41bf      	sbcs	r7, r7
 800173e:	1af1      	subs	r1, r6, r3
 8001740:	427f      	negs	r7, r7
 8001742:	1bc9      	subs	r1, r1, r7
 8001744:	020f      	lsls	r7, r1, #8
 8001746:	d461      	bmi.n	800180c <__aeabi_dadd+0x4c0>
 8001748:	4647      	mov	r7, r8
 800174a:	430f      	orrs	r7, r1
 800174c:	d100      	bne.n	8001750 <__aeabi_dadd+0x404>
 800174e:	e0bd      	b.n	80018cc <__aeabi_dadd+0x580>
 8001750:	000e      	movs	r6, r1
 8001752:	4647      	mov	r7, r8
 8001754:	e651      	b.n	80013fa <__aeabi_dadd+0xae>
 8001756:	4cb5      	ldr	r4, [pc, #724]	@ (8001a2c <__aeabi_dadd+0x6e0>)
 8001758:	45a0      	cmp	r8, r4
 800175a:	d100      	bne.n	800175e <__aeabi_dadd+0x412>
 800175c:	e100      	b.n	8001960 <__aeabi_dadd+0x614>
 800175e:	2701      	movs	r7, #1
 8001760:	2938      	cmp	r1, #56	@ 0x38
 8001762:	dd00      	ble.n	8001766 <__aeabi_dadd+0x41a>
 8001764:	e6b8      	b.n	80014d8 <__aeabi_dadd+0x18c>
 8001766:	2480      	movs	r4, #128	@ 0x80
 8001768:	0424      	lsls	r4, r4, #16
 800176a:	4326      	orrs	r6, r4
 800176c:	e6a3      	b.n	80014b6 <__aeabi_dadd+0x16a>
 800176e:	4eb0      	ldr	r6, [pc, #704]	@ (8001a30 <__aeabi_dadd+0x6e4>)
 8001770:	1ae4      	subs	r4, r4, r3
 8001772:	4016      	ands	r6, r2
 8001774:	077b      	lsls	r3, r7, #29
 8001776:	d000      	beq.n	800177a <__aeabi_dadd+0x42e>
 8001778:	e73f      	b.n	80015fa <__aeabi_dadd+0x2ae>
 800177a:	e743      	b.n	8001604 <__aeabi_dadd+0x2b8>
 800177c:	000f      	movs	r7, r1
 800177e:	0018      	movs	r0, r3
 8001780:	3f20      	subs	r7, #32
 8001782:	40f8      	lsrs	r0, r7
 8001784:	4684      	mov	ip, r0
 8001786:	2920      	cmp	r1, #32
 8001788:	d003      	beq.n	8001792 <__aeabi_dadd+0x446>
 800178a:	2740      	movs	r7, #64	@ 0x40
 800178c:	1a79      	subs	r1, r7, r1
 800178e:	408b      	lsls	r3, r1
 8001790:	431a      	orrs	r2, r3
 8001792:	1e53      	subs	r3, r2, #1
 8001794:	419a      	sbcs	r2, r3
 8001796:	4663      	mov	r3, ip
 8001798:	0017      	movs	r7, r2
 800179a:	431f      	orrs	r7, r3
 800179c:	e622      	b.n	80013e4 <__aeabi_dadd+0x98>
 800179e:	48a4      	ldr	r0, [pc, #656]	@ (8001a30 <__aeabi_dadd+0x6e4>)
 80017a0:	1ae1      	subs	r1, r4, r3
 80017a2:	4010      	ands	r0, r2
 80017a4:	0747      	lsls	r7, r0, #29
 80017a6:	08c0      	lsrs	r0, r0, #3
 80017a8:	e707      	b.n	80015ba <__aeabi_dadd+0x26e>
 80017aa:	0034      	movs	r4, r6
 80017ac:	4648      	mov	r0, r9
 80017ae:	4304      	orrs	r4, r0
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dadd+0x468>
 80017b2:	e0fa      	b.n	80019aa <__aeabi_dadd+0x65e>
 80017b4:	1e4c      	subs	r4, r1, #1
 80017b6:	2901      	cmp	r1, #1
 80017b8:	d100      	bne.n	80017bc <__aeabi_dadd+0x470>
 80017ba:	e0d7      	b.n	800196c <__aeabi_dadd+0x620>
 80017bc:	4f9b      	ldr	r7, [pc, #620]	@ (8001a2c <__aeabi_dadd+0x6e0>)
 80017be:	42b9      	cmp	r1, r7
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dadd+0x478>
 80017c2:	e0e2      	b.n	800198a <__aeabi_dadd+0x63e>
 80017c4:	2701      	movs	r7, #1
 80017c6:	2c38      	cmp	r4, #56	@ 0x38
 80017c8:	dd00      	ble.n	80017cc <__aeabi_dadd+0x480>
 80017ca:	e74f      	b.n	800166c <__aeabi_dadd+0x320>
 80017cc:	0021      	movs	r1, r4
 80017ce:	e73c      	b.n	800164a <__aeabi_dadd+0x2fe>
 80017d0:	4c96      	ldr	r4, [pc, #600]	@ (8001a2c <__aeabi_dadd+0x6e0>)
 80017d2:	42a1      	cmp	r1, r4
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dadd+0x48c>
 80017d6:	e0dd      	b.n	8001994 <__aeabi_dadd+0x648>
 80017d8:	444a      	add	r2, r9
 80017da:	454a      	cmp	r2, r9
 80017dc:	4180      	sbcs	r0, r0
 80017de:	18f3      	adds	r3, r6, r3
 80017e0:	4240      	negs	r0, r0
 80017e2:	1818      	adds	r0, r3, r0
 80017e4:	07c7      	lsls	r7, r0, #31
 80017e6:	0852      	lsrs	r2, r2, #1
 80017e8:	4317      	orrs	r7, r2
 80017ea:	0846      	lsrs	r6, r0, #1
 80017ec:	0752      	lsls	r2, r2, #29
 80017ee:	d005      	beq.n	80017fc <__aeabi_dadd+0x4b0>
 80017f0:	220f      	movs	r2, #15
 80017f2:	000c      	movs	r4, r1
 80017f4:	403a      	ands	r2, r7
 80017f6:	2a04      	cmp	r2, #4
 80017f8:	d000      	beq.n	80017fc <__aeabi_dadd+0x4b0>
 80017fa:	e62c      	b.n	8001456 <__aeabi_dadd+0x10a>
 80017fc:	0776      	lsls	r6, r6, #29
 80017fe:	08ff      	lsrs	r7, r7, #3
 8001800:	4337      	orrs	r7, r6
 8001802:	0900      	lsrs	r0, r0, #4
 8001804:	e6d9      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001806:	2700      	movs	r7, #0
 8001808:	2600      	movs	r6, #0
 800180a:	e6e8      	b.n	80015de <__aeabi_dadd+0x292>
 800180c:	4649      	mov	r1, r9
 800180e:	1a57      	subs	r7, r2, r1
 8001810:	42ba      	cmp	r2, r7
 8001812:	4192      	sbcs	r2, r2
 8001814:	1b9e      	subs	r6, r3, r6
 8001816:	4252      	negs	r2, r2
 8001818:	4665      	mov	r5, ip
 800181a:	1ab6      	subs	r6, r6, r2
 800181c:	e5ed      	b.n	80013fa <__aeabi_dadd+0xae>
 800181e:	2900      	cmp	r1, #0
 8001820:	d000      	beq.n	8001824 <__aeabi_dadd+0x4d8>
 8001822:	e0c6      	b.n	80019b2 <__aeabi_dadd+0x666>
 8001824:	2f00      	cmp	r7, #0
 8001826:	d167      	bne.n	80018f8 <__aeabi_dadd+0x5ac>
 8001828:	2680      	movs	r6, #128	@ 0x80
 800182a:	2500      	movs	r5, #0
 800182c:	4c7f      	ldr	r4, [pc, #508]	@ (8001a2c <__aeabi_dadd+0x6e0>)
 800182e:	0336      	lsls	r6, r6, #12
 8001830:	e6d5      	b.n	80015de <__aeabi_dadd+0x292>
 8001832:	4665      	mov	r5, ip
 8001834:	000c      	movs	r4, r1
 8001836:	001e      	movs	r6, r3
 8001838:	08d0      	lsrs	r0, r2, #3
 800183a:	e6e4      	b.n	8001606 <__aeabi_dadd+0x2ba>
 800183c:	444a      	add	r2, r9
 800183e:	454a      	cmp	r2, r9
 8001840:	4180      	sbcs	r0, r0
 8001842:	18f3      	adds	r3, r6, r3
 8001844:	4240      	negs	r0, r0
 8001846:	1818      	adds	r0, r3, r0
 8001848:	0011      	movs	r1, r2
 800184a:	0203      	lsls	r3, r0, #8
 800184c:	d400      	bmi.n	8001850 <__aeabi_dadd+0x504>
 800184e:	e096      	b.n	800197e <__aeabi_dadd+0x632>
 8001850:	4b77      	ldr	r3, [pc, #476]	@ (8001a30 <__aeabi_dadd+0x6e4>)
 8001852:	0849      	lsrs	r1, r1, #1
 8001854:	4018      	ands	r0, r3
 8001856:	07c3      	lsls	r3, r0, #31
 8001858:	430b      	orrs	r3, r1
 800185a:	0844      	lsrs	r4, r0, #1
 800185c:	0749      	lsls	r1, r1, #29
 800185e:	d100      	bne.n	8001862 <__aeabi_dadd+0x516>
 8001860:	e129      	b.n	8001ab6 <__aeabi_dadd+0x76a>
 8001862:	220f      	movs	r2, #15
 8001864:	401a      	ands	r2, r3
 8001866:	2a04      	cmp	r2, #4
 8001868:	d100      	bne.n	800186c <__aeabi_dadd+0x520>
 800186a:	e0ea      	b.n	8001a42 <__aeabi_dadd+0x6f6>
 800186c:	1d1f      	adds	r7, r3, #4
 800186e:	429f      	cmp	r7, r3
 8001870:	41b6      	sbcs	r6, r6
 8001872:	4276      	negs	r6, r6
 8001874:	1936      	adds	r6, r6, r4
 8001876:	2402      	movs	r4, #2
 8001878:	e6c4      	b.n	8001604 <__aeabi_dadd+0x2b8>
 800187a:	4649      	mov	r1, r9
 800187c:	1a8f      	subs	r7, r1, r2
 800187e:	45b9      	cmp	r9, r7
 8001880:	4180      	sbcs	r0, r0
 8001882:	1af6      	subs	r6, r6, r3
 8001884:	4240      	negs	r0, r0
 8001886:	1a36      	subs	r6, r6, r0
 8001888:	0233      	lsls	r3, r6, #8
 800188a:	d406      	bmi.n	800189a <__aeabi_dadd+0x54e>
 800188c:	0773      	lsls	r3, r6, #29
 800188e:	08ff      	lsrs	r7, r7, #3
 8001890:	2101      	movs	r1, #1
 8001892:	431f      	orrs	r7, r3
 8001894:	08f0      	lsrs	r0, r6, #3
 8001896:	e690      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001898:	4665      	mov	r5, ip
 800189a:	2401      	movs	r4, #1
 800189c:	e5ab      	b.n	80013f6 <__aeabi_dadd+0xaa>
 800189e:	464b      	mov	r3, r9
 80018a0:	0777      	lsls	r7, r6, #29
 80018a2:	08d8      	lsrs	r0, r3, #3
 80018a4:	4307      	orrs	r7, r0
 80018a6:	08f0      	lsrs	r0, r6, #3
 80018a8:	e6b4      	b.n	8001614 <__aeabi_dadd+0x2c8>
 80018aa:	000f      	movs	r7, r1
 80018ac:	0018      	movs	r0, r3
 80018ae:	3f20      	subs	r7, #32
 80018b0:	40f8      	lsrs	r0, r7
 80018b2:	4684      	mov	ip, r0
 80018b4:	2920      	cmp	r1, #32
 80018b6:	d003      	beq.n	80018c0 <__aeabi_dadd+0x574>
 80018b8:	2740      	movs	r7, #64	@ 0x40
 80018ba:	1a79      	subs	r1, r7, r1
 80018bc:	408b      	lsls	r3, r1
 80018be:	431a      	orrs	r2, r3
 80018c0:	1e53      	subs	r3, r2, #1
 80018c2:	419a      	sbcs	r2, r3
 80018c4:	4663      	mov	r3, ip
 80018c6:	0017      	movs	r7, r2
 80018c8:	431f      	orrs	r7, r3
 80018ca:	e635      	b.n	8001538 <__aeabi_dadd+0x1ec>
 80018cc:	2500      	movs	r5, #0
 80018ce:	2400      	movs	r4, #0
 80018d0:	2600      	movs	r6, #0
 80018d2:	e684      	b.n	80015de <__aeabi_dadd+0x292>
 80018d4:	000c      	movs	r4, r1
 80018d6:	0035      	movs	r5, r6
 80018d8:	3c20      	subs	r4, #32
 80018da:	40e5      	lsrs	r5, r4
 80018dc:	2920      	cmp	r1, #32
 80018de:	d005      	beq.n	80018ec <__aeabi_dadd+0x5a0>
 80018e0:	2440      	movs	r4, #64	@ 0x40
 80018e2:	1a61      	subs	r1, r4, r1
 80018e4:	408e      	lsls	r6, r1
 80018e6:	4649      	mov	r1, r9
 80018e8:	4331      	orrs	r1, r6
 80018ea:	4689      	mov	r9, r1
 80018ec:	4648      	mov	r0, r9
 80018ee:	1e41      	subs	r1, r0, #1
 80018f0:	4188      	sbcs	r0, r1
 80018f2:	0007      	movs	r7, r0
 80018f4:	432f      	orrs	r7, r5
 80018f6:	e5ef      	b.n	80014d8 <__aeabi_dadd+0x18c>
 80018f8:	08d2      	lsrs	r2, r2, #3
 80018fa:	075f      	lsls	r7, r3, #29
 80018fc:	4665      	mov	r5, ip
 80018fe:	4317      	orrs	r7, r2
 8001900:	08d8      	lsrs	r0, r3, #3
 8001902:	e687      	b.n	8001614 <__aeabi_dadd+0x2c8>
 8001904:	1a17      	subs	r7, r2, r0
 8001906:	42ba      	cmp	r2, r7
 8001908:	4192      	sbcs	r2, r2
 800190a:	1b9e      	subs	r6, r3, r6
 800190c:	4252      	negs	r2, r2
 800190e:	1ab6      	subs	r6, r6, r2
 8001910:	0233      	lsls	r3, r6, #8
 8001912:	d4c1      	bmi.n	8001898 <__aeabi_dadd+0x54c>
 8001914:	0773      	lsls	r3, r6, #29
 8001916:	08ff      	lsrs	r7, r7, #3
 8001918:	4665      	mov	r5, ip
 800191a:	2101      	movs	r1, #1
 800191c:	431f      	orrs	r7, r3
 800191e:	08f0      	lsrs	r0, r6, #3
 8001920:	e64b      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001922:	2f00      	cmp	r7, #0
 8001924:	d07b      	beq.n	8001a1e <__aeabi_dadd+0x6d2>
 8001926:	4665      	mov	r5, ip
 8001928:	001e      	movs	r6, r3
 800192a:	4691      	mov	r9, r2
 800192c:	e63f      	b.n	80015ae <__aeabi_dadd+0x262>
 800192e:	1a81      	subs	r1, r0, r2
 8001930:	4688      	mov	r8, r1
 8001932:	45c1      	cmp	r9, r8
 8001934:	41a4      	sbcs	r4, r4
 8001936:	1af1      	subs	r1, r6, r3
 8001938:	4264      	negs	r4, r4
 800193a:	1b09      	subs	r1, r1, r4
 800193c:	2480      	movs	r4, #128	@ 0x80
 800193e:	0424      	lsls	r4, r4, #16
 8001940:	4221      	tst	r1, r4
 8001942:	d077      	beq.n	8001a34 <__aeabi_dadd+0x6e8>
 8001944:	1a10      	subs	r0, r2, r0
 8001946:	4282      	cmp	r2, r0
 8001948:	4192      	sbcs	r2, r2
 800194a:	0007      	movs	r7, r0
 800194c:	1b9e      	subs	r6, r3, r6
 800194e:	4252      	negs	r2, r2
 8001950:	1ab6      	subs	r6, r6, r2
 8001952:	4337      	orrs	r7, r6
 8001954:	d000      	beq.n	8001958 <__aeabi_dadd+0x60c>
 8001956:	e0a0      	b.n	8001a9a <__aeabi_dadd+0x74e>
 8001958:	4665      	mov	r5, ip
 800195a:	2400      	movs	r4, #0
 800195c:	2600      	movs	r6, #0
 800195e:	e63e      	b.n	80015de <__aeabi_dadd+0x292>
 8001960:	075f      	lsls	r7, r3, #29
 8001962:	08d2      	lsrs	r2, r2, #3
 8001964:	4665      	mov	r5, ip
 8001966:	4317      	orrs	r7, r2
 8001968:	08d8      	lsrs	r0, r3, #3
 800196a:	e653      	b.n	8001614 <__aeabi_dadd+0x2c8>
 800196c:	1881      	adds	r1, r0, r2
 800196e:	4291      	cmp	r1, r2
 8001970:	4192      	sbcs	r2, r2
 8001972:	18f0      	adds	r0, r6, r3
 8001974:	4252      	negs	r2, r2
 8001976:	1880      	adds	r0, r0, r2
 8001978:	0203      	lsls	r3, r0, #8
 800197a:	d500      	bpl.n	800197e <__aeabi_dadd+0x632>
 800197c:	e768      	b.n	8001850 <__aeabi_dadd+0x504>
 800197e:	0747      	lsls	r7, r0, #29
 8001980:	08c9      	lsrs	r1, r1, #3
 8001982:	430f      	orrs	r7, r1
 8001984:	08c0      	lsrs	r0, r0, #3
 8001986:	2101      	movs	r1, #1
 8001988:	e617      	b.n	80015ba <__aeabi_dadd+0x26e>
 800198a:	08d2      	lsrs	r2, r2, #3
 800198c:	075f      	lsls	r7, r3, #29
 800198e:	4317      	orrs	r7, r2
 8001990:	08d8      	lsrs	r0, r3, #3
 8001992:	e63f      	b.n	8001614 <__aeabi_dadd+0x2c8>
 8001994:	000c      	movs	r4, r1
 8001996:	2600      	movs	r6, #0
 8001998:	2700      	movs	r7, #0
 800199a:	e620      	b.n	80015de <__aeabi_dadd+0x292>
 800199c:	2900      	cmp	r1, #0
 800199e:	d156      	bne.n	8001a4e <__aeabi_dadd+0x702>
 80019a0:	075f      	lsls	r7, r3, #29
 80019a2:	08d2      	lsrs	r2, r2, #3
 80019a4:	4317      	orrs	r7, r2
 80019a6:	08d8      	lsrs	r0, r3, #3
 80019a8:	e634      	b.n	8001614 <__aeabi_dadd+0x2c8>
 80019aa:	000c      	movs	r4, r1
 80019ac:	001e      	movs	r6, r3
 80019ae:	08d0      	lsrs	r0, r2, #3
 80019b0:	e629      	b.n	8001606 <__aeabi_dadd+0x2ba>
 80019b2:	08c1      	lsrs	r1, r0, #3
 80019b4:	0770      	lsls	r0, r6, #29
 80019b6:	4301      	orrs	r1, r0
 80019b8:	08f0      	lsrs	r0, r6, #3
 80019ba:	2f00      	cmp	r7, #0
 80019bc:	d062      	beq.n	8001a84 <__aeabi_dadd+0x738>
 80019be:	2480      	movs	r4, #128	@ 0x80
 80019c0:	0324      	lsls	r4, r4, #12
 80019c2:	4220      	tst	r0, r4
 80019c4:	d007      	beq.n	80019d6 <__aeabi_dadd+0x68a>
 80019c6:	08de      	lsrs	r6, r3, #3
 80019c8:	4226      	tst	r6, r4
 80019ca:	d104      	bne.n	80019d6 <__aeabi_dadd+0x68a>
 80019cc:	4665      	mov	r5, ip
 80019ce:	0030      	movs	r0, r6
 80019d0:	08d1      	lsrs	r1, r2, #3
 80019d2:	075b      	lsls	r3, r3, #29
 80019d4:	4319      	orrs	r1, r3
 80019d6:	0f4f      	lsrs	r7, r1, #29
 80019d8:	00c9      	lsls	r1, r1, #3
 80019da:	08c9      	lsrs	r1, r1, #3
 80019dc:	077f      	lsls	r7, r7, #29
 80019de:	430f      	orrs	r7, r1
 80019e0:	e618      	b.n	8001614 <__aeabi_dadd+0x2c8>
 80019e2:	000c      	movs	r4, r1
 80019e4:	0030      	movs	r0, r6
 80019e6:	3c20      	subs	r4, #32
 80019e8:	40e0      	lsrs	r0, r4
 80019ea:	4684      	mov	ip, r0
 80019ec:	2920      	cmp	r1, #32
 80019ee:	d005      	beq.n	80019fc <__aeabi_dadd+0x6b0>
 80019f0:	2440      	movs	r4, #64	@ 0x40
 80019f2:	1a61      	subs	r1, r4, r1
 80019f4:	408e      	lsls	r6, r1
 80019f6:	4649      	mov	r1, r9
 80019f8:	4331      	orrs	r1, r6
 80019fa:	4689      	mov	r9, r1
 80019fc:	4648      	mov	r0, r9
 80019fe:	1e41      	subs	r1, r0, #1
 8001a00:	4188      	sbcs	r0, r1
 8001a02:	4661      	mov	r1, ip
 8001a04:	0007      	movs	r7, r0
 8001a06:	430f      	orrs	r7, r1
 8001a08:	e630      	b.n	800166c <__aeabi_dadd+0x320>
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	2700      	movs	r7, #0
 8001a0e:	1a09      	subs	r1, r1, r0
 8001a10:	e50e      	b.n	8001430 <__aeabi_dadd+0xe4>
 8001a12:	001e      	movs	r6, r3
 8001a14:	2f00      	cmp	r7, #0
 8001a16:	d000      	beq.n	8001a1a <__aeabi_dadd+0x6ce>
 8001a18:	e522      	b.n	8001460 <__aeabi_dadd+0x114>
 8001a1a:	2400      	movs	r4, #0
 8001a1c:	e758      	b.n	80018d0 <__aeabi_dadd+0x584>
 8001a1e:	2500      	movs	r5, #0
 8001a20:	2400      	movs	r4, #0
 8001a22:	2600      	movs	r6, #0
 8001a24:	e5db      	b.n	80015de <__aeabi_dadd+0x292>
 8001a26:	46c0      	nop			@ (mov r8, r8)
 8001a28:	000007fe 	.word	0x000007fe
 8001a2c:	000007ff 	.word	0x000007ff
 8001a30:	ff7fffff 	.word	0xff7fffff
 8001a34:	4647      	mov	r7, r8
 8001a36:	430f      	orrs	r7, r1
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dadd+0x6f0>
 8001a3a:	e747      	b.n	80018cc <__aeabi_dadd+0x580>
 8001a3c:	000e      	movs	r6, r1
 8001a3e:	46c1      	mov	r9, r8
 8001a40:	e5b5      	b.n	80015ae <__aeabi_dadd+0x262>
 8001a42:	08df      	lsrs	r7, r3, #3
 8001a44:	0764      	lsls	r4, r4, #29
 8001a46:	2102      	movs	r1, #2
 8001a48:	4327      	orrs	r7, r4
 8001a4a:	0900      	lsrs	r0, r0, #4
 8001a4c:	e5b5      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001a4e:	0019      	movs	r1, r3
 8001a50:	08c0      	lsrs	r0, r0, #3
 8001a52:	0777      	lsls	r7, r6, #29
 8001a54:	4307      	orrs	r7, r0
 8001a56:	4311      	orrs	r1, r2
 8001a58:	08f0      	lsrs	r0, r6, #3
 8001a5a:	2900      	cmp	r1, #0
 8001a5c:	d100      	bne.n	8001a60 <__aeabi_dadd+0x714>
 8001a5e:	e5d9      	b.n	8001614 <__aeabi_dadd+0x2c8>
 8001a60:	2180      	movs	r1, #128	@ 0x80
 8001a62:	0309      	lsls	r1, r1, #12
 8001a64:	4208      	tst	r0, r1
 8001a66:	d007      	beq.n	8001a78 <__aeabi_dadd+0x72c>
 8001a68:	08dc      	lsrs	r4, r3, #3
 8001a6a:	420c      	tst	r4, r1
 8001a6c:	d104      	bne.n	8001a78 <__aeabi_dadd+0x72c>
 8001a6e:	08d2      	lsrs	r2, r2, #3
 8001a70:	075b      	lsls	r3, r3, #29
 8001a72:	431a      	orrs	r2, r3
 8001a74:	0017      	movs	r7, r2
 8001a76:	0020      	movs	r0, r4
 8001a78:	0f7b      	lsrs	r3, r7, #29
 8001a7a:	00ff      	lsls	r7, r7, #3
 8001a7c:	08ff      	lsrs	r7, r7, #3
 8001a7e:	075b      	lsls	r3, r3, #29
 8001a80:	431f      	orrs	r7, r3
 8001a82:	e5c7      	b.n	8001614 <__aeabi_dadd+0x2c8>
 8001a84:	000f      	movs	r7, r1
 8001a86:	e5c5      	b.n	8001614 <__aeabi_dadd+0x2c8>
 8001a88:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <__aeabi_dadd+0x788>)
 8001a8a:	08d2      	lsrs	r2, r2, #3
 8001a8c:	4033      	ands	r3, r6
 8001a8e:	075f      	lsls	r7, r3, #29
 8001a90:	025b      	lsls	r3, r3, #9
 8001a92:	2401      	movs	r4, #1
 8001a94:	4317      	orrs	r7, r2
 8001a96:	0b1e      	lsrs	r6, r3, #12
 8001a98:	e5a1      	b.n	80015de <__aeabi_dadd+0x292>
 8001a9a:	4226      	tst	r6, r4
 8001a9c:	d012      	beq.n	8001ac4 <__aeabi_dadd+0x778>
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <__aeabi_dadd+0x788>)
 8001aa0:	4665      	mov	r5, ip
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	2401      	movs	r4, #1
 8001aa6:	401e      	ands	r6, r3
 8001aa8:	e4e6      	b.n	8001478 <__aeabi_dadd+0x12c>
 8001aaa:	0021      	movs	r1, r4
 8001aac:	e585      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001aae:	0017      	movs	r7, r2
 8001ab0:	e5a8      	b.n	8001604 <__aeabi_dadd+0x2b8>
 8001ab2:	003a      	movs	r2, r7
 8001ab4:	e4d4      	b.n	8001460 <__aeabi_dadd+0x114>
 8001ab6:	08db      	lsrs	r3, r3, #3
 8001ab8:	0764      	lsls	r4, r4, #29
 8001aba:	431c      	orrs	r4, r3
 8001abc:	0027      	movs	r7, r4
 8001abe:	2102      	movs	r1, #2
 8001ac0:	0900      	lsrs	r0, r0, #4
 8001ac2:	e57a      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001ac4:	08c0      	lsrs	r0, r0, #3
 8001ac6:	0777      	lsls	r7, r6, #29
 8001ac8:	4307      	orrs	r7, r0
 8001aca:	4665      	mov	r5, ip
 8001acc:	2100      	movs	r1, #0
 8001ace:	08f0      	lsrs	r0, r6, #3
 8001ad0:	e573      	b.n	80015ba <__aeabi_dadd+0x26e>
 8001ad2:	46c0      	nop			@ (mov r8, r8)
 8001ad4:	ff7fffff 	.word	0xff7fffff

08001ad8 <__aeabi_ddiv>:
 8001ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ada:	46de      	mov	lr, fp
 8001adc:	4645      	mov	r5, r8
 8001ade:	4657      	mov	r7, sl
 8001ae0:	464e      	mov	r6, r9
 8001ae2:	b5e0      	push	{r5, r6, r7, lr}
 8001ae4:	b087      	sub	sp, #28
 8001ae6:	9200      	str	r2, [sp, #0]
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	030b      	lsls	r3, r1, #12
 8001aec:	0b1b      	lsrs	r3, r3, #12
 8001aee:	469b      	mov	fp, r3
 8001af0:	0fca      	lsrs	r2, r1, #31
 8001af2:	004b      	lsls	r3, r1, #1
 8001af4:	0004      	movs	r4, r0
 8001af6:	4680      	mov	r8, r0
 8001af8:	0d5b      	lsrs	r3, r3, #21
 8001afa:	9202      	str	r2, [sp, #8]
 8001afc:	d100      	bne.n	8001b00 <__aeabi_ddiv+0x28>
 8001afe:	e098      	b.n	8001c32 <__aeabi_ddiv+0x15a>
 8001b00:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d037      	beq.n	8001b76 <__aeabi_ddiv+0x9e>
 8001b06:	4659      	mov	r1, fp
 8001b08:	0f42      	lsrs	r2, r0, #29
 8001b0a:	00c9      	lsls	r1, r1, #3
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	2180      	movs	r1, #128	@ 0x80
 8001b10:	0409      	lsls	r1, r1, #16
 8001b12:	4311      	orrs	r1, r2
 8001b14:	00c2      	lsls	r2, r0, #3
 8001b16:	4690      	mov	r8, r2
 8001b18:	4a77      	ldr	r2, [pc, #476]	@ (8001cf8 <__aeabi_ddiv+0x220>)
 8001b1a:	4689      	mov	r9, r1
 8001b1c:	4692      	mov	sl, r2
 8001b1e:	449a      	add	sl, r3
 8001b20:	2300      	movs	r3, #0
 8001b22:	2400      	movs	r4, #0
 8001b24:	9303      	str	r3, [sp, #12]
 8001b26:	9e00      	ldr	r6, [sp, #0]
 8001b28:	9f01      	ldr	r7, [sp, #4]
 8001b2a:	033b      	lsls	r3, r7, #12
 8001b2c:	0b1b      	lsrs	r3, r3, #12
 8001b2e:	469b      	mov	fp, r3
 8001b30:	007b      	lsls	r3, r7, #1
 8001b32:	0030      	movs	r0, r6
 8001b34:	0d5b      	lsrs	r3, r3, #21
 8001b36:	0ffd      	lsrs	r5, r7, #31
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d059      	beq.n	8001bf0 <__aeabi_ddiv+0x118>
 8001b3c:	4a6d      	ldr	r2, [pc, #436]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d048      	beq.n	8001bd4 <__aeabi_ddiv+0xfc>
 8001b42:	4659      	mov	r1, fp
 8001b44:	0f72      	lsrs	r2, r6, #29
 8001b46:	00c9      	lsls	r1, r1, #3
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	2180      	movs	r1, #128	@ 0x80
 8001b4c:	0409      	lsls	r1, r1, #16
 8001b4e:	4311      	orrs	r1, r2
 8001b50:	468b      	mov	fp, r1
 8001b52:	4969      	ldr	r1, [pc, #420]	@ (8001cf8 <__aeabi_ddiv+0x220>)
 8001b54:	00f2      	lsls	r2, r6, #3
 8001b56:	468c      	mov	ip, r1
 8001b58:	4651      	mov	r1, sl
 8001b5a:	4463      	add	r3, ip
 8001b5c:	1acb      	subs	r3, r1, r3
 8001b5e:	469a      	mov	sl, r3
 8001b60:	2100      	movs	r1, #0
 8001b62:	9e02      	ldr	r6, [sp, #8]
 8001b64:	406e      	eors	r6, r5
 8001b66:	b2f6      	uxtb	r6, r6
 8001b68:	2c0f      	cmp	r4, #15
 8001b6a:	d900      	bls.n	8001b6e <__aeabi_ddiv+0x96>
 8001b6c:	e0ce      	b.n	8001d0c <__aeabi_ddiv+0x234>
 8001b6e:	4b63      	ldr	r3, [pc, #396]	@ (8001cfc <__aeabi_ddiv+0x224>)
 8001b70:	00a4      	lsls	r4, r4, #2
 8001b72:	591b      	ldr	r3, [r3, r4]
 8001b74:	469f      	mov	pc, r3
 8001b76:	465a      	mov	r2, fp
 8001b78:	4302      	orrs	r2, r0
 8001b7a:	4691      	mov	r9, r2
 8001b7c:	d000      	beq.n	8001b80 <__aeabi_ddiv+0xa8>
 8001b7e:	e090      	b.n	8001ca2 <__aeabi_ddiv+0x1ca>
 8001b80:	469a      	mov	sl, r3
 8001b82:	2302      	movs	r3, #2
 8001b84:	4690      	mov	r8, r2
 8001b86:	2408      	movs	r4, #8
 8001b88:	9303      	str	r3, [sp, #12]
 8001b8a:	e7cc      	b.n	8001b26 <__aeabi_ddiv+0x4e>
 8001b8c:	46cb      	mov	fp, r9
 8001b8e:	4642      	mov	r2, r8
 8001b90:	9d02      	ldr	r5, [sp, #8]
 8001b92:	9903      	ldr	r1, [sp, #12]
 8001b94:	2902      	cmp	r1, #2
 8001b96:	d100      	bne.n	8001b9a <__aeabi_ddiv+0xc2>
 8001b98:	e1de      	b.n	8001f58 <__aeabi_ddiv+0x480>
 8001b9a:	2903      	cmp	r1, #3
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_ddiv+0xc8>
 8001b9e:	e08d      	b.n	8001cbc <__aeabi_ddiv+0x1e4>
 8001ba0:	2901      	cmp	r1, #1
 8001ba2:	d000      	beq.n	8001ba6 <__aeabi_ddiv+0xce>
 8001ba4:	e179      	b.n	8001e9a <__aeabi_ddiv+0x3c2>
 8001ba6:	002e      	movs	r6, r5
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2300      	movs	r3, #0
 8001bac:	2400      	movs	r4, #0
 8001bae:	4690      	mov	r8, r2
 8001bb0:	051b      	lsls	r3, r3, #20
 8001bb2:	4323      	orrs	r3, r4
 8001bb4:	07f6      	lsls	r6, r6, #31
 8001bb6:	4333      	orrs	r3, r6
 8001bb8:	4640      	mov	r0, r8
 8001bba:	0019      	movs	r1, r3
 8001bbc:	b007      	add	sp, #28
 8001bbe:	bcf0      	pop	{r4, r5, r6, r7}
 8001bc0:	46bb      	mov	fp, r7
 8001bc2:	46b2      	mov	sl, r6
 8001bc4:	46a9      	mov	r9, r5
 8001bc6:	46a0      	mov	r8, r4
 8001bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2400      	movs	r4, #0
 8001bce:	4690      	mov	r8, r2
 8001bd0:	4b48      	ldr	r3, [pc, #288]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001bd2:	e7ed      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001bd4:	465a      	mov	r2, fp
 8001bd6:	9b00      	ldr	r3, [sp, #0]
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	4b49      	ldr	r3, [pc, #292]	@ (8001d00 <__aeabi_ddiv+0x228>)
 8001bdc:	469c      	mov	ip, r3
 8001bde:	44e2      	add	sl, ip
 8001be0:	2a00      	cmp	r2, #0
 8001be2:	d159      	bne.n	8001c98 <__aeabi_ddiv+0x1c0>
 8001be4:	2302      	movs	r3, #2
 8001be6:	431c      	orrs	r4, r3
 8001be8:	2300      	movs	r3, #0
 8001bea:	2102      	movs	r1, #2
 8001bec:	469b      	mov	fp, r3
 8001bee:	e7b8      	b.n	8001b62 <__aeabi_ddiv+0x8a>
 8001bf0:	465a      	mov	r2, fp
 8001bf2:	9b00      	ldr	r3, [sp, #0]
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	d049      	beq.n	8001c8c <__aeabi_ddiv+0x1b4>
 8001bf8:	465b      	mov	r3, fp
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_ddiv+0x128>
 8001bfe:	e19c      	b.n	8001f3a <__aeabi_ddiv+0x462>
 8001c00:	4658      	mov	r0, fp
 8001c02:	f001 fb8b 	bl	800331c <__clzsi2>
 8001c06:	0002      	movs	r2, r0
 8001c08:	0003      	movs	r3, r0
 8001c0a:	3a0b      	subs	r2, #11
 8001c0c:	271d      	movs	r7, #29
 8001c0e:	9e00      	ldr	r6, [sp, #0]
 8001c10:	1aba      	subs	r2, r7, r2
 8001c12:	0019      	movs	r1, r3
 8001c14:	4658      	mov	r0, fp
 8001c16:	40d6      	lsrs	r6, r2
 8001c18:	3908      	subs	r1, #8
 8001c1a:	4088      	lsls	r0, r1
 8001c1c:	0032      	movs	r2, r6
 8001c1e:	4302      	orrs	r2, r0
 8001c20:	4693      	mov	fp, r2
 8001c22:	9a00      	ldr	r2, [sp, #0]
 8001c24:	408a      	lsls	r2, r1
 8001c26:	4937      	ldr	r1, [pc, #220]	@ (8001d04 <__aeabi_ddiv+0x22c>)
 8001c28:	4453      	add	r3, sl
 8001c2a:	468a      	mov	sl, r1
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	449a      	add	sl, r3
 8001c30:	e797      	b.n	8001b62 <__aeabi_ddiv+0x8a>
 8001c32:	465b      	mov	r3, fp
 8001c34:	4303      	orrs	r3, r0
 8001c36:	4699      	mov	r9, r3
 8001c38:	d021      	beq.n	8001c7e <__aeabi_ddiv+0x1a6>
 8001c3a:	465b      	mov	r3, fp
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_ddiv+0x16a>
 8001c40:	e169      	b.n	8001f16 <__aeabi_ddiv+0x43e>
 8001c42:	4658      	mov	r0, fp
 8001c44:	f001 fb6a 	bl	800331c <__clzsi2>
 8001c48:	230b      	movs	r3, #11
 8001c4a:	425b      	negs	r3, r3
 8001c4c:	469c      	mov	ip, r3
 8001c4e:	0002      	movs	r2, r0
 8001c50:	4484      	add	ip, r0
 8001c52:	4666      	mov	r6, ip
 8001c54:	231d      	movs	r3, #29
 8001c56:	1b9b      	subs	r3, r3, r6
 8001c58:	0026      	movs	r6, r4
 8001c5a:	0011      	movs	r1, r2
 8001c5c:	4658      	mov	r0, fp
 8001c5e:	40de      	lsrs	r6, r3
 8001c60:	3908      	subs	r1, #8
 8001c62:	4088      	lsls	r0, r1
 8001c64:	0033      	movs	r3, r6
 8001c66:	4303      	orrs	r3, r0
 8001c68:	4699      	mov	r9, r3
 8001c6a:	0023      	movs	r3, r4
 8001c6c:	408b      	lsls	r3, r1
 8001c6e:	4698      	mov	r8, r3
 8001c70:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <__aeabi_ddiv+0x230>)
 8001c72:	2400      	movs	r4, #0
 8001c74:	1a9b      	subs	r3, r3, r2
 8001c76:	469a      	mov	sl, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	9303      	str	r3, [sp, #12]
 8001c7c:	e753      	b.n	8001b26 <__aeabi_ddiv+0x4e>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	4698      	mov	r8, r3
 8001c82:	469a      	mov	sl, r3
 8001c84:	3301      	adds	r3, #1
 8001c86:	2404      	movs	r4, #4
 8001c88:	9303      	str	r3, [sp, #12]
 8001c8a:	e74c      	b.n	8001b26 <__aeabi_ddiv+0x4e>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	431c      	orrs	r4, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	2101      	movs	r1, #1
 8001c94:	469b      	mov	fp, r3
 8001c96:	e764      	b.n	8001b62 <__aeabi_ddiv+0x8a>
 8001c98:	2303      	movs	r3, #3
 8001c9a:	0032      	movs	r2, r6
 8001c9c:	2103      	movs	r1, #3
 8001c9e:	431c      	orrs	r4, r3
 8001ca0:	e75f      	b.n	8001b62 <__aeabi_ddiv+0x8a>
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	46d9      	mov	r9, fp
 8001ca8:	240c      	movs	r4, #12
 8001caa:	9303      	str	r3, [sp, #12]
 8001cac:	e73b      	b.n	8001b26 <__aeabi_ddiv+0x4e>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	2480      	movs	r4, #128	@ 0x80
 8001cb2:	4698      	mov	r8, r3
 8001cb4:	2600      	movs	r6, #0
 8001cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001cb8:	0324      	lsls	r4, r4, #12
 8001cba:	e779      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001cbc:	2480      	movs	r4, #128	@ 0x80
 8001cbe:	465b      	mov	r3, fp
 8001cc0:	0324      	lsls	r4, r4, #12
 8001cc2:	431c      	orrs	r4, r3
 8001cc4:	0324      	lsls	r4, r4, #12
 8001cc6:	002e      	movs	r6, r5
 8001cc8:	4690      	mov	r8, r2
 8001cca:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001ccc:	0b24      	lsrs	r4, r4, #12
 8001cce:	e76f      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001cd0:	2480      	movs	r4, #128	@ 0x80
 8001cd2:	464b      	mov	r3, r9
 8001cd4:	0324      	lsls	r4, r4, #12
 8001cd6:	4223      	tst	r3, r4
 8001cd8:	d002      	beq.n	8001ce0 <__aeabi_ddiv+0x208>
 8001cda:	465b      	mov	r3, fp
 8001cdc:	4223      	tst	r3, r4
 8001cde:	d0f0      	beq.n	8001cc2 <__aeabi_ddiv+0x1ea>
 8001ce0:	2480      	movs	r4, #128	@ 0x80
 8001ce2:	464b      	mov	r3, r9
 8001ce4:	0324      	lsls	r4, r4, #12
 8001ce6:	431c      	orrs	r4, r3
 8001ce8:	0324      	lsls	r4, r4, #12
 8001cea:	9e02      	ldr	r6, [sp, #8]
 8001cec:	4b01      	ldr	r3, [pc, #4]	@ (8001cf4 <__aeabi_ddiv+0x21c>)
 8001cee:	0b24      	lsrs	r4, r4, #12
 8001cf0:	e75e      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	000007ff 	.word	0x000007ff
 8001cf8:	fffffc01 	.word	0xfffffc01
 8001cfc:	0800c2fc 	.word	0x0800c2fc
 8001d00:	fffff801 	.word	0xfffff801
 8001d04:	000003f3 	.word	0x000003f3
 8001d08:	fffffc0d 	.word	0xfffffc0d
 8001d0c:	45cb      	cmp	fp, r9
 8001d0e:	d200      	bcs.n	8001d12 <__aeabi_ddiv+0x23a>
 8001d10:	e0f8      	b.n	8001f04 <__aeabi_ddiv+0x42c>
 8001d12:	d100      	bne.n	8001d16 <__aeabi_ddiv+0x23e>
 8001d14:	e0f3      	b.n	8001efe <__aeabi_ddiv+0x426>
 8001d16:	2301      	movs	r3, #1
 8001d18:	425b      	negs	r3, r3
 8001d1a:	469c      	mov	ip, r3
 8001d1c:	4644      	mov	r4, r8
 8001d1e:	4648      	mov	r0, r9
 8001d20:	2500      	movs	r5, #0
 8001d22:	44e2      	add	sl, ip
 8001d24:	465b      	mov	r3, fp
 8001d26:	0e17      	lsrs	r7, r2, #24
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	431f      	orrs	r7, r3
 8001d2c:	0c19      	lsrs	r1, r3, #16
 8001d2e:	043b      	lsls	r3, r7, #16
 8001d30:	0212      	lsls	r2, r2, #8
 8001d32:	9700      	str	r7, [sp, #0]
 8001d34:	0c1f      	lsrs	r7, r3, #16
 8001d36:	4691      	mov	r9, r2
 8001d38:	9102      	str	r1, [sp, #8]
 8001d3a:	9703      	str	r7, [sp, #12]
 8001d3c:	f7fe fa84 	bl	8000248 <__aeabi_uidivmod>
 8001d40:	0002      	movs	r2, r0
 8001d42:	437a      	muls	r2, r7
 8001d44:	040b      	lsls	r3, r1, #16
 8001d46:	0c21      	lsrs	r1, r4, #16
 8001d48:	4680      	mov	r8, r0
 8001d4a:	4319      	orrs	r1, r3
 8001d4c:	428a      	cmp	r2, r1
 8001d4e:	d909      	bls.n	8001d64 <__aeabi_ddiv+0x28c>
 8001d50:	9f00      	ldr	r7, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	46bc      	mov	ip, r7
 8001d56:	425b      	negs	r3, r3
 8001d58:	4461      	add	r1, ip
 8001d5a:	469c      	mov	ip, r3
 8001d5c:	44e0      	add	r8, ip
 8001d5e:	428f      	cmp	r7, r1
 8001d60:	d800      	bhi.n	8001d64 <__aeabi_ddiv+0x28c>
 8001d62:	e15c      	b.n	800201e <__aeabi_ddiv+0x546>
 8001d64:	1a88      	subs	r0, r1, r2
 8001d66:	9902      	ldr	r1, [sp, #8]
 8001d68:	f7fe fa6e 	bl	8000248 <__aeabi_uidivmod>
 8001d6c:	9a03      	ldr	r2, [sp, #12]
 8001d6e:	0424      	lsls	r4, r4, #16
 8001d70:	4342      	muls	r2, r0
 8001d72:	0409      	lsls	r1, r1, #16
 8001d74:	0c24      	lsrs	r4, r4, #16
 8001d76:	0003      	movs	r3, r0
 8001d78:	430c      	orrs	r4, r1
 8001d7a:	42a2      	cmp	r2, r4
 8001d7c:	d906      	bls.n	8001d8c <__aeabi_ddiv+0x2b4>
 8001d7e:	9900      	ldr	r1, [sp, #0]
 8001d80:	3b01      	subs	r3, #1
 8001d82:	468c      	mov	ip, r1
 8001d84:	4464      	add	r4, ip
 8001d86:	42a1      	cmp	r1, r4
 8001d88:	d800      	bhi.n	8001d8c <__aeabi_ddiv+0x2b4>
 8001d8a:	e142      	b.n	8002012 <__aeabi_ddiv+0x53a>
 8001d8c:	1aa0      	subs	r0, r4, r2
 8001d8e:	4642      	mov	r2, r8
 8001d90:	0412      	lsls	r2, r2, #16
 8001d92:	431a      	orrs	r2, r3
 8001d94:	4693      	mov	fp, r2
 8001d96:	464b      	mov	r3, r9
 8001d98:	4659      	mov	r1, fp
 8001d9a:	0c1b      	lsrs	r3, r3, #16
 8001d9c:	001f      	movs	r7, r3
 8001d9e:	9304      	str	r3, [sp, #16]
 8001da0:	040b      	lsls	r3, r1, #16
 8001da2:	4649      	mov	r1, r9
 8001da4:	0409      	lsls	r1, r1, #16
 8001da6:	0c09      	lsrs	r1, r1, #16
 8001da8:	000c      	movs	r4, r1
 8001daa:	0c1b      	lsrs	r3, r3, #16
 8001dac:	435c      	muls	r4, r3
 8001dae:	0c12      	lsrs	r2, r2, #16
 8001db0:	437b      	muls	r3, r7
 8001db2:	4688      	mov	r8, r1
 8001db4:	4351      	muls	r1, r2
 8001db6:	437a      	muls	r2, r7
 8001db8:	0c27      	lsrs	r7, r4, #16
 8001dba:	46bc      	mov	ip, r7
 8001dbc:	185b      	adds	r3, r3, r1
 8001dbe:	4463      	add	r3, ip
 8001dc0:	4299      	cmp	r1, r3
 8001dc2:	d903      	bls.n	8001dcc <__aeabi_ddiv+0x2f4>
 8001dc4:	2180      	movs	r1, #128	@ 0x80
 8001dc6:	0249      	lsls	r1, r1, #9
 8001dc8:	468c      	mov	ip, r1
 8001dca:	4462      	add	r2, ip
 8001dcc:	0c19      	lsrs	r1, r3, #16
 8001dce:	0424      	lsls	r4, r4, #16
 8001dd0:	041b      	lsls	r3, r3, #16
 8001dd2:	0c24      	lsrs	r4, r4, #16
 8001dd4:	188a      	adds	r2, r1, r2
 8001dd6:	191c      	adds	r4, r3, r4
 8001dd8:	4290      	cmp	r0, r2
 8001dda:	d302      	bcc.n	8001de2 <__aeabi_ddiv+0x30a>
 8001ddc:	d116      	bne.n	8001e0c <__aeabi_ddiv+0x334>
 8001dde:	42a5      	cmp	r5, r4
 8001de0:	d214      	bcs.n	8001e0c <__aeabi_ddiv+0x334>
 8001de2:	465b      	mov	r3, fp
 8001de4:	9f00      	ldr	r7, [sp, #0]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	444d      	add	r5, r9
 8001dea:	9305      	str	r3, [sp, #20]
 8001dec:	454d      	cmp	r5, r9
 8001dee:	419b      	sbcs	r3, r3
 8001df0:	46bc      	mov	ip, r7
 8001df2:	425b      	negs	r3, r3
 8001df4:	4463      	add	r3, ip
 8001df6:	18c0      	adds	r0, r0, r3
 8001df8:	4287      	cmp	r7, r0
 8001dfa:	d300      	bcc.n	8001dfe <__aeabi_ddiv+0x326>
 8001dfc:	e102      	b.n	8002004 <__aeabi_ddiv+0x52c>
 8001dfe:	4282      	cmp	r2, r0
 8001e00:	d900      	bls.n	8001e04 <__aeabi_ddiv+0x32c>
 8001e02:	e129      	b.n	8002058 <__aeabi_ddiv+0x580>
 8001e04:	d100      	bne.n	8001e08 <__aeabi_ddiv+0x330>
 8001e06:	e124      	b.n	8002052 <__aeabi_ddiv+0x57a>
 8001e08:	9b05      	ldr	r3, [sp, #20]
 8001e0a:	469b      	mov	fp, r3
 8001e0c:	1b2c      	subs	r4, r5, r4
 8001e0e:	42a5      	cmp	r5, r4
 8001e10:	41ad      	sbcs	r5, r5
 8001e12:	9b00      	ldr	r3, [sp, #0]
 8001e14:	1a80      	subs	r0, r0, r2
 8001e16:	426d      	negs	r5, r5
 8001e18:	1b40      	subs	r0, r0, r5
 8001e1a:	4283      	cmp	r3, r0
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_ddiv+0x348>
 8001e1e:	e10f      	b.n	8002040 <__aeabi_ddiv+0x568>
 8001e20:	9902      	ldr	r1, [sp, #8]
 8001e22:	f7fe fa11 	bl	8000248 <__aeabi_uidivmod>
 8001e26:	9a03      	ldr	r2, [sp, #12]
 8001e28:	040b      	lsls	r3, r1, #16
 8001e2a:	4342      	muls	r2, r0
 8001e2c:	0c21      	lsrs	r1, r4, #16
 8001e2e:	0005      	movs	r5, r0
 8001e30:	4319      	orrs	r1, r3
 8001e32:	428a      	cmp	r2, r1
 8001e34:	d900      	bls.n	8001e38 <__aeabi_ddiv+0x360>
 8001e36:	e0cb      	b.n	8001fd0 <__aeabi_ddiv+0x4f8>
 8001e38:	1a88      	subs	r0, r1, r2
 8001e3a:	9902      	ldr	r1, [sp, #8]
 8001e3c:	f7fe fa04 	bl	8000248 <__aeabi_uidivmod>
 8001e40:	9a03      	ldr	r2, [sp, #12]
 8001e42:	0424      	lsls	r4, r4, #16
 8001e44:	4342      	muls	r2, r0
 8001e46:	0409      	lsls	r1, r1, #16
 8001e48:	0c24      	lsrs	r4, r4, #16
 8001e4a:	0003      	movs	r3, r0
 8001e4c:	430c      	orrs	r4, r1
 8001e4e:	42a2      	cmp	r2, r4
 8001e50:	d900      	bls.n	8001e54 <__aeabi_ddiv+0x37c>
 8001e52:	e0ca      	b.n	8001fea <__aeabi_ddiv+0x512>
 8001e54:	4641      	mov	r1, r8
 8001e56:	1aa4      	subs	r4, r4, r2
 8001e58:	042a      	lsls	r2, r5, #16
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	9f04      	ldr	r7, [sp, #16]
 8001e5e:	0413      	lsls	r3, r2, #16
 8001e60:	0c1b      	lsrs	r3, r3, #16
 8001e62:	4359      	muls	r1, r3
 8001e64:	4640      	mov	r0, r8
 8001e66:	437b      	muls	r3, r7
 8001e68:	469c      	mov	ip, r3
 8001e6a:	0c15      	lsrs	r5, r2, #16
 8001e6c:	4368      	muls	r0, r5
 8001e6e:	0c0b      	lsrs	r3, r1, #16
 8001e70:	4484      	add	ip, r0
 8001e72:	4463      	add	r3, ip
 8001e74:	437d      	muls	r5, r7
 8001e76:	4298      	cmp	r0, r3
 8001e78:	d903      	bls.n	8001e82 <__aeabi_ddiv+0x3aa>
 8001e7a:	2080      	movs	r0, #128	@ 0x80
 8001e7c:	0240      	lsls	r0, r0, #9
 8001e7e:	4684      	mov	ip, r0
 8001e80:	4465      	add	r5, ip
 8001e82:	0c18      	lsrs	r0, r3, #16
 8001e84:	0409      	lsls	r1, r1, #16
 8001e86:	041b      	lsls	r3, r3, #16
 8001e88:	0c09      	lsrs	r1, r1, #16
 8001e8a:	1940      	adds	r0, r0, r5
 8001e8c:	185b      	adds	r3, r3, r1
 8001e8e:	4284      	cmp	r4, r0
 8001e90:	d327      	bcc.n	8001ee2 <__aeabi_ddiv+0x40a>
 8001e92:	d023      	beq.n	8001edc <__aeabi_ddiv+0x404>
 8001e94:	2301      	movs	r3, #1
 8001e96:	0035      	movs	r5, r6
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	4b94      	ldr	r3, [pc, #592]	@ (80020ec <__aeabi_ddiv+0x614>)
 8001e9c:	4453      	add	r3, sl
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	dd60      	ble.n	8001f64 <__aeabi_ddiv+0x48c>
 8001ea2:	0751      	lsls	r1, r2, #29
 8001ea4:	d000      	beq.n	8001ea8 <__aeabi_ddiv+0x3d0>
 8001ea6:	e086      	b.n	8001fb6 <__aeabi_ddiv+0x4de>
 8001ea8:	002e      	movs	r6, r5
 8001eaa:	08d1      	lsrs	r1, r2, #3
 8001eac:	465a      	mov	r2, fp
 8001eae:	01d2      	lsls	r2, r2, #7
 8001eb0:	d506      	bpl.n	8001ec0 <__aeabi_ddiv+0x3e8>
 8001eb2:	465a      	mov	r2, fp
 8001eb4:	4b8e      	ldr	r3, [pc, #568]	@ (80020f0 <__aeabi_ddiv+0x618>)
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	4693      	mov	fp, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	4453      	add	r3, sl
 8001ec0:	4a8c      	ldr	r2, [pc, #560]	@ (80020f4 <__aeabi_ddiv+0x61c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	dd00      	ble.n	8001ec8 <__aeabi_ddiv+0x3f0>
 8001ec6:	e680      	b.n	8001bca <__aeabi_ddiv+0xf2>
 8001ec8:	465a      	mov	r2, fp
 8001eca:	0752      	lsls	r2, r2, #29
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	4690      	mov	r8, r2
 8001ed0:	465a      	mov	r2, fp
 8001ed2:	055b      	lsls	r3, r3, #21
 8001ed4:	0254      	lsls	r4, r2, #9
 8001ed6:	0b24      	lsrs	r4, r4, #12
 8001ed8:	0d5b      	lsrs	r3, r3, #21
 8001eda:	e669      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001edc:	0035      	movs	r5, r6
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0db      	beq.n	8001e9a <__aeabi_ddiv+0x3c2>
 8001ee2:	9d00      	ldr	r5, [sp, #0]
 8001ee4:	1e51      	subs	r1, r2, #1
 8001ee6:	46ac      	mov	ip, r5
 8001ee8:	4464      	add	r4, ip
 8001eea:	42ac      	cmp	r4, r5
 8001eec:	d200      	bcs.n	8001ef0 <__aeabi_ddiv+0x418>
 8001eee:	e09e      	b.n	800202e <__aeabi_ddiv+0x556>
 8001ef0:	4284      	cmp	r4, r0
 8001ef2:	d200      	bcs.n	8001ef6 <__aeabi_ddiv+0x41e>
 8001ef4:	e0e1      	b.n	80020ba <__aeabi_ddiv+0x5e2>
 8001ef6:	d100      	bne.n	8001efa <__aeabi_ddiv+0x422>
 8001ef8:	e0ee      	b.n	80020d8 <__aeabi_ddiv+0x600>
 8001efa:	000a      	movs	r2, r1
 8001efc:	e7ca      	b.n	8001e94 <__aeabi_ddiv+0x3bc>
 8001efe:	4542      	cmp	r2, r8
 8001f00:	d900      	bls.n	8001f04 <__aeabi_ddiv+0x42c>
 8001f02:	e708      	b.n	8001d16 <__aeabi_ddiv+0x23e>
 8001f04:	464b      	mov	r3, r9
 8001f06:	07dc      	lsls	r4, r3, #31
 8001f08:	0858      	lsrs	r0, r3, #1
 8001f0a:	4643      	mov	r3, r8
 8001f0c:	085b      	lsrs	r3, r3, #1
 8001f0e:	431c      	orrs	r4, r3
 8001f10:	4643      	mov	r3, r8
 8001f12:	07dd      	lsls	r5, r3, #31
 8001f14:	e706      	b.n	8001d24 <__aeabi_ddiv+0x24c>
 8001f16:	f001 fa01 	bl	800331c <__clzsi2>
 8001f1a:	2315      	movs	r3, #21
 8001f1c:	469c      	mov	ip, r3
 8001f1e:	4484      	add	ip, r0
 8001f20:	0002      	movs	r2, r0
 8001f22:	4663      	mov	r3, ip
 8001f24:	3220      	adds	r2, #32
 8001f26:	2b1c      	cmp	r3, #28
 8001f28:	dc00      	bgt.n	8001f2c <__aeabi_ddiv+0x454>
 8001f2a:	e692      	b.n	8001c52 <__aeabi_ddiv+0x17a>
 8001f2c:	0023      	movs	r3, r4
 8001f2e:	3808      	subs	r0, #8
 8001f30:	4083      	lsls	r3, r0
 8001f32:	4699      	mov	r9, r3
 8001f34:	2300      	movs	r3, #0
 8001f36:	4698      	mov	r8, r3
 8001f38:	e69a      	b.n	8001c70 <__aeabi_ddiv+0x198>
 8001f3a:	f001 f9ef 	bl	800331c <__clzsi2>
 8001f3e:	0002      	movs	r2, r0
 8001f40:	0003      	movs	r3, r0
 8001f42:	3215      	adds	r2, #21
 8001f44:	3320      	adds	r3, #32
 8001f46:	2a1c      	cmp	r2, #28
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_ddiv+0x474>
 8001f4a:	e65f      	b.n	8001c0c <__aeabi_ddiv+0x134>
 8001f4c:	9900      	ldr	r1, [sp, #0]
 8001f4e:	3808      	subs	r0, #8
 8001f50:	4081      	lsls	r1, r0
 8001f52:	2200      	movs	r2, #0
 8001f54:	468b      	mov	fp, r1
 8001f56:	e666      	b.n	8001c26 <__aeabi_ddiv+0x14e>
 8001f58:	2200      	movs	r2, #0
 8001f5a:	002e      	movs	r6, r5
 8001f5c:	2400      	movs	r4, #0
 8001f5e:	4690      	mov	r8, r2
 8001f60:	4b65      	ldr	r3, [pc, #404]	@ (80020f8 <__aeabi_ddiv+0x620>)
 8001f62:	e625      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001f64:	002e      	movs	r6, r5
 8001f66:	2101      	movs	r1, #1
 8001f68:	1ac9      	subs	r1, r1, r3
 8001f6a:	2938      	cmp	r1, #56	@ 0x38
 8001f6c:	dd00      	ble.n	8001f70 <__aeabi_ddiv+0x498>
 8001f6e:	e61b      	b.n	8001ba8 <__aeabi_ddiv+0xd0>
 8001f70:	291f      	cmp	r1, #31
 8001f72:	dc7e      	bgt.n	8002072 <__aeabi_ddiv+0x59a>
 8001f74:	4861      	ldr	r0, [pc, #388]	@ (80020fc <__aeabi_ddiv+0x624>)
 8001f76:	0014      	movs	r4, r2
 8001f78:	4450      	add	r0, sl
 8001f7a:	465b      	mov	r3, fp
 8001f7c:	4082      	lsls	r2, r0
 8001f7e:	4083      	lsls	r3, r0
 8001f80:	40cc      	lsrs	r4, r1
 8001f82:	1e50      	subs	r0, r2, #1
 8001f84:	4182      	sbcs	r2, r0
 8001f86:	4323      	orrs	r3, r4
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	465b      	mov	r3, fp
 8001f8c:	40cb      	lsrs	r3, r1
 8001f8e:	0751      	lsls	r1, r2, #29
 8001f90:	d009      	beq.n	8001fa6 <__aeabi_ddiv+0x4ce>
 8001f92:	210f      	movs	r1, #15
 8001f94:	4011      	ands	r1, r2
 8001f96:	2904      	cmp	r1, #4
 8001f98:	d005      	beq.n	8001fa6 <__aeabi_ddiv+0x4ce>
 8001f9a:	1d11      	adds	r1, r2, #4
 8001f9c:	4291      	cmp	r1, r2
 8001f9e:	4192      	sbcs	r2, r2
 8001fa0:	4252      	negs	r2, r2
 8001fa2:	189b      	adds	r3, r3, r2
 8001fa4:	000a      	movs	r2, r1
 8001fa6:	0219      	lsls	r1, r3, #8
 8001fa8:	d400      	bmi.n	8001fac <__aeabi_ddiv+0x4d4>
 8001faa:	e09b      	b.n	80020e4 <__aeabi_ddiv+0x60c>
 8001fac:	2200      	movs	r2, #0
 8001fae:	2301      	movs	r3, #1
 8001fb0:	2400      	movs	r4, #0
 8001fb2:	4690      	mov	r8, r2
 8001fb4:	e5fc      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	4011      	ands	r1, r2
 8001fba:	2904      	cmp	r1, #4
 8001fbc:	d100      	bne.n	8001fc0 <__aeabi_ddiv+0x4e8>
 8001fbe:	e773      	b.n	8001ea8 <__aeabi_ddiv+0x3d0>
 8001fc0:	1d11      	adds	r1, r2, #4
 8001fc2:	4291      	cmp	r1, r2
 8001fc4:	4192      	sbcs	r2, r2
 8001fc6:	4252      	negs	r2, r2
 8001fc8:	002e      	movs	r6, r5
 8001fca:	08c9      	lsrs	r1, r1, #3
 8001fcc:	4493      	add	fp, r2
 8001fce:	e76d      	b.n	8001eac <__aeabi_ddiv+0x3d4>
 8001fd0:	9b00      	ldr	r3, [sp, #0]
 8001fd2:	3d01      	subs	r5, #1
 8001fd4:	469c      	mov	ip, r3
 8001fd6:	4461      	add	r1, ip
 8001fd8:	428b      	cmp	r3, r1
 8001fda:	d900      	bls.n	8001fde <__aeabi_ddiv+0x506>
 8001fdc:	e72c      	b.n	8001e38 <__aeabi_ddiv+0x360>
 8001fde:	428a      	cmp	r2, r1
 8001fe0:	d800      	bhi.n	8001fe4 <__aeabi_ddiv+0x50c>
 8001fe2:	e729      	b.n	8001e38 <__aeabi_ddiv+0x360>
 8001fe4:	1e85      	subs	r5, r0, #2
 8001fe6:	4461      	add	r1, ip
 8001fe8:	e726      	b.n	8001e38 <__aeabi_ddiv+0x360>
 8001fea:	9900      	ldr	r1, [sp, #0]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	468c      	mov	ip, r1
 8001ff0:	4464      	add	r4, ip
 8001ff2:	42a1      	cmp	r1, r4
 8001ff4:	d900      	bls.n	8001ff8 <__aeabi_ddiv+0x520>
 8001ff6:	e72d      	b.n	8001e54 <__aeabi_ddiv+0x37c>
 8001ff8:	42a2      	cmp	r2, r4
 8001ffa:	d800      	bhi.n	8001ffe <__aeabi_ddiv+0x526>
 8001ffc:	e72a      	b.n	8001e54 <__aeabi_ddiv+0x37c>
 8001ffe:	1e83      	subs	r3, r0, #2
 8002000:	4464      	add	r4, ip
 8002002:	e727      	b.n	8001e54 <__aeabi_ddiv+0x37c>
 8002004:	4287      	cmp	r7, r0
 8002006:	d000      	beq.n	800200a <__aeabi_ddiv+0x532>
 8002008:	e6fe      	b.n	8001e08 <__aeabi_ddiv+0x330>
 800200a:	45a9      	cmp	r9, r5
 800200c:	d900      	bls.n	8002010 <__aeabi_ddiv+0x538>
 800200e:	e6fb      	b.n	8001e08 <__aeabi_ddiv+0x330>
 8002010:	e6f5      	b.n	8001dfe <__aeabi_ddiv+0x326>
 8002012:	42a2      	cmp	r2, r4
 8002014:	d800      	bhi.n	8002018 <__aeabi_ddiv+0x540>
 8002016:	e6b9      	b.n	8001d8c <__aeabi_ddiv+0x2b4>
 8002018:	1e83      	subs	r3, r0, #2
 800201a:	4464      	add	r4, ip
 800201c:	e6b6      	b.n	8001d8c <__aeabi_ddiv+0x2b4>
 800201e:	428a      	cmp	r2, r1
 8002020:	d800      	bhi.n	8002024 <__aeabi_ddiv+0x54c>
 8002022:	e69f      	b.n	8001d64 <__aeabi_ddiv+0x28c>
 8002024:	46bc      	mov	ip, r7
 8002026:	1e83      	subs	r3, r0, #2
 8002028:	4698      	mov	r8, r3
 800202a:	4461      	add	r1, ip
 800202c:	e69a      	b.n	8001d64 <__aeabi_ddiv+0x28c>
 800202e:	000a      	movs	r2, r1
 8002030:	4284      	cmp	r4, r0
 8002032:	d000      	beq.n	8002036 <__aeabi_ddiv+0x55e>
 8002034:	e72e      	b.n	8001e94 <__aeabi_ddiv+0x3bc>
 8002036:	454b      	cmp	r3, r9
 8002038:	d000      	beq.n	800203c <__aeabi_ddiv+0x564>
 800203a:	e72b      	b.n	8001e94 <__aeabi_ddiv+0x3bc>
 800203c:	0035      	movs	r5, r6
 800203e:	e72c      	b.n	8001e9a <__aeabi_ddiv+0x3c2>
 8002040:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <__aeabi_ddiv+0x614>)
 8002042:	4a2f      	ldr	r2, [pc, #188]	@ (8002100 <__aeabi_ddiv+0x628>)
 8002044:	4453      	add	r3, sl
 8002046:	4592      	cmp	sl, r2
 8002048:	db43      	blt.n	80020d2 <__aeabi_ddiv+0x5fa>
 800204a:	2201      	movs	r2, #1
 800204c:	2100      	movs	r1, #0
 800204e:	4493      	add	fp, r2
 8002050:	e72c      	b.n	8001eac <__aeabi_ddiv+0x3d4>
 8002052:	42ac      	cmp	r4, r5
 8002054:	d800      	bhi.n	8002058 <__aeabi_ddiv+0x580>
 8002056:	e6d7      	b.n	8001e08 <__aeabi_ddiv+0x330>
 8002058:	2302      	movs	r3, #2
 800205a:	425b      	negs	r3, r3
 800205c:	469c      	mov	ip, r3
 800205e:	9900      	ldr	r1, [sp, #0]
 8002060:	444d      	add	r5, r9
 8002062:	454d      	cmp	r5, r9
 8002064:	419b      	sbcs	r3, r3
 8002066:	44e3      	add	fp, ip
 8002068:	468c      	mov	ip, r1
 800206a:	425b      	negs	r3, r3
 800206c:	4463      	add	r3, ip
 800206e:	18c0      	adds	r0, r0, r3
 8002070:	e6cc      	b.n	8001e0c <__aeabi_ddiv+0x334>
 8002072:	201f      	movs	r0, #31
 8002074:	4240      	negs	r0, r0
 8002076:	1ac3      	subs	r3, r0, r3
 8002078:	4658      	mov	r0, fp
 800207a:	40d8      	lsrs	r0, r3
 800207c:	2920      	cmp	r1, #32
 800207e:	d004      	beq.n	800208a <__aeabi_ddiv+0x5b2>
 8002080:	4659      	mov	r1, fp
 8002082:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <__aeabi_ddiv+0x62c>)
 8002084:	4453      	add	r3, sl
 8002086:	4099      	lsls	r1, r3
 8002088:	430a      	orrs	r2, r1
 800208a:	1e53      	subs	r3, r2, #1
 800208c:	419a      	sbcs	r2, r3
 800208e:	2307      	movs	r3, #7
 8002090:	0019      	movs	r1, r3
 8002092:	4302      	orrs	r2, r0
 8002094:	2400      	movs	r4, #0
 8002096:	4011      	ands	r1, r2
 8002098:	4213      	tst	r3, r2
 800209a:	d009      	beq.n	80020b0 <__aeabi_ddiv+0x5d8>
 800209c:	3308      	adds	r3, #8
 800209e:	4013      	ands	r3, r2
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d01d      	beq.n	80020e0 <__aeabi_ddiv+0x608>
 80020a4:	1d13      	adds	r3, r2, #4
 80020a6:	4293      	cmp	r3, r2
 80020a8:	4189      	sbcs	r1, r1
 80020aa:	001a      	movs	r2, r3
 80020ac:	4249      	negs	r1, r1
 80020ae:	0749      	lsls	r1, r1, #29
 80020b0:	08d2      	lsrs	r2, r2, #3
 80020b2:	430a      	orrs	r2, r1
 80020b4:	4690      	mov	r8, r2
 80020b6:	2300      	movs	r3, #0
 80020b8:	e57a      	b.n	8001bb0 <__aeabi_ddiv+0xd8>
 80020ba:	4649      	mov	r1, r9
 80020bc:	9f00      	ldr	r7, [sp, #0]
 80020be:	004d      	lsls	r5, r1, #1
 80020c0:	454d      	cmp	r5, r9
 80020c2:	4189      	sbcs	r1, r1
 80020c4:	46bc      	mov	ip, r7
 80020c6:	4249      	negs	r1, r1
 80020c8:	4461      	add	r1, ip
 80020ca:	46a9      	mov	r9, r5
 80020cc:	3a02      	subs	r2, #2
 80020ce:	1864      	adds	r4, r4, r1
 80020d0:	e7ae      	b.n	8002030 <__aeabi_ddiv+0x558>
 80020d2:	2201      	movs	r2, #1
 80020d4:	4252      	negs	r2, r2
 80020d6:	e746      	b.n	8001f66 <__aeabi_ddiv+0x48e>
 80020d8:	4599      	cmp	r9, r3
 80020da:	d3ee      	bcc.n	80020ba <__aeabi_ddiv+0x5e2>
 80020dc:	000a      	movs	r2, r1
 80020de:	e7aa      	b.n	8002036 <__aeabi_ddiv+0x55e>
 80020e0:	2100      	movs	r1, #0
 80020e2:	e7e5      	b.n	80020b0 <__aeabi_ddiv+0x5d8>
 80020e4:	0759      	lsls	r1, r3, #29
 80020e6:	025b      	lsls	r3, r3, #9
 80020e8:	0b1c      	lsrs	r4, r3, #12
 80020ea:	e7e1      	b.n	80020b0 <__aeabi_ddiv+0x5d8>
 80020ec:	000003ff 	.word	0x000003ff
 80020f0:	feffffff 	.word	0xfeffffff
 80020f4:	000007fe 	.word	0x000007fe
 80020f8:	000007ff 	.word	0x000007ff
 80020fc:	0000041e 	.word	0x0000041e
 8002100:	fffffc02 	.word	0xfffffc02
 8002104:	0000043e 	.word	0x0000043e

08002108 <__eqdf2>:
 8002108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800210a:	4657      	mov	r7, sl
 800210c:	46de      	mov	lr, fp
 800210e:	464e      	mov	r6, r9
 8002110:	4645      	mov	r5, r8
 8002112:	b5e0      	push	{r5, r6, r7, lr}
 8002114:	000d      	movs	r5, r1
 8002116:	0004      	movs	r4, r0
 8002118:	0fe8      	lsrs	r0, r5, #31
 800211a:	4683      	mov	fp, r0
 800211c:	0309      	lsls	r1, r1, #12
 800211e:	0fd8      	lsrs	r0, r3, #31
 8002120:	0b09      	lsrs	r1, r1, #12
 8002122:	4682      	mov	sl, r0
 8002124:	4819      	ldr	r0, [pc, #100]	@ (800218c <__eqdf2+0x84>)
 8002126:	468c      	mov	ip, r1
 8002128:	031f      	lsls	r7, r3, #12
 800212a:	0069      	lsls	r1, r5, #1
 800212c:	005e      	lsls	r6, r3, #1
 800212e:	0d49      	lsrs	r1, r1, #21
 8002130:	0b3f      	lsrs	r7, r7, #12
 8002132:	0d76      	lsrs	r6, r6, #21
 8002134:	4281      	cmp	r1, r0
 8002136:	d018      	beq.n	800216a <__eqdf2+0x62>
 8002138:	4286      	cmp	r6, r0
 800213a:	d00f      	beq.n	800215c <__eqdf2+0x54>
 800213c:	2001      	movs	r0, #1
 800213e:	42b1      	cmp	r1, r6
 8002140:	d10d      	bne.n	800215e <__eqdf2+0x56>
 8002142:	45bc      	cmp	ip, r7
 8002144:	d10b      	bne.n	800215e <__eqdf2+0x56>
 8002146:	4294      	cmp	r4, r2
 8002148:	d109      	bne.n	800215e <__eqdf2+0x56>
 800214a:	45d3      	cmp	fp, sl
 800214c:	d01c      	beq.n	8002188 <__eqdf2+0x80>
 800214e:	2900      	cmp	r1, #0
 8002150:	d105      	bne.n	800215e <__eqdf2+0x56>
 8002152:	4660      	mov	r0, ip
 8002154:	4320      	orrs	r0, r4
 8002156:	1e43      	subs	r3, r0, #1
 8002158:	4198      	sbcs	r0, r3
 800215a:	e000      	b.n	800215e <__eqdf2+0x56>
 800215c:	2001      	movs	r0, #1
 800215e:	bcf0      	pop	{r4, r5, r6, r7}
 8002160:	46bb      	mov	fp, r7
 8002162:	46b2      	mov	sl, r6
 8002164:	46a9      	mov	r9, r5
 8002166:	46a0      	mov	r8, r4
 8002168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800216a:	2001      	movs	r0, #1
 800216c:	428e      	cmp	r6, r1
 800216e:	d1f6      	bne.n	800215e <__eqdf2+0x56>
 8002170:	4661      	mov	r1, ip
 8002172:	4339      	orrs	r1, r7
 8002174:	000f      	movs	r7, r1
 8002176:	4317      	orrs	r7, r2
 8002178:	4327      	orrs	r7, r4
 800217a:	d1f0      	bne.n	800215e <__eqdf2+0x56>
 800217c:	465b      	mov	r3, fp
 800217e:	4652      	mov	r2, sl
 8002180:	1a98      	subs	r0, r3, r2
 8002182:	1e43      	subs	r3, r0, #1
 8002184:	4198      	sbcs	r0, r3
 8002186:	e7ea      	b.n	800215e <__eqdf2+0x56>
 8002188:	2000      	movs	r0, #0
 800218a:	e7e8      	b.n	800215e <__eqdf2+0x56>
 800218c:	000007ff 	.word	0x000007ff

08002190 <__gedf2>:
 8002190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002192:	4657      	mov	r7, sl
 8002194:	464e      	mov	r6, r9
 8002196:	4645      	mov	r5, r8
 8002198:	46de      	mov	lr, fp
 800219a:	b5e0      	push	{r5, r6, r7, lr}
 800219c:	000d      	movs	r5, r1
 800219e:	030e      	lsls	r6, r1, #12
 80021a0:	0049      	lsls	r1, r1, #1
 80021a2:	0d49      	lsrs	r1, r1, #21
 80021a4:	468a      	mov	sl, r1
 80021a6:	0fdf      	lsrs	r7, r3, #31
 80021a8:	0fe9      	lsrs	r1, r5, #31
 80021aa:	46bc      	mov	ip, r7
 80021ac:	b083      	sub	sp, #12
 80021ae:	4f2f      	ldr	r7, [pc, #188]	@ (800226c <__gedf2+0xdc>)
 80021b0:	0004      	movs	r4, r0
 80021b2:	4680      	mov	r8, r0
 80021b4:	9101      	str	r1, [sp, #4]
 80021b6:	0058      	lsls	r0, r3, #1
 80021b8:	0319      	lsls	r1, r3, #12
 80021ba:	4691      	mov	r9, r2
 80021bc:	0b36      	lsrs	r6, r6, #12
 80021be:	0b09      	lsrs	r1, r1, #12
 80021c0:	0d40      	lsrs	r0, r0, #21
 80021c2:	45ba      	cmp	sl, r7
 80021c4:	d01d      	beq.n	8002202 <__gedf2+0x72>
 80021c6:	42b8      	cmp	r0, r7
 80021c8:	d00d      	beq.n	80021e6 <__gedf2+0x56>
 80021ca:	4657      	mov	r7, sl
 80021cc:	2f00      	cmp	r7, #0
 80021ce:	d12a      	bne.n	8002226 <__gedf2+0x96>
 80021d0:	4334      	orrs	r4, r6
 80021d2:	2800      	cmp	r0, #0
 80021d4:	d124      	bne.n	8002220 <__gedf2+0x90>
 80021d6:	430a      	orrs	r2, r1
 80021d8:	d036      	beq.n	8002248 <__gedf2+0xb8>
 80021da:	2c00      	cmp	r4, #0
 80021dc:	d141      	bne.n	8002262 <__gedf2+0xd2>
 80021de:	4663      	mov	r3, ip
 80021e0:	0058      	lsls	r0, r3, #1
 80021e2:	3801      	subs	r0, #1
 80021e4:	e015      	b.n	8002212 <__gedf2+0x82>
 80021e6:	4311      	orrs	r1, r2
 80021e8:	d138      	bne.n	800225c <__gedf2+0xcc>
 80021ea:	4653      	mov	r3, sl
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <__gedf2+0x64>
 80021f0:	4326      	orrs	r6, r4
 80021f2:	d0f4      	beq.n	80021de <__gedf2+0x4e>
 80021f4:	9b01      	ldr	r3, [sp, #4]
 80021f6:	4563      	cmp	r3, ip
 80021f8:	d107      	bne.n	800220a <__gedf2+0x7a>
 80021fa:	9b01      	ldr	r3, [sp, #4]
 80021fc:	0058      	lsls	r0, r3, #1
 80021fe:	3801      	subs	r0, #1
 8002200:	e007      	b.n	8002212 <__gedf2+0x82>
 8002202:	4326      	orrs	r6, r4
 8002204:	d12a      	bne.n	800225c <__gedf2+0xcc>
 8002206:	4550      	cmp	r0, sl
 8002208:	d021      	beq.n	800224e <__gedf2+0xbe>
 800220a:	2001      	movs	r0, #1
 800220c:	9b01      	ldr	r3, [sp, #4]
 800220e:	425f      	negs	r7, r3
 8002210:	4338      	orrs	r0, r7
 8002212:	b003      	add	sp, #12
 8002214:	bcf0      	pop	{r4, r5, r6, r7}
 8002216:	46bb      	mov	fp, r7
 8002218:	46b2      	mov	sl, r6
 800221a:	46a9      	mov	r9, r5
 800221c:	46a0      	mov	r8, r4
 800221e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002220:	2c00      	cmp	r4, #0
 8002222:	d0dc      	beq.n	80021de <__gedf2+0x4e>
 8002224:	e7e6      	b.n	80021f4 <__gedf2+0x64>
 8002226:	2800      	cmp	r0, #0
 8002228:	d0ef      	beq.n	800220a <__gedf2+0x7a>
 800222a:	9b01      	ldr	r3, [sp, #4]
 800222c:	4563      	cmp	r3, ip
 800222e:	d1ec      	bne.n	800220a <__gedf2+0x7a>
 8002230:	4582      	cmp	sl, r0
 8002232:	dcea      	bgt.n	800220a <__gedf2+0x7a>
 8002234:	dbe1      	blt.n	80021fa <__gedf2+0x6a>
 8002236:	428e      	cmp	r6, r1
 8002238:	d8e7      	bhi.n	800220a <__gedf2+0x7a>
 800223a:	d1de      	bne.n	80021fa <__gedf2+0x6a>
 800223c:	45c8      	cmp	r8, r9
 800223e:	d8e4      	bhi.n	800220a <__gedf2+0x7a>
 8002240:	2000      	movs	r0, #0
 8002242:	45c8      	cmp	r8, r9
 8002244:	d2e5      	bcs.n	8002212 <__gedf2+0x82>
 8002246:	e7d8      	b.n	80021fa <__gedf2+0x6a>
 8002248:	2c00      	cmp	r4, #0
 800224a:	d0e2      	beq.n	8002212 <__gedf2+0x82>
 800224c:	e7dd      	b.n	800220a <__gedf2+0x7a>
 800224e:	4311      	orrs	r1, r2
 8002250:	d104      	bne.n	800225c <__gedf2+0xcc>
 8002252:	9b01      	ldr	r3, [sp, #4]
 8002254:	4563      	cmp	r3, ip
 8002256:	d1d8      	bne.n	800220a <__gedf2+0x7a>
 8002258:	2000      	movs	r0, #0
 800225a:	e7da      	b.n	8002212 <__gedf2+0x82>
 800225c:	2002      	movs	r0, #2
 800225e:	4240      	negs	r0, r0
 8002260:	e7d7      	b.n	8002212 <__gedf2+0x82>
 8002262:	9b01      	ldr	r3, [sp, #4]
 8002264:	4563      	cmp	r3, ip
 8002266:	d0e6      	beq.n	8002236 <__gedf2+0xa6>
 8002268:	e7cf      	b.n	800220a <__gedf2+0x7a>
 800226a:	46c0      	nop			@ (mov r8, r8)
 800226c:	000007ff 	.word	0x000007ff

08002270 <__ledf2>:
 8002270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002272:	4657      	mov	r7, sl
 8002274:	464e      	mov	r6, r9
 8002276:	4645      	mov	r5, r8
 8002278:	46de      	mov	lr, fp
 800227a:	b5e0      	push	{r5, r6, r7, lr}
 800227c:	000d      	movs	r5, r1
 800227e:	030e      	lsls	r6, r1, #12
 8002280:	0049      	lsls	r1, r1, #1
 8002282:	0d49      	lsrs	r1, r1, #21
 8002284:	468a      	mov	sl, r1
 8002286:	0fdf      	lsrs	r7, r3, #31
 8002288:	0fe9      	lsrs	r1, r5, #31
 800228a:	46bc      	mov	ip, r7
 800228c:	b083      	sub	sp, #12
 800228e:	4f2e      	ldr	r7, [pc, #184]	@ (8002348 <__ledf2+0xd8>)
 8002290:	0004      	movs	r4, r0
 8002292:	4680      	mov	r8, r0
 8002294:	9101      	str	r1, [sp, #4]
 8002296:	0058      	lsls	r0, r3, #1
 8002298:	0319      	lsls	r1, r3, #12
 800229a:	4691      	mov	r9, r2
 800229c:	0b36      	lsrs	r6, r6, #12
 800229e:	0b09      	lsrs	r1, r1, #12
 80022a0:	0d40      	lsrs	r0, r0, #21
 80022a2:	45ba      	cmp	sl, r7
 80022a4:	d01e      	beq.n	80022e4 <__ledf2+0x74>
 80022a6:	42b8      	cmp	r0, r7
 80022a8:	d00d      	beq.n	80022c6 <__ledf2+0x56>
 80022aa:	4657      	mov	r7, sl
 80022ac:	2f00      	cmp	r7, #0
 80022ae:	d127      	bne.n	8002300 <__ledf2+0x90>
 80022b0:	4334      	orrs	r4, r6
 80022b2:	2800      	cmp	r0, #0
 80022b4:	d133      	bne.n	800231e <__ledf2+0xae>
 80022b6:	430a      	orrs	r2, r1
 80022b8:	d034      	beq.n	8002324 <__ledf2+0xb4>
 80022ba:	2c00      	cmp	r4, #0
 80022bc:	d140      	bne.n	8002340 <__ledf2+0xd0>
 80022be:	4663      	mov	r3, ip
 80022c0:	0058      	lsls	r0, r3, #1
 80022c2:	3801      	subs	r0, #1
 80022c4:	e015      	b.n	80022f2 <__ledf2+0x82>
 80022c6:	4311      	orrs	r1, r2
 80022c8:	d112      	bne.n	80022f0 <__ledf2+0x80>
 80022ca:	4653      	mov	r3, sl
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <__ledf2+0x64>
 80022d0:	4326      	orrs	r6, r4
 80022d2:	d0f4      	beq.n	80022be <__ledf2+0x4e>
 80022d4:	9b01      	ldr	r3, [sp, #4]
 80022d6:	4563      	cmp	r3, ip
 80022d8:	d01d      	beq.n	8002316 <__ledf2+0xa6>
 80022da:	2001      	movs	r0, #1
 80022dc:	9b01      	ldr	r3, [sp, #4]
 80022de:	425f      	negs	r7, r3
 80022e0:	4338      	orrs	r0, r7
 80022e2:	e006      	b.n	80022f2 <__ledf2+0x82>
 80022e4:	4326      	orrs	r6, r4
 80022e6:	d103      	bne.n	80022f0 <__ledf2+0x80>
 80022e8:	4550      	cmp	r0, sl
 80022ea:	d1f6      	bne.n	80022da <__ledf2+0x6a>
 80022ec:	4311      	orrs	r1, r2
 80022ee:	d01c      	beq.n	800232a <__ledf2+0xba>
 80022f0:	2002      	movs	r0, #2
 80022f2:	b003      	add	sp, #12
 80022f4:	bcf0      	pop	{r4, r5, r6, r7}
 80022f6:	46bb      	mov	fp, r7
 80022f8:	46b2      	mov	sl, r6
 80022fa:	46a9      	mov	r9, r5
 80022fc:	46a0      	mov	r8, r4
 80022fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002300:	2800      	cmp	r0, #0
 8002302:	d0ea      	beq.n	80022da <__ledf2+0x6a>
 8002304:	9b01      	ldr	r3, [sp, #4]
 8002306:	4563      	cmp	r3, ip
 8002308:	d1e7      	bne.n	80022da <__ledf2+0x6a>
 800230a:	4582      	cmp	sl, r0
 800230c:	dce5      	bgt.n	80022da <__ledf2+0x6a>
 800230e:	db02      	blt.n	8002316 <__ledf2+0xa6>
 8002310:	428e      	cmp	r6, r1
 8002312:	d8e2      	bhi.n	80022da <__ledf2+0x6a>
 8002314:	d00e      	beq.n	8002334 <__ledf2+0xc4>
 8002316:	9b01      	ldr	r3, [sp, #4]
 8002318:	0058      	lsls	r0, r3, #1
 800231a:	3801      	subs	r0, #1
 800231c:	e7e9      	b.n	80022f2 <__ledf2+0x82>
 800231e:	2c00      	cmp	r4, #0
 8002320:	d0cd      	beq.n	80022be <__ledf2+0x4e>
 8002322:	e7d7      	b.n	80022d4 <__ledf2+0x64>
 8002324:	2c00      	cmp	r4, #0
 8002326:	d0e4      	beq.n	80022f2 <__ledf2+0x82>
 8002328:	e7d7      	b.n	80022da <__ledf2+0x6a>
 800232a:	9b01      	ldr	r3, [sp, #4]
 800232c:	2000      	movs	r0, #0
 800232e:	4563      	cmp	r3, ip
 8002330:	d0df      	beq.n	80022f2 <__ledf2+0x82>
 8002332:	e7d2      	b.n	80022da <__ledf2+0x6a>
 8002334:	45c8      	cmp	r8, r9
 8002336:	d8d0      	bhi.n	80022da <__ledf2+0x6a>
 8002338:	2000      	movs	r0, #0
 800233a:	45c8      	cmp	r8, r9
 800233c:	d2d9      	bcs.n	80022f2 <__ledf2+0x82>
 800233e:	e7ea      	b.n	8002316 <__ledf2+0xa6>
 8002340:	9b01      	ldr	r3, [sp, #4]
 8002342:	4563      	cmp	r3, ip
 8002344:	d0e4      	beq.n	8002310 <__ledf2+0xa0>
 8002346:	e7c8      	b.n	80022da <__ledf2+0x6a>
 8002348:	000007ff 	.word	0x000007ff

0800234c <__aeabi_dmul>:
 800234c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800234e:	4657      	mov	r7, sl
 8002350:	464e      	mov	r6, r9
 8002352:	46de      	mov	lr, fp
 8002354:	4645      	mov	r5, r8
 8002356:	b5e0      	push	{r5, r6, r7, lr}
 8002358:	001f      	movs	r7, r3
 800235a:	030b      	lsls	r3, r1, #12
 800235c:	0b1b      	lsrs	r3, r3, #12
 800235e:	0016      	movs	r6, r2
 8002360:	469a      	mov	sl, r3
 8002362:	0fca      	lsrs	r2, r1, #31
 8002364:	004b      	lsls	r3, r1, #1
 8002366:	0004      	movs	r4, r0
 8002368:	4691      	mov	r9, r2
 800236a:	b085      	sub	sp, #20
 800236c:	0d5b      	lsrs	r3, r3, #21
 800236e:	d100      	bne.n	8002372 <__aeabi_dmul+0x26>
 8002370:	e1cf      	b.n	8002712 <__aeabi_dmul+0x3c6>
 8002372:	4acd      	ldr	r2, [pc, #820]	@ (80026a8 <__aeabi_dmul+0x35c>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d055      	beq.n	8002424 <__aeabi_dmul+0xd8>
 8002378:	4651      	mov	r1, sl
 800237a:	0f42      	lsrs	r2, r0, #29
 800237c:	00c9      	lsls	r1, r1, #3
 800237e:	430a      	orrs	r2, r1
 8002380:	2180      	movs	r1, #128	@ 0x80
 8002382:	0409      	lsls	r1, r1, #16
 8002384:	4311      	orrs	r1, r2
 8002386:	00c2      	lsls	r2, r0, #3
 8002388:	4690      	mov	r8, r2
 800238a:	4ac8      	ldr	r2, [pc, #800]	@ (80026ac <__aeabi_dmul+0x360>)
 800238c:	468a      	mov	sl, r1
 800238e:	4693      	mov	fp, r2
 8002390:	449b      	add	fp, r3
 8002392:	2300      	movs	r3, #0
 8002394:	2500      	movs	r5, #0
 8002396:	9302      	str	r3, [sp, #8]
 8002398:	033c      	lsls	r4, r7, #12
 800239a:	007b      	lsls	r3, r7, #1
 800239c:	0ffa      	lsrs	r2, r7, #31
 800239e:	9601      	str	r6, [sp, #4]
 80023a0:	0b24      	lsrs	r4, r4, #12
 80023a2:	0d5b      	lsrs	r3, r3, #21
 80023a4:	9200      	str	r2, [sp, #0]
 80023a6:	d100      	bne.n	80023aa <__aeabi_dmul+0x5e>
 80023a8:	e188      	b.n	80026bc <__aeabi_dmul+0x370>
 80023aa:	4abf      	ldr	r2, [pc, #764]	@ (80026a8 <__aeabi_dmul+0x35c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d100      	bne.n	80023b2 <__aeabi_dmul+0x66>
 80023b0:	e092      	b.n	80024d8 <__aeabi_dmul+0x18c>
 80023b2:	4abe      	ldr	r2, [pc, #760]	@ (80026ac <__aeabi_dmul+0x360>)
 80023b4:	4694      	mov	ip, r2
 80023b6:	4463      	add	r3, ip
 80023b8:	449b      	add	fp, r3
 80023ba:	2d0a      	cmp	r5, #10
 80023bc:	dc42      	bgt.n	8002444 <__aeabi_dmul+0xf8>
 80023be:	00e4      	lsls	r4, r4, #3
 80023c0:	0f73      	lsrs	r3, r6, #29
 80023c2:	4323      	orrs	r3, r4
 80023c4:	2480      	movs	r4, #128	@ 0x80
 80023c6:	4649      	mov	r1, r9
 80023c8:	0424      	lsls	r4, r4, #16
 80023ca:	431c      	orrs	r4, r3
 80023cc:	00f3      	lsls	r3, r6, #3
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	9b00      	ldr	r3, [sp, #0]
 80023d2:	2000      	movs	r0, #0
 80023d4:	4059      	eors	r1, r3
 80023d6:	b2cb      	uxtb	r3, r1
 80023d8:	9303      	str	r3, [sp, #12]
 80023da:	2d02      	cmp	r5, #2
 80023dc:	dc00      	bgt.n	80023e0 <__aeabi_dmul+0x94>
 80023de:	e094      	b.n	800250a <__aeabi_dmul+0x1be>
 80023e0:	2301      	movs	r3, #1
 80023e2:	40ab      	lsls	r3, r5
 80023e4:	001d      	movs	r5, r3
 80023e6:	23a6      	movs	r3, #166	@ 0xa6
 80023e8:	002a      	movs	r2, r5
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	401a      	ands	r2, r3
 80023ee:	421d      	tst	r5, r3
 80023f0:	d000      	beq.n	80023f4 <__aeabi_dmul+0xa8>
 80023f2:	e229      	b.n	8002848 <__aeabi_dmul+0x4fc>
 80023f4:	2390      	movs	r3, #144	@ 0x90
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	421d      	tst	r5, r3
 80023fa:	d100      	bne.n	80023fe <__aeabi_dmul+0xb2>
 80023fc:	e24d      	b.n	800289a <__aeabi_dmul+0x54e>
 80023fe:	2300      	movs	r3, #0
 8002400:	2480      	movs	r4, #128	@ 0x80
 8002402:	4699      	mov	r9, r3
 8002404:	0324      	lsls	r4, r4, #12
 8002406:	4ba8      	ldr	r3, [pc, #672]	@ (80026a8 <__aeabi_dmul+0x35c>)
 8002408:	0010      	movs	r0, r2
 800240a:	464a      	mov	r2, r9
 800240c:	051b      	lsls	r3, r3, #20
 800240e:	4323      	orrs	r3, r4
 8002410:	07d2      	lsls	r2, r2, #31
 8002412:	4313      	orrs	r3, r2
 8002414:	0019      	movs	r1, r3
 8002416:	b005      	add	sp, #20
 8002418:	bcf0      	pop	{r4, r5, r6, r7}
 800241a:	46bb      	mov	fp, r7
 800241c:	46b2      	mov	sl, r6
 800241e:	46a9      	mov	r9, r5
 8002420:	46a0      	mov	r8, r4
 8002422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002424:	4652      	mov	r2, sl
 8002426:	4302      	orrs	r2, r0
 8002428:	4690      	mov	r8, r2
 800242a:	d000      	beq.n	800242e <__aeabi_dmul+0xe2>
 800242c:	e1ac      	b.n	8002788 <__aeabi_dmul+0x43c>
 800242e:	469b      	mov	fp, r3
 8002430:	2302      	movs	r3, #2
 8002432:	4692      	mov	sl, r2
 8002434:	2508      	movs	r5, #8
 8002436:	9302      	str	r3, [sp, #8]
 8002438:	e7ae      	b.n	8002398 <__aeabi_dmul+0x4c>
 800243a:	9b00      	ldr	r3, [sp, #0]
 800243c:	46a2      	mov	sl, r4
 800243e:	4699      	mov	r9, r3
 8002440:	9b01      	ldr	r3, [sp, #4]
 8002442:	4698      	mov	r8, r3
 8002444:	9b02      	ldr	r3, [sp, #8]
 8002446:	2b02      	cmp	r3, #2
 8002448:	d100      	bne.n	800244c <__aeabi_dmul+0x100>
 800244a:	e1ca      	b.n	80027e2 <__aeabi_dmul+0x496>
 800244c:	2b03      	cmp	r3, #3
 800244e:	d100      	bne.n	8002452 <__aeabi_dmul+0x106>
 8002450:	e192      	b.n	8002778 <__aeabi_dmul+0x42c>
 8002452:	2b01      	cmp	r3, #1
 8002454:	d110      	bne.n	8002478 <__aeabi_dmul+0x12c>
 8002456:	2300      	movs	r3, #0
 8002458:	2400      	movs	r4, #0
 800245a:	2200      	movs	r2, #0
 800245c:	e7d4      	b.n	8002408 <__aeabi_dmul+0xbc>
 800245e:	2201      	movs	r2, #1
 8002460:	087b      	lsrs	r3, r7, #1
 8002462:	403a      	ands	r2, r7
 8002464:	4313      	orrs	r3, r2
 8002466:	4652      	mov	r2, sl
 8002468:	07d2      	lsls	r2, r2, #31
 800246a:	4313      	orrs	r3, r2
 800246c:	4698      	mov	r8, r3
 800246e:	4653      	mov	r3, sl
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	469a      	mov	sl, r3
 8002474:	9b03      	ldr	r3, [sp, #12]
 8002476:	4699      	mov	r9, r3
 8002478:	465b      	mov	r3, fp
 800247a:	1c58      	adds	r0, r3, #1
 800247c:	2380      	movs	r3, #128	@ 0x80
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	445b      	add	r3, fp
 8002482:	2b00      	cmp	r3, #0
 8002484:	dc00      	bgt.n	8002488 <__aeabi_dmul+0x13c>
 8002486:	e1b1      	b.n	80027ec <__aeabi_dmul+0x4a0>
 8002488:	4642      	mov	r2, r8
 800248a:	0752      	lsls	r2, r2, #29
 800248c:	d00b      	beq.n	80024a6 <__aeabi_dmul+0x15a>
 800248e:	220f      	movs	r2, #15
 8002490:	4641      	mov	r1, r8
 8002492:	400a      	ands	r2, r1
 8002494:	2a04      	cmp	r2, #4
 8002496:	d006      	beq.n	80024a6 <__aeabi_dmul+0x15a>
 8002498:	4642      	mov	r2, r8
 800249a:	1d11      	adds	r1, r2, #4
 800249c:	4541      	cmp	r1, r8
 800249e:	4192      	sbcs	r2, r2
 80024a0:	4688      	mov	r8, r1
 80024a2:	4252      	negs	r2, r2
 80024a4:	4492      	add	sl, r2
 80024a6:	4652      	mov	r2, sl
 80024a8:	01d2      	lsls	r2, r2, #7
 80024aa:	d506      	bpl.n	80024ba <__aeabi_dmul+0x16e>
 80024ac:	4652      	mov	r2, sl
 80024ae:	4b80      	ldr	r3, [pc, #512]	@ (80026b0 <__aeabi_dmul+0x364>)
 80024b0:	401a      	ands	r2, r3
 80024b2:	2380      	movs	r3, #128	@ 0x80
 80024b4:	4692      	mov	sl, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	18c3      	adds	r3, r0, r3
 80024ba:	4a7e      	ldr	r2, [pc, #504]	@ (80026b4 <__aeabi_dmul+0x368>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	dd00      	ble.n	80024c2 <__aeabi_dmul+0x176>
 80024c0:	e18f      	b.n	80027e2 <__aeabi_dmul+0x496>
 80024c2:	4642      	mov	r2, r8
 80024c4:	08d1      	lsrs	r1, r2, #3
 80024c6:	4652      	mov	r2, sl
 80024c8:	0752      	lsls	r2, r2, #29
 80024ca:	430a      	orrs	r2, r1
 80024cc:	4651      	mov	r1, sl
 80024ce:	055b      	lsls	r3, r3, #21
 80024d0:	024c      	lsls	r4, r1, #9
 80024d2:	0b24      	lsrs	r4, r4, #12
 80024d4:	0d5b      	lsrs	r3, r3, #21
 80024d6:	e797      	b.n	8002408 <__aeabi_dmul+0xbc>
 80024d8:	4b73      	ldr	r3, [pc, #460]	@ (80026a8 <__aeabi_dmul+0x35c>)
 80024da:	4326      	orrs	r6, r4
 80024dc:	469c      	mov	ip, r3
 80024de:	44e3      	add	fp, ip
 80024e0:	2e00      	cmp	r6, #0
 80024e2:	d100      	bne.n	80024e6 <__aeabi_dmul+0x19a>
 80024e4:	e16f      	b.n	80027c6 <__aeabi_dmul+0x47a>
 80024e6:	2303      	movs	r3, #3
 80024e8:	4649      	mov	r1, r9
 80024ea:	431d      	orrs	r5, r3
 80024ec:	9b00      	ldr	r3, [sp, #0]
 80024ee:	4059      	eors	r1, r3
 80024f0:	b2cb      	uxtb	r3, r1
 80024f2:	9303      	str	r3, [sp, #12]
 80024f4:	2d0a      	cmp	r5, #10
 80024f6:	dd00      	ble.n	80024fa <__aeabi_dmul+0x1ae>
 80024f8:	e133      	b.n	8002762 <__aeabi_dmul+0x416>
 80024fa:	2301      	movs	r3, #1
 80024fc:	40ab      	lsls	r3, r5
 80024fe:	001d      	movs	r5, r3
 8002500:	2303      	movs	r3, #3
 8002502:	9302      	str	r3, [sp, #8]
 8002504:	2288      	movs	r2, #136	@ 0x88
 8002506:	422a      	tst	r2, r5
 8002508:	d197      	bne.n	800243a <__aeabi_dmul+0xee>
 800250a:	4642      	mov	r2, r8
 800250c:	4643      	mov	r3, r8
 800250e:	0412      	lsls	r2, r2, #16
 8002510:	0c12      	lsrs	r2, r2, #16
 8002512:	0016      	movs	r6, r2
 8002514:	9801      	ldr	r0, [sp, #4]
 8002516:	0c1d      	lsrs	r5, r3, #16
 8002518:	0c03      	lsrs	r3, r0, #16
 800251a:	0400      	lsls	r0, r0, #16
 800251c:	0c00      	lsrs	r0, r0, #16
 800251e:	4346      	muls	r6, r0
 8002520:	46b4      	mov	ip, r6
 8002522:	001e      	movs	r6, r3
 8002524:	436e      	muls	r6, r5
 8002526:	9600      	str	r6, [sp, #0]
 8002528:	0016      	movs	r6, r2
 800252a:	0007      	movs	r7, r0
 800252c:	435e      	muls	r6, r3
 800252e:	4661      	mov	r1, ip
 8002530:	46b0      	mov	r8, r6
 8002532:	436f      	muls	r7, r5
 8002534:	0c0e      	lsrs	r6, r1, #16
 8002536:	44b8      	add	r8, r7
 8002538:	4446      	add	r6, r8
 800253a:	42b7      	cmp	r7, r6
 800253c:	d905      	bls.n	800254a <__aeabi_dmul+0x1fe>
 800253e:	2180      	movs	r1, #128	@ 0x80
 8002540:	0249      	lsls	r1, r1, #9
 8002542:	4688      	mov	r8, r1
 8002544:	9f00      	ldr	r7, [sp, #0]
 8002546:	4447      	add	r7, r8
 8002548:	9700      	str	r7, [sp, #0]
 800254a:	4661      	mov	r1, ip
 800254c:	0409      	lsls	r1, r1, #16
 800254e:	0c09      	lsrs	r1, r1, #16
 8002550:	0c37      	lsrs	r7, r6, #16
 8002552:	0436      	lsls	r6, r6, #16
 8002554:	468c      	mov	ip, r1
 8002556:	0031      	movs	r1, r6
 8002558:	4461      	add	r1, ip
 800255a:	9101      	str	r1, [sp, #4]
 800255c:	0011      	movs	r1, r2
 800255e:	0c26      	lsrs	r6, r4, #16
 8002560:	0424      	lsls	r4, r4, #16
 8002562:	0c24      	lsrs	r4, r4, #16
 8002564:	4361      	muls	r1, r4
 8002566:	468c      	mov	ip, r1
 8002568:	0021      	movs	r1, r4
 800256a:	4369      	muls	r1, r5
 800256c:	4689      	mov	r9, r1
 800256e:	4661      	mov	r1, ip
 8002570:	0c09      	lsrs	r1, r1, #16
 8002572:	4688      	mov	r8, r1
 8002574:	4372      	muls	r2, r6
 8002576:	444a      	add	r2, r9
 8002578:	4442      	add	r2, r8
 800257a:	4375      	muls	r5, r6
 800257c:	4591      	cmp	r9, r2
 800257e:	d903      	bls.n	8002588 <__aeabi_dmul+0x23c>
 8002580:	2180      	movs	r1, #128	@ 0x80
 8002582:	0249      	lsls	r1, r1, #9
 8002584:	4688      	mov	r8, r1
 8002586:	4445      	add	r5, r8
 8002588:	0c11      	lsrs	r1, r2, #16
 800258a:	4688      	mov	r8, r1
 800258c:	4661      	mov	r1, ip
 800258e:	0409      	lsls	r1, r1, #16
 8002590:	0c09      	lsrs	r1, r1, #16
 8002592:	468c      	mov	ip, r1
 8002594:	0412      	lsls	r2, r2, #16
 8002596:	4462      	add	r2, ip
 8002598:	18b9      	adds	r1, r7, r2
 800259a:	9102      	str	r1, [sp, #8]
 800259c:	4651      	mov	r1, sl
 800259e:	0c09      	lsrs	r1, r1, #16
 80025a0:	468c      	mov	ip, r1
 80025a2:	4651      	mov	r1, sl
 80025a4:	040f      	lsls	r7, r1, #16
 80025a6:	0c3f      	lsrs	r7, r7, #16
 80025a8:	0039      	movs	r1, r7
 80025aa:	4341      	muls	r1, r0
 80025ac:	4445      	add	r5, r8
 80025ae:	4688      	mov	r8, r1
 80025b0:	4661      	mov	r1, ip
 80025b2:	4341      	muls	r1, r0
 80025b4:	468a      	mov	sl, r1
 80025b6:	4641      	mov	r1, r8
 80025b8:	4660      	mov	r0, ip
 80025ba:	0c09      	lsrs	r1, r1, #16
 80025bc:	4689      	mov	r9, r1
 80025be:	4358      	muls	r0, r3
 80025c0:	437b      	muls	r3, r7
 80025c2:	4453      	add	r3, sl
 80025c4:	444b      	add	r3, r9
 80025c6:	459a      	cmp	sl, r3
 80025c8:	d903      	bls.n	80025d2 <__aeabi_dmul+0x286>
 80025ca:	2180      	movs	r1, #128	@ 0x80
 80025cc:	0249      	lsls	r1, r1, #9
 80025ce:	4689      	mov	r9, r1
 80025d0:	4448      	add	r0, r9
 80025d2:	0c19      	lsrs	r1, r3, #16
 80025d4:	4689      	mov	r9, r1
 80025d6:	4641      	mov	r1, r8
 80025d8:	0409      	lsls	r1, r1, #16
 80025da:	0c09      	lsrs	r1, r1, #16
 80025dc:	4688      	mov	r8, r1
 80025de:	0039      	movs	r1, r7
 80025e0:	4361      	muls	r1, r4
 80025e2:	041b      	lsls	r3, r3, #16
 80025e4:	4443      	add	r3, r8
 80025e6:	4688      	mov	r8, r1
 80025e8:	4661      	mov	r1, ip
 80025ea:	434c      	muls	r4, r1
 80025ec:	4371      	muls	r1, r6
 80025ee:	468c      	mov	ip, r1
 80025f0:	4641      	mov	r1, r8
 80025f2:	4377      	muls	r7, r6
 80025f4:	0c0e      	lsrs	r6, r1, #16
 80025f6:	193f      	adds	r7, r7, r4
 80025f8:	19f6      	adds	r6, r6, r7
 80025fa:	4448      	add	r0, r9
 80025fc:	42b4      	cmp	r4, r6
 80025fe:	d903      	bls.n	8002608 <__aeabi_dmul+0x2bc>
 8002600:	2180      	movs	r1, #128	@ 0x80
 8002602:	0249      	lsls	r1, r1, #9
 8002604:	4689      	mov	r9, r1
 8002606:	44cc      	add	ip, r9
 8002608:	9902      	ldr	r1, [sp, #8]
 800260a:	9f00      	ldr	r7, [sp, #0]
 800260c:	4689      	mov	r9, r1
 800260e:	0431      	lsls	r1, r6, #16
 8002610:	444f      	add	r7, r9
 8002612:	4689      	mov	r9, r1
 8002614:	4641      	mov	r1, r8
 8002616:	4297      	cmp	r7, r2
 8002618:	4192      	sbcs	r2, r2
 800261a:	040c      	lsls	r4, r1, #16
 800261c:	0c24      	lsrs	r4, r4, #16
 800261e:	444c      	add	r4, r9
 8002620:	18ff      	adds	r7, r7, r3
 8002622:	4252      	negs	r2, r2
 8002624:	1964      	adds	r4, r4, r5
 8002626:	18a1      	adds	r1, r4, r2
 8002628:	429f      	cmp	r7, r3
 800262a:	419b      	sbcs	r3, r3
 800262c:	4688      	mov	r8, r1
 800262e:	4682      	mov	sl, r0
 8002630:	425b      	negs	r3, r3
 8002632:	4699      	mov	r9, r3
 8002634:	4590      	cmp	r8, r2
 8002636:	4192      	sbcs	r2, r2
 8002638:	42ac      	cmp	r4, r5
 800263a:	41a4      	sbcs	r4, r4
 800263c:	44c2      	add	sl, r8
 800263e:	44d1      	add	r9, sl
 8002640:	4252      	negs	r2, r2
 8002642:	4264      	negs	r4, r4
 8002644:	4314      	orrs	r4, r2
 8002646:	4599      	cmp	r9, r3
 8002648:	419b      	sbcs	r3, r3
 800264a:	4582      	cmp	sl, r0
 800264c:	4192      	sbcs	r2, r2
 800264e:	425b      	negs	r3, r3
 8002650:	4252      	negs	r2, r2
 8002652:	4313      	orrs	r3, r2
 8002654:	464a      	mov	r2, r9
 8002656:	0c36      	lsrs	r6, r6, #16
 8002658:	19a4      	adds	r4, r4, r6
 800265a:	18e3      	adds	r3, r4, r3
 800265c:	4463      	add	r3, ip
 800265e:	025b      	lsls	r3, r3, #9
 8002660:	0dd2      	lsrs	r2, r2, #23
 8002662:	431a      	orrs	r2, r3
 8002664:	9901      	ldr	r1, [sp, #4]
 8002666:	4692      	mov	sl, r2
 8002668:	027a      	lsls	r2, r7, #9
 800266a:	430a      	orrs	r2, r1
 800266c:	1e50      	subs	r0, r2, #1
 800266e:	4182      	sbcs	r2, r0
 8002670:	0dff      	lsrs	r7, r7, #23
 8002672:	4317      	orrs	r7, r2
 8002674:	464a      	mov	r2, r9
 8002676:	0252      	lsls	r2, r2, #9
 8002678:	4317      	orrs	r7, r2
 800267a:	46b8      	mov	r8, r7
 800267c:	01db      	lsls	r3, r3, #7
 800267e:	d500      	bpl.n	8002682 <__aeabi_dmul+0x336>
 8002680:	e6ed      	b.n	800245e <__aeabi_dmul+0x112>
 8002682:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <__aeabi_dmul+0x36c>)
 8002684:	9a03      	ldr	r2, [sp, #12]
 8002686:	445b      	add	r3, fp
 8002688:	4691      	mov	r9, r2
 800268a:	2b00      	cmp	r3, #0
 800268c:	dc00      	bgt.n	8002690 <__aeabi_dmul+0x344>
 800268e:	e0ac      	b.n	80027ea <__aeabi_dmul+0x49e>
 8002690:	003a      	movs	r2, r7
 8002692:	0752      	lsls	r2, r2, #29
 8002694:	d100      	bne.n	8002698 <__aeabi_dmul+0x34c>
 8002696:	e710      	b.n	80024ba <__aeabi_dmul+0x16e>
 8002698:	220f      	movs	r2, #15
 800269a:	4658      	mov	r0, fp
 800269c:	403a      	ands	r2, r7
 800269e:	2a04      	cmp	r2, #4
 80026a0:	d000      	beq.n	80026a4 <__aeabi_dmul+0x358>
 80026a2:	e6f9      	b.n	8002498 <__aeabi_dmul+0x14c>
 80026a4:	e709      	b.n	80024ba <__aeabi_dmul+0x16e>
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	000007ff 	.word	0x000007ff
 80026ac:	fffffc01 	.word	0xfffffc01
 80026b0:	feffffff 	.word	0xfeffffff
 80026b4:	000007fe 	.word	0x000007fe
 80026b8:	000003ff 	.word	0x000003ff
 80026bc:	0022      	movs	r2, r4
 80026be:	4332      	orrs	r2, r6
 80026c0:	d06f      	beq.n	80027a2 <__aeabi_dmul+0x456>
 80026c2:	2c00      	cmp	r4, #0
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dmul+0x37c>
 80026c6:	e0c2      	b.n	800284e <__aeabi_dmul+0x502>
 80026c8:	0020      	movs	r0, r4
 80026ca:	f000 fe27 	bl	800331c <__clzsi2>
 80026ce:	0002      	movs	r2, r0
 80026d0:	0003      	movs	r3, r0
 80026d2:	3a0b      	subs	r2, #11
 80026d4:	201d      	movs	r0, #29
 80026d6:	1a82      	subs	r2, r0, r2
 80026d8:	0030      	movs	r0, r6
 80026da:	0019      	movs	r1, r3
 80026dc:	40d0      	lsrs	r0, r2
 80026de:	3908      	subs	r1, #8
 80026e0:	408c      	lsls	r4, r1
 80026e2:	0002      	movs	r2, r0
 80026e4:	4322      	orrs	r2, r4
 80026e6:	0034      	movs	r4, r6
 80026e8:	408c      	lsls	r4, r1
 80026ea:	4659      	mov	r1, fp
 80026ec:	1acb      	subs	r3, r1, r3
 80026ee:	4986      	ldr	r1, [pc, #536]	@ (8002908 <__aeabi_dmul+0x5bc>)
 80026f0:	468b      	mov	fp, r1
 80026f2:	449b      	add	fp, r3
 80026f4:	2d0a      	cmp	r5, #10
 80026f6:	dd00      	ble.n	80026fa <__aeabi_dmul+0x3ae>
 80026f8:	e6a4      	b.n	8002444 <__aeabi_dmul+0xf8>
 80026fa:	4649      	mov	r1, r9
 80026fc:	9b00      	ldr	r3, [sp, #0]
 80026fe:	9401      	str	r4, [sp, #4]
 8002700:	4059      	eors	r1, r3
 8002702:	b2cb      	uxtb	r3, r1
 8002704:	0014      	movs	r4, r2
 8002706:	2000      	movs	r0, #0
 8002708:	9303      	str	r3, [sp, #12]
 800270a:	2d02      	cmp	r5, #2
 800270c:	dd00      	ble.n	8002710 <__aeabi_dmul+0x3c4>
 800270e:	e667      	b.n	80023e0 <__aeabi_dmul+0x94>
 8002710:	e6fb      	b.n	800250a <__aeabi_dmul+0x1be>
 8002712:	4653      	mov	r3, sl
 8002714:	4303      	orrs	r3, r0
 8002716:	4698      	mov	r8, r3
 8002718:	d03c      	beq.n	8002794 <__aeabi_dmul+0x448>
 800271a:	4653      	mov	r3, sl
 800271c:	2b00      	cmp	r3, #0
 800271e:	d100      	bne.n	8002722 <__aeabi_dmul+0x3d6>
 8002720:	e0a3      	b.n	800286a <__aeabi_dmul+0x51e>
 8002722:	4650      	mov	r0, sl
 8002724:	f000 fdfa 	bl	800331c <__clzsi2>
 8002728:	230b      	movs	r3, #11
 800272a:	425b      	negs	r3, r3
 800272c:	469c      	mov	ip, r3
 800272e:	0002      	movs	r2, r0
 8002730:	4484      	add	ip, r0
 8002732:	0011      	movs	r1, r2
 8002734:	4650      	mov	r0, sl
 8002736:	3908      	subs	r1, #8
 8002738:	4088      	lsls	r0, r1
 800273a:	231d      	movs	r3, #29
 800273c:	4680      	mov	r8, r0
 800273e:	4660      	mov	r0, ip
 8002740:	1a1b      	subs	r3, r3, r0
 8002742:	0020      	movs	r0, r4
 8002744:	40d8      	lsrs	r0, r3
 8002746:	0003      	movs	r3, r0
 8002748:	4640      	mov	r0, r8
 800274a:	4303      	orrs	r3, r0
 800274c:	469a      	mov	sl, r3
 800274e:	0023      	movs	r3, r4
 8002750:	408b      	lsls	r3, r1
 8002752:	4698      	mov	r8, r3
 8002754:	4b6c      	ldr	r3, [pc, #432]	@ (8002908 <__aeabi_dmul+0x5bc>)
 8002756:	2500      	movs	r5, #0
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	469b      	mov	fp, r3
 800275c:	2300      	movs	r3, #0
 800275e:	9302      	str	r3, [sp, #8]
 8002760:	e61a      	b.n	8002398 <__aeabi_dmul+0x4c>
 8002762:	2d0f      	cmp	r5, #15
 8002764:	d000      	beq.n	8002768 <__aeabi_dmul+0x41c>
 8002766:	e0c9      	b.n	80028fc <__aeabi_dmul+0x5b0>
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	4652      	mov	r2, sl
 800276c:	031b      	lsls	r3, r3, #12
 800276e:	421a      	tst	r2, r3
 8002770:	d002      	beq.n	8002778 <__aeabi_dmul+0x42c>
 8002772:	421c      	tst	r4, r3
 8002774:	d100      	bne.n	8002778 <__aeabi_dmul+0x42c>
 8002776:	e092      	b.n	800289e <__aeabi_dmul+0x552>
 8002778:	2480      	movs	r4, #128	@ 0x80
 800277a:	4653      	mov	r3, sl
 800277c:	0324      	lsls	r4, r4, #12
 800277e:	431c      	orrs	r4, r3
 8002780:	0324      	lsls	r4, r4, #12
 8002782:	4642      	mov	r2, r8
 8002784:	0b24      	lsrs	r4, r4, #12
 8002786:	e63e      	b.n	8002406 <__aeabi_dmul+0xba>
 8002788:	469b      	mov	fp, r3
 800278a:	2303      	movs	r3, #3
 800278c:	4680      	mov	r8, r0
 800278e:	250c      	movs	r5, #12
 8002790:	9302      	str	r3, [sp, #8]
 8002792:	e601      	b.n	8002398 <__aeabi_dmul+0x4c>
 8002794:	2300      	movs	r3, #0
 8002796:	469a      	mov	sl, r3
 8002798:	469b      	mov	fp, r3
 800279a:	3301      	adds	r3, #1
 800279c:	2504      	movs	r5, #4
 800279e:	9302      	str	r3, [sp, #8]
 80027a0:	e5fa      	b.n	8002398 <__aeabi_dmul+0x4c>
 80027a2:	2101      	movs	r1, #1
 80027a4:	430d      	orrs	r5, r1
 80027a6:	2d0a      	cmp	r5, #10
 80027a8:	dd00      	ble.n	80027ac <__aeabi_dmul+0x460>
 80027aa:	e64b      	b.n	8002444 <__aeabi_dmul+0xf8>
 80027ac:	4649      	mov	r1, r9
 80027ae:	9800      	ldr	r0, [sp, #0]
 80027b0:	4041      	eors	r1, r0
 80027b2:	b2c9      	uxtb	r1, r1
 80027b4:	9103      	str	r1, [sp, #12]
 80027b6:	2d02      	cmp	r5, #2
 80027b8:	dc00      	bgt.n	80027bc <__aeabi_dmul+0x470>
 80027ba:	e096      	b.n	80028ea <__aeabi_dmul+0x59e>
 80027bc:	2300      	movs	r3, #0
 80027be:	2400      	movs	r4, #0
 80027c0:	2001      	movs	r0, #1
 80027c2:	9301      	str	r3, [sp, #4]
 80027c4:	e60c      	b.n	80023e0 <__aeabi_dmul+0x94>
 80027c6:	4649      	mov	r1, r9
 80027c8:	2302      	movs	r3, #2
 80027ca:	9a00      	ldr	r2, [sp, #0]
 80027cc:	432b      	orrs	r3, r5
 80027ce:	4051      	eors	r1, r2
 80027d0:	b2ca      	uxtb	r2, r1
 80027d2:	9203      	str	r2, [sp, #12]
 80027d4:	2b0a      	cmp	r3, #10
 80027d6:	dd00      	ble.n	80027da <__aeabi_dmul+0x48e>
 80027d8:	e634      	b.n	8002444 <__aeabi_dmul+0xf8>
 80027da:	2d00      	cmp	r5, #0
 80027dc:	d157      	bne.n	800288e <__aeabi_dmul+0x542>
 80027de:	9b03      	ldr	r3, [sp, #12]
 80027e0:	4699      	mov	r9, r3
 80027e2:	2400      	movs	r4, #0
 80027e4:	2200      	movs	r2, #0
 80027e6:	4b49      	ldr	r3, [pc, #292]	@ (800290c <__aeabi_dmul+0x5c0>)
 80027e8:	e60e      	b.n	8002408 <__aeabi_dmul+0xbc>
 80027ea:	4658      	mov	r0, fp
 80027ec:	2101      	movs	r1, #1
 80027ee:	1ac9      	subs	r1, r1, r3
 80027f0:	2938      	cmp	r1, #56	@ 0x38
 80027f2:	dd00      	ble.n	80027f6 <__aeabi_dmul+0x4aa>
 80027f4:	e62f      	b.n	8002456 <__aeabi_dmul+0x10a>
 80027f6:	291f      	cmp	r1, #31
 80027f8:	dd56      	ble.n	80028a8 <__aeabi_dmul+0x55c>
 80027fa:	221f      	movs	r2, #31
 80027fc:	4654      	mov	r4, sl
 80027fe:	4252      	negs	r2, r2
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	40dc      	lsrs	r4, r3
 8002804:	2920      	cmp	r1, #32
 8002806:	d007      	beq.n	8002818 <__aeabi_dmul+0x4cc>
 8002808:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <__aeabi_dmul+0x5c4>)
 800280a:	4642      	mov	r2, r8
 800280c:	469c      	mov	ip, r3
 800280e:	4653      	mov	r3, sl
 8002810:	4460      	add	r0, ip
 8002812:	4083      	lsls	r3, r0
 8002814:	431a      	orrs	r2, r3
 8002816:	4690      	mov	r8, r2
 8002818:	4642      	mov	r2, r8
 800281a:	2107      	movs	r1, #7
 800281c:	1e53      	subs	r3, r2, #1
 800281e:	419a      	sbcs	r2, r3
 8002820:	000b      	movs	r3, r1
 8002822:	4322      	orrs	r2, r4
 8002824:	4013      	ands	r3, r2
 8002826:	2400      	movs	r4, #0
 8002828:	4211      	tst	r1, r2
 800282a:	d009      	beq.n	8002840 <__aeabi_dmul+0x4f4>
 800282c:	230f      	movs	r3, #15
 800282e:	4013      	ands	r3, r2
 8002830:	2b04      	cmp	r3, #4
 8002832:	d05d      	beq.n	80028f0 <__aeabi_dmul+0x5a4>
 8002834:	1d11      	adds	r1, r2, #4
 8002836:	4291      	cmp	r1, r2
 8002838:	419b      	sbcs	r3, r3
 800283a:	000a      	movs	r2, r1
 800283c:	425b      	negs	r3, r3
 800283e:	075b      	lsls	r3, r3, #29
 8002840:	08d2      	lsrs	r2, r2, #3
 8002842:	431a      	orrs	r2, r3
 8002844:	2300      	movs	r3, #0
 8002846:	e5df      	b.n	8002408 <__aeabi_dmul+0xbc>
 8002848:	9b03      	ldr	r3, [sp, #12]
 800284a:	4699      	mov	r9, r3
 800284c:	e5fa      	b.n	8002444 <__aeabi_dmul+0xf8>
 800284e:	9801      	ldr	r0, [sp, #4]
 8002850:	f000 fd64 	bl	800331c <__clzsi2>
 8002854:	0002      	movs	r2, r0
 8002856:	0003      	movs	r3, r0
 8002858:	3215      	adds	r2, #21
 800285a:	3320      	adds	r3, #32
 800285c:	2a1c      	cmp	r2, #28
 800285e:	dc00      	bgt.n	8002862 <__aeabi_dmul+0x516>
 8002860:	e738      	b.n	80026d4 <__aeabi_dmul+0x388>
 8002862:	9a01      	ldr	r2, [sp, #4]
 8002864:	3808      	subs	r0, #8
 8002866:	4082      	lsls	r2, r0
 8002868:	e73f      	b.n	80026ea <__aeabi_dmul+0x39e>
 800286a:	f000 fd57 	bl	800331c <__clzsi2>
 800286e:	2315      	movs	r3, #21
 8002870:	469c      	mov	ip, r3
 8002872:	4484      	add	ip, r0
 8002874:	0002      	movs	r2, r0
 8002876:	4663      	mov	r3, ip
 8002878:	3220      	adds	r2, #32
 800287a:	2b1c      	cmp	r3, #28
 800287c:	dc00      	bgt.n	8002880 <__aeabi_dmul+0x534>
 800287e:	e758      	b.n	8002732 <__aeabi_dmul+0x3e6>
 8002880:	2300      	movs	r3, #0
 8002882:	4698      	mov	r8, r3
 8002884:	0023      	movs	r3, r4
 8002886:	3808      	subs	r0, #8
 8002888:	4083      	lsls	r3, r0
 800288a:	469a      	mov	sl, r3
 800288c:	e762      	b.n	8002754 <__aeabi_dmul+0x408>
 800288e:	001d      	movs	r5, r3
 8002890:	2300      	movs	r3, #0
 8002892:	2400      	movs	r4, #0
 8002894:	2002      	movs	r0, #2
 8002896:	9301      	str	r3, [sp, #4]
 8002898:	e5a2      	b.n	80023e0 <__aeabi_dmul+0x94>
 800289a:	9002      	str	r0, [sp, #8]
 800289c:	e632      	b.n	8002504 <__aeabi_dmul+0x1b8>
 800289e:	431c      	orrs	r4, r3
 80028a0:	9b00      	ldr	r3, [sp, #0]
 80028a2:	9a01      	ldr	r2, [sp, #4]
 80028a4:	4699      	mov	r9, r3
 80028a6:	e5ae      	b.n	8002406 <__aeabi_dmul+0xba>
 80028a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <__aeabi_dmul+0x5c8>)
 80028aa:	4652      	mov	r2, sl
 80028ac:	18c3      	adds	r3, r0, r3
 80028ae:	4640      	mov	r0, r8
 80028b0:	409a      	lsls	r2, r3
 80028b2:	40c8      	lsrs	r0, r1
 80028b4:	4302      	orrs	r2, r0
 80028b6:	4640      	mov	r0, r8
 80028b8:	4098      	lsls	r0, r3
 80028ba:	0003      	movs	r3, r0
 80028bc:	1e58      	subs	r0, r3, #1
 80028be:	4183      	sbcs	r3, r0
 80028c0:	4654      	mov	r4, sl
 80028c2:	431a      	orrs	r2, r3
 80028c4:	40cc      	lsrs	r4, r1
 80028c6:	0753      	lsls	r3, r2, #29
 80028c8:	d009      	beq.n	80028de <__aeabi_dmul+0x592>
 80028ca:	230f      	movs	r3, #15
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d005      	beq.n	80028de <__aeabi_dmul+0x592>
 80028d2:	1d13      	adds	r3, r2, #4
 80028d4:	4293      	cmp	r3, r2
 80028d6:	4192      	sbcs	r2, r2
 80028d8:	4252      	negs	r2, r2
 80028da:	18a4      	adds	r4, r4, r2
 80028dc:	001a      	movs	r2, r3
 80028de:	0223      	lsls	r3, r4, #8
 80028e0:	d508      	bpl.n	80028f4 <__aeabi_dmul+0x5a8>
 80028e2:	2301      	movs	r3, #1
 80028e4:	2400      	movs	r4, #0
 80028e6:	2200      	movs	r2, #0
 80028e8:	e58e      	b.n	8002408 <__aeabi_dmul+0xbc>
 80028ea:	4689      	mov	r9, r1
 80028ec:	2400      	movs	r4, #0
 80028ee:	e58b      	b.n	8002408 <__aeabi_dmul+0xbc>
 80028f0:	2300      	movs	r3, #0
 80028f2:	e7a5      	b.n	8002840 <__aeabi_dmul+0x4f4>
 80028f4:	0763      	lsls	r3, r4, #29
 80028f6:	0264      	lsls	r4, r4, #9
 80028f8:	0b24      	lsrs	r4, r4, #12
 80028fa:	e7a1      	b.n	8002840 <__aeabi_dmul+0x4f4>
 80028fc:	9b00      	ldr	r3, [sp, #0]
 80028fe:	46a2      	mov	sl, r4
 8002900:	4699      	mov	r9, r3
 8002902:	9b01      	ldr	r3, [sp, #4]
 8002904:	4698      	mov	r8, r3
 8002906:	e737      	b.n	8002778 <__aeabi_dmul+0x42c>
 8002908:	fffffc0d 	.word	0xfffffc0d
 800290c:	000007ff 	.word	0x000007ff
 8002910:	0000043e 	.word	0x0000043e
 8002914:	0000041e 	.word	0x0000041e

08002918 <__aeabi_dsub>:
 8002918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800291a:	4657      	mov	r7, sl
 800291c:	464e      	mov	r6, r9
 800291e:	4645      	mov	r5, r8
 8002920:	46de      	mov	lr, fp
 8002922:	b5e0      	push	{r5, r6, r7, lr}
 8002924:	b083      	sub	sp, #12
 8002926:	9000      	str	r0, [sp, #0]
 8002928:	9101      	str	r1, [sp, #4]
 800292a:	030c      	lsls	r4, r1, #12
 800292c:	004d      	lsls	r5, r1, #1
 800292e:	0fce      	lsrs	r6, r1, #31
 8002930:	0a61      	lsrs	r1, r4, #9
 8002932:	9c00      	ldr	r4, [sp, #0]
 8002934:	005f      	lsls	r7, r3, #1
 8002936:	0f64      	lsrs	r4, r4, #29
 8002938:	430c      	orrs	r4, r1
 800293a:	9900      	ldr	r1, [sp, #0]
 800293c:	9200      	str	r2, [sp, #0]
 800293e:	9301      	str	r3, [sp, #4]
 8002940:	00c8      	lsls	r0, r1, #3
 8002942:	0319      	lsls	r1, r3, #12
 8002944:	0d7b      	lsrs	r3, r7, #21
 8002946:	4699      	mov	r9, r3
 8002948:	9b01      	ldr	r3, [sp, #4]
 800294a:	4fcc      	ldr	r7, [pc, #816]	@ (8002c7c <__aeabi_dsub+0x364>)
 800294c:	0fdb      	lsrs	r3, r3, #31
 800294e:	469c      	mov	ip, r3
 8002950:	0a4b      	lsrs	r3, r1, #9
 8002952:	9900      	ldr	r1, [sp, #0]
 8002954:	4680      	mov	r8, r0
 8002956:	0f49      	lsrs	r1, r1, #29
 8002958:	4319      	orrs	r1, r3
 800295a:	9b00      	ldr	r3, [sp, #0]
 800295c:	468b      	mov	fp, r1
 800295e:	00da      	lsls	r2, r3, #3
 8002960:	4692      	mov	sl, r2
 8002962:	0d6d      	lsrs	r5, r5, #21
 8002964:	45b9      	cmp	r9, r7
 8002966:	d100      	bne.n	800296a <__aeabi_dsub+0x52>
 8002968:	e0bf      	b.n	8002aea <__aeabi_dsub+0x1d2>
 800296a:	2301      	movs	r3, #1
 800296c:	4661      	mov	r1, ip
 800296e:	4059      	eors	r1, r3
 8002970:	464b      	mov	r3, r9
 8002972:	468c      	mov	ip, r1
 8002974:	1aeb      	subs	r3, r5, r3
 8002976:	428e      	cmp	r6, r1
 8002978:	d075      	beq.n	8002a66 <__aeabi_dsub+0x14e>
 800297a:	2b00      	cmp	r3, #0
 800297c:	dc00      	bgt.n	8002980 <__aeabi_dsub+0x68>
 800297e:	e2a3      	b.n	8002ec8 <__aeabi_dsub+0x5b0>
 8002980:	4649      	mov	r1, r9
 8002982:	2900      	cmp	r1, #0
 8002984:	d100      	bne.n	8002988 <__aeabi_dsub+0x70>
 8002986:	e0ce      	b.n	8002b26 <__aeabi_dsub+0x20e>
 8002988:	42bd      	cmp	r5, r7
 800298a:	d100      	bne.n	800298e <__aeabi_dsub+0x76>
 800298c:	e200      	b.n	8002d90 <__aeabi_dsub+0x478>
 800298e:	2701      	movs	r7, #1
 8002990:	2b38      	cmp	r3, #56	@ 0x38
 8002992:	dc19      	bgt.n	80029c8 <__aeabi_dsub+0xb0>
 8002994:	2780      	movs	r7, #128	@ 0x80
 8002996:	4659      	mov	r1, fp
 8002998:	043f      	lsls	r7, r7, #16
 800299a:	4339      	orrs	r1, r7
 800299c:	468b      	mov	fp, r1
 800299e:	2b1f      	cmp	r3, #31
 80029a0:	dd00      	ble.n	80029a4 <__aeabi_dsub+0x8c>
 80029a2:	e1fa      	b.n	8002d9a <__aeabi_dsub+0x482>
 80029a4:	2720      	movs	r7, #32
 80029a6:	1af9      	subs	r1, r7, r3
 80029a8:	468c      	mov	ip, r1
 80029aa:	4659      	mov	r1, fp
 80029ac:	4667      	mov	r7, ip
 80029ae:	40b9      	lsls	r1, r7
 80029b0:	000f      	movs	r7, r1
 80029b2:	0011      	movs	r1, r2
 80029b4:	40d9      	lsrs	r1, r3
 80029b6:	430f      	orrs	r7, r1
 80029b8:	4661      	mov	r1, ip
 80029ba:	408a      	lsls	r2, r1
 80029bc:	1e51      	subs	r1, r2, #1
 80029be:	418a      	sbcs	r2, r1
 80029c0:	4659      	mov	r1, fp
 80029c2:	40d9      	lsrs	r1, r3
 80029c4:	4317      	orrs	r7, r2
 80029c6:	1a64      	subs	r4, r4, r1
 80029c8:	1bc7      	subs	r7, r0, r7
 80029ca:	42b8      	cmp	r0, r7
 80029cc:	4180      	sbcs	r0, r0
 80029ce:	4240      	negs	r0, r0
 80029d0:	1a24      	subs	r4, r4, r0
 80029d2:	0223      	lsls	r3, r4, #8
 80029d4:	d400      	bmi.n	80029d8 <__aeabi_dsub+0xc0>
 80029d6:	e140      	b.n	8002c5a <__aeabi_dsub+0x342>
 80029d8:	0264      	lsls	r4, r4, #9
 80029da:	0a64      	lsrs	r4, r4, #9
 80029dc:	2c00      	cmp	r4, #0
 80029de:	d100      	bne.n	80029e2 <__aeabi_dsub+0xca>
 80029e0:	e154      	b.n	8002c8c <__aeabi_dsub+0x374>
 80029e2:	0020      	movs	r0, r4
 80029e4:	f000 fc9a 	bl	800331c <__clzsi2>
 80029e8:	0003      	movs	r3, r0
 80029ea:	3b08      	subs	r3, #8
 80029ec:	2120      	movs	r1, #32
 80029ee:	0038      	movs	r0, r7
 80029f0:	1aca      	subs	r2, r1, r3
 80029f2:	40d0      	lsrs	r0, r2
 80029f4:	409c      	lsls	r4, r3
 80029f6:	0002      	movs	r2, r0
 80029f8:	409f      	lsls	r7, r3
 80029fa:	4322      	orrs	r2, r4
 80029fc:	429d      	cmp	r5, r3
 80029fe:	dd00      	ble.n	8002a02 <__aeabi_dsub+0xea>
 8002a00:	e1a6      	b.n	8002d50 <__aeabi_dsub+0x438>
 8002a02:	1b58      	subs	r0, r3, r5
 8002a04:	3001      	adds	r0, #1
 8002a06:	1a09      	subs	r1, r1, r0
 8002a08:	003c      	movs	r4, r7
 8002a0a:	408f      	lsls	r7, r1
 8002a0c:	40c4      	lsrs	r4, r0
 8002a0e:	1e7b      	subs	r3, r7, #1
 8002a10:	419f      	sbcs	r7, r3
 8002a12:	0013      	movs	r3, r2
 8002a14:	408b      	lsls	r3, r1
 8002a16:	4327      	orrs	r7, r4
 8002a18:	431f      	orrs	r7, r3
 8002a1a:	40c2      	lsrs	r2, r0
 8002a1c:	003b      	movs	r3, r7
 8002a1e:	0014      	movs	r4, r2
 8002a20:	2500      	movs	r5, #0
 8002a22:	4313      	orrs	r3, r2
 8002a24:	d100      	bne.n	8002a28 <__aeabi_dsub+0x110>
 8002a26:	e1f7      	b.n	8002e18 <__aeabi_dsub+0x500>
 8002a28:	077b      	lsls	r3, r7, #29
 8002a2a:	d100      	bne.n	8002a2e <__aeabi_dsub+0x116>
 8002a2c:	e377      	b.n	800311e <__aeabi_dsub+0x806>
 8002a2e:	230f      	movs	r3, #15
 8002a30:	0038      	movs	r0, r7
 8002a32:	403b      	ands	r3, r7
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d004      	beq.n	8002a42 <__aeabi_dsub+0x12a>
 8002a38:	1d38      	adds	r0, r7, #4
 8002a3a:	42b8      	cmp	r0, r7
 8002a3c:	41bf      	sbcs	r7, r7
 8002a3e:	427f      	negs	r7, r7
 8002a40:	19e4      	adds	r4, r4, r7
 8002a42:	0223      	lsls	r3, r4, #8
 8002a44:	d400      	bmi.n	8002a48 <__aeabi_dsub+0x130>
 8002a46:	e368      	b.n	800311a <__aeabi_dsub+0x802>
 8002a48:	4b8c      	ldr	r3, [pc, #560]	@ (8002c7c <__aeabi_dsub+0x364>)
 8002a4a:	3501      	adds	r5, #1
 8002a4c:	429d      	cmp	r5, r3
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dsub+0x13a>
 8002a50:	e0f4      	b.n	8002c3c <__aeabi_dsub+0x324>
 8002a52:	4b8b      	ldr	r3, [pc, #556]	@ (8002c80 <__aeabi_dsub+0x368>)
 8002a54:	056d      	lsls	r5, r5, #21
 8002a56:	401c      	ands	r4, r3
 8002a58:	0d6d      	lsrs	r5, r5, #21
 8002a5a:	0767      	lsls	r7, r4, #29
 8002a5c:	08c0      	lsrs	r0, r0, #3
 8002a5e:	0264      	lsls	r4, r4, #9
 8002a60:	4307      	orrs	r7, r0
 8002a62:	0b24      	lsrs	r4, r4, #12
 8002a64:	e0ec      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	dc00      	bgt.n	8002a6c <__aeabi_dsub+0x154>
 8002a6a:	e329      	b.n	80030c0 <__aeabi_dsub+0x7a8>
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	2900      	cmp	r1, #0
 8002a70:	d000      	beq.n	8002a74 <__aeabi_dsub+0x15c>
 8002a72:	e0d6      	b.n	8002c22 <__aeabi_dsub+0x30a>
 8002a74:	4659      	mov	r1, fp
 8002a76:	4311      	orrs	r1, r2
 8002a78:	d100      	bne.n	8002a7c <__aeabi_dsub+0x164>
 8002a7a:	e12e      	b.n	8002cda <__aeabi_dsub+0x3c2>
 8002a7c:	1e59      	subs	r1, r3, #1
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d100      	bne.n	8002a84 <__aeabi_dsub+0x16c>
 8002a82:	e1e6      	b.n	8002e52 <__aeabi_dsub+0x53a>
 8002a84:	42bb      	cmp	r3, r7
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dsub+0x172>
 8002a88:	e182      	b.n	8002d90 <__aeabi_dsub+0x478>
 8002a8a:	2701      	movs	r7, #1
 8002a8c:	000b      	movs	r3, r1
 8002a8e:	2938      	cmp	r1, #56	@ 0x38
 8002a90:	dc14      	bgt.n	8002abc <__aeabi_dsub+0x1a4>
 8002a92:	2b1f      	cmp	r3, #31
 8002a94:	dd00      	ble.n	8002a98 <__aeabi_dsub+0x180>
 8002a96:	e23c      	b.n	8002f12 <__aeabi_dsub+0x5fa>
 8002a98:	2720      	movs	r7, #32
 8002a9a:	1af9      	subs	r1, r7, r3
 8002a9c:	468c      	mov	ip, r1
 8002a9e:	4659      	mov	r1, fp
 8002aa0:	4667      	mov	r7, ip
 8002aa2:	40b9      	lsls	r1, r7
 8002aa4:	000f      	movs	r7, r1
 8002aa6:	0011      	movs	r1, r2
 8002aa8:	40d9      	lsrs	r1, r3
 8002aaa:	430f      	orrs	r7, r1
 8002aac:	4661      	mov	r1, ip
 8002aae:	408a      	lsls	r2, r1
 8002ab0:	1e51      	subs	r1, r2, #1
 8002ab2:	418a      	sbcs	r2, r1
 8002ab4:	4659      	mov	r1, fp
 8002ab6:	40d9      	lsrs	r1, r3
 8002ab8:	4317      	orrs	r7, r2
 8002aba:	1864      	adds	r4, r4, r1
 8002abc:	183f      	adds	r7, r7, r0
 8002abe:	4287      	cmp	r7, r0
 8002ac0:	4180      	sbcs	r0, r0
 8002ac2:	4240      	negs	r0, r0
 8002ac4:	1824      	adds	r4, r4, r0
 8002ac6:	0223      	lsls	r3, r4, #8
 8002ac8:	d400      	bmi.n	8002acc <__aeabi_dsub+0x1b4>
 8002aca:	e0c6      	b.n	8002c5a <__aeabi_dsub+0x342>
 8002acc:	4b6b      	ldr	r3, [pc, #428]	@ (8002c7c <__aeabi_dsub+0x364>)
 8002ace:	3501      	adds	r5, #1
 8002ad0:	429d      	cmp	r5, r3
 8002ad2:	d100      	bne.n	8002ad6 <__aeabi_dsub+0x1be>
 8002ad4:	e0b2      	b.n	8002c3c <__aeabi_dsub+0x324>
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4b69      	ldr	r3, [pc, #420]	@ (8002c80 <__aeabi_dsub+0x368>)
 8002ada:	087a      	lsrs	r2, r7, #1
 8002adc:	401c      	ands	r4, r3
 8002ade:	4039      	ands	r1, r7
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	07e7      	lsls	r7, r4, #31
 8002ae4:	4317      	orrs	r7, r2
 8002ae6:	0864      	lsrs	r4, r4, #1
 8002ae8:	e79e      	b.n	8002a28 <__aeabi_dsub+0x110>
 8002aea:	4b66      	ldr	r3, [pc, #408]	@ (8002c84 <__aeabi_dsub+0x36c>)
 8002aec:	4311      	orrs	r1, r2
 8002aee:	468a      	mov	sl, r1
 8002af0:	18eb      	adds	r3, r5, r3
 8002af2:	2900      	cmp	r1, #0
 8002af4:	d028      	beq.n	8002b48 <__aeabi_dsub+0x230>
 8002af6:	4566      	cmp	r6, ip
 8002af8:	d02c      	beq.n	8002b54 <__aeabi_dsub+0x23c>
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d05b      	beq.n	8002bb6 <__aeabi_dsub+0x29e>
 8002afe:	2d00      	cmp	r5, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dsub+0x1ec>
 8002b02:	e12c      	b.n	8002d5e <__aeabi_dsub+0x446>
 8002b04:	465b      	mov	r3, fp
 8002b06:	4666      	mov	r6, ip
 8002b08:	075f      	lsls	r7, r3, #29
 8002b0a:	08d2      	lsrs	r2, r2, #3
 8002b0c:	4317      	orrs	r7, r2
 8002b0e:	08dd      	lsrs	r5, r3, #3
 8002b10:	003b      	movs	r3, r7
 8002b12:	432b      	orrs	r3, r5
 8002b14:	d100      	bne.n	8002b18 <__aeabi_dsub+0x200>
 8002b16:	e0e2      	b.n	8002cde <__aeabi_dsub+0x3c6>
 8002b18:	2480      	movs	r4, #128	@ 0x80
 8002b1a:	0324      	lsls	r4, r4, #12
 8002b1c:	432c      	orrs	r4, r5
 8002b1e:	0324      	lsls	r4, r4, #12
 8002b20:	4d56      	ldr	r5, [pc, #344]	@ (8002c7c <__aeabi_dsub+0x364>)
 8002b22:	0b24      	lsrs	r4, r4, #12
 8002b24:	e08c      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002b26:	4659      	mov	r1, fp
 8002b28:	4311      	orrs	r1, r2
 8002b2a:	d100      	bne.n	8002b2e <__aeabi_dsub+0x216>
 8002b2c:	e0d5      	b.n	8002cda <__aeabi_dsub+0x3c2>
 8002b2e:	1e59      	subs	r1, r3, #1
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d100      	bne.n	8002b36 <__aeabi_dsub+0x21e>
 8002b34:	e1b9      	b.n	8002eaa <__aeabi_dsub+0x592>
 8002b36:	42bb      	cmp	r3, r7
 8002b38:	d100      	bne.n	8002b3c <__aeabi_dsub+0x224>
 8002b3a:	e1b1      	b.n	8002ea0 <__aeabi_dsub+0x588>
 8002b3c:	2701      	movs	r7, #1
 8002b3e:	000b      	movs	r3, r1
 8002b40:	2938      	cmp	r1, #56	@ 0x38
 8002b42:	dd00      	ble.n	8002b46 <__aeabi_dsub+0x22e>
 8002b44:	e740      	b.n	80029c8 <__aeabi_dsub+0xb0>
 8002b46:	e72a      	b.n	800299e <__aeabi_dsub+0x86>
 8002b48:	4661      	mov	r1, ip
 8002b4a:	2701      	movs	r7, #1
 8002b4c:	4079      	eors	r1, r7
 8002b4e:	468c      	mov	ip, r1
 8002b50:	4566      	cmp	r6, ip
 8002b52:	d1d2      	bne.n	8002afa <__aeabi_dsub+0x1e2>
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d100      	bne.n	8002b5a <__aeabi_dsub+0x242>
 8002b58:	e0c5      	b.n	8002ce6 <__aeabi_dsub+0x3ce>
 8002b5a:	2d00      	cmp	r5, #0
 8002b5c:	d000      	beq.n	8002b60 <__aeabi_dsub+0x248>
 8002b5e:	e155      	b.n	8002e0c <__aeabi_dsub+0x4f4>
 8002b60:	464b      	mov	r3, r9
 8002b62:	0025      	movs	r5, r4
 8002b64:	4305      	orrs	r5, r0
 8002b66:	d100      	bne.n	8002b6a <__aeabi_dsub+0x252>
 8002b68:	e212      	b.n	8002f90 <__aeabi_dsub+0x678>
 8002b6a:	1e59      	subs	r1, r3, #1
 8002b6c:	468c      	mov	ip, r1
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d100      	bne.n	8002b74 <__aeabi_dsub+0x25c>
 8002b72:	e249      	b.n	8003008 <__aeabi_dsub+0x6f0>
 8002b74:	4d41      	ldr	r5, [pc, #260]	@ (8002c7c <__aeabi_dsub+0x364>)
 8002b76:	42ab      	cmp	r3, r5
 8002b78:	d100      	bne.n	8002b7c <__aeabi_dsub+0x264>
 8002b7a:	e28f      	b.n	800309c <__aeabi_dsub+0x784>
 8002b7c:	2701      	movs	r7, #1
 8002b7e:	2938      	cmp	r1, #56	@ 0x38
 8002b80:	dc11      	bgt.n	8002ba6 <__aeabi_dsub+0x28e>
 8002b82:	4663      	mov	r3, ip
 8002b84:	2b1f      	cmp	r3, #31
 8002b86:	dd00      	ble.n	8002b8a <__aeabi_dsub+0x272>
 8002b88:	e25b      	b.n	8003042 <__aeabi_dsub+0x72a>
 8002b8a:	4661      	mov	r1, ip
 8002b8c:	2320      	movs	r3, #32
 8002b8e:	0027      	movs	r7, r4
 8002b90:	1a5b      	subs	r3, r3, r1
 8002b92:	0005      	movs	r5, r0
 8002b94:	4098      	lsls	r0, r3
 8002b96:	409f      	lsls	r7, r3
 8002b98:	40cd      	lsrs	r5, r1
 8002b9a:	1e43      	subs	r3, r0, #1
 8002b9c:	4198      	sbcs	r0, r3
 8002b9e:	40cc      	lsrs	r4, r1
 8002ba0:	432f      	orrs	r7, r5
 8002ba2:	4307      	orrs	r7, r0
 8002ba4:	44a3      	add	fp, r4
 8002ba6:	18bf      	adds	r7, r7, r2
 8002ba8:	4297      	cmp	r7, r2
 8002baa:	4192      	sbcs	r2, r2
 8002bac:	4252      	negs	r2, r2
 8002bae:	445a      	add	r2, fp
 8002bb0:	0014      	movs	r4, r2
 8002bb2:	464d      	mov	r5, r9
 8002bb4:	e787      	b.n	8002ac6 <__aeabi_dsub+0x1ae>
 8002bb6:	4f34      	ldr	r7, [pc, #208]	@ (8002c88 <__aeabi_dsub+0x370>)
 8002bb8:	1c6b      	adds	r3, r5, #1
 8002bba:	423b      	tst	r3, r7
 8002bbc:	d000      	beq.n	8002bc0 <__aeabi_dsub+0x2a8>
 8002bbe:	e0b6      	b.n	8002d2e <__aeabi_dsub+0x416>
 8002bc0:	4659      	mov	r1, fp
 8002bc2:	0023      	movs	r3, r4
 8002bc4:	4311      	orrs	r1, r2
 8002bc6:	000f      	movs	r7, r1
 8002bc8:	4303      	orrs	r3, r0
 8002bca:	2d00      	cmp	r5, #0
 8002bcc:	d000      	beq.n	8002bd0 <__aeabi_dsub+0x2b8>
 8002bce:	e126      	b.n	8002e1e <__aeabi_dsub+0x506>
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d100      	bne.n	8002bd6 <__aeabi_dsub+0x2be>
 8002bd4:	e1c0      	b.n	8002f58 <__aeabi_dsub+0x640>
 8002bd6:	2900      	cmp	r1, #0
 8002bd8:	d100      	bne.n	8002bdc <__aeabi_dsub+0x2c4>
 8002bda:	e0a1      	b.n	8002d20 <__aeabi_dsub+0x408>
 8002bdc:	1a83      	subs	r3, r0, r2
 8002bde:	4698      	mov	r8, r3
 8002be0:	465b      	mov	r3, fp
 8002be2:	4540      	cmp	r0, r8
 8002be4:	41ad      	sbcs	r5, r5
 8002be6:	1ae3      	subs	r3, r4, r3
 8002be8:	426d      	negs	r5, r5
 8002bea:	1b5b      	subs	r3, r3, r5
 8002bec:	2580      	movs	r5, #128	@ 0x80
 8002bee:	042d      	lsls	r5, r5, #16
 8002bf0:	422b      	tst	r3, r5
 8002bf2:	d100      	bne.n	8002bf6 <__aeabi_dsub+0x2de>
 8002bf4:	e14b      	b.n	8002e8e <__aeabi_dsub+0x576>
 8002bf6:	465b      	mov	r3, fp
 8002bf8:	1a10      	subs	r0, r2, r0
 8002bfa:	4282      	cmp	r2, r0
 8002bfc:	4192      	sbcs	r2, r2
 8002bfe:	1b1c      	subs	r4, r3, r4
 8002c00:	0007      	movs	r7, r0
 8002c02:	2601      	movs	r6, #1
 8002c04:	4663      	mov	r3, ip
 8002c06:	4252      	negs	r2, r2
 8002c08:	1aa4      	subs	r4, r4, r2
 8002c0a:	4327      	orrs	r7, r4
 8002c0c:	401e      	ands	r6, r3
 8002c0e:	2f00      	cmp	r7, #0
 8002c10:	d100      	bne.n	8002c14 <__aeabi_dsub+0x2fc>
 8002c12:	e142      	b.n	8002e9a <__aeabi_dsub+0x582>
 8002c14:	422c      	tst	r4, r5
 8002c16:	d100      	bne.n	8002c1a <__aeabi_dsub+0x302>
 8002c18:	e26d      	b.n	80030f6 <__aeabi_dsub+0x7de>
 8002c1a:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <__aeabi_dsub+0x368>)
 8002c1c:	2501      	movs	r5, #1
 8002c1e:	401c      	ands	r4, r3
 8002c20:	e71b      	b.n	8002a5a <__aeabi_dsub+0x142>
 8002c22:	42bd      	cmp	r5, r7
 8002c24:	d100      	bne.n	8002c28 <__aeabi_dsub+0x310>
 8002c26:	e13b      	b.n	8002ea0 <__aeabi_dsub+0x588>
 8002c28:	2701      	movs	r7, #1
 8002c2a:	2b38      	cmp	r3, #56	@ 0x38
 8002c2c:	dd00      	ble.n	8002c30 <__aeabi_dsub+0x318>
 8002c2e:	e745      	b.n	8002abc <__aeabi_dsub+0x1a4>
 8002c30:	2780      	movs	r7, #128	@ 0x80
 8002c32:	4659      	mov	r1, fp
 8002c34:	043f      	lsls	r7, r7, #16
 8002c36:	4339      	orrs	r1, r7
 8002c38:	468b      	mov	fp, r1
 8002c3a:	e72a      	b.n	8002a92 <__aeabi_dsub+0x17a>
 8002c3c:	2400      	movs	r4, #0
 8002c3e:	2700      	movs	r7, #0
 8002c40:	052d      	lsls	r5, r5, #20
 8002c42:	4325      	orrs	r5, r4
 8002c44:	07f6      	lsls	r6, r6, #31
 8002c46:	4335      	orrs	r5, r6
 8002c48:	0038      	movs	r0, r7
 8002c4a:	0029      	movs	r1, r5
 8002c4c:	b003      	add	sp, #12
 8002c4e:	bcf0      	pop	{r4, r5, r6, r7}
 8002c50:	46bb      	mov	fp, r7
 8002c52:	46b2      	mov	sl, r6
 8002c54:	46a9      	mov	r9, r5
 8002c56:	46a0      	mov	r8, r4
 8002c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c5a:	077b      	lsls	r3, r7, #29
 8002c5c:	d004      	beq.n	8002c68 <__aeabi_dsub+0x350>
 8002c5e:	230f      	movs	r3, #15
 8002c60:	403b      	ands	r3, r7
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d000      	beq.n	8002c68 <__aeabi_dsub+0x350>
 8002c66:	e6e7      	b.n	8002a38 <__aeabi_dsub+0x120>
 8002c68:	002b      	movs	r3, r5
 8002c6a:	08f8      	lsrs	r0, r7, #3
 8002c6c:	4a03      	ldr	r2, [pc, #12]	@ (8002c7c <__aeabi_dsub+0x364>)
 8002c6e:	0767      	lsls	r7, r4, #29
 8002c70:	4307      	orrs	r7, r0
 8002c72:	08e5      	lsrs	r5, r4, #3
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d100      	bne.n	8002c7a <__aeabi_dsub+0x362>
 8002c78:	e74a      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002c7a:	e0a5      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8002c7c:	000007ff 	.word	0x000007ff
 8002c80:	ff7fffff 	.word	0xff7fffff
 8002c84:	fffff801 	.word	0xfffff801
 8002c88:	000007fe 	.word	0x000007fe
 8002c8c:	0038      	movs	r0, r7
 8002c8e:	f000 fb45 	bl	800331c <__clzsi2>
 8002c92:	0003      	movs	r3, r0
 8002c94:	3318      	adds	r3, #24
 8002c96:	2b1f      	cmp	r3, #31
 8002c98:	dc00      	bgt.n	8002c9c <__aeabi_dsub+0x384>
 8002c9a:	e6a7      	b.n	80029ec <__aeabi_dsub+0xd4>
 8002c9c:	003a      	movs	r2, r7
 8002c9e:	3808      	subs	r0, #8
 8002ca0:	4082      	lsls	r2, r0
 8002ca2:	429d      	cmp	r5, r3
 8002ca4:	dd00      	ble.n	8002ca8 <__aeabi_dsub+0x390>
 8002ca6:	e08a      	b.n	8002dbe <__aeabi_dsub+0x4a6>
 8002ca8:	1b5b      	subs	r3, r3, r5
 8002caa:	1c58      	adds	r0, r3, #1
 8002cac:	281f      	cmp	r0, #31
 8002cae:	dc00      	bgt.n	8002cb2 <__aeabi_dsub+0x39a>
 8002cb0:	e1d8      	b.n	8003064 <__aeabi_dsub+0x74c>
 8002cb2:	0017      	movs	r7, r2
 8002cb4:	3b1f      	subs	r3, #31
 8002cb6:	40df      	lsrs	r7, r3
 8002cb8:	2820      	cmp	r0, #32
 8002cba:	d005      	beq.n	8002cc8 <__aeabi_dsub+0x3b0>
 8002cbc:	2340      	movs	r3, #64	@ 0x40
 8002cbe:	1a1b      	subs	r3, r3, r0
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	1e53      	subs	r3, r2, #1
 8002cc4:	419a      	sbcs	r2, r3
 8002cc6:	4317      	orrs	r7, r2
 8002cc8:	2500      	movs	r5, #0
 8002cca:	2f00      	cmp	r7, #0
 8002ccc:	d100      	bne.n	8002cd0 <__aeabi_dsub+0x3b8>
 8002cce:	e0e5      	b.n	8002e9c <__aeabi_dsub+0x584>
 8002cd0:	077b      	lsls	r3, r7, #29
 8002cd2:	d000      	beq.n	8002cd6 <__aeabi_dsub+0x3be>
 8002cd4:	e6ab      	b.n	8002a2e <__aeabi_dsub+0x116>
 8002cd6:	002c      	movs	r4, r5
 8002cd8:	e7c6      	b.n	8002c68 <__aeabi_dsub+0x350>
 8002cda:	08c0      	lsrs	r0, r0, #3
 8002cdc:	e7c6      	b.n	8002c6c <__aeabi_dsub+0x354>
 8002cde:	2700      	movs	r7, #0
 8002ce0:	2400      	movs	r4, #0
 8002ce2:	4dd1      	ldr	r5, [pc, #836]	@ (8003028 <__aeabi_dsub+0x710>)
 8002ce4:	e7ac      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002ce6:	4fd1      	ldr	r7, [pc, #836]	@ (800302c <__aeabi_dsub+0x714>)
 8002ce8:	1c6b      	adds	r3, r5, #1
 8002cea:	423b      	tst	r3, r7
 8002cec:	d171      	bne.n	8002dd2 <__aeabi_dsub+0x4ba>
 8002cee:	0023      	movs	r3, r4
 8002cf0:	4303      	orrs	r3, r0
 8002cf2:	2d00      	cmp	r5, #0
 8002cf4:	d000      	beq.n	8002cf8 <__aeabi_dsub+0x3e0>
 8002cf6:	e14e      	b.n	8002f96 <__aeabi_dsub+0x67e>
 8002cf8:	4657      	mov	r7, sl
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d100      	bne.n	8002d00 <__aeabi_dsub+0x3e8>
 8002cfe:	e1b5      	b.n	800306c <__aeabi_dsub+0x754>
 8002d00:	2f00      	cmp	r7, #0
 8002d02:	d00d      	beq.n	8002d20 <__aeabi_dsub+0x408>
 8002d04:	1883      	adds	r3, r0, r2
 8002d06:	4283      	cmp	r3, r0
 8002d08:	4180      	sbcs	r0, r0
 8002d0a:	445c      	add	r4, fp
 8002d0c:	4240      	negs	r0, r0
 8002d0e:	1824      	adds	r4, r4, r0
 8002d10:	0222      	lsls	r2, r4, #8
 8002d12:	d500      	bpl.n	8002d16 <__aeabi_dsub+0x3fe>
 8002d14:	e1c8      	b.n	80030a8 <__aeabi_dsub+0x790>
 8002d16:	001f      	movs	r7, r3
 8002d18:	4698      	mov	r8, r3
 8002d1a:	4327      	orrs	r7, r4
 8002d1c:	d100      	bne.n	8002d20 <__aeabi_dsub+0x408>
 8002d1e:	e0bc      	b.n	8002e9a <__aeabi_dsub+0x582>
 8002d20:	4643      	mov	r3, r8
 8002d22:	0767      	lsls	r7, r4, #29
 8002d24:	08db      	lsrs	r3, r3, #3
 8002d26:	431f      	orrs	r7, r3
 8002d28:	08e5      	lsrs	r5, r4, #3
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e04c      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8002d2e:	1a83      	subs	r3, r0, r2
 8002d30:	4698      	mov	r8, r3
 8002d32:	465b      	mov	r3, fp
 8002d34:	4540      	cmp	r0, r8
 8002d36:	41bf      	sbcs	r7, r7
 8002d38:	1ae3      	subs	r3, r4, r3
 8002d3a:	427f      	negs	r7, r7
 8002d3c:	1bdb      	subs	r3, r3, r7
 8002d3e:	021f      	lsls	r7, r3, #8
 8002d40:	d47c      	bmi.n	8002e3c <__aeabi_dsub+0x524>
 8002d42:	4647      	mov	r7, r8
 8002d44:	431f      	orrs	r7, r3
 8002d46:	d100      	bne.n	8002d4a <__aeabi_dsub+0x432>
 8002d48:	e0a6      	b.n	8002e98 <__aeabi_dsub+0x580>
 8002d4a:	001c      	movs	r4, r3
 8002d4c:	4647      	mov	r7, r8
 8002d4e:	e645      	b.n	80029dc <__aeabi_dsub+0xc4>
 8002d50:	4cb7      	ldr	r4, [pc, #732]	@ (8003030 <__aeabi_dsub+0x718>)
 8002d52:	1aed      	subs	r5, r5, r3
 8002d54:	4014      	ands	r4, r2
 8002d56:	077b      	lsls	r3, r7, #29
 8002d58:	d000      	beq.n	8002d5c <__aeabi_dsub+0x444>
 8002d5a:	e780      	b.n	8002c5e <__aeabi_dsub+0x346>
 8002d5c:	e784      	b.n	8002c68 <__aeabi_dsub+0x350>
 8002d5e:	464b      	mov	r3, r9
 8002d60:	0025      	movs	r5, r4
 8002d62:	4305      	orrs	r5, r0
 8002d64:	d066      	beq.n	8002e34 <__aeabi_dsub+0x51c>
 8002d66:	1e5f      	subs	r7, r3, #1
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d100      	bne.n	8002d6e <__aeabi_dsub+0x456>
 8002d6c:	e0fc      	b.n	8002f68 <__aeabi_dsub+0x650>
 8002d6e:	4dae      	ldr	r5, [pc, #696]	@ (8003028 <__aeabi_dsub+0x710>)
 8002d70:	42ab      	cmp	r3, r5
 8002d72:	d100      	bne.n	8002d76 <__aeabi_dsub+0x45e>
 8002d74:	e15e      	b.n	8003034 <__aeabi_dsub+0x71c>
 8002d76:	4666      	mov	r6, ip
 8002d78:	2f38      	cmp	r7, #56	@ 0x38
 8002d7a:	dc00      	bgt.n	8002d7e <__aeabi_dsub+0x466>
 8002d7c:	e0b4      	b.n	8002ee8 <__aeabi_dsub+0x5d0>
 8002d7e:	2001      	movs	r0, #1
 8002d80:	1a17      	subs	r7, r2, r0
 8002d82:	42ba      	cmp	r2, r7
 8002d84:	4192      	sbcs	r2, r2
 8002d86:	465b      	mov	r3, fp
 8002d88:	4252      	negs	r2, r2
 8002d8a:	464d      	mov	r5, r9
 8002d8c:	1a9c      	subs	r4, r3, r2
 8002d8e:	e620      	b.n	80029d2 <__aeabi_dsub+0xba>
 8002d90:	0767      	lsls	r7, r4, #29
 8002d92:	08c0      	lsrs	r0, r0, #3
 8002d94:	4307      	orrs	r7, r0
 8002d96:	08e5      	lsrs	r5, r4, #3
 8002d98:	e6ba      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002d9a:	001f      	movs	r7, r3
 8002d9c:	4659      	mov	r1, fp
 8002d9e:	3f20      	subs	r7, #32
 8002da0:	40f9      	lsrs	r1, r7
 8002da2:	000f      	movs	r7, r1
 8002da4:	2b20      	cmp	r3, #32
 8002da6:	d005      	beq.n	8002db4 <__aeabi_dsub+0x49c>
 8002da8:	2140      	movs	r1, #64	@ 0x40
 8002daa:	1acb      	subs	r3, r1, r3
 8002dac:	4659      	mov	r1, fp
 8002dae:	4099      	lsls	r1, r3
 8002db0:	430a      	orrs	r2, r1
 8002db2:	4692      	mov	sl, r2
 8002db4:	4653      	mov	r3, sl
 8002db6:	1e5a      	subs	r2, r3, #1
 8002db8:	4193      	sbcs	r3, r2
 8002dba:	431f      	orrs	r7, r3
 8002dbc:	e604      	b.n	80029c8 <__aeabi_dsub+0xb0>
 8002dbe:	1aeb      	subs	r3, r5, r3
 8002dc0:	4d9b      	ldr	r5, [pc, #620]	@ (8003030 <__aeabi_dsub+0x718>)
 8002dc2:	4015      	ands	r5, r2
 8002dc4:	076f      	lsls	r7, r5, #29
 8002dc6:	08ed      	lsrs	r5, r5, #3
 8002dc8:	032c      	lsls	r4, r5, #12
 8002dca:	055d      	lsls	r5, r3, #21
 8002dcc:	0b24      	lsrs	r4, r4, #12
 8002dce:	0d6d      	lsrs	r5, r5, #21
 8002dd0:	e736      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002dd2:	4d95      	ldr	r5, [pc, #596]	@ (8003028 <__aeabi_dsub+0x710>)
 8002dd4:	42ab      	cmp	r3, r5
 8002dd6:	d100      	bne.n	8002dda <__aeabi_dsub+0x4c2>
 8002dd8:	e0d6      	b.n	8002f88 <__aeabi_dsub+0x670>
 8002dda:	1882      	adds	r2, r0, r2
 8002ddc:	0021      	movs	r1, r4
 8002dde:	4282      	cmp	r2, r0
 8002de0:	4180      	sbcs	r0, r0
 8002de2:	4459      	add	r1, fp
 8002de4:	4240      	negs	r0, r0
 8002de6:	1808      	adds	r0, r1, r0
 8002de8:	07c7      	lsls	r7, r0, #31
 8002dea:	0852      	lsrs	r2, r2, #1
 8002dec:	4317      	orrs	r7, r2
 8002dee:	0844      	lsrs	r4, r0, #1
 8002df0:	0752      	lsls	r2, r2, #29
 8002df2:	d400      	bmi.n	8002df6 <__aeabi_dsub+0x4de>
 8002df4:	e185      	b.n	8003102 <__aeabi_dsub+0x7ea>
 8002df6:	220f      	movs	r2, #15
 8002df8:	001d      	movs	r5, r3
 8002dfa:	403a      	ands	r2, r7
 8002dfc:	2a04      	cmp	r2, #4
 8002dfe:	d000      	beq.n	8002e02 <__aeabi_dsub+0x4ea>
 8002e00:	e61a      	b.n	8002a38 <__aeabi_dsub+0x120>
 8002e02:	08ff      	lsrs	r7, r7, #3
 8002e04:	0764      	lsls	r4, r4, #29
 8002e06:	4327      	orrs	r7, r4
 8002e08:	0905      	lsrs	r5, r0, #4
 8002e0a:	e7dd      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8002e0c:	465b      	mov	r3, fp
 8002e0e:	08d2      	lsrs	r2, r2, #3
 8002e10:	075f      	lsls	r7, r3, #29
 8002e12:	4317      	orrs	r7, r2
 8002e14:	08dd      	lsrs	r5, r3, #3
 8002e16:	e67b      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002e18:	2700      	movs	r7, #0
 8002e1a:	2400      	movs	r4, #0
 8002e1c:	e710      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d000      	beq.n	8002e24 <__aeabi_dsub+0x50c>
 8002e22:	e0d6      	b.n	8002fd2 <__aeabi_dsub+0x6ba>
 8002e24:	2900      	cmp	r1, #0
 8002e26:	d000      	beq.n	8002e2a <__aeabi_dsub+0x512>
 8002e28:	e12f      	b.n	800308a <__aeabi_dsub+0x772>
 8002e2a:	2480      	movs	r4, #128	@ 0x80
 8002e2c:	2600      	movs	r6, #0
 8002e2e:	4d7e      	ldr	r5, [pc, #504]	@ (8003028 <__aeabi_dsub+0x710>)
 8002e30:	0324      	lsls	r4, r4, #12
 8002e32:	e705      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002e34:	4666      	mov	r6, ip
 8002e36:	465c      	mov	r4, fp
 8002e38:	08d0      	lsrs	r0, r2, #3
 8002e3a:	e717      	b.n	8002c6c <__aeabi_dsub+0x354>
 8002e3c:	465b      	mov	r3, fp
 8002e3e:	1a17      	subs	r7, r2, r0
 8002e40:	42ba      	cmp	r2, r7
 8002e42:	4192      	sbcs	r2, r2
 8002e44:	1b1c      	subs	r4, r3, r4
 8002e46:	2601      	movs	r6, #1
 8002e48:	4663      	mov	r3, ip
 8002e4a:	4252      	negs	r2, r2
 8002e4c:	1aa4      	subs	r4, r4, r2
 8002e4e:	401e      	ands	r6, r3
 8002e50:	e5c4      	b.n	80029dc <__aeabi_dsub+0xc4>
 8002e52:	1883      	adds	r3, r0, r2
 8002e54:	4283      	cmp	r3, r0
 8002e56:	4180      	sbcs	r0, r0
 8002e58:	445c      	add	r4, fp
 8002e5a:	4240      	negs	r0, r0
 8002e5c:	1825      	adds	r5, r4, r0
 8002e5e:	022a      	lsls	r2, r5, #8
 8002e60:	d400      	bmi.n	8002e64 <__aeabi_dsub+0x54c>
 8002e62:	e0da      	b.n	800301a <__aeabi_dsub+0x702>
 8002e64:	4a72      	ldr	r2, [pc, #456]	@ (8003030 <__aeabi_dsub+0x718>)
 8002e66:	085b      	lsrs	r3, r3, #1
 8002e68:	4015      	ands	r5, r2
 8002e6a:	07ea      	lsls	r2, r5, #31
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	0869      	lsrs	r1, r5, #1
 8002e70:	075b      	lsls	r3, r3, #29
 8002e72:	d400      	bmi.n	8002e76 <__aeabi_dsub+0x55e>
 8002e74:	e14a      	b.n	800310c <__aeabi_dsub+0x7f4>
 8002e76:	230f      	movs	r3, #15
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d100      	bne.n	8002e80 <__aeabi_dsub+0x568>
 8002e7e:	e0fc      	b.n	800307a <__aeabi_dsub+0x762>
 8002e80:	1d17      	adds	r7, r2, #4
 8002e82:	4297      	cmp	r7, r2
 8002e84:	41a4      	sbcs	r4, r4
 8002e86:	4264      	negs	r4, r4
 8002e88:	2502      	movs	r5, #2
 8002e8a:	1864      	adds	r4, r4, r1
 8002e8c:	e6ec      	b.n	8002c68 <__aeabi_dsub+0x350>
 8002e8e:	4647      	mov	r7, r8
 8002e90:	001c      	movs	r4, r3
 8002e92:	431f      	orrs	r7, r3
 8002e94:	d000      	beq.n	8002e98 <__aeabi_dsub+0x580>
 8002e96:	e743      	b.n	8002d20 <__aeabi_dsub+0x408>
 8002e98:	2600      	movs	r6, #0
 8002e9a:	2500      	movs	r5, #0
 8002e9c:	2400      	movs	r4, #0
 8002e9e:	e6cf      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002ea0:	08c0      	lsrs	r0, r0, #3
 8002ea2:	0767      	lsls	r7, r4, #29
 8002ea4:	4307      	orrs	r7, r0
 8002ea6:	08e5      	lsrs	r5, r4, #3
 8002ea8:	e632      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002eaa:	1a87      	subs	r7, r0, r2
 8002eac:	465b      	mov	r3, fp
 8002eae:	42b8      	cmp	r0, r7
 8002eb0:	4180      	sbcs	r0, r0
 8002eb2:	1ae4      	subs	r4, r4, r3
 8002eb4:	4240      	negs	r0, r0
 8002eb6:	1a24      	subs	r4, r4, r0
 8002eb8:	0223      	lsls	r3, r4, #8
 8002eba:	d428      	bmi.n	8002f0e <__aeabi_dsub+0x5f6>
 8002ebc:	0763      	lsls	r3, r4, #29
 8002ebe:	08ff      	lsrs	r7, r7, #3
 8002ec0:	431f      	orrs	r7, r3
 8002ec2:	08e5      	lsrs	r5, r4, #3
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e77f      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d100      	bne.n	8002ece <__aeabi_dsub+0x5b6>
 8002ecc:	e673      	b.n	8002bb6 <__aeabi_dsub+0x29e>
 8002ece:	464b      	mov	r3, r9
 8002ed0:	1b5f      	subs	r7, r3, r5
 8002ed2:	003b      	movs	r3, r7
 8002ed4:	2d00      	cmp	r5, #0
 8002ed6:	d100      	bne.n	8002eda <__aeabi_dsub+0x5c2>
 8002ed8:	e742      	b.n	8002d60 <__aeabi_dsub+0x448>
 8002eda:	2f38      	cmp	r7, #56	@ 0x38
 8002edc:	dd00      	ble.n	8002ee0 <__aeabi_dsub+0x5c8>
 8002ede:	e0ec      	b.n	80030ba <__aeabi_dsub+0x7a2>
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	000e      	movs	r6, r1
 8002ee4:	041b      	lsls	r3, r3, #16
 8002ee6:	431c      	orrs	r4, r3
 8002ee8:	2f1f      	cmp	r7, #31
 8002eea:	dc25      	bgt.n	8002f38 <__aeabi_dsub+0x620>
 8002eec:	2520      	movs	r5, #32
 8002eee:	0023      	movs	r3, r4
 8002ef0:	1bed      	subs	r5, r5, r7
 8002ef2:	0001      	movs	r1, r0
 8002ef4:	40a8      	lsls	r0, r5
 8002ef6:	40ab      	lsls	r3, r5
 8002ef8:	40f9      	lsrs	r1, r7
 8002efa:	1e45      	subs	r5, r0, #1
 8002efc:	41a8      	sbcs	r0, r5
 8002efe:	430b      	orrs	r3, r1
 8002f00:	40fc      	lsrs	r4, r7
 8002f02:	4318      	orrs	r0, r3
 8002f04:	465b      	mov	r3, fp
 8002f06:	1b1b      	subs	r3, r3, r4
 8002f08:	469b      	mov	fp, r3
 8002f0a:	e739      	b.n	8002d80 <__aeabi_dsub+0x468>
 8002f0c:	4666      	mov	r6, ip
 8002f0e:	2501      	movs	r5, #1
 8002f10:	e562      	b.n	80029d8 <__aeabi_dsub+0xc0>
 8002f12:	001f      	movs	r7, r3
 8002f14:	4659      	mov	r1, fp
 8002f16:	3f20      	subs	r7, #32
 8002f18:	40f9      	lsrs	r1, r7
 8002f1a:	468c      	mov	ip, r1
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d005      	beq.n	8002f2c <__aeabi_dsub+0x614>
 8002f20:	2740      	movs	r7, #64	@ 0x40
 8002f22:	4659      	mov	r1, fp
 8002f24:	1afb      	subs	r3, r7, r3
 8002f26:	4099      	lsls	r1, r3
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	4692      	mov	sl, r2
 8002f2c:	4657      	mov	r7, sl
 8002f2e:	1e7b      	subs	r3, r7, #1
 8002f30:	419f      	sbcs	r7, r3
 8002f32:	4663      	mov	r3, ip
 8002f34:	431f      	orrs	r7, r3
 8002f36:	e5c1      	b.n	8002abc <__aeabi_dsub+0x1a4>
 8002f38:	003b      	movs	r3, r7
 8002f3a:	0025      	movs	r5, r4
 8002f3c:	3b20      	subs	r3, #32
 8002f3e:	40dd      	lsrs	r5, r3
 8002f40:	2f20      	cmp	r7, #32
 8002f42:	d004      	beq.n	8002f4e <__aeabi_dsub+0x636>
 8002f44:	2340      	movs	r3, #64	@ 0x40
 8002f46:	1bdb      	subs	r3, r3, r7
 8002f48:	409c      	lsls	r4, r3
 8002f4a:	4320      	orrs	r0, r4
 8002f4c:	4680      	mov	r8, r0
 8002f4e:	4640      	mov	r0, r8
 8002f50:	1e43      	subs	r3, r0, #1
 8002f52:	4198      	sbcs	r0, r3
 8002f54:	4328      	orrs	r0, r5
 8002f56:	e713      	b.n	8002d80 <__aeabi_dsub+0x468>
 8002f58:	2900      	cmp	r1, #0
 8002f5a:	d09d      	beq.n	8002e98 <__aeabi_dsub+0x580>
 8002f5c:	2601      	movs	r6, #1
 8002f5e:	4663      	mov	r3, ip
 8002f60:	465c      	mov	r4, fp
 8002f62:	4690      	mov	r8, r2
 8002f64:	401e      	ands	r6, r3
 8002f66:	e6db      	b.n	8002d20 <__aeabi_dsub+0x408>
 8002f68:	1a17      	subs	r7, r2, r0
 8002f6a:	465b      	mov	r3, fp
 8002f6c:	42ba      	cmp	r2, r7
 8002f6e:	4192      	sbcs	r2, r2
 8002f70:	1b1c      	subs	r4, r3, r4
 8002f72:	4252      	negs	r2, r2
 8002f74:	1aa4      	subs	r4, r4, r2
 8002f76:	0223      	lsls	r3, r4, #8
 8002f78:	d4c8      	bmi.n	8002f0c <__aeabi_dsub+0x5f4>
 8002f7a:	0763      	lsls	r3, r4, #29
 8002f7c:	08ff      	lsrs	r7, r7, #3
 8002f7e:	431f      	orrs	r7, r3
 8002f80:	4666      	mov	r6, ip
 8002f82:	2301      	movs	r3, #1
 8002f84:	08e5      	lsrs	r5, r4, #3
 8002f86:	e71f      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8002f88:	001d      	movs	r5, r3
 8002f8a:	2400      	movs	r4, #0
 8002f8c:	2700      	movs	r7, #0
 8002f8e:	e657      	b.n	8002c40 <__aeabi_dsub+0x328>
 8002f90:	465c      	mov	r4, fp
 8002f92:	08d0      	lsrs	r0, r2, #3
 8002f94:	e66a      	b.n	8002c6c <__aeabi_dsub+0x354>
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d100      	bne.n	8002f9c <__aeabi_dsub+0x684>
 8002f9a:	e737      	b.n	8002e0c <__aeabi_dsub+0x4f4>
 8002f9c:	4653      	mov	r3, sl
 8002f9e:	08c0      	lsrs	r0, r0, #3
 8002fa0:	0767      	lsls	r7, r4, #29
 8002fa2:	4307      	orrs	r7, r0
 8002fa4:	08e5      	lsrs	r5, r4, #3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d100      	bne.n	8002fac <__aeabi_dsub+0x694>
 8002faa:	e5b1      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	031b      	lsls	r3, r3, #12
 8002fb0:	421d      	tst	r5, r3
 8002fb2:	d008      	beq.n	8002fc6 <__aeabi_dsub+0x6ae>
 8002fb4:	4659      	mov	r1, fp
 8002fb6:	08c8      	lsrs	r0, r1, #3
 8002fb8:	4218      	tst	r0, r3
 8002fba:	d104      	bne.n	8002fc6 <__aeabi_dsub+0x6ae>
 8002fbc:	08d2      	lsrs	r2, r2, #3
 8002fbe:	0749      	lsls	r1, r1, #29
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	0017      	movs	r7, r2
 8002fc4:	0005      	movs	r5, r0
 8002fc6:	0f7b      	lsrs	r3, r7, #29
 8002fc8:	00ff      	lsls	r7, r7, #3
 8002fca:	08ff      	lsrs	r7, r7, #3
 8002fcc:	075b      	lsls	r3, r3, #29
 8002fce:	431f      	orrs	r7, r3
 8002fd0:	e59e      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8002fd2:	08c0      	lsrs	r0, r0, #3
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	4318      	orrs	r0, r3
 8002fd8:	08e5      	lsrs	r5, r4, #3
 8002fda:	2900      	cmp	r1, #0
 8002fdc:	d053      	beq.n	8003086 <__aeabi_dsub+0x76e>
 8002fde:	2380      	movs	r3, #128	@ 0x80
 8002fe0:	031b      	lsls	r3, r3, #12
 8002fe2:	421d      	tst	r5, r3
 8002fe4:	d00a      	beq.n	8002ffc <__aeabi_dsub+0x6e4>
 8002fe6:	4659      	mov	r1, fp
 8002fe8:	08cc      	lsrs	r4, r1, #3
 8002fea:	421c      	tst	r4, r3
 8002fec:	d106      	bne.n	8002ffc <__aeabi_dsub+0x6e4>
 8002fee:	2601      	movs	r6, #1
 8002ff0:	4663      	mov	r3, ip
 8002ff2:	0025      	movs	r5, r4
 8002ff4:	08d0      	lsrs	r0, r2, #3
 8002ff6:	0749      	lsls	r1, r1, #29
 8002ff8:	4308      	orrs	r0, r1
 8002ffa:	401e      	ands	r6, r3
 8002ffc:	0f47      	lsrs	r7, r0, #29
 8002ffe:	00c0      	lsls	r0, r0, #3
 8003000:	08c0      	lsrs	r0, r0, #3
 8003002:	077f      	lsls	r7, r7, #29
 8003004:	4307      	orrs	r7, r0
 8003006:	e583      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8003008:	1883      	adds	r3, r0, r2
 800300a:	4293      	cmp	r3, r2
 800300c:	4192      	sbcs	r2, r2
 800300e:	445c      	add	r4, fp
 8003010:	4252      	negs	r2, r2
 8003012:	18a5      	adds	r5, r4, r2
 8003014:	022a      	lsls	r2, r5, #8
 8003016:	d500      	bpl.n	800301a <__aeabi_dsub+0x702>
 8003018:	e724      	b.n	8002e64 <__aeabi_dsub+0x54c>
 800301a:	076f      	lsls	r7, r5, #29
 800301c:	08db      	lsrs	r3, r3, #3
 800301e:	431f      	orrs	r7, r3
 8003020:	08ed      	lsrs	r5, r5, #3
 8003022:	2301      	movs	r3, #1
 8003024:	e6d0      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8003026:	46c0      	nop			@ (mov r8, r8)
 8003028:	000007ff 	.word	0x000007ff
 800302c:	000007fe 	.word	0x000007fe
 8003030:	ff7fffff 	.word	0xff7fffff
 8003034:	465b      	mov	r3, fp
 8003036:	08d2      	lsrs	r2, r2, #3
 8003038:	075f      	lsls	r7, r3, #29
 800303a:	4666      	mov	r6, ip
 800303c:	4317      	orrs	r7, r2
 800303e:	08dd      	lsrs	r5, r3, #3
 8003040:	e566      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 8003042:	0025      	movs	r5, r4
 8003044:	3b20      	subs	r3, #32
 8003046:	40dd      	lsrs	r5, r3
 8003048:	4663      	mov	r3, ip
 800304a:	2b20      	cmp	r3, #32
 800304c:	d005      	beq.n	800305a <__aeabi_dsub+0x742>
 800304e:	2340      	movs	r3, #64	@ 0x40
 8003050:	4661      	mov	r1, ip
 8003052:	1a5b      	subs	r3, r3, r1
 8003054:	409c      	lsls	r4, r3
 8003056:	4320      	orrs	r0, r4
 8003058:	4680      	mov	r8, r0
 800305a:	4647      	mov	r7, r8
 800305c:	1e7b      	subs	r3, r7, #1
 800305e:	419f      	sbcs	r7, r3
 8003060:	432f      	orrs	r7, r5
 8003062:	e5a0      	b.n	8002ba6 <__aeabi_dsub+0x28e>
 8003064:	2120      	movs	r1, #32
 8003066:	2700      	movs	r7, #0
 8003068:	1a09      	subs	r1, r1, r0
 800306a:	e4d2      	b.n	8002a12 <__aeabi_dsub+0xfa>
 800306c:	2f00      	cmp	r7, #0
 800306e:	d100      	bne.n	8003072 <__aeabi_dsub+0x75a>
 8003070:	e713      	b.n	8002e9a <__aeabi_dsub+0x582>
 8003072:	465c      	mov	r4, fp
 8003074:	0017      	movs	r7, r2
 8003076:	2500      	movs	r5, #0
 8003078:	e5f6      	b.n	8002c68 <__aeabi_dsub+0x350>
 800307a:	08d7      	lsrs	r7, r2, #3
 800307c:	0749      	lsls	r1, r1, #29
 800307e:	2302      	movs	r3, #2
 8003080:	430f      	orrs	r7, r1
 8003082:	092d      	lsrs	r5, r5, #4
 8003084:	e6a0      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8003086:	0007      	movs	r7, r0
 8003088:	e542      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 800308a:	465b      	mov	r3, fp
 800308c:	2601      	movs	r6, #1
 800308e:	075f      	lsls	r7, r3, #29
 8003090:	08dd      	lsrs	r5, r3, #3
 8003092:	4663      	mov	r3, ip
 8003094:	08d2      	lsrs	r2, r2, #3
 8003096:	4317      	orrs	r7, r2
 8003098:	401e      	ands	r6, r3
 800309a:	e539      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 800309c:	465b      	mov	r3, fp
 800309e:	08d2      	lsrs	r2, r2, #3
 80030a0:	075f      	lsls	r7, r3, #29
 80030a2:	4317      	orrs	r7, r2
 80030a4:	08dd      	lsrs	r5, r3, #3
 80030a6:	e533      	b.n	8002b10 <__aeabi_dsub+0x1f8>
 80030a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003124 <__aeabi_dsub+0x80c>)
 80030aa:	08db      	lsrs	r3, r3, #3
 80030ac:	4022      	ands	r2, r4
 80030ae:	0757      	lsls	r7, r2, #29
 80030b0:	0252      	lsls	r2, r2, #9
 80030b2:	2501      	movs	r5, #1
 80030b4:	431f      	orrs	r7, r3
 80030b6:	0b14      	lsrs	r4, r2, #12
 80030b8:	e5c2      	b.n	8002c40 <__aeabi_dsub+0x328>
 80030ba:	000e      	movs	r6, r1
 80030bc:	2001      	movs	r0, #1
 80030be:	e65f      	b.n	8002d80 <__aeabi_dsub+0x468>
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00d      	beq.n	80030e0 <__aeabi_dsub+0x7c8>
 80030c4:	464b      	mov	r3, r9
 80030c6:	1b5b      	subs	r3, r3, r5
 80030c8:	469c      	mov	ip, r3
 80030ca:	2d00      	cmp	r5, #0
 80030cc:	d100      	bne.n	80030d0 <__aeabi_dsub+0x7b8>
 80030ce:	e548      	b.n	8002b62 <__aeabi_dsub+0x24a>
 80030d0:	2701      	movs	r7, #1
 80030d2:	2b38      	cmp	r3, #56	@ 0x38
 80030d4:	dd00      	ble.n	80030d8 <__aeabi_dsub+0x7c0>
 80030d6:	e566      	b.n	8002ba6 <__aeabi_dsub+0x28e>
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	041b      	lsls	r3, r3, #16
 80030dc:	431c      	orrs	r4, r3
 80030de:	e550      	b.n	8002b82 <__aeabi_dsub+0x26a>
 80030e0:	1c6b      	adds	r3, r5, #1
 80030e2:	4d11      	ldr	r5, [pc, #68]	@ (8003128 <__aeabi_dsub+0x810>)
 80030e4:	422b      	tst	r3, r5
 80030e6:	d000      	beq.n	80030ea <__aeabi_dsub+0x7d2>
 80030e8:	e673      	b.n	8002dd2 <__aeabi_dsub+0x4ba>
 80030ea:	4659      	mov	r1, fp
 80030ec:	0023      	movs	r3, r4
 80030ee:	4311      	orrs	r1, r2
 80030f0:	468a      	mov	sl, r1
 80030f2:	4303      	orrs	r3, r0
 80030f4:	e600      	b.n	8002cf8 <__aeabi_dsub+0x3e0>
 80030f6:	0767      	lsls	r7, r4, #29
 80030f8:	08c0      	lsrs	r0, r0, #3
 80030fa:	2300      	movs	r3, #0
 80030fc:	4307      	orrs	r7, r0
 80030fe:	08e5      	lsrs	r5, r4, #3
 8003100:	e662      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 8003102:	0764      	lsls	r4, r4, #29
 8003104:	08ff      	lsrs	r7, r7, #3
 8003106:	4327      	orrs	r7, r4
 8003108:	0905      	lsrs	r5, r0, #4
 800310a:	e65d      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 800310c:	08d2      	lsrs	r2, r2, #3
 800310e:	0749      	lsls	r1, r1, #29
 8003110:	4311      	orrs	r1, r2
 8003112:	000f      	movs	r7, r1
 8003114:	2302      	movs	r3, #2
 8003116:	092d      	lsrs	r5, r5, #4
 8003118:	e656      	b.n	8002dc8 <__aeabi_dsub+0x4b0>
 800311a:	0007      	movs	r7, r0
 800311c:	e5a4      	b.n	8002c68 <__aeabi_dsub+0x350>
 800311e:	0038      	movs	r0, r7
 8003120:	e48f      	b.n	8002a42 <__aeabi_dsub+0x12a>
 8003122:	46c0      	nop			@ (mov r8, r8)
 8003124:	ff7fffff 	.word	0xff7fffff
 8003128:	000007fe 	.word	0x000007fe

0800312c <__aeabi_dcmpun>:
 800312c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800312e:	46c6      	mov	lr, r8
 8003130:	031e      	lsls	r6, r3, #12
 8003132:	0b36      	lsrs	r6, r6, #12
 8003134:	46b0      	mov	r8, r6
 8003136:	4e0d      	ldr	r6, [pc, #52]	@ (800316c <__aeabi_dcmpun+0x40>)
 8003138:	030c      	lsls	r4, r1, #12
 800313a:	004d      	lsls	r5, r1, #1
 800313c:	005f      	lsls	r7, r3, #1
 800313e:	b500      	push	{lr}
 8003140:	0b24      	lsrs	r4, r4, #12
 8003142:	0d6d      	lsrs	r5, r5, #21
 8003144:	0d7f      	lsrs	r7, r7, #21
 8003146:	42b5      	cmp	r5, r6
 8003148:	d00b      	beq.n	8003162 <__aeabi_dcmpun+0x36>
 800314a:	4908      	ldr	r1, [pc, #32]	@ (800316c <__aeabi_dcmpun+0x40>)
 800314c:	2000      	movs	r0, #0
 800314e:	428f      	cmp	r7, r1
 8003150:	d104      	bne.n	800315c <__aeabi_dcmpun+0x30>
 8003152:	4646      	mov	r6, r8
 8003154:	4316      	orrs	r6, r2
 8003156:	0030      	movs	r0, r6
 8003158:	1e43      	subs	r3, r0, #1
 800315a:	4198      	sbcs	r0, r3
 800315c:	bc80      	pop	{r7}
 800315e:	46b8      	mov	r8, r7
 8003160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003162:	4304      	orrs	r4, r0
 8003164:	2001      	movs	r0, #1
 8003166:	2c00      	cmp	r4, #0
 8003168:	d1f8      	bne.n	800315c <__aeabi_dcmpun+0x30>
 800316a:	e7ee      	b.n	800314a <__aeabi_dcmpun+0x1e>
 800316c:	000007ff 	.word	0x000007ff

08003170 <__aeabi_d2iz>:
 8003170:	000b      	movs	r3, r1
 8003172:	0002      	movs	r2, r0
 8003174:	b570      	push	{r4, r5, r6, lr}
 8003176:	4d16      	ldr	r5, [pc, #88]	@ (80031d0 <__aeabi_d2iz+0x60>)
 8003178:	030c      	lsls	r4, r1, #12
 800317a:	b082      	sub	sp, #8
 800317c:	0049      	lsls	r1, r1, #1
 800317e:	2000      	movs	r0, #0
 8003180:	9200      	str	r2, [sp, #0]
 8003182:	9301      	str	r3, [sp, #4]
 8003184:	0b24      	lsrs	r4, r4, #12
 8003186:	0d49      	lsrs	r1, r1, #21
 8003188:	0fde      	lsrs	r6, r3, #31
 800318a:	42a9      	cmp	r1, r5
 800318c:	dd04      	ble.n	8003198 <__aeabi_d2iz+0x28>
 800318e:	4811      	ldr	r0, [pc, #68]	@ (80031d4 <__aeabi_d2iz+0x64>)
 8003190:	4281      	cmp	r1, r0
 8003192:	dd03      	ble.n	800319c <__aeabi_d2iz+0x2c>
 8003194:	4b10      	ldr	r3, [pc, #64]	@ (80031d8 <__aeabi_d2iz+0x68>)
 8003196:	18f0      	adds	r0, r6, r3
 8003198:	b002      	add	sp, #8
 800319a:	bd70      	pop	{r4, r5, r6, pc}
 800319c:	2080      	movs	r0, #128	@ 0x80
 800319e:	0340      	lsls	r0, r0, #13
 80031a0:	4320      	orrs	r0, r4
 80031a2:	4c0e      	ldr	r4, [pc, #56]	@ (80031dc <__aeabi_d2iz+0x6c>)
 80031a4:	1a64      	subs	r4, r4, r1
 80031a6:	2c1f      	cmp	r4, #31
 80031a8:	dd08      	ble.n	80031bc <__aeabi_d2iz+0x4c>
 80031aa:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <__aeabi_d2iz+0x70>)
 80031ac:	1a5b      	subs	r3, r3, r1
 80031ae:	40d8      	lsrs	r0, r3
 80031b0:	0003      	movs	r3, r0
 80031b2:	4258      	negs	r0, r3
 80031b4:	2e00      	cmp	r6, #0
 80031b6:	d1ef      	bne.n	8003198 <__aeabi_d2iz+0x28>
 80031b8:	0018      	movs	r0, r3
 80031ba:	e7ed      	b.n	8003198 <__aeabi_d2iz+0x28>
 80031bc:	4b09      	ldr	r3, [pc, #36]	@ (80031e4 <__aeabi_d2iz+0x74>)
 80031be:	9a00      	ldr	r2, [sp, #0]
 80031c0:	469c      	mov	ip, r3
 80031c2:	0003      	movs	r3, r0
 80031c4:	4461      	add	r1, ip
 80031c6:	408b      	lsls	r3, r1
 80031c8:	40e2      	lsrs	r2, r4
 80031ca:	4313      	orrs	r3, r2
 80031cc:	e7f1      	b.n	80031b2 <__aeabi_d2iz+0x42>
 80031ce:	46c0      	nop			@ (mov r8, r8)
 80031d0:	000003fe 	.word	0x000003fe
 80031d4:	0000041d 	.word	0x0000041d
 80031d8:	7fffffff 	.word	0x7fffffff
 80031dc:	00000433 	.word	0x00000433
 80031e0:	00000413 	.word	0x00000413
 80031e4:	fffffbed 	.word	0xfffffbed

080031e8 <__aeabi_i2d>:
 80031e8:	b570      	push	{r4, r5, r6, lr}
 80031ea:	2800      	cmp	r0, #0
 80031ec:	d016      	beq.n	800321c <__aeabi_i2d+0x34>
 80031ee:	17c3      	asrs	r3, r0, #31
 80031f0:	18c5      	adds	r5, r0, r3
 80031f2:	405d      	eors	r5, r3
 80031f4:	0fc4      	lsrs	r4, r0, #31
 80031f6:	0028      	movs	r0, r5
 80031f8:	f000 f890 	bl	800331c <__clzsi2>
 80031fc:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <__aeabi_i2d+0x58>)
 80031fe:	1a1b      	subs	r3, r3, r0
 8003200:	055b      	lsls	r3, r3, #21
 8003202:	0d5b      	lsrs	r3, r3, #21
 8003204:	280a      	cmp	r0, #10
 8003206:	dc14      	bgt.n	8003232 <__aeabi_i2d+0x4a>
 8003208:	0002      	movs	r2, r0
 800320a:	002e      	movs	r6, r5
 800320c:	3215      	adds	r2, #21
 800320e:	4096      	lsls	r6, r2
 8003210:	220b      	movs	r2, #11
 8003212:	1a12      	subs	r2, r2, r0
 8003214:	40d5      	lsrs	r5, r2
 8003216:	032d      	lsls	r5, r5, #12
 8003218:	0b2d      	lsrs	r5, r5, #12
 800321a:	e003      	b.n	8003224 <__aeabi_i2d+0x3c>
 800321c:	2400      	movs	r4, #0
 800321e:	2300      	movs	r3, #0
 8003220:	2500      	movs	r5, #0
 8003222:	2600      	movs	r6, #0
 8003224:	051b      	lsls	r3, r3, #20
 8003226:	432b      	orrs	r3, r5
 8003228:	07e4      	lsls	r4, r4, #31
 800322a:	4323      	orrs	r3, r4
 800322c:	0030      	movs	r0, r6
 800322e:	0019      	movs	r1, r3
 8003230:	bd70      	pop	{r4, r5, r6, pc}
 8003232:	380b      	subs	r0, #11
 8003234:	4085      	lsls	r5, r0
 8003236:	032d      	lsls	r5, r5, #12
 8003238:	2600      	movs	r6, #0
 800323a:	0b2d      	lsrs	r5, r5, #12
 800323c:	e7f2      	b.n	8003224 <__aeabi_i2d+0x3c>
 800323e:	46c0      	nop			@ (mov r8, r8)
 8003240:	0000041e 	.word	0x0000041e

08003244 <__aeabi_ui2d>:
 8003244:	b510      	push	{r4, lr}
 8003246:	1e04      	subs	r4, r0, #0
 8003248:	d010      	beq.n	800326c <__aeabi_ui2d+0x28>
 800324a:	f000 f867 	bl	800331c <__clzsi2>
 800324e:	4b0e      	ldr	r3, [pc, #56]	@ (8003288 <__aeabi_ui2d+0x44>)
 8003250:	1a1b      	subs	r3, r3, r0
 8003252:	055b      	lsls	r3, r3, #21
 8003254:	0d5b      	lsrs	r3, r3, #21
 8003256:	280a      	cmp	r0, #10
 8003258:	dc0f      	bgt.n	800327a <__aeabi_ui2d+0x36>
 800325a:	220b      	movs	r2, #11
 800325c:	0021      	movs	r1, r4
 800325e:	1a12      	subs	r2, r2, r0
 8003260:	40d1      	lsrs	r1, r2
 8003262:	3015      	adds	r0, #21
 8003264:	030a      	lsls	r2, r1, #12
 8003266:	4084      	lsls	r4, r0
 8003268:	0b12      	lsrs	r2, r2, #12
 800326a:	e001      	b.n	8003270 <__aeabi_ui2d+0x2c>
 800326c:	2300      	movs	r3, #0
 800326e:	2200      	movs	r2, #0
 8003270:	051b      	lsls	r3, r3, #20
 8003272:	4313      	orrs	r3, r2
 8003274:	0020      	movs	r0, r4
 8003276:	0019      	movs	r1, r3
 8003278:	bd10      	pop	{r4, pc}
 800327a:	0022      	movs	r2, r4
 800327c:	380b      	subs	r0, #11
 800327e:	4082      	lsls	r2, r0
 8003280:	0312      	lsls	r2, r2, #12
 8003282:	2400      	movs	r4, #0
 8003284:	0b12      	lsrs	r2, r2, #12
 8003286:	e7f3      	b.n	8003270 <__aeabi_ui2d+0x2c>
 8003288:	0000041e 	.word	0x0000041e

0800328c <__aeabi_f2d>:
 800328c:	b570      	push	{r4, r5, r6, lr}
 800328e:	0242      	lsls	r2, r0, #9
 8003290:	0043      	lsls	r3, r0, #1
 8003292:	0fc4      	lsrs	r4, r0, #31
 8003294:	20fe      	movs	r0, #254	@ 0xfe
 8003296:	0e1b      	lsrs	r3, r3, #24
 8003298:	1c59      	adds	r1, r3, #1
 800329a:	0a55      	lsrs	r5, r2, #9
 800329c:	4208      	tst	r0, r1
 800329e:	d00c      	beq.n	80032ba <__aeabi_f2d+0x2e>
 80032a0:	21e0      	movs	r1, #224	@ 0xe0
 80032a2:	0089      	lsls	r1, r1, #2
 80032a4:	468c      	mov	ip, r1
 80032a6:	076d      	lsls	r5, r5, #29
 80032a8:	0b12      	lsrs	r2, r2, #12
 80032aa:	4463      	add	r3, ip
 80032ac:	051b      	lsls	r3, r3, #20
 80032ae:	4313      	orrs	r3, r2
 80032b0:	07e4      	lsls	r4, r4, #31
 80032b2:	4323      	orrs	r3, r4
 80032b4:	0028      	movs	r0, r5
 80032b6:	0019      	movs	r1, r3
 80032b8:	bd70      	pop	{r4, r5, r6, pc}
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d114      	bne.n	80032e8 <__aeabi_f2d+0x5c>
 80032be:	2d00      	cmp	r5, #0
 80032c0:	d01b      	beq.n	80032fa <__aeabi_f2d+0x6e>
 80032c2:	0028      	movs	r0, r5
 80032c4:	f000 f82a 	bl	800331c <__clzsi2>
 80032c8:	280a      	cmp	r0, #10
 80032ca:	dc1c      	bgt.n	8003306 <__aeabi_f2d+0x7a>
 80032cc:	230b      	movs	r3, #11
 80032ce:	002a      	movs	r2, r5
 80032d0:	1a1b      	subs	r3, r3, r0
 80032d2:	40da      	lsrs	r2, r3
 80032d4:	0003      	movs	r3, r0
 80032d6:	3315      	adds	r3, #21
 80032d8:	409d      	lsls	r5, r3
 80032da:	4b0e      	ldr	r3, [pc, #56]	@ (8003314 <__aeabi_f2d+0x88>)
 80032dc:	0312      	lsls	r2, r2, #12
 80032de:	1a1b      	subs	r3, r3, r0
 80032e0:	055b      	lsls	r3, r3, #21
 80032e2:	0b12      	lsrs	r2, r2, #12
 80032e4:	0d5b      	lsrs	r3, r3, #21
 80032e6:	e7e1      	b.n	80032ac <__aeabi_f2d+0x20>
 80032e8:	2d00      	cmp	r5, #0
 80032ea:	d009      	beq.n	8003300 <__aeabi_f2d+0x74>
 80032ec:	0b13      	lsrs	r3, r2, #12
 80032ee:	2280      	movs	r2, #128	@ 0x80
 80032f0:	0312      	lsls	r2, r2, #12
 80032f2:	431a      	orrs	r2, r3
 80032f4:	076d      	lsls	r5, r5, #29
 80032f6:	4b08      	ldr	r3, [pc, #32]	@ (8003318 <__aeabi_f2d+0x8c>)
 80032f8:	e7d8      	b.n	80032ac <__aeabi_f2d+0x20>
 80032fa:	2300      	movs	r3, #0
 80032fc:	2200      	movs	r2, #0
 80032fe:	e7d5      	b.n	80032ac <__aeabi_f2d+0x20>
 8003300:	2200      	movs	r2, #0
 8003302:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <__aeabi_f2d+0x8c>)
 8003304:	e7d2      	b.n	80032ac <__aeabi_f2d+0x20>
 8003306:	0003      	movs	r3, r0
 8003308:	002a      	movs	r2, r5
 800330a:	3b0b      	subs	r3, #11
 800330c:	409a      	lsls	r2, r3
 800330e:	2500      	movs	r5, #0
 8003310:	e7e3      	b.n	80032da <__aeabi_f2d+0x4e>
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	00000389 	.word	0x00000389
 8003318:	000007ff 	.word	0x000007ff

0800331c <__clzsi2>:
 800331c:	211c      	movs	r1, #28
 800331e:	2301      	movs	r3, #1
 8003320:	041b      	lsls	r3, r3, #16
 8003322:	4298      	cmp	r0, r3
 8003324:	d301      	bcc.n	800332a <__clzsi2+0xe>
 8003326:	0c00      	lsrs	r0, r0, #16
 8003328:	3910      	subs	r1, #16
 800332a:	0a1b      	lsrs	r3, r3, #8
 800332c:	4298      	cmp	r0, r3
 800332e:	d301      	bcc.n	8003334 <__clzsi2+0x18>
 8003330:	0a00      	lsrs	r0, r0, #8
 8003332:	3908      	subs	r1, #8
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	4298      	cmp	r0, r3
 8003338:	d301      	bcc.n	800333e <__clzsi2+0x22>
 800333a:	0900      	lsrs	r0, r0, #4
 800333c:	3904      	subs	r1, #4
 800333e:	a202      	add	r2, pc, #8	@ (adr r2, 8003348 <__clzsi2+0x2c>)
 8003340:	5c10      	ldrb	r0, [r2, r0]
 8003342:	1840      	adds	r0, r0, r1
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	02020304 	.word	0x02020304
 800334c:	01010101 	.word	0x01010101
	...

08003358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b087      	sub	sp, #28
 800335c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800335e:	f000 ffcf 	bl	8004300 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003362:	f000 f92f 	bl	80035c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003366:	f000 f9ef 	bl	8003748 <MX_GPIO_Init>
  MX_TIM16_Init();
 800336a:	f000 f9c7 	bl	80036fc <MX_TIM16_Init>
  MX_SPI2_Init();
 800336e:	f000 f987 	bl	8003680 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim16); // TIM16
 8003372:	4b7f      	ldr	r3, [pc, #508]	@ (8003570 <main+0x218>)
 8003374:	0018      	movs	r0, r3
 8003376:	f002 fbdd 	bl	8005b34 <HAL_TIM_Base_Start_IT>
  u8g2_Init(&u8g2); // u8g2
 800337a:	4b7e      	ldr	r3, [pc, #504]	@ (8003574 <main+0x21c>)
 800337c:	0018      	movs	r0, r3
 800337e:	f000 ff77 	bl	8004270 <u8g2_Init>

  //  ()
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	e038      	b.n	80033fa <main+0xa2>
    mock_heart_rate_data[i] = 32 + 20 * sin(i * 3.14159 * 4 / WAVEFORM_LENGTH);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7ff ff2d 	bl	80031e8 <__aeabi_i2d>
 800338e:	4a7a      	ldr	r2, [pc, #488]	@ (8003578 <main+0x220>)
 8003390:	4b7a      	ldr	r3, [pc, #488]	@ (800357c <main+0x224>)
 8003392:	f7fe ffdb 	bl	800234c <__aeabi_dmul>
 8003396:	0002      	movs	r2, r0
 8003398:	000b      	movs	r3, r1
 800339a:	0010      	movs	r0, r2
 800339c:	0019      	movs	r1, r3
 800339e:	2200      	movs	r2, #0
 80033a0:	4b77      	ldr	r3, [pc, #476]	@ (8003580 <main+0x228>)
 80033a2:	f7fe ffd3 	bl	800234c <__aeabi_dmul>
 80033a6:	0002      	movs	r2, r0
 80033a8:	000b      	movs	r3, r1
 80033aa:	0010      	movs	r0, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	2200      	movs	r2, #0
 80033b0:	4b74      	ldr	r3, [pc, #464]	@ (8003584 <main+0x22c>)
 80033b2:	f7fe fb91 	bl	8001ad8 <__aeabi_ddiv>
 80033b6:	0002      	movs	r2, r0
 80033b8:	000b      	movs	r3, r1
 80033ba:	0010      	movs	r0, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	f007 ff55 	bl	800b26c <sin>
 80033c2:	2200      	movs	r2, #0
 80033c4:	4b70      	ldr	r3, [pc, #448]	@ (8003588 <main+0x230>)
 80033c6:	f7fe ffc1 	bl	800234c <__aeabi_dmul>
 80033ca:	0002      	movs	r2, r0
 80033cc:	000b      	movs	r3, r1
 80033ce:	0010      	movs	r0, r2
 80033d0:	0019      	movs	r1, r3
 80033d2:	2200      	movs	r2, #0
 80033d4:	4b6d      	ldr	r3, [pc, #436]	@ (800358c <main+0x234>)
 80033d6:	f7fd ffb9 	bl	800134c <__aeabi_dadd>
 80033da:	0002      	movs	r2, r0
 80033dc:	000b      	movs	r3, r1
 80033de:	0010      	movs	r0, r2
 80033e0:	0019      	movs	r1, r3
 80033e2:	f7fd f85f 	bl	80004a4 <__aeabi_d2uiz>
 80033e6:	0003      	movs	r3, r0
 80033e8:	b2d9      	uxtb	r1, r3
 80033ea:	4a69      	ldr	r2, [pc, #420]	@ (8003590 <main+0x238>)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	18d3      	adds	r3, r2, r3
 80033f0:	1c0a      	adds	r2, r1, #0
 80033f2:	701a      	strb	r2, [r3, #0]
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	3301      	adds	r3, #1
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80033fe:	ddc3      	ble.n	8003388 <main+0x30>
}
//  ()
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 8003400:	2300      	movs	r3, #0
 8003402:	60bb      	str	r3, [r7, #8]
 8003404:	e00f      	b.n	8003426 <main+0xce>
    mock_temp_data[i] = 20 + (i / 8);
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	2b00      	cmp	r3, #0
 800340a:	da00      	bge.n	800340e <main+0xb6>
 800340c:	3307      	adds	r3, #7
 800340e:	10db      	asrs	r3, r3, #3
 8003410:	b2db      	uxtb	r3, r3
 8003412:	3314      	adds	r3, #20
 8003414:	b2d9      	uxtb	r1, r3
 8003416:	4a5f      	ldr	r2, [pc, #380]	@ (8003594 <main+0x23c>)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	18d3      	adds	r3, r2, r3
 800341c:	1c0a      	adds	r2, r1, #0
 800341e:	701a      	strb	r2, [r3, #0]
for(int i=0; i<WAVEFORM_LENGTH; i++) {
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	3301      	adds	r3, #1
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b7f      	cmp	r3, #127	@ 0x7f
 800342a:	ddec      	ble.n	8003406 <main+0xae>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  /* USER CODE END WHILE */
  // ---  ---
  if (button_pressed) {
 800342c:	4b5a      	ldr	r3, [pc, #360]	@ (8003598 <main+0x240>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d039      	beq.n	80034aa <main+0x152>
      // 
      HAL_Delay(20); // 
 8003436:	2014      	movs	r0, #20
 8003438:	f000 ffe8 	bl	800440c <HAL_Delay>

      //  ()
      if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) {
 800343c:	4b57      	ldr	r3, [pc, #348]	@ (800359c <main+0x244>)
 800343e:	2108      	movs	r1, #8
 8003440:	0018      	movs	r0, r3
 8003442:	f001 fa49 	bl	80048d8 <HAL_GPIO_ReadPin>
 8003446:	1e03      	subs	r3, r0, #0
 8003448:	d121      	bne.n	800348e <main+0x136>
          //  ( 800ms)
          if (HAL_GetTick() - button_press_time > 800) {
 800344a:	f000 ffd5 	bl	80043f8 <HAL_GetTick>
 800344e:	0002      	movs	r2, r0
 8003450:	4b53      	ldr	r3, [pc, #332]	@ (80035a0 <main+0x248>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	1ad2      	subs	r2, r2, r3
 8003456:	23c8      	movs	r3, #200	@ 0xc8
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	429a      	cmp	r2, r3
 800345c:	d925      	bls.n	80034aa <main+0x152>
              // ---  ---
              if (control_mode == MODE_ZOOM) {
 800345e:	4b51      	ldr	r3, [pc, #324]	@ (80035a4 <main+0x24c>)
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d103      	bne.n	8003470 <main+0x118>
                  control_mode = MODE_PAN;
 8003468:	4b4e      	ldr	r3, [pc, #312]	@ (80035a4 <main+0x24c>)
 800346a:	2201      	movs	r2, #1
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e002      	b.n	8003476 <main+0x11e>
              } else {
                  control_mode = MODE_ZOOM;
 8003470:	4b4c      	ldr	r3, [pc, #304]	@ (80035a4 <main+0x24c>)
 8003472:	2200      	movs	r2, #0
 8003474:	701a      	strb	r2, [r3, #0]
              }
              // 
              while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET);
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	4b48      	ldr	r3, [pc, #288]	@ (800359c <main+0x244>)
 800347a:	2108      	movs	r1, #8
 800347c:	0018      	movs	r0, r3
 800347e:	f001 fa2b 	bl	80048d8 <HAL_GPIO_ReadPin>
 8003482:	1e03      	subs	r3, r0, #0
 8003484:	d0f8      	beq.n	8003478 <main+0x120>
              button_pressed = 0; // 
 8003486:	4b44      	ldr	r3, [pc, #272]	@ (8003598 <main+0x240>)
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
 800348c:	e00d      	b.n	80034aa <main+0x152>
          }
      } else { // 
          // ---  ---
          if (current_mode == DISPLAY_HEART_RATE) {
 800348e:	4b46      	ldr	r3, [pc, #280]	@ (80035a8 <main+0x250>)
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d103      	bne.n	800349e <main+0x146>
              current_mode = DISPLAY_TEMPERATURE;
 8003496:	4b44      	ldr	r3, [pc, #272]	@ (80035a8 <main+0x250>)
 8003498:	2201      	movs	r2, #1
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	e002      	b.n	80034a4 <main+0x14c>
          } else {
              current_mode = DISPLAY_HEART_RATE;
 800349e:	4b42      	ldr	r3, [pc, #264]	@ (80035a8 <main+0x250>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	701a      	strb	r2, [r3, #0]
          }
          button_pressed = 0; // 
 80034a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003598 <main+0x240>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	701a      	strb	r2, [r3, #0]
      }
  }

  // ---  ---
  static int32_t last_encoder_counter = 0;
  if (encoder_counter != last_encoder_counter) {
 80034aa:	4b40      	ldr	r3, [pc, #256]	@ (80035ac <main+0x254>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4b40      	ldr	r3, [pc, #256]	@ (80035b0 <main+0x258>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d03c      	beq.n	8003530 <main+0x1d8>
      int32_t delta = encoder_counter - last_encoder_counter;
 80034b6:	4b3d      	ldr	r3, [pc, #244]	@ (80035ac <main+0x254>)
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	4b3d      	ldr	r3, [pc, #244]	@ (80035b0 <main+0x258>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	607b      	str	r3, [r7, #4]

      if (control_mode == MODE_ZOOM) {
 80034c2:	4b38      	ldr	r3, [pc, #224]	@ (80035a4 <main+0x24c>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d114      	bne.n	80034f6 <main+0x19e>
          // ---  ---
          zoom_level += delta;
 80034cc:	4b39      	ldr	r3, [pc, #228]	@ (80035b4 <main+0x25c>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	18d2      	adds	r2, r2, r3
 80034d4:	4b37      	ldr	r3, [pc, #220]	@ (80035b4 <main+0x25c>)
 80034d6:	601a      	str	r2, [r3, #0]
          if (zoom_level < 1) zoom_level = 1;
 80034d8:	4b36      	ldr	r3, [pc, #216]	@ (80035b4 <main+0x25c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	dc02      	bgt.n	80034e6 <main+0x18e>
 80034e0:	4b34      	ldr	r3, [pc, #208]	@ (80035b4 <main+0x25c>)
 80034e2:	2201      	movs	r2, #1
 80034e4:	601a      	str	r2, [r3, #0]
          if (zoom_level > 8) zoom_level = 8; // 
 80034e6:	4b33      	ldr	r3, [pc, #204]	@ (80035b4 <main+0x25c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	dd1c      	ble.n	8003528 <main+0x1d0>
 80034ee:	4b31      	ldr	r3, [pc, #196]	@ (80035b4 <main+0x25c>)
 80034f0:	2208      	movs	r2, #8
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	e018      	b.n	8003528 <main+0x1d0>
        } else {
          // ---  ---
          data_offset -= delta * 5; // 
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	0013      	movs	r3, r2
 80034fa:	079b      	lsls	r3, r3, #30
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	1a9a      	subs	r2, r3, r2
 8003502:	4b2d      	ldr	r3, [pc, #180]	@ (80035b8 <main+0x260>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	18d2      	adds	r2, r2, r3
 8003508:	4b2b      	ldr	r3, [pc, #172]	@ (80035b8 <main+0x260>)
 800350a:	601a      	str	r2, [r3, #0]
          // ***  ***
          if (data_offset < 0) data_offset = 0;
 800350c:	4b2a      	ldr	r3, [pc, #168]	@ (80035b8 <main+0x260>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	da02      	bge.n	800351a <main+0x1c2>
 8003514:	4b28      	ldr	r3, [pc, #160]	@ (80035b8 <main+0x260>)
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
          //  WAVEFORM_LENGTH GRAPH_WIDTH 
          if (data_offset > (WAVEFORM_LENGTH - GRAPH_WIDTH)) data_offset = (WAVEFORM_LENGTH - GRAPH_WIDTH);
 800351a:	4b27      	ldr	r3, [pc, #156]	@ (80035b8 <main+0x260>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b12      	cmp	r3, #18
 8003520:	dd02      	ble.n	8003528 <main+0x1d0>
 8003522:	4b25      	ldr	r3, [pc, #148]	@ (80035b8 <main+0x260>)
 8003524:	2212      	movs	r2, #18
 8003526:	601a      	str	r2, [r3, #0]
      }
      last_encoder_counter = encoder_counter;
 8003528:	4b20      	ldr	r3, [pc, #128]	@ (80035ac <main+0x254>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b20      	ldr	r3, [pc, #128]	@ (80035b0 <main+0x258>)
 800352e:	601a      	str	r2, [r3, #0]
  }


  // ---  ---
  if (current_mode == DISPLAY_HEART_RATE) {
 8003530:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <main+0x250>)
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10b      	bne.n	8003550 <main+0x1f8>
      draw_waveform(&u8g2, mock_heart_rate_data, "Heart Rate", zoom_level, current_mode);
 8003538:	4b1e      	ldr	r3, [pc, #120]	@ (80035b4 <main+0x25c>)
 800353a:	681c      	ldr	r4, [r3, #0]
 800353c:	4b1a      	ldr	r3, [pc, #104]	@ (80035a8 <main+0x250>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	4a1e      	ldr	r2, [pc, #120]	@ (80035bc <main+0x264>)
 8003542:	4913      	ldr	r1, [pc, #76]	@ (8003590 <main+0x238>)
 8003544:	480b      	ldr	r0, [pc, #44]	@ (8003574 <main+0x21c>)
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	0023      	movs	r3, r4
 800354a:	f000 f985 	bl	8003858 <draw_waveform>
 800354e:	e00a      	b.n	8003566 <main+0x20e>
  } else {
      draw_waveform(&u8g2, mock_temp_data, "Temperature", zoom_level, current_mode);
 8003550:	4b18      	ldr	r3, [pc, #96]	@ (80035b4 <main+0x25c>)
 8003552:	681c      	ldr	r4, [r3, #0]
 8003554:	4b14      	ldr	r3, [pc, #80]	@ (80035a8 <main+0x250>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	4a19      	ldr	r2, [pc, #100]	@ (80035c0 <main+0x268>)
 800355a:	490e      	ldr	r1, [pc, #56]	@ (8003594 <main+0x23c>)
 800355c:	4805      	ldr	r0, [pc, #20]	@ (8003574 <main+0x21c>)
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	0023      	movs	r3, r4
 8003562:	f000 f979 	bl	8003858 <draw_waveform>
  }

  HAL_Delay(50); // 
 8003566:	2032      	movs	r0, #50	@ 0x32
 8003568:	f000 ff50 	bl	800440c <HAL_Delay>
  {
 800356c:	e75e      	b.n	800342c <main+0xd4>
 800356e:	46c0      	nop			@ (mov r8, r8)
 8003570:	20000258 	.word	0x20000258
 8003574:	200003c8 	.word	0x200003c8
 8003578:	f01b866e 	.word	0xf01b866e
 800357c:	400921f9 	.word	0x400921f9
 8003580:	40100000 	.word	0x40100000
 8003584:	40600000 	.word	0x40600000
 8003588:	40340000 	.word	0x40340000
 800358c:	40400000 	.word	0x40400000
 8003590:	200002b8 	.word	0x200002b8
 8003594:	20000338 	.word	0x20000338
 8003598:	200002a8 	.word	0x200002a8
 800359c:	50000400 	.word	0x50000400
 80035a0:	200002b0 	.word	0x200002b0
 80035a4:	200002b5 	.word	0x200002b5
 80035a8:	200002b4 	.word	0x200002b4
 80035ac:	200002a4 	.word	0x200002a4
 80035b0:	200003b8 	.word	0x200003b8
 80035b4:	20000000 	.word	0x20000000
 80035b8:	200002ac 	.word	0x200002ac
 80035bc:	0800c220 	.word	0x0800c220
 80035c0:	0800c22c 	.word	0x0800c22c

080035c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035c4:	b590      	push	{r4, r7, lr}
 80035c6:	b093      	sub	sp, #76	@ 0x4c
 80035c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035ca:	2410      	movs	r4, #16
 80035cc:	193b      	adds	r3, r7, r4
 80035ce:	0018      	movs	r0, r3
 80035d0:	2338      	movs	r3, #56	@ 0x38
 80035d2:	001a      	movs	r2, r3
 80035d4:	2100      	movs	r1, #0
 80035d6:	f005 fceb 	bl	8008fb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035da:	003b      	movs	r3, r7
 80035dc:	0018      	movs	r0, r3
 80035de:	2310      	movs	r3, #16
 80035e0:	001a      	movs	r2, r3
 80035e2:	2100      	movs	r1, #0
 80035e4:	f005 fce4 	bl	8008fb0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	0018      	movs	r0, r3
 80035ee:	f001 f9d7 	bl	80049a0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035f2:	193b      	adds	r3, r7, r4
 80035f4:	2202      	movs	r2, #2
 80035f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035f8:	193b      	adds	r3, r7, r4
 80035fa:	2280      	movs	r2, #128	@ 0x80
 80035fc:	0052      	lsls	r2, r2, #1
 80035fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003600:	0021      	movs	r1, r4
 8003602:	187b      	adds	r3, r7, r1
 8003604:	2200      	movs	r2, #0
 8003606:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003608:	187b      	adds	r3, r7, r1
 800360a:	2240      	movs	r2, #64	@ 0x40
 800360c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800360e:	187b      	adds	r3, r7, r1
 8003610:	2202      	movs	r2, #2
 8003612:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003614:	187b      	adds	r3, r7, r1
 8003616:	2202      	movs	r2, #2
 8003618:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800361a:	187b      	adds	r3, r7, r1
 800361c:	2200      	movs	r2, #0
 800361e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003620:	187b      	adds	r3, r7, r1
 8003622:	2208      	movs	r2, #8
 8003624:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003626:	187b      	adds	r3, r7, r1
 8003628:	2280      	movs	r2, #128	@ 0x80
 800362a:	0292      	lsls	r2, r2, #10
 800362c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800362e:	187b      	adds	r3, r7, r1
 8003630:	2280      	movs	r2, #128	@ 0x80
 8003632:	0492      	lsls	r2, r2, #18
 8003634:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003636:	187b      	adds	r3, r7, r1
 8003638:	2280      	movs	r2, #128	@ 0x80
 800363a:	0592      	lsls	r2, r2, #22
 800363c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800363e:	187b      	adds	r3, r7, r1
 8003640:	0018      	movs	r0, r3
 8003642:	f001 f9ed 	bl	8004a20 <HAL_RCC_OscConfig>
 8003646:	1e03      	subs	r3, r0, #0
 8003648:	d001      	beq.n	800364e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800364a:	f000 fba3 	bl	8003d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800364e:	003b      	movs	r3, r7
 8003650:	2207      	movs	r2, #7
 8003652:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003654:	003b      	movs	r3, r7
 8003656:	2202      	movs	r2, #2
 8003658:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800365a:	003b      	movs	r3, r7
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003660:	003b      	movs	r3, r7
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003666:	003b      	movs	r3, r7
 8003668:	2102      	movs	r1, #2
 800366a:	0018      	movs	r0, r3
 800366c:	f001 fcf2 	bl	8005054 <HAL_RCC_ClockConfig>
 8003670:	1e03      	subs	r3, r0, #0
 8003672:	d001      	beq.n	8003678 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003674:	f000 fb8e 	bl	8003d94 <Error_Handler>
  }
}
 8003678:	46c0      	nop			@ (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	b013      	add	sp, #76	@ 0x4c
 800367e:	bd90      	pop	{r4, r7, pc}

08003680 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003684:	4b1b      	ldr	r3, [pc, #108]	@ (80036f4 <MX_SPI2_Init+0x74>)
 8003686:	4a1c      	ldr	r2, [pc, #112]	@ (80036f8 <MX_SPI2_Init+0x78>)
 8003688:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800368a:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <MX_SPI2_Init+0x74>)
 800368c:	2282      	movs	r2, #130	@ 0x82
 800368e:	0052      	lsls	r2, r2, #1
 8003690:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003692:	4b18      	ldr	r3, [pc, #96]	@ (80036f4 <MX_SPI2_Init+0x74>)
 8003694:	2200      	movs	r2, #0
 8003696:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003698:	4b16      	ldr	r3, [pc, #88]	@ (80036f4 <MX_SPI2_Init+0x74>)
 800369a:	22e0      	movs	r2, #224	@ 0xe0
 800369c:	00d2      	lsls	r2, r2, #3
 800369e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036a0:	4b14      	ldr	r3, [pc, #80]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036a6:	4b13      	ldr	r3, [pc, #76]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80036ac:	4b11      	ldr	r3, [pc, #68]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036ae:	2280      	movs	r2, #128	@ 0x80
 80036b0:	0092      	lsls	r2, r2, #2
 80036b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80036b4:	4b0f      	ldr	r3, [pc, #60]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036b6:	2210      	movs	r2, #16
 80036b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036ba:	4b0e      	ldr	r3, [pc, #56]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036bc:	2200      	movs	r2, #0
 80036be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80036c0:	4b0c      	ldr	r3, [pc, #48]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036c6:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80036cc:	4b09      	ldr	r3, [pc, #36]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036ce:	2207      	movs	r2, #7
 80036d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036d2:	4b08      	ldr	r3, [pc, #32]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036d8:	4b06      	ldr	r3, [pc, #24]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036da:	2208      	movs	r2, #8
 80036dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80036de:	4b05      	ldr	r3, [pc, #20]	@ (80036f4 <MX_SPI2_Init+0x74>)
 80036e0:	0018      	movs	r0, r3
 80036e2:	f001 fe41 	bl	8005368 <HAL_SPI_Init>
 80036e6:	1e03      	subs	r3, r0, #0
 80036e8:	d001      	beq.n	80036ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80036ea:	f000 fb53 	bl	8003d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80036ee:	46c0      	nop			@ (mov r8, r8)
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	200001f4 	.word	0x200001f4
 80036f8:	40003800 	.word	0x40003800

080036fc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003700:	4b0f      	ldr	r3, [pc, #60]	@ (8003740 <MX_TIM16_Init+0x44>)
 8003702:	4a10      	ldr	r2, [pc, #64]	@ (8003744 <MX_TIM16_Init+0x48>)
 8003704:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 63;
 8003706:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <MX_TIM16_Init+0x44>)
 8003708:	223f      	movs	r2, #63	@ 0x3f
 800370a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800370c:	4b0c      	ldr	r3, [pc, #48]	@ (8003740 <MX_TIM16_Init+0x44>)
 800370e:	2200      	movs	r2, #0
 8003710:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 8003712:	4b0b      	ldr	r3, [pc, #44]	@ (8003740 <MX_TIM16_Init+0x44>)
 8003714:	2209      	movs	r2, #9
 8003716:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003718:	4b09      	ldr	r3, [pc, #36]	@ (8003740 <MX_TIM16_Init+0x44>)
 800371a:	2200      	movs	r2, #0
 800371c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800371e:	4b08      	ldr	r3, [pc, #32]	@ (8003740 <MX_TIM16_Init+0x44>)
 8003720:	2200      	movs	r2, #0
 8003722:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003724:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <MX_TIM16_Init+0x44>)
 8003726:	2200      	movs	r2, #0
 8003728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800372a:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <MX_TIM16_Init+0x44>)
 800372c:	0018      	movs	r0, r3
 800372e:	f002 f9a9 	bl	8005a84 <HAL_TIM_Base_Init>
 8003732:	1e03      	subs	r3, r0, #0
 8003734:	d001      	beq.n	800373a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8003736:	f000 fb2d 	bl	8003d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	20000258 	.word	0x20000258
 8003744:	40014400 	.word	0x40014400

08003748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003748:	b590      	push	{r4, r7, lr}
 800374a:	b089      	sub	sp, #36	@ 0x24
 800374c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374e:	240c      	movs	r4, #12
 8003750:	193b      	adds	r3, r7, r4
 8003752:	0018      	movs	r0, r3
 8003754:	2314      	movs	r3, #20
 8003756:	001a      	movs	r2, r3
 8003758:	2100      	movs	r1, #0
 800375a:	f005 fc29 	bl	8008fb0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800375e:	4b3c      	ldr	r3, [pc, #240]	@ (8003850 <MX_GPIO_Init+0x108>)
 8003760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003762:	4b3b      	ldr	r3, [pc, #236]	@ (8003850 <MX_GPIO_Init+0x108>)
 8003764:	2101      	movs	r1, #1
 8003766:	430a      	orrs	r2, r1
 8003768:	635a      	str	r2, [r3, #52]	@ 0x34
 800376a:	4b39      	ldr	r3, [pc, #228]	@ (8003850 <MX_GPIO_Init+0x108>)
 800376c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800376e:	2201      	movs	r2, #1
 8003770:	4013      	ands	r3, r2
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003776:	4b36      	ldr	r3, [pc, #216]	@ (8003850 <MX_GPIO_Init+0x108>)
 8003778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800377a:	4b35      	ldr	r3, [pc, #212]	@ (8003850 <MX_GPIO_Init+0x108>)
 800377c:	2102      	movs	r1, #2
 800377e:	430a      	orrs	r2, r1
 8003780:	635a      	str	r2, [r3, #52]	@ 0x34
 8003782:	4b33      	ldr	r3, [pc, #204]	@ (8003850 <MX_GPIO_Init+0x108>)
 8003784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003786:	2202      	movs	r2, #2
 8003788:	4013      	ands	r3, r2
 800378a:	607b      	str	r3, [r7, #4]
 800378c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_DC_Pin|OLED_RES_Pin, GPIO_PIN_RESET);
 800378e:	4b31      	ldr	r3, [pc, #196]	@ (8003854 <MX_GPIO_Init+0x10c>)
 8003790:	2200      	movs	r2, #0
 8003792:	2160      	movs	r1, #96	@ 0x60
 8003794:	0018      	movs	r0, r3
 8003796:	f001 f8bc 	bl	8004912 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800379a:	193b      	adds	r3, r7, r4
 800379c:	2280      	movs	r2, #128	@ 0x80
 800379e:	0212      	lsls	r2, r2, #8
 80037a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037a2:	193b      	adds	r3, r7, r4
 80037a4:	2284      	movs	r2, #132	@ 0x84
 80037a6:	0392      	lsls	r2, r2, #14
 80037a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037aa:	193b      	adds	r3, r7, r4
 80037ac:	2200      	movs	r2, #0
 80037ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b0:	193a      	adds	r2, r7, r4
 80037b2:	23a0      	movs	r3, #160	@ 0xa0
 80037b4:	05db      	lsls	r3, r3, #23
 80037b6:	0011      	movs	r1, r2
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 ff29 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80037be:	0021      	movs	r1, r4
 80037c0:	187b      	adds	r3, r7, r1
 80037c2:	2208      	movs	r2, #8
 80037c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037c6:	187b      	adds	r3, r7, r1
 80037c8:	2284      	movs	r2, #132	@ 0x84
 80037ca:	0392      	lsls	r2, r2, #14
 80037cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	000c      	movs	r4, r1
 80037d0:	193b      	adds	r3, r7, r4
 80037d2:	2200      	movs	r2, #0
 80037d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d6:	193b      	adds	r3, r7, r4
 80037d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003854 <MX_GPIO_Init+0x10c>)
 80037da:	0019      	movs	r1, r3
 80037dc:	0010      	movs	r0, r2
 80037de:	f000 ff17 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80037e2:	193b      	adds	r3, r7, r4
 80037e4:	2210      	movs	r2, #16
 80037e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037e8:	193b      	adds	r3, r7, r4
 80037ea:	2200      	movs	r2, #0
 80037ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ee:	193b      	adds	r3, r7, r4
 80037f0:	2200      	movs	r2, #0
 80037f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f4:	193b      	adds	r3, r7, r4
 80037f6:	4a17      	ldr	r2, [pc, #92]	@ (8003854 <MX_GPIO_Init+0x10c>)
 80037f8:	0019      	movs	r1, r3
 80037fa:	0010      	movs	r0, r2
 80037fc:	f000 ff08 	bl	8004610 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin;
 8003800:	0021      	movs	r1, r4
 8003802:	187b      	adds	r3, r7, r1
 8003804:	2260      	movs	r2, #96	@ 0x60
 8003806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003808:	187b      	adds	r3, r7, r1
 800380a:	2201      	movs	r2, #1
 800380c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	187b      	adds	r3, r7, r1
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003814:	187b      	adds	r3, r7, r1
 8003816:	2200      	movs	r2, #0
 8003818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800381a:	187b      	adds	r3, r7, r1
 800381c:	4a0d      	ldr	r2, [pc, #52]	@ (8003854 <MX_GPIO_Init+0x10c>)
 800381e:	0019      	movs	r1, r3
 8003820:	0010      	movs	r0, r2
 8003822:	f000 fef5 	bl	8004610 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003826:	2200      	movs	r2, #0
 8003828:	2100      	movs	r1, #0
 800382a:	2006      	movs	r0, #6
 800382c:	f000 febe 	bl	80045ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003830:	2006      	movs	r0, #6
 8003832:	f000 fed0 	bl	80045d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003836:	2200      	movs	r2, #0
 8003838:	2100      	movs	r1, #0
 800383a:	2007      	movs	r0, #7
 800383c:	f000 feb6 	bl	80045ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003840:	2007      	movs	r0, #7
 8003842:	f000 fec8 	bl	80045d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003846:	46c0      	nop			@ (mov r8, r8)
 8003848:	46bd      	mov	sp, r7
 800384a:	b009      	add	sp, #36	@ 0x24
 800384c:	bd90      	pop	{r4, r7, pc}
 800384e:	46c0      	nop			@ (mov r8, r8)
 8003850:	40021000 	.word	0x40021000
 8003854:	50000400 	.word	0x50000400

08003858 <draw_waveform>:

/* USER CODE BEGIN 4 */

void draw_waveform(u8g2_t* u8g2, uint8_t* data, const char* title, int zoom, DisplayMode mode)
{
 8003858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800385a:	b0a1      	sub	sp, #132	@ 0x84
 800385c:	af02      	add	r7, sp, #8
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  char buffer[20];

  // 1. 
  u8g2_ClearBuffer(u8g2);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	0018      	movs	r0, r3
 800386a:	f002 fb83 	bl	8005f74 <u8g2_ClearBuffer>

  // 2.  ()
  u8g2_SetFont(u8g2, u8g2_font_ncenB08_tr);
 800386e:	4af0      	ldr	r2, [pc, #960]	@ (8003c30 <draw_waveform+0x3d8>)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	0011      	movs	r1, r2
 8003874:	0018      	movs	r0, r3
 8003876:	f003 fbbf 	bl	8006ff8 <u8g2_SetFont>
  uint8_t current_raw_value = data[data_offset + GRAPH_WIDTH / 2];
 800387a:	4bee      	ldr	r3, [pc, #952]	@ (8003c34 <draw_waveform+0x3dc>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	3337      	adds	r3, #55	@ 0x37
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	18d2      	adds	r2, r2, r3
 8003884:	215f      	movs	r1, #95	@ 0x5f
 8003886:	187b      	adds	r3, r7, r1
 8003888:	7812      	ldrb	r2, [r2, #0]
 800388a:	701a      	strb	r2, [r3, #0]
  if (mode == DISPLAY_HEART_RATE) {
 800388c:	2388      	movs	r3, #136	@ 0x88
 800388e:	2208      	movs	r2, #8
 8003890:	189b      	adds	r3, r3, r2
 8003892:	19db      	adds	r3, r3, r7
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10d      	bne.n	80038b6 <draw_waveform+0x5e>
      int current_hr = 60 + (current_raw_value / 4);
 800389a:	187b      	adds	r3, r7, r1
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	333c      	adds	r3, #60	@ 0x3c
 80038a4:	657b      	str	r3, [r7, #84]	@ 0x54
      sprintf(buffer, "HR: %d bpm", current_hr);
 80038a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80038a8:	49e3      	ldr	r1, [pc, #908]	@ (8003c38 <draw_waveform+0x3e0>)
 80038aa:	2310      	movs	r3, #16
 80038ac:	18fb      	adds	r3, r7, r3
 80038ae:	0018      	movs	r0, r3
 80038b0:	f005 fb10 	bl	8008ed4 <siprintf>
 80038b4:	e01b      	b.n	80038ee <draw_waveform+0x96>
  } else {
      float current_temp = 35.0f + (current_raw_value / 5.0f);
 80038b6:	235f      	movs	r3, #95	@ 0x5f
 80038b8:	18fb      	adds	r3, r7, r3
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	0018      	movs	r0, r3
 80038be:	f7fd fcf5 	bl	80012ac <__aeabi_i2f>
 80038c2:	1c03      	adds	r3, r0, #0
 80038c4:	49dd      	ldr	r1, [pc, #884]	@ (8003c3c <draw_waveform+0x3e4>)
 80038c6:	1c18      	adds	r0, r3, #0
 80038c8:	f7fc fffc 	bl	80008c4 <__aeabi_fdiv>
 80038cc:	1c03      	adds	r3, r0, #0
 80038ce:	49dc      	ldr	r1, [pc, #880]	@ (8003c40 <draw_waveform+0x3e8>)
 80038d0:	1c18      	adds	r0, r3, #0
 80038d2:	f7fc fe05 	bl	80004e0 <__aeabi_fadd>
 80038d6:	1c03      	adds	r3, r0, #0
 80038d8:	65bb      	str	r3, [r7, #88]	@ 0x58
      sprintf(buffer, "Temp: %.1fC", current_temp);
 80038da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80038dc:	f7ff fcd6 	bl	800328c <__aeabi_f2d>
 80038e0:	0002      	movs	r2, r0
 80038e2:	000b      	movs	r3, r1
 80038e4:	49d7      	ldr	r1, [pc, #860]	@ (8003c44 <draw_waveform+0x3ec>)
 80038e6:	2010      	movs	r0, #16
 80038e8:	1838      	adds	r0, r7, r0
 80038ea:	f005 faf3 	bl	8008ed4 <siprintf>
  }
  u8g2_DrawStr(u8g2, 2, 10, buffer);
 80038ee:	2410      	movs	r4, #16
 80038f0:	193b      	adds	r3, r7, r4
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	220a      	movs	r2, #10
 80038f6:	2102      	movs	r1, #2
 80038f8:	f003 fada 	bl	8006eb0 <u8g2_DrawStr>
  if (control_mode == MODE_ZOOM) {
 80038fc:	4bd2      	ldr	r3, [pc, #840]	@ (8003c48 <draw_waveform+0x3f0>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d106      	bne.n	8003914 <draw_waveform+0xbc>
      sprintf(buffer, "Zoom:x%d", zoom);
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	49d0      	ldr	r1, [pc, #832]	@ (8003c4c <draw_waveform+0x3f4>)
 800390a:	193b      	adds	r3, r7, r4
 800390c:	0018      	movs	r0, r3
 800390e:	f005 fae1 	bl	8008ed4 <siprintf>
 8003912:	e007      	b.n	8003924 <draw_waveform+0xcc>
  } else {
      sprintf(buffer, "Pan:%ld", data_offset);
 8003914:	4bc7      	ldr	r3, [pc, #796]	@ (8003c34 <draw_waveform+0x3dc>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	49cd      	ldr	r1, [pc, #820]	@ (8003c50 <draw_waveform+0x3f8>)
 800391a:	2310      	movs	r3, #16
 800391c:	18fb      	adds	r3, r7, r3
 800391e:	0018      	movs	r0, r3
 8003920:	f005 fad8 	bl	8008ed4 <siprintf>
  }
  u8g2_uint_t str_width = u8g2_GetStrWidth(u8g2, buffer);
 8003924:	2652      	movs	r6, #82	@ 0x52
 8003926:	19bc      	adds	r4, r7, r6
 8003928:	2510      	movs	r5, #16
 800392a:	197a      	adds	r2, r7, r5
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	0011      	movs	r1, r2
 8003930:	0018      	movs	r0, r3
 8003932:	f003 fc0b 	bl	800714c <u8g2_GetStrWidth>
 8003936:	0003      	movs	r3, r0
 8003938:	8023      	strh	r3, [r4, #0]
  u8g2_DrawStr(u8g2, 127 - str_width, 10, buffer);
 800393a:	19bb      	adds	r3, r7, r6
 800393c:	881b      	ldrh	r3, [r3, #0]
 800393e:	227f      	movs	r2, #127	@ 0x7f
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	b299      	uxth	r1, r3
 8003944:	197b      	adds	r3, r7, r5
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	220a      	movs	r2, #10
 800394a:	f003 fab1 	bl	8006eb0 <u8g2_DrawStr>
  u8g2_DrawHLine(u8g2, 0, 12, 128);
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	2380      	movs	r3, #128	@ 0x80
 8003952:	220c      	movs	r2, #12
 8003954:	2100      	movs	r1, #0
 8003956:	f003 fd60 	bl	800741a <u8g2_DrawHLine>

  // 3.  ()
  u8g2_DrawVLine(u8g2, GRAPH_X_START, GRAPH_Y_START, GRAPH_HEIGHT);
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	2364      	movs	r3, #100	@ 0x64
 800395e:	220f      	movs	r2, #15
 8003960:	210f      	movs	r1, #15
 8003962:	f003 fd7c 	bl	800745e <u8g2_DrawVLine>
  u8g2_DrawHLine(u8g2, GRAPH_X_START, GRAPH_Y_END, GRAPH_WIDTH);
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	236e      	movs	r3, #110	@ 0x6e
 800396a:	2273      	movs	r2, #115	@ 0x73
 800396c:	210f      	movs	r1, #15
 800396e:	f003 fd54 	bl	800741a <u8g2_DrawHLine>
  // ====================================================================
  float y_max, y_mid, y_min;
  float dynamic_center; // <<< NEW: 

  // <<< NEW: 
  uint8_t raw_center_value = data[data_offset + GRAPH_WIDTH / 2];
 8003972:	4bb0      	ldr	r3, [pc, #704]	@ (8003c34 <draw_waveform+0x3dc>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3337      	adds	r3, #55	@ 0x37
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	18d2      	adds	r2, r2, r3
 800397c:	2151      	movs	r1, #81	@ 0x51
 800397e:	187b      	adds	r3, r7, r1
 8003980:	7812      	ldrb	r2, [r2, #0]
 8003982:	701a      	strb	r2, [r3, #0]

  if (mode == DISPLAY_HEART_RATE) {
 8003984:	2388      	movs	r3, #136	@ 0x88
 8003986:	2208      	movs	r2, #8
 8003988:	189b      	adds	r3, r3, r2
 800398a:	19db      	adds	r3, r3, r7
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d174      	bne.n	8003a7c <draw_waveform+0x224>
      const float base_min = 60.0f;
 8003992:	4bb0      	ldr	r3, [pc, #704]	@ (8003c54 <draw_waveform+0x3fc>)
 8003994:	63bb      	str	r3, [r7, #56]	@ 0x38
      const float base_max = 120.0f;
 8003996:	4bb0      	ldr	r3, [pc, #704]	@ (8003c58 <draw_waveform+0x400>)
 8003998:	637b      	str	r3, [r7, #52]	@ 0x34
      
      // <<< MODIFIED: 
      dynamic_center = 60.0f + (raw_center_value / 4.0f);
 800399a:	187b      	adds	r3, r7, r1
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	0018      	movs	r0, r3
 80039a0:	f7fd fc84 	bl	80012ac <__aeabi_i2f>
 80039a4:	1c03      	adds	r3, r0, #0
 80039a6:	2181      	movs	r1, #129	@ 0x81
 80039a8:	05c9      	lsls	r1, r1, #23
 80039aa:	1c18      	adds	r0, r3, #0
 80039ac:	f7fc ff8a 	bl	80008c4 <__aeabi_fdiv>
 80039b0:	1c03      	adds	r3, r0, #0
 80039b2:	49a8      	ldr	r1, [pc, #672]	@ (8003c54 <draw_waveform+0x3fc>)
 80039b4:	1c18      	adds	r0, r3, #0
 80039b6:	f7fc fd93 	bl	80004e0 <__aeabi_fadd>
 80039ba:	1c03      	adds	r3, r0, #0
 80039bc:	647b      	str	r3, [r7, #68]	@ 0x44

      float span = (base_max - base_min) / zoom; // 
 80039be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039c2:	f7fd f9ef 	bl	8000da4 <__aeabi_fsub>
 80039c6:	1c03      	adds	r3, r0, #0
 80039c8:	1c1c      	adds	r4, r3, #0
 80039ca:	6838      	ldr	r0, [r7, #0]
 80039cc:	f7fd fc6e 	bl	80012ac <__aeabi_i2f>
 80039d0:	1c03      	adds	r3, r0, #0
 80039d2:	1c19      	adds	r1, r3, #0
 80039d4:	1c20      	adds	r0, r4, #0
 80039d6:	f7fc ff75 	bl	80008c4 <__aeabi_fdiv>
 80039da:	1c03      	adds	r3, r0, #0
 80039dc:	633b      	str	r3, [r7, #48]	@ 0x30
      
      // <<< MODIFIED: Y
      y_max = dynamic_center + span / 2.0f;
 80039de:	2180      	movs	r1, #128	@ 0x80
 80039e0:	05c9      	lsls	r1, r1, #23
 80039e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039e4:	f7fc ff6e 	bl	80008c4 <__aeabi_fdiv>
 80039e8:	1c03      	adds	r3, r0, #0
 80039ea:	1c19      	adds	r1, r3, #0
 80039ec:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80039ee:	f7fc fd77 	bl	80004e0 <__aeabi_fadd>
 80039f2:	1c03      	adds	r3, r0, #0
 80039f4:	677b      	str	r3, [r7, #116]	@ 0x74
      y_min = dynamic_center - span / 2.0f;
 80039f6:	2180      	movs	r1, #128	@ 0x80
 80039f8:	05c9      	lsls	r1, r1, #23
 80039fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039fc:	f7fc ff62 	bl	80008c4 <__aeabi_fdiv>
 8003a00:	1c03      	adds	r3, r0, #0
 8003a02:	1c19      	adds	r1, r3, #0
 8003a04:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003a06:	f7fd f9cd 	bl	8000da4 <__aeabi_fsub>
 8003a0a:	1c03      	adds	r3, r0, #0
 8003a0c:	673b      	str	r3, [r7, #112]	@ 0x70
      y_mid = dynamic_center;
 8003a0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a10:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // 
      u8g2_SetFont(u8g2, u8g2_font_t0_11_tr);
 8003a12:	4a92      	ldr	r2, [pc, #584]	@ (8003c5c <draw_waveform+0x404>)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	0011      	movs	r1, r2
 8003a18:	0018      	movs	r0, r3
 8003a1a:	f003 faed 	bl	8006ff8 <u8g2_SetFont>
      sprintf(buffer, "%.0f", y_max); u8g2_DrawStr(u8g2, 0, GRAPH_Y_START + 5, buffer);
 8003a1e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003a20:	f7ff fc34 	bl	800328c <__aeabi_f2d>
 8003a24:	0002      	movs	r2, r0
 8003a26:	000b      	movs	r3, r1
 8003a28:	498d      	ldr	r1, [pc, #564]	@ (8003c60 <draw_waveform+0x408>)
 8003a2a:	002c      	movs	r4, r5
 8003a2c:	1938      	adds	r0, r7, r4
 8003a2e:	f005 fa51 	bl	8008ed4 <siprintf>
 8003a32:	193b      	adds	r3, r7, r4
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	2214      	movs	r2, #20
 8003a38:	2100      	movs	r1, #0
 8003a3a:	f003 fa39 	bl	8006eb0 <u8g2_DrawStr>
      sprintf(buffer, "%.0f", y_mid); u8g2_DrawStr(u8g2, 0, GRAPH_Y_START + GRAPH_HEIGHT / 2, buffer);
 8003a3e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003a40:	f7ff fc24 	bl	800328c <__aeabi_f2d>
 8003a44:	0002      	movs	r2, r0
 8003a46:	000b      	movs	r3, r1
 8003a48:	4985      	ldr	r1, [pc, #532]	@ (8003c60 <draw_waveform+0x408>)
 8003a4a:	1938      	adds	r0, r7, r4
 8003a4c:	f005 fa42 	bl	8008ed4 <siprintf>
 8003a50:	193b      	adds	r3, r7, r4
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	2241      	movs	r2, #65	@ 0x41
 8003a56:	2100      	movs	r1, #0
 8003a58:	f003 fa2a 	bl	8006eb0 <u8g2_DrawStr>
      sprintf(buffer, "%.0f", y_min); u8g2_DrawStr(u8g2, 0, GRAPH_Y_END, buffer);
 8003a5c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003a5e:	f7ff fc15 	bl	800328c <__aeabi_f2d>
 8003a62:	0002      	movs	r2, r0
 8003a64:	000b      	movs	r3, r1
 8003a66:	497e      	ldr	r1, [pc, #504]	@ (8003c60 <draw_waveform+0x408>)
 8003a68:	1938      	adds	r0, r7, r4
 8003a6a:	f005 fa33 	bl	8008ed4 <siprintf>
 8003a6e:	193b      	adds	r3, r7, r4
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	2273      	movs	r2, #115	@ 0x73
 8003a74:	2100      	movs	r1, #0
 8003a76:	f003 fa1b 	bl	8006eb0 <u8g2_DrawStr>
 8003a7a:	e073      	b.n	8003b64 <draw_waveform+0x30c>
  } else { // DISPLAY_TEMPERATURE
      const float base_min = 35.0f;
 8003a7c:	4b70      	ldr	r3, [pc, #448]	@ (8003c40 <draw_waveform+0x3e8>)
 8003a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      const float base_max = 42.0f;
 8003a80:	4b78      	ldr	r3, [pc, #480]	@ (8003c64 <draw_waveform+0x40c>)
 8003a82:	64bb      	str	r3, [r7, #72]	@ 0x48

      // <<< MODIFIED: 
      dynamic_center = 35.0f + (raw_center_value / 5.0f);
 8003a84:	2351      	movs	r3, #81	@ 0x51
 8003a86:	18fb      	adds	r3, r7, r3
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f7fd fc0e 	bl	80012ac <__aeabi_i2f>
 8003a90:	1c03      	adds	r3, r0, #0
 8003a92:	496a      	ldr	r1, [pc, #424]	@ (8003c3c <draw_waveform+0x3e4>)
 8003a94:	1c18      	adds	r0, r3, #0
 8003a96:	f7fc ff15 	bl	80008c4 <__aeabi_fdiv>
 8003a9a:	1c03      	adds	r3, r0, #0
 8003a9c:	4968      	ldr	r1, [pc, #416]	@ (8003c40 <draw_waveform+0x3e8>)
 8003a9e:	1c18      	adds	r0, r3, #0
 8003aa0:	f7fc fd1e 	bl	80004e0 <__aeabi_fadd>
 8003aa4:	1c03      	adds	r3, r0, #0
 8003aa6:	647b      	str	r3, [r7, #68]	@ 0x44

      float span = (base_max - base_min) / zoom;
 8003aa8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003aaa:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003aac:	f7fd f97a 	bl	8000da4 <__aeabi_fsub>
 8003ab0:	1c03      	adds	r3, r0, #0
 8003ab2:	1c1c      	adds	r4, r3, #0
 8003ab4:	6838      	ldr	r0, [r7, #0]
 8003ab6:	f7fd fbf9 	bl	80012ac <__aeabi_i2f>
 8003aba:	1c03      	adds	r3, r0, #0
 8003abc:	1c19      	adds	r1, r3, #0
 8003abe:	1c20      	adds	r0, r4, #0
 8003ac0:	f7fc ff00 	bl	80008c4 <__aeabi_fdiv>
 8003ac4:	1c03      	adds	r3, r0, #0
 8003ac6:	643b      	str	r3, [r7, #64]	@ 0x40
      
      // <<< MODIFIED: Y
      y_max = dynamic_center + span / 2.0f;
 8003ac8:	2180      	movs	r1, #128	@ 0x80
 8003aca:	05c9      	lsls	r1, r1, #23
 8003acc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003ace:	f7fc fef9 	bl	80008c4 <__aeabi_fdiv>
 8003ad2:	1c03      	adds	r3, r0, #0
 8003ad4:	1c19      	adds	r1, r3, #0
 8003ad6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003ad8:	f7fc fd02 	bl	80004e0 <__aeabi_fadd>
 8003adc:	1c03      	adds	r3, r0, #0
 8003ade:	677b      	str	r3, [r7, #116]	@ 0x74
      y_min = dynamic_center - span / 2.0f;
 8003ae0:	2180      	movs	r1, #128	@ 0x80
 8003ae2:	05c9      	lsls	r1, r1, #23
 8003ae4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003ae6:	f7fc feed 	bl	80008c4 <__aeabi_fdiv>
 8003aea:	1c03      	adds	r3, r0, #0
 8003aec:	1c19      	adds	r1, r3, #0
 8003aee:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003af0:	f7fd f958 	bl	8000da4 <__aeabi_fsub>
 8003af4:	1c03      	adds	r3, r0, #0
 8003af6:	673b      	str	r3, [r7, #112]	@ 0x70
      y_mid = dynamic_center;
 8003af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003afa:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // 
      u8g2_SetFont(u8g2, u8g2_font_t0_11_tr);
 8003afc:	4a57      	ldr	r2, [pc, #348]	@ (8003c5c <draw_waveform+0x404>)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	0011      	movs	r1, r2
 8003b02:	0018      	movs	r0, r3
 8003b04:	f003 fa78 	bl	8006ff8 <u8g2_SetFont>
      sprintf(buffer, "%.1f", y_max); u8g2_DrawStr(u8g2, 0, GRAPH_Y_START + 5, buffer);
 8003b08:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003b0a:	f7ff fbbf 	bl	800328c <__aeabi_f2d>
 8003b0e:	0002      	movs	r2, r0
 8003b10:	000b      	movs	r3, r1
 8003b12:	4955      	ldr	r1, [pc, #340]	@ (8003c68 <draw_waveform+0x410>)
 8003b14:	2410      	movs	r4, #16
 8003b16:	1938      	adds	r0, r7, r4
 8003b18:	f005 f9dc 	bl	8008ed4 <siprintf>
 8003b1c:	193b      	adds	r3, r7, r4
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	2214      	movs	r2, #20
 8003b22:	2100      	movs	r1, #0
 8003b24:	f003 f9c4 	bl	8006eb0 <u8g2_DrawStr>
      sprintf(buffer, "%.1f", y_mid); u8g2_DrawStr(u8g2, 0, GRAPH_Y_START + GRAPH_HEIGHT / 2, buffer);
 8003b28:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b2a:	f7ff fbaf 	bl	800328c <__aeabi_f2d>
 8003b2e:	0002      	movs	r2, r0
 8003b30:	000b      	movs	r3, r1
 8003b32:	494d      	ldr	r1, [pc, #308]	@ (8003c68 <draw_waveform+0x410>)
 8003b34:	1938      	adds	r0, r7, r4
 8003b36:	f005 f9cd 	bl	8008ed4 <siprintf>
 8003b3a:	193b      	adds	r3, r7, r4
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	2241      	movs	r2, #65	@ 0x41
 8003b40:	2100      	movs	r1, #0
 8003b42:	f003 f9b5 	bl	8006eb0 <u8g2_DrawStr>
      sprintf(buffer, "%.1f", y_min); u8g2_DrawStr(u8g2, 0, GRAPH_Y_END, buffer);
 8003b46:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003b48:	f7ff fba0 	bl	800328c <__aeabi_f2d>
 8003b4c:	0002      	movs	r2, r0
 8003b4e:	000b      	movs	r3, r1
 8003b50:	4945      	ldr	r1, [pc, #276]	@ (8003c68 <draw_waveform+0x410>)
 8003b52:	1938      	adds	r0, r7, r4
 8003b54:	f005 f9be 	bl	8008ed4 <siprintf>
 8003b58:	193b      	adds	r3, r7, r4
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	2273      	movs	r2, #115	@ 0x73
 8003b5e:	2100      	movs	r1, #0
 8003b60:	f003 f9a6 	bl	8006eb0 <u8g2_DrawStr>
  }

  // X ()
  u8g2_uint_t label_width = u8g2_GetStrWidth(u8g2, "10s");
 8003b64:	252e      	movs	r5, #46	@ 0x2e
 8003b66:	197c      	adds	r4, r7, r5
 8003b68:	4a40      	ldr	r2, [pc, #256]	@ (8003c6c <draw_waveform+0x414>)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	0011      	movs	r1, r2
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f003 faec 	bl	800714c <u8g2_GetStrWidth>
 8003b74:	0003      	movs	r3, r0
 8003b76:	8023      	strh	r3, [r4, #0]
  u8g2_DrawStr(u8g2, GRAPH_X_START, 127, "0s");
 8003b78:	4b3d      	ldr	r3, [pc, #244]	@ (8003c70 <draw_waveform+0x418>)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	227f      	movs	r2, #127	@ 0x7f
 8003b7e:	210f      	movs	r1, #15
 8003b80:	f003 f996 	bl	8006eb0 <u8g2_DrawStr>
  u8g2_DrawStr(u8g2, GRAPH_X_START + GRAPH_WIDTH / 2 - 5, 127, "5s");
 8003b84:	4b3b      	ldr	r3, [pc, #236]	@ (8003c74 <draw_waveform+0x41c>)
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	227f      	movs	r2, #127	@ 0x7f
 8003b8a:	2141      	movs	r1, #65	@ 0x41
 8003b8c:	f003 f990 	bl	8006eb0 <u8g2_DrawStr>
  u8g2_DrawStr(u8g2, GRAPH_X_START + GRAPH_WIDTH - label_width, 127, "10s");
 8003b90:	197b      	adds	r3, r7, r5
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	227d      	movs	r2, #125	@ 0x7d
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	b299      	uxth	r1, r3
 8003b9a:	4b34      	ldr	r3, [pc, #208]	@ (8003c6c <draw_waveform+0x414>)
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	227f      	movs	r2, #127	@ 0x7f
 8003ba0:	f003 f986 	bl	8006eb0 <u8g2_DrawStr>

  //  y_min  y_max
  // 
  for (int x = 0; x < GRAPH_WIDTH - 1; x++) {
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ba8:	e0db      	b.n	8003d62 <draw_waveform+0x50a>
      uint8_t raw_val1 = data[x + data_offset];
 8003baa:	4b22      	ldr	r3, [pc, #136]	@ (8003c34 <draw_waveform+0x3dc>)
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bb0:	18d3      	adds	r3, r2, r3
 8003bb2:	001a      	movs	r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	189a      	adds	r2, r3, r2
 8003bb8:	212d      	movs	r1, #45	@ 0x2d
 8003bba:	187b      	adds	r3, r7, r1
 8003bbc:	7812      	ldrb	r2, [r2, #0]
 8003bbe:	701a      	strb	r2, [r3, #0]
      uint8_t raw_val2 = data[x + 1 + data_offset];
 8003bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c34 <draw_waveform+0x3dc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	18d3      	adds	r3, r2, r3
 8003bca:	001a      	movs	r2, r3
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	189a      	adds	r2, r3, r2
 8003bd0:	242c      	movs	r4, #44	@ 0x2c
 8003bd2:	193b      	adds	r3, r7, r4
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	701a      	strb	r2, [r3, #0]

      float real_val1, real_val2;
      if (mode == DISPLAY_HEART_RATE) {
 8003bd8:	2388      	movs	r3, #136	@ 0x88
 8003bda:	2208      	movs	r2, #8
 8003bdc:	189b      	adds	r3, r3, r2
 8003bde:	19db      	adds	r3, r3, r7
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d148      	bne.n	8003c78 <draw_waveform+0x420>
          real_val1 = 60.0f + (raw_val1 / 4.0f);
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	0018      	movs	r0, r3
 8003bec:	f7fd fb5e 	bl	80012ac <__aeabi_i2f>
 8003bf0:	1c03      	adds	r3, r0, #0
 8003bf2:	2181      	movs	r1, #129	@ 0x81
 8003bf4:	05c9      	lsls	r1, r1, #23
 8003bf6:	1c18      	adds	r0, r3, #0
 8003bf8:	f7fc fe64 	bl	80008c4 <__aeabi_fdiv>
 8003bfc:	1c03      	adds	r3, r0, #0
 8003bfe:	4915      	ldr	r1, [pc, #84]	@ (8003c54 <draw_waveform+0x3fc>)
 8003c00:	1c18      	adds	r0, r3, #0
 8003c02:	f7fc fc6d 	bl	80004e0 <__aeabi_fadd>
 8003c06:	1c03      	adds	r3, r0, #0
 8003c08:	66bb      	str	r3, [r7, #104]	@ 0x68
          real_val2 = 60.0f + (raw_val2 / 4.0f);
 8003c0a:	193b      	adds	r3, r7, r4
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	0018      	movs	r0, r3
 8003c10:	f7fd fb4c 	bl	80012ac <__aeabi_i2f>
 8003c14:	1c03      	adds	r3, r0, #0
 8003c16:	2181      	movs	r1, #129	@ 0x81
 8003c18:	05c9      	lsls	r1, r1, #23
 8003c1a:	1c18      	adds	r0, r3, #0
 8003c1c:	f7fc fe52 	bl	80008c4 <__aeabi_fdiv>
 8003c20:	1c03      	adds	r3, r0, #0
 8003c22:	490c      	ldr	r1, [pc, #48]	@ (8003c54 <draw_waveform+0x3fc>)
 8003c24:	1c18      	adds	r0, r3, #0
 8003c26:	f7fc fc5b 	bl	80004e0 <__aeabi_fadd>
 8003c2a:	1c03      	adds	r3, r0, #0
 8003c2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c2e:	e047      	b.n	8003cc0 <draw_waveform+0x468>
 8003c30:	0800c74c 	.word	0x0800c74c
 8003c34:	200002ac 	.word	0x200002ac
 8003c38:	0800c238 	.word	0x0800c238
 8003c3c:	40a00000 	.word	0x40a00000
 8003c40:	420c0000 	.word	0x420c0000
 8003c44:	0800c244 	.word	0x0800c244
 8003c48:	200002b5 	.word	0x200002b5
 8003c4c:	0800c250 	.word	0x0800c250
 8003c50:	0800c25c 	.word	0x0800c25c
 8003c54:	42700000 	.word	0x42700000
 8003c58:	42f00000 	.word	0x42f00000
 8003c5c:	0800c37c 	.word	0x0800c37c
 8003c60:	0800c264 	.word	0x0800c264
 8003c64:	42280000 	.word	0x42280000
 8003c68:	0800c26c 	.word	0x0800c26c
 8003c6c:	0800c274 	.word	0x0800c274
 8003c70:	0800c278 	.word	0x0800c278
 8003c74:	0800c27c 	.word	0x0800c27c
      } else {
          real_val1 = 35.0f + (raw_val1 / 5.0f);
 8003c78:	232d      	movs	r3, #45	@ 0x2d
 8003c7a:	18fb      	adds	r3, r7, r3
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f7fd fb14 	bl	80012ac <__aeabi_i2f>
 8003c84:	1c03      	adds	r3, r0, #0
 8003c86:	493d      	ldr	r1, [pc, #244]	@ (8003d7c <draw_waveform+0x524>)
 8003c88:	1c18      	adds	r0, r3, #0
 8003c8a:	f7fc fe1b 	bl	80008c4 <__aeabi_fdiv>
 8003c8e:	1c03      	adds	r3, r0, #0
 8003c90:	493b      	ldr	r1, [pc, #236]	@ (8003d80 <draw_waveform+0x528>)
 8003c92:	1c18      	adds	r0, r3, #0
 8003c94:	f7fc fc24 	bl	80004e0 <__aeabi_fadd>
 8003c98:	1c03      	adds	r3, r0, #0
 8003c9a:	66bb      	str	r3, [r7, #104]	@ 0x68
          real_val2 = 35.0f + (raw_val2 / 5.0f);
 8003c9c:	232c      	movs	r3, #44	@ 0x2c
 8003c9e:	18fb      	adds	r3, r7, r3
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7fd fb02 	bl	80012ac <__aeabi_i2f>
 8003ca8:	1c03      	adds	r3, r0, #0
 8003caa:	4934      	ldr	r1, [pc, #208]	@ (8003d7c <draw_waveform+0x524>)
 8003cac:	1c18      	adds	r0, r3, #0
 8003cae:	f7fc fe09 	bl	80008c4 <__aeabi_fdiv>
 8003cb2:	1c03      	adds	r3, r0, #0
 8003cb4:	4932      	ldr	r1, [pc, #200]	@ (8003d80 <draw_waveform+0x528>)
 8003cb6:	1c18      	adds	r0, r3, #0
 8003cb8:	f7fc fc12 	bl	80004e0 <__aeabi_fadd>
 8003cbc:	1c03      	adds	r3, r0, #0
 8003cbe:	667b      	str	r3, [r7, #100]	@ 0x64
      }

      float y_span = y_max - y_min;
 8003cc0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003cc2:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003cc4:	f7fd f86e 	bl	8000da4 <__aeabi_fsub>
 8003cc8:	1c03      	adds	r3, r0, #0
 8003cca:	663b      	str	r3, [r7, #96]	@ 0x60
      if (y_span < 0.001) y_span = 0.001;
 8003ccc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003cce:	f7ff fadd 	bl	800328c <__aeabi_f2d>
 8003cd2:	4a2c      	ldr	r2, [pc, #176]	@ (8003d84 <draw_waveform+0x52c>)
 8003cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d88 <draw_waveform+0x530>)
 8003cd6:	f7fc fbbd 	bl	8000454 <__aeabi_dcmplt>
 8003cda:	1e03      	subs	r3, r0, #0
 8003cdc:	d001      	beq.n	8003ce2 <draw_waveform+0x48a>
 8003cde:	4b2b      	ldr	r3, [pc, #172]	@ (8003d8c <draw_waveform+0x534>)
 8003ce0:	663b      	str	r3, [r7, #96]	@ 0x60

      int y1 = GRAPH_Y_END - (int)((real_val1 - y_min) * GRAPH_HEIGHT / y_span);
 8003ce2:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003ce4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003ce6:	f7fd f85d 	bl	8000da4 <__aeabi_fsub>
 8003cea:	1c03      	adds	r3, r0, #0
 8003cec:	4928      	ldr	r1, [pc, #160]	@ (8003d90 <draw_waveform+0x538>)
 8003cee:	1c18      	adds	r0, r3, #0
 8003cf0:	f7fc fefe 	bl	8000af0 <__aeabi_fmul>
 8003cf4:	1c03      	adds	r3, r0, #0
 8003cf6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003cf8:	1c18      	adds	r0, r3, #0
 8003cfa:	f7fc fde3 	bl	80008c4 <__aeabi_fdiv>
 8003cfe:	1c03      	adds	r3, r0, #0
 8003d00:	1c18      	adds	r0, r3, #0
 8003d02:	f7fd fab3 	bl	800126c <__aeabi_f2iz>
 8003d06:	0003      	movs	r3, r0
 8003d08:	2273      	movs	r2, #115	@ 0x73
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
      int y2 = GRAPH_Y_END - (int)((real_val2 - y_min) * GRAPH_HEIGHT / y_span);
 8003d0e:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003d10:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d12:	f7fd f847 	bl	8000da4 <__aeabi_fsub>
 8003d16:	1c03      	adds	r3, r0, #0
 8003d18:	491d      	ldr	r1, [pc, #116]	@ (8003d90 <draw_waveform+0x538>)
 8003d1a:	1c18      	adds	r0, r3, #0
 8003d1c:	f7fc fee8 	bl	8000af0 <__aeabi_fmul>
 8003d20:	1c03      	adds	r3, r0, #0
 8003d22:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003d24:	1c18      	adds	r0, r3, #0
 8003d26:	f7fc fdcd 	bl	80008c4 <__aeabi_fdiv>
 8003d2a:	1c03      	adds	r3, r0, #0
 8003d2c:	1c18      	adds	r0, r3, #0
 8003d2e:	f7fd fa9d 	bl	800126c <__aeabi_f2iz>
 8003d32:	0003      	movs	r3, r0
 8003d34:	2273      	movs	r2, #115	@ 0x73
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24

      u8g2_DrawLine(u8g2, GRAPH_X_START + x, y1, GRAPH_X_START + x + 1, y2);
 8003d3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	330f      	adds	r3, #15
 8003d40:	b299      	uxth	r1, r3
 8003d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	3310      	adds	r3, #16
 8003d4c:	b29c      	uxth	r4, r3
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	0023      	movs	r3, r4
 8003d58:	f003 fc58 	bl	800760c <u8g2_DrawLine>
  for (int x = 0; x < GRAPH_WIDTH - 1; x++) {
 8003d5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d5e:	3301      	adds	r3, #1
 8003d60:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d64:	2b6c      	cmp	r3, #108	@ 0x6c
 8003d66:	dc00      	bgt.n	8003d6a <draw_waveform+0x512>
 8003d68:	e71f      	b.n	8003baa <draw_waveform+0x352>
  }

  // 5. 
  u8g2_SendBuffer(u8g2);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	f002 f99c 	bl	80060aa <u8g2_SendBuffer>
}
 8003d72:	46c0      	nop			@ (mov r8, r8)
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b01f      	add	sp, #124	@ 0x7c
 8003d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	40a00000 	.word	0x40a00000
 8003d80:	420c0000 	.word	0x420c0000
 8003d84:	d2f1a9fc 	.word	0xd2f1a9fc
 8003d88:	3f50624d 	.word	0x3f50624d
 8003d8c:	3a83126f 	.word	0x3a83126f
 8003d90:	42c80000 	.word	0x42c80000

08003d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d98:	b672      	cpsid	i
}
 8003d9a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d9c:	46c0      	nop			@ (mov r8, r8)
 8003d9e:	e7fd      	b.n	8003d9c <Error_Handler+0x8>

08003da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da6:	4b0f      	ldr	r3, [pc, #60]	@ (8003de4 <HAL_MspInit+0x44>)
 8003da8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003daa:	4b0e      	ldr	r3, [pc, #56]	@ (8003de4 <HAL_MspInit+0x44>)
 8003dac:	2101      	movs	r1, #1
 8003dae:	430a      	orrs	r2, r1
 8003db0:	641a      	str	r2, [r3, #64]	@ 0x40
 8003db2:	4b0c      	ldr	r3, [pc, #48]	@ (8003de4 <HAL_MspInit+0x44>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	2201      	movs	r2, #1
 8003db8:	4013      	ands	r3, r2
 8003dba:	607b      	str	r3, [r7, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dbe:	4b09      	ldr	r3, [pc, #36]	@ (8003de4 <HAL_MspInit+0x44>)
 8003dc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dc2:	4b08      	ldr	r3, [pc, #32]	@ (8003de4 <HAL_MspInit+0x44>)
 8003dc4:	2180      	movs	r1, #128	@ 0x80
 8003dc6:	0549      	lsls	r1, r1, #21
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003dcc:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <HAL_MspInit+0x44>)
 8003dce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dd0:	2380      	movs	r3, #128	@ 0x80
 8003dd2:	055b      	lsls	r3, r3, #21
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b002      	add	sp, #8
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	46c0      	nop			@ (mov r8, r8)
 8003de4:	40021000 	.word	0x40021000

08003de8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003de8:	b590      	push	{r4, r7, lr}
 8003dea:	b08b      	sub	sp, #44	@ 0x2c
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df0:	2414      	movs	r4, #20
 8003df2:	193b      	adds	r3, r7, r4
 8003df4:	0018      	movs	r0, r3
 8003df6:	2314      	movs	r3, #20
 8003df8:	001a      	movs	r2, r3
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	f005 f8d8 	bl	8008fb0 <memset>
  if(hspi->Instance==SPI2)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a1b      	ldr	r2, [pc, #108]	@ (8003e74 <HAL_SPI_MspInit+0x8c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d130      	bne.n	8003e6c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e10:	2180      	movs	r1, #128	@ 0x80
 8003e12:	01c9      	lsls	r1, r1, #7
 8003e14:	430a      	orrs	r2, r1
 8003e16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003e18:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	01db      	lsls	r3, r3, #7
 8003e20:	4013      	ands	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]
 8003e24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e2a:	4b13      	ldr	r3, [pc, #76]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e2c:	2102      	movs	r1, #2
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e32:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <HAL_SPI_MspInit+0x90>)
 8003e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e36:	2202      	movs	r2, #2
 8003e38:	4013      	ands	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = OLED_DIN_Pin|OLED_CLK_Pin;
 8003e3e:	193b      	adds	r3, r7, r4
 8003e40:	22c0      	movs	r2, #192	@ 0xc0
 8003e42:	0052      	lsls	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e46:	0021      	movs	r1, r4
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4e:	187b      	adds	r3, r7, r1
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e54:	187b      	adds	r3, r7, r1
 8003e56:	2200      	movs	r2, #0
 8003e58:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8003e5a:	187b      	adds	r3, r7, r1
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e60:	187b      	adds	r3, r7, r1
 8003e62:	4a06      	ldr	r2, [pc, #24]	@ (8003e7c <HAL_SPI_MspInit+0x94>)
 8003e64:	0019      	movs	r1, r3
 8003e66:	0010      	movs	r0, r2
 8003e68:	f000 fbd2 	bl	8004610 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003e6c:	46c0      	nop			@ (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b00b      	add	sp, #44	@ 0x2c
 8003e72:	bd90      	pop	{r4, r7, pc}
 8003e74:	40003800 	.word	0x40003800
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	50000400 	.word	0x50000400

08003e80 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a0e      	ldr	r2, [pc, #56]	@ (8003ec8 <HAL_TIM_Base_MspInit+0x48>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d115      	bne.n	8003ebe <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003e92:	4b0e      	ldr	r3, [pc, #56]	@ (8003ecc <HAL_TIM_Base_MspInit+0x4c>)
 8003e94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <HAL_TIM_Base_MspInit+0x4c>)
 8003e98:	2180      	movs	r1, #128	@ 0x80
 8003e9a:	0289      	lsls	r1, r1, #10
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <HAL_TIM_Base_MspInit+0x4c>)
 8003ea2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ea4:	2380      	movs	r3, #128	@ 0x80
 8003ea6:	029b      	lsls	r3, r3, #10
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	2015      	movs	r0, #21
 8003eb4:	f000 fb7a 	bl	80045ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003eb8:	2015      	movs	r0, #21
 8003eba:	f000 fb8c 	bl	80045d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	b004      	add	sp, #16
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	40014400 	.word	0x40014400
 8003ecc:	40021000 	.word	0x40021000

08003ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ed4:	46c0      	nop			@ (mov r8, r8)
 8003ed6:	e7fd      	b.n	8003ed4 <NMI_Handler+0x4>

08003ed8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003edc:	46c0      	nop			@ (mov r8, r8)
 8003ede:	e7fd      	b.n	8003edc <HardFault_Handler+0x4>

08003ee0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ee4:	46c0      	nop			@ (mov r8, r8)
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eee:	46c0      	nop			@ (mov r8, r8)
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ef8:	f000 fa6c 	bl	80043d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003efc:	46c0      	nop			@ (mov r8, r8)
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003f06:	2008      	movs	r0, #8
 8003f08:	f000 fd20 	bl	800494c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003f0c:	46c0      	nop			@ (mov r8, r8)
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003f16:	2380      	movs	r3, #128	@ 0x80
 8003f18:	021b      	lsls	r3, r3, #8
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	f000 fd16 	bl	800494c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003f20:	46c0      	nop			@ (mov r8, r8)
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003f2c:	4b03      	ldr	r3, [pc, #12]	@ (8003f3c <TIM16_IRQHandler+0x14>)
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f001 fe54 	bl	8005bdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003f34:	46c0      	nop			@ (mov r8, r8)
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	20000258 	.word	0x20000258

08003f40 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 1 */
// 
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	0002      	movs	r2, r0
 8003f48:	1dbb      	adds	r3, r7, #6
 8003f4a:	801a      	strh	r2, [r3, #0]
  // 
}
 8003f4c:	46c0      	nop			@ (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b002      	add	sp, #8
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_GPIO_EXTI_Falling_Callback>:

// 
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	0002      	movs	r2, r0
 8003f5c:	1dbb      	adds	r3, r7, #6
 8003f5e:	801a      	strh	r2, [r3, #0]
  // ---  ---
  if (GPIO_Pin == GPIO_PIN_15) // PA15 
 8003f60:	1dbb      	adds	r3, r7, #6
 8003f62:	881a      	ldrh	r2, [r3, #0]
 8003f64:	2380      	movs	r3, #128	@ 0x80
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d11f      	bne.n	8003fac <HAL_GPIO_EXTI_Falling_Callback+0x58>
  {
      // 
      static uint32_t last_encoder_tick = 0;
      if (HAL_GetTick() - last_encoder_tick > 5) // 5ms
 8003f6c:	f000 fa44 	bl	80043f8 <HAL_GetTick>
 8003f70:	0002      	movs	r2, r0
 8003f72:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe8 <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b05      	cmp	r3, #5
 8003f7a:	d917      	bls.n	8003fac <HAL_GPIO_EXTI_Falling_Callback+0x58>
      {
          // B(PB4)
          if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_SET) {
 8003f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <HAL_GPIO_EXTI_Falling_Callback+0x98>)
 8003f7e:	2110      	movs	r1, #16
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 fca9 	bl	80048d8 <HAL_GPIO_ReadPin>
 8003f86:	0003      	movs	r3, r0
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d105      	bne.n	8003f98 <HAL_GPIO_EXTI_Falling_Callback+0x44>
              encoder_counter++; // 
 8003f8c:	4b18      	ldr	r3, [pc, #96]	@ (8003ff0 <HAL_GPIO_EXTI_Falling_Callback+0x9c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	1c5a      	adds	r2, r3, #1
 8003f92:	4b17      	ldr	r3, [pc, #92]	@ (8003ff0 <HAL_GPIO_EXTI_Falling_Callback+0x9c>)
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	e004      	b.n	8003fa2 <HAL_GPIO_EXTI_Falling_Callback+0x4e>
          } else {
              encoder_counter--; // 
 8003f98:	4b15      	ldr	r3, [pc, #84]	@ (8003ff0 <HAL_GPIO_EXTI_Falling_Callback+0x9c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	1e5a      	subs	r2, r3, #1
 8003f9e:	4b14      	ldr	r3, [pc, #80]	@ (8003ff0 <HAL_GPIO_EXTI_Falling_Callback+0x9c>)
 8003fa0:	601a      	str	r2, [r3, #0]
          }
          last_encoder_tick = HAL_GetTick();
 8003fa2:	f000 fa29 	bl	80043f8 <HAL_GetTick>
 8003fa6:	0002      	movs	r2, r0
 8003fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe8 <HAL_GPIO_EXTI_Falling_Callback+0x94>)
 8003faa:	601a      	str	r2, [r3, #0]
      }
  }

  // ---  ---
  if (GPIO_Pin == GPIO_PIN_3) // PB3  ()
 8003fac:	1dbb      	adds	r3, r7, #6
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d114      	bne.n	8003fde <HAL_GPIO_EXTI_Falling_Callback+0x8a>
  {
      // 
      static uint32_t last_button_tick = 0;
      if (HAL_GetTick() - last_button_tick > 50) // 50ms
 8003fb4:	f000 fa20 	bl	80043f8 <HAL_GetTick>
 8003fb8:	0002      	movs	r2, r0
 8003fba:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff4 <HAL_GPIO_EXTI_Falling_Callback+0xa0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b32      	cmp	r3, #50	@ 0x32
 8003fc2:	d90c      	bls.n	8003fde <HAL_GPIO_EXTI_Falling_Callback+0x8a>
      {
          // 
          button_press_time = HAL_GetTick();
 8003fc4:	f000 fa18 	bl	80043f8 <HAL_GetTick>
 8003fc8:	0002      	movs	r2, r0
 8003fca:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff8 <HAL_GPIO_EXTI_Falling_Callback+0xa4>)
 8003fcc:	601a      	str	r2, [r3, #0]
          // 
          button_pressed = 1;
 8003fce:	4b0b      	ldr	r3, [pc, #44]	@ (8003ffc <HAL_GPIO_EXTI_Falling_Callback+0xa8>)
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	701a      	strb	r2, [r3, #0]
          last_button_tick = HAL_GetTick();
 8003fd4:	f000 fa10 	bl	80043f8 <HAL_GetTick>
 8003fd8:	0002      	movs	r2, r0
 8003fda:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <HAL_GPIO_EXTI_Falling_Callback+0xa0>)
 8003fdc:	601a      	str	r2, [r3, #0]
      }
  }
}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	b002      	add	sp, #8
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	46c0      	nop			@ (mov r8, r8)
 8003fe8:	200003bc 	.word	0x200003bc
 8003fec:	50000400 	.word	0x50000400
 8003ff0:	200002a4 	.word	0x200002a4
 8003ff4:	200003c0 	.word	0x200003c0
 8003ff8:	200002b0 	.word	0x200002b0
 8003ffc:	200002a8 	.word	0x200002a8

08004000 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  return 1;
 8004004:	2301      	movs	r3, #1
}
 8004006:	0018      	movs	r0, r3
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <_kill>:

int _kill(int pid, int sig)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004016:	f005 f825 	bl	8009064 <__errno>
 800401a:	0003      	movs	r3, r0
 800401c:	2216      	movs	r2, #22
 800401e:	601a      	str	r2, [r3, #0]
  return -1;
 8004020:	2301      	movs	r3, #1
 8004022:	425b      	negs	r3, r3
}
 8004024:	0018      	movs	r0, r3
 8004026:	46bd      	mov	sp, r7
 8004028:	b002      	add	sp, #8
 800402a:	bd80      	pop	{r7, pc}

0800402c <_exit>:

void _exit (int status)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004034:	2301      	movs	r3, #1
 8004036:	425a      	negs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	0011      	movs	r1, r2
 800403c:	0018      	movs	r0, r3
 800403e:	f7ff ffe5 	bl	800400c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004042:	46c0      	nop			@ (mov r8, r8)
 8004044:	e7fd      	b.n	8004042 <_exit+0x16>

08004046 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b086      	sub	sp, #24
 800404a:	af00      	add	r7, sp, #0
 800404c:	60f8      	str	r0, [r7, #12]
 800404e:	60b9      	str	r1, [r7, #8]
 8004050:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004052:	2300      	movs	r3, #0
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	e00a      	b.n	800406e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004058:	e000      	b.n	800405c <_read+0x16>
 800405a:	bf00      	nop
 800405c:	0001      	movs	r1, r0
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	60ba      	str	r2, [r7, #8]
 8004064:	b2ca      	uxtb	r2, r1
 8004066:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	3301      	adds	r3, #1
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	429a      	cmp	r2, r3
 8004074:	dbf0      	blt.n	8004058 <_read+0x12>
  }

  return len;
 8004076:	687b      	ldr	r3, [r7, #4]
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b006      	add	sp, #24
 800407e:	bd80      	pop	{r7, pc}

08004080 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	e009      	b.n	80040a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	60ba      	str	r2, [r7, #8]
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	0018      	movs	r0, r3
 800409c:	e000      	b.n	80040a0 <_write+0x20>
 800409e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	3301      	adds	r3, #1
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	dbf1      	blt.n	8004092 <_write+0x12>
  }
  return len;
 80040ae:	687b      	ldr	r3, [r7, #4]
}
 80040b0:	0018      	movs	r0, r3
 80040b2:	46bd      	mov	sp, r7
 80040b4:	b006      	add	sp, #24
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <_close>:

int _close(int file)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040c0:	2301      	movs	r3, #1
 80040c2:	425b      	negs	r3, r3
}
 80040c4:	0018      	movs	r0, r3
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b002      	add	sp, #8
 80040ca:	bd80      	pop	{r7, pc}

080040cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2280      	movs	r2, #128	@ 0x80
 80040da:	0192      	lsls	r2, r2, #6
 80040dc:	605a      	str	r2, [r3, #4]
  return 0;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	0018      	movs	r0, r3
 80040e2:	46bd      	mov	sp, r7
 80040e4:	b002      	add	sp, #8
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <_isatty>:

int _isatty(int file)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040f0:	2301      	movs	r3, #1
}
 80040f2:	0018      	movs	r0, r3
 80040f4:	46bd      	mov	sp, r7
 80040f6:	b002      	add	sp, #8
 80040f8:	bd80      	pop	{r7, pc}

080040fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b084      	sub	sp, #16
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004106:	2300      	movs	r3, #0
}
 8004108:	0018      	movs	r0, r3
 800410a:	46bd      	mov	sp, r7
 800410c:	b004      	add	sp, #16
 800410e:	bd80      	pop	{r7, pc}

08004110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004118:	4a14      	ldr	r2, [pc, #80]	@ (800416c <_sbrk+0x5c>)
 800411a:	4b15      	ldr	r3, [pc, #84]	@ (8004170 <_sbrk+0x60>)
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004124:	4b13      	ldr	r3, [pc, #76]	@ (8004174 <_sbrk+0x64>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d102      	bne.n	8004132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800412c:	4b11      	ldr	r3, [pc, #68]	@ (8004174 <_sbrk+0x64>)
 800412e:	4a12      	ldr	r2, [pc, #72]	@ (8004178 <_sbrk+0x68>)
 8004130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004132:	4b10      	ldr	r3, [pc, #64]	@ (8004174 <_sbrk+0x64>)
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	18d3      	adds	r3, r2, r3
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	429a      	cmp	r2, r3
 800413e:	d207      	bcs.n	8004150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004140:	f004 ff90 	bl	8009064 <__errno>
 8004144:	0003      	movs	r3, r0
 8004146:	220c      	movs	r2, #12
 8004148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800414a:	2301      	movs	r3, #1
 800414c:	425b      	negs	r3, r3
 800414e:	e009      	b.n	8004164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004150:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <_sbrk+0x64>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <_sbrk+0x64>)
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	18d2      	adds	r2, r2, r3
 800415e:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <_sbrk+0x64>)
 8004160:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004162:	68fb      	ldr	r3, [r7, #12]
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b006      	add	sp, #24
 800416a:	bd80      	pop	{r7, pc}
 800416c:	20002000 	.word	0x20002000
 8004170:	00000400 	.word	0x00000400
 8004174:	200003c4 	.word	0x200003c4
 8004178:	20000db0 	.word	0x20000db0

0800417c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004180:	46c0      	nop			@ (mov r8, r8)
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <u8g2_gpio_and_delay_stm32>:

// u8g2
u8g2_t u8g2;

// 
uint8_t u8g2_gpio_and_delay_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8004188:	b590      	push	{r4, r7, lr}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	0008      	movs	r0, r1
 8004192:	0011      	movs	r1, r2
 8004194:	607b      	str	r3, [r7, #4]
 8004196:	240b      	movs	r4, #11
 8004198:	193b      	adds	r3, r7, r4
 800419a:	1c02      	adds	r2, r0, #0
 800419c:	701a      	strb	r2, [r3, #0]
 800419e:	200a      	movs	r0, #10
 80041a0:	183b      	adds	r3, r7, r0
 80041a2:	1c0a      	adds	r2, r1, #0
 80041a4:	701a      	strb	r2, [r3, #0]
    switch (msg) {
 80041a6:	193b      	adds	r3, r7, r4
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b4b      	cmp	r3, #75	@ 0x4b
 80041ac:	d016      	beq.n	80041dc <u8g2_gpio_and_delay_stm32+0x54>
 80041ae:	dc1e      	bgt.n	80041ee <u8g2_gpio_and_delay_stm32+0x66>
 80041b0:	2b4a      	cmp	r3, #74	@ 0x4a
 80041b2:	d00a      	beq.n	80041ca <u8g2_gpio_and_delay_stm32+0x42>
 80041b4:	dc1b      	bgt.n	80041ee <u8g2_gpio_and_delay_stm32+0x66>
 80041b6:	2b28      	cmp	r3, #40	@ 0x28
 80041b8:	d01b      	beq.n	80041f2 <u8g2_gpio_and_delay_stm32+0x6a>
 80041ba:	2b29      	cmp	r3, #41	@ 0x29
 80041bc:	d117      	bne.n	80041ee <u8g2_gpio_and_delay_stm32+0x66>
        case U8X8_MSG_GPIO_AND_DELAY_INIT:
            // GPIOCubeMX
            break;
        case U8X8_MSG_DELAY_MILLI:
            // 
            HAL_Delay(arg_int);
 80041be:	183b      	adds	r3, r7, r0
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	0018      	movs	r0, r3
 80041c4:	f000 f922 	bl	800440c <HAL_Delay>
            break;
 80041c8:	e014      	b.n	80041f4 <u8g2_gpio_and_delay_stm32+0x6c>
        case U8X8_MSG_GPIO_DC:
            // DC
            HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 80041ca:	230a      	movs	r3, #10
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	480b      	ldr	r0, [pc, #44]	@ (8004200 <u8g2_gpio_and_delay_stm32+0x78>)
 80041d2:	001a      	movs	r2, r3
 80041d4:	2120      	movs	r1, #32
 80041d6:	f000 fb9c 	bl	8004912 <HAL_GPIO_WritePin>
            break;
 80041da:	e00b      	b.n	80041f4 <u8g2_gpio_and_delay_stm32+0x6c>
        case U8X8_MSG_GPIO_RESET:
            // RES
            HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, arg_int);
 80041dc:	230a      	movs	r3, #10
 80041de:	18fb      	adds	r3, r7, r3
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	4807      	ldr	r0, [pc, #28]	@ (8004200 <u8g2_gpio_and_delay_stm32+0x78>)
 80041e4:	001a      	movs	r2, r3
 80041e6:	2140      	movs	r1, #64	@ 0x40
 80041e8:	f000 fb93 	bl	8004912 <HAL_GPIO_WritePin>
            break;
 80041ec:	e002      	b.n	80041f4 <u8g2_gpio_and_delay_stm32+0x6c>
        // CS
        // case U8X8_MSG_GPIO_CS:
        //     HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, arg_int);
        //     break;
        default:
            return 0; // 
 80041ee:	2300      	movs	r3, #0
 80041f0:	e001      	b.n	80041f6 <u8g2_gpio_and_delay_stm32+0x6e>
            break;
 80041f2:	46c0      	nop			@ (mov r8, r8)
    }
    return 1;
 80041f4:	2301      	movs	r3, #1
}
 80041f6:	0018      	movs	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	b005      	add	sp, #20
 80041fc:	bd90      	pop	{r4, r7, pc}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	50000400 	.word	0x50000400

08004204 <u8g2_byte_spi_stm32>:

// SPI
uint8_t u8g2_byte_spi_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8004204:	b590      	push	{r4, r7, lr}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	0008      	movs	r0, r1
 800420e:	0011      	movs	r1, r2
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	240b      	movs	r4, #11
 8004214:	193b      	adds	r3, r7, r4
 8004216:	1c02      	adds	r2, r0, #0
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	200a      	movs	r0, #10
 800421c:	183b      	adds	r3, r7, r0
 800421e:	1c0a      	adds	r2, r1, #0
 8004220:	701a      	strb	r2, [r3, #0]
    switch (msg) {
 8004222:	193b      	adds	r3, r7, r4
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b20      	cmp	r3, #32
 8004228:	d00d      	beq.n	8004246 <u8g2_byte_spi_stm32+0x42>
 800422a:	dc15      	bgt.n	8004258 <u8g2_byte_spi_stm32+0x54>
 800422c:	2b14      	cmp	r3, #20
 800422e:	d015      	beq.n	800425c <u8g2_byte_spi_stm32+0x58>
 8004230:	2b17      	cmp	r3, #23
 8004232:	d111      	bne.n	8004258 <u8g2_byte_spi_stm32+0x54>
        case U8X8_MSG_BYTE_SEND:
            // SPI
            HAL_SPI_Transmit(&hspi2, (uint8_t *)arg_ptr, arg_int, 100);
 8004234:	183b      	adds	r3, r7, r0
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	b29a      	uxth	r2, r3
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	480a      	ldr	r0, [pc, #40]	@ (8004268 <u8g2_byte_spi_stm32+0x64>)
 800423e:	2364      	movs	r3, #100	@ 0x64
 8004240:	f001 f94a 	bl	80054d8 <HAL_SPI_Transmit>
            break;
 8004244:	e00b      	b.n	800425e <u8g2_byte_spi_stm32+0x5a>
        case U8X8_MSG_BYTE_INIT:
            // SPICubeMX
            break;
        case U8X8_MSG_BYTE_SET_DC:
            // DC
            HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 8004246:	230a      	movs	r3, #10
 8004248:	18fb      	adds	r3, r7, r3
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	4807      	ldr	r0, [pc, #28]	@ (800426c <u8g2_byte_spi_stm32+0x68>)
 800424e:	001a      	movs	r2, r3
 8004250:	2120      	movs	r1, #32
 8004252:	f000 fb5e 	bl	8004912 <HAL_GPIO_WritePin>
            break;
 8004256:	e002      	b.n	800425e <u8g2_byte_spi_stm32+0x5a>
        default:
            return 0; // 
 8004258:	2300      	movs	r3, #0
 800425a:	e001      	b.n	8004260 <u8g2_byte_spi_stm32+0x5c>
            break;
 800425c:	46c0      	nop			@ (mov r8, r8)
    }
    return 1;
 800425e:	2301      	movs	r3, #1
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	b005      	add	sp, #20
 8004266:	bd90      	pop	{r4, r7, pc}
 8004268:	200001f4 	.word	0x200001f4
 800426c:	50000400 	.word	0x50000400

08004270 <u8g2_Init>:

// U8g2 
void u8g2_Init(u8g2_t *u8g2) {
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
    // OLED
    // SH1107128x128 OLEDOLED
    // u8g2_Setup_sh1107_i2c_128x128_f(u8g2, U8G2_R0, u8x8_byte_sw_i2c, u8x8_gpio_and_delay_stm32); // I2C 
    // 
    u8g2_Setup_sh1107_seeed_128x128_f(u8g2, U8G2_R0, u8g2_byte_spi_stm32, u8g2_gpio_and_delay_stm32); // 4SPI
 8004278:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <u8g2_Init+0x30>)
 800427a:	4a0a      	ldr	r2, [pc, #40]	@ (80042a4 <u8g2_Init+0x34>)
 800427c:	490a      	ldr	r1, [pc, #40]	@ (80042a8 <u8g2_Init+0x38>)
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f001 ff32 	bl	80060e8 <u8g2_Setup_sh1107_seeed_128x128_f>

    // U8g2
    u8g2_InitDisplay(u8g2);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	0018      	movs	r0, r3
 8004288:	f004 f857 	bl	800833a <u8x8_InitDisplay>
    // 
    u8g2_SetPowerSave(u8g2, 0);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2100      	movs	r1, #0
 8004290:	0018      	movs	r0, r3
 8004292:	f004 f861 	bl	8008358 <u8x8_SetPowerSave>
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	46bd      	mov	sp, r7
 800429a:	b002      	add	sp, #8
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			@ (mov r8, r8)
 80042a0:	08004189 	.word	0x08004189
 80042a4:	08004205 	.word	0x08004205
 80042a8:	0800cbdc 	.word	0x0800cbdc

080042ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042ac:	480d      	ldr	r0, [pc, #52]	@ (80042e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80042b0:	f7ff ff64 	bl	800417c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042b4:	480c      	ldr	r0, [pc, #48]	@ (80042e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80042b6:	490d      	ldr	r1, [pc, #52]	@ (80042ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80042b8:	4a0d      	ldr	r2, [pc, #52]	@ (80042f0 <LoopForever+0xe>)
  movs r3, #0
 80042ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042bc:	e002      	b.n	80042c4 <LoopCopyDataInit>

080042be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042c2:	3304      	adds	r3, #4

080042c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042c8:	d3f9      	bcc.n	80042be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042ca:	4a0a      	ldr	r2, [pc, #40]	@ (80042f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80042cc:	4c0a      	ldr	r4, [pc, #40]	@ (80042f8 <LoopForever+0x16>)
  movs r3, #0
 80042ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042d0:	e001      	b.n	80042d6 <LoopFillZerobss>

080042d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042d4:	3204      	adds	r2, #4

080042d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042d8:	d3fb      	bcc.n	80042d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80042da:	f004 fec9 	bl	8009070 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80042de:	f7ff f83b 	bl	8003358 <main>

080042e2 <LoopForever>:

LoopForever:
  b LoopForever
 80042e2:	e7fe      	b.n	80042e2 <LoopForever>
  ldr   r0, =_estack
 80042e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80042e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042ec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80042f0:	0800d1c0 	.word	0x0800d1c0
  ldr r2, =_sbss
 80042f4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80042f8:	20000dac 	.word	0x20000dac

080042fc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80042fc:	e7fe      	b.n	80042fc <ADC1_IRQHandler>
	...

08004300 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004306:	1dfb      	adds	r3, r7, #7
 8004308:	2200      	movs	r2, #0
 800430a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800430c:	4b0b      	ldr	r3, [pc, #44]	@ (800433c <HAL_Init+0x3c>)
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b0a      	ldr	r3, [pc, #40]	@ (800433c <HAL_Init+0x3c>)
 8004312:	2180      	movs	r1, #128	@ 0x80
 8004314:	0049      	lsls	r1, r1, #1
 8004316:	430a      	orrs	r2, r1
 8004318:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800431a:	2003      	movs	r0, #3
 800431c:	f000 f810 	bl	8004340 <HAL_InitTick>
 8004320:	1e03      	subs	r3, r0, #0
 8004322:	d003      	beq.n	800432c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004324:	1dfb      	adds	r3, r7, #7
 8004326:	2201      	movs	r2, #1
 8004328:	701a      	strb	r2, [r3, #0]
 800432a:	e001      	b.n	8004330 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800432c:	f7ff fd38 	bl	8003da0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004330:	1dfb      	adds	r3, r7, #7
 8004332:	781b      	ldrb	r3, [r3, #0]
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	b002      	add	sp, #8
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40022000 	.word	0x40022000

08004340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004340:	b590      	push	{r4, r7, lr}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004348:	230f      	movs	r3, #15
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004350:	4b1d      	ldr	r3, [pc, #116]	@ (80043c8 <HAL_InitTick+0x88>)
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d02b      	beq.n	80043b0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004358:	4b1c      	ldr	r3, [pc, #112]	@ (80043cc <HAL_InitTick+0x8c>)
 800435a:	681c      	ldr	r4, [r3, #0]
 800435c:	4b1a      	ldr	r3, [pc, #104]	@ (80043c8 <HAL_InitTick+0x88>)
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	0019      	movs	r1, r3
 8004362:	23fa      	movs	r3, #250	@ 0xfa
 8004364:	0098      	lsls	r0, r3, #2
 8004366:	f7fb fee9 	bl	800013c <__udivsi3>
 800436a:	0003      	movs	r3, r0
 800436c:	0019      	movs	r1, r3
 800436e:	0020      	movs	r0, r4
 8004370:	f7fb fee4 	bl	800013c <__udivsi3>
 8004374:	0003      	movs	r3, r0
 8004376:	0018      	movs	r0, r3
 8004378:	f000 f93d 	bl	80045f6 <HAL_SYSTICK_Config>
 800437c:	1e03      	subs	r3, r0, #0
 800437e:	d112      	bne.n	80043a6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b03      	cmp	r3, #3
 8004384:	d80a      	bhi.n	800439c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	2301      	movs	r3, #1
 800438a:	425b      	negs	r3, r3
 800438c:	2200      	movs	r2, #0
 800438e:	0018      	movs	r0, r3
 8004390:	f000 f90c 	bl	80045ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004394:	4b0e      	ldr	r3, [pc, #56]	@ (80043d0 <HAL_InitTick+0x90>)
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	e00d      	b.n	80043b8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800439c:	230f      	movs	r3, #15
 800439e:	18fb      	adds	r3, r7, r3
 80043a0:	2201      	movs	r2, #1
 80043a2:	701a      	strb	r2, [r3, #0]
 80043a4:	e008      	b.n	80043b8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80043a6:	230f      	movs	r3, #15
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	2201      	movs	r2, #1
 80043ac:	701a      	strb	r2, [r3, #0]
 80043ae:	e003      	b.n	80043b8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80043b0:	230f      	movs	r3, #15
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	2201      	movs	r2, #1
 80043b6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80043b8:	230f      	movs	r3, #15
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	781b      	ldrb	r3, [r3, #0]
}
 80043be:	0018      	movs	r0, r3
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b005      	add	sp, #20
 80043c4:	bd90      	pop	{r4, r7, pc}
 80043c6:	46c0      	nop			@ (mov r8, r8)
 80043c8:	2000000c 	.word	0x2000000c
 80043cc:	20000004 	.word	0x20000004
 80043d0:	20000008 	.word	0x20000008

080043d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80043d8:	4b05      	ldr	r3, [pc, #20]	@ (80043f0 <HAL_IncTick+0x1c>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	001a      	movs	r2, r3
 80043de:	4b05      	ldr	r3, [pc, #20]	@ (80043f4 <HAL_IncTick+0x20>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	18d2      	adds	r2, r2, r3
 80043e4:	4b03      	ldr	r3, [pc, #12]	@ (80043f4 <HAL_IncTick+0x20>)
 80043e6:	601a      	str	r2, [r3, #0]
}
 80043e8:	46c0      	nop			@ (mov r8, r8)
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	2000000c 	.word	0x2000000c
 80043f4:	2000045c 	.word	0x2000045c

080043f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
  return uwTick;
 80043fc:	4b02      	ldr	r3, [pc, #8]	@ (8004408 <HAL_GetTick+0x10>)
 80043fe:	681b      	ldr	r3, [r3, #0]
}
 8004400:	0018      	movs	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			@ (mov r8, r8)
 8004408:	2000045c 	.word	0x2000045c

0800440c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004414:	f7ff fff0 	bl	80043f8 <HAL_GetTick>
 8004418:	0003      	movs	r3, r0
 800441a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	3301      	adds	r3, #1
 8004424:	d005      	beq.n	8004432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_Delay+0x44>)
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	001a      	movs	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	189b      	adds	r3, r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004432:	46c0      	nop			@ (mov r8, r8)
 8004434:	f7ff ffe0 	bl	80043f8 <HAL_GetTick>
 8004438:	0002      	movs	r2, r0
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	429a      	cmp	r2, r3
 8004442:	d8f7      	bhi.n	8004434 <HAL_Delay+0x28>
  {
  }
}
 8004444:	46c0      	nop			@ (mov r8, r8)
 8004446:	46c0      	nop			@ (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b004      	add	sp, #16
 800444c:	bd80      	pop	{r7, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	2000000c 	.word	0x2000000c

08004454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	0002      	movs	r2, r0
 800445c:	1dfb      	adds	r3, r7, #7
 800445e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004460:	1dfb      	adds	r3, r7, #7
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	2b7f      	cmp	r3, #127	@ 0x7f
 8004466:	d809      	bhi.n	800447c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004468:	1dfb      	adds	r3, r7, #7
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	001a      	movs	r2, r3
 800446e:	231f      	movs	r3, #31
 8004470:	401a      	ands	r2, r3
 8004472:	4b04      	ldr	r3, [pc, #16]	@ (8004484 <__NVIC_EnableIRQ+0x30>)
 8004474:	2101      	movs	r1, #1
 8004476:	4091      	lsls	r1, r2
 8004478:	000a      	movs	r2, r1
 800447a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	b002      	add	sp, #8
 8004482:	bd80      	pop	{r7, pc}
 8004484:	e000e100 	.word	0xe000e100

08004488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004488:	b590      	push	{r4, r7, lr}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	0002      	movs	r2, r0
 8004490:	6039      	str	r1, [r7, #0]
 8004492:	1dfb      	adds	r3, r7, #7
 8004494:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004496:	1dfb      	adds	r3, r7, #7
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	2b7f      	cmp	r3, #127	@ 0x7f
 800449c:	d828      	bhi.n	80044f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800449e:	4a2f      	ldr	r2, [pc, #188]	@ (800455c <__NVIC_SetPriority+0xd4>)
 80044a0:	1dfb      	adds	r3, r7, #7
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	b25b      	sxtb	r3, r3
 80044a6:	089b      	lsrs	r3, r3, #2
 80044a8:	33c0      	adds	r3, #192	@ 0xc0
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	589b      	ldr	r3, [r3, r2]
 80044ae:	1dfa      	adds	r2, r7, #7
 80044b0:	7812      	ldrb	r2, [r2, #0]
 80044b2:	0011      	movs	r1, r2
 80044b4:	2203      	movs	r2, #3
 80044b6:	400a      	ands	r2, r1
 80044b8:	00d2      	lsls	r2, r2, #3
 80044ba:	21ff      	movs	r1, #255	@ 0xff
 80044bc:	4091      	lsls	r1, r2
 80044be:	000a      	movs	r2, r1
 80044c0:	43d2      	mvns	r2, r2
 80044c2:	401a      	ands	r2, r3
 80044c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	019b      	lsls	r3, r3, #6
 80044ca:	22ff      	movs	r2, #255	@ 0xff
 80044cc:	401a      	ands	r2, r3
 80044ce:	1dfb      	adds	r3, r7, #7
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	0018      	movs	r0, r3
 80044d4:	2303      	movs	r3, #3
 80044d6:	4003      	ands	r3, r0
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044dc:	481f      	ldr	r0, [pc, #124]	@ (800455c <__NVIC_SetPriority+0xd4>)
 80044de:	1dfb      	adds	r3, r7, #7
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	b25b      	sxtb	r3, r3
 80044e4:	089b      	lsrs	r3, r3, #2
 80044e6:	430a      	orrs	r2, r1
 80044e8:	33c0      	adds	r3, #192	@ 0xc0
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80044ee:	e031      	b.n	8004554 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004560 <__NVIC_SetPriority+0xd8>)
 80044f2:	1dfb      	adds	r3, r7, #7
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	0019      	movs	r1, r3
 80044f8:	230f      	movs	r3, #15
 80044fa:	400b      	ands	r3, r1
 80044fc:	3b08      	subs	r3, #8
 80044fe:	089b      	lsrs	r3, r3, #2
 8004500:	3306      	adds	r3, #6
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	18d3      	adds	r3, r2, r3
 8004506:	3304      	adds	r3, #4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	1dfa      	adds	r2, r7, #7
 800450c:	7812      	ldrb	r2, [r2, #0]
 800450e:	0011      	movs	r1, r2
 8004510:	2203      	movs	r2, #3
 8004512:	400a      	ands	r2, r1
 8004514:	00d2      	lsls	r2, r2, #3
 8004516:	21ff      	movs	r1, #255	@ 0xff
 8004518:	4091      	lsls	r1, r2
 800451a:	000a      	movs	r2, r1
 800451c:	43d2      	mvns	r2, r2
 800451e:	401a      	ands	r2, r3
 8004520:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	019b      	lsls	r3, r3, #6
 8004526:	22ff      	movs	r2, #255	@ 0xff
 8004528:	401a      	ands	r2, r3
 800452a:	1dfb      	adds	r3, r7, #7
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	0018      	movs	r0, r3
 8004530:	2303      	movs	r3, #3
 8004532:	4003      	ands	r3, r0
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004538:	4809      	ldr	r0, [pc, #36]	@ (8004560 <__NVIC_SetPriority+0xd8>)
 800453a:	1dfb      	adds	r3, r7, #7
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	001c      	movs	r4, r3
 8004540:	230f      	movs	r3, #15
 8004542:	4023      	ands	r3, r4
 8004544:	3b08      	subs	r3, #8
 8004546:	089b      	lsrs	r3, r3, #2
 8004548:	430a      	orrs	r2, r1
 800454a:	3306      	adds	r3, #6
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	18c3      	adds	r3, r0, r3
 8004550:	3304      	adds	r3, #4
 8004552:	601a      	str	r2, [r3, #0]
}
 8004554:	46c0      	nop			@ (mov r8, r8)
 8004556:	46bd      	mov	sp, r7
 8004558:	b003      	add	sp, #12
 800455a:	bd90      	pop	{r4, r7, pc}
 800455c:	e000e100 	.word	0xe000e100
 8004560:	e000ed00 	.word	0xe000ed00

08004564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	1e5a      	subs	r2, r3, #1
 8004570:	2380      	movs	r3, #128	@ 0x80
 8004572:	045b      	lsls	r3, r3, #17
 8004574:	429a      	cmp	r2, r3
 8004576:	d301      	bcc.n	800457c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004578:	2301      	movs	r3, #1
 800457a:	e010      	b.n	800459e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800457c:	4b0a      	ldr	r3, [pc, #40]	@ (80045a8 <SysTick_Config+0x44>)
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	3a01      	subs	r2, #1
 8004582:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004584:	2301      	movs	r3, #1
 8004586:	425b      	negs	r3, r3
 8004588:	2103      	movs	r1, #3
 800458a:	0018      	movs	r0, r3
 800458c:	f7ff ff7c 	bl	8004488 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <SysTick_Config+0x44>)
 8004592:	2200      	movs	r2, #0
 8004594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004596:	4b04      	ldr	r3, [pc, #16]	@ (80045a8 <SysTick_Config+0x44>)
 8004598:	2207      	movs	r2, #7
 800459a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800459c:	2300      	movs	r3, #0
}
 800459e:	0018      	movs	r0, r3
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b002      	add	sp, #8
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	46c0      	nop			@ (mov r8, r8)
 80045a8:	e000e010 	.word	0xe000e010

080045ac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60b9      	str	r1, [r7, #8]
 80045b4:	607a      	str	r2, [r7, #4]
 80045b6:	210f      	movs	r1, #15
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	1c02      	adds	r2, r0, #0
 80045bc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	187b      	adds	r3, r7, r1
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	b25b      	sxtb	r3, r3
 80045c6:	0011      	movs	r1, r2
 80045c8:	0018      	movs	r0, r3
 80045ca:	f7ff ff5d 	bl	8004488 <__NVIC_SetPriority>
}
 80045ce:	46c0      	nop			@ (mov r8, r8)
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b004      	add	sp, #16
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b082      	sub	sp, #8
 80045da:	af00      	add	r7, sp, #0
 80045dc:	0002      	movs	r2, r0
 80045de:	1dfb      	adds	r3, r7, #7
 80045e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045e2:	1dfb      	adds	r3, r7, #7
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	b25b      	sxtb	r3, r3
 80045e8:	0018      	movs	r0, r3
 80045ea:	f7ff ff33 	bl	8004454 <__NVIC_EnableIRQ>
}
 80045ee:	46c0      	nop			@ (mov r8, r8)
 80045f0:	46bd      	mov	sp, r7
 80045f2:	b002      	add	sp, #8
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b082      	sub	sp, #8
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	0018      	movs	r0, r3
 8004602:	f7ff ffaf 	bl	8004564 <SysTick_Config>
 8004606:	0003      	movs	r3, r0
}
 8004608:	0018      	movs	r0, r3
 800460a:	46bd      	mov	sp, r7
 800460c:	b002      	add	sp, #8
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800461a:	2300      	movs	r3, #0
 800461c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800461e:	e147      	b.n	80048b0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2101      	movs	r1, #1
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4091      	lsls	r1, r2
 800462a:	000a      	movs	r2, r1
 800462c:	4013      	ands	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d100      	bne.n	8004638 <HAL_GPIO_Init+0x28>
 8004636:	e138      	b.n	80048aa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2203      	movs	r2, #3
 800463e:	4013      	ands	r3, r2
 8004640:	2b01      	cmp	r3, #1
 8004642:	d005      	beq.n	8004650 <HAL_GPIO_Init+0x40>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2203      	movs	r2, #3
 800464a:	4013      	ands	r3, r2
 800464c:	2b02      	cmp	r3, #2
 800464e:	d130      	bne.n	80046b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	2203      	movs	r2, #3
 800465c:	409a      	lsls	r2, r3
 800465e:	0013      	movs	r3, r2
 8004660:	43da      	mvns	r2, r3
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	4013      	ands	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	409a      	lsls	r2, r3
 8004672:	0013      	movs	r3, r2
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004686:	2201      	movs	r2, #1
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	409a      	lsls	r2, r3
 800468c:	0013      	movs	r3, r2
 800468e:	43da      	mvns	r2, r3
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	4013      	ands	r3, r2
 8004694:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	091b      	lsrs	r3, r3, #4
 800469c:	2201      	movs	r2, #1
 800469e:	401a      	ands	r2, r3
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	409a      	lsls	r2, r3
 80046a4:	0013      	movs	r3, r2
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2203      	movs	r2, #3
 80046b8:	4013      	ands	r3, r2
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d017      	beq.n	80046ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	2203      	movs	r2, #3
 80046ca:	409a      	lsls	r2, r3
 80046cc:	0013      	movs	r3, r2
 80046ce:	43da      	mvns	r2, r3
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	409a      	lsls	r2, r3
 80046e0:	0013      	movs	r3, r2
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2203      	movs	r2, #3
 80046f4:	4013      	ands	r3, r2
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d123      	bne.n	8004742 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	08da      	lsrs	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3208      	adds	r2, #8
 8004702:	0092      	lsls	r2, r2, #2
 8004704:	58d3      	ldr	r3, [r2, r3]
 8004706:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2207      	movs	r2, #7
 800470c:	4013      	ands	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	220f      	movs	r2, #15
 8004712:	409a      	lsls	r2, r3
 8004714:	0013      	movs	r3, r2
 8004716:	43da      	mvns	r2, r3
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4013      	ands	r3, r2
 800471c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	691a      	ldr	r2, [r3, #16]
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	2107      	movs	r1, #7
 8004726:	400b      	ands	r3, r1
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	409a      	lsls	r2, r3
 800472c:	0013      	movs	r3, r2
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	08da      	lsrs	r2, r3, #3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3208      	adds	r2, #8
 800473c:	0092      	lsls	r2, r2, #2
 800473e:	6939      	ldr	r1, [r7, #16]
 8004740:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	2203      	movs	r2, #3
 800474e:	409a      	lsls	r2, r3
 8004750:	0013      	movs	r3, r2
 8004752:	43da      	mvns	r2, r3
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4013      	ands	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2203      	movs	r2, #3
 8004760:	401a      	ands	r2, r3
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	409a      	lsls	r2, r3
 8004768:	0013      	movs	r3, r2
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	23c0      	movs	r3, #192	@ 0xc0
 800477c:	029b      	lsls	r3, r3, #10
 800477e:	4013      	ands	r3, r2
 8004780:	d100      	bne.n	8004784 <HAL_GPIO_Init+0x174>
 8004782:	e092      	b.n	80048aa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004784:	4a50      	ldr	r2, [pc, #320]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	089b      	lsrs	r3, r3, #2
 800478a:	3318      	adds	r3, #24
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	589b      	ldr	r3, [r3, r2]
 8004790:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2203      	movs	r2, #3
 8004796:	4013      	ands	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	220f      	movs	r2, #15
 800479c:	409a      	lsls	r2, r3
 800479e:	0013      	movs	r3, r2
 80047a0:	43da      	mvns	r2, r3
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	23a0      	movs	r3, #160	@ 0xa0
 80047ac:	05db      	lsls	r3, r3, #23
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d013      	beq.n	80047da <HAL_GPIO_Init+0x1ca>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a45      	ldr	r2, [pc, #276]	@ (80048cc <HAL_GPIO_Init+0x2bc>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00d      	beq.n	80047d6 <HAL_GPIO_Init+0x1c6>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a44      	ldr	r2, [pc, #272]	@ (80048d0 <HAL_GPIO_Init+0x2c0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <HAL_GPIO_Init+0x1c2>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a43      	ldr	r2, [pc, #268]	@ (80048d4 <HAL_GPIO_Init+0x2c4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d101      	bne.n	80047ce <HAL_GPIO_Init+0x1be>
 80047ca:	2303      	movs	r3, #3
 80047cc:	e006      	b.n	80047dc <HAL_GPIO_Init+0x1cc>
 80047ce:	2305      	movs	r3, #5
 80047d0:	e004      	b.n	80047dc <HAL_GPIO_Init+0x1cc>
 80047d2:	2302      	movs	r3, #2
 80047d4:	e002      	b.n	80047dc <HAL_GPIO_Init+0x1cc>
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <HAL_GPIO_Init+0x1cc>
 80047da:	2300      	movs	r3, #0
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	2103      	movs	r1, #3
 80047e0:	400a      	ands	r2, r1
 80047e2:	00d2      	lsls	r2, r2, #3
 80047e4:	4093      	lsls	r3, r2
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80047ec:	4936      	ldr	r1, [pc, #216]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	089b      	lsrs	r3, r3, #2
 80047f2:	3318      	adds	r3, #24
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047fa:	4b33      	ldr	r3, [pc, #204]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	43da      	mvns	r2, r3
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	4013      	ands	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	2380      	movs	r3, #128	@ 0x80
 8004810:	035b      	lsls	r3, r3, #13
 8004812:	4013      	ands	r3, r2
 8004814:	d003      	beq.n	800481e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800481e:	4b2a      	ldr	r3, [pc, #168]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004824:	4b28      	ldr	r3, [pc, #160]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	43da      	mvns	r2, r3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	4013      	ands	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	2380      	movs	r3, #128	@ 0x80
 800483a:	039b      	lsls	r3, r3, #14
 800483c:	4013      	ands	r3, r2
 800483e:	d003      	beq.n	8004848 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004848:	4b1f      	ldr	r3, [pc, #124]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800484e:	4a1e      	ldr	r2, [pc, #120]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 8004850:	2384      	movs	r3, #132	@ 0x84
 8004852:	58d3      	ldr	r3, [r2, r3]
 8004854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	43da      	mvns	r2, r3
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4013      	ands	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	029b      	lsls	r3, r3, #10
 8004868:	4013      	ands	r3, r2
 800486a:	d003      	beq.n	8004874 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004874:	4914      	ldr	r1, [pc, #80]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 8004876:	2284      	movs	r2, #132	@ 0x84
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800487c:	4a12      	ldr	r2, [pc, #72]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 800487e:	2380      	movs	r3, #128	@ 0x80
 8004880:	58d3      	ldr	r3, [r2, r3]
 8004882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	43da      	mvns	r2, r3
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	4013      	ands	r3, r2
 800488c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	2380      	movs	r3, #128	@ 0x80
 8004894:	025b      	lsls	r3, r3, #9
 8004896:	4013      	ands	r3, r2
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4313      	orrs	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80048a2:	4909      	ldr	r1, [pc, #36]	@ (80048c8 <HAL_GPIO_Init+0x2b8>)
 80048a4:	2280      	movs	r2, #128	@ 0x80
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	3301      	adds	r3, #1
 80048ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	40da      	lsrs	r2, r3
 80048b8:	1e13      	subs	r3, r2, #0
 80048ba:	d000      	beq.n	80048be <HAL_GPIO_Init+0x2ae>
 80048bc:	e6b0      	b.n	8004620 <HAL_GPIO_Init+0x10>
  }
}
 80048be:	46c0      	nop			@ (mov r8, r8)
 80048c0:	46c0      	nop			@ (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b006      	add	sp, #24
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40021800 	.word	0x40021800
 80048cc:	50000400 	.word	0x50000400
 80048d0:	50000800 	.word	0x50000800
 80048d4:	50000c00 	.word	0x50000c00

080048d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	000a      	movs	r2, r1
 80048e2:	1cbb      	adds	r3, r7, #2
 80048e4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	1cba      	adds	r2, r7, #2
 80048ec:	8812      	ldrh	r2, [r2, #0]
 80048ee:	4013      	ands	r3, r2
 80048f0:	d004      	beq.n	80048fc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80048f2:	230f      	movs	r3, #15
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2201      	movs	r2, #1
 80048f8:	701a      	strb	r2, [r3, #0]
 80048fa:	e003      	b.n	8004904 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048fc:	230f      	movs	r3, #15
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004904:	230f      	movs	r3, #15
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781b      	ldrb	r3, [r3, #0]
}
 800490a:	0018      	movs	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	b004      	add	sp, #16
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b082      	sub	sp, #8
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
 800491a:	0008      	movs	r0, r1
 800491c:	0011      	movs	r1, r2
 800491e:	1cbb      	adds	r3, r7, #2
 8004920:	1c02      	adds	r2, r0, #0
 8004922:	801a      	strh	r2, [r3, #0]
 8004924:	1c7b      	adds	r3, r7, #1
 8004926:	1c0a      	adds	r2, r1, #0
 8004928:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800492a:	1c7b      	adds	r3, r7, #1
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d004      	beq.n	800493c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004932:	1cbb      	adds	r3, r7, #2
 8004934:	881a      	ldrh	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800493a:	e003      	b.n	8004944 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800493c:	1cbb      	adds	r3, r7, #2
 800493e:	881a      	ldrh	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b002      	add	sp, #8
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	0002      	movs	r2, r0
 8004954:	1dbb      	adds	r3, r7, #6
 8004956:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004958:	4b10      	ldr	r3, [pc, #64]	@ (800499c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	1dba      	adds	r2, r7, #6
 800495e:	8812      	ldrh	r2, [r2, #0]
 8004960:	4013      	ands	r3, r2
 8004962:	d008      	beq.n	8004976 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004964:	4b0d      	ldr	r3, [pc, #52]	@ (800499c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004966:	1dba      	adds	r2, r7, #6
 8004968:	8812      	ldrh	r2, [r2, #0]
 800496a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800496c:	1dbb      	adds	r3, r7, #6
 800496e:	881b      	ldrh	r3, [r3, #0]
 8004970:	0018      	movs	r0, r3
 8004972:	f7ff fae5 	bl	8003f40 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004976:	4b09      	ldr	r3, [pc, #36]	@ (800499c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	1dba      	adds	r2, r7, #6
 800497c:	8812      	ldrh	r2, [r2, #0]
 800497e:	4013      	ands	r3, r2
 8004980:	d008      	beq.n	8004994 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004982:	4b06      	ldr	r3, [pc, #24]	@ (800499c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004984:	1dba      	adds	r2, r7, #6
 8004986:	8812      	ldrh	r2, [r2, #0]
 8004988:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800498a:	1dbb      	adds	r3, r7, #6
 800498c:	881b      	ldrh	r3, [r3, #0]
 800498e:	0018      	movs	r0, r3
 8004990:	f7ff fae0 	bl	8003f54 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004994:	46c0      	nop			@ (mov r8, r8)
 8004996:	46bd      	mov	sp, r7
 8004998:	b002      	add	sp, #8
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40021800 	.word	0x40021800

080049a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80049a8:	4b19      	ldr	r3, [pc, #100]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a19      	ldr	r2, [pc, #100]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	0019      	movs	r1, r3
 80049b2:	4b17      	ldr	r3, [pc, #92]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	2380      	movs	r3, #128	@ 0x80
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d11f      	bne.n	8004a04 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80049c4:	4b14      	ldr	r3, [pc, #80]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	0013      	movs	r3, r2
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	189b      	adds	r3, r3, r2
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	4912      	ldr	r1, [pc, #72]	@ (8004a1c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80049d2:	0018      	movs	r0, r3
 80049d4:	f7fb fbb2 	bl	800013c <__udivsi3>
 80049d8:	0003      	movs	r3, r0
 80049da:	3301      	adds	r3, #1
 80049dc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049de:	e008      	b.n	80049f2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	e001      	b.n	80049f2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e009      	b.n	8004a06 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049f2:	4b07      	ldr	r3, [pc, #28]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049f4:	695a      	ldr	r2, [r3, #20]
 80049f6:	2380      	movs	r3, #128	@ 0x80
 80049f8:	00db      	lsls	r3, r3, #3
 80049fa:	401a      	ands	r2, r3
 80049fc:	2380      	movs	r3, #128	@ 0x80
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d0ed      	beq.n	80049e0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	0018      	movs	r0, r3
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b004      	add	sp, #16
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	46c0      	nop			@ (mov r8, r8)
 8004a10:	40007000 	.word	0x40007000
 8004a14:	fffff9ff 	.word	0xfffff9ff
 8004a18:	20000004 	.word	0x20000004
 8004a1c:	000f4240 	.word	0x000f4240

08004a20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e2fe      	b.n	8005030 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2201      	movs	r2, #1
 8004a38:	4013      	ands	r3, r2
 8004a3a:	d100      	bne.n	8004a3e <HAL_RCC_OscConfig+0x1e>
 8004a3c:	e07c      	b.n	8004b38 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a3e:	4bc3      	ldr	r3, [pc, #780]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	2238      	movs	r2, #56	@ 0x38
 8004a44:	4013      	ands	r3, r2
 8004a46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a48:	4bc0      	ldr	r3, [pc, #768]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	4013      	ands	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d102      	bne.n	8004a5e <HAL_RCC_OscConfig+0x3e>
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d002      	beq.n	8004a64 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	2b08      	cmp	r3, #8
 8004a62:	d10b      	bne.n	8004a7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a64:	4bb9      	ldr	r3, [pc, #740]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	2380      	movs	r3, #128	@ 0x80
 8004a6a:	029b      	lsls	r3, r3, #10
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d062      	beq.n	8004b36 <HAL_RCC_OscConfig+0x116>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d15e      	bne.n	8004b36 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e2d9      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	2380      	movs	r3, #128	@ 0x80
 8004a82:	025b      	lsls	r3, r3, #9
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d107      	bne.n	8004a98 <HAL_RCC_OscConfig+0x78>
 8004a88:	4bb0      	ldr	r3, [pc, #704]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	4baf      	ldr	r3, [pc, #700]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004a8e:	2180      	movs	r1, #128	@ 0x80
 8004a90:	0249      	lsls	r1, r1, #9
 8004a92:	430a      	orrs	r2, r1
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	e020      	b.n	8004ada <HAL_RCC_OscConfig+0xba>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	23a0      	movs	r3, #160	@ 0xa0
 8004a9e:	02db      	lsls	r3, r3, #11
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d10e      	bne.n	8004ac2 <HAL_RCC_OscConfig+0xa2>
 8004aa4:	4ba9      	ldr	r3, [pc, #676]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	4ba8      	ldr	r3, [pc, #672]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004aaa:	2180      	movs	r1, #128	@ 0x80
 8004aac:	02c9      	lsls	r1, r1, #11
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	4ba5      	ldr	r3, [pc, #660]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ab8:	2180      	movs	r1, #128	@ 0x80
 8004aba:	0249      	lsls	r1, r1, #9
 8004abc:	430a      	orrs	r2, r1
 8004abe:	601a      	str	r2, [r3, #0]
 8004ac0:	e00b      	b.n	8004ada <HAL_RCC_OscConfig+0xba>
 8004ac2:	4ba2      	ldr	r3, [pc, #648]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4ba1      	ldr	r3, [pc, #644]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ac8:	49a1      	ldr	r1, [pc, #644]	@ (8004d50 <HAL_RCC_OscConfig+0x330>)
 8004aca:	400a      	ands	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	4b9f      	ldr	r3, [pc, #636]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	4b9e      	ldr	r3, [pc, #632]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ad4:	499f      	ldr	r1, [pc, #636]	@ (8004d54 <HAL_RCC_OscConfig+0x334>)
 8004ad6:	400a      	ands	r2, r1
 8004ad8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d014      	beq.n	8004b0c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae2:	f7ff fc89 	bl	80043f8 <HAL_GetTick>
 8004ae6:	0003      	movs	r3, r0
 8004ae8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aec:	f7ff fc84 	bl	80043f8 <HAL_GetTick>
 8004af0:	0002      	movs	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b64      	cmp	r3, #100	@ 0x64
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e298      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004afe:	4b93      	ldr	r3, [pc, #588]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	2380      	movs	r3, #128	@ 0x80
 8004b04:	029b      	lsls	r3, r3, #10
 8004b06:	4013      	ands	r3, r2
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0xcc>
 8004b0a:	e015      	b.n	8004b38 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0c:	f7ff fc74 	bl	80043f8 <HAL_GetTick>
 8004b10:	0003      	movs	r3, r0
 8004b12:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b16:	f7ff fc6f 	bl	80043f8 <HAL_GetTick>
 8004b1a:	0002      	movs	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b64      	cmp	r3, #100	@ 0x64
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e283      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b28:	4b88      	ldr	r3, [pc, #544]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	2380      	movs	r3, #128	@ 0x80
 8004b2e:	029b      	lsls	r3, r3, #10
 8004b30:	4013      	ands	r3, r2
 8004b32:	d1f0      	bne.n	8004b16 <HAL_RCC_OscConfig+0xf6>
 8004b34:	e000      	b.n	8004b38 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b36:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d100      	bne.n	8004b44 <HAL_RCC_OscConfig+0x124>
 8004b42:	e099      	b.n	8004c78 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b44:	4b81      	ldr	r3, [pc, #516]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2238      	movs	r2, #56	@ 0x38
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	2203      	movs	r2, #3
 8004b54:	4013      	ands	r3, r2
 8004b56:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d102      	bne.n	8004b64 <HAL_RCC_OscConfig+0x144>
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d002      	beq.n	8004b6a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004b64:	69bb      	ldr	r3, [r7, #24]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d135      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b6a:	4b78      	ldr	r3, [pc, #480]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	2380      	movs	r3, #128	@ 0x80
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	4013      	ands	r3, r2
 8004b74:	d005      	beq.n	8004b82 <HAL_RCC_OscConfig+0x162>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e256      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b82:	4b72      	ldr	r3, [pc, #456]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	4a74      	ldr	r2, [pc, #464]	@ (8004d58 <HAL_RCC_OscConfig+0x338>)
 8004b88:	4013      	ands	r3, r2
 8004b8a:	0019      	movs	r1, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	021a      	lsls	r2, r3, #8
 8004b92:	4b6e      	ldr	r3, [pc, #440]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004b94:	430a      	orrs	r2, r1
 8004b96:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d112      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004b9e:	4b6b      	ldr	r3, [pc, #428]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a6e      	ldr	r2, [pc, #440]	@ (8004d5c <HAL_RCC_OscConfig+0x33c>)
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	0019      	movs	r1, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	4b67      	ldr	r3, [pc, #412]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004bb2:	4b66      	ldr	r3, [pc, #408]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	0adb      	lsrs	r3, r3, #11
 8004bb8:	2207      	movs	r2, #7
 8004bba:	4013      	ands	r3, r2
 8004bbc:	4a68      	ldr	r2, [pc, #416]	@ (8004d60 <HAL_RCC_OscConfig+0x340>)
 8004bbe:	40da      	lsrs	r2, r3
 8004bc0:	4b68      	ldr	r3, [pc, #416]	@ (8004d64 <HAL_RCC_OscConfig+0x344>)
 8004bc2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004bc4:	4b68      	ldr	r3, [pc, #416]	@ (8004d68 <HAL_RCC_OscConfig+0x348>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	0018      	movs	r0, r3
 8004bca:	f7ff fbb9 	bl	8004340 <HAL_InitTick>
 8004bce:	1e03      	subs	r3, r0, #0
 8004bd0:	d051      	beq.n	8004c76 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e22c      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d030      	beq.n	8004c40 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004bde:	4b5b      	ldr	r3, [pc, #364]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a5e      	ldr	r2, [pc, #376]	@ (8004d5c <HAL_RCC_OscConfig+0x33c>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	0019      	movs	r1, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	4b57      	ldr	r3, [pc, #348]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004bf2:	4b56      	ldr	r3, [pc, #344]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	4b55      	ldr	r3, [pc, #340]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004bf8:	2180      	movs	r1, #128	@ 0x80
 8004bfa:	0049      	lsls	r1, r1, #1
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c00:	f7ff fbfa 	bl	80043f8 <HAL_GetTick>
 8004c04:	0003      	movs	r3, r0
 8004c06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c0a:	f7ff fbf5 	bl	80043f8 <HAL_GetTick>
 8004c0e:	0002      	movs	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e209      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	4013      	ands	r3, r2
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c28:	4b48      	ldr	r3, [pc, #288]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	4a4a      	ldr	r2, [pc, #296]	@ (8004d58 <HAL_RCC_OscConfig+0x338>)
 8004c2e:	4013      	ands	r3, r2
 8004c30:	0019      	movs	r1, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	021a      	lsls	r2, r3, #8
 8004c38:	4b44      	ldr	r3, [pc, #272]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	e01b      	b.n	8004c78 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004c40:	4b42      	ldr	r3, [pc, #264]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	4b41      	ldr	r3, [pc, #260]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c46:	4949      	ldr	r1, [pc, #292]	@ (8004d6c <HAL_RCC_OscConfig+0x34c>)
 8004c48:	400a      	ands	r2, r1
 8004c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7ff fbd4 	bl	80043f8 <HAL_GetTick>
 8004c50:	0003      	movs	r3, r0
 8004c52:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c56:	f7ff fbcf 	bl	80043f8 <HAL_GetTick>
 8004c5a:	0002      	movs	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e1e3      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c68:	4b38      	ldr	r3, [pc, #224]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	2380      	movs	r3, #128	@ 0x80
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	4013      	ands	r3, r2
 8004c72:	d1f0      	bne.n	8004c56 <HAL_RCC_OscConfig+0x236>
 8004c74:	e000      	b.n	8004c78 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c76:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	4013      	ands	r3, r2
 8004c80:	d047      	beq.n	8004d12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004c82:	4b32      	ldr	r3, [pc, #200]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2238      	movs	r2, #56	@ 0x38
 8004c88:	4013      	ands	r3, r2
 8004c8a:	2b18      	cmp	r3, #24
 8004c8c:	d10a      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c92:	2202      	movs	r2, #2
 8004c94:	4013      	ands	r3, r2
 8004c96:	d03c      	beq.n	8004d12 <HAL_RCC_OscConfig+0x2f2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d138      	bne.n	8004d12 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e1c5      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d019      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004cac:	4b27      	ldr	r3, [pc, #156]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004cae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004cb0:	4b26      	ldr	r3, [pc, #152]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb8:	f7ff fb9e 	bl	80043f8 <HAL_GetTick>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cc2:	f7ff fb99 	bl	80043f8 <HAL_GetTick>
 8004cc6:	0002      	movs	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e1ad      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd8:	2202      	movs	r2, #2
 8004cda:	4013      	ands	r3, r2
 8004cdc:	d0f1      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x2a2>
 8004cde:	e018      	b.n	8004d12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ce2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ce4:	4b19      	ldr	r3, [pc, #100]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	438a      	bics	r2, r1
 8004cea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7ff fb84 	bl	80043f8 <HAL_GetTick>
 8004cf0:	0003      	movs	r3, r0
 8004cf2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cf4:	e008      	b.n	8004d08 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf6:	f7ff fb7f 	bl	80043f8 <HAL_GetTick>
 8004cfa:	0002      	movs	r2, r0
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e193      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d08:	4b10      	ldr	r3, [pc, #64]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d1f1      	bne.n	8004cf6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2204      	movs	r2, #4
 8004d18:	4013      	ands	r3, r2
 8004d1a:	d100      	bne.n	8004d1e <HAL_RCC_OscConfig+0x2fe>
 8004d1c:	e0c6      	b.n	8004eac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d1e:	231f      	movs	r3, #31
 8004d20:	18fb      	adds	r3, r7, r3
 8004d22:	2200      	movs	r2, #0
 8004d24:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004d26:	4b09      	ldr	r3, [pc, #36]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	2238      	movs	r2, #56	@ 0x38
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b20      	cmp	r3, #32
 8004d30:	d11e      	bne.n	8004d70 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004d32:	4b06      	ldr	r3, [pc, #24]	@ (8004d4c <HAL_RCC_OscConfig+0x32c>)
 8004d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d36:	2202      	movs	r2, #2
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <HAL_RCC_OscConfig+0x31e>
 8004d3c:	e0b6      	b.n	8004eac <HAL_RCC_OscConfig+0x48c>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d000      	beq.n	8004d48 <HAL_RCC_OscConfig+0x328>
 8004d46:	e0b1      	b.n	8004eac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e171      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	fffeffff 	.word	0xfffeffff
 8004d54:	fffbffff 	.word	0xfffbffff
 8004d58:	ffff80ff 	.word	0xffff80ff
 8004d5c:	ffffc7ff 	.word	0xffffc7ff
 8004d60:	00f42400 	.word	0x00f42400
 8004d64:	20000004 	.word	0x20000004
 8004d68:	20000008 	.word	0x20000008
 8004d6c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d70:	4bb1      	ldr	r3, [pc, #708]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004d72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d74:	2380      	movs	r3, #128	@ 0x80
 8004d76:	055b      	lsls	r3, r3, #21
 8004d78:	4013      	ands	r3, r2
 8004d7a:	d101      	bne.n	8004d80 <HAL_RCC_OscConfig+0x360>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e000      	b.n	8004d82 <HAL_RCC_OscConfig+0x362>
 8004d80:	2300      	movs	r3, #0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d011      	beq.n	8004daa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004d86:	4bac      	ldr	r3, [pc, #688]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004d88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d8a:	4bab      	ldr	r3, [pc, #684]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004d8c:	2180      	movs	r1, #128	@ 0x80
 8004d8e:	0549      	lsls	r1, r1, #21
 8004d90:	430a      	orrs	r2, r1
 8004d92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d94:	4ba8      	ldr	r3, [pc, #672]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d98:	2380      	movs	r3, #128	@ 0x80
 8004d9a:	055b      	lsls	r3, r3, #21
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004da2:	231f      	movs	r3, #31
 8004da4:	18fb      	adds	r3, r7, r3
 8004da6:	2201      	movs	r2, #1
 8004da8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004daa:	4ba4      	ldr	r3, [pc, #656]	@ (800503c <HAL_RCC_OscConfig+0x61c>)
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	2380      	movs	r3, #128	@ 0x80
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	4013      	ands	r3, r2
 8004db4:	d11a      	bne.n	8004dec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004db6:	4ba1      	ldr	r3, [pc, #644]	@ (800503c <HAL_RCC_OscConfig+0x61c>)
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	4ba0      	ldr	r3, [pc, #640]	@ (800503c <HAL_RCC_OscConfig+0x61c>)
 8004dbc:	2180      	movs	r1, #128	@ 0x80
 8004dbe:	0049      	lsls	r1, r1, #1
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004dc4:	f7ff fb18 	bl	80043f8 <HAL_GetTick>
 8004dc8:	0003      	movs	r3, r0
 8004dca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dce:	f7ff fb13 	bl	80043f8 <HAL_GetTick>
 8004dd2:	0002      	movs	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e127      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de0:	4b96      	ldr	r3, [pc, #600]	@ (800503c <HAL_RCC_OscConfig+0x61c>)
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	2380      	movs	r3, #128	@ 0x80
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	4013      	ands	r3, r2
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d106      	bne.n	8004e02 <HAL_RCC_OscConfig+0x3e2>
 8004df4:	4b90      	ldr	r3, [pc, #576]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004df6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004df8:	4b8f      	ldr	r3, [pc, #572]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e00:	e01c      	b.n	8004e3c <HAL_RCC_OscConfig+0x41c>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2b05      	cmp	r3, #5
 8004e08:	d10c      	bne.n	8004e24 <HAL_RCC_OscConfig+0x404>
 8004e0a:	4b8b      	ldr	r3, [pc, #556]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e0e:	4b8a      	ldr	r3, [pc, #552]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e10:	2104      	movs	r1, #4
 8004e12:	430a      	orrs	r2, r1
 8004e14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e16:	4b88      	ldr	r3, [pc, #544]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e1a:	4b87      	ldr	r3, [pc, #540]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e22:	e00b      	b.n	8004e3c <HAL_RCC_OscConfig+0x41c>
 8004e24:	4b84      	ldr	r3, [pc, #528]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e28:	4b83      	ldr	r3, [pc, #524]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	438a      	bics	r2, r1
 8004e2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e30:	4b81      	ldr	r3, [pc, #516]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e34:	4b80      	ldr	r3, [pc, #512]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e36:	2104      	movs	r1, #4
 8004e38:	438a      	bics	r2, r1
 8004e3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d014      	beq.n	8004e6e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e44:	f7ff fad8 	bl	80043f8 <HAL_GetTick>
 8004e48:	0003      	movs	r3, r0
 8004e4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e4c:	e009      	b.n	8004e62 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e4e:	f7ff fad3 	bl	80043f8 <HAL_GetTick>
 8004e52:	0002      	movs	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	4a79      	ldr	r2, [pc, #484]	@ (8005040 <HAL_RCC_OscConfig+0x620>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e0e6      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e62:	4b75      	ldr	r3, [pc, #468]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e66:	2202      	movs	r2, #2
 8004e68:	4013      	ands	r3, r2
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCC_OscConfig+0x42e>
 8004e6c:	e013      	b.n	8004e96 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e6e:	f7ff fac3 	bl	80043f8 <HAL_GetTick>
 8004e72:	0003      	movs	r3, r0
 8004e74:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e76:	e009      	b.n	8004e8c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e78:	f7ff fabe 	bl	80043f8 <HAL_GetTick>
 8004e7c:	0002      	movs	r2, r0
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	4a6f      	ldr	r2, [pc, #444]	@ (8005040 <HAL_RCC_OscConfig+0x620>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e0d1      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e90:	2202      	movs	r2, #2
 8004e92:	4013      	ands	r3, r2
 8004e94:	d1f0      	bne.n	8004e78 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004e96:	231f      	movs	r3, #31
 8004e98:	18fb      	adds	r3, r7, r3
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d105      	bne.n	8004eac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004ea0:	4b65      	ldr	r3, [pc, #404]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004ea2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ea4:	4b64      	ldr	r3, [pc, #400]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004ea6:	4967      	ldr	r1, [pc, #412]	@ (8005044 <HAL_RCC_OscConfig+0x624>)
 8004ea8:	400a      	ands	r2, r1
 8004eaa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	69db      	ldr	r3, [r3, #28]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d100      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x496>
 8004eb4:	e0bb      	b.n	800502e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004eb6:	4b60      	ldr	r3, [pc, #384]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	2238      	movs	r2, #56	@ 0x38
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	2b10      	cmp	r3, #16
 8004ec0:	d100      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x4a4>
 8004ec2:	e07b      	b.n	8004fbc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d156      	bne.n	8004f7a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ecc:	4b5a      	ldr	r3, [pc, #360]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	4b59      	ldr	r3, [pc, #356]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004ed2:	495d      	ldr	r1, [pc, #372]	@ (8005048 <HAL_RCC_OscConfig+0x628>)
 8004ed4:	400a      	ands	r2, r1
 8004ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed8:	f7ff fa8e 	bl	80043f8 <HAL_GetTick>
 8004edc:	0003      	movs	r3, r0
 8004ede:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ee0:	e008      	b.n	8004ef4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee2:	f7ff fa89 	bl	80043f8 <HAL_GetTick>
 8004ee6:	0002      	movs	r2, r0
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d901      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e09d      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ef4:	4b50      	ldr	r3, [pc, #320]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	2380      	movs	r3, #128	@ 0x80
 8004efa:	049b      	lsls	r3, r3, #18
 8004efc:	4013      	ands	r3, r2
 8004efe:	d1f0      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f00:	4b4d      	ldr	r3, [pc, #308]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	4a51      	ldr	r2, [pc, #324]	@ (800504c <HAL_RCC_OscConfig+0x62c>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	0019      	movs	r1, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1a      	ldr	r2, [r3, #32]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f20:	431a      	orrs	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	4b42      	ldr	r3, [pc, #264]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f30:	430a      	orrs	r2, r1
 8004f32:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f34:	4b40      	ldr	r3, [pc, #256]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4b3f      	ldr	r3, [pc, #252]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f3a:	2180      	movs	r1, #128	@ 0x80
 8004f3c:	0449      	lsls	r1, r1, #17
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004f42:	4b3d      	ldr	r3, [pc, #244]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	4b3c      	ldr	r3, [pc, #240]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f48:	2180      	movs	r1, #128	@ 0x80
 8004f4a:	0549      	lsls	r1, r1, #21
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f50:	f7ff fa52 	bl	80043f8 <HAL_GetTick>
 8004f54:	0003      	movs	r3, r0
 8004f56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5a:	f7ff fa4d 	bl	80043f8 <HAL_GetTick>
 8004f5e:	0002      	movs	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e061      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6c:	4b32      	ldr	r3, [pc, #200]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	2380      	movs	r3, #128	@ 0x80
 8004f72:	049b      	lsls	r3, r3, #18
 8004f74:	4013      	ands	r3, r2
 8004f76:	d0f0      	beq.n	8004f5a <HAL_RCC_OscConfig+0x53a>
 8004f78:	e059      	b.n	800502e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	4b2e      	ldr	r3, [pc, #184]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004f80:	4931      	ldr	r1, [pc, #196]	@ (8005048 <HAL_RCC_OscConfig+0x628>)
 8004f82:	400a      	ands	r2, r1
 8004f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f86:	f7ff fa37 	bl	80043f8 <HAL_GetTick>
 8004f8a:	0003      	movs	r3, r0
 8004f8c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f90:	f7ff fa32 	bl	80043f8 <HAL_GetTick>
 8004f94:	0002      	movs	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e046      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fa2:	4b25      	ldr	r3, [pc, #148]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	2380      	movs	r3, #128	@ 0x80
 8004fa8:	049b      	lsls	r3, r3, #18
 8004faa:	4013      	ands	r3, r2
 8004fac:	d1f0      	bne.n	8004f90 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004fae:	4b22      	ldr	r3, [pc, #136]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	4b21      	ldr	r3, [pc, #132]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004fb4:	4926      	ldr	r1, [pc, #152]	@ (8005050 <HAL_RCC_OscConfig+0x630>)
 8004fb6:	400a      	ands	r2, r1
 8004fb8:	60da      	str	r2, [r3, #12]
 8004fba:	e038      	b.n	800502e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e033      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <HAL_RCC_OscConfig+0x618>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2203      	movs	r2, #3
 8004fd2:	401a      	ands	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d126      	bne.n	800502a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2270      	movs	r2, #112	@ 0x70
 8004fe0:	401a      	ands	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d11f      	bne.n	800502a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	23fe      	movs	r3, #254	@ 0xfe
 8004fee:	01db      	lsls	r3, r3, #7
 8004ff0:	401a      	ands	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d116      	bne.n	800502a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	23f8      	movs	r3, #248	@ 0xf8
 8005000:	039b      	lsls	r3, r3, #14
 8005002:	401a      	ands	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005008:	429a      	cmp	r2, r3
 800500a:	d10e      	bne.n	800502a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	23e0      	movs	r3, #224	@ 0xe0
 8005010:	051b      	lsls	r3, r3, #20
 8005012:	401a      	ands	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005018:	429a      	cmp	r2, r3
 800501a:	d106      	bne.n	800502a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	0f5b      	lsrs	r3, r3, #29
 8005020:	075a      	lsls	r2, r3, #29
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005026:	429a      	cmp	r2, r3
 8005028:	d001      	beq.n	800502e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	0018      	movs	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	b008      	add	sp, #32
 8005036:	bd80      	pop	{r7, pc}
 8005038:	40021000 	.word	0x40021000
 800503c:	40007000 	.word	0x40007000
 8005040:	00001388 	.word	0x00001388
 8005044:	efffffff 	.word	0xefffffff
 8005048:	feffffff 	.word	0xfeffffff
 800504c:	11c1808c 	.word	0x11c1808c
 8005050:	eefefffc 	.word	0xeefefffc

08005054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e0e9      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005068:	4b76      	ldr	r3, [pc, #472]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2207      	movs	r2, #7
 800506e:	4013      	ands	r3, r2
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d91e      	bls.n	80050b4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005076:	4b73      	ldr	r3, [pc, #460]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2207      	movs	r2, #7
 800507c:	4393      	bics	r3, r2
 800507e:	0019      	movs	r1, r3
 8005080:	4b70      	ldr	r3, [pc, #448]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005088:	f7ff f9b6 	bl	80043f8 <HAL_GetTick>
 800508c:	0003      	movs	r3, r0
 800508e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005090:	e009      	b.n	80050a6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005092:	f7ff f9b1 	bl	80043f8 <HAL_GetTick>
 8005096:	0002      	movs	r2, r0
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	4a6a      	ldr	r2, [pc, #424]	@ (8005248 <HAL_RCC_ClockConfig+0x1f4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e0ca      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050a6:	4b67      	ldr	r3, [pc, #412]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2207      	movs	r2, #7
 80050ac:	4013      	ands	r3, r2
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d1ee      	bne.n	8005092 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2202      	movs	r2, #2
 80050ba:	4013      	ands	r3, r2
 80050bc:	d015      	beq.n	80050ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2204      	movs	r2, #4
 80050c4:	4013      	ands	r3, r2
 80050c6:	d006      	beq.n	80050d6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80050c8:	4b60      	ldr	r3, [pc, #384]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	4b5f      	ldr	r3, [pc, #380]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80050ce:	21e0      	movs	r1, #224	@ 0xe0
 80050d0:	01c9      	lsls	r1, r1, #7
 80050d2:	430a      	orrs	r2, r1
 80050d4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050d6:	4b5d      	ldr	r3, [pc, #372]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	4a5d      	ldr	r2, [pc, #372]	@ (8005250 <HAL_RCC_ClockConfig+0x1fc>)
 80050dc:	4013      	ands	r3, r2
 80050de:	0019      	movs	r1, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	4b59      	ldr	r3, [pc, #356]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80050e6:	430a      	orrs	r2, r1
 80050e8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2201      	movs	r2, #1
 80050f0:	4013      	ands	r3, r2
 80050f2:	d057      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d107      	bne.n	800510c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050fc:	4b53      	ldr	r3, [pc, #332]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	2380      	movs	r3, #128	@ 0x80
 8005102:	029b      	lsls	r3, r3, #10
 8005104:	4013      	ands	r3, r2
 8005106:	d12b      	bne.n	8005160 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e097      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b02      	cmp	r3, #2
 8005112:	d107      	bne.n	8005124 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005114:	4b4d      	ldr	r3, [pc, #308]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	2380      	movs	r3, #128	@ 0x80
 800511a:	049b      	lsls	r3, r3, #18
 800511c:	4013      	ands	r3, r2
 800511e:	d11f      	bne.n	8005160 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e08b      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d107      	bne.n	800513c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800512c:	4b47      	ldr	r3, [pc, #284]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	2380      	movs	r3, #128	@ 0x80
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	4013      	ands	r3, r2
 8005136:	d113      	bne.n	8005160 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e07f      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b03      	cmp	r3, #3
 8005142:	d106      	bne.n	8005152 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005144:	4b41      	ldr	r3, [pc, #260]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005148:	2202      	movs	r2, #2
 800514a:	4013      	ands	r3, r2
 800514c:	d108      	bne.n	8005160 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e074      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005152:	4b3e      	ldr	r3, [pc, #248]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005156:	2202      	movs	r2, #2
 8005158:	4013      	ands	r3, r2
 800515a:	d101      	bne.n	8005160 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e06d      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005160:	4b3a      	ldr	r3, [pc, #232]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	2207      	movs	r2, #7
 8005166:	4393      	bics	r3, r2
 8005168:	0019      	movs	r1, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	4b37      	ldr	r3, [pc, #220]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005170:	430a      	orrs	r2, r1
 8005172:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005174:	f7ff f940 	bl	80043f8 <HAL_GetTick>
 8005178:	0003      	movs	r3, r0
 800517a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800517c:	e009      	b.n	8005192 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800517e:	f7ff f93b 	bl	80043f8 <HAL_GetTick>
 8005182:	0002      	movs	r2, r0
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	4a2f      	ldr	r2, [pc, #188]	@ (8005248 <HAL_RCC_ClockConfig+0x1f4>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e054      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005192:	4b2e      	ldr	r3, [pc, #184]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2238      	movs	r2, #56	@ 0x38
 8005198:	401a      	ands	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	00db      	lsls	r3, r3, #3
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d1ec      	bne.n	800517e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051a4:	4b27      	ldr	r3, [pc, #156]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2207      	movs	r2, #7
 80051aa:	4013      	ands	r3, r2
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d21e      	bcs.n	80051f0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b2:	4b24      	ldr	r3, [pc, #144]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2207      	movs	r2, #7
 80051b8:	4393      	bics	r3, r2
 80051ba:	0019      	movs	r1, r3
 80051bc:	4b21      	ldr	r3, [pc, #132]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80051c4:	f7ff f918 	bl	80043f8 <HAL_GetTick>
 80051c8:	0003      	movs	r3, r0
 80051ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80051cc:	e009      	b.n	80051e2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051ce:	f7ff f913 	bl	80043f8 <HAL_GetTick>
 80051d2:	0002      	movs	r2, r0
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005248 <HAL_RCC_ClockConfig+0x1f4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e02c      	b.n	800523c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80051e2:	4b18      	ldr	r3, [pc, #96]	@ (8005244 <HAL_RCC_ClockConfig+0x1f0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2207      	movs	r2, #7
 80051e8:	4013      	ands	r3, r2
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d1ee      	bne.n	80051ce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2204      	movs	r2, #4
 80051f6:	4013      	ands	r3, r2
 80051f8:	d009      	beq.n	800520e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80051fa:	4b14      	ldr	r3, [pc, #80]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	4a15      	ldr	r2, [pc, #84]	@ (8005254 <HAL_RCC_ClockConfig+0x200>)
 8005200:	4013      	ands	r3, r2
 8005202:	0019      	movs	r1, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	4b10      	ldr	r3, [pc, #64]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 800520a:	430a      	orrs	r2, r1
 800520c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800520e:	f000 f829 	bl	8005264 <HAL_RCC_GetSysClockFreq>
 8005212:	0001      	movs	r1, r0
 8005214:	4b0d      	ldr	r3, [pc, #52]	@ (800524c <HAL_RCC_ClockConfig+0x1f8>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	0a1b      	lsrs	r3, r3, #8
 800521a:	220f      	movs	r2, #15
 800521c:	401a      	ands	r2, r3
 800521e:	4b0e      	ldr	r3, [pc, #56]	@ (8005258 <HAL_RCC_ClockConfig+0x204>)
 8005220:	0092      	lsls	r2, r2, #2
 8005222:	58d3      	ldr	r3, [r2, r3]
 8005224:	221f      	movs	r2, #31
 8005226:	4013      	ands	r3, r2
 8005228:	000a      	movs	r2, r1
 800522a:	40da      	lsrs	r2, r3
 800522c:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <HAL_RCC_ClockConfig+0x208>)
 800522e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005230:	4b0b      	ldr	r3, [pc, #44]	@ (8005260 <HAL_RCC_ClockConfig+0x20c>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	0018      	movs	r0, r3
 8005236:	f7ff f883 	bl	8004340 <HAL_InitTick>
 800523a:	0003      	movs	r3, r0
}
 800523c:	0018      	movs	r0, r3
 800523e:	46bd      	mov	sp, r7
 8005240:	b004      	add	sp, #16
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40022000 	.word	0x40022000
 8005248:	00001388 	.word	0x00001388
 800524c:	40021000 	.word	0x40021000
 8005250:	fffff0ff 	.word	0xfffff0ff
 8005254:	ffff8fff 	.word	0xffff8fff
 8005258:	0800c33c 	.word	0x0800c33c
 800525c:	20000004 	.word	0x20000004
 8005260:	20000008 	.word	0x20000008

08005264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800526a:	4b3c      	ldr	r3, [pc, #240]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	2238      	movs	r2, #56	@ 0x38
 8005270:	4013      	ands	r3, r2
 8005272:	d10f      	bne.n	8005294 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005274:	4b39      	ldr	r3, [pc, #228]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	0adb      	lsrs	r3, r3, #11
 800527a:	2207      	movs	r2, #7
 800527c:	4013      	ands	r3, r2
 800527e:	2201      	movs	r2, #1
 8005280:	409a      	lsls	r2, r3
 8005282:	0013      	movs	r3, r2
 8005284:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005286:	6839      	ldr	r1, [r7, #0]
 8005288:	4835      	ldr	r0, [pc, #212]	@ (8005360 <HAL_RCC_GetSysClockFreq+0xfc>)
 800528a:	f7fa ff57 	bl	800013c <__udivsi3>
 800528e:	0003      	movs	r3, r0
 8005290:	613b      	str	r3, [r7, #16]
 8005292:	e05d      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005294:	4b31      	ldr	r3, [pc, #196]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	2238      	movs	r2, #56	@ 0x38
 800529a:	4013      	ands	r3, r2
 800529c:	2b08      	cmp	r3, #8
 800529e:	d102      	bne.n	80052a6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052a0:	4b30      	ldr	r3, [pc, #192]	@ (8005364 <HAL_RCC_GetSysClockFreq+0x100>)
 80052a2:	613b      	str	r3, [r7, #16]
 80052a4:	e054      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052a6:	4b2d      	ldr	r3, [pc, #180]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2238      	movs	r2, #56	@ 0x38
 80052ac:	4013      	ands	r3, r2
 80052ae:	2b10      	cmp	r3, #16
 80052b0:	d138      	bne.n	8005324 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80052b2:	4b2a      	ldr	r3, [pc, #168]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	2203      	movs	r2, #3
 80052b8:	4013      	ands	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052bc:	4b27      	ldr	r3, [pc, #156]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	091b      	lsrs	r3, r3, #4
 80052c2:	2207      	movs	r2, #7
 80052c4:	4013      	ands	r3, r2
 80052c6:	3301      	adds	r3, #1
 80052c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2b03      	cmp	r3, #3
 80052ce:	d10d      	bne.n	80052ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	4824      	ldr	r0, [pc, #144]	@ (8005364 <HAL_RCC_GetSysClockFreq+0x100>)
 80052d4:	f7fa ff32 	bl	800013c <__udivsi3>
 80052d8:	0003      	movs	r3, r0
 80052da:	0019      	movs	r1, r3
 80052dc:	4b1f      	ldr	r3, [pc, #124]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	0a1b      	lsrs	r3, r3, #8
 80052e2:	227f      	movs	r2, #127	@ 0x7f
 80052e4:	4013      	ands	r3, r2
 80052e6:	434b      	muls	r3, r1
 80052e8:	617b      	str	r3, [r7, #20]
        break;
 80052ea:	e00d      	b.n	8005308 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80052ec:	68b9      	ldr	r1, [r7, #8]
 80052ee:	481c      	ldr	r0, [pc, #112]	@ (8005360 <HAL_RCC_GetSysClockFreq+0xfc>)
 80052f0:	f7fa ff24 	bl	800013c <__udivsi3>
 80052f4:	0003      	movs	r3, r0
 80052f6:	0019      	movs	r1, r3
 80052f8:	4b18      	ldr	r3, [pc, #96]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	0a1b      	lsrs	r3, r3, #8
 80052fe:	227f      	movs	r2, #127	@ 0x7f
 8005300:	4013      	ands	r3, r2
 8005302:	434b      	muls	r3, r1
 8005304:	617b      	str	r3, [r7, #20]
        break;
 8005306:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005308:	4b14      	ldr	r3, [pc, #80]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	0f5b      	lsrs	r3, r3, #29
 800530e:	2207      	movs	r2, #7
 8005310:	4013      	ands	r3, r2
 8005312:	3301      	adds	r3, #1
 8005314:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005316:	6879      	ldr	r1, [r7, #4]
 8005318:	6978      	ldr	r0, [r7, #20]
 800531a:	f7fa ff0f 	bl	800013c <__udivsi3>
 800531e:	0003      	movs	r3, r0
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	e015      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005324:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	2238      	movs	r2, #56	@ 0x38
 800532a:	4013      	ands	r3, r2
 800532c:	2b20      	cmp	r3, #32
 800532e:	d103      	bne.n	8005338 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005330:	2380      	movs	r3, #128	@ 0x80
 8005332:	021b      	lsls	r3, r3, #8
 8005334:	613b      	str	r3, [r7, #16]
 8005336:	e00b      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005338:	4b08      	ldr	r3, [pc, #32]	@ (800535c <HAL_RCC_GetSysClockFreq+0xf8>)
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2238      	movs	r2, #56	@ 0x38
 800533e:	4013      	ands	r3, r2
 8005340:	2b18      	cmp	r3, #24
 8005342:	d103      	bne.n	800534c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005344:	23fa      	movs	r3, #250	@ 0xfa
 8005346:	01db      	lsls	r3, r3, #7
 8005348:	613b      	str	r3, [r7, #16]
 800534a:	e001      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800534c:	2300      	movs	r3, #0
 800534e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005350:	693b      	ldr	r3, [r7, #16]
}
 8005352:	0018      	movs	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	b006      	add	sp, #24
 8005358:	bd80      	pop	{r7, pc}
 800535a:	46c0      	nop			@ (mov r8, r8)
 800535c:	40021000 	.word	0x40021000
 8005360:	00f42400 	.word	0x00f42400
 8005364:	007a1200 	.word	0x007a1200

08005368 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e0a8      	b.n	80054cc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	2b00      	cmp	r3, #0
 8005380:	d109      	bne.n	8005396 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	2382      	movs	r3, #130	@ 0x82
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	429a      	cmp	r2, r3
 800538c:	d009      	beq.n	80053a2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	61da      	str	r2, [r3, #28]
 8005394:	e005      	b.n	80053a2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	225d      	movs	r2, #93	@ 0x5d
 80053ac:	5c9b      	ldrb	r3, [r3, r2]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d107      	bne.n	80053c4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	225c      	movs	r2, #92	@ 0x5c
 80053b8:	2100      	movs	r1, #0
 80053ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	0018      	movs	r0, r3
 80053c0:	f7fe fd12 	bl	8003de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	225d      	movs	r2, #93	@ 0x5d
 80053c8:	2102      	movs	r1, #2
 80053ca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2140      	movs	r1, #64	@ 0x40
 80053d8:	438a      	bics	r2, r1
 80053da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68da      	ldr	r2, [r3, #12]
 80053e0:	23e0      	movs	r3, #224	@ 0xe0
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d902      	bls.n	80053ee <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053e8:	2300      	movs	r3, #0
 80053ea:	60fb      	str	r3, [r7, #12]
 80053ec:	e002      	b.n	80053f4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053ee:	2380      	movs	r3, #128	@ 0x80
 80053f0:	015b      	lsls	r3, r3, #5
 80053f2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	23f0      	movs	r3, #240	@ 0xf0
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d008      	beq.n	8005412 <HAL_SPI_Init+0xaa>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	23e0      	movs	r3, #224	@ 0xe0
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	429a      	cmp	r2, r3
 800540a:	d002      	beq.n	8005412 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	2382      	movs	r3, #130	@ 0x82
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	401a      	ands	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6899      	ldr	r1, [r3, #8]
 8005420:	2384      	movs	r3, #132	@ 0x84
 8005422:	021b      	lsls	r3, r3, #8
 8005424:	400b      	ands	r3, r1
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	2102      	movs	r1, #2
 800542e:	400b      	ands	r3, r1
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	2101      	movs	r1, #1
 8005438:	400b      	ands	r3, r1
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6999      	ldr	r1, [r3, #24]
 8005440:	2380      	movs	r3, #128	@ 0x80
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	400b      	ands	r3, r1
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	2138      	movs	r1, #56	@ 0x38
 800544e:	400b      	ands	r3, r1
 8005450:	431a      	orrs	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	2180      	movs	r1, #128	@ 0x80
 8005458:	400b      	ands	r3, r1
 800545a:	431a      	orrs	r2, r3
 800545c:	0011      	movs	r1, r2
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005462:	2380      	movs	r3, #128	@ 0x80
 8005464:	019b      	lsls	r3, r3, #6
 8005466:	401a      	ands	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	0c1b      	lsrs	r3, r3, #16
 8005476:	2204      	movs	r2, #4
 8005478:	401a      	ands	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547e:	2110      	movs	r1, #16
 8005480:	400b      	ands	r3, r1
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005488:	2108      	movs	r1, #8
 800548a:	400b      	ands	r3, r1
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68d9      	ldr	r1, [r3, #12]
 8005492:	23f0      	movs	r3, #240	@ 0xf0
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	400b      	ands	r3, r1
 8005498:	431a      	orrs	r2, r3
 800549a:	0011      	movs	r1, r2
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	015b      	lsls	r3, r3, #5
 80054a2:	401a      	ands	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69da      	ldr	r2, [r3, #28]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4907      	ldr	r1, [pc, #28]	@ (80054d4 <HAL_SPI_Init+0x16c>)
 80054b8:	400a      	ands	r2, r1
 80054ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	225d      	movs	r2, #93	@ 0x5d
 80054c6:	2101      	movs	r1, #1
 80054c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	0018      	movs	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b004      	add	sp, #16
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	fffff7ff 	.word	0xfffff7ff

080054d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b088      	sub	sp, #32
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	1dbb      	adds	r3, r7, #6
 80054e6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054e8:	231f      	movs	r3, #31
 80054ea:	18fb      	adds	r3, r7, r3
 80054ec:	2200      	movs	r2, #0
 80054ee:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	225c      	movs	r2, #92	@ 0x5c
 80054f4:	5c9b      	ldrb	r3, [r3, r2]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d101      	bne.n	80054fe <HAL_SPI_Transmit+0x26>
 80054fa:	2302      	movs	r3, #2
 80054fc:	e147      	b.n	800578e <HAL_SPI_Transmit+0x2b6>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	225c      	movs	r2, #92	@ 0x5c
 8005502:	2101      	movs	r1, #1
 8005504:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005506:	f7fe ff77 	bl	80043f8 <HAL_GetTick>
 800550a:	0003      	movs	r3, r0
 800550c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800550e:	2316      	movs	r3, #22
 8005510:	18fb      	adds	r3, r7, r3
 8005512:	1dba      	adds	r2, r7, #6
 8005514:	8812      	ldrh	r2, [r2, #0]
 8005516:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	225d      	movs	r2, #93	@ 0x5d
 800551c:	5c9b      	ldrb	r3, [r3, r2]
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b01      	cmp	r3, #1
 8005522:	d004      	beq.n	800552e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005524:	231f      	movs	r3, #31
 8005526:	18fb      	adds	r3, r7, r3
 8005528:	2202      	movs	r2, #2
 800552a:	701a      	strb	r2, [r3, #0]
    goto error;
 800552c:	e128      	b.n	8005780 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <HAL_SPI_Transmit+0x64>
 8005534:	1dbb      	adds	r3, r7, #6
 8005536:	881b      	ldrh	r3, [r3, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d104      	bne.n	8005546 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800553c:	231f      	movs	r3, #31
 800553e:	18fb      	adds	r3, r7, r3
 8005540:	2201      	movs	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
    goto error;
 8005544:	e11c      	b.n	8005780 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	225d      	movs	r2, #93	@ 0x5d
 800554a:	2103      	movs	r1, #3
 800554c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1dba      	adds	r2, r7, #6
 800555e:	8812      	ldrh	r2, [r2, #0]
 8005560:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	1dba      	adds	r2, r7, #6
 8005566:	8812      	ldrh	r2, [r2, #0]
 8005568:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2244      	movs	r2, #68	@ 0x44
 8005574:	2100      	movs	r1, #0
 8005576:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2246      	movs	r2, #70	@ 0x46
 800557c:	2100      	movs	r1, #0
 800557e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	2380      	movs	r3, #128	@ 0x80
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	429a      	cmp	r2, r3
 8005596:	d110      	bne.n	80055ba <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2140      	movs	r1, #64	@ 0x40
 80055a4:	438a      	bics	r2, r1
 80055a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2180      	movs	r1, #128	@ 0x80
 80055b4:	01c9      	lsls	r1, r1, #7
 80055b6:	430a      	orrs	r2, r1
 80055b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2240      	movs	r2, #64	@ 0x40
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b40      	cmp	r3, #64	@ 0x40
 80055c6:	d007      	beq.n	80055d8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2140      	movs	r1, #64	@ 0x40
 80055d4:	430a      	orrs	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	23e0      	movs	r3, #224	@ 0xe0
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d952      	bls.n	800568a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d004      	beq.n	80055f6 <HAL_SPI_Transmit+0x11e>
 80055ec:	2316      	movs	r3, #22
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d143      	bne.n	800567e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fa:	881a      	ldrh	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005606:	1c9a      	adds	r2, r3, #2
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005610:	b29b      	uxth	r3, r3
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800561a:	e030      	b.n	800567e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	2202      	movs	r2, #2
 8005624:	4013      	ands	r3, r2
 8005626:	2b02      	cmp	r3, #2
 8005628:	d112      	bne.n	8005650 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562e:	881a      	ldrh	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563a:	1c9a      	adds	r2, r3, #2
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800564e:	e016      	b.n	800567e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005650:	f7fe fed2 	bl	80043f8 <HAL_GetTick>
 8005654:	0002      	movs	r2, r0
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d802      	bhi.n	8005666 <HAL_SPI_Transmit+0x18e>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	3301      	adds	r3, #1
 8005664:	d102      	bne.n	800566c <HAL_SPI_Transmit+0x194>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d108      	bne.n	800567e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800566c:	231f      	movs	r3, #31
 800566e:	18fb      	adds	r3, r7, r3
 8005670:	2203      	movs	r2, #3
 8005672:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	225d      	movs	r2, #93	@ 0x5d
 8005678:	2101      	movs	r1, #1
 800567a:	5499      	strb	r1, [r3, r2]
          goto error;
 800567c:	e080      	b.n	8005780 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1c9      	bne.n	800561c <HAL_SPI_Transmit+0x144>
 8005688:	e053      	b.n	8005732 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d004      	beq.n	800569c <HAL_SPI_Transmit+0x1c4>
 8005692:	2316      	movs	r3, #22
 8005694:	18fb      	adds	r3, r7, r3
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d145      	bne.n	8005728 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	330c      	adds	r3, #12
 80056a6:	7812      	ldrb	r2, [r2, #0]
 80056a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ae:	1c5a      	adds	r2, r3, #1
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	3b01      	subs	r3, #1
 80056bc:	b29a      	uxth	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80056c2:	e031      	b.n	8005728 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	2202      	movs	r2, #2
 80056cc:	4013      	ands	r3, r2
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d113      	bne.n	80056fa <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	330c      	adds	r3, #12
 80056dc:	7812      	ldrb	r2, [r2, #0]
 80056de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e4:	1c5a      	adds	r2, r3, #1
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056f8:	e016      	b.n	8005728 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056fa:	f7fe fe7d 	bl	80043f8 <HAL_GetTick>
 80056fe:	0002      	movs	r2, r0
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	429a      	cmp	r2, r3
 8005708:	d802      	bhi.n	8005710 <HAL_SPI_Transmit+0x238>
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	3301      	adds	r3, #1
 800570e:	d102      	bne.n	8005716 <HAL_SPI_Transmit+0x23e>
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d108      	bne.n	8005728 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8005716:	231f      	movs	r3, #31
 8005718:	18fb      	adds	r3, r7, r3
 800571a:	2203      	movs	r2, #3
 800571c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	225d      	movs	r2, #93	@ 0x5d
 8005722:	2101      	movs	r1, #1
 8005724:	5499      	strb	r1, [r3, r2]
          goto error;
 8005726:	e02b      	b.n	8005780 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1c8      	bne.n	80056c4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	6839      	ldr	r1, [r7, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	0018      	movs	r0, r3
 800573a:	f000 f95d 	bl	80059f8 <SPI_EndRxTxTransaction>
 800573e:	1e03      	subs	r3, r0, #0
 8005740:	d002      	beq.n	8005748 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2220      	movs	r2, #32
 8005746:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005750:	2300      	movs	r3, #0
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	613b      	str	r3, [r7, #16]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800576a:	2b00      	cmp	r3, #0
 800576c:	d004      	beq.n	8005778 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800576e:	231f      	movs	r3, #31
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	2201      	movs	r2, #1
 8005774:	701a      	strb	r2, [r3, #0]
 8005776:	e003      	b.n	8005780 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	225d      	movs	r2, #93	@ 0x5d
 800577c:	2101      	movs	r1, #1
 800577e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	225c      	movs	r2, #92	@ 0x5c
 8005784:	2100      	movs	r1, #0
 8005786:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005788:	231f      	movs	r3, #31
 800578a:	18fb      	adds	r3, r7, r3
 800578c:	781b      	ldrb	r3, [r3, #0]
}
 800578e:	0018      	movs	r0, r3
 8005790:	46bd      	mov	sp, r7
 8005792:	b008      	add	sp, #32
 8005794:	bd80      	pop	{r7, pc}
	...

08005798 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	1dfb      	adds	r3, r7, #7
 80057a6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057a8:	f7fe fe26 	bl	80043f8 <HAL_GetTick>
 80057ac:	0002      	movs	r2, r0
 80057ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b0:	1a9b      	subs	r3, r3, r2
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	18d3      	adds	r3, r2, r3
 80057b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80057b8:	f7fe fe1e 	bl	80043f8 <HAL_GetTick>
 80057bc:	0003      	movs	r3, r0
 80057be:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80057c0:	4b3a      	ldr	r3, [pc, #232]	@ (80058ac <SPI_WaitFlagStateUntilTimeout+0x114>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	015b      	lsls	r3, r3, #5
 80057c6:	0d1b      	lsrs	r3, r3, #20
 80057c8:	69fa      	ldr	r2, [r7, #28]
 80057ca:	4353      	muls	r3, r2
 80057cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057ce:	e058      	b.n	8005882 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	3301      	adds	r3, #1
 80057d4:	d055      	beq.n	8005882 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057d6:	f7fe fe0f 	bl	80043f8 <HAL_GetTick>
 80057da:	0002      	movs	r2, r0
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	69fa      	ldr	r2, [r7, #28]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d902      	bls.n	80057ec <SPI_WaitFlagStateUntilTimeout+0x54>
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d142      	bne.n	8005872 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	21e0      	movs	r1, #224	@ 0xe0
 80057f8:	438a      	bics	r2, r1
 80057fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	2382      	movs	r3, #130	@ 0x82
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	429a      	cmp	r2, r3
 8005806:	d113      	bne.n	8005830 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	2380      	movs	r3, #128	@ 0x80
 800580e:	021b      	lsls	r3, r3, #8
 8005810:	429a      	cmp	r2, r3
 8005812:	d005      	beq.n	8005820 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	689a      	ldr	r2, [r3, #8]
 8005818:	2380      	movs	r3, #128	@ 0x80
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	429a      	cmp	r2, r3
 800581e:	d107      	bne.n	8005830 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2140      	movs	r1, #64	@ 0x40
 800582c:	438a      	bics	r2, r1
 800582e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005834:	2380      	movs	r3, #128	@ 0x80
 8005836:	019b      	lsls	r3, r3, #6
 8005838:	429a      	cmp	r2, r3
 800583a:	d110      	bne.n	800585e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	491a      	ldr	r1, [pc, #104]	@ (80058b0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005848:	400a      	ands	r2, r1
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2180      	movs	r1, #128	@ 0x80
 8005858:	0189      	lsls	r1, r1, #6
 800585a:	430a      	orrs	r2, r1
 800585c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	225d      	movs	r2, #93	@ 0x5d
 8005862:	2101      	movs	r1, #1
 8005864:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	225c      	movs	r2, #92	@ 0x5c
 800586a:	2100      	movs	r1, #0
 800586c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e017      	b.n	80058a2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	3b01      	subs	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	68ba      	ldr	r2, [r7, #8]
 800588a:	4013      	ands	r3, r2
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	425a      	negs	r2, r3
 8005892:	4153      	adcs	r3, r2
 8005894:	b2db      	uxtb	r3, r3
 8005896:	001a      	movs	r2, r3
 8005898:	1dfb      	adds	r3, r7, #7
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d197      	bne.n	80057d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	0018      	movs	r0, r3
 80058a4:	46bd      	mov	sp, r7
 80058a6:	b008      	add	sp, #32
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	20000004 	.word	0x20000004
 80058b0:	ffffdfff 	.word	0xffffdfff

080058b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08a      	sub	sp, #40	@ 0x28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80058c2:	2317      	movs	r3, #23
 80058c4:	18fb      	adds	r3, r7, r3
 80058c6:	2200      	movs	r2, #0
 80058c8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80058ca:	f7fe fd95 	bl	80043f8 <HAL_GetTick>
 80058ce:	0002      	movs	r2, r0
 80058d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d2:	1a9b      	subs	r3, r3, r2
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	18d3      	adds	r3, r2, r3
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80058da:	f7fe fd8d 	bl	80043f8 <HAL_GetTick>
 80058de:	0003      	movs	r3, r0
 80058e0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80058ea:	4b41      	ldr	r3, [pc, #260]	@ (80059f0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	0013      	movs	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	189b      	adds	r3, r3, r2
 80058f4:	00da      	lsls	r2, r3, #3
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	0d1b      	lsrs	r3, r3, #20
 80058fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058fc:	4353      	muls	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005900:	e068      	b.n	80059d4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	23c0      	movs	r3, #192	@ 0xc0
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	429a      	cmp	r2, r3
 800590a:	d10a      	bne.n	8005922 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d107      	bne.n	8005922 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	b2da      	uxtb	r2, r3
 8005918:	2117      	movs	r1, #23
 800591a:	187b      	adds	r3, r7, r1
 800591c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800591e:	187b      	adds	r3, r7, r1
 8005920:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	3301      	adds	r3, #1
 8005926:	d055      	beq.n	80059d4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005928:	f7fe fd66 	bl	80043f8 <HAL_GetTick>
 800592c:	0002      	movs	r2, r0
 800592e:	6a3b      	ldr	r3, [r7, #32]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005934:	429a      	cmp	r2, r3
 8005936:	d902      	bls.n	800593e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	2b00      	cmp	r3, #0
 800593c:	d142      	bne.n	80059c4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	21e0      	movs	r1, #224	@ 0xe0
 800594a:	438a      	bics	r2, r1
 800594c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	2382      	movs	r3, #130	@ 0x82
 8005954:	005b      	lsls	r3, r3, #1
 8005956:	429a      	cmp	r2, r3
 8005958:	d113      	bne.n	8005982 <SPI_WaitFifoStateUntilTimeout+0xce>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	2380      	movs	r3, #128	@ 0x80
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	429a      	cmp	r2, r3
 8005964:	d005      	beq.n	8005972 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	689a      	ldr	r2, [r3, #8]
 800596a:	2380      	movs	r3, #128	@ 0x80
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	429a      	cmp	r2, r3
 8005970:	d107      	bne.n	8005982 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2140      	movs	r1, #64	@ 0x40
 800597e:	438a      	bics	r2, r1
 8005980:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005986:	2380      	movs	r3, #128	@ 0x80
 8005988:	019b      	lsls	r3, r3, #6
 800598a:	429a      	cmp	r2, r3
 800598c:	d110      	bne.n	80059b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4916      	ldr	r1, [pc, #88]	@ (80059f4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800599a:	400a      	ands	r2, r1
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2180      	movs	r1, #128	@ 0x80
 80059aa:	0189      	lsls	r1, r1, #6
 80059ac:	430a      	orrs	r2, r1
 80059ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	225d      	movs	r2, #93	@ 0x5d
 80059b4:	2101      	movs	r1, #1
 80059b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	225c      	movs	r2, #92	@ 0x5c
 80059bc:	2100      	movs	r1, #0
 80059be:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e010      	b.n	80059e6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	3b01      	subs	r3, #1
 80059d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	4013      	ands	r3, r2
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d18e      	bne.n	8005902 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	0018      	movs	r0, r3
 80059e8:	46bd      	mov	sp, r7
 80059ea:	b00a      	add	sp, #40	@ 0x28
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	46c0      	nop			@ (mov r8, r8)
 80059f0:	20000004 	.word	0x20000004
 80059f4:	ffffdfff 	.word	0xffffdfff

080059f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b086      	sub	sp, #24
 80059fc:	af02      	add	r7, sp, #8
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	23c0      	movs	r3, #192	@ 0xc0
 8005a08:	0159      	lsls	r1, r3, #5
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	0013      	movs	r3, r2
 8005a12:	2200      	movs	r2, #0
 8005a14:	f7ff ff4e 	bl	80058b4 <SPI_WaitFifoStateUntilTimeout>
 8005a18:	1e03      	subs	r3, r0, #0
 8005a1a:	d007      	beq.n	8005a2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a20:	2220      	movs	r2, #32
 8005a22:	431a      	orrs	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e027      	b.n	8005a7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	0013      	movs	r3, r2
 8005a36:	2200      	movs	r2, #0
 8005a38:	2180      	movs	r1, #128	@ 0x80
 8005a3a:	f7ff fead 	bl	8005798 <SPI_WaitFlagStateUntilTimeout>
 8005a3e:	1e03      	subs	r3, r0, #0
 8005a40:	d007      	beq.n	8005a52 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a46:	2220      	movs	r2, #32
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e014      	b.n	8005a7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	23c0      	movs	r3, #192	@ 0xc0
 8005a56:	00d9      	lsls	r1, r3, #3
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	0013      	movs	r3, r2
 8005a60:	2200      	movs	r2, #0
 8005a62:	f7ff ff27 	bl	80058b4 <SPI_WaitFifoStateUntilTimeout>
 8005a66:	1e03      	subs	r3, r0, #0
 8005a68:	d007      	beq.n	8005a7a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6e:	2220      	movs	r2, #32
 8005a70:	431a      	orrs	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e000      	b.n	8005a7c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b004      	add	sp, #16
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e04a      	b.n	8005b2c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	223d      	movs	r2, #61	@ 0x3d
 8005a9a:	5c9b      	ldrb	r3, [r3, r2]
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d107      	bne.n	8005ab2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	223c      	movs	r2, #60	@ 0x3c
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	0018      	movs	r0, r3
 8005aae:	f7fe f9e7 	bl	8003e80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	223d      	movs	r2, #61	@ 0x3d
 8005ab6:	2102      	movs	r1, #2
 8005ab8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	0019      	movs	r1, r3
 8005ac4:	0010      	movs	r0, r2
 8005ac6:	f000 f9b9 	bl	8005e3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2248      	movs	r2, #72	@ 0x48
 8005ace:	2101      	movs	r1, #1
 8005ad0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	223e      	movs	r2, #62	@ 0x3e
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	5499      	strb	r1, [r3, r2]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	223f      	movs	r2, #63	@ 0x3f
 8005ade:	2101      	movs	r1, #1
 8005ae0:	5499      	strb	r1, [r3, r2]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2240      	movs	r2, #64	@ 0x40
 8005ae6:	2101      	movs	r1, #1
 8005ae8:	5499      	strb	r1, [r3, r2]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2241      	movs	r2, #65	@ 0x41
 8005aee:	2101      	movs	r1, #1
 8005af0:	5499      	strb	r1, [r3, r2]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2242      	movs	r2, #66	@ 0x42
 8005af6:	2101      	movs	r1, #1
 8005af8:	5499      	strb	r1, [r3, r2]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2243      	movs	r2, #67	@ 0x43
 8005afe:	2101      	movs	r1, #1
 8005b00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2244      	movs	r2, #68	@ 0x44
 8005b06:	2101      	movs	r1, #1
 8005b08:	5499      	strb	r1, [r3, r2]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2245      	movs	r2, #69	@ 0x45
 8005b0e:	2101      	movs	r1, #1
 8005b10:	5499      	strb	r1, [r3, r2]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2246      	movs	r2, #70	@ 0x46
 8005b16:	2101      	movs	r1, #1
 8005b18:	5499      	strb	r1, [r3, r2]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2247      	movs	r2, #71	@ 0x47
 8005b1e:	2101      	movs	r1, #1
 8005b20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	223d      	movs	r2, #61	@ 0x3d
 8005b26:	2101      	movs	r1, #1
 8005b28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	b002      	add	sp, #8
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	223d      	movs	r2, #61	@ 0x3d
 8005b40:	5c9b      	ldrb	r3, [r3, r2]
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d001      	beq.n	8005b4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e03d      	b.n	8005bc8 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	223d      	movs	r2, #61	@ 0x3d
 8005b50:	2102      	movs	r1, #2
 8005b52:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2101      	movs	r1, #1
 8005b60:	430a      	orrs	r2, r1
 8005b62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a19      	ldr	r2, [pc, #100]	@ (8005bd0 <HAL_TIM_Base_Start_IT+0x9c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00a      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x50>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	2380      	movs	r3, #128	@ 0x80
 8005b74:	05db      	lsls	r3, r3, #23
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d004      	beq.n	8005b84 <HAL_TIM_Base_Start_IT+0x50>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a15      	ldr	r2, [pc, #84]	@ (8005bd4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d116      	bne.n	8005bb2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	4a13      	ldr	r2, [pc, #76]	@ (8005bd8 <HAL_TIM_Base_Start_IT+0xa4>)
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b06      	cmp	r3, #6
 8005b94:	d016      	beq.n	8005bc4 <HAL_TIM_Base_Start_IT+0x90>
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	2380      	movs	r3, #128	@ 0x80
 8005b9a:	025b      	lsls	r3, r3, #9
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d011      	beq.n	8005bc4 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2101      	movs	r1, #1
 8005bac:	430a      	orrs	r2, r1
 8005bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb0:	e008      	b.n	8005bc4 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	e000      	b.n	8005bc6 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bc4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	0018      	movs	r0, r3
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	b004      	add	sp, #16
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	40012c00 	.word	0x40012c00
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	00010007 	.word	0x00010007

08005bdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d021      	beq.n	8005c40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	4013      	ands	r3, r2
 8005c02:	d01d      	beq.n	8005c40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2203      	movs	r2, #3
 8005c0a:	4252      	negs	r2, r2
 8005c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	2203      	movs	r2, #3
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d004      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	0018      	movs	r0, r3
 8005c24:	f000 f8f2 	bl	8005e0c <HAL_TIM_IC_CaptureCallback>
 8005c28:	e007      	b.n	8005c3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	f000 f8e5 	bl	8005dfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	0018      	movs	r0, r3
 8005c36:	f000 f8f1 	bl	8005e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2204      	movs	r2, #4
 8005c44:	4013      	ands	r3, r2
 8005c46:	d022      	beq.n	8005c8e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2204      	movs	r2, #4
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	d01e      	beq.n	8005c8e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2205      	movs	r2, #5
 8005c56:	4252      	negs	r2, r2
 8005c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	23c0      	movs	r3, #192	@ 0xc0
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d004      	beq.n	8005c78 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	0018      	movs	r0, r3
 8005c72:	f000 f8cb 	bl	8005e0c <HAL_TIM_IC_CaptureCallback>
 8005c76:	e007      	b.n	8005c88 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f000 f8be 	bl	8005dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	0018      	movs	r0, r3
 8005c84:	f000 f8ca 	bl	8005e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	2208      	movs	r2, #8
 8005c92:	4013      	ands	r3, r2
 8005c94:	d021      	beq.n	8005cda <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2208      	movs	r2, #8
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	d01d      	beq.n	8005cda <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2209      	movs	r2, #9
 8005ca4:	4252      	negs	r2, r2
 8005ca6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2204      	movs	r2, #4
 8005cac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	2203      	movs	r2, #3
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d004      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	0018      	movs	r0, r3
 8005cbe:	f000 f8a5 	bl	8005e0c <HAL_TIM_IC_CaptureCallback>
 8005cc2:	e007      	b.n	8005cd4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	0018      	movs	r0, r3
 8005cc8:	f000 f898 	bl	8005dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f000 f8a4 	bl	8005e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	2210      	movs	r2, #16
 8005cde:	4013      	ands	r3, r2
 8005ce0:	d022      	beq.n	8005d28 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2210      	movs	r2, #16
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d01e      	beq.n	8005d28 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2211      	movs	r2, #17
 8005cf0:	4252      	negs	r2, r2
 8005cf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2208      	movs	r2, #8
 8005cf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69da      	ldr	r2, [r3, #28]
 8005d00:	23c0      	movs	r3, #192	@ 0xc0
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4013      	ands	r3, r2
 8005d06:	d004      	beq.n	8005d12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	0018      	movs	r0, r3
 8005d0c:	f000 f87e 	bl	8005e0c <HAL_TIM_IC_CaptureCallback>
 8005d10:	e007      	b.n	8005d22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	0018      	movs	r0, r3
 8005d16:	f000 f871 	bl	8005dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	f000 f87d 	bl	8005e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	d00c      	beq.n	8005d4a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2201      	movs	r2, #1
 8005d34:	4013      	ands	r3, r2
 8005d36:	d008      	beq.n	8005d4a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	4252      	negs	r2, r2
 8005d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	0018      	movs	r0, r3
 8005d46:	f000 f851 	bl	8005dec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	2280      	movs	r2, #128	@ 0x80
 8005d4e:	4013      	ands	r3, r2
 8005d50:	d104      	bne.n	8005d5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	2380      	movs	r3, #128	@ 0x80
 8005d56:	019b      	lsls	r3, r3, #6
 8005d58:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005d5a:	d00b      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2280      	movs	r2, #128	@ 0x80
 8005d60:	4013      	ands	r3, r2
 8005d62:	d007      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a1e      	ldr	r2, [pc, #120]	@ (8005de4 <HAL_TIM_IRQHandler+0x208>)
 8005d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	0018      	movs	r0, r3
 8005d70:	f000 f8f0 	bl	8005f54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	2380      	movs	r3, #128	@ 0x80
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d00b      	beq.n	8005d96 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2280      	movs	r2, #128	@ 0x80
 8005d82:	4013      	ands	r3, r2
 8005d84:	d007      	beq.n	8005d96 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a17      	ldr	r2, [pc, #92]	@ (8005de8 <HAL_TIM_IRQHandler+0x20c>)
 8005d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	0018      	movs	r0, r3
 8005d92:	f000 f8e7 	bl	8005f64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	2240      	movs	r2, #64	@ 0x40
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	d00c      	beq.n	8005db8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2240      	movs	r2, #64	@ 0x40
 8005da2:	4013      	ands	r3, r2
 8005da4:	d008      	beq.n	8005db8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2241      	movs	r2, #65	@ 0x41
 8005dac:	4252      	negs	r2, r2
 8005dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	0018      	movs	r0, r3
 8005db4:	f000 f83a 	bl	8005e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d00c      	beq.n	8005dda <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	d008      	beq.n	8005dda <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2221      	movs	r2, #33	@ 0x21
 8005dce:	4252      	negs	r2, r2
 8005dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f000 f8b5 	bl	8005f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b004      	add	sp, #16
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	ffffdf7f 	.word	0xffffdf7f
 8005de8:	fffffeff 	.word	0xfffffeff

08005dec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005df4:	46c0      	nop			@ (mov r8, r8)
 8005df6:	46bd      	mov	sp, r7
 8005df8:	b002      	add	sp, #8
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e04:	46c0      	nop			@ (mov r8, r8)
 8005e06:	46bd      	mov	sp, r7
 8005e08:	b002      	add	sp, #8
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e14:	46c0      	nop			@ (mov r8, r8)
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b002      	add	sp, #8
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e24:	46c0      	nop			@ (mov r8, r8)
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b002      	add	sp, #8
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e34:	46c0      	nop			@ (mov r8, r8)
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b002      	add	sp, #8
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a37      	ldr	r2, [pc, #220]	@ (8005f2c <TIM_Base_SetConfig+0xf0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d008      	beq.n	8005e66 <TIM_Base_SetConfig+0x2a>
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	2380      	movs	r3, #128	@ 0x80
 8005e58:	05db      	lsls	r3, r3, #23
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0x2a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a33      	ldr	r2, [pc, #204]	@ (8005f30 <TIM_Base_SetConfig+0xf4>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2270      	movs	r2, #112	@ 0x70
 8005e6a:	4393      	bics	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a2c      	ldr	r2, [pc, #176]	@ (8005f2c <TIM_Base_SetConfig+0xf0>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d014      	beq.n	8005eaa <TIM_Base_SetConfig+0x6e>
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	2380      	movs	r3, #128	@ 0x80
 8005e84:	05db      	lsls	r3, r3, #23
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d00f      	beq.n	8005eaa <TIM_Base_SetConfig+0x6e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a28      	ldr	r2, [pc, #160]	@ (8005f30 <TIM_Base_SetConfig+0xf4>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00b      	beq.n	8005eaa <TIM_Base_SetConfig+0x6e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a27      	ldr	r2, [pc, #156]	@ (8005f34 <TIM_Base_SetConfig+0xf8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d007      	beq.n	8005eaa <TIM_Base_SetConfig+0x6e>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a26      	ldr	r2, [pc, #152]	@ (8005f38 <TIM_Base_SetConfig+0xfc>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <TIM_Base_SetConfig+0x6e>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a25      	ldr	r2, [pc, #148]	@ (8005f3c <TIM_Base_SetConfig+0x100>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d108      	bne.n	8005ebc <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	4a24      	ldr	r2, [pc, #144]	@ (8005f40 <TIM_Base_SetConfig+0x104>)
 8005eae:	4013      	ands	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2280      	movs	r2, #128	@ 0x80
 8005ec0:	4393      	bics	r3, r2
 8005ec2:	001a      	movs	r2, r3
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a11      	ldr	r2, [pc, #68]	@ (8005f2c <TIM_Base_SetConfig+0xf0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d007      	beq.n	8005efa <TIM_Base_SetConfig+0xbe>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a12      	ldr	r2, [pc, #72]	@ (8005f38 <TIM_Base_SetConfig+0xfc>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d003      	beq.n	8005efa <TIM_Base_SetConfig+0xbe>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a11      	ldr	r2, [pc, #68]	@ (8005f3c <TIM_Base_SetConfig+0x100>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d103      	bne.n	8005f02 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	691a      	ldr	r2, [r3, #16]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	4013      	ands	r3, r2
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d106      	bne.n	8005f22 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	4393      	bics	r3, r2
 8005f1c:	001a      	movs	r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	611a      	str	r2, [r3, #16]
  }
}
 8005f22:	46c0      	nop			@ (mov r8, r8)
 8005f24:	46bd      	mov	sp, r7
 8005f26:	b004      	add	sp, #16
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	46c0      	nop			@ (mov r8, r8)
 8005f2c:	40012c00 	.word	0x40012c00
 8005f30:	40000400 	.word	0x40000400
 8005f34:	40002000 	.word	0x40002000
 8005f38:	40014400 	.word	0x40014400
 8005f3c:	40014800 	.word	0x40014800
 8005f40:	fffffcff 	.word	0xfffffcff

08005f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f4c:	46c0      	nop			@ (mov r8, r8)
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	b002      	add	sp, #8
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f5c:	46c0      	nop			@ (mov r8, r8)
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	b002      	add	sp, #8
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f6c:	46c0      	nop			@ (mov r8, r8)
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b002      	add	sp, #8
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	7c1b      	ldrb	r3, [r3, #16]
 8005f82:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2238      	movs	r2, #56	@ 0x38
 8005f88:	5c9b      	ldrb	r3, [r3, r2]
 8005f8a:	001a      	movs	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4353      	muls	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	00db      	lsls	r3, r3, #3
 8005f96:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f003 f805 	bl	8008fb0 <memset>
}
 8005fa6:	46c0      	nop			@ (mov r8, r8)
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	b004      	add	sp, #16
 8005fac:	bd80      	pop	{r7, pc}

08005fae <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8005fae:	b590      	push	{r4, r7, lr}
 8005fb0:	b087      	sub	sp, #28
 8005fb2:	af02      	add	r7, sp, #8
 8005fb4:	6078      	str	r0, [r7, #4]
 8005fb6:	0008      	movs	r0, r1
 8005fb8:	0011      	movs	r1, r2
 8005fba:	1cfb      	adds	r3, r7, #3
 8005fbc:	1c02      	adds	r2, r0, #0
 8005fbe:	701a      	strb	r2, [r3, #0]
 8005fc0:	1cbb      	adds	r3, r7, #2
 8005fc2:	1c0a      	adds	r2, r1, #0
 8005fc4:	701a      	strb	r2, [r3, #0]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	240f      	movs	r4, #15
 8005fcc:	193b      	adds	r3, r7, r4
 8005fce:	7c12      	ldrb	r2, [r2, #16]
 8005fd0:	701a      	strb	r2, [r3, #0]
  offset = src_tile_row;
 8005fd2:	210c      	movs	r1, #12
 8005fd4:	187b      	adds	r3, r7, r1
 8005fd6:	1cfa      	adds	r2, r7, #3
 8005fd8:	7812      	ldrb	r2, [r2, #0]
 8005fda:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fe0:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8005fe2:	193b      	adds	r3, r7, r4
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	187b      	adds	r3, r7, r1
 8005fea:	0008      	movs	r0, r1
 8005fec:	1879      	adds	r1, r7, r1
 8005fee:	8809      	ldrh	r1, [r1, #0]
 8005ff0:	434a      	muls	r2, r1
 8005ff2:	801a      	strh	r2, [r3, #0]
  offset *= 8;
 8005ff4:	0001      	movs	r1, r0
 8005ff6:	187b      	adds	r3, r7, r1
 8005ff8:	187a      	adds	r2, r7, r1
 8005ffa:	8812      	ldrh	r2, [r2, #0]
 8005ffc:	00d2      	lsls	r2, r2, #3
 8005ffe:	801a      	strh	r2, [r3, #0]
  ptr += offset;
 8006000:	187b      	adds	r3, r7, r1
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	68ba      	ldr	r2, [r7, #8]
 8006006:	18d3      	adds	r3, r2, r3
 8006008:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800600a:	193b      	adds	r3, r7, r4
 800600c:	7819      	ldrb	r1, [r3, #0]
 800600e:	1cbb      	adds	r3, r7, #2
 8006010:	781a      	ldrb	r2, [r3, #0]
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	000b      	movs	r3, r1
 800601a:	2100      	movs	r1, #0
 800601c:	f002 f952 	bl	80082c4 <u8x8_DrawTile>
}
 8006020:	46c0      	nop			@ (mov r8, r8)
 8006022:	46bd      	mov	sp, r7
 8006024:	b005      	add	sp, #20
 8006026:	bd90      	pop	{r4, r7, pc}

08006028 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8006028:	b5b0      	push	{r4, r5, r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8006030:	230f      	movs	r3, #15
 8006032:	18fb      	adds	r3, r7, r3
 8006034:	2200      	movs	r2, #0
 8006036:	701a      	strb	r2, [r3, #0]
  src_max = u8g2->tile_buf_height;
 8006038:	230d      	movs	r3, #13
 800603a:	18fb      	adds	r3, r7, r3
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	2138      	movs	r1, #56	@ 0x38
 8006040:	5c52      	ldrb	r2, [r2, r1]
 8006042:	701a      	strb	r2, [r3, #0]
  dest_row = u8g2->tile_curr_row;
 8006044:	230e      	movs	r3, #14
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	2139      	movs	r1, #57	@ 0x39
 800604c:	5c52      	ldrb	r2, [r2, r1]
 800604e:	701a      	strb	r2, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	230c      	movs	r3, #12
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	7c52      	ldrb	r2, [r2, #17]
 800605a:	701a      	strb	r2, [r3, #0]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 800605c:	250e      	movs	r5, #14
 800605e:	197b      	adds	r3, r7, r5
 8006060:	781a      	ldrb	r2, [r3, #0]
 8006062:	240f      	movs	r4, #15
 8006064:	193b      	adds	r3, r7, r4
 8006066:	7819      	ldrb	r1, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	0018      	movs	r0, r3
 800606c:	f7ff ff9f 	bl	8005fae <u8g2_send_tile_row>
    src_row++;
 8006070:	0021      	movs	r1, r4
 8006072:	187b      	adds	r3, r7, r1
 8006074:	781a      	ldrb	r2, [r3, #0]
 8006076:	187b      	adds	r3, r7, r1
 8006078:	3201      	adds	r2, #1
 800607a:	701a      	strb	r2, [r3, #0]
    dest_row++;
 800607c:	197b      	adds	r3, r7, r5
 800607e:	781a      	ldrb	r2, [r3, #0]
 8006080:	197b      	adds	r3, r7, r5
 8006082:	3201      	adds	r2, #1
 8006084:	701a      	strb	r2, [r3, #0]
  } while( src_row < src_max && dest_row < dest_max );
 8006086:	187a      	adds	r2, r7, r1
 8006088:	230d      	movs	r3, #13
 800608a:	18fb      	adds	r3, r7, r3
 800608c:	7812      	ldrb	r2, [r2, #0]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	429a      	cmp	r2, r3
 8006092:	d206      	bcs.n	80060a2 <u8g2_send_buffer+0x7a>
 8006094:	197a      	adds	r2, r7, r5
 8006096:	230c      	movs	r3, #12
 8006098:	18fb      	adds	r3, r7, r3
 800609a:	7812      	ldrb	r2, [r2, #0]
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d3dc      	bcc.n	800605c <u8g2_send_buffer+0x34>
}
 80060a2:	46c0      	nop			@ (mov r8, r8)
 80060a4:	46bd      	mov	sp, r7
 80060a6:	b004      	add	sp, #16
 80060a8:	bdb0      	pop	{r4, r5, r7, pc}

080060aa <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b082      	sub	sp, #8
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	0018      	movs	r0, r3
 80060b6:	f7ff ffb7 	bl	8006028 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	0018      	movs	r0, r3
 80060be:	f002 f95e 	bl	800837e <u8x8_RefreshDisplay>
}
 80060c2:	46c0      	nop			@ (mov r8, r8)
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b002      	add	sp, #8
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <u8g2_m_16_16_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_16_f(uint8_t *page_cnt)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 16;
  return 0;
  #else
  static uint8_t buf[2048];
  *page_cnt = 16;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2210      	movs	r2, #16
 80060d8:	701a      	strb	r2, [r3, #0]
  return buf;
 80060da:	4b02      	ldr	r3, [pc, #8]	@ (80060e4 <u8g2_m_16_16_f+0x18>)
  #endif
}
 80060dc:	0018      	movs	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	b002      	add	sp, #8
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	20000460 	.word	0x20000460

080060e8 <u8g2_Setup_sh1107_seeed_128x128_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_sh1107_pimoroni_128x128, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_16_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_sh1107_seeed_128x128_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80060e8:	b590      	push	{r4, r7, lr}
 80060ea:	b089      	sub	sp, #36	@ 0x24
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
 80060f4:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_sh1107_seeed_128x128, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 80060f6:	687c      	ldr	r4, [r7, #4]
 80060f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006134 <u8g2_Setup_sh1107_seeed_128x128_f+0x4c>)
 80060fa:	490f      	ldr	r1, [pc, #60]	@ (8006138 <u8g2_Setup_sh1107_seeed_128x128_f+0x50>)
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	9300      	str	r3, [sp, #0]
 8006102:	0023      	movs	r3, r4
 8006104:	f002 f9a4 	bl	8008450 <u8x8_Setup>
  buf = u8g2_m_16_16_f(&tile_buf_height);
 8006108:	2413      	movs	r4, #19
 800610a:	193b      	adds	r3, r7, r4
 800610c:	0018      	movs	r0, r3
 800610e:	f7ff ffdd 	bl	80060cc <u8g2_m_16_16_f>
 8006112:	0003      	movs	r3, r0
 8006114:	617b      	str	r3, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8006116:	193b      	adds	r3, r7, r4
 8006118:	781a      	ldrb	r2, [r3, #0]
 800611a:	4c08      	ldr	r4, [pc, #32]	@ (800613c <u8g2_Setup_sh1107_seeed_128x128_f+0x54>)
 800611c:	6979      	ldr	r1, [r7, #20]
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	0023      	movs	r3, r4
 8006126:	f001 fc8f 	bl	8007a48 <u8g2_SetupBuffer>
}
 800612a:	46c0      	nop			@ (mov r8, r8)
 800612c:	46bd      	mov	sp, r7
 800612e:	b007      	add	sp, #28
 8006130:	bd90      	pop	{r4, r7, pc}
 8006132:	46c0      	nop			@ (mov r8, r8)
 8006134:	08007f65 	.word	0x08007f65
 8006138:	080081a1 	.word	0x080081a1
 800613c:	0800784d 	.word	0x0800784d

08006140 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	000a      	movs	r2, r1
 800614a:	1cfb      	adds	r3, r7, #3
 800614c:	701a      	strb	r2, [r3, #0]
  font += offset;
 800614e:	1cfb      	adds	r3, r7, #3
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	18d3      	adds	r3, r2, r3
 8006156:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	781b      	ldrb	r3, [r3, #0]
}
 800615c:	0018      	movs	r0, r3
 800615e:	46bd      	mov	sp, r7
 8006160:	b002      	add	sp, #8
 8006162:	bd80      	pop	{r7, pc}

08006164 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	000a      	movs	r2, r1
 800616e:	1cfb      	adds	r3, r7, #3
 8006170:	701a      	strb	r2, [r3, #0]
    uint16_t pos;
    font += offset;
 8006172:	1cfb      	adds	r3, r7, #3
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	18d3      	adds	r3, r2, r3
 800617a:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	781a      	ldrb	r2, [r3, #0]
 8006180:	200e      	movs	r0, #14
 8006182:	183b      	adds	r3, r7, r0
 8006184:	801a      	strh	r2, [r3, #0]
    font++;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	3301      	adds	r3, #1
 800618a:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 800618c:	183b      	adds	r3, r7, r0
 800618e:	183a      	adds	r2, r7, r0
 8006190:	8812      	ldrh	r2, [r2, #0]
 8006192:	0212      	lsls	r2, r2, #8
 8006194:	801a      	strh	r2, [r3, #0]
    pos += u8x8_pgm_read( font);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	0019      	movs	r1, r3
 800619c:	183b      	adds	r3, r7, r0
 800619e:	183a      	adds	r2, r7, r0
 80061a0:	8812      	ldrh	r2, [r2, #0]
 80061a2:	188a      	adds	r2, r1, r2
 80061a4:	801a      	strh	r2, [r3, #0]
    return pos;
 80061a6:	183b      	adds	r3, r7, r0
 80061a8:	881b      	ldrh	r3, [r3, #0]
}
 80061aa:	0018      	movs	r0, r3
 80061ac:	46bd      	mov	sp, r7
 80061ae:	b004      	add	sp, #16
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b082      	sub	sp, #8
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2100      	movs	r1, #0
 80061c0:	0018      	movs	r0, r3
 80061c2:	f7ff ffbd 	bl	8006140 <u8g2_font_get_byte>
 80061c6:	0003      	movs	r3, r0
 80061c8:	001a      	movs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	2101      	movs	r1, #1
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7ff ffb4 	bl	8006140 <u8g2_font_get_byte>
 80061d8:	0003      	movs	r3, r0
 80061da:	001a      	movs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	2102      	movs	r1, #2
 80061e4:	0018      	movs	r0, r3
 80061e6:	f7ff ffab 	bl	8006140 <u8g2_font_get_byte>
 80061ea:	0003      	movs	r3, r0
 80061ec:	001a      	movs	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2103      	movs	r1, #3
 80061f6:	0018      	movs	r0, r3
 80061f8:	f7ff ffa2 	bl	8006140 <u8g2_font_get_byte>
 80061fc:	0003      	movs	r3, r0
 80061fe:	001a      	movs	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	2104      	movs	r1, #4
 8006208:	0018      	movs	r0, r3
 800620a:	f7ff ff99 	bl	8006140 <u8g2_font_get_byte>
 800620e:	0003      	movs	r3, r0
 8006210:	001a      	movs	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	2105      	movs	r1, #5
 800621a:	0018      	movs	r0, r3
 800621c:	f7ff ff90 	bl	8006140 <u8g2_font_get_byte>
 8006220:	0003      	movs	r3, r0
 8006222:	001a      	movs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2106      	movs	r1, #6
 800622c:	0018      	movs	r0, r3
 800622e:	f7ff ff87 	bl	8006140 <u8g2_font_get_byte>
 8006232:	0003      	movs	r3, r0
 8006234:	001a      	movs	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2107      	movs	r1, #7
 800623e:	0018      	movs	r0, r3
 8006240:	f7ff ff7e 	bl	8006140 <u8g2_font_get_byte>
 8006244:	0003      	movs	r3, r0
 8006246:	001a      	movs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	2108      	movs	r1, #8
 8006250:	0018      	movs	r0, r3
 8006252:	f7ff ff75 	bl	8006140 <u8g2_font_get_byte>
 8006256:	0003      	movs	r3, r0
 8006258:	001a      	movs	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2109      	movs	r1, #9
 8006262:	0018      	movs	r0, r3
 8006264:	f7ff ff6c 	bl	8006140 <u8g2_font_get_byte>
 8006268:	0003      	movs	r3, r0
 800626a:	b25a      	sxtb	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	210a      	movs	r1, #10
 8006274:	0018      	movs	r0, r3
 8006276:	f7ff ff63 	bl	8006140 <u8g2_font_get_byte>
 800627a:	0003      	movs	r3, r0
 800627c:	b25a      	sxtb	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	210b      	movs	r1, #11
 8006286:	0018      	movs	r0, r3
 8006288:	f7ff ff5a 	bl	8006140 <u8g2_font_get_byte>
 800628c:	0003      	movs	r3, r0
 800628e:	b25a      	sxtb	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	210c      	movs	r1, #12
 8006298:	0018      	movs	r0, r3
 800629a:	f7ff ff51 	bl	8006140 <u8g2_font_get_byte>
 800629e:	0003      	movs	r3, r0
 80062a0:	b25a      	sxtb	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	210d      	movs	r1, #13
 80062aa:	0018      	movs	r0, r3
 80062ac:	f7ff ff48 	bl	8006140 <u8g2_font_get_byte>
 80062b0:	0003      	movs	r3, r0
 80062b2:	b25a      	sxtb	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	210e      	movs	r1, #14
 80062bc:	0018      	movs	r0, r3
 80062be:	f7ff ff3f 	bl	8006140 <u8g2_font_get_byte>
 80062c2:	0003      	movs	r3, r0
 80062c4:	b25a      	sxtb	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	210f      	movs	r1, #15
 80062ce:	0018      	movs	r0, r3
 80062d0:	f7ff ff36 	bl	8006140 <u8g2_font_get_byte>
 80062d4:	0003      	movs	r3, r0
 80062d6:	b25a      	sxtb	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2110      	movs	r1, #16
 80062e0:	0018      	movs	r0, r3
 80062e2:	f7ff ff2d 	bl	8006140 <u8g2_font_get_byte>
 80062e6:	0003      	movs	r3, r0
 80062e8:	b25a      	sxtb	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2111      	movs	r1, #17
 80062f2:	0018      	movs	r0, r3
 80062f4:	f7ff ff36 	bl	8006164 <u8g2_font_get_word>
 80062f8:	0003      	movs	r3, r0
 80062fa:	001a      	movs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	2113      	movs	r1, #19
 8006304:	0018      	movs	r0, r3
 8006306:	f7ff ff2d 	bl	8006164 <u8g2_font_get_word>
 800630a:	0003      	movs	r3, r0
 800630c:	001a      	movs	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	2115      	movs	r1, #21
 8006316:	0018      	movs	r0, r3
 8006318:	f7ff ff24 	bl	8006164 <u8g2_font_get_word>
 800631c:	0003      	movs	r3, r0
 800631e:	001a      	movs	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	82da      	strh	r2, [r3, #22]
#endif
}
 8006324:	46c0      	nop			@ (mov r8, r8)
 8006326:	46bd      	mov	sp, r7
 8006328:	b002      	add	sp, #8
 800632a:	bd80      	pop	{r7, pc}

0800632c <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800632c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	000a      	movs	r2, r1
 8006336:	1cfb      	adds	r3, r7, #3
 8006338:	701a      	strb	r2, [r3, #0]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800633a:	250d      	movs	r5, #13
 800633c:	197b      	adds	r3, r7, r5
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	7b12      	ldrb	r2, [r2, #12]
 8006342:	701a      	strb	r2, [r3, #0]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	240f      	movs	r4, #15
 800634a:	193b      	adds	r3, r7, r4
 800634c:	7812      	ldrb	r2, [r2, #0]
 800634e:	701a      	strb	r2, [r3, #0]
  
  val >>= bit_pos;
 8006350:	193b      	adds	r3, r7, r4
 8006352:	781a      	ldrb	r2, [r3, #0]
 8006354:	197b      	adds	r3, r7, r5
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	411a      	asrs	r2, r3
 800635a:	193b      	adds	r3, r7, r4
 800635c:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt = bit_pos;
 800635e:	200e      	movs	r0, #14
 8006360:	183b      	adds	r3, r7, r0
 8006362:	197a      	adds	r2, r7, r5
 8006364:	7812      	ldrb	r2, [r2, #0]
 8006366:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt += cnt;
 8006368:	183b      	adds	r3, r7, r0
 800636a:	1839      	adds	r1, r7, r0
 800636c:	1cfa      	adds	r2, r7, #3
 800636e:	7809      	ldrb	r1, [r1, #0]
 8006370:	7812      	ldrb	r2, [r2, #0]
 8006372:	188a      	adds	r2, r1, r2
 8006374:	701a      	strb	r2, [r3, #0]
  if ( bit_pos_plus_cnt >= 8 )
 8006376:	183b      	adds	r3, r7, r0
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	2b07      	cmp	r3, #7
 800637c:	d924      	bls.n	80063c8 <u8g2_font_decode_get_unsigned_bits+0x9c>
  {
    uint8_t s = 8;
 800637e:	260c      	movs	r6, #12
 8006380:	19bb      	adds	r3, r7, r6
 8006382:	2208      	movs	r2, #8
 8006384:	701a      	strb	r2, [r3, #0]
    s -= bit_pos;
 8006386:	19bb      	adds	r3, r7, r6
 8006388:	19b9      	adds	r1, r7, r6
 800638a:	197a      	adds	r2, r7, r5
 800638c:	7809      	ldrb	r1, [r1, #0]
 800638e:	7812      	ldrb	r2, [r2, #0]
 8006390:	1a8a      	subs	r2, r1, r2
 8006392:	701a      	strb	r2, [r3, #0]
    f->decode_ptr++;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	001a      	movs	r2, r3
 80063a6:	19bb      	adds	r3, r7, r6
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	409a      	lsls	r2, r3
 80063ac:	0013      	movs	r3, r2
 80063ae:	b25a      	sxtb	r2, r3
 80063b0:	193b      	adds	r3, r7, r4
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	b25b      	sxtb	r3, r3
 80063b6:	4313      	orrs	r3, r2
 80063b8:	b25a      	sxtb	r2, r3
 80063ba:	193b      	adds	r3, r7, r4
 80063bc:	701a      	strb	r2, [r3, #0]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80063be:	183b      	adds	r3, r7, r0
 80063c0:	183a      	adds	r2, r7, r0
 80063c2:	7812      	ldrb	r2, [r2, #0]
 80063c4:	3a08      	subs	r2, #8
 80063c6:	701a      	strb	r2, [r3, #0]
  }
  val &= (1U<<cnt)-1;
 80063c8:	1cfb      	adds	r3, r7, #3
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	2201      	movs	r2, #1
 80063ce:	4252      	negs	r2, r2
 80063d0:	409a      	lsls	r2, r3
 80063d2:	0013      	movs	r3, r2
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	43db      	mvns	r3, r3
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	200f      	movs	r0, #15
 80063dc:	183b      	adds	r3, r7, r0
 80063de:	1839      	adds	r1, r7, r0
 80063e0:	7809      	ldrb	r1, [r1, #0]
 80063e2:	400a      	ands	r2, r1
 80063e4:	701a      	strb	r2, [r3, #0]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	220e      	movs	r2, #14
 80063ea:	18ba      	adds	r2, r7, r2
 80063ec:	7812      	ldrb	r2, [r2, #0]
 80063ee:	731a      	strb	r2, [r3, #12]
  return val;
 80063f0:	183b      	adds	r3, r7, r0
 80063f2:	781b      	ldrb	r3, [r3, #0]
}
 80063f4:	0018      	movs	r0, r3
 80063f6:	46bd      	mov	sp, r7
 80063f8:	b005      	add	sp, #20
 80063fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080063fc <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	000a      	movs	r2, r1
 8006406:	1cfb      	adds	r3, r7, #3
 8006408:	701a      	strb	r2, [r3, #0]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800640a:	1cfb      	adds	r3, r7, #3
 800640c:	781a      	ldrb	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	0011      	movs	r1, r2
 8006412:	0018      	movs	r0, r3
 8006414:	f7ff ff8a 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 8006418:	0003      	movs	r3, r0
 800641a:	001a      	movs	r2, r3
 800641c:	210f      	movs	r1, #15
 800641e:	187b      	adds	r3, r7, r1
 8006420:	701a      	strb	r2, [r3, #0]
  d = 1;
 8006422:	200e      	movs	r0, #14
 8006424:	183b      	adds	r3, r7, r0
 8006426:	2201      	movs	r2, #1
 8006428:	701a      	strb	r2, [r3, #0]
  cnt--;
 800642a:	1cfb      	adds	r3, r7, #3
 800642c:	781a      	ldrb	r2, [r3, #0]
 800642e:	1cfb      	adds	r3, r7, #3
 8006430:	3a01      	subs	r2, #1
 8006432:	701a      	strb	r2, [r3, #0]
  d <<= cnt;
 8006434:	183b      	adds	r3, r7, r0
 8006436:	2200      	movs	r2, #0
 8006438:	569a      	ldrsb	r2, [r3, r2]
 800643a:	1cfb      	adds	r3, r7, #3
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	409a      	lsls	r2, r3
 8006440:	183b      	adds	r3, r7, r0
 8006442:	701a      	strb	r2, [r3, #0]
  v -= d;
 8006444:	187b      	adds	r3, r7, r1
 8006446:	781a      	ldrb	r2, [r3, #0]
 8006448:	183b      	adds	r3, r7, r0
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	b2da      	uxtb	r2, r3
 8006450:	187b      	adds	r3, r7, r1
 8006452:	701a      	strb	r2, [r3, #0]
  return v;
 8006454:	187b      	adds	r3, r7, r1
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	b25b      	sxtb	r3, r3
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800645a:	0018      	movs	r0, r3
 800645c:	46bd      	mov	sp, r7
 800645e:	b004      	add	sp, #16
 8006460:	bd80      	pop	{r7, pc}

08006462 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8006462:	b5b0      	push	{r4, r5, r7, lr}
 8006464:	b082      	sub	sp, #8
 8006466:	af00      	add	r7, sp, #0
 8006468:	0005      	movs	r5, r0
 800646a:	000c      	movs	r4, r1
 800646c:	0010      	movs	r0, r2
 800646e:	0019      	movs	r1, r3
 8006470:	1dbb      	adds	r3, r7, #6
 8006472:	1c2a      	adds	r2, r5, #0
 8006474:	801a      	strh	r2, [r3, #0]
 8006476:	1d7b      	adds	r3, r7, #5
 8006478:	1c22      	adds	r2, r4, #0
 800647a:	701a      	strb	r2, [r3, #0]
 800647c:	1d3b      	adds	r3, r7, #4
 800647e:	1c02      	adds	r2, r0, #0
 8006480:	701a      	strb	r2, [r3, #0]
 8006482:	1cfb      	adds	r3, r7, #3
 8006484:	1c0a      	adds	r2, r1, #0
 8006486:	701a      	strb	r2, [r3, #0]
  switch(dir)
 8006488:	1cfb      	adds	r3, r7, #3
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	2b02      	cmp	r3, #2
 800648e:	d019      	beq.n	80064c4 <u8g2_add_vector_y+0x62>
 8006490:	dc22      	bgt.n	80064d8 <u8g2_add_vector_y+0x76>
 8006492:	2b00      	cmp	r3, #0
 8006494:	d002      	beq.n	800649c <u8g2_add_vector_y+0x3a>
 8006496:	2b01      	cmp	r3, #1
 8006498:	d00a      	beq.n	80064b0 <u8g2_add_vector_y+0x4e>
 800649a:	e01d      	b.n	80064d8 <u8g2_add_vector_y+0x76>
  {
    case 0:
      dy += y;
 800649c:	1d3b      	adds	r3, r7, #4
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	b25b      	sxtb	r3, r3
 80064a2:	b299      	uxth	r1, r3
 80064a4:	1dbb      	adds	r3, r7, #6
 80064a6:	1dba      	adds	r2, r7, #6
 80064a8:	8812      	ldrh	r2, [r2, #0]
 80064aa:	188a      	adds	r2, r1, r2
 80064ac:	801a      	strh	r2, [r3, #0]
      break;
 80064ae:	e01d      	b.n	80064ec <u8g2_add_vector_y+0x8a>
    case 1:
      dy += x;
 80064b0:	1d7b      	adds	r3, r7, #5
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	b25b      	sxtb	r3, r3
 80064b6:	b299      	uxth	r1, r3
 80064b8:	1dbb      	adds	r3, r7, #6
 80064ba:	1dba      	adds	r2, r7, #6
 80064bc:	8812      	ldrh	r2, [r2, #0]
 80064be:	188a      	adds	r2, r1, r2
 80064c0:	801a      	strh	r2, [r3, #0]
      break;
 80064c2:	e013      	b.n	80064ec <u8g2_add_vector_y+0x8a>
    case 2:
      dy -= y;
 80064c4:	1d3b      	adds	r3, r7, #4
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	b25b      	sxtb	r3, r3
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	1dbb      	adds	r3, r7, #6
 80064ce:	1db9      	adds	r1, r7, #6
 80064d0:	8809      	ldrh	r1, [r1, #0]
 80064d2:	1a8a      	subs	r2, r1, r2
 80064d4:	801a      	strh	r2, [r3, #0]
      break;
 80064d6:	e009      	b.n	80064ec <u8g2_add_vector_y+0x8a>
    default:
      dy -= x;
 80064d8:	1d7b      	adds	r3, r7, #5
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	b29a      	uxth	r2, r3
 80064e0:	1dbb      	adds	r3, r7, #6
 80064e2:	1db9      	adds	r1, r7, #6
 80064e4:	8809      	ldrh	r1, [r1, #0]
 80064e6:	1a8a      	subs	r2, r1, r2
 80064e8:	801a      	strh	r2, [r3, #0]
      break;      
 80064ea:	46c0      	nop			@ (mov r8, r8)
  }
  return dy;
 80064ec:	1dbb      	adds	r3, r7, #6
 80064ee:	881b      	ldrh	r3, [r3, #0]
}
 80064f0:	0018      	movs	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	b002      	add	sp, #8
 80064f6:	bdb0      	pop	{r4, r5, r7, pc}

080064f8 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80064f8:	b5b0      	push	{r4, r5, r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	0005      	movs	r5, r0
 8006500:	000c      	movs	r4, r1
 8006502:	0010      	movs	r0, r2
 8006504:	0019      	movs	r1, r3
 8006506:	1dbb      	adds	r3, r7, #6
 8006508:	1c2a      	adds	r2, r5, #0
 800650a:	801a      	strh	r2, [r3, #0]
 800650c:	1d7b      	adds	r3, r7, #5
 800650e:	1c22      	adds	r2, r4, #0
 8006510:	701a      	strb	r2, [r3, #0]
 8006512:	1d3b      	adds	r3, r7, #4
 8006514:	1c02      	adds	r2, r0, #0
 8006516:	701a      	strb	r2, [r3, #0]
 8006518:	1cfb      	adds	r3, r7, #3
 800651a:	1c0a      	adds	r2, r1, #0
 800651c:	701a      	strb	r2, [r3, #0]
  switch(dir)
 800651e:	1cfb      	adds	r3, r7, #3
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	2b02      	cmp	r3, #2
 8006524:	d019      	beq.n	800655a <u8g2_add_vector_x+0x62>
 8006526:	dc22      	bgt.n	800656e <u8g2_add_vector_x+0x76>
 8006528:	2b00      	cmp	r3, #0
 800652a:	d002      	beq.n	8006532 <u8g2_add_vector_x+0x3a>
 800652c:	2b01      	cmp	r3, #1
 800652e:	d00a      	beq.n	8006546 <u8g2_add_vector_x+0x4e>
 8006530:	e01d      	b.n	800656e <u8g2_add_vector_x+0x76>
  {
    case 0:
      dx += x;
 8006532:	1d7b      	adds	r3, r7, #5
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	b25b      	sxtb	r3, r3
 8006538:	b299      	uxth	r1, r3
 800653a:	1dbb      	adds	r3, r7, #6
 800653c:	1dba      	adds	r2, r7, #6
 800653e:	8812      	ldrh	r2, [r2, #0]
 8006540:	188a      	adds	r2, r1, r2
 8006542:	801a      	strh	r2, [r3, #0]
      break;
 8006544:	e01d      	b.n	8006582 <u8g2_add_vector_x+0x8a>
    case 1:
      dx -= y;
 8006546:	1d3b      	adds	r3, r7, #4
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	b25b      	sxtb	r3, r3
 800654c:	b29a      	uxth	r2, r3
 800654e:	1dbb      	adds	r3, r7, #6
 8006550:	1db9      	adds	r1, r7, #6
 8006552:	8809      	ldrh	r1, [r1, #0]
 8006554:	1a8a      	subs	r2, r1, r2
 8006556:	801a      	strh	r2, [r3, #0]
      break;
 8006558:	e013      	b.n	8006582 <u8g2_add_vector_x+0x8a>
    case 2:
      dx -= x;
 800655a:	1d7b      	adds	r3, r7, #5
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	b25b      	sxtb	r3, r3
 8006560:	b29a      	uxth	r2, r3
 8006562:	1dbb      	adds	r3, r7, #6
 8006564:	1db9      	adds	r1, r7, #6
 8006566:	8809      	ldrh	r1, [r1, #0]
 8006568:	1a8a      	subs	r2, r1, r2
 800656a:	801a      	strh	r2, [r3, #0]
      break;
 800656c:	e009      	b.n	8006582 <u8g2_add_vector_x+0x8a>
    default:
      dx += y;
 800656e:	1d3b      	adds	r3, r7, #4
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	b25b      	sxtb	r3, r3
 8006574:	b299      	uxth	r1, r3
 8006576:	1dbb      	adds	r3, r7, #6
 8006578:	1dba      	adds	r2, r7, #6
 800657a:	8812      	ldrh	r2, [r2, #0]
 800657c:	188a      	adds	r2, r1, r2
 800657e:	801a      	strh	r2, [r3, #0]
      break;      
 8006580:	46c0      	nop			@ (mov r8, r8)
  }
  return dx;
 8006582:	1dbb      	adds	r3, r7, #6
 8006584:	881b      	ldrh	r3, [r3, #0]
}
 8006586:	0018      	movs	r0, r3
 8006588:	46bd      	mov	sp, r7
 800658a:	b002      	add	sp, #8
 800658c:	bdb0      	pop	{r4, r5, r7, pc}

0800658e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800658e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006590:	b089      	sub	sp, #36	@ 0x24
 8006592:	af02      	add	r7, sp, #8
 8006594:	6078      	str	r0, [r7, #4]
 8006596:	0008      	movs	r0, r1
 8006598:	0011      	movs	r1, r2
 800659a:	1cfb      	adds	r3, r7, #3
 800659c:	1c02      	adds	r2, r0, #0
 800659e:	701a      	strb	r2, [r3, #0]
 80065a0:	1cbb      	adds	r3, r7, #2
 80065a2:	1c0a      	adds	r2, r1, #0
 80065a4:	701a      	strb	r2, [r3, #0]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	3360      	adds	r3, #96	@ 0x60
 80065aa:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80065ac:	2317      	movs	r3, #23
 80065ae:	18fb      	adds	r3, r7, r3
 80065b0:	1cfa      	adds	r2, r7, #3
 80065b2:	7812      	ldrb	r2, [r2, #0]
 80065b4:	701a      	strb	r2, [r3, #0]
  
  /* get the local position */
  lx = decode->x;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	2208      	movs	r2, #8
 80065ba:	569a      	ldrsb	r2, [r3, r2]
 80065bc:	2315      	movs	r3, #21
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	701a      	strb	r2, [r3, #0]
  ly = decode->y;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	2209      	movs	r2, #9
 80065c6:	569a      	ldrsb	r2, [r3, r2]
 80065c8:	2314      	movs	r3, #20
 80065ca:	18fb      	adds	r3, r7, r3
 80065cc:	701a      	strb	r2, [r3, #0]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	220a      	movs	r2, #10
 80065d2:	569a      	ldrsb	r2, [r3, r2]
 80065d4:	200f      	movs	r0, #15
 80065d6:	183b      	adds	r3, r7, r0
 80065d8:	701a      	strb	r2, [r3, #0]
    rem -= lx;
 80065da:	183b      	adds	r3, r7, r0
 80065dc:	1839      	adds	r1, r7, r0
 80065de:	2215      	movs	r2, #21
 80065e0:	18ba      	adds	r2, r7, r2
 80065e2:	7809      	ldrb	r1, [r1, #0]
 80065e4:	7812      	ldrb	r2, [r2, #0]
 80065e6:	1a8a      	subs	r2, r1, r2
 80065e8:	701a      	strb	r2, [r3, #0]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80065ea:	2116      	movs	r1, #22
 80065ec:	187b      	adds	r3, r7, r1
 80065ee:	183a      	adds	r2, r7, r0
 80065f0:	7812      	ldrb	r2, [r2, #0]
 80065f2:	701a      	strb	r2, [r3, #0]
    if ( cnt < rem )
 80065f4:	2417      	movs	r4, #23
 80065f6:	193a      	adds	r2, r7, r4
 80065f8:	183b      	adds	r3, r7, r0
 80065fa:	7812      	ldrb	r2, [r2, #0]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d203      	bcs.n	800660a <u8g2_font_decode_len+0x7c>
      current = cnt;
 8006602:	187b      	adds	r3, r7, r1
 8006604:	193a      	adds	r2, r7, r4
 8006606:	7812      	ldrb	r2, [r2, #0]
 8006608:	701a      	strb	r2, [r3, #0]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800660a:	260c      	movs	r6, #12
 800660c:	19bb      	adds	r3, r7, r6
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	8892      	ldrh	r2, [r2, #4]
 8006612:	801a      	strh	r2, [r3, #0]
    y = decode->target_y;
 8006614:	230a      	movs	r3, #10
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	88d2      	ldrh	r2, [r2, #6]
 800661c:	801a      	strh	r2, [r3, #0]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800661e:	2215      	movs	r2, #21
 8006620:	18bb      	adds	r3, r7, r2
 8006622:	2100      	movs	r1, #0
 8006624:	5659      	ldrsb	r1, [r3, r1]
 8006626:	2014      	movs	r0, #20
 8006628:	183b      	adds	r3, r7, r0
 800662a:	2200      	movs	r2, #0
 800662c:	569a      	ldrsb	r2, [r3, r2]
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	7c1d      	ldrb	r5, [r3, #16]
 8006632:	19bc      	adds	r4, r7, r6
 8006634:	19bb      	adds	r3, r7, r6
 8006636:	8818      	ldrh	r0, [r3, #0]
 8006638:	002b      	movs	r3, r5
 800663a:	f7ff ff5d 	bl	80064f8 <u8g2_add_vector_x>
 800663e:	0003      	movs	r3, r0
 8006640:	8023      	strh	r3, [r4, #0]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8006642:	2215      	movs	r2, #21
 8006644:	18bb      	adds	r3, r7, r2
 8006646:	2100      	movs	r1, #0
 8006648:	5659      	ldrsb	r1, [r3, r1]
 800664a:	2014      	movs	r0, #20
 800664c:	183b      	adds	r3, r7, r0
 800664e:	2200      	movs	r2, #0
 8006650:	569a      	ldrsb	r2, [r3, r2]
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	7c1d      	ldrb	r5, [r3, #16]
 8006656:	230a      	movs	r3, #10
 8006658:	18fc      	adds	r4, r7, r3
 800665a:	18fb      	adds	r3, r7, r3
 800665c:	8818      	ldrh	r0, [r3, #0]
 800665e:	002b      	movs	r3, r5
 8006660:	f7ff feff 	bl	8006462 <u8g2_add_vector_y>
 8006664:	0003      	movs	r3, r0
 8006666:	8023      	strh	r3, [r4, #0]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8006668:	1cbb      	adds	r3, r7, #2
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d016      	beq.n	800669e <u8g2_font_decode_len+0x110>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	7b99      	ldrb	r1, [r3, #14]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2292      	movs	r2, #146	@ 0x92
 8006678:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 800667a:	2116      	movs	r1, #22
 800667c:	187b      	adds	r3, r7, r1
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	b29d      	uxth	r5, r3
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	7c1b      	ldrb	r3, [r3, #16]
 8006686:	220a      	movs	r2, #10
 8006688:	18ba      	adds	r2, r7, r2
 800668a:	8814      	ldrh	r4, [r2, #0]
 800668c:	19ba      	adds	r2, r7, r6
 800668e:	8811      	ldrh	r1, [r2, #0]
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	002b      	movs	r3, r5
 8006696:	0022      	movs	r2, r4
 8006698:	f000 fe13 	bl	80072c2 <u8g2_DrawHVLine>
 800669c:	e01a      	b.n	80066d4 <u8g2_font_decode_len+0x146>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	7b5b      	ldrb	r3, [r3, #13]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d116      	bne.n	80066d4 <u8g2_font_decode_len+0x146>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	7bd9      	ldrb	r1, [r3, #15]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2292      	movs	r2, #146	@ 0x92
 80066ae:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 80066b0:	2316      	movs	r3, #22
 80066b2:	18fb      	adds	r3, r7, r3
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	b29d      	uxth	r5, r3
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	7c1b      	ldrb	r3, [r3, #16]
 80066bc:	220a      	movs	r2, #10
 80066be:	18ba      	adds	r2, r7, r2
 80066c0:	8814      	ldrh	r4, [r2, #0]
 80066c2:	220c      	movs	r2, #12
 80066c4:	18ba      	adds	r2, r7, r2
 80066c6:	8811      	ldrh	r1, [r2, #0]
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	002b      	movs	r3, r5
 80066ce:	0022      	movs	r2, r4
 80066d0:	f000 fdf7 	bl	80072c2 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80066d4:	2117      	movs	r1, #23
 80066d6:	187a      	adds	r2, r7, r1
 80066d8:	200f      	movs	r0, #15
 80066da:	183b      	adds	r3, r7, r0
 80066dc:	7812      	ldrb	r2, [r2, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d311      	bcc.n	8006708 <u8g2_font_decode_len+0x17a>
      break;
    cnt -= rem;
 80066e4:	187b      	adds	r3, r7, r1
 80066e6:	1879      	adds	r1, r7, r1
 80066e8:	183a      	adds	r2, r7, r0
 80066ea:	7809      	ldrb	r1, [r1, #0]
 80066ec:	7812      	ldrb	r2, [r2, #0]
 80066ee:	1a8a      	subs	r2, r1, r2
 80066f0:	701a      	strb	r2, [r3, #0]
    lx = 0;
 80066f2:	2315      	movs	r3, #21
 80066f4:	18fb      	adds	r3, r7, r3
 80066f6:	2200      	movs	r2, #0
 80066f8:	701a      	strb	r2, [r3, #0]
    ly++;
 80066fa:	2114      	movs	r1, #20
 80066fc:	187b      	adds	r3, r7, r1
 80066fe:	781a      	ldrb	r2, [r3, #0]
 8006700:	187b      	adds	r3, r7, r1
 8006702:	3201      	adds	r2, #1
 8006704:	701a      	strb	r2, [r3, #0]
    rem = decode->glyph_width;
 8006706:	e762      	b.n	80065ce <u8g2_font_decode_len+0x40>
      break;
 8006708:	46c0      	nop			@ (mov r8, r8)
  }
  lx += cnt;
 800670a:	2015      	movs	r0, #21
 800670c:	183b      	adds	r3, r7, r0
 800670e:	1839      	adds	r1, r7, r0
 8006710:	2217      	movs	r2, #23
 8006712:	18ba      	adds	r2, r7, r2
 8006714:	7809      	ldrb	r1, [r1, #0]
 8006716:	7812      	ldrb	r2, [r2, #0]
 8006718:	188a      	adds	r2, r1, r2
 800671a:	701a      	strb	r2, [r3, #0]
  
  decode->x = lx;
 800671c:	183b      	adds	r3, r7, r0
 800671e:	2200      	movs	r2, #0
 8006720:	569a      	ldrsb	r2, [r3, r2]
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8006726:	2314      	movs	r3, #20
 8006728:	18fb      	adds	r3, r7, r3
 800672a:	2200      	movs	r2, #0
 800672c:	569a      	ldrsb	r2, [r3, r2]
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	725a      	strb	r2, [r3, #9]
}
 8006732:	46c0      	nop			@ (mov r8, r8)
 8006734:	46bd      	mov	sp, r7
 8006736:	b007      	add	sp, #28
 8006738:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800673a <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3360      	adds	r3, #96	@ 0x60
 8006748:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	683a      	ldr	r2, [r7, #0]
 800674e:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2278      	movs	r2, #120	@ 0x78
 800675a:	5c9a      	ldrb	r2, [r3, r2]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	0011      	movs	r1, r2
 8006760:	0018      	movs	r0, r3
 8006762:	f7ff fde3 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 8006766:	0003      	movs	r3, r0
 8006768:	b25a      	sxtb	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2279      	movs	r2, #121	@ 0x79
 8006772:	5c9a      	ldrb	r2, [r3, r2]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	0011      	movs	r1, r2
 8006778:	0018      	movs	r0, r3
 800677a:	f7ff fdd7 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 800677e:	0003      	movs	r3, r0
 8006780:	b25a      	sxtb	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2292      	movs	r2, #146	@ 0x92
 800678a:	5c9a      	ldrb	r2, [r3, r2]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	7b9b      	ldrb	r3, [r3, #14]
 8006794:	425a      	negs	r2, r3
 8006796:	4153      	adcs	r3, r2
 8006798:	b2db      	uxtb	r3, r3
 800679a:	001a      	movs	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	73da      	strb	r2, [r3, #15]
}
 80067a0:	46c0      	nop			@ (mov r8, r8)
 80067a2:	46bd      	mov	sp, r7
 80067a4:	b004      	add	sp, #16
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80067a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067aa:	b08b      	sub	sp, #44	@ 0x2c
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	3360      	adds	r3, #96	@ 0x60
 80067b6:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	0011      	movs	r1, r2
 80067be:	0018      	movs	r0, r3
 80067c0:	f7ff ffbb 	bl	800673a <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80067c4:	2513      	movs	r5, #19
 80067c6:	197b      	adds	r3, r7, r5
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	216b      	movs	r1, #107	@ 0x6b
 80067cc:	5c52      	ldrb	r2, [r2, r1]
 80067ce:	701a      	strb	r2, [r3, #0]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	227a      	movs	r2, #122	@ 0x7a
 80067d4:	5c9a      	ldrb	r2, [r3, r2]
 80067d6:	2612      	movs	r6, #18
 80067d8:	19bc      	adds	r4, r7, r6
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	0011      	movs	r1, r2
 80067de:	0018      	movs	r0, r3
 80067e0:	f7ff fe0c 	bl	80063fc <u8g2_font_decode_get_signed_bits>
 80067e4:	0003      	movs	r3, r0
 80067e6:	7023      	strb	r3, [r4, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	227b      	movs	r2, #123	@ 0x7b
 80067ec:	5c9a      	ldrb	r2, [r3, r2]
 80067ee:	2311      	movs	r3, #17
 80067f0:	18fc      	adds	r4, r7, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	0011      	movs	r1, r2
 80067f6:	0018      	movs	r0, r3
 80067f8:	f7ff fe00 	bl	80063fc <u8g2_font_decode_get_signed_bits>
 80067fc:	0003      	movs	r3, r0
 80067fe:	7023      	strb	r3, [r4, #0]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	227c      	movs	r2, #124	@ 0x7c
 8006804:	5c9a      	ldrb	r2, [r3, r2]
 8006806:	2110      	movs	r1, #16
 8006808:	187c      	adds	r4, r7, r1
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	0011      	movs	r1, r2
 800680e:	0018      	movs	r0, r3
 8006810:	f7ff fdf4 	bl	80063fc <u8g2_font_decode_get_signed_bits>
 8006814:	0003      	movs	r3, r0
 8006816:	7023      	strb	r3, [r4, #0]
  
  if ( decode->glyph_width > 0 )
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	7a9b      	ldrb	r3, [r3, #10]
 800681c:	b25b      	sxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	dc00      	bgt.n	8006824 <u8g2_font_decode_glyph+0x7c>
 8006822:	e134      	b.n	8006a8e <u8g2_font_decode_glyph+0x2e6>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	8898      	ldrh	r0, [r3, #4]
 8006828:	197b      	adds	r3, r7, r5
 800682a:	781a      	ldrb	r2, [r3, #0]
 800682c:	2311      	movs	r3, #17
 800682e:	18fb      	adds	r3, r7, r3
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	18d3      	adds	r3, r2, r3
 8006834:	b2db      	uxtb	r3, r3
 8006836:	425b      	negs	r3, r3
 8006838:	b2db      	uxtb	r3, r3
 800683a:	b25a      	sxtb	r2, r3
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	7c1c      	ldrb	r4, [r3, #16]
 8006840:	19bb      	adds	r3, r7, r6
 8006842:	2100      	movs	r1, #0
 8006844:	5659      	ldrsb	r1, [r3, r1]
 8006846:	0023      	movs	r3, r4
 8006848:	f7ff fe56 	bl	80064f8 <u8g2_add_vector_x>
 800684c:	0003      	movs	r3, r0
 800684e:	001a      	movs	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	88d8      	ldrh	r0, [r3, #6]
 8006858:	197b      	adds	r3, r7, r5
 800685a:	781a      	ldrb	r2, [r3, #0]
 800685c:	2311      	movs	r3, #17
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	18d3      	adds	r3, r2, r3
 8006864:	b2db      	uxtb	r3, r3
 8006866:	425b      	negs	r3, r3
 8006868:	b2db      	uxtb	r3, r3
 800686a:	b25a      	sxtb	r2, r3
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	7c1c      	ldrb	r4, [r3, #16]
 8006870:	19bb      	adds	r3, r7, r6
 8006872:	2100      	movs	r1, #0
 8006874:	5659      	ldrsb	r1, [r3, r1]
 8006876:	0023      	movs	r3, r4
 8006878:	f7ff fdf3 	bl	8006462 <u8g2_add_vector_y>
 800687c:	0003      	movs	r3, r0
 800687e:	001a      	movs	r2, r3
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8006884:	211e      	movs	r1, #30
 8006886:	187b      	adds	r3, r7, r1
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	8892      	ldrh	r2, [r2, #4]
 800688c:	801a      	strh	r2, [r3, #0]
      y0 = decode->target_y;
 800688e:	201a      	movs	r0, #26
 8006890:	183b      	adds	r3, r7, r0
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	88d2      	ldrh	r2, [r2, #6]
 8006896:	801a      	strh	r2, [r3, #0]
      x1 = x0;
 8006898:	231c      	movs	r3, #28
 800689a:	18fb      	adds	r3, r7, r3
 800689c:	187a      	adds	r2, r7, r1
 800689e:	8812      	ldrh	r2, [r2, #0]
 80068a0:	801a      	strh	r2, [r3, #0]
      y1 = y0;
 80068a2:	2318      	movs	r3, #24
 80068a4:	18fb      	adds	r3, r7, r3
 80068a6:	183a      	adds	r2, r7, r0
 80068a8:	8812      	ldrh	r2, [r2, #0]
 80068aa:	801a      	strh	r2, [r3, #0]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	7c1b      	ldrb	r3, [r3, #16]
 80068b0:	2b03      	cmp	r3, #3
 80068b2:	d100      	bne.n	80068b6 <u8g2_font_decode_glyph+0x10e>
 80068b4:	e06d      	b.n	8006992 <u8g2_font_decode_glyph+0x1ea>
 80068b6:	dd00      	ble.n	80068ba <u8g2_font_decode_glyph+0x112>
 80068b8:	e08c      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d03d      	beq.n	800693a <u8g2_font_decode_glyph+0x192>
 80068be:	dd00      	ble.n	80068c2 <u8g2_font_decode_glyph+0x11a>
 80068c0:	e088      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <u8g2_font_decode_glyph+0x124>
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d016      	beq.n	80068f8 <u8g2_font_decode_glyph+0x150>
 80068ca:	e083      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
      {
	case 0:
	    x1 += decode->glyph_width;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	7a9b      	ldrb	r3, [r3, #10]
 80068d0:	b25b      	sxtb	r3, r3
 80068d2:	b299      	uxth	r1, r3
 80068d4:	221c      	movs	r2, #28
 80068d6:	18bb      	adds	r3, r7, r2
 80068d8:	18ba      	adds	r2, r7, r2
 80068da:	8812      	ldrh	r2, [r2, #0]
 80068dc:	188a      	adds	r2, r1, r2
 80068de:	801a      	strh	r2, [r3, #0]
	    y1 += h;
 80068e0:	2313      	movs	r3, #19
 80068e2:	18fb      	adds	r3, r7, r3
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	b25b      	sxtb	r3, r3
 80068e8:	b299      	uxth	r1, r3
 80068ea:	2218      	movs	r2, #24
 80068ec:	18bb      	adds	r3, r7, r2
 80068ee:	18ba      	adds	r2, r7, r2
 80068f0:	8812      	ldrh	r2, [r2, #0]
 80068f2:	188a      	adds	r2, r1, r2
 80068f4:	801a      	strh	r2, [r3, #0]
	    break;
 80068f6:	e06d      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
	case 1:
	    x0 -= h;
 80068f8:	2313      	movs	r3, #19
 80068fa:	18fb      	adds	r3, r7, r3
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b25b      	sxtb	r3, r3
 8006900:	b29a      	uxth	r2, r3
 8006902:	201e      	movs	r0, #30
 8006904:	183b      	adds	r3, r7, r0
 8006906:	1839      	adds	r1, r7, r0
 8006908:	8809      	ldrh	r1, [r1, #0]
 800690a:	1a8a      	subs	r2, r1, r2
 800690c:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800690e:	183b      	adds	r3, r7, r0
 8006910:	881a      	ldrh	r2, [r3, #0]
 8006912:	183b      	adds	r3, r7, r0
 8006914:	3201      	adds	r2, #1
 8006916:	801a      	strh	r2, [r3, #0]
	    x1++;
 8006918:	211c      	movs	r1, #28
 800691a:	187b      	adds	r3, r7, r1
 800691c:	881a      	ldrh	r2, [r3, #0]
 800691e:	187b      	adds	r3, r7, r1
 8006920:	3201      	adds	r2, #1
 8006922:	801a      	strh	r2, [r3, #0]
	    y1 += decode->glyph_width;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	7a9b      	ldrb	r3, [r3, #10]
 8006928:	b25b      	sxtb	r3, r3
 800692a:	b299      	uxth	r1, r3
 800692c:	2218      	movs	r2, #24
 800692e:	18bb      	adds	r3, r7, r2
 8006930:	18ba      	adds	r2, r7, r2
 8006932:	8812      	ldrh	r2, [r2, #0]
 8006934:	188a      	adds	r2, r1, r2
 8006936:	801a      	strh	r2, [r3, #0]
	    break;
 8006938:	e04c      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
	case 2:
	    x0 -= decode->glyph_width;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	7a9b      	ldrb	r3, [r3, #10]
 800693e:	b25b      	sxtb	r3, r3
 8006940:	b29a      	uxth	r2, r3
 8006942:	201e      	movs	r0, #30
 8006944:	183b      	adds	r3, r7, r0
 8006946:	1839      	adds	r1, r7, r0
 8006948:	8809      	ldrh	r1, [r1, #0]
 800694a:	1a8a      	subs	r2, r1, r2
 800694c:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800694e:	183b      	adds	r3, r7, r0
 8006950:	881a      	ldrh	r2, [r3, #0]
 8006952:	183b      	adds	r3, r7, r0
 8006954:	3201      	adds	r2, #1
 8006956:	801a      	strh	r2, [r3, #0]
	    x1++;
 8006958:	211c      	movs	r1, #28
 800695a:	187b      	adds	r3, r7, r1
 800695c:	881a      	ldrh	r2, [r3, #0]
 800695e:	187b      	adds	r3, r7, r1
 8006960:	3201      	adds	r2, #1
 8006962:	801a      	strh	r2, [r3, #0]
	    y0 -= h;
 8006964:	2313      	movs	r3, #19
 8006966:	18fb      	adds	r3, r7, r3
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	b25b      	sxtb	r3, r3
 800696c:	b29a      	uxth	r2, r3
 800696e:	201a      	movs	r0, #26
 8006970:	183b      	adds	r3, r7, r0
 8006972:	1839      	adds	r1, r7, r0
 8006974:	8809      	ldrh	r1, [r1, #0]
 8006976:	1a8a      	subs	r2, r1, r2
 8006978:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800697a:	183b      	adds	r3, r7, r0
 800697c:	881a      	ldrh	r2, [r3, #0]
 800697e:	183b      	adds	r3, r7, r0
 8006980:	3201      	adds	r2, #1
 8006982:	801a      	strh	r2, [r3, #0]
	    y1++;
 8006984:	2118      	movs	r1, #24
 8006986:	187b      	adds	r3, r7, r1
 8006988:	881a      	ldrh	r2, [r3, #0]
 800698a:	187b      	adds	r3, r7, r1
 800698c:	3201      	adds	r2, #1
 800698e:	801a      	strh	r2, [r3, #0]
	    break;	  
 8006990:	e020      	b.n	80069d4 <u8g2_font_decode_glyph+0x22c>
	case 3:
	    x1 += h;
 8006992:	2313      	movs	r3, #19
 8006994:	18fb      	adds	r3, r7, r3
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	b25b      	sxtb	r3, r3
 800699a:	b299      	uxth	r1, r3
 800699c:	221c      	movs	r2, #28
 800699e:	18bb      	adds	r3, r7, r2
 80069a0:	18ba      	adds	r2, r7, r2
 80069a2:	8812      	ldrh	r2, [r2, #0]
 80069a4:	188a      	adds	r2, r1, r2
 80069a6:	801a      	strh	r2, [r3, #0]
	    y0 -= decode->glyph_width;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	7a9b      	ldrb	r3, [r3, #10]
 80069ac:	b25b      	sxtb	r3, r3
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	201a      	movs	r0, #26
 80069b2:	183b      	adds	r3, r7, r0
 80069b4:	1839      	adds	r1, r7, r0
 80069b6:	8809      	ldrh	r1, [r1, #0]
 80069b8:	1a8a      	subs	r2, r1, r2
 80069ba:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80069bc:	183b      	adds	r3, r7, r0
 80069be:	881a      	ldrh	r2, [r3, #0]
 80069c0:	183b      	adds	r3, r7, r0
 80069c2:	3201      	adds	r2, #1
 80069c4:	801a      	strh	r2, [r3, #0]
	    y1++;
 80069c6:	2118      	movs	r1, #24
 80069c8:	187b      	adds	r3, r7, r1
 80069ca:	881a      	ldrh	r2, [r3, #0]
 80069cc:	187b      	adds	r3, r7, r1
 80069ce:	3201      	adds	r2, #1
 80069d0:	801a      	strh	r2, [r3, #0]
	    break;	  
 80069d2:	46c0      	nop			@ (mov r8, r8)
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80069d4:	231c      	movs	r3, #28
 80069d6:	18fb      	adds	r3, r7, r3
 80069d8:	881c      	ldrh	r4, [r3, #0]
 80069da:	231a      	movs	r3, #26
 80069dc:	18fb      	adds	r3, r7, r3
 80069de:	881a      	ldrh	r2, [r3, #0]
 80069e0:	231e      	movs	r3, #30
 80069e2:	18fb      	adds	r3, r7, r3
 80069e4:	8819      	ldrh	r1, [r3, #0]
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	2318      	movs	r3, #24
 80069ea:	18fb      	adds	r3, r7, r3
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	0023      	movs	r3, r4
 80069f2:	f000 fdd3 	bl	800759c <u8g2_IsIntersection>
 80069f6:	1e03      	subs	r3, r0, #0
 80069f8:	d104      	bne.n	8006a04 <u8g2_font_decode_glyph+0x25c>
	return d;
 80069fa:	2310      	movs	r3, #16
 80069fc:	18fb      	adds	r3, r7, r3
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	b25b      	sxtb	r3, r3
 8006a02:	e048      	b.n	8006a96 <u8g2_font_decode_glyph+0x2ee>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	2200      	movs	r2, #0
 8006a08:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2276      	movs	r2, #118	@ 0x76
 8006a14:	5c9a      	ldrb	r2, [r3, r2]
 8006a16:	230f      	movs	r3, #15
 8006a18:	18fc      	adds	r4, r7, r3
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	0011      	movs	r1, r2
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f7ff fc84 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 8006a24:	0003      	movs	r3, r0
 8006a26:	7023      	strb	r3, [r4, #0]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2277      	movs	r2, #119	@ 0x77
 8006a2c:	5c9a      	ldrb	r2, [r3, r2]
 8006a2e:	230e      	movs	r3, #14
 8006a30:	18fc      	adds	r4, r7, r3
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	0011      	movs	r1, r2
 8006a36:	0018      	movs	r0, r3
 8006a38:	f7ff fc78 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 8006a3c:	0003      	movs	r3, r0
 8006a3e:	7023      	strb	r3, [r4, #0]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8006a40:	230f      	movs	r3, #15
 8006a42:	18fb      	adds	r3, r7, r3
 8006a44:	7819      	ldrb	r1, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	0018      	movs	r0, r3
 8006a4c:	f7ff fd9f 	bl	800658e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8006a50:	230e      	movs	r3, #14
 8006a52:	18fb      	adds	r3, r7, r3
 8006a54:	7819      	ldrb	r1, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f7ff fd97 	bl	800658e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	2101      	movs	r1, #1
 8006a64:	0018      	movs	r0, r3
 8006a66:	f7ff fc61 	bl	800632c <u8g2_font_decode_get_unsigned_bits>
 8006a6a:	1e03      	subs	r3, r0, #0
 8006a6c:	d1e8      	bne.n	8006a40 <u8g2_font_decode_glyph+0x298>

      if ( decode->y >= h )
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	7a5b      	ldrb	r3, [r3, #9]
 8006a72:	b25b      	sxtb	r3, r3
 8006a74:	2213      	movs	r2, #19
 8006a76:	18ba      	adds	r2, r7, r2
 8006a78:	7812      	ldrb	r2, [r2, #0]
 8006a7a:	b252      	sxtb	r2, r2
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	dd00      	ble.n	8006a82 <u8g2_font_decode_glyph+0x2da>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8006a80:	e7c6      	b.n	8006a10 <u8g2_font_decode_glyph+0x268>
	break;
 8006a82:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	7b99      	ldrb	r1, [r3, #14]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2292      	movs	r2, #146	@ 0x92
 8006a8c:	5499      	strb	r1, [r3, r2]
  }
  return d;
 8006a8e:	2310      	movs	r3, #16
 8006a90:	18fb      	adds	r3, r7, r3
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	b25b      	sxtb	r3, r3
}
 8006a96:	0018      	movs	r0, r3
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	b009      	add	sp, #36	@ 0x24
 8006a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a9e <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8006a9e:	b5b0      	push	{r4, r5, r7, lr}
 8006aa0:	b086      	sub	sp, #24
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	000a      	movs	r2, r1
 8006aa8:	1cbb      	adds	r3, r7, #2
 8006aaa:	801a      	strh	r2, [r3, #0]
  const uint8_t *font = u8g2->font;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab0:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	3317      	adds	r3, #23
 8006ab6:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8006ab8:	1cbb      	adds	r3, r7, #2
 8006aba:	881b      	ldrh	r3, [r3, #0]
 8006abc:	2bff      	cmp	r3, #255	@ 0xff
 8006abe:	d82d      	bhi.n	8006b1c <u8g2_font_get_glyph_data+0x7e>
  {
    if ( encoding >= 'a' )
 8006ac0:	1cbb      	adds	r3, r7, #2
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	2b60      	cmp	r3, #96	@ 0x60
 8006ac6:	d907      	bls.n	8006ad8 <u8g2_font_get_glyph_data+0x3a>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2288      	movs	r2, #136	@ 0x88
 8006acc:	5a9b      	ldrh	r3, [r3, r2]
 8006ace:	001a      	movs	r2, r3
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	189b      	adds	r3, r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]
 8006ad6:	e00a      	b.n	8006aee <u8g2_font_get_glyph_data+0x50>
    }
    else if ( encoding >= 'A' )
 8006ad8:	1cbb      	adds	r3, r7, #2
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	2b40      	cmp	r3, #64	@ 0x40
 8006ade:	d906      	bls.n	8006aee <u8g2_font_get_glyph_data+0x50>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2286      	movs	r2, #134	@ 0x86
 8006ae4:	5a9b      	ldrh	r3, [r3, r2]
 8006ae6:	001a      	movs	r2, r3
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	189b      	adds	r3, r3, r2
 8006aec:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	3301      	adds	r3, #1
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d05e      	beq.n	8006bb6 <u8g2_font_get_glyph_data+0x118>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	001a      	movs	r2, r3
 8006afe:	1cbb      	adds	r3, r7, #2
 8006b00:	881b      	ldrh	r3, [r3, #0]
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d102      	bne.n	8006b0c <u8g2_font_get_glyph_data+0x6e>
      {
	return font+2;	/* skip encoding and glyph size */
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	3302      	adds	r3, #2
 8006b0a:	e058      	b.n	8006bbe <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 1 );
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	3301      	adds	r3, #1
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	001a      	movs	r2, r3
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	189b      	adds	r3, r3, r2
 8006b18:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8006b1a:	e7e8      	b.n	8006aee <u8g2_font_get_glyph_data+0x50>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	228a      	movs	r2, #138	@ 0x8a
 8006b20:	5a9b      	ldrh	r3, [r3, r2]
 8006b22:	001a      	movs	r2, r3
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2100      	movs	r1, #0
 8006b32:	0018      	movs	r0, r3
 8006b34:	f7ff fb16 	bl	8006164 <u8g2_font_get_word>
 8006b38:	0003      	movs	r3, r0
 8006b3a:	001a      	movs	r2, r3
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	189b      	adds	r3, r3, r2
 8006b40:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8006b42:	250e      	movs	r5, #14
 8006b44:	197c      	adds	r4, r7, r5
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2102      	movs	r1, #2
 8006b4a:	0018      	movs	r0, r3
 8006b4c:	f7ff fb0a 	bl	8006164 <u8g2_font_get_word>
 8006b50:	0003      	movs	r3, r0
 8006b52:	8023      	strh	r3, [r4, #0]
      unicode_lookup_table+=4;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	3304      	adds	r3, #4
 8006b58:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8006b5a:	197a      	adds	r2, r7, r5
 8006b5c:	1cbb      	adds	r3, r7, #2
 8006b5e:	8812      	ldrh	r2, [r2, #0]
 8006b60:	881b      	ldrh	r3, [r3, #0]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d3e3      	bcc.n	8006b2e <u8g2_font_get_glyph_data+0x90>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	781a      	ldrb	r2, [r3, #0]
 8006b6a:	200e      	movs	r0, #14
 8006b6c:	183b      	adds	r3, r7, r0
 8006b6e:	801a      	strh	r2, [r3, #0]
      e <<= 8;
 8006b70:	183b      	adds	r3, r7, r0
 8006b72:	183a      	adds	r2, r7, r0
 8006b74:	8812      	ldrh	r2, [r2, #0]
 8006b76:	0212      	lsls	r2, r2, #8
 8006b78:	801a      	strh	r2, [r3, #0]
      e |= u8x8_pgm_read( font + 1 );
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	0019      	movs	r1, r3
 8006b82:	183b      	adds	r3, r7, r0
 8006b84:	183a      	adds	r2, r7, r0
 8006b86:	8812      	ldrh	r2, [r2, #0]
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	801a      	strh	r2, [r3, #0]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8006b8c:	183b      	adds	r3, r7, r0
 8006b8e:	881b      	ldrh	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d012      	beq.n	8006bba <u8g2_font_get_glyph_data+0x11c>
	break;
  
      if ( e == encoding )
 8006b94:	183a      	adds	r2, r7, r0
 8006b96:	1cbb      	adds	r3, r7, #2
 8006b98:	8812      	ldrh	r2, [r2, #0]
 8006b9a:	881b      	ldrh	r3, [r3, #0]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d102      	bne.n	8006ba6 <u8g2_font_get_glyph_data+0x108>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	3303      	adds	r3, #3
 8006ba4:	e00b      	b.n	8006bbe <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 2 );
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	3302      	adds	r3, #2
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	001a      	movs	r2, r3
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	189b      	adds	r3, r3, r2
 8006bb2:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8006bb4:	e7d7      	b.n	8006b66 <u8g2_font_get_glyph_data+0xc8>
	break;
 8006bb6:	46c0      	nop			@ (mov r8, r8)
 8006bb8:	e000      	b.n	8006bbc <u8g2_font_get_glyph_data+0x11e>
	break;
 8006bba:	46c0      	nop			@ (mov r8, r8)
    }  
  }
#endif
  
  return NULL;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	0018      	movs	r0, r3
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	b006      	add	sp, #24
 8006bc4:	bdb0      	pop	{r4, r5, r7, pc}

08006bc6 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8006bc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bc8:	b087      	sub	sp, #28
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	000c      	movs	r4, r1
 8006bd0:	0010      	movs	r0, r2
 8006bd2:	0019      	movs	r1, r3
 8006bd4:	250a      	movs	r5, #10
 8006bd6:	197b      	adds	r3, r7, r5
 8006bd8:	1c22      	adds	r2, r4, #0
 8006bda:	801a      	strh	r2, [r3, #0]
 8006bdc:	2408      	movs	r4, #8
 8006bde:	193b      	adds	r3, r7, r4
 8006be0:	1c02      	adds	r2, r0, #0
 8006be2:	801a      	strh	r2, [r3, #0]
 8006be4:	1dbb      	adds	r3, r7, #6
 8006be6:	1c0a      	adds	r2, r1, #0
 8006be8:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t dx = 0;
 8006bea:	2616      	movs	r6, #22
 8006bec:	19bb      	adds	r3, r7, r6
 8006bee:	2200      	movs	r2, #0
 8006bf0:	801a      	strh	r2, [r3, #0]
  u8g2->font_decode.target_x = x;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	197a      	adds	r2, r7, r5
 8006bf6:	2164      	movs	r1, #100	@ 0x64
 8006bf8:	8812      	ldrh	r2, [r2, #0]
 8006bfa:	525a      	strh	r2, [r3, r1]
  u8g2->font_decode.target_y = y;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	193a      	adds	r2, r7, r4
 8006c00:	2166      	movs	r1, #102	@ 0x66
 8006c02:	8812      	ldrh	r2, [r2, #0]
 8006c04:	525a      	strh	r2, [r3, r1]
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8006c06:	1dbb      	adds	r3, r7, #6
 8006c08:	881a      	ldrh	r2, [r3, #0]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	0011      	movs	r1, r2
 8006c0e:	0018      	movs	r0, r3
 8006c10:	f7ff ff45 	bl	8006a9e <u8g2_font_get_glyph_data>
 8006c14:	0003      	movs	r3, r0
 8006c16:	613b      	str	r3, [r7, #16]
  if ( glyph_data != NULL )
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d009      	beq.n	8006c32 <u8g2_font_draw_glyph+0x6c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	0011      	movs	r1, r2
 8006c24:	0018      	movs	r0, r3
 8006c26:	f7ff fdbf 	bl	80067a8 <u8g2_font_decode_glyph>
 8006c2a:	0003      	movs	r3, r0
 8006c2c:	001a      	movs	r2, r3
 8006c2e:	19bb      	adds	r3, r7, r6
 8006c30:	801a      	strh	r2, [r3, #0]
  }
  return dx;
 8006c32:	2316      	movs	r3, #22
 8006c34:	18fb      	adds	r3, r7, r3
 8006c36:	881b      	ldrh	r3, [r3, #0]
}
 8006c38:	0018      	movs	r0, r3
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	b007      	add	sp, #28
 8006c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006c40 <u8g2_GetGlyphWidth>:
  return 0;
}

/* side effect: updates u8g2->font_decode and u8g2->glyph_x_offset */
int8_t u8g2_GetGlyphWidth(u8g2_t *u8g2, uint16_t requested_encoding)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	000a      	movs	r2, r1
 8006c4a:	1cbb      	adds	r3, r7, #2
 8006c4c:	801a      	strh	r2, [r3, #0]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, requested_encoding);
 8006c4e:	1cbb      	adds	r3, r7, #2
 8006c50:	881a      	ldrh	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	0011      	movs	r1, r2
 8006c56:	0018      	movs	r0, r3
 8006c58:	f7ff ff21 	bl	8006a9e <u8g2_font_get_glyph_data>
 8006c5c:	0003      	movs	r3, r0
 8006c5e:	60fb      	str	r3, [r7, #12]
  if ( glyph_data == NULL )
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <u8g2_GetGlyphWidth+0x2a>
    return 0; 
 8006c66:	2300      	movs	r3, #0
 8006c68:	e029      	b.n	8006cbe <u8g2_GetGlyphWidth+0x7e>
  
  u8g2_font_setup_decode(u8g2, glyph_data);
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	0011      	movs	r1, r2
 8006c70:	0018      	movs	r0, r3
 8006c72:	f7ff fd62 	bl	800673a <u8g2_font_setup_decode>
  u8g2->glyph_x_offset = u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_x);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3360      	adds	r3, #96	@ 0x60
 8006c7a:	001a      	movs	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	217a      	movs	r1, #122	@ 0x7a
 8006c80:	5c5b      	ldrb	r3, [r3, r1]
 8006c82:	0019      	movs	r1, r3
 8006c84:	0010      	movs	r0, r2
 8006c86:	f7ff fbb9 	bl	80063fc <u8g2_font_decode_get_signed_bits>
 8006c8a:	0003      	movs	r3, r0
 8006c8c:	0019      	movs	r1, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2290      	movs	r2, #144	@ 0x90
 8006c92:	5499      	strb	r1, [r3, r2]
  u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_y);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3360      	adds	r3, #96	@ 0x60
 8006c98:	001a      	movs	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	217b      	movs	r1, #123	@ 0x7b
 8006c9e:	5c5b      	ldrb	r3, [r3, r1]
 8006ca0:	0019      	movs	r1, r3
 8006ca2:	0010      	movs	r0, r2
 8006ca4:	f7ff fbaa 	bl	80063fc <u8g2_font_decode_get_signed_bits>
  
  /* glyph width is here: u8g2->font_decode.glyph_width */

  return u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_delta_x);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3360      	adds	r3, #96	@ 0x60
 8006cac:	001a      	movs	r2, r3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	217c      	movs	r1, #124	@ 0x7c
 8006cb2:	5c5b      	ldrb	r3, [r3, r1]
 8006cb4:	0019      	movs	r1, r3
 8006cb6:	0010      	movs	r0, r2
 8006cb8:	f7ff fba0 	bl	80063fc <u8g2_font_decode_get_signed_bits>
 8006cbc:	0003      	movs	r3, r0
}
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	b004      	add	sp, #16
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8006cc6:	b590      	push	{r4, r7, lr}
 8006cc8:	b085      	sub	sp, #20
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	000c      	movs	r4, r1
 8006cd0:	0010      	movs	r0, r2
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	230a      	movs	r3, #10
 8006cd6:	18fb      	adds	r3, r7, r3
 8006cd8:	1c22      	adds	r2, r4, #0
 8006cda:	801a      	strh	r2, [r3, #0]
 8006cdc:	2308      	movs	r3, #8
 8006cde:	18fb      	adds	r3, r7, r3
 8006ce0:	1c02      	adds	r2, r0, #0
 8006ce2:	801a      	strh	r2, [r3, #0]
 8006ce4:	1dbb      	adds	r3, r7, #6
 8006ce6:	1c0a      	adds	r2, r1, #0
 8006ce8:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2270      	movs	r2, #112	@ 0x70
 8006cee:	5c9b      	ldrb	r3, [r3, r2]
 8006cf0:	2b03      	cmp	r3, #3
 8006cf2:	d032      	beq.n	8006d5a <u8g2_DrawGlyph+0x94>
 8006cf4:	dc3f      	bgt.n	8006d76 <u8g2_DrawGlyph+0xb0>
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d021      	beq.n	8006d3e <u8g2_DrawGlyph+0x78>
 8006cfa:	dc3c      	bgt.n	8006d76 <u8g2_DrawGlyph+0xb0>
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d002      	beq.n	8006d06 <u8g2_DrawGlyph+0x40>
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d00e      	beq.n	8006d22 <u8g2_DrawGlyph+0x5c>
 8006d04:	e037      	b.n	8006d76 <u8g2_DrawGlyph+0xb0>
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	0010      	movs	r0, r2
 8006d0e:	4798      	blx	r3
 8006d10:	0003      	movs	r3, r0
 8006d12:	0019      	movs	r1, r3
 8006d14:	2208      	movs	r2, #8
 8006d16:	18bb      	adds	r3, r7, r2
 8006d18:	18ba      	adds	r2, r7, r2
 8006d1a:	8812      	ldrh	r2, [r2, #0]
 8006d1c:	188a      	adds	r2, r1, r2
 8006d1e:	801a      	strh	r2, [r3, #0]
      break;
 8006d20:	e029      	b.n	8006d76 <u8g2_DrawGlyph+0xb0>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d26:	68fa      	ldr	r2, [r7, #12]
 8006d28:	0010      	movs	r0, r2
 8006d2a:	4798      	blx	r3
 8006d2c:	0003      	movs	r3, r0
 8006d2e:	0019      	movs	r1, r3
 8006d30:	220a      	movs	r2, #10
 8006d32:	18bb      	adds	r3, r7, r2
 8006d34:	18ba      	adds	r2, r7, r2
 8006d36:	8812      	ldrh	r2, [r2, #0]
 8006d38:	1a52      	subs	r2, r2, r1
 8006d3a:	801a      	strh	r2, [r3, #0]
      break;
 8006d3c:	e01b      	b.n	8006d76 <u8g2_DrawGlyph+0xb0>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	0010      	movs	r0, r2
 8006d46:	4798      	blx	r3
 8006d48:	0003      	movs	r3, r0
 8006d4a:	0019      	movs	r1, r3
 8006d4c:	2208      	movs	r2, #8
 8006d4e:	18bb      	adds	r3, r7, r2
 8006d50:	18ba      	adds	r2, r7, r2
 8006d52:	8812      	ldrh	r2, [r2, #0]
 8006d54:	1a52      	subs	r2, r2, r1
 8006d56:	801a      	strh	r2, [r3, #0]
      break;
 8006d58:	e00d      	b.n	8006d76 <u8g2_DrawGlyph+0xb0>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	0010      	movs	r0, r2
 8006d62:	4798      	blx	r3
 8006d64:	0003      	movs	r3, r0
 8006d66:	0019      	movs	r1, r3
 8006d68:	220a      	movs	r2, #10
 8006d6a:	18bb      	adds	r3, r7, r2
 8006d6c:	18ba      	adds	r2, r7, r2
 8006d6e:	8812      	ldrh	r2, [r2, #0]
 8006d70:	188a      	adds	r2, r1, r2
 8006d72:	801a      	strh	r2, [r3, #0]
      break;
 8006d74:	46c0      	nop			@ (mov r8, r8)
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8006d76:	1dbb      	adds	r3, r7, #6
 8006d78:	881c      	ldrh	r4, [r3, #0]
 8006d7a:	2308      	movs	r3, #8
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	881a      	ldrh	r2, [r3, #0]
 8006d80:	230a      	movs	r3, #10
 8006d82:	18fb      	adds	r3, r7, r3
 8006d84:	8819      	ldrh	r1, [r3, #0]
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	0023      	movs	r3, r4
 8006d8a:	f7ff ff1c 	bl	8006bc6 <u8g2_font_draw_glyph>
 8006d8e:	0003      	movs	r3, r0
}
 8006d90:	0018      	movs	r0, r3
 8006d92:	46bd      	mov	sp, r7
 8006d94:	b005      	add	sp, #20
 8006d96:	bd90      	pop	{r4, r7, pc}

08006d98 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8006d98:	b5b0      	push	{r4, r5, r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	0008      	movs	r0, r1
 8006da2:	0011      	movs	r1, r2
 8006da4:	607b      	str	r3, [r7, #4]
 8006da6:	230a      	movs	r3, #10
 8006da8:	18fb      	adds	r3, r7, r3
 8006daa:	1c02      	adds	r2, r0, #0
 8006dac:	801a      	strh	r2, [r3, #0]
 8006dae:	2308      	movs	r3, #8
 8006db0:	18fb      	adds	r3, r7, r3
 8006db2:	1c0a      	adds	r2, r1, #0
 8006db4:	801a      	strh	r2, [r3, #0]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	0018      	movs	r0, r3
 8006dba:	f000 ffb0 	bl	8007d1e <u8x8_utf8_init>
  sum = 0;
 8006dbe:	2316      	movs	r3, #22
 8006dc0:	18fb      	adds	r3, r7, r3
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	801a      	strh	r2, [r3, #0]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	7811      	ldrb	r1, [r2, #0]
 8006dce:	2514      	movs	r5, #20
 8006dd0:	197c      	adds	r4, r7, r5
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	0010      	movs	r0, r2
 8006dd6:	4798      	blx	r3
 8006dd8:	0003      	movs	r3, r0
 8006dda:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 8006ddc:	0029      	movs	r1, r5
 8006dde:	187b      	adds	r3, r7, r1
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	4a31      	ldr	r2, [pc, #196]	@ (8006ea8 <u8g2_draw_string+0x110>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d057      	beq.n	8006e98 <u8g2_draw_string+0x100>
      break;
    str++;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3301      	adds	r3, #1
 8006dec:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8006dee:	187b      	adds	r3, r7, r1
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	4a2e      	ldr	r2, [pc, #184]	@ (8006eac <u8g2_draw_string+0x114>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d0e6      	beq.n	8006dc6 <u8g2_draw_string+0x2e>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8006df8:	2312      	movs	r3, #18
 8006dfa:	18fc      	adds	r4, r7, r3
 8006dfc:	187b      	adds	r3, r7, r1
 8006dfe:	881d      	ldrh	r5, [r3, #0]
 8006e00:	2308      	movs	r3, #8
 8006e02:	18fb      	adds	r3, r7, r3
 8006e04:	881a      	ldrh	r2, [r3, #0]
 8006e06:	230a      	movs	r3, #10
 8006e08:	18fb      	adds	r3, r7, r3
 8006e0a:	8819      	ldrh	r1, [r3, #0]
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	002b      	movs	r3, r5
 8006e10:	f7ff ff59 	bl	8006cc6 <u8g2_DrawGlyph>
 8006e14:	0003      	movs	r3, r0
 8006e16:	8023      	strh	r3, [r4, #0]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2270      	movs	r2, #112	@ 0x70
 8006e1c:	5c9b      	ldrb	r3, [r3, r2]
 8006e1e:	2b03      	cmp	r3, #3
 8006e20:	d026      	beq.n	8006e70 <u8g2_draw_string+0xd8>
 8006e22:	dc2f      	bgt.n	8006e84 <u8g2_draw_string+0xec>
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d019      	beq.n	8006e5c <u8g2_draw_string+0xc4>
 8006e28:	dc2c      	bgt.n	8006e84 <u8g2_draw_string+0xec>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <u8g2_draw_string+0x9c>
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d00a      	beq.n	8006e48 <u8g2_draw_string+0xb0>
 8006e32:	e027      	b.n	8006e84 <u8g2_draw_string+0xec>
      {
	case 0:
	  x += delta;
 8006e34:	220a      	movs	r2, #10
 8006e36:	18bb      	adds	r3, r7, r2
 8006e38:	18b9      	adds	r1, r7, r2
 8006e3a:	2212      	movs	r2, #18
 8006e3c:	18ba      	adds	r2, r7, r2
 8006e3e:	8809      	ldrh	r1, [r1, #0]
 8006e40:	8812      	ldrh	r2, [r2, #0]
 8006e42:	188a      	adds	r2, r1, r2
 8006e44:	801a      	strh	r2, [r3, #0]
	  break;
 8006e46:	e01d      	b.n	8006e84 <u8g2_draw_string+0xec>
	case 1:
	  y += delta;
 8006e48:	2208      	movs	r2, #8
 8006e4a:	18bb      	adds	r3, r7, r2
 8006e4c:	18b9      	adds	r1, r7, r2
 8006e4e:	2212      	movs	r2, #18
 8006e50:	18ba      	adds	r2, r7, r2
 8006e52:	8809      	ldrh	r1, [r1, #0]
 8006e54:	8812      	ldrh	r2, [r2, #0]
 8006e56:	188a      	adds	r2, r1, r2
 8006e58:	801a      	strh	r2, [r3, #0]
	  break;
 8006e5a:	e013      	b.n	8006e84 <u8g2_draw_string+0xec>
	case 2:
	  x -= delta;
 8006e5c:	220a      	movs	r2, #10
 8006e5e:	18bb      	adds	r3, r7, r2
 8006e60:	18b9      	adds	r1, r7, r2
 8006e62:	2212      	movs	r2, #18
 8006e64:	18ba      	adds	r2, r7, r2
 8006e66:	8809      	ldrh	r1, [r1, #0]
 8006e68:	8812      	ldrh	r2, [r2, #0]
 8006e6a:	1a8a      	subs	r2, r1, r2
 8006e6c:	801a      	strh	r2, [r3, #0]
	  break;
 8006e6e:	e009      	b.n	8006e84 <u8g2_draw_string+0xec>
	case 3:
	  y -= delta;
 8006e70:	2208      	movs	r2, #8
 8006e72:	18bb      	adds	r3, r7, r2
 8006e74:	18b9      	adds	r1, r7, r2
 8006e76:	2212      	movs	r2, #18
 8006e78:	18ba      	adds	r2, r7, r2
 8006e7a:	8809      	ldrh	r1, [r1, #0]
 8006e7c:	8812      	ldrh	r2, [r2, #0]
 8006e7e:	1a8a      	subs	r2, r1, r2
 8006e80:	801a      	strh	r2, [r3, #0]
	  break;
 8006e82:	46c0      	nop			@ (mov r8, r8)

#else
      x += delta;
#endif

      sum += delta;    
 8006e84:	2216      	movs	r2, #22
 8006e86:	18bb      	adds	r3, r7, r2
 8006e88:	18b9      	adds	r1, r7, r2
 8006e8a:	2212      	movs	r2, #18
 8006e8c:	18ba      	adds	r2, r7, r2
 8006e8e:	8809      	ldrh	r1, [r1, #0]
 8006e90:	8812      	ldrh	r2, [r2, #0]
 8006e92:	188a      	adds	r2, r1, r2
 8006e94:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8006e96:	e796      	b.n	8006dc6 <u8g2_draw_string+0x2e>
      break;
 8006e98:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sum;
 8006e9a:	2316      	movs	r3, #22
 8006e9c:	18fb      	adds	r3, r7, r3
 8006e9e:	881b      	ldrh	r3, [r3, #0]
}
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b006      	add	sp, #24
 8006ea6:	bdb0      	pop	{r4, r5, r7, pc}
 8006ea8:	0000ffff 	.word	0x0000ffff
 8006eac:	0000fffe 	.word	0x0000fffe

08006eb0 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8006eb0:	b5b0      	push	{r4, r5, r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	0008      	movs	r0, r1
 8006eba:	0011      	movs	r1, r2
 8006ebc:	607b      	str	r3, [r7, #4]
 8006ebe:	250a      	movs	r5, #10
 8006ec0:	197b      	adds	r3, r7, r5
 8006ec2:	1c02      	adds	r2, r0, #0
 8006ec4:	801a      	strh	r2, [r3, #0]
 8006ec6:	2008      	movs	r0, #8
 8006ec8:	183b      	adds	r3, r7, r0
 8006eca:	1c0a      	adds	r2, r1, #0
 8006ecc:	801a      	strh	r2, [r3, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4a07      	ldr	r2, [pc, #28]	@ (8006ef0 <u8g2_DrawStr+0x40>)
 8006ed2:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8006ed4:	687c      	ldr	r4, [r7, #4]
 8006ed6:	183b      	adds	r3, r7, r0
 8006ed8:	881a      	ldrh	r2, [r3, #0]
 8006eda:	197b      	adds	r3, r7, r5
 8006edc:	8819      	ldrh	r1, [r3, #0]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	0023      	movs	r3, r4
 8006ee2:	f7ff ff59 	bl	8006d98 <u8g2_draw_string>
 8006ee6:	0003      	movs	r3, r0
}
 8006ee8:	0018      	movs	r0, r3
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b004      	add	sp, #16
 8006eee:	bdb0      	pop	{r4, r5, r7, pc}
 8006ef0:	08007d39 	.word	0x08007d39

08006ef4 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d05d      	beq.n	8006fc0 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2281      	movs	r2, #129	@ 0x81
 8006f08:	5699      	ldrsb	r1, [r3, r2]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	228e      	movs	r2, #142	@ 0x8e
 8006f0e:	5499      	strb	r1, [r3, r2]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2282      	movs	r2, #130	@ 0x82
 8006f14:	5699      	ldrsb	r1, [r3, r2]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	228f      	movs	r2, #143	@ 0x8f
 8006f1a:	5499      	strb	r1, [r3, r2]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	228d      	movs	r2, #141	@ 0x8d
 8006f20:	5c9b      	ldrb	r3, [r3, r2]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d04d      	beq.n	8006fc2 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	228d      	movs	r2, #141	@ 0x8d
 8006f2a:	5c9b      	ldrb	r3, [r3, r2]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d11c      	bne.n	8006f6a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	228e      	movs	r2, #142	@ 0x8e
 8006f34:	569a      	ldrsb	r2, [r3, r2]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2183      	movs	r1, #131	@ 0x83
 8006f3a:	565b      	ldrsb	r3, [r3, r1]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	da05      	bge.n	8006f4c <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2283      	movs	r2, #131	@ 0x83
 8006f44:	5699      	ldrsb	r1, [r3, r2]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	228e      	movs	r2, #142	@ 0x8e
 8006f4a:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	228f      	movs	r2, #143	@ 0x8f
 8006f50:	569a      	ldrsb	r2, [r3, r2]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2184      	movs	r1, #132	@ 0x84
 8006f56:	565b      	ldrsb	r3, [r3, r1]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	dd32      	ble.n	8006fc2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2284      	movs	r2, #132	@ 0x84
 8006f60:	5699      	ldrsb	r1, [r3, r2]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	228f      	movs	r2, #143	@ 0x8f
 8006f66:	5499      	strb	r1, [r3, r2]
 8006f68:	e02b      	b.n	8006fc2 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	228e      	movs	r2, #142	@ 0x8e
 8006f6e:	569b      	ldrsb	r3, [r3, r2]
 8006f70:	0019      	movs	r1, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	227e      	movs	r2, #126	@ 0x7e
 8006f76:	569b      	ldrsb	r3, [r3, r2]
 8006f78:	0018      	movs	r0, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2280      	movs	r2, #128	@ 0x80
 8006f7e:	569b      	ldrsb	r3, [r3, r2]
 8006f80:	18c3      	adds	r3, r0, r3
 8006f82:	4299      	cmp	r1, r3
 8006f84:	da0d      	bge.n	8006fa2 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	227e      	movs	r2, #126	@ 0x7e
 8006f8a:	569b      	ldrsb	r3, [r3, r2]
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2180      	movs	r1, #128	@ 0x80
 8006f92:	565b      	ldrsb	r3, [r3, r1]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	18d3      	adds	r3, r2, r3
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	b259      	sxtb	r1, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	228e      	movs	r2, #142	@ 0x8e
 8006fa0:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	228f      	movs	r2, #143	@ 0x8f
 8006fa6:	569a      	ldrsb	r2, [r3, r2]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2180      	movs	r1, #128	@ 0x80
 8006fac:	565b      	ldrsb	r3, [r3, r1]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	dd07      	ble.n	8006fc2 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2280      	movs	r2, #128	@ 0x80
 8006fb6:	5699      	ldrsb	r1, [r3, r2]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	228f      	movs	r2, #143	@ 0x8f
 8006fbc:	5499      	strb	r1, [r3, r2]
 8006fbe:	e000      	b.n	8006fc2 <u8g2_UpdateRefHeight+0xce>
    return;
 8006fc0:	46c0      	nop			@ (mov r8, r8)
  }  
}
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b002      	add	sp, #8
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  return 0;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	0018      	movs	r0, r3
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	b002      	add	sp, #8
 8006fd8:	bd80      	pop	{r7, pc}
	...

08006fdc <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a03      	ldr	r2, [pc, #12]	@ (8006ff4 <u8g2_SetFontPosBaseline+0x18>)
 8006fe8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006fea:	46c0      	nop			@ (mov r8, r8)
 8006fec:	46bd      	mov	sp, r7
 8006fee:	b002      	add	sp, #8
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	46c0      	nop			@ (mov r8, r8)
 8006ff4:	08006fc9 	.word	0x08006fc9

08006ff8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007006:	683a      	ldr	r2, [r7, #0]
 8007008:	429a      	cmp	r2, r3
 800700a:	d00d      	beq.n	8007028 <u8g2_SetFont+0x30>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	683a      	ldr	r2, [r7, #0]
 8007010:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	3374      	adds	r3, #116	@ 0x74
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	0011      	movs	r1, r2
 800701a:	0018      	movs	r0, r3
 800701c:	f7ff f8c9 	bl	80061b2 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	0018      	movs	r0, r3
 8007024:	f7ff ff66 	bl	8006ef4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8007028:	46c0      	nop			@ (mov r8, r8)
 800702a:	46bd      	mov	sp, r7
 800702c:	b002      	add	sp, #8
 800702e:	bd80      	pop	{r7, pc}

08007030 <u8g2_string_width>:


/* string calculation is stilll not 100% perfect as it addes the initial string offset to the overall size */
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str)
{
 8007030:	b5b0      	push	{r4, r5, r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  uint16_t e;
  u8g2_uint_t  w, dx;
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
  int8_t initial_x_offset = -64;
 800703a:	230b      	movs	r3, #11
 800703c:	18fb      	adds	r3, r7, r3
 800703e:	22c0      	movs	r2, #192	@ 0xc0
 8007040:	701a      	strb	r2, [r3, #0]
#endif 
  
  u8g2->font_decode.glyph_width = 0;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	226a      	movs	r2, #106	@ 0x6a
 8007046:	2100      	movs	r1, #0
 8007048:	5499      	strb	r1, [r3, r2]
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	0018      	movs	r0, r3
 800704e:	f000 fe66 	bl	8007d1e <u8x8_utf8_init>
  
  /* reset the total width to zero, this will be expanded during calculation */
  w = 0;
 8007052:	230e      	movs	r3, #14
 8007054:	18fb      	adds	r3, r7, r3
 8007056:	2200      	movs	r2, #0
 8007058:	801a      	strh	r2, [r3, #0]
  dx = 0;
 800705a:	230c      	movs	r3, #12
 800705c:	18fb      	adds	r3, r7, r3
 800705e:	2200      	movs	r2, #0
 8007060:	801a      	strh	r2, [r3, #0]

  // printf("str=<%s>\n", str);
	
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	683a      	ldr	r2, [r7, #0]
 8007068:	7811      	ldrb	r1, [r2, #0]
 800706a:	2508      	movs	r5, #8
 800706c:	197c      	adds	r4, r7, r5
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	0010      	movs	r0, r2
 8007072:	4798      	blx	r3
 8007074:	0003      	movs	r3, r0
 8007076:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 8007078:	0029      	movs	r1, r5
 800707a:	187b      	adds	r3, r7, r1
 800707c:	881b      	ldrh	r3, [r3, #0]
 800707e:	4a31      	ldr	r2, [pc, #196]	@ (8007144 <u8g2_string_width+0x114>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d028      	beq.n	80070d6 <u8g2_string_width+0xa6>
      break;
    str++;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	3301      	adds	r3, #1
 8007088:	603b      	str	r3, [r7, #0]
    if ( e != 0x0fffe )
 800708a:	187b      	adds	r3, r7, r1
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	4a2e      	ldr	r2, [pc, #184]	@ (8007148 <u8g2_string_width+0x118>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d0e6      	beq.n	8007062 <u8g2_string_width+0x32>
    {
      dx = u8g2_GetGlyphWidth(u8g2, e);		/* delta x value of the glyph, side effect: updates u8g2->glyph_x_offset */
 8007094:	187b      	adds	r3, r7, r1
 8007096:	881a      	ldrh	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	0011      	movs	r1, r2
 800709c:	0018      	movs	r0, r3
 800709e:	f7ff fdcf 	bl	8006c40 <u8g2_GetGlyphWidth>
 80070a2:	0003      	movs	r3, r0
 80070a4:	001a      	movs	r2, r3
 80070a6:	230c      	movs	r3, #12
 80070a8:	18fb      	adds	r3, r7, r3
 80070aa:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
      if ( initial_x_offset == -64 )
 80070ac:	220b      	movs	r2, #11
 80070ae:	18bb      	adds	r3, r7, r2
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	b25b      	sxtb	r3, r3
 80070b4:	3340      	adds	r3, #64	@ 0x40
 80070b6:	d104      	bne.n	80070c2 <u8g2_string_width+0x92>
        initial_x_offset = u8g2->glyph_x_offset;
 80070b8:	18bb      	adds	r3, r7, r2
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	2190      	movs	r1, #144	@ 0x90
 80070be:	5c52      	ldrb	r2, [r2, r1]
 80070c0:	701a      	strb	r2, [r3, #0]
#endif 
      //printf("'%c' x=%d dx=%d w=%d io=%d ", e, u8g2->glyph_x_offset, dx, u8g2->font_decode.glyph_width, initial_x_offset);
      w += dx;
 80070c2:	220e      	movs	r2, #14
 80070c4:	18bb      	adds	r3, r7, r2
 80070c6:	18b9      	adds	r1, r7, r2
 80070c8:	220c      	movs	r2, #12
 80070ca:	18ba      	adds	r2, r7, r2
 80070cc:	8809      	ldrh	r1, [r1, #0]
 80070ce:	8812      	ldrh	r2, [r2, #0]
 80070d0:	188a      	adds	r2, r1, r2
 80070d2:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80070d4:	e7c5      	b.n	8007062 <u8g2_string_width+0x32>
      break;
 80070d6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  //printf("\n");
  
  /* adjust the last glyph, check for issue #16: do not adjust if width is 0 */
  if ( u8g2->font_decode.glyph_width != 0 )
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	226a      	movs	r2, #106	@ 0x6a
 80070dc:	569b      	ldrsb	r3, [r3, r2]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d029      	beq.n	8007136 <u8g2_string_width+0x106>
  {
    //printf("string width adjust dx=%d glyph_width=%d x-offset=%d\n", dx, u8g2->font_decode.glyph_width, u8g2->glyph_x_offset);
    w -= dx;
 80070e2:	200e      	movs	r0, #14
 80070e4:	183b      	adds	r3, r7, r0
 80070e6:	1839      	adds	r1, r7, r0
 80070e8:	220c      	movs	r2, #12
 80070ea:	18ba      	adds	r2, r7, r2
 80070ec:	8809      	ldrh	r1, [r1, #0]
 80070ee:	8812      	ldrh	r2, [r2, #0]
 80070f0:	1a8a      	subs	r2, r1, r2
 80070f2:	801a      	strh	r2, [r3, #0]
    w += u8g2->font_decode.glyph_width;  /* the real pixel width of the glyph, sideeffect of GetGlyphWidth */
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	226a      	movs	r2, #106	@ 0x6a
 80070f8:	569b      	ldrsb	r3, [r3, r2]
 80070fa:	b299      	uxth	r1, r3
 80070fc:	183b      	adds	r3, r7, r0
 80070fe:	183a      	adds	r2, r7, r0
 8007100:	8812      	ldrh	r2, [r2, #0]
 8007102:	188a      	adds	r2, r1, r2
 8007104:	801a      	strh	r2, [r3, #0]
    /* issue #46: we have to add the x offset also */
    w += u8g2->glyph_x_offset;	/* this value is set as a side effect of u8g2_GetGlyphWidth() */
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2290      	movs	r2, #144	@ 0x90
 800710a:	569b      	ldrsb	r3, [r3, r2]
 800710c:	b299      	uxth	r1, r3
 800710e:	183b      	adds	r3, r7, r0
 8007110:	183a      	adds	r2, r7, r0
 8007112:	8812      	ldrh	r2, [r2, #0]
 8007114:	188a      	adds	r2, r1, r2
 8007116:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
    /* https://github.com/olikraus/u8g2/issues/1561 */
    if ( initial_x_offset > 0 )
 8007118:	220b      	movs	r2, #11
 800711a:	18bb      	adds	r3, r7, r2
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	b25b      	sxtb	r3, r3
 8007120:	2b00      	cmp	r3, #0
 8007122:	dd08      	ble.n	8007136 <u8g2_string_width+0x106>
      w+=initial_x_offset;
 8007124:	18bb      	adds	r3, r7, r2
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	b25b      	sxtb	r3, r3
 800712a:	b299      	uxth	r1, r3
 800712c:	183b      	adds	r3, r7, r0
 800712e:	183a      	adds	r2, r7, r0
 8007130:	8812      	ldrh	r2, [r2, #0]
 8007132:	188a      	adds	r2, r1, r2
 8007134:	801a      	strh	r2, [r3, #0]
#endif 
  }
  // printf("w=%d \n", w);
  
  return w;  
 8007136:	230e      	movs	r3, #14
 8007138:	18fb      	adds	r3, r7, r3
 800713a:	881b      	ldrh	r3, [r3, #0]
}
 800713c:	0018      	movs	r0, r3
 800713e:	46bd      	mov	sp, r7
 8007140:	b004      	add	sp, #16
 8007142:	bdb0      	pop	{r4, r5, r7, pc}
 8007144:	0000ffff 	.word	0x0000ffff
 8007148:	0000fffe 	.word	0x0000fffe

0800714c <u8g2_GetStrWidth>:




u8g2_uint_t u8g2_GetStrWidth(u8g2_t *u8g2, const char *s)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a06      	ldr	r2, [pc, #24]	@ (8007174 <u8g2_GetStrWidth+0x28>)
 800715a:	605a      	str	r2, [r3, #4]
  return u8g2_string_width(u8g2, s);
 800715c:	683a      	ldr	r2, [r7, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	0011      	movs	r1, r2
 8007162:	0018      	movs	r0, r3
 8007164:	f7ff ff64 	bl	8007030 <u8g2_string_width>
 8007168:	0003      	movs	r3, r0
}
 800716a:	0018      	movs	r0, r3
 800716c:	46bd      	mov	sp, r7
 800716e:	b002      	add	sp, #8
 8007170:	bd80      	pop	{r7, pc}
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	08007d39 	.word	0x08007d39

08007178 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8007178:	b590      	push	{r4, r7, lr}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	0019      	movs	r1, r3
 8007184:	1dbb      	adds	r3, r7, #6
 8007186:	801a      	strh	r2, [r3, #0]
 8007188:	1d3b      	adds	r3, r7, #4
 800718a:	1c0a      	adds	r2, r1, #0
 800718c:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t a = *ap;
 800718e:	2416      	movs	r4, #22
 8007190:	193b      	adds	r3, r7, r4
 8007192:	68fa      	ldr	r2, [r7, #12]
 8007194:	8812      	ldrh	r2, [r2, #0]
 8007196:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t b;
  b  = a;
 8007198:	2014      	movs	r0, #20
 800719a:	183b      	adds	r3, r7, r0
 800719c:	193a      	adds	r2, r7, r4
 800719e:	8812      	ldrh	r2, [r2, #0]
 80071a0:	801a      	strh	r2, [r3, #0]
  b += *len;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	8819      	ldrh	r1, [r3, #0]
 80071a6:	183b      	adds	r3, r7, r0
 80071a8:	183a      	adds	r2, r7, r0
 80071aa:	8812      	ldrh	r2, [r2, #0]
 80071ac:	188a      	adds	r2, r1, r2
 80071ae:	801a      	strh	r2, [r3, #0]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80071b0:	193a      	adds	r2, r7, r4
 80071b2:	0001      	movs	r1, r0
 80071b4:	187b      	adds	r3, r7, r1
 80071b6:	8812      	ldrh	r2, [r2, #0]
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d914      	bls.n	80071e8 <u8g2_clip_intersection2+0x70>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80071be:	193a      	adds	r2, r7, r4
 80071c0:	1d3b      	adds	r3, r7, #4
 80071c2:	8812      	ldrh	r2, [r2, #0]
 80071c4:	881b      	ldrh	r3, [r3, #0]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d209      	bcs.n	80071de <u8g2_clip_intersection2+0x66>
    {
      b = d;
 80071ca:	187b      	adds	r3, r7, r1
 80071cc:	1d3a      	adds	r2, r7, #4
 80071ce:	8812      	ldrh	r2, [r2, #0]
 80071d0:	801a      	strh	r2, [r3, #0]
      b--;
 80071d2:	187b      	adds	r3, r7, r1
 80071d4:	881a      	ldrh	r2, [r3, #0]
 80071d6:	187b      	adds	r3, r7, r1
 80071d8:	3a01      	subs	r2, #1
 80071da:	801a      	strh	r2, [r3, #0]
 80071dc:	e004      	b.n	80071e8 <u8g2_clip_intersection2+0x70>
    }
    else
    {
      a = c;
 80071de:	2316      	movs	r3, #22
 80071e0:	18fb      	adds	r3, r7, r3
 80071e2:	1dba      	adds	r2, r7, #6
 80071e4:	8812      	ldrh	r2, [r2, #0]
 80071e6:	801a      	strh	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 80071e8:	2316      	movs	r3, #22
 80071ea:	18fa      	adds	r2, r7, r3
 80071ec:	1d3b      	adds	r3, r7, #4
 80071ee:	8812      	ldrh	r2, [r2, #0]
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d301      	bcc.n	80071fa <u8g2_clip_intersection2+0x82>
    return 0;
 80071f6:	2300      	movs	r3, #0
 80071f8:	e030      	b.n	800725c <u8g2_clip_intersection2+0xe4>
  if ( b <= c )
 80071fa:	2314      	movs	r3, #20
 80071fc:	18fa      	adds	r2, r7, r3
 80071fe:	1dbb      	adds	r3, r7, #6
 8007200:	8812      	ldrh	r2, [r2, #0]
 8007202:	881b      	ldrh	r3, [r3, #0]
 8007204:	429a      	cmp	r2, r3
 8007206:	d801      	bhi.n	800720c <u8g2_clip_intersection2+0x94>
    return 0;
 8007208:	2300      	movs	r3, #0
 800720a:	e027      	b.n	800725c <u8g2_clip_intersection2+0xe4>
  if ( a < c )		
 800720c:	2116      	movs	r1, #22
 800720e:	187a      	adds	r2, r7, r1
 8007210:	1dbb      	adds	r3, r7, #6
 8007212:	8812      	ldrh	r2, [r2, #0]
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d203      	bcs.n	8007222 <u8g2_clip_intersection2+0xaa>
    a = c;
 800721a:	187b      	adds	r3, r7, r1
 800721c:	1dba      	adds	r2, r7, #6
 800721e:	8812      	ldrh	r2, [r2, #0]
 8007220:	801a      	strh	r2, [r3, #0]
  if ( b > d )
 8007222:	2114      	movs	r1, #20
 8007224:	187a      	adds	r2, r7, r1
 8007226:	1d3b      	adds	r3, r7, #4
 8007228:	8812      	ldrh	r2, [r2, #0]
 800722a:	881b      	ldrh	r3, [r3, #0]
 800722c:	429a      	cmp	r2, r3
 800722e:	d903      	bls.n	8007238 <u8g2_clip_intersection2+0xc0>
    b = d;
 8007230:	187b      	adds	r3, r7, r1
 8007232:	1d3a      	adds	r2, r7, #4
 8007234:	8812      	ldrh	r2, [r2, #0]
 8007236:	801a      	strh	r2, [r3, #0]
  
  *ap = a;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2416      	movs	r4, #22
 800723c:	193a      	adds	r2, r7, r4
 800723e:	8812      	ldrh	r2, [r2, #0]
 8007240:	801a      	strh	r2, [r3, #0]
  b -= a;
 8007242:	2014      	movs	r0, #20
 8007244:	183b      	adds	r3, r7, r0
 8007246:	1839      	adds	r1, r7, r0
 8007248:	193a      	adds	r2, r7, r4
 800724a:	8809      	ldrh	r1, [r1, #0]
 800724c:	8812      	ldrh	r2, [r2, #0]
 800724e:	1a8a      	subs	r2, r1, r2
 8007250:	801a      	strh	r2, [r3, #0]
  *len = b;
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	183a      	adds	r2, r7, r0
 8007256:	8812      	ldrh	r2, [r2, #0]
 8007258:	801a      	strh	r2, [r3, #0]
  return 1;
 800725a:	2301      	movs	r3, #1
}
 800725c:	0018      	movs	r0, r3
 800725e:	46bd      	mov	sp, r7
 8007260:	b007      	add	sp, #28
 8007262:	bd90      	pop	{r4, r7, pc}

08007264 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8007264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007266:	b087      	sub	sp, #28
 8007268:	af02      	add	r7, sp, #8
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	000c      	movs	r4, r1
 800726e:	0010      	movs	r0, r2
 8007270:	0019      	movs	r1, r3
 8007272:	260a      	movs	r6, #10
 8007274:	19bb      	adds	r3, r7, r6
 8007276:	1c22      	adds	r2, r4, #0
 8007278:	801a      	strh	r2, [r3, #0]
 800727a:	2408      	movs	r4, #8
 800727c:	193b      	adds	r3, r7, r4
 800727e:	1c02      	adds	r2, r0, #0
 8007280:	801a      	strh	r2, [r3, #0]
 8007282:	1dbb      	adds	r3, r7, #6
 8007284:	1c0a      	adds	r2, r1, #0
 8007286:	801a      	strh	r2, [r3, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800728c:	0020      	movs	r0, r4
 800728e:	183b      	adds	r3, r7, r0
 8007290:	1839      	adds	r1, r7, r0
 8007292:	8809      	ldrh	r1, [r1, #0]
 8007294:	1a8a      	subs	r2, r1, r2
 8007296:	801a      	strh	r2, [r3, #0]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800729c:	1dbb      	adds	r3, r7, #6
 800729e:	881d      	ldrh	r5, [r3, #0]
 80072a0:	183b      	adds	r3, r7, r0
 80072a2:	881a      	ldrh	r2, [r3, #0]
 80072a4:	19bb      	adds	r3, r7, r6
 80072a6:	8819      	ldrh	r1, [r3, #0]
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	2320      	movs	r3, #32
 80072ac:	2608      	movs	r6, #8
 80072ae:	199b      	adds	r3, r3, r6
 80072b0:	19db      	adds	r3, r3, r7
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	002b      	movs	r3, r5
 80072b8:	47a0      	blx	r4
}
 80072ba:	46c0      	nop			@ (mov r8, r8)
 80072bc:	46bd      	mov	sp, r7
 80072be:	b005      	add	sp, #20
 80072c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080072c2 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80072c2:	b5b0      	push	{r4, r5, r7, lr}
 80072c4:	b086      	sub	sp, #24
 80072c6:	af02      	add	r7, sp, #8
 80072c8:	60f8      	str	r0, [r7, #12]
 80072ca:	000c      	movs	r4, r1
 80072cc:	0010      	movs	r0, r2
 80072ce:	0019      	movs	r1, r3
 80072d0:	250a      	movs	r5, #10
 80072d2:	197b      	adds	r3, r7, r5
 80072d4:	1c22      	adds	r2, r4, #0
 80072d6:	801a      	strh	r2, [r3, #0]
 80072d8:	2308      	movs	r3, #8
 80072da:	18fb      	adds	r3, r7, r3
 80072dc:	1c02      	adds	r2, r0, #0
 80072de:	801a      	strh	r2, [r3, #0]
 80072e0:	1dbb      	adds	r3, r7, #6
 80072e2:	1c0a      	adds	r2, r1, #0
 80072e4:	801a      	strh	r2, [r3, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	228c      	movs	r2, #140	@ 0x8c
 80072ea:	5c9b      	ldrb	r3, [r3, r2]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d100      	bne.n	80072f2 <u8g2_DrawHVLine+0x30>
 80072f0:	e090      	b.n	8007414 <u8g2_DrawHVLine+0x152>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80072f2:	1dbb      	adds	r3, r7, #6
 80072f4:	881b      	ldrh	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d100      	bne.n	80072fc <u8g2_DrawHVLine+0x3a>
 80072fa:	e08b      	b.n	8007414 <u8g2_DrawHVLine+0x152>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80072fc:	1dbb      	adds	r3, r7, #6
 80072fe:	881b      	ldrh	r3, [r3, #0]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d927      	bls.n	8007354 <u8g2_DrawHVLine+0x92>
      {
	if ( dir == 2 )
 8007304:	2320      	movs	r3, #32
 8007306:	18fb      	adds	r3, r7, r3
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d10e      	bne.n	800732c <u8g2_DrawHVLine+0x6a>
	{
	  x -= len;
 800730e:	197b      	adds	r3, r7, r5
 8007310:	881a      	ldrh	r2, [r3, #0]
 8007312:	1dbb      	adds	r3, r7, #6
 8007314:	881b      	ldrh	r3, [r3, #0]
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	b29a      	uxth	r2, r3
 800731a:	197b      	adds	r3, r7, r5
 800731c:	801a      	strh	r2, [r3, #0]
	  x++;
 800731e:	197b      	adds	r3, r7, r5
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	3301      	adds	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	197b      	adds	r3, r7, r5
 8007328:	801a      	strh	r2, [r3, #0]
 800732a:	e013      	b.n	8007354 <u8g2_DrawHVLine+0x92>
	}
	else if ( dir == 3 )
 800732c:	2320      	movs	r3, #32
 800732e:	18fb      	adds	r3, r7, r3
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	2b03      	cmp	r3, #3
 8007334:	d10e      	bne.n	8007354 <u8g2_DrawHVLine+0x92>
	{
	  y -= len;
 8007336:	2108      	movs	r1, #8
 8007338:	187b      	adds	r3, r7, r1
 800733a:	881a      	ldrh	r2, [r3, #0]
 800733c:	1dbb      	adds	r3, r7, #6
 800733e:	881b      	ldrh	r3, [r3, #0]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	b29a      	uxth	r2, r3
 8007344:	187b      	adds	r3, r7, r1
 8007346:	801a      	strh	r2, [r3, #0]
	  y++;
 8007348:	187b      	adds	r3, r7, r1
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	3301      	adds	r3, #1
 800734e:	b29a      	uxth	r2, r3
 8007350:	187b      	adds	r3, r7, r1
 8007352:	801a      	strh	r2, [r3, #0]
	}
      }
      dir &= 1;  
 8007354:	2020      	movs	r0, #32
 8007356:	183b      	adds	r3, r7, r0
 8007358:	183a      	adds	r2, r7, r0
 800735a:	7812      	ldrb	r2, [r2, #0]
 800735c:	2101      	movs	r1, #1
 800735e:	400a      	ands	r2, r1
 8007360:	701a      	strb	r2, [r3, #0]
      
      /* clip against the user window */
      if ( dir == 0 )
 8007362:	183b      	adds	r3, r7, r0
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d11c      	bne.n	80073a4 <u8g2_DrawHVLine+0xe2>
      {
	if ( y < u8g2->user_y0 )
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	224c      	movs	r2, #76	@ 0x4c
 800736e:	5a9a      	ldrh	r2, [r3, r2]
 8007370:	2108      	movs	r1, #8
 8007372:	187b      	adds	r3, r7, r1
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	429a      	cmp	r2, r3
 8007378:	d843      	bhi.n	8007402 <u8g2_DrawHVLine+0x140>
	  return;
	if ( y >= u8g2->user_y1 )
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	224e      	movs	r2, #78	@ 0x4e
 800737e:	5a9a      	ldrh	r2, [r3, r2]
 8007380:	187b      	adds	r3, r7, r1
 8007382:	881b      	ldrh	r3, [r3, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d93e      	bls.n	8007406 <u8g2_DrawHVLine+0x144>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2248      	movs	r2, #72	@ 0x48
 800738c:	5a9a      	ldrh	r2, [r3, r2]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	214a      	movs	r1, #74	@ 0x4a
 8007392:	5a5b      	ldrh	r3, [r3, r1]
 8007394:	1db9      	adds	r1, r7, #6
 8007396:	200a      	movs	r0, #10
 8007398:	1838      	adds	r0, r7, r0
 800739a:	f7ff feed 	bl	8007178 <u8g2_clip_intersection2>
 800739e:	1e03      	subs	r3, r0, #0
 80073a0:	d11c      	bne.n	80073dc <u8g2_DrawHVLine+0x11a>
	  return;
 80073a2:	e037      	b.n	8007414 <u8g2_DrawHVLine+0x152>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2248      	movs	r2, #72	@ 0x48
 80073a8:	5a9a      	ldrh	r2, [r3, r2]
 80073aa:	210a      	movs	r1, #10
 80073ac:	187b      	adds	r3, r7, r1
 80073ae:	881b      	ldrh	r3, [r3, #0]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d82a      	bhi.n	800740a <u8g2_DrawHVLine+0x148>
	  return;
	if ( x >= u8g2->user_x1 )
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	224a      	movs	r2, #74	@ 0x4a
 80073b8:	5a9a      	ldrh	r2, [r3, r2]
 80073ba:	187b      	adds	r3, r7, r1
 80073bc:	881b      	ldrh	r3, [r3, #0]
 80073be:	429a      	cmp	r2, r3
 80073c0:	d925      	bls.n	800740e <u8g2_DrawHVLine+0x14c>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	224c      	movs	r2, #76	@ 0x4c
 80073c6:	5a9a      	ldrh	r2, [r3, r2]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	214e      	movs	r1, #78	@ 0x4e
 80073cc:	5a5b      	ldrh	r3, [r3, r1]
 80073ce:	1db9      	adds	r1, r7, #6
 80073d0:	2008      	movs	r0, #8
 80073d2:	1838      	adds	r0, r7, r0
 80073d4:	f7ff fed0 	bl	8007178 <u8g2_clip_intersection2>
 80073d8:	1e03      	subs	r3, r0, #0
 80073da:	d01a      	beq.n	8007412 <u8g2_DrawHVLine+0x150>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e0:	689c      	ldr	r4, [r3, #8]
 80073e2:	230a      	movs	r3, #10
 80073e4:	18fb      	adds	r3, r7, r3
 80073e6:	8819      	ldrh	r1, [r3, #0]
 80073e8:	2308      	movs	r3, #8
 80073ea:	18fb      	adds	r3, r7, r3
 80073ec:	881a      	ldrh	r2, [r3, #0]
 80073ee:	1dbb      	adds	r3, r7, #6
 80073f0:	881d      	ldrh	r5, [r3, #0]
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	2320      	movs	r3, #32
 80073f6:	18fb      	adds	r3, r7, r3
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	002b      	movs	r3, r5
 80073fe:	47a0      	blx	r4
 8007400:	e008      	b.n	8007414 <u8g2_DrawHVLine+0x152>
	  return;
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	e006      	b.n	8007414 <u8g2_DrawHVLine+0x152>
	  return;
 8007406:	46c0      	nop			@ (mov r8, r8)
 8007408:	e004      	b.n	8007414 <u8g2_DrawHVLine+0x152>
	  return;
 800740a:	46c0      	nop			@ (mov r8, r8)
 800740c:	e002      	b.n	8007414 <u8g2_DrawHVLine+0x152>
	  return;
 800740e:	46c0      	nop			@ (mov r8, r8)
 8007410:	e000      	b.n	8007414 <u8g2_DrawHVLine+0x152>
	  return;
 8007412:	46c0      	nop			@ (mov r8, r8)
    }
}
 8007414:	46bd      	mov	sp, r7
 8007416:	b004      	add	sp, #16
 8007418:	bdb0      	pop	{r4, r5, r7, pc}

0800741a <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 800741a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800741c:	b087      	sub	sp, #28
 800741e:	af02      	add	r7, sp, #8
 8007420:	60f8      	str	r0, [r7, #12]
 8007422:	000c      	movs	r4, r1
 8007424:	0010      	movs	r0, r2
 8007426:	0019      	movs	r1, r3
 8007428:	250a      	movs	r5, #10
 800742a:	197b      	adds	r3, r7, r5
 800742c:	1c22      	adds	r2, r4, #0
 800742e:	801a      	strh	r2, [r3, #0]
 8007430:	2608      	movs	r6, #8
 8007432:	19bb      	adds	r3, r7, r6
 8007434:	1c02      	adds	r2, r0, #0
 8007436:	801a      	strh	r2, [r3, #0]
 8007438:	1dbb      	adds	r3, r7, #6
 800743a:	1c0a      	adds	r2, r1, #0
 800743c:	801a      	strh	r2, [r3, #0]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 800743e:	1dbb      	adds	r3, r7, #6
 8007440:	881c      	ldrh	r4, [r3, #0]
 8007442:	19bb      	adds	r3, r7, r6
 8007444:	881a      	ldrh	r2, [r3, #0]
 8007446:	197b      	adds	r3, r7, r5
 8007448:	8819      	ldrh	r1, [r3, #0]
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	2300      	movs	r3, #0
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	0023      	movs	r3, r4
 8007452:	f7ff ff36 	bl	80072c2 <u8g2_DrawHVLine>
}
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	46bd      	mov	sp, r7
 800745a:	b005      	add	sp, #20
 800745c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800745e <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 800745e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007460:	b087      	sub	sp, #28
 8007462:	af02      	add	r7, sp, #8
 8007464:	60f8      	str	r0, [r7, #12]
 8007466:	000c      	movs	r4, r1
 8007468:	0010      	movs	r0, r2
 800746a:	0019      	movs	r1, r3
 800746c:	250a      	movs	r5, #10
 800746e:	197b      	adds	r3, r7, r5
 8007470:	1c22      	adds	r2, r4, #0
 8007472:	801a      	strh	r2, [r3, #0]
 8007474:	2608      	movs	r6, #8
 8007476:	19bb      	adds	r3, r7, r6
 8007478:	1c02      	adds	r2, r0, #0
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	1dbb      	adds	r3, r7, #6
 800747e:	1c0a      	adds	r2, r1, #0
 8007480:	801a      	strh	r2, [r3, #0]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 8007482:	1dbb      	adds	r3, r7, #6
 8007484:	881c      	ldrh	r4, [r3, #0]
 8007486:	19bb      	adds	r3, r7, r6
 8007488:	881a      	ldrh	r2, [r3, #0]
 800748a:	197b      	adds	r3, r7, r5
 800748c:	8819      	ldrh	r1, [r3, #0]
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	2301      	movs	r3, #1
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	0023      	movs	r3, r4
 8007496:	f7ff ff14 	bl	80072c2 <u8g2_DrawHVLine>
}
 800749a:	46c0      	nop			@ (mov r8, r8)
 800749c:	46bd      	mov	sp, r7
 800749e:	b005      	add	sp, #20
 80074a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080074a2 <u8g2_DrawPixel>:

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af02      	add	r7, sp, #8
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	0008      	movs	r0, r1
 80074ac:	0011      	movs	r1, r2
 80074ae:	1cbb      	adds	r3, r7, #2
 80074b0:	1c02      	adds	r2, r0, #0
 80074b2:	801a      	strh	r2, [r3, #0]
 80074b4:	003b      	movs	r3, r7
 80074b6:	1c0a      	adds	r2, r1, #0
 80074b8:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	224c      	movs	r2, #76	@ 0x4c
 80074be:	5a9b      	ldrh	r3, [r3, r2]
 80074c0:	003a      	movs	r2, r7
 80074c2:	8812      	ldrh	r2, [r2, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d31f      	bcc.n	8007508 <u8g2_DrawPixel+0x66>
    return;
  if ( y >= u8g2->user_y1 )
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	224e      	movs	r2, #78	@ 0x4e
 80074cc:	5a9b      	ldrh	r3, [r3, r2]
 80074ce:	003a      	movs	r2, r7
 80074d0:	8812      	ldrh	r2, [r2, #0]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d21a      	bcs.n	800750c <u8g2_DrawPixel+0x6a>
    return;
  if ( x < u8g2->user_x0 )
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2248      	movs	r2, #72	@ 0x48
 80074da:	5a9b      	ldrh	r3, [r3, r2]
 80074dc:	1cba      	adds	r2, r7, #2
 80074de:	8812      	ldrh	r2, [r2, #0]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d315      	bcc.n	8007510 <u8g2_DrawPixel+0x6e>
    return;
  if ( x >= u8g2->user_x1 )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	224a      	movs	r2, #74	@ 0x4a
 80074e8:	5a9b      	ldrh	r3, [r3, r2]
 80074ea:	1cba      	adds	r2, r7, #2
 80074ec:	8812      	ldrh	r2, [r2, #0]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d210      	bcs.n	8007514 <u8g2_DrawPixel+0x72>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80074f2:	003b      	movs	r3, r7
 80074f4:	881a      	ldrh	r2, [r3, #0]
 80074f6:	1cbb      	adds	r3, r7, #2
 80074f8:	8819      	ldrh	r1, [r3, #0]
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	2300      	movs	r3, #0
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	2301      	movs	r3, #1
 8007502:	f7ff fede 	bl	80072c2 <u8g2_DrawHVLine>
 8007506:	e006      	b.n	8007516 <u8g2_DrawPixel+0x74>
    return;
 8007508:	46c0      	nop			@ (mov r8, r8)
 800750a:	e004      	b.n	8007516 <u8g2_DrawPixel+0x74>
    return;
 800750c:	46c0      	nop			@ (mov r8, r8)
 800750e:	e002      	b.n	8007516 <u8g2_DrawPixel+0x74>
    return;
 8007510:	46c0      	nop			@ (mov r8, r8)
 8007512:	e000      	b.n	8007516 <u8g2_DrawPixel+0x74>
    return;
 8007514:	46c0      	nop			@ (mov r8, r8)
}
 8007516:	46bd      	mov	sp, r7
 8007518:	b002      	add	sp, #8
 800751a:	bd80      	pop	{r7, pc}

0800751c <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800751c:	b5b0      	push	{r4, r5, r7, lr}
 800751e:	b082      	sub	sp, #8
 8007520:	af00      	add	r7, sp, #0
 8007522:	0005      	movs	r5, r0
 8007524:	000c      	movs	r4, r1
 8007526:	0010      	movs	r0, r2
 8007528:	0019      	movs	r1, r3
 800752a:	1dbb      	adds	r3, r7, #6
 800752c:	1c2a      	adds	r2, r5, #0
 800752e:	801a      	strh	r2, [r3, #0]
 8007530:	1d3b      	adds	r3, r7, #4
 8007532:	1c22      	adds	r2, r4, #0
 8007534:	801a      	strh	r2, [r3, #0]
 8007536:	1cbb      	adds	r3, r7, #2
 8007538:	1c02      	adds	r2, r0, #0
 800753a:	801a      	strh	r2, [r3, #0]
 800753c:	003b      	movs	r3, r7
 800753e:	1c0a      	adds	r2, r1, #0
 8007540:	801a      	strh	r2, [r3, #0]
  if ( v0 < a1 )		// v0 <= a1
 8007542:	1cba      	adds	r2, r7, #2
 8007544:	1d3b      	adds	r3, r7, #4
 8007546:	8812      	ldrh	r2, [r2, #0]
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	429a      	cmp	r2, r3
 800754c:	d211      	bcs.n	8007572 <u8g2_is_intersection_decision_tree+0x56>
  {
    if ( v1 > a0 )	// v1 >= a0
 800754e:	003a      	movs	r2, r7
 8007550:	1dbb      	adds	r3, r7, #6
 8007552:	8812      	ldrh	r2, [r2, #0]
 8007554:	881b      	ldrh	r3, [r3, #0]
 8007556:	429a      	cmp	r2, r3
 8007558:	d901      	bls.n	800755e <u8g2_is_intersection_decision_tree+0x42>
    {
      return 1;
 800755a:	2301      	movs	r3, #1
 800755c:	e01a      	b.n	8007594 <u8g2_is_intersection_decision_tree+0x78>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800755e:	1cba      	adds	r2, r7, #2
 8007560:	003b      	movs	r3, r7
 8007562:	8812      	ldrh	r2, [r2, #0]
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d901      	bls.n	800756e <u8g2_is_intersection_decision_tree+0x52>
      {
	return 1;
 800756a:	2301      	movs	r3, #1
 800756c:	e012      	b.n	8007594 <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800756e:	2300      	movs	r3, #0
 8007570:	e010      	b.n	8007594 <u8g2_is_intersection_decision_tree+0x78>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8007572:	003a      	movs	r2, r7
 8007574:	1dbb      	adds	r3, r7, #6
 8007576:	8812      	ldrh	r2, [r2, #0]
 8007578:	881b      	ldrh	r3, [r3, #0]
 800757a:	429a      	cmp	r2, r3
 800757c:	d909      	bls.n	8007592 <u8g2_is_intersection_decision_tree+0x76>
    {
      if ( v0 > v1 )	// v0 > v1
 800757e:	1cba      	adds	r2, r7, #2
 8007580:	003b      	movs	r3, r7
 8007582:	8812      	ldrh	r2, [r2, #0]
 8007584:	881b      	ldrh	r3, [r3, #0]
 8007586:	429a      	cmp	r2, r3
 8007588:	d901      	bls.n	800758e <u8g2_is_intersection_decision_tree+0x72>
      {
	return 1;
 800758a:	2301      	movs	r3, #1
 800758c:	e002      	b.n	8007594 <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800758e:	2300      	movs	r3, #0
 8007590:	e000      	b.n	8007594 <u8g2_is_intersection_decision_tree+0x78>
      }
    }
    else
    {
      return 0;
 8007592:	2300      	movs	r3, #0
    }
  }
}
 8007594:	0018      	movs	r0, r3
 8007596:	46bd      	mov	sp, r7
 8007598:	b002      	add	sp, #8
 800759a:	bdb0      	pop	{r4, r5, r7, pc}

0800759c <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800759c:	b5b0      	push	{r4, r5, r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	000c      	movs	r4, r1
 80075a6:	0010      	movs	r0, r2
 80075a8:	0019      	movs	r1, r3
 80075aa:	230a      	movs	r3, #10
 80075ac:	18fb      	adds	r3, r7, r3
 80075ae:	1c22      	adds	r2, r4, #0
 80075b0:	801a      	strh	r2, [r3, #0]
 80075b2:	2508      	movs	r5, #8
 80075b4:	197b      	adds	r3, r7, r5
 80075b6:	1c02      	adds	r2, r0, #0
 80075b8:	801a      	strh	r2, [r3, #0]
 80075ba:	1dbb      	adds	r3, r7, #6
 80075bc:	1c0a      	adds	r2, r1, #0
 80075be:	801a      	strh	r2, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	224c      	movs	r2, #76	@ 0x4c
 80075c4:	5a98      	ldrh	r0, [r3, r2]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	224e      	movs	r2, #78	@ 0x4e
 80075ca:	5a99      	ldrh	r1, [r3, r2]
 80075cc:	2320      	movs	r3, #32
 80075ce:	18fb      	adds	r3, r7, r3
 80075d0:	881c      	ldrh	r4, [r3, #0]
 80075d2:	197b      	adds	r3, r7, r5
 80075d4:	881a      	ldrh	r2, [r3, #0]
 80075d6:	0023      	movs	r3, r4
 80075d8:	f7ff ffa0 	bl	800751c <u8g2_is_intersection_decision_tree>
 80075dc:	1e03      	subs	r3, r0, #0
 80075de:	d101      	bne.n	80075e4 <u8g2_IsIntersection+0x48>
    return 0; 
 80075e0:	2300      	movs	r3, #0
 80075e2:	e00e      	b.n	8007602 <u8g2_IsIntersection+0x66>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2248      	movs	r2, #72	@ 0x48
 80075e8:	5a98      	ldrh	r0, [r3, r2]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	224a      	movs	r2, #74	@ 0x4a
 80075ee:	5a99      	ldrh	r1, [r3, r2]
 80075f0:	1dbb      	adds	r3, r7, #6
 80075f2:	881c      	ldrh	r4, [r3, #0]
 80075f4:	230a      	movs	r3, #10
 80075f6:	18fb      	adds	r3, r7, r3
 80075f8:	881a      	ldrh	r2, [r3, #0]
 80075fa:	0023      	movs	r3, r4
 80075fc:	f7ff ff8e 	bl	800751c <u8g2_is_intersection_decision_tree>
 8007600:	0003      	movs	r3, r0
}
 8007602:	0018      	movs	r0, r3
 8007604:	46bd      	mov	sp, r7
 8007606:	b004      	add	sp, #16
 8007608:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800760c <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 800760c:	b5b0      	push	{r4, r5, r7, lr}
 800760e:	b088      	sub	sp, #32
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	000c      	movs	r4, r1
 8007616:	0010      	movs	r0, r2
 8007618:	0019      	movs	r1, r3
 800761a:	250a      	movs	r5, #10
 800761c:	197b      	adds	r3, r7, r5
 800761e:	1c22      	adds	r2, r4, #0
 8007620:	801a      	strh	r2, [r3, #0]
 8007622:	2308      	movs	r3, #8
 8007624:	18fb      	adds	r3, r7, r3
 8007626:	1c02      	adds	r2, r0, #0
 8007628:	801a      	strh	r2, [r3, #0]
 800762a:	1dbb      	adds	r3, r7, #6
 800762c:	1c0a      	adds	r2, r1, #0
 800762e:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 8007630:	2313      	movs	r3, #19
 8007632:	18fb      	adds	r3, r7, r3
 8007634:	2200      	movs	r2, #0
 8007636:	701a      	strb	r2, [r3, #0]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8007638:	197a      	adds	r2, r7, r5
 800763a:	1dbb      	adds	r3, r7, #6
 800763c:	8812      	ldrh	r2, [r2, #0]
 800763e:	881b      	ldrh	r3, [r3, #0]
 8007640:	429a      	cmp	r2, r3
 8007642:	d908      	bls.n	8007656 <u8g2_DrawLine+0x4a>
 8007644:	231a      	movs	r3, #26
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	1979      	adds	r1, r7, r5
 800764a:	1dba      	adds	r2, r7, #6
 800764c:	8809      	ldrh	r1, [r1, #0]
 800764e:	8812      	ldrh	r2, [r2, #0]
 8007650:	1a8a      	subs	r2, r1, r2
 8007652:	801a      	strh	r2, [r3, #0]
 8007654:	e008      	b.n	8007668 <u8g2_DrawLine+0x5c>
 8007656:	231a      	movs	r3, #26
 8007658:	18fb      	adds	r3, r7, r3
 800765a:	1db9      	adds	r1, r7, #6
 800765c:	220a      	movs	r2, #10
 800765e:	18ba      	adds	r2, r7, r2
 8007660:	8809      	ldrh	r1, [r1, #0]
 8007662:	8812      	ldrh	r2, [r2, #0]
 8007664:	1a8a      	subs	r2, r1, r2
 8007666:	801a      	strh	r2, [r3, #0]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8007668:	2108      	movs	r1, #8
 800766a:	187a      	adds	r2, r7, r1
 800766c:	2030      	movs	r0, #48	@ 0x30
 800766e:	183b      	adds	r3, r7, r0
 8007670:	8812      	ldrh	r2, [r2, #0]
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d908      	bls.n	800768a <u8g2_DrawLine+0x7e>
 8007678:	2318      	movs	r3, #24
 800767a:	18fa      	adds	r2, r7, r3
 800767c:	1879      	adds	r1, r7, r1
 800767e:	183b      	adds	r3, r7, r0
 8007680:	8809      	ldrh	r1, [r1, #0]
 8007682:	881b      	ldrh	r3, [r3, #0]
 8007684:	1acb      	subs	r3, r1, r3
 8007686:	8013      	strh	r3, [r2, #0]
 8007688:	e009      	b.n	800769e <u8g2_DrawLine+0x92>
 800768a:	2318      	movs	r3, #24
 800768c:	18fa      	adds	r2, r7, r3
 800768e:	2330      	movs	r3, #48	@ 0x30
 8007690:	18fb      	adds	r3, r7, r3
 8007692:	2108      	movs	r1, #8
 8007694:	1878      	adds	r0, r7, r1
 8007696:	8819      	ldrh	r1, [r3, #0]
 8007698:	8803      	ldrh	r3, [r0, #0]
 800769a:	1acb      	subs	r3, r1, r3
 800769c:	8013      	strh	r3, [r2, #0]

  if ( dy > dx ) 
 800769e:	2018      	movs	r0, #24
 80076a0:	183a      	adds	r2, r7, r0
 80076a2:	241a      	movs	r4, #26
 80076a4:	193b      	adds	r3, r7, r4
 80076a6:	8812      	ldrh	r2, [r2, #0]
 80076a8:	881b      	ldrh	r3, [r3, #0]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d92b      	bls.n	8007706 <u8g2_DrawLine+0xfa>
  {
    swapxy = 1;
 80076ae:	2313      	movs	r3, #19
 80076b0:	18fb      	adds	r3, r7, r3
 80076b2:	2201      	movs	r2, #1
 80076b4:	701a      	strb	r2, [r3, #0]
    tmp = dx; dx =dy; dy = tmp;
 80076b6:	2110      	movs	r1, #16
 80076b8:	187b      	adds	r3, r7, r1
 80076ba:	193a      	adds	r2, r7, r4
 80076bc:	8812      	ldrh	r2, [r2, #0]
 80076be:	801a      	strh	r2, [r3, #0]
 80076c0:	193b      	adds	r3, r7, r4
 80076c2:	183a      	adds	r2, r7, r0
 80076c4:	8812      	ldrh	r2, [r2, #0]
 80076c6:	801a      	strh	r2, [r3, #0]
 80076c8:	183b      	adds	r3, r7, r0
 80076ca:	187a      	adds	r2, r7, r1
 80076cc:	8812      	ldrh	r2, [r2, #0]
 80076ce:	801a      	strh	r2, [r3, #0]
    tmp = x1; x1 =y1; y1 = tmp;
 80076d0:	187b      	adds	r3, r7, r1
 80076d2:	200a      	movs	r0, #10
 80076d4:	183a      	adds	r2, r7, r0
 80076d6:	8812      	ldrh	r2, [r2, #0]
 80076d8:	801a      	strh	r2, [r3, #0]
 80076da:	183b      	adds	r3, r7, r0
 80076dc:	2008      	movs	r0, #8
 80076de:	183a      	adds	r2, r7, r0
 80076e0:	8812      	ldrh	r2, [r2, #0]
 80076e2:	801a      	strh	r2, [r3, #0]
 80076e4:	183b      	adds	r3, r7, r0
 80076e6:	187a      	adds	r2, r7, r1
 80076e8:	8812      	ldrh	r2, [r2, #0]
 80076ea:	801a      	strh	r2, [r3, #0]
    tmp = x2; x2 =y2; y2 = tmp;
 80076ec:	187b      	adds	r3, r7, r1
 80076ee:	1dba      	adds	r2, r7, #6
 80076f0:	8812      	ldrh	r2, [r2, #0]
 80076f2:	801a      	strh	r2, [r3, #0]
 80076f4:	1dba      	adds	r2, r7, #6
 80076f6:	2030      	movs	r0, #48	@ 0x30
 80076f8:	183b      	adds	r3, r7, r0
 80076fa:	881b      	ldrh	r3, [r3, #0]
 80076fc:	8013      	strh	r3, [r2, #0]
 80076fe:	183b      	adds	r3, r7, r0
 8007700:	187a      	adds	r2, r7, r1
 8007702:	8812      	ldrh	r2, [r2, #0]
 8007704:	801a      	strh	r2, [r3, #0]
  }
  if ( x1 > x2 ) 
 8007706:	200a      	movs	r0, #10
 8007708:	183a      	adds	r2, r7, r0
 800770a:	1dbb      	adds	r3, r7, #6
 800770c:	8812      	ldrh	r2, [r2, #0]
 800770e:	881b      	ldrh	r3, [r3, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d91a      	bls.n	800774a <u8g2_DrawLine+0x13e>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 8007714:	2110      	movs	r1, #16
 8007716:	187b      	adds	r3, r7, r1
 8007718:	183a      	adds	r2, r7, r0
 800771a:	8812      	ldrh	r2, [r2, #0]
 800771c:	801a      	strh	r2, [r3, #0]
 800771e:	183b      	adds	r3, r7, r0
 8007720:	1dba      	adds	r2, r7, #6
 8007722:	8812      	ldrh	r2, [r2, #0]
 8007724:	801a      	strh	r2, [r3, #0]
 8007726:	1dbb      	adds	r3, r7, #6
 8007728:	187a      	adds	r2, r7, r1
 800772a:	8812      	ldrh	r2, [r2, #0]
 800772c:	801a      	strh	r2, [r3, #0]
    tmp = y1; y1 =y2; y2 = tmp;
 800772e:	187b      	adds	r3, r7, r1
 8007730:	2008      	movs	r0, #8
 8007732:	183a      	adds	r2, r7, r0
 8007734:	8812      	ldrh	r2, [r2, #0]
 8007736:	801a      	strh	r2, [r3, #0]
 8007738:	183a      	adds	r2, r7, r0
 800773a:	2030      	movs	r0, #48	@ 0x30
 800773c:	183b      	adds	r3, r7, r0
 800773e:	881b      	ldrh	r3, [r3, #0]
 8007740:	8013      	strh	r3, [r2, #0]
 8007742:	183b      	adds	r3, r7, r0
 8007744:	187a      	adds	r2, r7, r1
 8007746:	8812      	ldrh	r2, [r2, #0]
 8007748:	801a      	strh	r2, [r3, #0]
  }
  err = dx >> 1;
 800774a:	231a      	movs	r3, #26
 800774c:	18fb      	adds	r3, r7, r3
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	085b      	lsrs	r3, r3, #1
 8007752:	b29a      	uxth	r2, r3
 8007754:	2316      	movs	r3, #22
 8007756:	18fb      	adds	r3, r7, r3
 8007758:	801a      	strh	r2, [r3, #0]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 800775a:	2330      	movs	r3, #48	@ 0x30
 800775c:	18fb      	adds	r3, r7, r3
 800775e:	2208      	movs	r2, #8
 8007760:	18b9      	adds	r1, r7, r2
 8007762:	881a      	ldrh	r2, [r3, #0]
 8007764:	880b      	ldrh	r3, [r1, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d904      	bls.n	8007774 <u8g2_DrawLine+0x168>
 800776a:	2314      	movs	r3, #20
 800776c:	18fb      	adds	r3, r7, r3
 800776e:	2201      	movs	r2, #1
 8007770:	801a      	strh	r2, [r3, #0]
 8007772:	e004      	b.n	800777e <u8g2_DrawLine+0x172>
 8007774:	2314      	movs	r3, #20
 8007776:	18fb      	adds	r3, r7, r3
 8007778:	2201      	movs	r2, #1
 800777a:	4252      	negs	r2, r2
 800777c:	801a      	strh	r2, [r3, #0]
  y = y1;
 800777e:	231c      	movs	r3, #28
 8007780:	18fb      	adds	r3, r7, r3
 8007782:	2208      	movs	r2, #8
 8007784:	18ba      	adds	r2, r7, r2
 8007786:	8812      	ldrh	r2, [r2, #0]
 8007788:	801a      	strh	r2, [r3, #0]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
    x2--;
#else
  if ( x2 == 0xffff )
 800778a:	1dbb      	adds	r3, r7, #6
 800778c:	881b      	ldrh	r3, [r3, #0]
 800778e:	4a2e      	ldr	r2, [pc, #184]	@ (8007848 <u8g2_DrawLine+0x23c>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d104      	bne.n	800779e <u8g2_DrawLine+0x192>
    x2--;
 8007794:	1dbb      	adds	r3, r7, #6
 8007796:	881a      	ldrh	r2, [r3, #0]
 8007798:	1dbb      	adds	r3, r7, #6
 800779a:	3a01      	subs	r2, #1
 800779c:	801a      	strh	r2, [r3, #0]
#endif

  for( x = x1; x <= x2; x++ )
 800779e:	231e      	movs	r3, #30
 80077a0:	18fb      	adds	r3, r7, r3
 80077a2:	220a      	movs	r2, #10
 80077a4:	18ba      	adds	r2, r7, r2
 80077a6:	8812      	ldrh	r2, [r2, #0]
 80077a8:	801a      	strh	r2, [r3, #0]
 80077aa:	e040      	b.n	800782e <u8g2_DrawLine+0x222>
  {
    if ( swapxy == 0 ) 
 80077ac:	2313      	movs	r3, #19
 80077ae:	18fb      	adds	r3, r7, r3
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10a      	bne.n	80077cc <u8g2_DrawLine+0x1c0>
      u8g2_DrawPixel(u8g2, x, y); 
 80077b6:	231c      	movs	r3, #28
 80077b8:	18fb      	adds	r3, r7, r3
 80077ba:	881a      	ldrh	r2, [r3, #0]
 80077bc:	231e      	movs	r3, #30
 80077be:	18fb      	adds	r3, r7, r3
 80077c0:	8819      	ldrh	r1, [r3, #0]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	0018      	movs	r0, r3
 80077c6:	f7ff fe6c 	bl	80074a2 <u8g2_DrawPixel>
 80077ca:	e009      	b.n	80077e0 <u8g2_DrawLine+0x1d4>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 80077cc:	231e      	movs	r3, #30
 80077ce:	18fb      	adds	r3, r7, r3
 80077d0:	881a      	ldrh	r2, [r3, #0]
 80077d2:	231c      	movs	r3, #28
 80077d4:	18fb      	adds	r3, r7, r3
 80077d6:	8819      	ldrh	r1, [r3, #0]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	0018      	movs	r0, r3
 80077dc:	f7ff fe61 	bl	80074a2 <u8g2_DrawPixel>
    err -= (u8g2_uint_t)dy;
 80077e0:	2016      	movs	r0, #22
 80077e2:	183b      	adds	r3, r7, r0
 80077e4:	881a      	ldrh	r2, [r3, #0]
 80077e6:	2318      	movs	r3, #24
 80077e8:	18fb      	adds	r3, r7, r3
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	183b      	adds	r3, r7, r0
 80077f2:	801a      	strh	r2, [r3, #0]
    if ( err < 0 ) 
 80077f4:	183b      	adds	r3, r7, r0
 80077f6:	2200      	movs	r2, #0
 80077f8:	5e9b      	ldrsh	r3, [r3, r2]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	da11      	bge.n	8007822 <u8g2_DrawLine+0x216>
    {
      y += (u8g2_uint_t)ystep;
 80077fe:	2314      	movs	r3, #20
 8007800:	18fb      	adds	r3, r7, r3
 8007802:	8819      	ldrh	r1, [r3, #0]
 8007804:	221c      	movs	r2, #28
 8007806:	18bb      	adds	r3, r7, r2
 8007808:	18ba      	adds	r2, r7, r2
 800780a:	8812      	ldrh	r2, [r2, #0]
 800780c:	188a      	adds	r2, r1, r2
 800780e:	801a      	strh	r2, [r3, #0]
      err += (u8g2_uint_t)dx;
 8007810:	183b      	adds	r3, r7, r0
 8007812:	881a      	ldrh	r2, [r3, #0]
 8007814:	231a      	movs	r3, #26
 8007816:	18fb      	adds	r3, r7, r3
 8007818:	881b      	ldrh	r3, [r3, #0]
 800781a:	18d3      	adds	r3, r2, r3
 800781c:	b29a      	uxth	r2, r3
 800781e:	183b      	adds	r3, r7, r0
 8007820:	801a      	strh	r2, [r3, #0]
  for( x = x1; x <= x2; x++ )
 8007822:	211e      	movs	r1, #30
 8007824:	187b      	adds	r3, r7, r1
 8007826:	881a      	ldrh	r2, [r3, #0]
 8007828:	187b      	adds	r3, r7, r1
 800782a:	3201      	adds	r2, #1
 800782c:	801a      	strh	r2, [r3, #0]
 800782e:	231e      	movs	r3, #30
 8007830:	18fa      	adds	r2, r7, r3
 8007832:	1dbb      	adds	r3, r7, #6
 8007834:	8812      	ldrh	r2, [r2, #0]
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	429a      	cmp	r2, r3
 800783a:	d9b7      	bls.n	80077ac <u8g2_DrawLine+0x1a0>
    }
  }
}
 800783c:	46c0      	nop			@ (mov r8, r8)
 800783e:	46c0      	nop			@ (mov r8, r8)
 8007840:	46bd      	mov	sp, r7
 8007842:	b008      	add	sp, #32
 8007844:	bdb0      	pop	{r4, r5, r7, pc}
 8007846:	46c0      	nop			@ (mov r8, r8)
 8007848:	0000ffff 	.word	0x0000ffff

0800784c <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800784c:	b590      	push	{r4, r7, lr}
 800784e:	b089      	sub	sp, #36	@ 0x24
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	000c      	movs	r4, r1
 8007856:	0010      	movs	r0, r2
 8007858:	0019      	movs	r1, r3
 800785a:	230a      	movs	r3, #10
 800785c:	18fb      	adds	r3, r7, r3
 800785e:	1c22      	adds	r2, r4, #0
 8007860:	801a      	strh	r2, [r3, #0]
 8007862:	2408      	movs	r4, #8
 8007864:	193b      	adds	r3, r7, r4
 8007866:	1c02      	adds	r2, r0, #0
 8007868:	801a      	strh	r2, [r3, #0]
 800786a:	1dbb      	adds	r3, r7, #6
 800786c:	1c0a      	adds	r2, r1, #0
 800786e:	801a      	strh	r2, [r3, #0]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8007870:	201b      	movs	r0, #27
 8007872:	183b      	adds	r3, r7, r0
 8007874:	193a      	adds	r2, r7, r4
 8007876:	8812      	ldrh	r2, [r2, #0]
 8007878:	701a      	strb	r2, [r3, #0]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800787a:	183b      	adds	r3, r7, r0
 800787c:	183a      	adds	r2, r7, r0
 800787e:	7812      	ldrb	r2, [r2, #0]
 8007880:	2107      	movs	r1, #7
 8007882:	400a      	ands	r2, r1
 8007884:	701a      	strb	r2, [r3, #0]
  mask = 1;
 8007886:	2118      	movs	r1, #24
 8007888:	187b      	adds	r3, r7, r1
 800788a:	2201      	movs	r2, #1
 800788c:	701a      	strb	r2, [r3, #0]
  mask <<= bit_pos;
 800788e:	187b      	adds	r3, r7, r1
 8007890:	781a      	ldrb	r2, [r3, #0]
 8007892:	183b      	adds	r3, r7, r0
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	409a      	lsls	r2, r3
 8007898:	187b      	adds	r3, r7, r1
 800789a:	701a      	strb	r2, [r3, #0]

  or_mask = 0;
 800789c:	201a      	movs	r0, #26
 800789e:	183b      	adds	r3, r7, r0
 80078a0:	2200      	movs	r2, #0
 80078a2:	701a      	strb	r2, [r3, #0]
  xor_mask = 0;
 80078a4:	2319      	movs	r3, #25
 80078a6:	18fb      	adds	r3, r7, r3
 80078a8:	2200      	movs	r2, #0
 80078aa:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color <= 1 )
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2292      	movs	r2, #146	@ 0x92
 80078b0:	5c9b      	ldrb	r3, [r3, r2]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d803      	bhi.n	80078be <u8g2_ll_hvline_vertical_top_lsb+0x72>
    or_mask  = mask;
 80078b6:	183b      	adds	r3, r7, r0
 80078b8:	187a      	adds	r2, r7, r1
 80078ba:	7812      	ldrb	r2, [r2, #0]
 80078bc:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color != 1 )
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2292      	movs	r2, #146	@ 0x92
 80078c2:	5c9b      	ldrb	r3, [r3, r2]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d005      	beq.n	80078d4 <u8g2_ll_hvline_vertical_top_lsb+0x88>
    xor_mask = mask;
 80078c8:	2319      	movs	r3, #25
 80078ca:	18fb      	adds	r3, r7, r3
 80078cc:	2218      	movs	r2, #24
 80078ce:	18ba      	adds	r2, r7, r2
 80078d0:	7812      	ldrb	r2, [r2, #0]
 80078d2:	701a      	strb	r2, [r3, #0]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80078d4:	2016      	movs	r0, #22
 80078d6:	183b      	adds	r3, r7, r0
 80078d8:	2208      	movs	r2, #8
 80078da:	18ba      	adds	r2, r7, r2
 80078dc:	8812      	ldrh	r2, [r2, #0]
 80078de:	801a      	strh	r2, [r3, #0]
  offset &= ~7;
 80078e0:	183b      	adds	r3, r7, r0
 80078e2:	183a      	adds	r2, r7, r0
 80078e4:	8812      	ldrh	r2, [r2, #0]
 80078e6:	2107      	movs	r1, #7
 80078e8:	438a      	bics	r2, r1
 80078ea:	801a      	strh	r2, [r3, #0]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	7c1b      	ldrb	r3, [r3, #16]
 80078f2:	0019      	movs	r1, r3
 80078f4:	183b      	adds	r3, r7, r0
 80078f6:	183a      	adds	r2, r7, r0
 80078f8:	8812      	ldrh	r2, [r2, #0]
 80078fa:	434a      	muls	r2, r1
 80078fc:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007902:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8007904:	183b      	adds	r3, r7, r0
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	69fa      	ldr	r2, [r7, #28]
 800790a:	18d3      	adds	r3, r2, r3
 800790c:	61fb      	str	r3, [r7, #28]
  ptr += x;
 800790e:	230a      	movs	r3, #10
 8007910:	18fb      	adds	r3, r7, r3
 8007912:	881b      	ldrh	r3, [r3, #0]
 8007914:	69fa      	ldr	r2, [r7, #28]
 8007916:	18d3      	adds	r3, r2, r3
 8007918:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800791a:	2330      	movs	r3, #48	@ 0x30
 800791c:	18fb      	adds	r3, r7, r3
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d11e      	bne.n	8007962 <u8g2_ll_hvline_vertical_top_lsb+0x116>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	781a      	ldrb	r2, [r3, #0]
 8007928:	231a      	movs	r3, #26
 800792a:	18fb      	adds	r3, r7, r3
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	4313      	orrs	r3, r2
 8007930:	b2da      	uxtb	r2, r3
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	781a      	ldrb	r2, [r3, #0]
 800793a:	2319      	movs	r3, #25
 800793c:	18fb      	adds	r3, r7, r3
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	4053      	eors	r3, r2
 8007942:	b2da      	uxtb	r2, r3
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	701a      	strb	r2, [r3, #0]
	ptr++;
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	3301      	adds	r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
	len--;
 800794e:	1dbb      	adds	r3, r7, #6
 8007950:	881a      	ldrh	r2, [r3, #0]
 8007952:	1dbb      	adds	r3, r7, #6
 8007954:	3a01      	subs	r2, #1
 8007956:	801a      	strh	r2, [r3, #0]
      } while( len != 0 );
 8007958:	1dbb      	adds	r3, r7, #6
 800795a:	881b      	ldrh	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1e1      	bne.n	8007924 <u8g2_ll_hvline_vertical_top_lsb+0xd8>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8007960:	e04e      	b.n	8007a00 <u8g2_ll_hvline_vertical_top_lsb+0x1b4>
      *ptr |= or_mask;
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	781a      	ldrb	r2, [r3, #0]
 8007966:	241a      	movs	r4, #26
 8007968:	193b      	adds	r3, r7, r4
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	4313      	orrs	r3, r2
 800796e:	b2da      	uxtb	r2, r3
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	781a      	ldrb	r2, [r3, #0]
 8007978:	2319      	movs	r3, #25
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	4053      	eors	r3, r2
 8007980:	b2da      	uxtb	r2, r3
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8007986:	201b      	movs	r0, #27
 8007988:	183b      	adds	r3, r7, r0
 800798a:	781a      	ldrb	r2, [r3, #0]
 800798c:	183b      	adds	r3, r7, r0
 800798e:	3201      	adds	r2, #1
 8007990:	701a      	strb	r2, [r3, #0]
      bit_pos &= 7;
 8007992:	183b      	adds	r3, r7, r0
 8007994:	183a      	adds	r2, r7, r0
 8007996:	7812      	ldrb	r2, [r2, #0]
 8007998:	2107      	movs	r1, #7
 800799a:	400a      	ands	r2, r1
 800799c:	701a      	strb	r2, [r3, #0]
      len--;
 800799e:	1dbb      	adds	r3, r7, #6
 80079a0:	881a      	ldrh	r2, [r3, #0]
 80079a2:	1dbb      	adds	r3, r7, #6
 80079a4:	3a01      	subs	r2, #1
 80079a6:	801a      	strh	r2, [r3, #0]
      if ( bit_pos == 0 )
 80079a8:	183b      	adds	r3, r7, r0
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d117      	bne.n	80079e0 <u8g2_ll_hvline_vertical_top_lsb+0x194>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80079b4:	001a      	movs	r2, r3
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	189b      	adds	r3, r3, r2
 80079ba:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2292      	movs	r2, #146	@ 0x92
 80079c0:	5c9b      	ldrb	r3, [r3, r2]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d802      	bhi.n	80079cc <u8g2_ll_hvline_vertical_top_lsb+0x180>
	  or_mask  = 1;
 80079c6:	193b      	adds	r3, r7, r4
 80079c8:	2201      	movs	r2, #1
 80079ca:	701a      	strb	r2, [r3, #0]
	if ( u8g2->draw_color != 1 )
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2292      	movs	r2, #146	@ 0x92
 80079d0:	5c9b      	ldrb	r3, [r3, r2]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d010      	beq.n	80079f8 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	  xor_mask = 1;
 80079d6:	2319      	movs	r3, #25
 80079d8:	18fb      	adds	r3, r7, r3
 80079da:	2201      	movs	r2, #1
 80079dc:	701a      	strb	r2, [r3, #0]
 80079de:	e00b      	b.n	80079f8 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	or_mask <<= 1;
 80079e0:	231a      	movs	r3, #26
 80079e2:	18fa      	adds	r2, r7, r3
 80079e4:	18fb      	adds	r3, r7, r3
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	18db      	adds	r3, r3, r3
 80079ea:	7013      	strb	r3, [r2, #0]
	xor_mask <<= 1;
 80079ec:	2319      	movs	r3, #25
 80079ee:	18fa      	adds	r2, r7, r3
 80079f0:	18fb      	adds	r3, r7, r3
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	18db      	adds	r3, r3, r3
 80079f6:	7013      	strb	r3, [r2, #0]
    } while( len != 0 );
 80079f8:	1dbb      	adds	r3, r7, #6
 80079fa:	881b      	ldrh	r3, [r3, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1b0      	bne.n	8007962 <u8g2_ll_hvline_vertical_top_lsb+0x116>
}
 8007a00:	46c0      	nop			@ (mov r8, r8)
 8007a02:	46bd      	mov	sp, r7
 8007a04:	b009      	add	sp, #36	@ 0x24
 8007a06:	bd90      	pop	{r4, r7, pc}

08007a08 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2250      	movs	r2, #80	@ 0x50
 8007a14:	2100      	movs	r1, #0
 8007a16:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y0 = 0;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2254      	movs	r2, #84	@ 0x54
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	5299      	strh	r1, [r3, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2252      	movs	r2, #82	@ 0x52
 8007a24:	2101      	movs	r1, #1
 8007a26:	4249      	negs	r1, r1
 8007a28:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2256      	movs	r2, #86	@ 0x56
 8007a2e:	2101      	movs	r1, #1
 8007a30:	4249      	negs	r1, r1
 8007a32:	5299      	strh	r1, [r3, r2]
  
  u8g2->cb->update_page_win(u8g2);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	0010      	movs	r0, r2
 8007a3e:	4798      	blx	r3
}
 8007a40:	46c0      	nop			@ (mov r8, r8)
 8007a42:	46bd      	mov	sp, r7
 8007a44:	b002      	add	sp, #8
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	1dfb      	adds	r3, r7, #7
 8007a56:	701a      	strb	r2, [r3, #0]
  u8g2->font = NULL;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	1dfa      	adds	r2, r7, #7
 8007a6e:	2138      	movs	r1, #56	@ 0x38
 8007a70:	7812      	ldrb	r2, [r2, #0]
 8007a72:	545a      	strb	r2, [r3, r1]
  
  u8g2->tile_curr_row = 0;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2239      	movs	r2, #57	@ 0x39
 8007a78:	2100      	movs	r1, #0
 8007a7a:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	226d      	movs	r2, #109	@ 0x6d
 8007a80:	2100      	movs	r1, #0
 8007a82:	5499      	strb	r1, [r3, r2]
  u8g2->bitmap_transparency = 0;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2291      	movs	r2, #145	@ 0x91
 8007a88:	2100      	movs	r1, #0
 8007a8a:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	228d      	movs	r2, #141	@ 0x8d
 8007a90:	2100      	movs	r1, #0
 8007a92:	5499      	strb	r1, [r3, r2]
  u8g2->draw_color = 1;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2292      	movs	r2, #146	@ 0x92
 8007a98:	2101      	movs	r1, #1
 8007a9a:	5499      	strb	r1, [r3, r2]
  u8g2->is_auto_page_clear = 1;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2293      	movs	r2, #147	@ 0x93
 8007aa0:	2101      	movs	r1, #1
 8007aa2:	5499      	strb	r1, [r3, r2]
  
  u8g2->cb = u8g2_cb;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	69ba      	ldr	r2, [r7, #24]
 8007aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	0010      	movs	r0, r2
 8007ab4:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	0018      	movs	r0, r3
 8007aba:	f7ff ffa5 	bl	8007a08 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	0018      	movs	r0, r3
 8007ac2:	f7ff fa8b 	bl	8006fdc <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2270      	movs	r2, #112	@ 0x70
 8007aca:	2100      	movs	r1, #0
 8007acc:	5499      	strb	r1, [r3, r2]
#endif
}
 8007ace:	46c0      	nop			@ (mov r8, r8)
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	b004      	add	sp, #16
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b084      	sub	sp, #16
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2238      	movs	r2, #56	@ 0x38
 8007ae8:	5c9a      	ldrb	r2, [r3, r2]
 8007aea:	210e      	movs	r1, #14
 8007aec:	187b      	adds	r3, r7, r1
 8007aee:	801a      	strh	r2, [r3, #0]
  t *= 8;
 8007af0:	187b      	adds	r3, r7, r1
 8007af2:	187a      	adds	r2, r7, r1
 8007af4:	8812      	ldrh	r2, [r2, #0]
 8007af6:	00d2      	lsls	r2, r2, #3
 8007af8:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_height = t;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	187a      	adds	r2, r7, r1
 8007afe:	8812      	ldrh	r2, [r2, #0]
 8007b00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	7c1a      	ldrb	r2, [r3, #16]
 8007b06:	187b      	adds	r3, r7, r1
 8007b08:	801a      	strh	r2, [r3, #0]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8007b0a:	187b      	adds	r3, r7, r1
 8007b0c:	187a      	adds	r2, r7, r1
 8007b0e:	8812      	ldrh	r2, [r2, #0]
 8007b10:	00d2      	lsls	r2, r2, #3
 8007b12:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_width = t;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	187a      	adds	r2, r7, r1
 8007b18:	8812      	ldrh	r2, [r2, #0]
 8007b1a:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2239      	movs	r2, #57	@ 0x39
 8007b20:	5c9a      	ldrb	r2, [r3, r2]
 8007b22:	187b      	adds	r3, r7, r1
 8007b24:	801a      	strh	r2, [r3, #0]
  t *= 8;
 8007b26:	187b      	adds	r3, r7, r1
 8007b28:	0008      	movs	r0, r1
 8007b2a:	187a      	adds	r2, r7, r1
 8007b2c:	8812      	ldrh	r2, [r2, #0]
 8007b2e:	00d2      	lsls	r2, r2, #3
 8007b30:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_curr_row = t;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	183a      	adds	r2, r7, r0
 8007b36:	8812      	ldrh	r2, [r2, #0]
 8007b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2238      	movs	r2, #56	@ 0x38
 8007b3e:	5c9a      	ldrb	r2, [r3, r2]
 8007b40:	183b      	adds	r3, r7, r0
 8007b42:	801a      	strh	r2, [r3, #0]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8007b44:	183b      	adds	r3, r7, r0
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	2139      	movs	r1, #57	@ 0x39
 8007b4c:	5c52      	ldrb	r2, [r2, r1]
 8007b4e:	189b      	adds	r3, r3, r2
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	7c52      	ldrb	r2, [r2, #17]
 8007b54:	4293      	cmp	r3, r2
 8007b56:	dd09      	ble.n	8007b6c <u8g2_update_dimension_common+0x96>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	7c5b      	ldrb	r3, [r3, #17]
 8007b5c:	0019      	movs	r1, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2239      	movs	r2, #57	@ 0x39
 8007b62:	5c9b      	ldrb	r3, [r3, r2]
 8007b64:	001a      	movs	r2, r3
 8007b66:	183b      	adds	r3, r7, r0
 8007b68:	1a8a      	subs	r2, r1, r2
 8007b6a:	801a      	strh	r2, [r3, #0]
  t *= 8;
 8007b6c:	200e      	movs	r0, #14
 8007b6e:	183b      	adds	r3, r7, r0
 8007b70:	183a      	adds	r2, r7, r0
 8007b72:	8812      	ldrh	r2, [r2, #0]
 8007b74:	00d2      	lsls	r2, r2, #3
 8007b76:	801a      	strh	r2, [r3, #0]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2240      	movs	r2, #64	@ 0x40
 8007b80:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 = u8g2->buf_y0;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2240      	movs	r2, #64	@ 0x40
 8007b86:	5a99      	ldrh	r1, [r3, r2]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2242      	movs	r2, #66	@ 0x42
 8007b8c:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 += t;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2242      	movs	r2, #66	@ 0x42
 8007b92:	5a9a      	ldrh	r2, [r3, r2]
 8007b94:	183b      	adds	r3, r7, r0
 8007b96:	881b      	ldrh	r3, [r3, #0]
 8007b98:	18d3      	adds	r3, r2, r3
 8007b9a:	b299      	uxth	r1, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2242      	movs	r2, #66	@ 0x42
 8007ba0:	5299      	strh	r1, [r3, r2]

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	8a99      	ldrh	r1, [r3, #20]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2244      	movs	r2, #68	@ 0x44
 8007baa:	5299      	strh	r1, [r3, r2]
  u8g2->height = display_info->pixel_height;
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	8ad9      	ldrh	r1, [r3, #22]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2246      	movs	r2, #70	@ 0x46
 8007bb4:	5299      	strh	r1, [r3, r2]
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8007bb6:	46c0      	nop			@ (mov r8, r8)
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b004      	add	sp, #16
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8007bbe:	b590      	push	{r4, r7, lr}
 8007bc0:	b085      	sub	sp, #20
 8007bc2:	af02      	add	r7, sp, #8
 8007bc4:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2250      	movs	r2, #80	@ 0x50
 8007bca:	5a99      	ldrh	r1, [r3, r2]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2254      	movs	r2, #84	@ 0x54
 8007bd0:	5a9a      	ldrh	r2, [r3, r2]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2052      	movs	r0, #82	@ 0x52
 8007bd6:	5a1c      	ldrh	r4, [r3, r0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2056      	movs	r0, #86	@ 0x56
 8007bdc:	5a1b      	ldrh	r3, [r3, r0]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	0023      	movs	r3, r4
 8007be4:	f7ff fcda 	bl	800759c <u8g2_IsIntersection>
 8007be8:	1e03      	subs	r3, r0, #0
 8007bea:	d104      	bne.n	8007bf6 <u8g2_apply_clip_window+0x38>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	228c      	movs	r2, #140	@ 0x8c
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8007bf4:	e03b      	b.n	8007c6e <u8g2_apply_clip_window+0xb0>
    u8g2->is_page_clip_window_intersection = 1;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	228c      	movs	r2, #140	@ 0x8c
 8007bfa:	2101      	movs	r1, #1
 8007bfc:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2248      	movs	r2, #72	@ 0x48
 8007c02:	5a9a      	ldrh	r2, [r3, r2]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2150      	movs	r1, #80	@ 0x50
 8007c08:	5a5b      	ldrh	r3, [r3, r1]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d205      	bcs.n	8007c1a <u8g2_apply_clip_window+0x5c>
      u8g2->user_x0 = u8g2->clip_x0;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2250      	movs	r2, #80	@ 0x50
 8007c12:	5a99      	ldrh	r1, [r3, r2]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2248      	movs	r2, #72	@ 0x48
 8007c18:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	224a      	movs	r2, #74	@ 0x4a
 8007c1e:	5a9a      	ldrh	r2, [r3, r2]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2152      	movs	r1, #82	@ 0x52
 8007c24:	5a5b      	ldrh	r3, [r3, r1]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d905      	bls.n	8007c36 <u8g2_apply_clip_window+0x78>
      u8g2->user_x1 = u8g2->clip_x1;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2252      	movs	r2, #82	@ 0x52
 8007c2e:	5a99      	ldrh	r1, [r3, r2]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	224a      	movs	r2, #74	@ 0x4a
 8007c34:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	224c      	movs	r2, #76	@ 0x4c
 8007c3a:	5a9a      	ldrh	r2, [r3, r2]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2154      	movs	r1, #84	@ 0x54
 8007c40:	5a5b      	ldrh	r3, [r3, r1]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d205      	bcs.n	8007c52 <u8g2_apply_clip_window+0x94>
      u8g2->user_y0 = u8g2->clip_y0;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2254      	movs	r2, #84	@ 0x54
 8007c4a:	5a99      	ldrh	r1, [r3, r2]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	224c      	movs	r2, #76	@ 0x4c
 8007c50:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	224e      	movs	r2, #78	@ 0x4e
 8007c56:	5a9a      	ldrh	r2, [r3, r2]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2156      	movs	r1, #86	@ 0x56
 8007c5c:	5a5b      	ldrh	r3, [r3, r1]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d905      	bls.n	8007c6e <u8g2_apply_clip_window+0xb0>
      u8g2->user_y1 = u8g2->clip_y1;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2256      	movs	r2, #86	@ 0x56
 8007c66:	5a99      	ldrh	r1, [r3, r2]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	224e      	movs	r2, #78	@ 0x4e
 8007c6c:	5299      	strh	r1, [r3, r2]
}
 8007c6e:	46c0      	nop			@ (mov r8, r8)
 8007c70:	46bd      	mov	sp, r7
 8007c72:	b003      	add	sp, #12
 8007c74:	bd90      	pop	{r4, r7, pc}

08007c76 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b082      	sub	sp, #8
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	0018      	movs	r0, r3
 8007c82:	f7ff ff28 	bl	8007ad6 <u8g2_update_dimension_common>
}
 8007c86:	46c0      	nop			@ (mov r8, r8)
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	b002      	add	sp, #8
 8007c8c:	bd80      	pop	{r7, pc}

08007c8e <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8007c8e:	b580      	push	{r7, lr}
 8007c90:	b082      	sub	sp, #8
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2248      	movs	r2, #72	@ 0x48
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	5299      	strh	r1, [r3, r2]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2244      	movs	r2, #68	@ 0x44
 8007ca2:	5a99      	ldrh	r1, [r3, r2]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	224a      	movs	r2, #74	@ 0x4a
 8007ca8:	5299      	strh	r1, [r3, r2]
  
  u8g2->user_y0 = u8g2->buf_y0;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2240      	movs	r2, #64	@ 0x40
 8007cae:	5a99      	ldrh	r1, [r3, r2]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	224c      	movs	r2, #76	@ 0x4c
 8007cb4:	5299      	strh	r1, [r3, r2]
  u8g2->user_y1 = u8g2->buf_y1;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2242      	movs	r2, #66	@ 0x42
 8007cba:	5a99      	ldrh	r1, [r3, r2]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	224e      	movs	r2, #78	@ 0x4e
 8007cc0:	5299      	strh	r1, [r3, r2]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	0018      	movs	r0, r3
 8007cc6:	f7ff ff7a 	bl	8007bbe <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8007cca:	46c0      	nop			@ (mov r8, r8)
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	b002      	add	sp, #8
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8007cd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd4:	b087      	sub	sp, #28
 8007cd6:	af02      	add	r7, sp, #8
 8007cd8:	60f8      	str	r0, [r7, #12]
 8007cda:	000c      	movs	r4, r1
 8007cdc:	0010      	movs	r0, r2
 8007cde:	0019      	movs	r1, r3
 8007ce0:	250a      	movs	r5, #10
 8007ce2:	197b      	adds	r3, r7, r5
 8007ce4:	1c22      	adds	r2, r4, #0
 8007ce6:	801a      	strh	r2, [r3, #0]
 8007ce8:	2608      	movs	r6, #8
 8007cea:	19bb      	adds	r3, r7, r6
 8007cec:	1c02      	adds	r2, r0, #0
 8007cee:	801a      	strh	r2, [r3, #0]
 8007cf0:	1dbb      	adds	r3, r7, #6
 8007cf2:	1c0a      	adds	r2, r1, #0
 8007cf4:	801a      	strh	r2, [r3, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8007cf6:	1dbb      	adds	r3, r7, #6
 8007cf8:	881c      	ldrh	r4, [r3, #0]
 8007cfa:	19bb      	adds	r3, r7, r6
 8007cfc:	881a      	ldrh	r2, [r3, #0]
 8007cfe:	197b      	adds	r3, r7, r5
 8007d00:	8819      	ldrh	r1, [r3, #0]
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	2320      	movs	r3, #32
 8007d06:	2508      	movs	r5, #8
 8007d08:	195b      	adds	r3, r3, r5
 8007d0a:	19db      	adds	r3, r3, r7
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	9300      	str	r3, [sp, #0]
 8007d10:	0023      	movs	r3, r4
 8007d12:	f7ff faa7 	bl	8007264 <u8g2_draw_hv_line_2dir>
}
 8007d16:	46c0      	nop			@ (mov r8, r8)
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	b005      	add	sp, #20
 8007d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007d1e <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b082      	sub	sp, #8
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2226      	movs	r2, #38	@ 0x26
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	5499      	strb	r1, [r3, r2]
}
 8007d2e:	46c0      	nop			@ (mov r8, r8)
 8007d30:	46bd      	mov	sp, r7
 8007d32:	b002      	add	sp, #8
 8007d34:	bd80      	pop	{r7, pc}
	...

08007d38 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	000a      	movs	r2, r1
 8007d42:	1cfb      	adds	r3, r7, #3
 8007d44:	701a      	strb	r2, [r3, #0]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8007d46:	1cfb      	adds	r3, r7, #3
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d003      	beq.n	8007d56 <u8x8_ascii_next+0x1e>
 8007d4e:	1cfb      	adds	r3, r7, #3
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	2b0a      	cmp	r3, #10
 8007d54:	d101      	bne.n	8007d5a <u8x8_ascii_next+0x22>
    return 0x0ffff;	/* end of string detected*/
 8007d56:	4b04      	ldr	r3, [pc, #16]	@ (8007d68 <u8x8_ascii_next+0x30>)
 8007d58:	e002      	b.n	8007d60 <u8x8_ascii_next+0x28>
  return b;
 8007d5a:	1cfb      	adds	r3, r7, #3
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	b29b      	uxth	r3, r3
}
 8007d60:	0018      	movs	r0, r3
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b002      	add	sp, #8
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	0000ffff 	.word	0x0000ffff

08007d6c <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8007d6c:	b590      	push	{r4, r7, lr}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	000a      	movs	r2, r1
 8007d76:	1cfb      	adds	r3, r7, #3
 8007d78:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	691c      	ldr	r4, [r3, #16]
 8007d7e:	1cfb      	adds	r3, r7, #3
 8007d80:	781a      	ldrb	r2, [r3, #0]
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	2300      	movs	r3, #0
 8007d86:	2120      	movs	r1, #32
 8007d88:	47a0      	blx	r4
 8007d8a:	0003      	movs	r3, r0
}
 8007d8c:	0018      	movs	r0, r3
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	b003      	add	sp, #12
 8007d92:	bd90      	pop	{r4, r7, pc}

08007d94 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	607a      	str	r2, [r7, #4]
 8007d9e:	200b      	movs	r0, #11
 8007da0:	183b      	adds	r3, r7, r0
 8007da2:	1c0a      	adds	r2, r1, #0
 8007da4:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	691c      	ldr	r4, [r3, #16]
 8007daa:	6879      	ldr	r1, [r7, #4]
 8007dac:	183b      	adds	r3, r7, r0
 8007dae:	781a      	ldrb	r2, [r3, #0]
 8007db0:	68f8      	ldr	r0, [r7, #12]
 8007db2:	000b      	movs	r3, r1
 8007db4:	2117      	movs	r1, #23
 8007db6:	47a0      	blx	r4
 8007db8:	0003      	movs	r3, r0
}
 8007dba:	0018      	movs	r0, r3
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	b005      	add	sp, #20
 8007dc0:	bd90      	pop	{r4, r7, pc}

08007dc2 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
 8007dca:	000a      	movs	r2, r1
 8007dcc:	1cfb      	adds	r3, r7, #3
 8007dce:	701a      	strb	r2, [r3, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8007dd0:	1cfa      	adds	r2, r7, #3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	0018      	movs	r0, r3
 8007dd8:	f7ff ffdc 	bl	8007d94 <u8x8_byte_SendBytes>
 8007ddc:	0003      	movs	r3, r0
}
 8007dde:	0018      	movs	r0, r3
 8007de0:	46bd      	mov	sp, r7
 8007de2:	b002      	add	sp, #8
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8007de6:	b590      	push	{r4, r7, lr}
 8007de8:	b083      	sub	sp, #12
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	6078      	str	r0, [r7, #4]
 8007dee:	000a      	movs	r2, r1
 8007df0:	1cfb      	adds	r3, r7, #3
 8007df2:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68dc      	ldr	r4, [r3, #12]
 8007df8:	1cfb      	adds	r3, r7, #3
 8007dfa:	781a      	ldrb	r2, [r3, #0]
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	2300      	movs	r3, #0
 8007e00:	2115      	movs	r1, #21
 8007e02:	47a0      	blx	r4
 8007e04:	0003      	movs	r3, r0
}
 8007e06:	0018      	movs	r0, r3
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	b003      	add	sp, #12
 8007e0c:	bd90      	pop	{r4, r7, pc}

08007e0e <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8007e0e:	b590      	push	{r4, r7, lr}
 8007e10:	b083      	sub	sp, #12
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	000a      	movs	r2, r1
 8007e18:	1cfb      	adds	r3, r7, #3
 8007e1a:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68dc      	ldr	r4, [r3, #12]
 8007e20:	1cfb      	adds	r3, r7, #3
 8007e22:	781a      	ldrb	r2, [r3, #0]
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	2300      	movs	r3, #0
 8007e28:	2116      	movs	r1, #22
 8007e2a:	47a0      	blx	r4
 8007e2c:	0003      	movs	r3, r0
}
 8007e2e:	0018      	movs	r0, r3
 8007e30:	46bd      	mov	sp, r7
 8007e32:	b003      	add	sp, #12
 8007e34:	bd90      	pop	{r4, r7, pc}

08007e36 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8007e36:	b590      	push	{r4, r7, lr}
 8007e38:	b085      	sub	sp, #20
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	60f8      	str	r0, [r7, #12]
 8007e3e:	607a      	str	r2, [r7, #4]
 8007e40:	200b      	movs	r0, #11
 8007e42:	183b      	adds	r3, r7, r0
 8007e44:	1c0a      	adds	r2, r1, #0
 8007e46:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	68dc      	ldr	r4, [r3, #12]
 8007e4c:	6879      	ldr	r1, [r7, #4]
 8007e4e:	183b      	adds	r3, r7, r0
 8007e50:	781a      	ldrb	r2, [r3, #0]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	000b      	movs	r3, r1
 8007e56:	2117      	movs	r1, #23
 8007e58:	47a0      	blx	r4
 8007e5a:	0003      	movs	r3, r0
}
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	b005      	add	sp, #20
 8007e62:	bd90      	pop	{r4, r7, pc}

08007e64 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8007e64:	b590      	push	{r4, r7, lr}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	68dc      	ldr	r4, [r3, #12]
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	2300      	movs	r3, #0
 8007e74:	2200      	movs	r2, #0
 8007e76:	2118      	movs	r1, #24
 8007e78:	47a0      	blx	r4
 8007e7a:	0003      	movs	r3, r0
}
 8007e7c:	0018      	movs	r0, r3
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	b003      	add	sp, #12
 8007e82:	bd90      	pop	{r4, r7, pc}

08007e84 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8007e84:	b590      	push	{r4, r7, lr}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	68dc      	ldr	r4, [r3, #12]
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	2300      	movs	r3, #0
 8007e94:	2200      	movs	r2, #0
 8007e96:	2119      	movs	r1, #25
 8007e98:	47a0      	blx	r4
 8007e9a:	0003      	movs	r3, r0
}
 8007e9c:	0018      	movs	r0, r3
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	b003      	add	sp, #12
 8007ea2:	bd90      	pop	{r4, r7, pc}

08007ea4 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8007ea4:	b590      	push	{r4, r7, lr}
 8007ea6:	b085      	sub	sp, #20
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8007eae:	210f      	movs	r1, #15
 8007eb0:	187b      	adds	r3, r7, r1
 8007eb2:	683a      	ldr	r2, [r7, #0]
 8007eb4:	7812      	ldrb	r2, [r2, #0]
 8007eb6:	701a      	strb	r2, [r3, #0]
    data++;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8007ebe:	187b      	adds	r3, r7, r1
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	2bfe      	cmp	r3, #254	@ 0xfe
 8007ec4:	d038      	beq.n	8007f38 <u8x8_cad_SendSequence+0x94>
 8007ec6:	dc48      	bgt.n	8007f5a <u8x8_cad_SendSequence+0xb6>
 8007ec8:	2b19      	cmp	r3, #25
 8007eca:	dc46      	bgt.n	8007f5a <u8x8_cad_SendSequence+0xb6>
 8007ecc:	2b18      	cmp	r3, #24
 8007ece:	da29      	bge.n	8007f24 <u8x8_cad_SendSequence+0x80>
 8007ed0:	2b16      	cmp	r3, #22
 8007ed2:	dc02      	bgt.n	8007eda <u8x8_cad_SendSequence+0x36>
 8007ed4:	2b15      	cmp	r3, #21
 8007ed6:	da03      	bge.n	8007ee0 <u8x8_cad_SendSequence+0x3c>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8007ed8:	e03f      	b.n	8007f5a <u8x8_cad_SendSequence+0xb6>
    switch( cmd )
 8007eda:	2b17      	cmp	r3, #23
 8007edc:	d013      	beq.n	8007f06 <u8x8_cad_SendSequence+0x62>
	return;
 8007ede:	e03c      	b.n	8007f5a <u8x8_cad_SendSequence+0xb6>
	  v = *data;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	781a      	ldrb	r2, [r3, #0]
 8007ee4:	210e      	movs	r1, #14
 8007ee6:	187b      	adds	r3, r7, r1
 8007ee8:	701a      	strb	r2, [r3, #0]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68dc      	ldr	r4, [r3, #12]
 8007eee:	187b      	adds	r3, r7, r1
 8007ef0:	781a      	ldrb	r2, [r3, #0]
 8007ef2:	230f      	movs	r3, #15
 8007ef4:	18fb      	adds	r3, r7, r3
 8007ef6:	7819      	ldrb	r1, [r3, #0]
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	2300      	movs	r3, #0
 8007efc:	47a0      	blx	r4
	  data++;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	3301      	adds	r3, #1
 8007f02:	603b      	str	r3, [r7, #0]
	  break;
 8007f04:	e028      	b.n	8007f58 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	781a      	ldrb	r2, [r3, #0]
 8007f0a:	210e      	movs	r1, #14
 8007f0c:	187b      	adds	r3, r7, r1
 8007f0e:	701a      	strb	r2, [r3, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8007f10:	187a      	adds	r2, r7, r1
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2101      	movs	r1, #1
 8007f16:	0018      	movs	r0, r3
 8007f18:	f7ff ff8d 	bl	8007e36 <u8x8_cad_SendData>
	  data++;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	603b      	str	r3, [r7, #0]
	  break;
 8007f22:	e019      	b.n	8007f58 <u8x8_cad_SendSequence+0xb4>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	68dc      	ldr	r4, [r3, #12]
 8007f28:	230f      	movs	r3, #15
 8007f2a:	18fb      	adds	r3, r7, r3
 8007f2c:	7819      	ldrb	r1, [r3, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	2300      	movs	r3, #0
 8007f32:	2200      	movs	r2, #0
 8007f34:	47a0      	blx	r4
	  break;
 8007f36:	e00f      	b.n	8007f58 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	781a      	ldrb	r2, [r3, #0]
 8007f3c:	210e      	movs	r1, #14
 8007f3e:	187b      	adds	r3, r7, r1
 8007f40:	701a      	strb	r2, [r3, #0]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8007f42:	187b      	adds	r3, r7, r1
 8007f44:	781a      	ldrb	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2129      	movs	r1, #41	@ 0x29
 8007f4a:	0018      	movs	r0, r3
 8007f4c:	f000 fa26 	bl	800839c <u8x8_gpio_call>
	  data++;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	3301      	adds	r3, #1
 8007f54:	603b      	str	r3, [r7, #0]
	  break;
 8007f56:	46c0      	nop			@ (mov r8, r8)
    cmd = *data;
 8007f58:	e7a9      	b.n	8007eae <u8x8_cad_SendSequence+0xa>
	return;
 8007f5a:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	b005      	add	sp, #20
 8007f60:	bd90      	pop	{r4, r7, pc}
	...

08007f64 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8007f64:	b5b0      	push	{r4, r5, r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	0008      	movs	r0, r1
 8007f6e:	0011      	movs	r1, r2
 8007f70:	607b      	str	r3, [r7, #4]
 8007f72:	240b      	movs	r4, #11
 8007f74:	193b      	adds	r3, r7, r4
 8007f76:	1c02      	adds	r2, r0, #0
 8007f78:	701a      	strb	r2, [r3, #0]
 8007f7a:	230a      	movs	r3, #10
 8007f7c:	18fb      	adds	r3, r7, r3
 8007f7e:	1c0a      	adds	r2, r1, #0
 8007f80:	701a      	strb	r2, [r3, #0]
  switch(msg)
 8007f82:	193b      	adds	r3, r7, r4
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	3b14      	subs	r3, #20
 8007f88:	2b05      	cmp	r3, #5
 8007f8a:	d833      	bhi.n	8007ff4 <u8x8_cad_001+0x90>
 8007f8c:	009a      	lsls	r2, r3, #2
 8007f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8008004 <u8x8_cad_001+0xa0>)
 8007f90:	18d3      	adds	r3, r2, r3
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2100      	movs	r1, #0
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	f7ff fee6 	bl	8007d6c <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8007fa0:	230a      	movs	r3, #10
 8007fa2:	18fb      	adds	r3, r7, r3
 8007fa4:	781a      	ldrb	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	0011      	movs	r1, r2
 8007faa:	0018      	movs	r0, r3
 8007fac:	f7ff ff09 	bl	8007dc2 <u8x8_byte_SendByte>
      break;
 8007fb0:	e022      	b.n	8007ff8 <u8x8_cad_001+0x94>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	f7ff fed8 	bl	8007d6c <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8007fbc:	230a      	movs	r3, #10
 8007fbe:	18fb      	adds	r3, r7, r3
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	0011      	movs	r1, r2
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	f7ff fefb 	bl	8007dc2 <u8x8_byte_SendByte>
      break;
 8007fcc:	e014      	b.n	8007ff8 <u8x8_cad_001+0x94>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2101      	movs	r1, #1
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	f7ff feca 	bl	8007d6c <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	691c      	ldr	r4, [r3, #16]
 8007fdc:	687d      	ldr	r5, [r7, #4]
 8007fde:	230a      	movs	r3, #10
 8007fe0:	18fb      	adds	r3, r7, r3
 8007fe2:	781a      	ldrb	r2, [r3, #0]
 8007fe4:	230b      	movs	r3, #11
 8007fe6:	18fb      	adds	r3, r7, r3
 8007fe8:	7819      	ldrb	r1, [r3, #0]
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	002b      	movs	r3, r5
 8007fee:	47a0      	blx	r4
 8007ff0:	0003      	movs	r3, r0
 8007ff2:	e002      	b.n	8007ffa <u8x8_cad_001+0x96>
    default:
      return 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	e000      	b.n	8007ffa <u8x8_cad_001+0x96>
  }
  return 1;
 8007ff8:	2301      	movs	r3, #1
}
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	b004      	add	sp, #16
 8008000:	bdb0      	pop	{r4, r5, r7, pc}
 8008002:	46c0      	nop			@ (mov r8, r8)
 8008004:	0800cbe8 	.word	0x0800cbe8

08008008 <u8x8_d_sh1107_generic>:
  }
  return 1;
}

static uint8_t u8x8_d_sh1107_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8008008:	b590      	push	{r4, r7, lr}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	0008      	movs	r0, r1
 8008012:	0011      	movs	r1, r2
 8008014:	607b      	str	r3, [r7, #4]
 8008016:	240b      	movs	r4, #11
 8008018:	193b      	adds	r3, r7, r4
 800801a:	1c02      	adds	r2, r0, #0
 800801c:	701a      	strb	r2, [r3, #0]
 800801e:	230a      	movs	r3, #10
 8008020:	18fb      	adds	r3, r7, r3
 8008022:	1c0a      	adds	r2, r1, #0
 8008024:	701a      	strb	r2, [r3, #0]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8008026:	193b      	adds	r3, r7, r4
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	2b0f      	cmp	r3, #15
 800802c:	d052      	beq.n	80080d4 <u8x8_d_sh1107_generic+0xcc>
 800802e:	dd00      	ble.n	8008032 <u8x8_d_sh1107_generic+0x2a>
 8008030:	e0a7      	b.n	8008182 <u8x8_d_sh1107_generic+0x17a>
 8008032:	2b0e      	cmp	r3, #14
 8008034:	d038      	beq.n	80080a8 <u8x8_d_sh1107_generic+0xa0>
 8008036:	dd00      	ble.n	800803a <u8x8_d_sh1107_generic+0x32>
 8008038:	e0a3      	b.n	8008182 <u8x8_d_sh1107_generic+0x17a>
 800803a:	2b0b      	cmp	r3, #11
 800803c:	d002      	beq.n	8008044 <u8x8_d_sh1107_generic+0x3c>
 800803e:	2b0d      	cmp	r3, #13
 8008040:	d013      	beq.n	800806a <u8x8_d_sh1107_generic+0x62>
 8008042:	e09e      	b.n	8008182 <u8x8_d_sh1107_generic+0x17a>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8008044:	230a      	movs	r3, #10
 8008046:	18fb      	adds	r3, r7, r3
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d106      	bne.n	800805c <u8x8_d_sh1107_generic+0x54>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave0_seq);
 800804e:	4a50      	ldr	r2, [pc, #320]	@ (8008190 <u8x8_d_sh1107_generic+0x188>)
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	0011      	movs	r1, r2
 8008054:	0018      	movs	r0, r3
 8008056:	f7ff ff25 	bl	8007ea4 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave1_seq);
      break;
 800805a:	e094      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_powersave1_seq);
 800805c:	4a4d      	ldr	r2, [pc, #308]	@ (8008194 <u8x8_d_sh1107_generic+0x18c>)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	0011      	movs	r1, r2
 8008062:	0018      	movs	r0, r3
 8008064:	f7ff ff1e 	bl	8007ea4 <u8x8_cad_SendSequence>
      break;
 8008068:	e08d      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800806a:	230a      	movs	r3, #10
 800806c:	18fb      	adds	r3, r7, r3
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10c      	bne.n	800808e <u8x8_d_sh1107_generic+0x86>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip0_seq);
 8008074:	4a48      	ldr	r2, [pc, #288]	@ (8008198 <u8x8_d_sh1107_generic+0x190>)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	0011      	movs	r1, r2
 800807a:	0018      	movs	r0, r3
 800807c:	f7ff ff12 	bl	8007ea4 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	7c99      	ldrb	r1, [r3, #18]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2222      	movs	r2, #34	@ 0x22
 800808a:	5499      	strb	r1, [r3, r2]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800808c:	e07b      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_64x128_noname_flip1_seq);
 800808e:	4a43      	ldr	r2, [pc, #268]	@ (800819c <u8x8_d_sh1107_generic+0x194>)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	0011      	movs	r1, r2
 8008094:	0018      	movs	r0, r3
 8008096:	f7ff ff05 	bl	8007ea4 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	7cd9      	ldrb	r1, [r3, #19]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2222      	movs	r2, #34	@ 0x22
 80080a4:	5499      	strb	r1, [r3, r2]
      break;
 80080a6:	e06e      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	0018      	movs	r0, r3
 80080ac:	f7ff feda 	bl	8007e64 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2181      	movs	r1, #129	@ 0x81
 80080b4:	0018      	movs	r0, r3
 80080b6:	f7ff fe96 	bl	8007de6 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* sh1107 has range from 0 to 255 */
 80080ba:	230a      	movs	r3, #10
 80080bc:	18fb      	adds	r3, r7, r3
 80080be:	781a      	ldrb	r2, [r3, #0]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	0011      	movs	r1, r2
 80080c4:	0018      	movs	r0, r3
 80080c6:	f7ff fea2 	bl	8007e0e <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	0018      	movs	r0, r3
 80080ce:	f7ff fed9 	bl	8007e84 <u8x8_cad_EndTransfer>
      break;
 80080d2:	e058      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	0018      	movs	r0, r3
 80080d8:	f7ff fec4 	bl	8007e64 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80080dc:	2417      	movs	r4, #23
 80080de:	193b      	adds	r3, r7, r4
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	7952      	ldrb	r2, [r2, #5]
 80080e4:	701a      	strb	r2, [r3, #0]
      x *= 8;
 80080e6:	193b      	adds	r3, r7, r4
 80080e8:	193a      	adds	r2, r7, r4
 80080ea:	7812      	ldrb	r2, [r2, #0]
 80080ec:	00d2      	lsls	r2, r2, #3
 80080ee:	701a      	strb	r2, [r3, #0]
      x += u8x8->x_offset;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2222      	movs	r2, #34	@ 0x22
 80080f4:	5c99      	ldrb	r1, [r3, r2]
 80080f6:	193b      	adds	r3, r7, r4
 80080f8:	193a      	adds	r2, r7, r4
 80080fa:	7812      	ldrb	r2, [r2, #0]
 80080fc:	188a      	adds	r2, r1, r2
 80080fe:	701a      	strb	r2, [r3, #0]

      //u8x8_cad_SendCmd(u8x8, 0x040 ); /* set line offset to 0 */

      // set column address
      u8x8_cad_SendCmd(u8x8, 0x010 | (x >> 4));
 8008100:	193b      	adds	r3, r7, r4
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	091b      	lsrs	r3, r3, #4
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2210      	movs	r2, #16
 800810a:	4313      	orrs	r3, r2
 800810c:	b2da      	uxtb	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	0011      	movs	r1, r2
 8008112:	0018      	movs	r0, r3
 8008114:	f7ff fe67 	bl	8007de6 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x & 15))); /* probably wrong, should be SendCmd */
 8008118:	193b      	adds	r3, r7, r4
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	220f      	movs	r2, #15
 800811e:	4013      	ands	r3, r2
 8008120:	b2da      	uxtb	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	0011      	movs	r1, r2
 8008126:	0018      	movs	r0, r3
 8008128:	f7ff fe5d 	bl	8007de6 <u8x8_cad_SendCmd>
      
      // set page address
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)); /* probably wrong, should be SendCmd */
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	799b      	ldrb	r3, [r3, #6]
 8008130:	2250      	movs	r2, #80	@ 0x50
 8008132:	4252      	negs	r2, r2
 8008134:	4313      	orrs	r3, r2
 8008136:	b2da      	uxtb	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	0011      	movs	r1, r2
 800813c:	0018      	movs	r0, r3
 800813e:	f7ff fe52 	bl	8007de6 <u8x8_cad_SendCmd>
    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8008142:	2116      	movs	r1, #22
 8008144:	187b      	adds	r3, r7, r1
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	7912      	ldrb	r2, [r2, #4]
 800814a:	701a      	strb	r2, [r3, #0]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8008152:	187b      	adds	r3, r7, r1
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	b2d9      	uxtb	r1, r3
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	0018      	movs	r0, r3
 8008160:	f7ff fe69 	bl	8007e36 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8008164:	210a      	movs	r1, #10
 8008166:	187b      	adds	r3, r7, r1
 8008168:	781a      	ldrb	r2, [r3, #0]
 800816a:	187b      	adds	r3, r7, r1
 800816c:	3a01      	subs	r2, #1
 800816e:	701a      	strb	r2, [r3, #0]
      } while( arg_int > 0 );
 8008170:	187b      	adds	r3, r7, r1
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e4      	bne.n	8008142 <u8x8_d_sh1107_generic+0x13a>
      
      u8x8_cad_EndTransfer(u8x8);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	0018      	movs	r0, r3
 800817c:	f7ff fe82 	bl	8007e84 <u8x8_cad_EndTransfer>
      break;
 8008180:	e001      	b.n	8008186 <u8x8_d_sh1107_generic+0x17e>
    default:
      return 0;
 8008182:	2300      	movs	r3, #0
 8008184:	e000      	b.n	8008188 <u8x8_d_sh1107_generic+0x180>
  }
  return 1;
 8008186:	2301      	movs	r3, #1
}
 8008188:	0018      	movs	r0, r3
 800818a:	46bd      	mov	sp, r7
 800818c:	b007      	add	sp, #28
 800818e:	bd90      	pop	{r4, r7, pc}
 8008190:	0800cc00 	.word	0x0800cc00
 8008194:	0800cc08 	.word	0x0800cc08
 8008198:	0800cc10 	.word	0x0800cc10
 800819c:	0800cc18 	.word	0x0800cc18

080081a0 <u8x8_d_sh1107_seeed_128x128>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 128
};

uint8_t u8x8_d_sh1107_seeed_128x128(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80081a0:	b5b0      	push	{r4, r5, r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	0008      	movs	r0, r1
 80081aa:	0011      	movs	r1, r2
 80081ac:	607b      	str	r3, [r7, #4]
 80081ae:	250b      	movs	r5, #11
 80081b0:	197b      	adds	r3, r7, r5
 80081b2:	1c02      	adds	r2, r0, #0
 80081b4:	701a      	strb	r2, [r3, #0]
 80081b6:	200a      	movs	r0, #10
 80081b8:	183b      	adds	r3, r7, r0
 80081ba:	1c0a      	adds	r2, r1, #0
 80081bc:	701a      	strb	r2, [r3, #0]
    
  if ( u8x8_d_sh1107_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80081be:	687c      	ldr	r4, [r7, #4]
 80081c0:	183b      	adds	r3, r7, r0
 80081c2:	781a      	ldrb	r2, [r3, #0]
 80081c4:	197b      	adds	r3, r7, r5
 80081c6:	7819      	ldrb	r1, [r3, #0]
 80081c8:	68f8      	ldr	r0, [r7, #12]
 80081ca:	0023      	movs	r3, r4
 80081cc:	f7ff ff1c 	bl	8008008 <u8x8_d_sh1107_generic>
 80081d0:	1e03      	subs	r3, r0, #0
 80081d2:	d001      	beq.n	80081d8 <u8x8_d_sh1107_seeed_128x128+0x38>
    return 1;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e01b      	b.n	8008210 <u8x8_d_sh1107_seeed_128x128+0x70>
  
  switch(msg)
 80081d8:	230b      	movs	r3, #11
 80081da:	18fb      	adds	r3, r7, r3
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	2b09      	cmp	r3, #9
 80081e0:	d00c      	beq.n	80081fc <u8x8_d_sh1107_seeed_128x128+0x5c>
 80081e2:	2b0a      	cmp	r3, #10
 80081e4:	d111      	bne.n	800820a <u8x8_d_sh1107_seeed_128x128+0x6a>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	0018      	movs	r0, r3
 80081ea:	f000 f82b 	bl	8008244 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_sh1107_128x128_init_seq); 
 80081ee:	4a0a      	ldr	r2, [pc, #40]	@ (8008218 <u8x8_d_sh1107_seeed_128x128+0x78>)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	0011      	movs	r1, r2
 80081f4:	0018      	movs	r0, r3
 80081f6:	f7ff fe55 	bl	8007ea4 <u8x8_cad_SendSequence>
      break;
 80081fa:	e008      	b.n	800820e <u8x8_d_sh1107_seeed_128x128+0x6e>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_seeed_128x128_display_info);
 80081fc:	4a07      	ldr	r2, [pc, #28]	@ (800821c <u8x8_d_sh1107_seeed_128x128+0x7c>)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	0011      	movs	r1, r2
 8008202:	0018      	movs	r0, r3
 8008204:	f000 f80c 	bl	8008220 <u8x8_d_helper_display_setup_memory>
      break;
 8008208:	e001      	b.n	800820e <u8x8_d_sh1107_seeed_128x128+0x6e>
    default:
      return 0;
 800820a:	2300      	movs	r3, #0
 800820c:	e000      	b.n	8008210 <u8x8_d_sh1107_seeed_128x128+0x70>
  }
  return 1;
 800820e:	2301      	movs	r3, #1
}
 8008210:	0018      	movs	r0, r3
 8008212:	46bd      	mov	sp, r7
 8008214:	b004      	add	sp, #16
 8008216:	bdb0      	pop	{r4, r5, r7, pc}
 8008218:	0800cc20 	.word	0x0800cc20
 800821c:	0800cc50 	.word	0x0800cc50

08008220 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	683a      	ldr	r2, [r7, #0]
 800822e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	7c99      	ldrb	r1, [r3, #18]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2222      	movs	r2, #34	@ 0x22
 800823a:	5499      	strb	r1, [r3, r2]
}
 800823c:	46c0      	nop			@ (mov r8, r8)
 800823e:	46bd      	mov	sp, r7
 8008240:	b002      	add	sp, #8
 8008242:	bd80      	pop	{r7, pc}

08008244 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8008244:	b590      	push	{r4, r7, lr}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	695c      	ldr	r4, [r3, #20]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	2300      	movs	r3, #0
 8008254:	2200      	movs	r2, #0
 8008256:	2128      	movs	r1, #40	@ 0x28
 8008258:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	68dc      	ldr	r4, [r3, #12]
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	2300      	movs	r3, #0
 8008262:	2200      	movs	r2, #0
 8008264:	2114      	movs	r1, #20
 8008266:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	214b      	movs	r1, #75	@ 0x4b
 800826e:	0018      	movs	r0, r3
 8008270:	f000 f894 	bl	800839c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	791a      	ldrb	r2, [r3, #4]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2129      	movs	r1, #41	@ 0x29
 800827e:	0018      	movs	r0, r3
 8008280:	f000 f88c 	bl	800839c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	214b      	movs	r1, #75	@ 0x4b
 800828a:	0018      	movs	r0, r3
 800828c:	f000 f886 	bl	800839c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	791a      	ldrb	r2, [r3, #4]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2129      	movs	r1, #41	@ 0x29
 800829a:	0018      	movs	r0, r3
 800829c:	f000 f87e 	bl	800839c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	214b      	movs	r1, #75	@ 0x4b
 80082a6:	0018      	movs	r0, r3
 80082a8:	f000 f878 	bl	800839c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	795a      	ldrb	r2, [r3, #5]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2129      	movs	r1, #41	@ 0x29
 80082b6:	0018      	movs	r0, r3
 80082b8:	f000 f870 	bl	800839c <u8x8_gpio_call>
}    
 80082bc:	46c0      	nop			@ (mov r8, r8)
 80082be:	46bd      	mov	sp, r7
 80082c0:	b003      	add	sp, #12
 80082c2:	bd90      	pop	{r4, r7, pc}

080082c4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80082c4:	b590      	push	{r4, r7, lr}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	000c      	movs	r4, r1
 80082ce:	0010      	movs	r0, r2
 80082d0:	0019      	movs	r1, r3
 80082d2:	1cfb      	adds	r3, r7, #3
 80082d4:	1c22      	adds	r2, r4, #0
 80082d6:	701a      	strb	r2, [r3, #0]
 80082d8:	1cbb      	adds	r3, r7, #2
 80082da:	1c02      	adds	r2, r0, #0
 80082dc:	701a      	strb	r2, [r3, #0]
 80082de:	1c7b      	adds	r3, r7, #1
 80082e0:	1c0a      	adds	r2, r1, #0
 80082e2:	701a      	strb	r2, [r3, #0]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80082e4:	2108      	movs	r1, #8
 80082e6:	187b      	adds	r3, r7, r1
 80082e8:	1cfa      	adds	r2, r7, #3
 80082ea:	7812      	ldrb	r2, [r2, #0]
 80082ec:	715a      	strb	r2, [r3, #5]
  tile.y_pos = y;
 80082ee:	187b      	adds	r3, r7, r1
 80082f0:	1cba      	adds	r2, r7, #2
 80082f2:	7812      	ldrb	r2, [r2, #0]
 80082f4:	719a      	strb	r2, [r3, #6]
  tile.cnt = cnt;
 80082f6:	187b      	adds	r3, r7, r1
 80082f8:	1c7a      	adds	r2, r7, #1
 80082fa:	7812      	ldrb	r2, [r2, #0]
 80082fc:	711a      	strb	r2, [r3, #4]
  tile.tile_ptr = tile_ptr;
 80082fe:	187b      	adds	r3, r7, r1
 8008300:	6a3a      	ldr	r2, [r7, #32]
 8008302:	601a      	str	r2, [r3, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	689c      	ldr	r4, [r3, #8]
 8008308:	187b      	adds	r3, r7, r1
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	210f      	movs	r1, #15
 8008310:	47a0      	blx	r4
 8008312:	0003      	movs	r3, r0
}
 8008314:	0018      	movs	r0, r3
 8008316:	46bd      	mov	sp, r7
 8008318:	b005      	add	sp, #20
 800831a:	bd90      	pop	{r4, r7, pc}

0800831c <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800831c:	b590      	push	{r4, r7, lr}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	689c      	ldr	r4, [r3, #8]
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	2300      	movs	r3, #0
 800832c:	2200      	movs	r2, #0
 800832e:	2109      	movs	r1, #9
 8008330:	47a0      	blx	r4
}
 8008332:	46c0      	nop			@ (mov r8, r8)
 8008334:	46bd      	mov	sp, r7
 8008336:	b003      	add	sp, #12
 8008338:	bd90      	pop	{r4, r7, pc}

0800833a <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800833a:	b590      	push	{r4, r7, lr}
 800833c:	b083      	sub	sp, #12
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689c      	ldr	r4, [r3, #8]
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	2300      	movs	r3, #0
 800834a:	2200      	movs	r2, #0
 800834c:	210a      	movs	r1, #10
 800834e:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8008350:	46c0      	nop			@ (mov r8, r8)
 8008352:	46bd      	mov	sp, r7
 8008354:	b003      	add	sp, #12
 8008356:	bd90      	pop	{r4, r7, pc}

08008358 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8008358:	b590      	push	{r4, r7, lr}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	000a      	movs	r2, r1
 8008362:	1cfb      	adds	r3, r7, #3
 8008364:	701a      	strb	r2, [r3, #0]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	689c      	ldr	r4, [r3, #8]
 800836a:	1cfb      	adds	r3, r7, #3
 800836c:	781a      	ldrb	r2, [r3, #0]
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	2300      	movs	r3, #0
 8008372:	210b      	movs	r1, #11
 8008374:	47a0      	blx	r4
}
 8008376:	46c0      	nop			@ (mov r8, r8)
 8008378:	46bd      	mov	sp, r7
 800837a:	b003      	add	sp, #12
 800837c:	bd90      	pop	{r4, r7, pc}

0800837e <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800837e:	b590      	push	{r4, r7, lr}
 8008380:	b083      	sub	sp, #12
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689c      	ldr	r4, [r3, #8]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	2300      	movs	r3, #0
 800838e:	2200      	movs	r2, #0
 8008390:	2110      	movs	r1, #16
 8008392:	47a0      	blx	r4
}
 8008394:	46c0      	nop			@ (mov r8, r8)
 8008396:	46bd      	mov	sp, r7
 8008398:	b003      	add	sp, #12
 800839a:	bd90      	pop	{r4, r7, pc}

0800839c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800839c:	b590      	push	{r4, r7, lr}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	0008      	movs	r0, r1
 80083a6:	0011      	movs	r1, r2
 80083a8:	1cfb      	adds	r3, r7, #3
 80083aa:	1c02      	adds	r2, r0, #0
 80083ac:	701a      	strb	r2, [r3, #0]
 80083ae:	1cbb      	adds	r3, r7, #2
 80083b0:	1c0a      	adds	r2, r1, #0
 80083b2:	701a      	strb	r2, [r3, #0]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	695c      	ldr	r4, [r3, #20]
 80083b8:	1cbb      	adds	r3, r7, #2
 80083ba:	781a      	ldrb	r2, [r3, #0]
 80083bc:	1cfb      	adds	r3, r7, #3
 80083be:	7819      	ldrb	r1, [r3, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	2300      	movs	r3, #0
 80083c4:	47a0      	blx	r4
}
 80083c6:	46c0      	nop			@ (mov r8, r8)
 80083c8:	46bd      	mov	sp, r7
 80083ca:	b003      	add	sp, #12
 80083cc:	bd90      	pop	{r4, r7, pc}

080083ce <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b084      	sub	sp, #16
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	60f8      	str	r0, [r7, #12]
 80083d6:	0008      	movs	r0, r1
 80083d8:	0011      	movs	r1, r2
 80083da:	607b      	str	r3, [r7, #4]
 80083dc:	230b      	movs	r3, #11
 80083de:	18fb      	adds	r3, r7, r3
 80083e0:	1c02      	adds	r2, r0, #0
 80083e2:	701a      	strb	r2, [r3, #0]
 80083e4:	230a      	movs	r3, #10
 80083e6:	18fb      	adds	r3, r7, r3
 80083e8:	1c0a      	adds	r2, r1, #0
 80083ea:	701a      	strb	r2, [r3, #0]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	0018      	movs	r0, r3
 80083f0:	46bd      	mov	sp, r7
 80083f2:	b004      	add	sp, #16
 80083f4:	bd80      	pop	{r7, pc}
	...

080083f8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a10      	ldr	r2, [pc, #64]	@ (800844c <u8x8_SetupDefaults+0x54>)
 800840a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a0f      	ldr	r2, [pc, #60]	@ (800844c <u8x8_SetupDefaults+0x54>)
 8008410:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a0d      	ldr	r2, [pc, #52]	@ (800844c <u8x8_SetupDefaults+0x54>)
 8008416:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a0c      	ldr	r2, [pc, #48]	@ (800844c <u8x8_SetupDefaults+0x54>)
 800841c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2223      	movs	r2, #35	@ 0x23
 8008422:	2100      	movs	r1, #0
 8008424:	5499      	strb	r1, [r3, r2]
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2226      	movs	r2, #38	@ 0x26
 800842a:	2100      	movs	r1, #0
 800842c:	5499      	strb	r1, [r3, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2224      	movs	r2, #36	@ 0x24
 8008438:	21ff      	movs	r1, #255	@ 0xff
 800843a:	5499      	strb	r1, [r3, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2228      	movs	r2, #40	@ 0x28
 8008440:	21ff      	movs	r1, #255	@ 0xff
 8008442:	5499      	strb	r1, [r3, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8008444:	46c0      	nop			@ (mov r8, r8)
 8008446:	46bd      	mov	sp, r7
 8008448:	b002      	add	sp, #8
 800844a:	bd80      	pop	{r7, pc}
 800844c:	080083cf 	.word	0x080083cf

08008450 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
 800845c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	0018      	movs	r0, r3
 8008462:	f7ff ffc9 	bl	80083f8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	683a      	ldr	r2, [r7, #0]
 8008476:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	69ba      	ldr	r2, [r7, #24]
 800847c:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	0018      	movs	r0, r3
 8008482:	f7ff ff4b 	bl	800831c <u8x8_SetupMemory>
}
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	46bd      	mov	sp, r7
 800848a:	b004      	add	sp, #16
 800848c:	bd80      	pop	{r7, pc}

0800848e <__cvt>:
 800848e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008490:	001f      	movs	r7, r3
 8008492:	2300      	movs	r3, #0
 8008494:	0016      	movs	r6, r2
 8008496:	b08b      	sub	sp, #44	@ 0x2c
 8008498:	429f      	cmp	r7, r3
 800849a:	da04      	bge.n	80084a6 <__cvt+0x18>
 800849c:	2180      	movs	r1, #128	@ 0x80
 800849e:	0609      	lsls	r1, r1, #24
 80084a0:	187b      	adds	r3, r7, r1
 80084a2:	001f      	movs	r7, r3
 80084a4:	232d      	movs	r3, #45	@ 0x2d
 80084a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80084a8:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80084aa:	7013      	strb	r3, [r2, #0]
 80084ac:	2320      	movs	r3, #32
 80084ae:	2203      	movs	r2, #3
 80084b0:	439d      	bics	r5, r3
 80084b2:	2d46      	cmp	r5, #70	@ 0x46
 80084b4:	d007      	beq.n	80084c6 <__cvt+0x38>
 80084b6:	002b      	movs	r3, r5
 80084b8:	3b45      	subs	r3, #69	@ 0x45
 80084ba:	4259      	negs	r1, r3
 80084bc:	414b      	adcs	r3, r1
 80084be:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80084c0:	3a01      	subs	r2, #1
 80084c2:	18cb      	adds	r3, r1, r3
 80084c4:	9310      	str	r3, [sp, #64]	@ 0x40
 80084c6:	ab09      	add	r3, sp, #36	@ 0x24
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	ab08      	add	r3, sp, #32
 80084cc:	9303      	str	r3, [sp, #12]
 80084ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084d0:	9200      	str	r2, [sp, #0]
 80084d2:	9302      	str	r3, [sp, #8]
 80084d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084d6:	0032      	movs	r2, r6
 80084d8:	9301      	str	r3, [sp, #4]
 80084da:	003b      	movs	r3, r7
 80084dc:	f000 fe80 	bl	80091e0 <_dtoa_r>
 80084e0:	0004      	movs	r4, r0
 80084e2:	2d47      	cmp	r5, #71	@ 0x47
 80084e4:	d11b      	bne.n	800851e <__cvt+0x90>
 80084e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80084e8:	07db      	lsls	r3, r3, #31
 80084ea:	d511      	bpl.n	8008510 <__cvt+0x82>
 80084ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084ee:	18c3      	adds	r3, r0, r3
 80084f0:	9307      	str	r3, [sp, #28]
 80084f2:	2200      	movs	r2, #0
 80084f4:	2300      	movs	r3, #0
 80084f6:	0030      	movs	r0, r6
 80084f8:	0039      	movs	r1, r7
 80084fa:	f7f7 ffa5 	bl	8000448 <__aeabi_dcmpeq>
 80084fe:	2800      	cmp	r0, #0
 8008500:	d001      	beq.n	8008506 <__cvt+0x78>
 8008502:	9b07      	ldr	r3, [sp, #28]
 8008504:	9309      	str	r3, [sp, #36]	@ 0x24
 8008506:	2230      	movs	r2, #48	@ 0x30
 8008508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850a:	9907      	ldr	r1, [sp, #28]
 800850c:	428b      	cmp	r3, r1
 800850e:	d320      	bcc.n	8008552 <__cvt+0xc4>
 8008510:	0020      	movs	r0, r4
 8008512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008514:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008516:	1b1b      	subs	r3, r3, r4
 8008518:	6013      	str	r3, [r2, #0]
 800851a:	b00b      	add	sp, #44	@ 0x2c
 800851c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800851e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008520:	18c3      	adds	r3, r0, r3
 8008522:	9307      	str	r3, [sp, #28]
 8008524:	2d46      	cmp	r5, #70	@ 0x46
 8008526:	d1e4      	bne.n	80084f2 <__cvt+0x64>
 8008528:	7803      	ldrb	r3, [r0, #0]
 800852a:	2b30      	cmp	r3, #48	@ 0x30
 800852c:	d10c      	bne.n	8008548 <__cvt+0xba>
 800852e:	2200      	movs	r2, #0
 8008530:	2300      	movs	r3, #0
 8008532:	0030      	movs	r0, r6
 8008534:	0039      	movs	r1, r7
 8008536:	f7f7 ff87 	bl	8000448 <__aeabi_dcmpeq>
 800853a:	2800      	cmp	r0, #0
 800853c:	d104      	bne.n	8008548 <__cvt+0xba>
 800853e:	2301      	movs	r3, #1
 8008540:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008542:	1a9b      	subs	r3, r3, r2
 8008544:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008546:	6013      	str	r3, [r2, #0]
 8008548:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800854a:	9a07      	ldr	r2, [sp, #28]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	18d3      	adds	r3, r2, r3
 8008550:	e7ce      	b.n	80084f0 <__cvt+0x62>
 8008552:	1c59      	adds	r1, r3, #1
 8008554:	9109      	str	r1, [sp, #36]	@ 0x24
 8008556:	701a      	strb	r2, [r3, #0]
 8008558:	e7d6      	b.n	8008508 <__cvt+0x7a>

0800855a <__exponent>:
 800855a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855c:	232b      	movs	r3, #43	@ 0x2b
 800855e:	b085      	sub	sp, #20
 8008560:	0005      	movs	r5, r0
 8008562:	1e0c      	subs	r4, r1, #0
 8008564:	7002      	strb	r2, [r0, #0]
 8008566:	da01      	bge.n	800856c <__exponent+0x12>
 8008568:	424c      	negs	r4, r1
 800856a:	3302      	adds	r3, #2
 800856c:	706b      	strb	r3, [r5, #1]
 800856e:	2c09      	cmp	r4, #9
 8008570:	dd2c      	ble.n	80085cc <__exponent+0x72>
 8008572:	ab02      	add	r3, sp, #8
 8008574:	1dde      	adds	r6, r3, #7
 8008576:	0020      	movs	r0, r4
 8008578:	210a      	movs	r1, #10
 800857a:	f7f7 ff4f 	bl	800041c <__aeabi_idivmod>
 800857e:	0037      	movs	r7, r6
 8008580:	3130      	adds	r1, #48	@ 0x30
 8008582:	3e01      	subs	r6, #1
 8008584:	0020      	movs	r0, r4
 8008586:	7031      	strb	r1, [r6, #0]
 8008588:	210a      	movs	r1, #10
 800858a:	9401      	str	r4, [sp, #4]
 800858c:	f7f7 fe60 	bl	8000250 <__divsi3>
 8008590:	9b01      	ldr	r3, [sp, #4]
 8008592:	0004      	movs	r4, r0
 8008594:	2b63      	cmp	r3, #99	@ 0x63
 8008596:	dcee      	bgt.n	8008576 <__exponent+0x1c>
 8008598:	1eba      	subs	r2, r7, #2
 800859a:	1ca8      	adds	r0, r5, #2
 800859c:	0001      	movs	r1, r0
 800859e:	0013      	movs	r3, r2
 80085a0:	3430      	adds	r4, #48	@ 0x30
 80085a2:	7014      	strb	r4, [r2, #0]
 80085a4:	ac02      	add	r4, sp, #8
 80085a6:	3407      	adds	r4, #7
 80085a8:	429c      	cmp	r4, r3
 80085aa:	d80a      	bhi.n	80085c2 <__exponent+0x68>
 80085ac:	2300      	movs	r3, #0
 80085ae:	4294      	cmp	r4, r2
 80085b0:	d303      	bcc.n	80085ba <__exponent+0x60>
 80085b2:	3309      	adds	r3, #9
 80085b4:	aa02      	add	r2, sp, #8
 80085b6:	189b      	adds	r3, r3, r2
 80085b8:	1bdb      	subs	r3, r3, r7
 80085ba:	18c0      	adds	r0, r0, r3
 80085bc:	1b40      	subs	r0, r0, r5
 80085be:	b005      	add	sp, #20
 80085c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085c2:	781c      	ldrb	r4, [r3, #0]
 80085c4:	3301      	adds	r3, #1
 80085c6:	700c      	strb	r4, [r1, #0]
 80085c8:	3101      	adds	r1, #1
 80085ca:	e7eb      	b.n	80085a4 <__exponent+0x4a>
 80085cc:	2330      	movs	r3, #48	@ 0x30
 80085ce:	18e4      	adds	r4, r4, r3
 80085d0:	70ab      	strb	r3, [r5, #2]
 80085d2:	1d28      	adds	r0, r5, #4
 80085d4:	70ec      	strb	r4, [r5, #3]
 80085d6:	e7f1      	b.n	80085bc <__exponent+0x62>

080085d8 <_printf_float>:
 80085d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085da:	b097      	sub	sp, #92	@ 0x5c
 80085dc:	000d      	movs	r5, r1
 80085de:	920a      	str	r2, [sp, #40]	@ 0x28
 80085e0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80085e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085e4:	9009      	str	r0, [sp, #36]	@ 0x24
 80085e6:	f000 fceb 	bl	8008fc0 <_localeconv_r>
 80085ea:	6803      	ldr	r3, [r0, #0]
 80085ec:	0018      	movs	r0, r3
 80085ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80085f0:	f7f7 fd88 	bl	8000104 <strlen>
 80085f4:	2300      	movs	r3, #0
 80085f6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80085f8:	9314      	str	r3, [sp, #80]	@ 0x50
 80085fa:	7e2b      	ldrb	r3, [r5, #24]
 80085fc:	2207      	movs	r2, #7
 80085fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8008600:	682b      	ldr	r3, [r5, #0]
 8008602:	930e      	str	r3, [sp, #56]	@ 0x38
 8008604:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008606:	6823      	ldr	r3, [r4, #0]
 8008608:	05c9      	lsls	r1, r1, #23
 800860a:	d545      	bpl.n	8008698 <_printf_float+0xc0>
 800860c:	189b      	adds	r3, r3, r2
 800860e:	4393      	bics	r3, r2
 8008610:	001a      	movs	r2, r3
 8008612:	3208      	adds	r2, #8
 8008614:	6022      	str	r2, [r4, #0]
 8008616:	2201      	movs	r2, #1
 8008618:	681e      	ldr	r6, [r3, #0]
 800861a:	685f      	ldr	r7, [r3, #4]
 800861c:	007b      	lsls	r3, r7, #1
 800861e:	085b      	lsrs	r3, r3, #1
 8008620:	9311      	str	r3, [sp, #68]	@ 0x44
 8008622:	9610      	str	r6, [sp, #64]	@ 0x40
 8008624:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008626:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008628:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800862a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800862c:	4ba7      	ldr	r3, [pc, #668]	@ (80088cc <_printf_float+0x2f4>)
 800862e:	4252      	negs	r2, r2
 8008630:	f7fa fd7c 	bl	800312c <__aeabi_dcmpun>
 8008634:	2800      	cmp	r0, #0
 8008636:	d131      	bne.n	800869c <_printf_float+0xc4>
 8008638:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800863a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800863c:	2201      	movs	r2, #1
 800863e:	4ba3      	ldr	r3, [pc, #652]	@ (80088cc <_printf_float+0x2f4>)
 8008640:	4252      	negs	r2, r2
 8008642:	f7f7 ff11 	bl	8000468 <__aeabi_dcmple>
 8008646:	2800      	cmp	r0, #0
 8008648:	d128      	bne.n	800869c <_printf_float+0xc4>
 800864a:	2200      	movs	r2, #0
 800864c:	2300      	movs	r3, #0
 800864e:	0030      	movs	r0, r6
 8008650:	0039      	movs	r1, r7
 8008652:	f7f7 feff 	bl	8000454 <__aeabi_dcmplt>
 8008656:	2800      	cmp	r0, #0
 8008658:	d003      	beq.n	8008662 <_printf_float+0x8a>
 800865a:	002b      	movs	r3, r5
 800865c:	222d      	movs	r2, #45	@ 0x2d
 800865e:	3343      	adds	r3, #67	@ 0x43
 8008660:	701a      	strb	r2, [r3, #0]
 8008662:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008664:	4f9a      	ldr	r7, [pc, #616]	@ (80088d0 <_printf_float+0x2f8>)
 8008666:	2b47      	cmp	r3, #71	@ 0x47
 8008668:	d800      	bhi.n	800866c <_printf_float+0x94>
 800866a:	4f9a      	ldr	r7, [pc, #616]	@ (80088d4 <_printf_float+0x2fc>)
 800866c:	2303      	movs	r3, #3
 800866e:	2400      	movs	r4, #0
 8008670:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008672:	612b      	str	r3, [r5, #16]
 8008674:	3301      	adds	r3, #1
 8008676:	439a      	bics	r2, r3
 8008678:	602a      	str	r2, [r5, #0]
 800867a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800867c:	0029      	movs	r1, r5
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008682:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008684:	aa15      	add	r2, sp, #84	@ 0x54
 8008686:	f000 f9e5 	bl	8008a54 <_printf_common>
 800868a:	3001      	adds	r0, #1
 800868c:	d000      	beq.n	8008690 <_printf_float+0xb8>
 800868e:	e09e      	b.n	80087ce <_printf_float+0x1f6>
 8008690:	2001      	movs	r0, #1
 8008692:	4240      	negs	r0, r0
 8008694:	b017      	add	sp, #92	@ 0x5c
 8008696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008698:	3307      	adds	r3, #7
 800869a:	e7b8      	b.n	800860e <_printf_float+0x36>
 800869c:	0032      	movs	r2, r6
 800869e:	003b      	movs	r3, r7
 80086a0:	0030      	movs	r0, r6
 80086a2:	0039      	movs	r1, r7
 80086a4:	f7fa fd42 	bl	800312c <__aeabi_dcmpun>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d00b      	beq.n	80086c4 <_printf_float+0xec>
 80086ac:	2f00      	cmp	r7, #0
 80086ae:	da03      	bge.n	80086b8 <_printf_float+0xe0>
 80086b0:	002b      	movs	r3, r5
 80086b2:	222d      	movs	r2, #45	@ 0x2d
 80086b4:	3343      	adds	r3, #67	@ 0x43
 80086b6:	701a      	strb	r2, [r3, #0]
 80086b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086ba:	4f87      	ldr	r7, [pc, #540]	@ (80088d8 <_printf_float+0x300>)
 80086bc:	2b47      	cmp	r3, #71	@ 0x47
 80086be:	d8d5      	bhi.n	800866c <_printf_float+0x94>
 80086c0:	4f86      	ldr	r7, [pc, #536]	@ (80088dc <_printf_float+0x304>)
 80086c2:	e7d3      	b.n	800866c <_printf_float+0x94>
 80086c4:	2220      	movs	r2, #32
 80086c6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80086c8:	686b      	ldr	r3, [r5, #4]
 80086ca:	4394      	bics	r4, r2
 80086cc:	1c5a      	adds	r2, r3, #1
 80086ce:	d146      	bne.n	800875e <_printf_float+0x186>
 80086d0:	3307      	adds	r3, #7
 80086d2:	606b      	str	r3, [r5, #4]
 80086d4:	2380      	movs	r3, #128	@ 0x80
 80086d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086d8:	00db      	lsls	r3, r3, #3
 80086da:	4313      	orrs	r3, r2
 80086dc:	2200      	movs	r2, #0
 80086de:	602b      	str	r3, [r5, #0]
 80086e0:	9206      	str	r2, [sp, #24]
 80086e2:	aa14      	add	r2, sp, #80	@ 0x50
 80086e4:	9205      	str	r2, [sp, #20]
 80086e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086e8:	a90a      	add	r1, sp, #40	@ 0x28
 80086ea:	9204      	str	r2, [sp, #16]
 80086ec:	aa13      	add	r2, sp, #76	@ 0x4c
 80086ee:	9203      	str	r2, [sp, #12]
 80086f0:	2223      	movs	r2, #35	@ 0x23
 80086f2:	1852      	adds	r2, r2, r1
 80086f4:	9202      	str	r2, [sp, #8]
 80086f6:	9301      	str	r3, [sp, #4]
 80086f8:	686b      	ldr	r3, [r5, #4]
 80086fa:	0032      	movs	r2, r6
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008700:	003b      	movs	r3, r7
 8008702:	f7ff fec4 	bl	800848e <__cvt>
 8008706:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008708:	0007      	movs	r7, r0
 800870a:	2c47      	cmp	r4, #71	@ 0x47
 800870c:	d12d      	bne.n	800876a <_printf_float+0x192>
 800870e:	1cd3      	adds	r3, r2, #3
 8008710:	db02      	blt.n	8008718 <_printf_float+0x140>
 8008712:	686b      	ldr	r3, [r5, #4]
 8008714:	429a      	cmp	r2, r3
 8008716:	dd47      	ble.n	80087a8 <_printf_float+0x1d0>
 8008718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800871a:	3b02      	subs	r3, #2
 800871c:	b2db      	uxtb	r3, r3
 800871e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008720:	0028      	movs	r0, r5
 8008722:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008724:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008726:	3901      	subs	r1, #1
 8008728:	3050      	adds	r0, #80	@ 0x50
 800872a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800872c:	f7ff ff15 	bl	800855a <__exponent>
 8008730:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008732:	0004      	movs	r4, r0
 8008734:	1813      	adds	r3, r2, r0
 8008736:	612b      	str	r3, [r5, #16]
 8008738:	2a01      	cmp	r2, #1
 800873a:	dc02      	bgt.n	8008742 <_printf_float+0x16a>
 800873c:	682a      	ldr	r2, [r5, #0]
 800873e:	07d2      	lsls	r2, r2, #31
 8008740:	d501      	bpl.n	8008746 <_printf_float+0x16e>
 8008742:	3301      	adds	r3, #1
 8008744:	612b      	str	r3, [r5, #16]
 8008746:	2323      	movs	r3, #35	@ 0x23
 8008748:	aa0a      	add	r2, sp, #40	@ 0x28
 800874a:	189b      	adds	r3, r3, r2
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d100      	bne.n	8008754 <_printf_float+0x17c>
 8008752:	e792      	b.n	800867a <_printf_float+0xa2>
 8008754:	002b      	movs	r3, r5
 8008756:	222d      	movs	r2, #45	@ 0x2d
 8008758:	3343      	adds	r3, #67	@ 0x43
 800875a:	701a      	strb	r2, [r3, #0]
 800875c:	e78d      	b.n	800867a <_printf_float+0xa2>
 800875e:	2c47      	cmp	r4, #71	@ 0x47
 8008760:	d1b8      	bne.n	80086d4 <_printf_float+0xfc>
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1b6      	bne.n	80086d4 <_printf_float+0xfc>
 8008766:	3301      	adds	r3, #1
 8008768:	e7b3      	b.n	80086d2 <_printf_float+0xfa>
 800876a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800876c:	2b65      	cmp	r3, #101	@ 0x65
 800876e:	d9d7      	bls.n	8008720 <_printf_float+0x148>
 8008770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008772:	2b66      	cmp	r3, #102	@ 0x66
 8008774:	d11a      	bne.n	80087ac <_printf_float+0x1d4>
 8008776:	686b      	ldr	r3, [r5, #4]
 8008778:	2a00      	cmp	r2, #0
 800877a:	dd09      	ble.n	8008790 <_printf_float+0x1b8>
 800877c:	612a      	str	r2, [r5, #16]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d102      	bne.n	8008788 <_printf_float+0x1b0>
 8008782:	6829      	ldr	r1, [r5, #0]
 8008784:	07c9      	lsls	r1, r1, #31
 8008786:	d50b      	bpl.n	80087a0 <_printf_float+0x1c8>
 8008788:	3301      	adds	r3, #1
 800878a:	189b      	adds	r3, r3, r2
 800878c:	612b      	str	r3, [r5, #16]
 800878e:	e007      	b.n	80087a0 <_printf_float+0x1c8>
 8008790:	2b00      	cmp	r3, #0
 8008792:	d103      	bne.n	800879c <_printf_float+0x1c4>
 8008794:	2201      	movs	r2, #1
 8008796:	6829      	ldr	r1, [r5, #0]
 8008798:	4211      	tst	r1, r2
 800879a:	d000      	beq.n	800879e <_printf_float+0x1c6>
 800879c:	1c9a      	adds	r2, r3, #2
 800879e:	612a      	str	r2, [r5, #16]
 80087a0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80087a2:	2400      	movs	r4, #0
 80087a4:	65ab      	str	r3, [r5, #88]	@ 0x58
 80087a6:	e7ce      	b.n	8008746 <_printf_float+0x16e>
 80087a8:	2367      	movs	r3, #103	@ 0x67
 80087aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80087ac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80087ae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087b0:	4299      	cmp	r1, r3
 80087b2:	db06      	blt.n	80087c2 <_printf_float+0x1ea>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	6129      	str	r1, [r5, #16]
 80087b8:	07db      	lsls	r3, r3, #31
 80087ba:	d5f1      	bpl.n	80087a0 <_printf_float+0x1c8>
 80087bc:	3101      	adds	r1, #1
 80087be:	6129      	str	r1, [r5, #16]
 80087c0:	e7ee      	b.n	80087a0 <_printf_float+0x1c8>
 80087c2:	2201      	movs	r2, #1
 80087c4:	2900      	cmp	r1, #0
 80087c6:	dce0      	bgt.n	800878a <_printf_float+0x1b2>
 80087c8:	1892      	adds	r2, r2, r2
 80087ca:	1a52      	subs	r2, r2, r1
 80087cc:	e7dd      	b.n	800878a <_printf_float+0x1b2>
 80087ce:	682a      	ldr	r2, [r5, #0]
 80087d0:	0553      	lsls	r3, r2, #21
 80087d2:	d408      	bmi.n	80087e6 <_printf_float+0x20e>
 80087d4:	692b      	ldr	r3, [r5, #16]
 80087d6:	003a      	movs	r2, r7
 80087d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80087de:	47a0      	blx	r4
 80087e0:	3001      	adds	r0, #1
 80087e2:	d129      	bne.n	8008838 <_printf_float+0x260>
 80087e4:	e754      	b.n	8008690 <_printf_float+0xb8>
 80087e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087e8:	2b65      	cmp	r3, #101	@ 0x65
 80087ea:	d800      	bhi.n	80087ee <_printf_float+0x216>
 80087ec:	e0db      	b.n	80089a6 <_printf_float+0x3ce>
 80087ee:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80087f0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80087f2:	2200      	movs	r2, #0
 80087f4:	2300      	movs	r3, #0
 80087f6:	f7f7 fe27 	bl	8000448 <__aeabi_dcmpeq>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	d033      	beq.n	8008866 <_printf_float+0x28e>
 80087fe:	2301      	movs	r3, #1
 8008800:	4a37      	ldr	r2, [pc, #220]	@ (80088e0 <_printf_float+0x308>)
 8008802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008804:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008806:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008808:	47a0      	blx	r4
 800880a:	3001      	adds	r0, #1
 800880c:	d100      	bne.n	8008810 <_printf_float+0x238>
 800880e:	e73f      	b.n	8008690 <_printf_float+0xb8>
 8008810:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008812:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008814:	42b3      	cmp	r3, r6
 8008816:	db02      	blt.n	800881e <_printf_float+0x246>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	07db      	lsls	r3, r3, #31
 800881c:	d50c      	bpl.n	8008838 <_printf_float+0x260>
 800881e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008820:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008822:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008824:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008828:	47a0      	blx	r4
 800882a:	2400      	movs	r4, #0
 800882c:	3001      	adds	r0, #1
 800882e:	d100      	bne.n	8008832 <_printf_float+0x25a>
 8008830:	e72e      	b.n	8008690 <_printf_float+0xb8>
 8008832:	1e73      	subs	r3, r6, #1
 8008834:	42a3      	cmp	r3, r4
 8008836:	dc0a      	bgt.n	800884e <_printf_float+0x276>
 8008838:	682b      	ldr	r3, [r5, #0]
 800883a:	079b      	lsls	r3, r3, #30
 800883c:	d500      	bpl.n	8008840 <_printf_float+0x268>
 800883e:	e106      	b.n	8008a4e <_printf_float+0x476>
 8008840:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008842:	68e8      	ldr	r0, [r5, #12]
 8008844:	4298      	cmp	r0, r3
 8008846:	db00      	blt.n	800884a <_printf_float+0x272>
 8008848:	e724      	b.n	8008694 <_printf_float+0xbc>
 800884a:	0018      	movs	r0, r3
 800884c:	e722      	b.n	8008694 <_printf_float+0xbc>
 800884e:	002a      	movs	r2, r5
 8008850:	2301      	movs	r3, #1
 8008852:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008854:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008856:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008858:	321a      	adds	r2, #26
 800885a:	47b8      	blx	r7
 800885c:	3001      	adds	r0, #1
 800885e:	d100      	bne.n	8008862 <_printf_float+0x28a>
 8008860:	e716      	b.n	8008690 <_printf_float+0xb8>
 8008862:	3401      	adds	r4, #1
 8008864:	e7e5      	b.n	8008832 <_printf_float+0x25a>
 8008866:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008868:	2b00      	cmp	r3, #0
 800886a:	dc3b      	bgt.n	80088e4 <_printf_float+0x30c>
 800886c:	2301      	movs	r3, #1
 800886e:	4a1c      	ldr	r2, [pc, #112]	@ (80088e0 <_printf_float+0x308>)
 8008870:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008874:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008876:	47a0      	blx	r4
 8008878:	3001      	adds	r0, #1
 800887a:	d100      	bne.n	800887e <_printf_float+0x2a6>
 800887c:	e708      	b.n	8008690 <_printf_float+0xb8>
 800887e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008880:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008882:	4333      	orrs	r3, r6
 8008884:	d102      	bne.n	800888c <_printf_float+0x2b4>
 8008886:	682b      	ldr	r3, [r5, #0]
 8008888:	07db      	lsls	r3, r3, #31
 800888a:	d5d5      	bpl.n	8008838 <_printf_float+0x260>
 800888c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800888e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008890:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008892:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008894:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008896:	47a0      	blx	r4
 8008898:	2300      	movs	r3, #0
 800889a:	3001      	adds	r0, #1
 800889c:	d100      	bne.n	80088a0 <_printf_float+0x2c8>
 800889e:	e6f7      	b.n	8008690 <_printf_float+0xb8>
 80088a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80088a2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80088a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80088a6:	425b      	negs	r3, r3
 80088a8:	4293      	cmp	r3, r2
 80088aa:	dc01      	bgt.n	80088b0 <_printf_float+0x2d8>
 80088ac:	0033      	movs	r3, r6
 80088ae:	e792      	b.n	80087d6 <_printf_float+0x1fe>
 80088b0:	002a      	movs	r2, r5
 80088b2:	2301      	movs	r3, #1
 80088b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80088b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088b8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80088ba:	321a      	adds	r2, #26
 80088bc:	47a0      	blx	r4
 80088be:	3001      	adds	r0, #1
 80088c0:	d100      	bne.n	80088c4 <_printf_float+0x2ec>
 80088c2:	e6e5      	b.n	8008690 <_printf_float+0xb8>
 80088c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088c6:	3301      	adds	r3, #1
 80088c8:	e7ea      	b.n	80088a0 <_printf_float+0x2c8>
 80088ca:	46c0      	nop			@ (mov r8, r8)
 80088cc:	7fefffff 	.word	0x7fefffff
 80088d0:	0800cc6c 	.word	0x0800cc6c
 80088d4:	0800cc68 	.word	0x0800cc68
 80088d8:	0800cc74 	.word	0x0800cc74
 80088dc:	0800cc70 	.word	0x0800cc70
 80088e0:	0800cc78 	.word	0x0800cc78
 80088e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80088e6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80088e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80088ea:	429e      	cmp	r6, r3
 80088ec:	dd00      	ble.n	80088f0 <_printf_float+0x318>
 80088ee:	001e      	movs	r6, r3
 80088f0:	2e00      	cmp	r6, #0
 80088f2:	dc31      	bgt.n	8008958 <_printf_float+0x380>
 80088f4:	43f3      	mvns	r3, r6
 80088f6:	2400      	movs	r4, #0
 80088f8:	17db      	asrs	r3, r3, #31
 80088fa:	4033      	ands	r3, r6
 80088fc:	930e      	str	r3, [sp, #56]	@ 0x38
 80088fe:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8008900:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008902:	1af3      	subs	r3, r6, r3
 8008904:	42a3      	cmp	r3, r4
 8008906:	dc30      	bgt.n	800896a <_printf_float+0x392>
 8008908:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800890a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800890c:	429a      	cmp	r2, r3
 800890e:	dc38      	bgt.n	8008982 <_printf_float+0x3aa>
 8008910:	682b      	ldr	r3, [r5, #0]
 8008912:	07db      	lsls	r3, r3, #31
 8008914:	d435      	bmi.n	8008982 <_printf_float+0x3aa>
 8008916:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800891a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800891c:	1b9b      	subs	r3, r3, r6
 800891e:	1b14      	subs	r4, r2, r4
 8008920:	429c      	cmp	r4, r3
 8008922:	dd00      	ble.n	8008926 <_printf_float+0x34e>
 8008924:	001c      	movs	r4, r3
 8008926:	2c00      	cmp	r4, #0
 8008928:	dc34      	bgt.n	8008994 <_printf_float+0x3bc>
 800892a:	43e3      	mvns	r3, r4
 800892c:	2600      	movs	r6, #0
 800892e:	17db      	asrs	r3, r3, #31
 8008930:	401c      	ands	r4, r3
 8008932:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008934:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	1b1b      	subs	r3, r3, r4
 800893a:	42b3      	cmp	r3, r6
 800893c:	dc00      	bgt.n	8008940 <_printf_float+0x368>
 800893e:	e77b      	b.n	8008838 <_printf_float+0x260>
 8008940:	002a      	movs	r2, r5
 8008942:	2301      	movs	r3, #1
 8008944:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008948:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800894a:	321a      	adds	r2, #26
 800894c:	47b8      	blx	r7
 800894e:	3001      	adds	r0, #1
 8008950:	d100      	bne.n	8008954 <_printf_float+0x37c>
 8008952:	e69d      	b.n	8008690 <_printf_float+0xb8>
 8008954:	3601      	adds	r6, #1
 8008956:	e7ec      	b.n	8008932 <_printf_float+0x35a>
 8008958:	0033      	movs	r3, r6
 800895a:	003a      	movs	r2, r7
 800895c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800895e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008960:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008962:	47a0      	blx	r4
 8008964:	3001      	adds	r0, #1
 8008966:	d1c5      	bne.n	80088f4 <_printf_float+0x31c>
 8008968:	e692      	b.n	8008690 <_printf_float+0xb8>
 800896a:	002a      	movs	r2, r5
 800896c:	2301      	movs	r3, #1
 800896e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008970:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008972:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008974:	321a      	adds	r2, #26
 8008976:	47b0      	blx	r6
 8008978:	3001      	adds	r0, #1
 800897a:	d100      	bne.n	800897e <_printf_float+0x3a6>
 800897c:	e688      	b.n	8008690 <_printf_float+0xb8>
 800897e:	3401      	adds	r4, #1
 8008980:	e7bd      	b.n	80088fe <_printf_float+0x326>
 8008982:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008984:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008986:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008988:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800898a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800898c:	47a0      	blx	r4
 800898e:	3001      	adds	r0, #1
 8008990:	d1c1      	bne.n	8008916 <_printf_float+0x33e>
 8008992:	e67d      	b.n	8008690 <_printf_float+0xb8>
 8008994:	19ba      	adds	r2, r7, r6
 8008996:	0023      	movs	r3, r4
 8008998:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800899a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800899c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800899e:	47b0      	blx	r6
 80089a0:	3001      	adds	r0, #1
 80089a2:	d1c2      	bne.n	800892a <_printf_float+0x352>
 80089a4:	e674      	b.n	8008690 <_printf_float+0xb8>
 80089a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80089a8:	930c      	str	r3, [sp, #48]	@ 0x30
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	dc02      	bgt.n	80089b4 <_printf_float+0x3dc>
 80089ae:	2301      	movs	r3, #1
 80089b0:	421a      	tst	r2, r3
 80089b2:	d039      	beq.n	8008a28 <_printf_float+0x450>
 80089b4:	2301      	movs	r3, #1
 80089b6:	003a      	movs	r2, r7
 80089b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089bc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089be:	47b0      	blx	r6
 80089c0:	3001      	adds	r0, #1
 80089c2:	d100      	bne.n	80089c6 <_printf_float+0x3ee>
 80089c4:	e664      	b.n	8008690 <_printf_float+0xb8>
 80089c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80089ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089ce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089d0:	47b0      	blx	r6
 80089d2:	3001      	adds	r0, #1
 80089d4:	d100      	bne.n	80089d8 <_printf_float+0x400>
 80089d6:	e65b      	b.n	8008690 <_printf_float+0xb8>
 80089d8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80089da:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80089dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089de:	2200      	movs	r2, #0
 80089e0:	3b01      	subs	r3, #1
 80089e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80089e4:	2300      	movs	r3, #0
 80089e6:	f7f7 fd2f 	bl	8000448 <__aeabi_dcmpeq>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	d11a      	bne.n	8008a24 <_printf_float+0x44c>
 80089ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089f0:	1c7a      	adds	r2, r7, #1
 80089f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089f6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089f8:	47b0      	blx	r6
 80089fa:	3001      	adds	r0, #1
 80089fc:	d10e      	bne.n	8008a1c <_printf_float+0x444>
 80089fe:	e647      	b.n	8008690 <_printf_float+0xb8>
 8008a00:	002a      	movs	r2, r5
 8008a02:	2301      	movs	r3, #1
 8008a04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a08:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008a0a:	321a      	adds	r2, #26
 8008a0c:	47b8      	blx	r7
 8008a0e:	3001      	adds	r0, #1
 8008a10:	d100      	bne.n	8008a14 <_printf_float+0x43c>
 8008a12:	e63d      	b.n	8008690 <_printf_float+0xb8>
 8008a14:	3601      	adds	r6, #1
 8008a16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a18:	429e      	cmp	r6, r3
 8008a1a:	dbf1      	blt.n	8008a00 <_printf_float+0x428>
 8008a1c:	002a      	movs	r2, r5
 8008a1e:	0023      	movs	r3, r4
 8008a20:	3250      	adds	r2, #80	@ 0x50
 8008a22:	e6d9      	b.n	80087d8 <_printf_float+0x200>
 8008a24:	2600      	movs	r6, #0
 8008a26:	e7f6      	b.n	8008a16 <_printf_float+0x43e>
 8008a28:	003a      	movs	r2, r7
 8008a2a:	e7e2      	b.n	80089f2 <_printf_float+0x41a>
 8008a2c:	002a      	movs	r2, r5
 8008a2e:	2301      	movs	r3, #1
 8008a30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a34:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a36:	3219      	adds	r2, #25
 8008a38:	47b0      	blx	r6
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	d100      	bne.n	8008a40 <_printf_float+0x468>
 8008a3e:	e627      	b.n	8008690 <_printf_float+0xb8>
 8008a40:	3401      	adds	r4, #1
 8008a42:	68eb      	ldr	r3, [r5, #12]
 8008a44:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008a46:	1a9b      	subs	r3, r3, r2
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	dcef      	bgt.n	8008a2c <_printf_float+0x454>
 8008a4c:	e6f8      	b.n	8008840 <_printf_float+0x268>
 8008a4e:	2400      	movs	r4, #0
 8008a50:	e7f7      	b.n	8008a42 <_printf_float+0x46a>
 8008a52:	46c0      	nop			@ (mov r8, r8)

08008a54 <_printf_common>:
 8008a54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a56:	0016      	movs	r6, r2
 8008a58:	9301      	str	r3, [sp, #4]
 8008a5a:	688a      	ldr	r2, [r1, #8]
 8008a5c:	690b      	ldr	r3, [r1, #16]
 8008a5e:	000c      	movs	r4, r1
 8008a60:	9000      	str	r0, [sp, #0]
 8008a62:	4293      	cmp	r3, r2
 8008a64:	da00      	bge.n	8008a68 <_printf_common+0x14>
 8008a66:	0013      	movs	r3, r2
 8008a68:	0022      	movs	r2, r4
 8008a6a:	6033      	str	r3, [r6, #0]
 8008a6c:	3243      	adds	r2, #67	@ 0x43
 8008a6e:	7812      	ldrb	r2, [r2, #0]
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	d001      	beq.n	8008a78 <_printf_common+0x24>
 8008a74:	3301      	adds	r3, #1
 8008a76:	6033      	str	r3, [r6, #0]
 8008a78:	6823      	ldr	r3, [r4, #0]
 8008a7a:	069b      	lsls	r3, r3, #26
 8008a7c:	d502      	bpl.n	8008a84 <_printf_common+0x30>
 8008a7e:	6833      	ldr	r3, [r6, #0]
 8008a80:	3302      	adds	r3, #2
 8008a82:	6033      	str	r3, [r6, #0]
 8008a84:	6822      	ldr	r2, [r4, #0]
 8008a86:	2306      	movs	r3, #6
 8008a88:	0015      	movs	r5, r2
 8008a8a:	401d      	ands	r5, r3
 8008a8c:	421a      	tst	r2, r3
 8008a8e:	d027      	beq.n	8008ae0 <_printf_common+0x8c>
 8008a90:	0023      	movs	r3, r4
 8008a92:	3343      	adds	r3, #67	@ 0x43
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	1e5a      	subs	r2, r3, #1
 8008a98:	4193      	sbcs	r3, r2
 8008a9a:	6822      	ldr	r2, [r4, #0]
 8008a9c:	0692      	lsls	r2, r2, #26
 8008a9e:	d430      	bmi.n	8008b02 <_printf_common+0xae>
 8008aa0:	0022      	movs	r2, r4
 8008aa2:	9901      	ldr	r1, [sp, #4]
 8008aa4:	9800      	ldr	r0, [sp, #0]
 8008aa6:	9d08      	ldr	r5, [sp, #32]
 8008aa8:	3243      	adds	r2, #67	@ 0x43
 8008aaa:	47a8      	blx	r5
 8008aac:	3001      	adds	r0, #1
 8008aae:	d025      	beq.n	8008afc <_printf_common+0xa8>
 8008ab0:	2206      	movs	r2, #6
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	2500      	movs	r5, #0
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	2b04      	cmp	r3, #4
 8008aba:	d105      	bne.n	8008ac8 <_printf_common+0x74>
 8008abc:	6833      	ldr	r3, [r6, #0]
 8008abe:	68e5      	ldr	r5, [r4, #12]
 8008ac0:	1aed      	subs	r5, r5, r3
 8008ac2:	43eb      	mvns	r3, r5
 8008ac4:	17db      	asrs	r3, r3, #31
 8008ac6:	401d      	ands	r5, r3
 8008ac8:	68a3      	ldr	r3, [r4, #8]
 8008aca:	6922      	ldr	r2, [r4, #16]
 8008acc:	4293      	cmp	r3, r2
 8008ace:	dd01      	ble.n	8008ad4 <_printf_common+0x80>
 8008ad0:	1a9b      	subs	r3, r3, r2
 8008ad2:	18ed      	adds	r5, r5, r3
 8008ad4:	2600      	movs	r6, #0
 8008ad6:	42b5      	cmp	r5, r6
 8008ad8:	d120      	bne.n	8008b1c <_printf_common+0xc8>
 8008ada:	2000      	movs	r0, #0
 8008adc:	e010      	b.n	8008b00 <_printf_common+0xac>
 8008ade:	3501      	adds	r5, #1
 8008ae0:	68e3      	ldr	r3, [r4, #12]
 8008ae2:	6832      	ldr	r2, [r6, #0]
 8008ae4:	1a9b      	subs	r3, r3, r2
 8008ae6:	42ab      	cmp	r3, r5
 8008ae8:	ddd2      	ble.n	8008a90 <_printf_common+0x3c>
 8008aea:	0022      	movs	r2, r4
 8008aec:	2301      	movs	r3, #1
 8008aee:	9901      	ldr	r1, [sp, #4]
 8008af0:	9800      	ldr	r0, [sp, #0]
 8008af2:	9f08      	ldr	r7, [sp, #32]
 8008af4:	3219      	adds	r2, #25
 8008af6:	47b8      	blx	r7
 8008af8:	3001      	adds	r0, #1
 8008afa:	d1f0      	bne.n	8008ade <_printf_common+0x8a>
 8008afc:	2001      	movs	r0, #1
 8008afe:	4240      	negs	r0, r0
 8008b00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b02:	2030      	movs	r0, #48	@ 0x30
 8008b04:	18e1      	adds	r1, r4, r3
 8008b06:	3143      	adds	r1, #67	@ 0x43
 8008b08:	7008      	strb	r0, [r1, #0]
 8008b0a:	0021      	movs	r1, r4
 8008b0c:	1c5a      	adds	r2, r3, #1
 8008b0e:	3145      	adds	r1, #69	@ 0x45
 8008b10:	7809      	ldrb	r1, [r1, #0]
 8008b12:	18a2      	adds	r2, r4, r2
 8008b14:	3243      	adds	r2, #67	@ 0x43
 8008b16:	3302      	adds	r3, #2
 8008b18:	7011      	strb	r1, [r2, #0]
 8008b1a:	e7c1      	b.n	8008aa0 <_printf_common+0x4c>
 8008b1c:	0022      	movs	r2, r4
 8008b1e:	2301      	movs	r3, #1
 8008b20:	9901      	ldr	r1, [sp, #4]
 8008b22:	9800      	ldr	r0, [sp, #0]
 8008b24:	9f08      	ldr	r7, [sp, #32]
 8008b26:	321a      	adds	r2, #26
 8008b28:	47b8      	blx	r7
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	d0e6      	beq.n	8008afc <_printf_common+0xa8>
 8008b2e:	3601      	adds	r6, #1
 8008b30:	e7d1      	b.n	8008ad6 <_printf_common+0x82>
	...

08008b34 <_printf_i>:
 8008b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b36:	b08b      	sub	sp, #44	@ 0x2c
 8008b38:	9206      	str	r2, [sp, #24]
 8008b3a:	000a      	movs	r2, r1
 8008b3c:	3243      	adds	r2, #67	@ 0x43
 8008b3e:	9307      	str	r3, [sp, #28]
 8008b40:	9005      	str	r0, [sp, #20]
 8008b42:	9203      	str	r2, [sp, #12]
 8008b44:	7e0a      	ldrb	r2, [r1, #24]
 8008b46:	000c      	movs	r4, r1
 8008b48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b4a:	2a78      	cmp	r2, #120	@ 0x78
 8008b4c:	d809      	bhi.n	8008b62 <_printf_i+0x2e>
 8008b4e:	2a62      	cmp	r2, #98	@ 0x62
 8008b50:	d80b      	bhi.n	8008b6a <_printf_i+0x36>
 8008b52:	2a00      	cmp	r2, #0
 8008b54:	d100      	bne.n	8008b58 <_printf_i+0x24>
 8008b56:	e0ba      	b.n	8008cce <_printf_i+0x19a>
 8008b58:	497a      	ldr	r1, [pc, #488]	@ (8008d44 <_printf_i+0x210>)
 8008b5a:	9104      	str	r1, [sp, #16]
 8008b5c:	2a58      	cmp	r2, #88	@ 0x58
 8008b5e:	d100      	bne.n	8008b62 <_printf_i+0x2e>
 8008b60:	e08e      	b.n	8008c80 <_printf_i+0x14c>
 8008b62:	0025      	movs	r5, r4
 8008b64:	3542      	adds	r5, #66	@ 0x42
 8008b66:	702a      	strb	r2, [r5, #0]
 8008b68:	e022      	b.n	8008bb0 <_printf_i+0x7c>
 8008b6a:	0010      	movs	r0, r2
 8008b6c:	3863      	subs	r0, #99	@ 0x63
 8008b6e:	2815      	cmp	r0, #21
 8008b70:	d8f7      	bhi.n	8008b62 <_printf_i+0x2e>
 8008b72:	f7f7 fad9 	bl	8000128 <__gnu_thumb1_case_shi>
 8008b76:	0016      	.short	0x0016
 8008b78:	fff6001f 	.word	0xfff6001f
 8008b7c:	fff6fff6 	.word	0xfff6fff6
 8008b80:	001ffff6 	.word	0x001ffff6
 8008b84:	fff6fff6 	.word	0xfff6fff6
 8008b88:	fff6fff6 	.word	0xfff6fff6
 8008b8c:	0036009f 	.word	0x0036009f
 8008b90:	fff6007e 	.word	0xfff6007e
 8008b94:	00b0fff6 	.word	0x00b0fff6
 8008b98:	0036fff6 	.word	0x0036fff6
 8008b9c:	fff6fff6 	.word	0xfff6fff6
 8008ba0:	0082      	.short	0x0082
 8008ba2:	0025      	movs	r5, r4
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	3542      	adds	r5, #66	@ 0x42
 8008ba8:	1d11      	adds	r1, r2, #4
 8008baa:	6019      	str	r1, [r3, #0]
 8008bac:	6813      	ldr	r3, [r2, #0]
 8008bae:	702b      	strb	r3, [r5, #0]
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e09e      	b.n	8008cf2 <_printf_i+0x1be>
 8008bb4:	6818      	ldr	r0, [r3, #0]
 8008bb6:	6809      	ldr	r1, [r1, #0]
 8008bb8:	1d02      	adds	r2, r0, #4
 8008bba:	060d      	lsls	r5, r1, #24
 8008bbc:	d50b      	bpl.n	8008bd6 <_printf_i+0xa2>
 8008bbe:	6806      	ldr	r6, [r0, #0]
 8008bc0:	601a      	str	r2, [r3, #0]
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	da03      	bge.n	8008bce <_printf_i+0x9a>
 8008bc6:	232d      	movs	r3, #45	@ 0x2d
 8008bc8:	9a03      	ldr	r2, [sp, #12]
 8008bca:	4276      	negs	r6, r6
 8008bcc:	7013      	strb	r3, [r2, #0]
 8008bce:	4b5d      	ldr	r3, [pc, #372]	@ (8008d44 <_printf_i+0x210>)
 8008bd0:	270a      	movs	r7, #10
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	e018      	b.n	8008c08 <_printf_i+0xd4>
 8008bd6:	6806      	ldr	r6, [r0, #0]
 8008bd8:	601a      	str	r2, [r3, #0]
 8008bda:	0649      	lsls	r1, r1, #25
 8008bdc:	d5f1      	bpl.n	8008bc2 <_printf_i+0x8e>
 8008bde:	b236      	sxth	r6, r6
 8008be0:	e7ef      	b.n	8008bc2 <_printf_i+0x8e>
 8008be2:	6808      	ldr	r0, [r1, #0]
 8008be4:	6819      	ldr	r1, [r3, #0]
 8008be6:	c940      	ldmia	r1!, {r6}
 8008be8:	0605      	lsls	r5, r0, #24
 8008bea:	d402      	bmi.n	8008bf2 <_printf_i+0xbe>
 8008bec:	0640      	lsls	r0, r0, #25
 8008bee:	d500      	bpl.n	8008bf2 <_printf_i+0xbe>
 8008bf0:	b2b6      	uxth	r6, r6
 8008bf2:	6019      	str	r1, [r3, #0]
 8008bf4:	4b53      	ldr	r3, [pc, #332]	@ (8008d44 <_printf_i+0x210>)
 8008bf6:	270a      	movs	r7, #10
 8008bf8:	9304      	str	r3, [sp, #16]
 8008bfa:	2a6f      	cmp	r2, #111	@ 0x6f
 8008bfc:	d100      	bne.n	8008c00 <_printf_i+0xcc>
 8008bfe:	3f02      	subs	r7, #2
 8008c00:	0023      	movs	r3, r4
 8008c02:	2200      	movs	r2, #0
 8008c04:	3343      	adds	r3, #67	@ 0x43
 8008c06:	701a      	strb	r2, [r3, #0]
 8008c08:	6863      	ldr	r3, [r4, #4]
 8008c0a:	60a3      	str	r3, [r4, #8]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	db06      	blt.n	8008c1e <_printf_i+0xea>
 8008c10:	2104      	movs	r1, #4
 8008c12:	6822      	ldr	r2, [r4, #0]
 8008c14:	9d03      	ldr	r5, [sp, #12]
 8008c16:	438a      	bics	r2, r1
 8008c18:	6022      	str	r2, [r4, #0]
 8008c1a:	4333      	orrs	r3, r6
 8008c1c:	d00c      	beq.n	8008c38 <_printf_i+0x104>
 8008c1e:	9d03      	ldr	r5, [sp, #12]
 8008c20:	0030      	movs	r0, r6
 8008c22:	0039      	movs	r1, r7
 8008c24:	f7f7 fb10 	bl	8000248 <__aeabi_uidivmod>
 8008c28:	9b04      	ldr	r3, [sp, #16]
 8008c2a:	3d01      	subs	r5, #1
 8008c2c:	5c5b      	ldrb	r3, [r3, r1]
 8008c2e:	702b      	strb	r3, [r5, #0]
 8008c30:	0033      	movs	r3, r6
 8008c32:	0006      	movs	r6, r0
 8008c34:	429f      	cmp	r7, r3
 8008c36:	d9f3      	bls.n	8008c20 <_printf_i+0xec>
 8008c38:	2f08      	cmp	r7, #8
 8008c3a:	d109      	bne.n	8008c50 <_printf_i+0x11c>
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	07db      	lsls	r3, r3, #31
 8008c40:	d506      	bpl.n	8008c50 <_printf_i+0x11c>
 8008c42:	6862      	ldr	r2, [r4, #4]
 8008c44:	6923      	ldr	r3, [r4, #16]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	dc02      	bgt.n	8008c50 <_printf_i+0x11c>
 8008c4a:	2330      	movs	r3, #48	@ 0x30
 8008c4c:	3d01      	subs	r5, #1
 8008c4e:	702b      	strb	r3, [r5, #0]
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	1b5b      	subs	r3, r3, r5
 8008c54:	6123      	str	r3, [r4, #16]
 8008c56:	9b07      	ldr	r3, [sp, #28]
 8008c58:	0021      	movs	r1, r4
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	9805      	ldr	r0, [sp, #20]
 8008c5e:	9b06      	ldr	r3, [sp, #24]
 8008c60:	aa09      	add	r2, sp, #36	@ 0x24
 8008c62:	f7ff fef7 	bl	8008a54 <_printf_common>
 8008c66:	3001      	adds	r0, #1
 8008c68:	d148      	bne.n	8008cfc <_printf_i+0x1c8>
 8008c6a:	2001      	movs	r0, #1
 8008c6c:	4240      	negs	r0, r0
 8008c6e:	b00b      	add	sp, #44	@ 0x2c
 8008c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c72:	2220      	movs	r2, #32
 8008c74:	6809      	ldr	r1, [r1, #0]
 8008c76:	430a      	orrs	r2, r1
 8008c78:	6022      	str	r2, [r4, #0]
 8008c7a:	2278      	movs	r2, #120	@ 0x78
 8008c7c:	4932      	ldr	r1, [pc, #200]	@ (8008d48 <_printf_i+0x214>)
 8008c7e:	9104      	str	r1, [sp, #16]
 8008c80:	0021      	movs	r1, r4
 8008c82:	3145      	adds	r1, #69	@ 0x45
 8008c84:	700a      	strb	r2, [r1, #0]
 8008c86:	6819      	ldr	r1, [r3, #0]
 8008c88:	6822      	ldr	r2, [r4, #0]
 8008c8a:	c940      	ldmia	r1!, {r6}
 8008c8c:	0610      	lsls	r0, r2, #24
 8008c8e:	d402      	bmi.n	8008c96 <_printf_i+0x162>
 8008c90:	0650      	lsls	r0, r2, #25
 8008c92:	d500      	bpl.n	8008c96 <_printf_i+0x162>
 8008c94:	b2b6      	uxth	r6, r6
 8008c96:	6019      	str	r1, [r3, #0]
 8008c98:	07d3      	lsls	r3, r2, #31
 8008c9a:	d502      	bpl.n	8008ca2 <_printf_i+0x16e>
 8008c9c:	2320      	movs	r3, #32
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	6023      	str	r3, [r4, #0]
 8008ca2:	2e00      	cmp	r6, #0
 8008ca4:	d001      	beq.n	8008caa <_printf_i+0x176>
 8008ca6:	2710      	movs	r7, #16
 8008ca8:	e7aa      	b.n	8008c00 <_printf_i+0xcc>
 8008caa:	2220      	movs	r2, #32
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	4393      	bics	r3, r2
 8008cb0:	6023      	str	r3, [r4, #0]
 8008cb2:	e7f8      	b.n	8008ca6 <_printf_i+0x172>
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	680d      	ldr	r5, [r1, #0]
 8008cb8:	1d10      	adds	r0, r2, #4
 8008cba:	6949      	ldr	r1, [r1, #20]
 8008cbc:	6018      	str	r0, [r3, #0]
 8008cbe:	6813      	ldr	r3, [r2, #0]
 8008cc0:	062e      	lsls	r6, r5, #24
 8008cc2:	d501      	bpl.n	8008cc8 <_printf_i+0x194>
 8008cc4:	6019      	str	r1, [r3, #0]
 8008cc6:	e002      	b.n	8008cce <_printf_i+0x19a>
 8008cc8:	066d      	lsls	r5, r5, #25
 8008cca:	d5fb      	bpl.n	8008cc4 <_printf_i+0x190>
 8008ccc:	8019      	strh	r1, [r3, #0]
 8008cce:	2300      	movs	r3, #0
 8008cd0:	9d03      	ldr	r5, [sp, #12]
 8008cd2:	6123      	str	r3, [r4, #16]
 8008cd4:	e7bf      	b.n	8008c56 <_printf_i+0x122>
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	1d11      	adds	r1, r2, #4
 8008cda:	6019      	str	r1, [r3, #0]
 8008cdc:	6815      	ldr	r5, [r2, #0]
 8008cde:	2100      	movs	r1, #0
 8008ce0:	0028      	movs	r0, r5
 8008ce2:	6862      	ldr	r2, [r4, #4]
 8008ce4:	f000 f9eb 	bl	80090be <memchr>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d001      	beq.n	8008cf0 <_printf_i+0x1bc>
 8008cec:	1b40      	subs	r0, r0, r5
 8008cee:	6060      	str	r0, [r4, #4]
 8008cf0:	6863      	ldr	r3, [r4, #4]
 8008cf2:	6123      	str	r3, [r4, #16]
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9a03      	ldr	r2, [sp, #12]
 8008cf8:	7013      	strb	r3, [r2, #0]
 8008cfa:	e7ac      	b.n	8008c56 <_printf_i+0x122>
 8008cfc:	002a      	movs	r2, r5
 8008cfe:	6923      	ldr	r3, [r4, #16]
 8008d00:	9906      	ldr	r1, [sp, #24]
 8008d02:	9805      	ldr	r0, [sp, #20]
 8008d04:	9d07      	ldr	r5, [sp, #28]
 8008d06:	47a8      	blx	r5
 8008d08:	3001      	adds	r0, #1
 8008d0a:	d0ae      	beq.n	8008c6a <_printf_i+0x136>
 8008d0c:	6823      	ldr	r3, [r4, #0]
 8008d0e:	079b      	lsls	r3, r3, #30
 8008d10:	d415      	bmi.n	8008d3e <_printf_i+0x20a>
 8008d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d14:	68e0      	ldr	r0, [r4, #12]
 8008d16:	4298      	cmp	r0, r3
 8008d18:	daa9      	bge.n	8008c6e <_printf_i+0x13a>
 8008d1a:	0018      	movs	r0, r3
 8008d1c:	e7a7      	b.n	8008c6e <_printf_i+0x13a>
 8008d1e:	0022      	movs	r2, r4
 8008d20:	2301      	movs	r3, #1
 8008d22:	9906      	ldr	r1, [sp, #24]
 8008d24:	9805      	ldr	r0, [sp, #20]
 8008d26:	9e07      	ldr	r6, [sp, #28]
 8008d28:	3219      	adds	r2, #25
 8008d2a:	47b0      	blx	r6
 8008d2c:	3001      	adds	r0, #1
 8008d2e:	d09c      	beq.n	8008c6a <_printf_i+0x136>
 8008d30:	3501      	adds	r5, #1
 8008d32:	68e3      	ldr	r3, [r4, #12]
 8008d34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	42ab      	cmp	r3, r5
 8008d3a:	dcf0      	bgt.n	8008d1e <_printf_i+0x1ea>
 8008d3c:	e7e9      	b.n	8008d12 <_printf_i+0x1de>
 8008d3e:	2500      	movs	r5, #0
 8008d40:	e7f7      	b.n	8008d32 <_printf_i+0x1fe>
 8008d42:	46c0      	nop			@ (mov r8, r8)
 8008d44:	0800cc7a 	.word	0x0800cc7a
 8008d48:	0800cc8b 	.word	0x0800cc8b

08008d4c <std>:
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	b510      	push	{r4, lr}
 8008d50:	0004      	movs	r4, r0
 8008d52:	6003      	str	r3, [r0, #0]
 8008d54:	6043      	str	r3, [r0, #4]
 8008d56:	6083      	str	r3, [r0, #8]
 8008d58:	8181      	strh	r1, [r0, #12]
 8008d5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d5c:	81c2      	strh	r2, [r0, #14]
 8008d5e:	6103      	str	r3, [r0, #16]
 8008d60:	6143      	str	r3, [r0, #20]
 8008d62:	6183      	str	r3, [r0, #24]
 8008d64:	0019      	movs	r1, r3
 8008d66:	2208      	movs	r2, #8
 8008d68:	305c      	adds	r0, #92	@ 0x5c
 8008d6a:	f000 f921 	bl	8008fb0 <memset>
 8008d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8008d9c <std+0x50>)
 8008d70:	6224      	str	r4, [r4, #32]
 8008d72:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d74:	4b0a      	ldr	r3, [pc, #40]	@ (8008da0 <std+0x54>)
 8008d76:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d78:	4b0a      	ldr	r3, [pc, #40]	@ (8008da4 <std+0x58>)
 8008d7a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008da8 <std+0x5c>)
 8008d7e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d80:	4b0a      	ldr	r3, [pc, #40]	@ (8008dac <std+0x60>)
 8008d82:	429c      	cmp	r4, r3
 8008d84:	d005      	beq.n	8008d92 <std+0x46>
 8008d86:	4b0a      	ldr	r3, [pc, #40]	@ (8008db0 <std+0x64>)
 8008d88:	429c      	cmp	r4, r3
 8008d8a:	d002      	beq.n	8008d92 <std+0x46>
 8008d8c:	4b09      	ldr	r3, [pc, #36]	@ (8008db4 <std+0x68>)
 8008d8e:	429c      	cmp	r4, r3
 8008d90:	d103      	bne.n	8008d9a <std+0x4e>
 8008d92:	0020      	movs	r0, r4
 8008d94:	3058      	adds	r0, #88	@ 0x58
 8008d96:	f000 f98f 	bl	80090b8 <__retarget_lock_init_recursive>
 8008d9a:	bd10      	pop	{r4, pc}
 8008d9c:	08008f19 	.word	0x08008f19
 8008da0:	08008f41 	.word	0x08008f41
 8008da4:	08008f79 	.word	0x08008f79
 8008da8:	08008fa5 	.word	0x08008fa5
 8008dac:	20000c60 	.word	0x20000c60
 8008db0:	20000cc8 	.word	0x20000cc8
 8008db4:	20000d30 	.word	0x20000d30

08008db8 <stdio_exit_handler>:
 8008db8:	b510      	push	{r4, lr}
 8008dba:	4a03      	ldr	r2, [pc, #12]	@ (8008dc8 <stdio_exit_handler+0x10>)
 8008dbc:	4903      	ldr	r1, [pc, #12]	@ (8008dcc <stdio_exit_handler+0x14>)
 8008dbe:	4804      	ldr	r0, [pc, #16]	@ (8008dd0 <stdio_exit_handler+0x18>)
 8008dc0:	f000 f86c 	bl	8008e9c <_fwalk_sglue>
 8008dc4:	bd10      	pop	{r4, pc}
 8008dc6:	46c0      	nop			@ (mov r8, r8)
 8008dc8:	20000010 	.word	0x20000010
 8008dcc:	0800aacd 	.word	0x0800aacd
 8008dd0:	20000020 	.word	0x20000020

08008dd4 <cleanup_stdio>:
 8008dd4:	6841      	ldr	r1, [r0, #4]
 8008dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8008e04 <cleanup_stdio+0x30>)
 8008dd8:	b510      	push	{r4, lr}
 8008dda:	0004      	movs	r4, r0
 8008ddc:	4299      	cmp	r1, r3
 8008dde:	d001      	beq.n	8008de4 <cleanup_stdio+0x10>
 8008de0:	f001 fe74 	bl	800aacc <_fflush_r>
 8008de4:	68a1      	ldr	r1, [r4, #8]
 8008de6:	4b08      	ldr	r3, [pc, #32]	@ (8008e08 <cleanup_stdio+0x34>)
 8008de8:	4299      	cmp	r1, r3
 8008dea:	d002      	beq.n	8008df2 <cleanup_stdio+0x1e>
 8008dec:	0020      	movs	r0, r4
 8008dee:	f001 fe6d 	bl	800aacc <_fflush_r>
 8008df2:	68e1      	ldr	r1, [r4, #12]
 8008df4:	4b05      	ldr	r3, [pc, #20]	@ (8008e0c <cleanup_stdio+0x38>)
 8008df6:	4299      	cmp	r1, r3
 8008df8:	d002      	beq.n	8008e00 <cleanup_stdio+0x2c>
 8008dfa:	0020      	movs	r0, r4
 8008dfc:	f001 fe66 	bl	800aacc <_fflush_r>
 8008e00:	bd10      	pop	{r4, pc}
 8008e02:	46c0      	nop			@ (mov r8, r8)
 8008e04:	20000c60 	.word	0x20000c60
 8008e08:	20000cc8 	.word	0x20000cc8
 8008e0c:	20000d30 	.word	0x20000d30

08008e10 <global_stdio_init.part.0>:
 8008e10:	b510      	push	{r4, lr}
 8008e12:	4b09      	ldr	r3, [pc, #36]	@ (8008e38 <global_stdio_init.part.0+0x28>)
 8008e14:	4a09      	ldr	r2, [pc, #36]	@ (8008e3c <global_stdio_init.part.0+0x2c>)
 8008e16:	2104      	movs	r1, #4
 8008e18:	601a      	str	r2, [r3, #0]
 8008e1a:	4809      	ldr	r0, [pc, #36]	@ (8008e40 <global_stdio_init.part.0+0x30>)
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f7ff ff95 	bl	8008d4c <std>
 8008e22:	2201      	movs	r2, #1
 8008e24:	2109      	movs	r1, #9
 8008e26:	4807      	ldr	r0, [pc, #28]	@ (8008e44 <global_stdio_init.part.0+0x34>)
 8008e28:	f7ff ff90 	bl	8008d4c <std>
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	2112      	movs	r1, #18
 8008e30:	4805      	ldr	r0, [pc, #20]	@ (8008e48 <global_stdio_init.part.0+0x38>)
 8008e32:	f7ff ff8b 	bl	8008d4c <std>
 8008e36:	bd10      	pop	{r4, pc}
 8008e38:	20000d98 	.word	0x20000d98
 8008e3c:	08008db9 	.word	0x08008db9
 8008e40:	20000c60 	.word	0x20000c60
 8008e44:	20000cc8 	.word	0x20000cc8
 8008e48:	20000d30 	.word	0x20000d30

08008e4c <__sfp_lock_acquire>:
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	4802      	ldr	r0, [pc, #8]	@ (8008e58 <__sfp_lock_acquire+0xc>)
 8008e50:	f000 f933 	bl	80090ba <__retarget_lock_acquire_recursive>
 8008e54:	bd10      	pop	{r4, pc}
 8008e56:	46c0      	nop			@ (mov r8, r8)
 8008e58:	20000da1 	.word	0x20000da1

08008e5c <__sfp_lock_release>:
 8008e5c:	b510      	push	{r4, lr}
 8008e5e:	4802      	ldr	r0, [pc, #8]	@ (8008e68 <__sfp_lock_release+0xc>)
 8008e60:	f000 f92c 	bl	80090bc <__retarget_lock_release_recursive>
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	46c0      	nop			@ (mov r8, r8)
 8008e68:	20000da1 	.word	0x20000da1

08008e6c <__sinit>:
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	0004      	movs	r4, r0
 8008e70:	f7ff ffec 	bl	8008e4c <__sfp_lock_acquire>
 8008e74:	6a23      	ldr	r3, [r4, #32]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d002      	beq.n	8008e80 <__sinit+0x14>
 8008e7a:	f7ff ffef 	bl	8008e5c <__sfp_lock_release>
 8008e7e:	bd10      	pop	{r4, pc}
 8008e80:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <__sinit+0x28>)
 8008e82:	6223      	str	r3, [r4, #32]
 8008e84:	4b04      	ldr	r3, [pc, #16]	@ (8008e98 <__sinit+0x2c>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1f6      	bne.n	8008e7a <__sinit+0xe>
 8008e8c:	f7ff ffc0 	bl	8008e10 <global_stdio_init.part.0>
 8008e90:	e7f3      	b.n	8008e7a <__sinit+0xe>
 8008e92:	46c0      	nop			@ (mov r8, r8)
 8008e94:	08008dd5 	.word	0x08008dd5
 8008e98:	20000d98 	.word	0x20000d98

08008e9c <_fwalk_sglue>:
 8008e9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e9e:	0014      	movs	r4, r2
 8008ea0:	2600      	movs	r6, #0
 8008ea2:	9000      	str	r0, [sp, #0]
 8008ea4:	9101      	str	r1, [sp, #4]
 8008ea6:	68a5      	ldr	r5, [r4, #8]
 8008ea8:	6867      	ldr	r7, [r4, #4]
 8008eaa:	3f01      	subs	r7, #1
 8008eac:	d504      	bpl.n	8008eb8 <_fwalk_sglue+0x1c>
 8008eae:	6824      	ldr	r4, [r4, #0]
 8008eb0:	2c00      	cmp	r4, #0
 8008eb2:	d1f8      	bne.n	8008ea6 <_fwalk_sglue+0xa>
 8008eb4:	0030      	movs	r0, r6
 8008eb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008eb8:	89ab      	ldrh	r3, [r5, #12]
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d908      	bls.n	8008ed0 <_fwalk_sglue+0x34>
 8008ebe:	220e      	movs	r2, #14
 8008ec0:	5eab      	ldrsh	r3, [r5, r2]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	d004      	beq.n	8008ed0 <_fwalk_sglue+0x34>
 8008ec6:	0029      	movs	r1, r5
 8008ec8:	9800      	ldr	r0, [sp, #0]
 8008eca:	9b01      	ldr	r3, [sp, #4]
 8008ecc:	4798      	blx	r3
 8008ece:	4306      	orrs	r6, r0
 8008ed0:	3568      	adds	r5, #104	@ 0x68
 8008ed2:	e7ea      	b.n	8008eaa <_fwalk_sglue+0xe>

08008ed4 <siprintf>:
 8008ed4:	b40e      	push	{r1, r2, r3}
 8008ed6:	b510      	push	{r4, lr}
 8008ed8:	2400      	movs	r4, #0
 8008eda:	490c      	ldr	r1, [pc, #48]	@ (8008f0c <siprintf+0x38>)
 8008edc:	b09d      	sub	sp, #116	@ 0x74
 8008ede:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008ee0:	9002      	str	r0, [sp, #8]
 8008ee2:	9006      	str	r0, [sp, #24]
 8008ee4:	9107      	str	r1, [sp, #28]
 8008ee6:	9104      	str	r1, [sp, #16]
 8008ee8:	4809      	ldr	r0, [pc, #36]	@ (8008f10 <siprintf+0x3c>)
 8008eea:	490a      	ldr	r1, [pc, #40]	@ (8008f14 <siprintf+0x40>)
 8008eec:	cb04      	ldmia	r3!, {r2}
 8008eee:	9105      	str	r1, [sp, #20]
 8008ef0:	6800      	ldr	r0, [r0, #0]
 8008ef2:	a902      	add	r1, sp, #8
 8008ef4:	9301      	str	r3, [sp, #4]
 8008ef6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008ef8:	f001 fc64 	bl	800a7c4 <_svfiprintf_r>
 8008efc:	9b02      	ldr	r3, [sp, #8]
 8008efe:	701c      	strb	r4, [r3, #0]
 8008f00:	b01d      	add	sp, #116	@ 0x74
 8008f02:	bc10      	pop	{r4}
 8008f04:	bc08      	pop	{r3}
 8008f06:	b003      	add	sp, #12
 8008f08:	4718      	bx	r3
 8008f0a:	46c0      	nop			@ (mov r8, r8)
 8008f0c:	7fffffff 	.word	0x7fffffff
 8008f10:	2000001c 	.word	0x2000001c
 8008f14:	ffff0208 	.word	0xffff0208

08008f18 <__sread>:
 8008f18:	b570      	push	{r4, r5, r6, lr}
 8008f1a:	000c      	movs	r4, r1
 8008f1c:	250e      	movs	r5, #14
 8008f1e:	5f49      	ldrsh	r1, [r1, r5]
 8008f20:	f000 f878 	bl	8009014 <_read_r>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	db03      	blt.n	8008f30 <__sread+0x18>
 8008f28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008f2a:	181b      	adds	r3, r3, r0
 8008f2c:	6563      	str	r3, [r4, #84]	@ 0x54
 8008f2e:	bd70      	pop	{r4, r5, r6, pc}
 8008f30:	89a3      	ldrh	r3, [r4, #12]
 8008f32:	4a02      	ldr	r2, [pc, #8]	@ (8008f3c <__sread+0x24>)
 8008f34:	4013      	ands	r3, r2
 8008f36:	81a3      	strh	r3, [r4, #12]
 8008f38:	e7f9      	b.n	8008f2e <__sread+0x16>
 8008f3a:	46c0      	nop			@ (mov r8, r8)
 8008f3c:	ffffefff 	.word	0xffffefff

08008f40 <__swrite>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	001f      	movs	r7, r3
 8008f44:	898b      	ldrh	r3, [r1, #12]
 8008f46:	0005      	movs	r5, r0
 8008f48:	000c      	movs	r4, r1
 8008f4a:	0016      	movs	r6, r2
 8008f4c:	05db      	lsls	r3, r3, #23
 8008f4e:	d505      	bpl.n	8008f5c <__swrite+0x1c>
 8008f50:	230e      	movs	r3, #14
 8008f52:	5ec9      	ldrsh	r1, [r1, r3]
 8008f54:	2200      	movs	r2, #0
 8008f56:	2302      	movs	r3, #2
 8008f58:	f000 f848 	bl	8008fec <_lseek_r>
 8008f5c:	89a3      	ldrh	r3, [r4, #12]
 8008f5e:	4a05      	ldr	r2, [pc, #20]	@ (8008f74 <__swrite+0x34>)
 8008f60:	0028      	movs	r0, r5
 8008f62:	4013      	ands	r3, r2
 8008f64:	81a3      	strh	r3, [r4, #12]
 8008f66:	0032      	movs	r2, r6
 8008f68:	230e      	movs	r3, #14
 8008f6a:	5ee1      	ldrsh	r1, [r4, r3]
 8008f6c:	003b      	movs	r3, r7
 8008f6e:	f000 f865 	bl	800903c <_write_r>
 8008f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f74:	ffffefff 	.word	0xffffefff

08008f78 <__sseek>:
 8008f78:	b570      	push	{r4, r5, r6, lr}
 8008f7a:	000c      	movs	r4, r1
 8008f7c:	250e      	movs	r5, #14
 8008f7e:	5f49      	ldrsh	r1, [r1, r5]
 8008f80:	f000 f834 	bl	8008fec <_lseek_r>
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	1c42      	adds	r2, r0, #1
 8008f88:	d103      	bne.n	8008f92 <__sseek+0x1a>
 8008f8a:	4a05      	ldr	r2, [pc, #20]	@ (8008fa0 <__sseek+0x28>)
 8008f8c:	4013      	ands	r3, r2
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	2280      	movs	r2, #128	@ 0x80
 8008f94:	0152      	lsls	r2, r2, #5
 8008f96:	4313      	orrs	r3, r2
 8008f98:	81a3      	strh	r3, [r4, #12]
 8008f9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f9c:	e7f8      	b.n	8008f90 <__sseek+0x18>
 8008f9e:	46c0      	nop			@ (mov r8, r8)
 8008fa0:	ffffefff 	.word	0xffffefff

08008fa4 <__sclose>:
 8008fa4:	b510      	push	{r4, lr}
 8008fa6:	230e      	movs	r3, #14
 8008fa8:	5ec9      	ldrsh	r1, [r1, r3]
 8008faa:	f000 f80d 	bl	8008fc8 <_close_r>
 8008fae:	bd10      	pop	{r4, pc}

08008fb0 <memset>:
 8008fb0:	0003      	movs	r3, r0
 8008fb2:	1882      	adds	r2, r0, r2
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d100      	bne.n	8008fba <memset+0xa>
 8008fb8:	4770      	bx	lr
 8008fba:	7019      	strb	r1, [r3, #0]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	e7f9      	b.n	8008fb4 <memset+0x4>

08008fc0 <_localeconv_r>:
 8008fc0:	4800      	ldr	r0, [pc, #0]	@ (8008fc4 <_localeconv_r+0x4>)
 8008fc2:	4770      	bx	lr
 8008fc4:	2000015c 	.word	0x2000015c

08008fc8 <_close_r>:
 8008fc8:	2300      	movs	r3, #0
 8008fca:	b570      	push	{r4, r5, r6, lr}
 8008fcc:	4d06      	ldr	r5, [pc, #24]	@ (8008fe8 <_close_r+0x20>)
 8008fce:	0004      	movs	r4, r0
 8008fd0:	0008      	movs	r0, r1
 8008fd2:	602b      	str	r3, [r5, #0]
 8008fd4:	f7fb f870 	bl	80040b8 <_close>
 8008fd8:	1c43      	adds	r3, r0, #1
 8008fda:	d103      	bne.n	8008fe4 <_close_r+0x1c>
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d000      	beq.n	8008fe4 <_close_r+0x1c>
 8008fe2:	6023      	str	r3, [r4, #0]
 8008fe4:	bd70      	pop	{r4, r5, r6, pc}
 8008fe6:	46c0      	nop			@ (mov r8, r8)
 8008fe8:	20000d9c 	.word	0x20000d9c

08008fec <_lseek_r>:
 8008fec:	b570      	push	{r4, r5, r6, lr}
 8008fee:	0004      	movs	r4, r0
 8008ff0:	0008      	movs	r0, r1
 8008ff2:	0011      	movs	r1, r2
 8008ff4:	001a      	movs	r2, r3
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	4d05      	ldr	r5, [pc, #20]	@ (8009010 <_lseek_r+0x24>)
 8008ffa:	602b      	str	r3, [r5, #0]
 8008ffc:	f7fb f87d 	bl	80040fa <_lseek>
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	d103      	bne.n	800900c <_lseek_r+0x20>
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d000      	beq.n	800900c <_lseek_r+0x20>
 800900a:	6023      	str	r3, [r4, #0]
 800900c:	bd70      	pop	{r4, r5, r6, pc}
 800900e:	46c0      	nop			@ (mov r8, r8)
 8009010:	20000d9c 	.word	0x20000d9c

08009014 <_read_r>:
 8009014:	b570      	push	{r4, r5, r6, lr}
 8009016:	0004      	movs	r4, r0
 8009018:	0008      	movs	r0, r1
 800901a:	0011      	movs	r1, r2
 800901c:	001a      	movs	r2, r3
 800901e:	2300      	movs	r3, #0
 8009020:	4d05      	ldr	r5, [pc, #20]	@ (8009038 <_read_r+0x24>)
 8009022:	602b      	str	r3, [r5, #0]
 8009024:	f7fb f80f 	bl	8004046 <_read>
 8009028:	1c43      	adds	r3, r0, #1
 800902a:	d103      	bne.n	8009034 <_read_r+0x20>
 800902c:	682b      	ldr	r3, [r5, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d000      	beq.n	8009034 <_read_r+0x20>
 8009032:	6023      	str	r3, [r4, #0]
 8009034:	bd70      	pop	{r4, r5, r6, pc}
 8009036:	46c0      	nop			@ (mov r8, r8)
 8009038:	20000d9c 	.word	0x20000d9c

0800903c <_write_r>:
 800903c:	b570      	push	{r4, r5, r6, lr}
 800903e:	0004      	movs	r4, r0
 8009040:	0008      	movs	r0, r1
 8009042:	0011      	movs	r1, r2
 8009044:	001a      	movs	r2, r3
 8009046:	2300      	movs	r3, #0
 8009048:	4d05      	ldr	r5, [pc, #20]	@ (8009060 <_write_r+0x24>)
 800904a:	602b      	str	r3, [r5, #0]
 800904c:	f7fb f818 	bl	8004080 <_write>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d103      	bne.n	800905c <_write_r+0x20>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d000      	beq.n	800905c <_write_r+0x20>
 800905a:	6023      	str	r3, [r4, #0]
 800905c:	bd70      	pop	{r4, r5, r6, pc}
 800905e:	46c0      	nop			@ (mov r8, r8)
 8009060:	20000d9c 	.word	0x20000d9c

08009064 <__errno>:
 8009064:	4b01      	ldr	r3, [pc, #4]	@ (800906c <__errno+0x8>)
 8009066:	6818      	ldr	r0, [r3, #0]
 8009068:	4770      	bx	lr
 800906a:	46c0      	nop			@ (mov r8, r8)
 800906c:	2000001c 	.word	0x2000001c

08009070 <__libc_init_array>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	2600      	movs	r6, #0
 8009074:	4c0c      	ldr	r4, [pc, #48]	@ (80090a8 <__libc_init_array+0x38>)
 8009076:	4d0d      	ldr	r5, [pc, #52]	@ (80090ac <__libc_init_array+0x3c>)
 8009078:	1b64      	subs	r4, r4, r5
 800907a:	10a4      	asrs	r4, r4, #2
 800907c:	42a6      	cmp	r6, r4
 800907e:	d109      	bne.n	8009094 <__libc_init_array+0x24>
 8009080:	2600      	movs	r6, #0
 8009082:	f003 f8bf 	bl	800c204 <_init>
 8009086:	4c0a      	ldr	r4, [pc, #40]	@ (80090b0 <__libc_init_array+0x40>)
 8009088:	4d0a      	ldr	r5, [pc, #40]	@ (80090b4 <__libc_init_array+0x44>)
 800908a:	1b64      	subs	r4, r4, r5
 800908c:	10a4      	asrs	r4, r4, #2
 800908e:	42a6      	cmp	r6, r4
 8009090:	d105      	bne.n	800909e <__libc_init_array+0x2e>
 8009092:	bd70      	pop	{r4, r5, r6, pc}
 8009094:	00b3      	lsls	r3, r6, #2
 8009096:	58eb      	ldr	r3, [r5, r3]
 8009098:	4798      	blx	r3
 800909a:	3601      	adds	r6, #1
 800909c:	e7ee      	b.n	800907c <__libc_init_array+0xc>
 800909e:	00b3      	lsls	r3, r6, #2
 80090a0:	58eb      	ldr	r3, [r5, r3]
 80090a2:	4798      	blx	r3
 80090a4:	3601      	adds	r6, #1
 80090a6:	e7f2      	b.n	800908e <__libc_init_array+0x1e>
 80090a8:	0800d1b8 	.word	0x0800d1b8
 80090ac:	0800d1b8 	.word	0x0800d1b8
 80090b0:	0800d1bc 	.word	0x0800d1bc
 80090b4:	0800d1b8 	.word	0x0800d1b8

080090b8 <__retarget_lock_init_recursive>:
 80090b8:	4770      	bx	lr

080090ba <__retarget_lock_acquire_recursive>:
 80090ba:	4770      	bx	lr

080090bc <__retarget_lock_release_recursive>:
 80090bc:	4770      	bx	lr

080090be <memchr>:
 80090be:	b2c9      	uxtb	r1, r1
 80090c0:	1882      	adds	r2, r0, r2
 80090c2:	4290      	cmp	r0, r2
 80090c4:	d101      	bne.n	80090ca <memchr+0xc>
 80090c6:	2000      	movs	r0, #0
 80090c8:	4770      	bx	lr
 80090ca:	7803      	ldrb	r3, [r0, #0]
 80090cc:	428b      	cmp	r3, r1
 80090ce:	d0fb      	beq.n	80090c8 <memchr+0xa>
 80090d0:	3001      	adds	r0, #1
 80090d2:	e7f6      	b.n	80090c2 <memchr+0x4>

080090d4 <quorem>:
 80090d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090d6:	6903      	ldr	r3, [r0, #16]
 80090d8:	690c      	ldr	r4, [r1, #16]
 80090da:	b089      	sub	sp, #36	@ 0x24
 80090dc:	9003      	str	r0, [sp, #12]
 80090de:	9106      	str	r1, [sp, #24]
 80090e0:	2000      	movs	r0, #0
 80090e2:	42a3      	cmp	r3, r4
 80090e4:	db63      	blt.n	80091ae <quorem+0xda>
 80090e6:	000b      	movs	r3, r1
 80090e8:	3c01      	subs	r4, #1
 80090ea:	3314      	adds	r3, #20
 80090ec:	00a5      	lsls	r5, r4, #2
 80090ee:	9304      	str	r3, [sp, #16]
 80090f0:	195b      	adds	r3, r3, r5
 80090f2:	9305      	str	r3, [sp, #20]
 80090f4:	9b03      	ldr	r3, [sp, #12]
 80090f6:	3314      	adds	r3, #20
 80090f8:	9301      	str	r3, [sp, #4]
 80090fa:	195d      	adds	r5, r3, r5
 80090fc:	9b05      	ldr	r3, [sp, #20]
 80090fe:	682f      	ldr	r7, [r5, #0]
 8009100:	681e      	ldr	r6, [r3, #0]
 8009102:	0038      	movs	r0, r7
 8009104:	3601      	adds	r6, #1
 8009106:	0031      	movs	r1, r6
 8009108:	f7f7 f818 	bl	800013c <__udivsi3>
 800910c:	9002      	str	r0, [sp, #8]
 800910e:	42b7      	cmp	r7, r6
 8009110:	d327      	bcc.n	8009162 <quorem+0x8e>
 8009112:	9b04      	ldr	r3, [sp, #16]
 8009114:	2700      	movs	r7, #0
 8009116:	469c      	mov	ip, r3
 8009118:	9e01      	ldr	r6, [sp, #4]
 800911a:	9707      	str	r7, [sp, #28]
 800911c:	4662      	mov	r2, ip
 800911e:	ca08      	ldmia	r2!, {r3}
 8009120:	6830      	ldr	r0, [r6, #0]
 8009122:	4694      	mov	ip, r2
 8009124:	9a02      	ldr	r2, [sp, #8]
 8009126:	b299      	uxth	r1, r3
 8009128:	4351      	muls	r1, r2
 800912a:	0c1b      	lsrs	r3, r3, #16
 800912c:	4353      	muls	r3, r2
 800912e:	19c9      	adds	r1, r1, r7
 8009130:	0c0a      	lsrs	r2, r1, #16
 8009132:	189b      	adds	r3, r3, r2
 8009134:	b289      	uxth	r1, r1
 8009136:	b282      	uxth	r2, r0
 8009138:	1a52      	subs	r2, r2, r1
 800913a:	9907      	ldr	r1, [sp, #28]
 800913c:	0c1f      	lsrs	r7, r3, #16
 800913e:	1852      	adds	r2, r2, r1
 8009140:	0c00      	lsrs	r0, r0, #16
 8009142:	b29b      	uxth	r3, r3
 8009144:	1411      	asrs	r1, r2, #16
 8009146:	1ac3      	subs	r3, r0, r3
 8009148:	185b      	adds	r3, r3, r1
 800914a:	1419      	asrs	r1, r3, #16
 800914c:	b292      	uxth	r2, r2
 800914e:	041b      	lsls	r3, r3, #16
 8009150:	431a      	orrs	r2, r3
 8009152:	9b05      	ldr	r3, [sp, #20]
 8009154:	9107      	str	r1, [sp, #28]
 8009156:	c604      	stmia	r6!, {r2}
 8009158:	4563      	cmp	r3, ip
 800915a:	d2df      	bcs.n	800911c <quorem+0x48>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d02b      	beq.n	80091ba <quorem+0xe6>
 8009162:	9906      	ldr	r1, [sp, #24]
 8009164:	9803      	ldr	r0, [sp, #12]
 8009166:	f001 f9b7 	bl	800a4d8 <__mcmp>
 800916a:	2800      	cmp	r0, #0
 800916c:	db1e      	blt.n	80091ac <quorem+0xd8>
 800916e:	2600      	movs	r6, #0
 8009170:	9d01      	ldr	r5, [sp, #4]
 8009172:	9904      	ldr	r1, [sp, #16]
 8009174:	c901      	ldmia	r1!, {r0}
 8009176:	682b      	ldr	r3, [r5, #0]
 8009178:	b287      	uxth	r7, r0
 800917a:	b29a      	uxth	r2, r3
 800917c:	1bd2      	subs	r2, r2, r7
 800917e:	1992      	adds	r2, r2, r6
 8009180:	0c00      	lsrs	r0, r0, #16
 8009182:	0c1b      	lsrs	r3, r3, #16
 8009184:	1a1b      	subs	r3, r3, r0
 8009186:	1410      	asrs	r0, r2, #16
 8009188:	181b      	adds	r3, r3, r0
 800918a:	141e      	asrs	r6, r3, #16
 800918c:	b292      	uxth	r2, r2
 800918e:	041b      	lsls	r3, r3, #16
 8009190:	431a      	orrs	r2, r3
 8009192:	9b05      	ldr	r3, [sp, #20]
 8009194:	c504      	stmia	r5!, {r2}
 8009196:	428b      	cmp	r3, r1
 8009198:	d2ec      	bcs.n	8009174 <quorem+0xa0>
 800919a:	9a01      	ldr	r2, [sp, #4]
 800919c:	00a3      	lsls	r3, r4, #2
 800919e:	18d3      	adds	r3, r2, r3
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	2a00      	cmp	r2, #0
 80091a4:	d014      	beq.n	80091d0 <quorem+0xfc>
 80091a6:	9b02      	ldr	r3, [sp, #8]
 80091a8:	3301      	adds	r3, #1
 80091aa:	9302      	str	r3, [sp, #8]
 80091ac:	9802      	ldr	r0, [sp, #8]
 80091ae:	b009      	add	sp, #36	@ 0x24
 80091b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091b2:	682b      	ldr	r3, [r5, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d104      	bne.n	80091c2 <quorem+0xee>
 80091b8:	3c01      	subs	r4, #1
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	3d04      	subs	r5, #4
 80091be:	42ab      	cmp	r3, r5
 80091c0:	d3f7      	bcc.n	80091b2 <quorem+0xde>
 80091c2:	9b03      	ldr	r3, [sp, #12]
 80091c4:	611c      	str	r4, [r3, #16]
 80091c6:	e7cc      	b.n	8009162 <quorem+0x8e>
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	2a00      	cmp	r2, #0
 80091cc:	d104      	bne.n	80091d8 <quorem+0x104>
 80091ce:	3c01      	subs	r4, #1
 80091d0:	9a01      	ldr	r2, [sp, #4]
 80091d2:	3b04      	subs	r3, #4
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d3f7      	bcc.n	80091c8 <quorem+0xf4>
 80091d8:	9b03      	ldr	r3, [sp, #12]
 80091da:	611c      	str	r4, [r3, #16]
 80091dc:	e7e3      	b.n	80091a6 <quorem+0xd2>
	...

080091e0 <_dtoa_r>:
 80091e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091e2:	0014      	movs	r4, r2
 80091e4:	001d      	movs	r5, r3
 80091e6:	69c6      	ldr	r6, [r0, #28]
 80091e8:	b09d      	sub	sp, #116	@ 0x74
 80091ea:	940a      	str	r4, [sp, #40]	@ 0x28
 80091ec:	950b      	str	r5, [sp, #44]	@ 0x2c
 80091ee:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80091f0:	9003      	str	r0, [sp, #12]
 80091f2:	2e00      	cmp	r6, #0
 80091f4:	d10f      	bne.n	8009216 <_dtoa_r+0x36>
 80091f6:	2010      	movs	r0, #16
 80091f8:	f000 fe2c 	bl	8009e54 <malloc>
 80091fc:	9b03      	ldr	r3, [sp, #12]
 80091fe:	1e02      	subs	r2, r0, #0
 8009200:	61d8      	str	r0, [r3, #28]
 8009202:	d104      	bne.n	800920e <_dtoa_r+0x2e>
 8009204:	21ef      	movs	r1, #239	@ 0xef
 8009206:	4bc7      	ldr	r3, [pc, #796]	@ (8009524 <_dtoa_r+0x344>)
 8009208:	48c7      	ldr	r0, [pc, #796]	@ (8009528 <_dtoa_r+0x348>)
 800920a:	f001 fd59 	bl	800acc0 <__assert_func>
 800920e:	6046      	str	r6, [r0, #4]
 8009210:	6086      	str	r6, [r0, #8]
 8009212:	6006      	str	r6, [r0, #0]
 8009214:	60c6      	str	r6, [r0, #12]
 8009216:	9b03      	ldr	r3, [sp, #12]
 8009218:	69db      	ldr	r3, [r3, #28]
 800921a:	6819      	ldr	r1, [r3, #0]
 800921c:	2900      	cmp	r1, #0
 800921e:	d00b      	beq.n	8009238 <_dtoa_r+0x58>
 8009220:	685a      	ldr	r2, [r3, #4]
 8009222:	2301      	movs	r3, #1
 8009224:	4093      	lsls	r3, r2
 8009226:	604a      	str	r2, [r1, #4]
 8009228:	608b      	str	r3, [r1, #8]
 800922a:	9803      	ldr	r0, [sp, #12]
 800922c:	f000 ff12 	bl	800a054 <_Bfree>
 8009230:	2200      	movs	r2, #0
 8009232:	9b03      	ldr	r3, [sp, #12]
 8009234:	69db      	ldr	r3, [r3, #28]
 8009236:	601a      	str	r2, [r3, #0]
 8009238:	2d00      	cmp	r5, #0
 800923a:	da1e      	bge.n	800927a <_dtoa_r+0x9a>
 800923c:	2301      	movs	r3, #1
 800923e:	603b      	str	r3, [r7, #0]
 8009240:	006b      	lsls	r3, r5, #1
 8009242:	085b      	lsrs	r3, r3, #1
 8009244:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009246:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009248:	4bb8      	ldr	r3, [pc, #736]	@ (800952c <_dtoa_r+0x34c>)
 800924a:	4ab8      	ldr	r2, [pc, #736]	@ (800952c <_dtoa_r+0x34c>)
 800924c:	403b      	ands	r3, r7
 800924e:	4293      	cmp	r3, r2
 8009250:	d116      	bne.n	8009280 <_dtoa_r+0xa0>
 8009252:	4bb7      	ldr	r3, [pc, #732]	@ (8009530 <_dtoa_r+0x350>)
 8009254:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009256:	6013      	str	r3, [r2, #0]
 8009258:	033b      	lsls	r3, r7, #12
 800925a:	0b1b      	lsrs	r3, r3, #12
 800925c:	4323      	orrs	r3, r4
 800925e:	d101      	bne.n	8009264 <_dtoa_r+0x84>
 8009260:	f000 fd80 	bl	8009d64 <_dtoa_r+0xb84>
 8009264:	4bb3      	ldr	r3, [pc, #716]	@ (8009534 <_dtoa_r+0x354>)
 8009266:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009268:	9308      	str	r3, [sp, #32]
 800926a:	2a00      	cmp	r2, #0
 800926c:	d002      	beq.n	8009274 <_dtoa_r+0x94>
 800926e:	4bb2      	ldr	r3, [pc, #712]	@ (8009538 <_dtoa_r+0x358>)
 8009270:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009272:	6013      	str	r3, [r2, #0]
 8009274:	9808      	ldr	r0, [sp, #32]
 8009276:	b01d      	add	sp, #116	@ 0x74
 8009278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800927a:	2300      	movs	r3, #0
 800927c:	603b      	str	r3, [r7, #0]
 800927e:	e7e2      	b.n	8009246 <_dtoa_r+0x66>
 8009280:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009282:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009284:	9212      	str	r2, [sp, #72]	@ 0x48
 8009286:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009288:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800928a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800928c:	2200      	movs	r2, #0
 800928e:	2300      	movs	r3, #0
 8009290:	f7f7 f8da 	bl	8000448 <__aeabi_dcmpeq>
 8009294:	1e06      	subs	r6, r0, #0
 8009296:	d00b      	beq.n	80092b0 <_dtoa_r+0xd0>
 8009298:	2301      	movs	r3, #1
 800929a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800929c:	6013      	str	r3, [r2, #0]
 800929e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d002      	beq.n	80092aa <_dtoa_r+0xca>
 80092a4:	4ba5      	ldr	r3, [pc, #660]	@ (800953c <_dtoa_r+0x35c>)
 80092a6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80092a8:	6013      	str	r3, [r2, #0]
 80092aa:	4ba5      	ldr	r3, [pc, #660]	@ (8009540 <_dtoa_r+0x360>)
 80092ac:	9308      	str	r3, [sp, #32]
 80092ae:	e7e1      	b.n	8009274 <_dtoa_r+0x94>
 80092b0:	ab1a      	add	r3, sp, #104	@ 0x68
 80092b2:	9301      	str	r3, [sp, #4]
 80092b4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80092b6:	9300      	str	r3, [sp, #0]
 80092b8:	9803      	ldr	r0, [sp, #12]
 80092ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80092bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092be:	f001 f9c1 	bl	800a644 <__d2b>
 80092c2:	007a      	lsls	r2, r7, #1
 80092c4:	9005      	str	r0, [sp, #20]
 80092c6:	0d52      	lsrs	r2, r2, #21
 80092c8:	d100      	bne.n	80092cc <_dtoa_r+0xec>
 80092ca:	e07b      	b.n	80093c4 <_dtoa_r+0x1e4>
 80092cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092ce:	9618      	str	r6, [sp, #96]	@ 0x60
 80092d0:	0319      	lsls	r1, r3, #12
 80092d2:	4b9c      	ldr	r3, [pc, #624]	@ (8009544 <_dtoa_r+0x364>)
 80092d4:	0b09      	lsrs	r1, r1, #12
 80092d6:	430b      	orrs	r3, r1
 80092d8:	499b      	ldr	r1, [pc, #620]	@ (8009548 <_dtoa_r+0x368>)
 80092da:	1857      	adds	r7, r2, r1
 80092dc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80092de:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80092e0:	0019      	movs	r1, r3
 80092e2:	2200      	movs	r2, #0
 80092e4:	4b99      	ldr	r3, [pc, #612]	@ (800954c <_dtoa_r+0x36c>)
 80092e6:	f7f9 fb17 	bl	8002918 <__aeabi_dsub>
 80092ea:	4a99      	ldr	r2, [pc, #612]	@ (8009550 <_dtoa_r+0x370>)
 80092ec:	4b99      	ldr	r3, [pc, #612]	@ (8009554 <_dtoa_r+0x374>)
 80092ee:	f7f9 f82d 	bl	800234c <__aeabi_dmul>
 80092f2:	4a99      	ldr	r2, [pc, #612]	@ (8009558 <_dtoa_r+0x378>)
 80092f4:	4b99      	ldr	r3, [pc, #612]	@ (800955c <_dtoa_r+0x37c>)
 80092f6:	f7f8 f829 	bl	800134c <__aeabi_dadd>
 80092fa:	0004      	movs	r4, r0
 80092fc:	0038      	movs	r0, r7
 80092fe:	000d      	movs	r5, r1
 8009300:	f7f9 ff72 	bl	80031e8 <__aeabi_i2d>
 8009304:	4a96      	ldr	r2, [pc, #600]	@ (8009560 <_dtoa_r+0x380>)
 8009306:	4b97      	ldr	r3, [pc, #604]	@ (8009564 <_dtoa_r+0x384>)
 8009308:	f7f9 f820 	bl	800234c <__aeabi_dmul>
 800930c:	0002      	movs	r2, r0
 800930e:	000b      	movs	r3, r1
 8009310:	0020      	movs	r0, r4
 8009312:	0029      	movs	r1, r5
 8009314:	f7f8 f81a 	bl	800134c <__aeabi_dadd>
 8009318:	0004      	movs	r4, r0
 800931a:	000d      	movs	r5, r1
 800931c:	f7f9 ff28 	bl	8003170 <__aeabi_d2iz>
 8009320:	2200      	movs	r2, #0
 8009322:	9004      	str	r0, [sp, #16]
 8009324:	2300      	movs	r3, #0
 8009326:	0020      	movs	r0, r4
 8009328:	0029      	movs	r1, r5
 800932a:	f7f7 f893 	bl	8000454 <__aeabi_dcmplt>
 800932e:	2800      	cmp	r0, #0
 8009330:	d00b      	beq.n	800934a <_dtoa_r+0x16a>
 8009332:	9804      	ldr	r0, [sp, #16]
 8009334:	f7f9 ff58 	bl	80031e8 <__aeabi_i2d>
 8009338:	002b      	movs	r3, r5
 800933a:	0022      	movs	r2, r4
 800933c:	f7f7 f884 	bl	8000448 <__aeabi_dcmpeq>
 8009340:	4243      	negs	r3, r0
 8009342:	4158      	adcs	r0, r3
 8009344:	9b04      	ldr	r3, [sp, #16]
 8009346:	1a1b      	subs	r3, r3, r0
 8009348:	9304      	str	r3, [sp, #16]
 800934a:	2301      	movs	r3, #1
 800934c:	9315      	str	r3, [sp, #84]	@ 0x54
 800934e:	9b04      	ldr	r3, [sp, #16]
 8009350:	2b16      	cmp	r3, #22
 8009352:	d810      	bhi.n	8009376 <_dtoa_r+0x196>
 8009354:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009356:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009358:	9a04      	ldr	r2, [sp, #16]
 800935a:	4b83      	ldr	r3, [pc, #524]	@ (8009568 <_dtoa_r+0x388>)
 800935c:	00d2      	lsls	r2, r2, #3
 800935e:	189b      	adds	r3, r3, r2
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	f7f7 f876 	bl	8000454 <__aeabi_dcmplt>
 8009368:	2800      	cmp	r0, #0
 800936a:	d047      	beq.n	80093fc <_dtoa_r+0x21c>
 800936c:	9b04      	ldr	r3, [sp, #16]
 800936e:	3b01      	subs	r3, #1
 8009370:	9304      	str	r3, [sp, #16]
 8009372:	2300      	movs	r3, #0
 8009374:	9315      	str	r3, [sp, #84]	@ 0x54
 8009376:	2200      	movs	r2, #0
 8009378:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800937a:	9206      	str	r2, [sp, #24]
 800937c:	1bdb      	subs	r3, r3, r7
 800937e:	1e5a      	subs	r2, r3, #1
 8009380:	d53e      	bpl.n	8009400 <_dtoa_r+0x220>
 8009382:	2201      	movs	r2, #1
 8009384:	1ad3      	subs	r3, r2, r3
 8009386:	9306      	str	r3, [sp, #24]
 8009388:	2300      	movs	r3, #0
 800938a:	930d      	str	r3, [sp, #52]	@ 0x34
 800938c:	9b04      	ldr	r3, [sp, #16]
 800938e:	2b00      	cmp	r3, #0
 8009390:	db38      	blt.n	8009404 <_dtoa_r+0x224>
 8009392:	9a04      	ldr	r2, [sp, #16]
 8009394:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009396:	4694      	mov	ip, r2
 8009398:	4463      	add	r3, ip
 800939a:	930d      	str	r3, [sp, #52]	@ 0x34
 800939c:	2300      	movs	r3, #0
 800939e:	9214      	str	r2, [sp, #80]	@ 0x50
 80093a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80093a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093a4:	2401      	movs	r4, #1
 80093a6:	2b09      	cmp	r3, #9
 80093a8:	d862      	bhi.n	8009470 <_dtoa_r+0x290>
 80093aa:	2b05      	cmp	r3, #5
 80093ac:	dd02      	ble.n	80093b4 <_dtoa_r+0x1d4>
 80093ae:	2400      	movs	r4, #0
 80093b0:	3b04      	subs	r3, #4
 80093b2:	9322      	str	r3, [sp, #136]	@ 0x88
 80093b4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093b6:	1e98      	subs	r0, r3, #2
 80093b8:	2803      	cmp	r0, #3
 80093ba:	d863      	bhi.n	8009484 <_dtoa_r+0x2a4>
 80093bc:	f7f6 feaa 	bl	8000114 <__gnu_thumb1_case_uqi>
 80093c0:	2b385654 	.word	0x2b385654
 80093c4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80093c6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80093c8:	18f6      	adds	r6, r6, r3
 80093ca:	4b68      	ldr	r3, [pc, #416]	@ (800956c <_dtoa_r+0x38c>)
 80093cc:	18f2      	adds	r2, r6, r3
 80093ce:	2a20      	cmp	r2, #32
 80093d0:	dd0f      	ble.n	80093f2 <_dtoa_r+0x212>
 80093d2:	2340      	movs	r3, #64	@ 0x40
 80093d4:	1a9b      	subs	r3, r3, r2
 80093d6:	409f      	lsls	r7, r3
 80093d8:	4b65      	ldr	r3, [pc, #404]	@ (8009570 <_dtoa_r+0x390>)
 80093da:	0038      	movs	r0, r7
 80093dc:	18f3      	adds	r3, r6, r3
 80093de:	40dc      	lsrs	r4, r3
 80093e0:	4320      	orrs	r0, r4
 80093e2:	f7f9 ff2f 	bl	8003244 <__aeabi_ui2d>
 80093e6:	2201      	movs	r2, #1
 80093e8:	4b62      	ldr	r3, [pc, #392]	@ (8009574 <_dtoa_r+0x394>)
 80093ea:	1e77      	subs	r7, r6, #1
 80093ec:	18cb      	adds	r3, r1, r3
 80093ee:	9218      	str	r2, [sp, #96]	@ 0x60
 80093f0:	e776      	b.n	80092e0 <_dtoa_r+0x100>
 80093f2:	2320      	movs	r3, #32
 80093f4:	0020      	movs	r0, r4
 80093f6:	1a9b      	subs	r3, r3, r2
 80093f8:	4098      	lsls	r0, r3
 80093fa:	e7f2      	b.n	80093e2 <_dtoa_r+0x202>
 80093fc:	9015      	str	r0, [sp, #84]	@ 0x54
 80093fe:	e7ba      	b.n	8009376 <_dtoa_r+0x196>
 8009400:	920d      	str	r2, [sp, #52]	@ 0x34
 8009402:	e7c3      	b.n	800938c <_dtoa_r+0x1ac>
 8009404:	9b06      	ldr	r3, [sp, #24]
 8009406:	9a04      	ldr	r2, [sp, #16]
 8009408:	1a9b      	subs	r3, r3, r2
 800940a:	9306      	str	r3, [sp, #24]
 800940c:	4253      	negs	r3, r2
 800940e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009410:	2300      	movs	r3, #0
 8009412:	9314      	str	r3, [sp, #80]	@ 0x50
 8009414:	e7c5      	b.n	80093a2 <_dtoa_r+0x1c2>
 8009416:	2301      	movs	r3, #1
 8009418:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800941a:	9310      	str	r3, [sp, #64]	@ 0x40
 800941c:	4694      	mov	ip, r2
 800941e:	9b04      	ldr	r3, [sp, #16]
 8009420:	4463      	add	r3, ip
 8009422:	930e      	str	r3, [sp, #56]	@ 0x38
 8009424:	3301      	adds	r3, #1
 8009426:	9309      	str	r3, [sp, #36]	@ 0x24
 8009428:	2b00      	cmp	r3, #0
 800942a:	dc08      	bgt.n	800943e <_dtoa_r+0x25e>
 800942c:	2301      	movs	r3, #1
 800942e:	e006      	b.n	800943e <_dtoa_r+0x25e>
 8009430:	2301      	movs	r3, #1
 8009432:	9310      	str	r3, [sp, #64]	@ 0x40
 8009434:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009436:	2b00      	cmp	r3, #0
 8009438:	dd28      	ble.n	800948c <_dtoa_r+0x2ac>
 800943a:	930e      	str	r3, [sp, #56]	@ 0x38
 800943c:	9309      	str	r3, [sp, #36]	@ 0x24
 800943e:	9a03      	ldr	r2, [sp, #12]
 8009440:	2100      	movs	r1, #0
 8009442:	69d0      	ldr	r0, [r2, #28]
 8009444:	2204      	movs	r2, #4
 8009446:	0015      	movs	r5, r2
 8009448:	3514      	adds	r5, #20
 800944a:	429d      	cmp	r5, r3
 800944c:	d923      	bls.n	8009496 <_dtoa_r+0x2b6>
 800944e:	6041      	str	r1, [r0, #4]
 8009450:	9803      	ldr	r0, [sp, #12]
 8009452:	f000 fdbb 	bl	8009fcc <_Balloc>
 8009456:	9008      	str	r0, [sp, #32]
 8009458:	2800      	cmp	r0, #0
 800945a:	d11f      	bne.n	800949c <_dtoa_r+0x2bc>
 800945c:	21b0      	movs	r1, #176	@ 0xb0
 800945e:	4b46      	ldr	r3, [pc, #280]	@ (8009578 <_dtoa_r+0x398>)
 8009460:	4831      	ldr	r0, [pc, #196]	@ (8009528 <_dtoa_r+0x348>)
 8009462:	9a08      	ldr	r2, [sp, #32]
 8009464:	31ff      	adds	r1, #255	@ 0xff
 8009466:	e6d0      	b.n	800920a <_dtoa_r+0x2a>
 8009468:	2300      	movs	r3, #0
 800946a:	e7e2      	b.n	8009432 <_dtoa_r+0x252>
 800946c:	2300      	movs	r3, #0
 800946e:	e7d3      	b.n	8009418 <_dtoa_r+0x238>
 8009470:	2300      	movs	r3, #0
 8009472:	9410      	str	r4, [sp, #64]	@ 0x40
 8009474:	9322      	str	r3, [sp, #136]	@ 0x88
 8009476:	3b01      	subs	r3, #1
 8009478:	2200      	movs	r2, #0
 800947a:	930e      	str	r3, [sp, #56]	@ 0x38
 800947c:	9309      	str	r3, [sp, #36]	@ 0x24
 800947e:	3313      	adds	r3, #19
 8009480:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009482:	e7dc      	b.n	800943e <_dtoa_r+0x25e>
 8009484:	2301      	movs	r3, #1
 8009486:	9310      	str	r3, [sp, #64]	@ 0x40
 8009488:	3b02      	subs	r3, #2
 800948a:	e7f5      	b.n	8009478 <_dtoa_r+0x298>
 800948c:	2301      	movs	r3, #1
 800948e:	001a      	movs	r2, r3
 8009490:	930e      	str	r3, [sp, #56]	@ 0x38
 8009492:	9309      	str	r3, [sp, #36]	@ 0x24
 8009494:	e7f4      	b.n	8009480 <_dtoa_r+0x2a0>
 8009496:	3101      	adds	r1, #1
 8009498:	0052      	lsls	r2, r2, #1
 800949a:	e7d4      	b.n	8009446 <_dtoa_r+0x266>
 800949c:	9b03      	ldr	r3, [sp, #12]
 800949e:	9a08      	ldr	r2, [sp, #32]
 80094a0:	69db      	ldr	r3, [r3, #28]
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a6:	2b0e      	cmp	r3, #14
 80094a8:	d900      	bls.n	80094ac <_dtoa_r+0x2cc>
 80094aa:	e0d6      	b.n	800965a <_dtoa_r+0x47a>
 80094ac:	2c00      	cmp	r4, #0
 80094ae:	d100      	bne.n	80094b2 <_dtoa_r+0x2d2>
 80094b0:	e0d3      	b.n	800965a <_dtoa_r+0x47a>
 80094b2:	9b04      	ldr	r3, [sp, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dd63      	ble.n	8009580 <_dtoa_r+0x3a0>
 80094b8:	210f      	movs	r1, #15
 80094ba:	9a04      	ldr	r2, [sp, #16]
 80094bc:	4b2a      	ldr	r3, [pc, #168]	@ (8009568 <_dtoa_r+0x388>)
 80094be:	400a      	ands	r2, r1
 80094c0:	00d2      	lsls	r2, r2, #3
 80094c2:	189b      	adds	r3, r3, r2
 80094c4:	681e      	ldr	r6, [r3, #0]
 80094c6:	685f      	ldr	r7, [r3, #4]
 80094c8:	9b04      	ldr	r3, [sp, #16]
 80094ca:	2402      	movs	r4, #2
 80094cc:	111d      	asrs	r5, r3, #4
 80094ce:	05db      	lsls	r3, r3, #23
 80094d0:	d50a      	bpl.n	80094e8 <_dtoa_r+0x308>
 80094d2:	4b2a      	ldr	r3, [pc, #168]	@ (800957c <_dtoa_r+0x39c>)
 80094d4:	400d      	ands	r5, r1
 80094d6:	6a1a      	ldr	r2, [r3, #32]
 80094d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094da:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80094dc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80094de:	f7f8 fafb 	bl	8001ad8 <__aeabi_ddiv>
 80094e2:	900a      	str	r0, [sp, #40]	@ 0x28
 80094e4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80094e6:	3401      	adds	r4, #1
 80094e8:	4b24      	ldr	r3, [pc, #144]	@ (800957c <_dtoa_r+0x39c>)
 80094ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80094ec:	2d00      	cmp	r5, #0
 80094ee:	d108      	bne.n	8009502 <_dtoa_r+0x322>
 80094f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80094f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094f4:	0032      	movs	r2, r6
 80094f6:	003b      	movs	r3, r7
 80094f8:	f7f8 faee 	bl	8001ad8 <__aeabi_ddiv>
 80094fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80094fe:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009500:	e059      	b.n	80095b6 <_dtoa_r+0x3d6>
 8009502:	2301      	movs	r3, #1
 8009504:	421d      	tst	r5, r3
 8009506:	d009      	beq.n	800951c <_dtoa_r+0x33c>
 8009508:	18e4      	adds	r4, r4, r3
 800950a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800950c:	0030      	movs	r0, r6
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	0039      	movs	r1, r7
 8009514:	f7f8 ff1a 	bl	800234c <__aeabi_dmul>
 8009518:	0006      	movs	r6, r0
 800951a:	000f      	movs	r7, r1
 800951c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800951e:	106d      	asrs	r5, r5, #1
 8009520:	3308      	adds	r3, #8
 8009522:	e7e2      	b.n	80094ea <_dtoa_r+0x30a>
 8009524:	0800cca9 	.word	0x0800cca9
 8009528:	0800ccc0 	.word	0x0800ccc0
 800952c:	7ff00000 	.word	0x7ff00000
 8009530:	0000270f 	.word	0x0000270f
 8009534:	0800cca5 	.word	0x0800cca5
 8009538:	0800cca8 	.word	0x0800cca8
 800953c:	0800cc79 	.word	0x0800cc79
 8009540:	0800cc78 	.word	0x0800cc78
 8009544:	3ff00000 	.word	0x3ff00000
 8009548:	fffffc01 	.word	0xfffffc01
 800954c:	3ff80000 	.word	0x3ff80000
 8009550:	636f4361 	.word	0x636f4361
 8009554:	3fd287a7 	.word	0x3fd287a7
 8009558:	8b60c8b3 	.word	0x8b60c8b3
 800955c:	3fc68a28 	.word	0x3fc68a28
 8009560:	509f79fb 	.word	0x509f79fb
 8009564:	3fd34413 	.word	0x3fd34413
 8009568:	0800ce10 	.word	0x0800ce10
 800956c:	00000432 	.word	0x00000432
 8009570:	00000412 	.word	0x00000412
 8009574:	fe100000 	.word	0xfe100000
 8009578:	0800cd18 	.word	0x0800cd18
 800957c:	0800cde8 	.word	0x0800cde8
 8009580:	9b04      	ldr	r3, [sp, #16]
 8009582:	2402      	movs	r4, #2
 8009584:	2b00      	cmp	r3, #0
 8009586:	d016      	beq.n	80095b6 <_dtoa_r+0x3d6>
 8009588:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800958a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800958c:	220f      	movs	r2, #15
 800958e:	425d      	negs	r5, r3
 8009590:	402a      	ands	r2, r5
 8009592:	4bd5      	ldr	r3, [pc, #852]	@ (80098e8 <_dtoa_r+0x708>)
 8009594:	00d2      	lsls	r2, r2, #3
 8009596:	189b      	adds	r3, r3, r2
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	f7f8 fed6 	bl	800234c <__aeabi_dmul>
 80095a0:	2701      	movs	r7, #1
 80095a2:	2300      	movs	r3, #0
 80095a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095a6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095a8:	4ed0      	ldr	r6, [pc, #832]	@ (80098ec <_dtoa_r+0x70c>)
 80095aa:	112d      	asrs	r5, r5, #4
 80095ac:	2d00      	cmp	r5, #0
 80095ae:	d000      	beq.n	80095b2 <_dtoa_r+0x3d2>
 80095b0:	e095      	b.n	80096de <_dtoa_r+0x4fe>
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d1a2      	bne.n	80094fc <_dtoa_r+0x31c>
 80095b6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80095b8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80095ba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d100      	bne.n	80095c2 <_dtoa_r+0x3e2>
 80095c0:	e098      	b.n	80096f4 <_dtoa_r+0x514>
 80095c2:	2200      	movs	r2, #0
 80095c4:	0030      	movs	r0, r6
 80095c6:	0039      	movs	r1, r7
 80095c8:	4bc9      	ldr	r3, [pc, #804]	@ (80098f0 <_dtoa_r+0x710>)
 80095ca:	f7f6 ff43 	bl	8000454 <__aeabi_dcmplt>
 80095ce:	2800      	cmp	r0, #0
 80095d0:	d100      	bne.n	80095d4 <_dtoa_r+0x3f4>
 80095d2:	e08f      	b.n	80096f4 <_dtoa_r+0x514>
 80095d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d100      	bne.n	80095dc <_dtoa_r+0x3fc>
 80095da:	e08b      	b.n	80096f4 <_dtoa_r+0x514>
 80095dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095de:	2b00      	cmp	r3, #0
 80095e0:	dd37      	ble.n	8009652 <_dtoa_r+0x472>
 80095e2:	9b04      	ldr	r3, [sp, #16]
 80095e4:	2200      	movs	r2, #0
 80095e6:	3b01      	subs	r3, #1
 80095e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80095ea:	0030      	movs	r0, r6
 80095ec:	4bc1      	ldr	r3, [pc, #772]	@ (80098f4 <_dtoa_r+0x714>)
 80095ee:	0039      	movs	r1, r7
 80095f0:	f7f8 feac 	bl	800234c <__aeabi_dmul>
 80095f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095f6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095fa:	3401      	adds	r4, #1
 80095fc:	0020      	movs	r0, r4
 80095fe:	9311      	str	r3, [sp, #68]	@ 0x44
 8009600:	f7f9 fdf2 	bl	80031e8 <__aeabi_i2d>
 8009604:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009606:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009608:	f7f8 fea0 	bl	800234c <__aeabi_dmul>
 800960c:	4bba      	ldr	r3, [pc, #744]	@ (80098f8 <_dtoa_r+0x718>)
 800960e:	2200      	movs	r2, #0
 8009610:	f7f7 fe9c 	bl	800134c <__aeabi_dadd>
 8009614:	4bb9      	ldr	r3, [pc, #740]	@ (80098fc <_dtoa_r+0x71c>)
 8009616:	0006      	movs	r6, r0
 8009618:	18cf      	adds	r7, r1, r3
 800961a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800961c:	2b00      	cmp	r3, #0
 800961e:	d16d      	bne.n	80096fc <_dtoa_r+0x51c>
 8009620:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009622:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009624:	2200      	movs	r2, #0
 8009626:	4bb6      	ldr	r3, [pc, #728]	@ (8009900 <_dtoa_r+0x720>)
 8009628:	f7f9 f976 	bl	8002918 <__aeabi_dsub>
 800962c:	0032      	movs	r2, r6
 800962e:	003b      	movs	r3, r7
 8009630:	0004      	movs	r4, r0
 8009632:	000d      	movs	r5, r1
 8009634:	f7f6 ff22 	bl	800047c <__aeabi_dcmpgt>
 8009638:	2800      	cmp	r0, #0
 800963a:	d000      	beq.n	800963e <_dtoa_r+0x45e>
 800963c:	e2b6      	b.n	8009bac <_dtoa_r+0x9cc>
 800963e:	2180      	movs	r1, #128	@ 0x80
 8009640:	0609      	lsls	r1, r1, #24
 8009642:	187b      	adds	r3, r7, r1
 8009644:	0032      	movs	r2, r6
 8009646:	0020      	movs	r0, r4
 8009648:	0029      	movs	r1, r5
 800964a:	f7f6 ff03 	bl	8000454 <__aeabi_dcmplt>
 800964e:	2800      	cmp	r0, #0
 8009650:	d128      	bne.n	80096a4 <_dtoa_r+0x4c4>
 8009652:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009654:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009656:	930a      	str	r3, [sp, #40]	@ 0x28
 8009658:	940b      	str	r4, [sp, #44]	@ 0x2c
 800965a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800965c:	2b00      	cmp	r3, #0
 800965e:	da00      	bge.n	8009662 <_dtoa_r+0x482>
 8009660:	e174      	b.n	800994c <_dtoa_r+0x76c>
 8009662:	9a04      	ldr	r2, [sp, #16]
 8009664:	2a0e      	cmp	r2, #14
 8009666:	dd00      	ble.n	800966a <_dtoa_r+0x48a>
 8009668:	e170      	b.n	800994c <_dtoa_r+0x76c>
 800966a:	4b9f      	ldr	r3, [pc, #636]	@ (80098e8 <_dtoa_r+0x708>)
 800966c:	00d2      	lsls	r2, r2, #3
 800966e:	189b      	adds	r3, r3, r2
 8009670:	685c      	ldr	r4, [r3, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	9306      	str	r3, [sp, #24]
 8009676:	9407      	str	r4, [sp, #28]
 8009678:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800967a:	2b00      	cmp	r3, #0
 800967c:	db00      	blt.n	8009680 <_dtoa_r+0x4a0>
 800967e:	e0e7      	b.n	8009850 <_dtoa_r+0x670>
 8009680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009682:	2b00      	cmp	r3, #0
 8009684:	dd00      	ble.n	8009688 <_dtoa_r+0x4a8>
 8009686:	e0e3      	b.n	8009850 <_dtoa_r+0x670>
 8009688:	d10c      	bne.n	80096a4 <_dtoa_r+0x4c4>
 800968a:	9806      	ldr	r0, [sp, #24]
 800968c:	9907      	ldr	r1, [sp, #28]
 800968e:	2200      	movs	r2, #0
 8009690:	4b9b      	ldr	r3, [pc, #620]	@ (8009900 <_dtoa_r+0x720>)
 8009692:	f7f8 fe5b 	bl	800234c <__aeabi_dmul>
 8009696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009698:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800969a:	f7f6 fef9 	bl	8000490 <__aeabi_dcmpge>
 800969e:	2800      	cmp	r0, #0
 80096a0:	d100      	bne.n	80096a4 <_dtoa_r+0x4c4>
 80096a2:	e286      	b.n	8009bb2 <_dtoa_r+0x9d2>
 80096a4:	2600      	movs	r6, #0
 80096a6:	0037      	movs	r7, r6
 80096a8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096aa:	9c08      	ldr	r4, [sp, #32]
 80096ac:	43db      	mvns	r3, r3
 80096ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80096b0:	9704      	str	r7, [sp, #16]
 80096b2:	2700      	movs	r7, #0
 80096b4:	0031      	movs	r1, r6
 80096b6:	9803      	ldr	r0, [sp, #12]
 80096b8:	f000 fccc 	bl	800a054 <_Bfree>
 80096bc:	9b04      	ldr	r3, [sp, #16]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d100      	bne.n	80096c4 <_dtoa_r+0x4e4>
 80096c2:	e0bb      	b.n	800983c <_dtoa_r+0x65c>
 80096c4:	2f00      	cmp	r7, #0
 80096c6:	d005      	beq.n	80096d4 <_dtoa_r+0x4f4>
 80096c8:	429f      	cmp	r7, r3
 80096ca:	d003      	beq.n	80096d4 <_dtoa_r+0x4f4>
 80096cc:	0039      	movs	r1, r7
 80096ce:	9803      	ldr	r0, [sp, #12]
 80096d0:	f000 fcc0 	bl	800a054 <_Bfree>
 80096d4:	9904      	ldr	r1, [sp, #16]
 80096d6:	9803      	ldr	r0, [sp, #12]
 80096d8:	f000 fcbc 	bl	800a054 <_Bfree>
 80096dc:	e0ae      	b.n	800983c <_dtoa_r+0x65c>
 80096de:	423d      	tst	r5, r7
 80096e0:	d005      	beq.n	80096ee <_dtoa_r+0x50e>
 80096e2:	6832      	ldr	r2, [r6, #0]
 80096e4:	6873      	ldr	r3, [r6, #4]
 80096e6:	f7f8 fe31 	bl	800234c <__aeabi_dmul>
 80096ea:	003b      	movs	r3, r7
 80096ec:	3401      	adds	r4, #1
 80096ee:	106d      	asrs	r5, r5, #1
 80096f0:	3608      	adds	r6, #8
 80096f2:	e75b      	b.n	80095ac <_dtoa_r+0x3cc>
 80096f4:	9b04      	ldr	r3, [sp, #16]
 80096f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80096f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096fa:	e77f      	b.n	80095fc <_dtoa_r+0x41c>
 80096fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80096fe:	4b7a      	ldr	r3, [pc, #488]	@ (80098e8 <_dtoa_r+0x708>)
 8009700:	3a01      	subs	r2, #1
 8009702:	00d2      	lsls	r2, r2, #3
 8009704:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009706:	189b      	adds	r3, r3, r2
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	2900      	cmp	r1, #0
 800970e:	d04c      	beq.n	80097aa <_dtoa_r+0x5ca>
 8009710:	2000      	movs	r0, #0
 8009712:	497c      	ldr	r1, [pc, #496]	@ (8009904 <_dtoa_r+0x724>)
 8009714:	f7f8 f9e0 	bl	8001ad8 <__aeabi_ddiv>
 8009718:	0032      	movs	r2, r6
 800971a:	003b      	movs	r3, r7
 800971c:	f7f9 f8fc 	bl	8002918 <__aeabi_dsub>
 8009720:	9a08      	ldr	r2, [sp, #32]
 8009722:	0006      	movs	r6, r0
 8009724:	4694      	mov	ip, r2
 8009726:	000f      	movs	r7, r1
 8009728:	9b08      	ldr	r3, [sp, #32]
 800972a:	9316      	str	r3, [sp, #88]	@ 0x58
 800972c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800972e:	4463      	add	r3, ip
 8009730:	9311      	str	r3, [sp, #68]	@ 0x44
 8009732:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009734:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009736:	f7f9 fd1b 	bl	8003170 <__aeabi_d2iz>
 800973a:	0005      	movs	r5, r0
 800973c:	f7f9 fd54 	bl	80031e8 <__aeabi_i2d>
 8009740:	0002      	movs	r2, r0
 8009742:	000b      	movs	r3, r1
 8009744:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009746:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009748:	f7f9 f8e6 	bl	8002918 <__aeabi_dsub>
 800974c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800974e:	3530      	adds	r5, #48	@ 0x30
 8009750:	1c5c      	adds	r4, r3, #1
 8009752:	701d      	strb	r5, [r3, #0]
 8009754:	0032      	movs	r2, r6
 8009756:	003b      	movs	r3, r7
 8009758:	900a      	str	r0, [sp, #40]	@ 0x28
 800975a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800975c:	f7f6 fe7a 	bl	8000454 <__aeabi_dcmplt>
 8009760:	2800      	cmp	r0, #0
 8009762:	d16b      	bne.n	800983c <_dtoa_r+0x65c>
 8009764:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009768:	2000      	movs	r0, #0
 800976a:	4961      	ldr	r1, [pc, #388]	@ (80098f0 <_dtoa_r+0x710>)
 800976c:	f7f9 f8d4 	bl	8002918 <__aeabi_dsub>
 8009770:	0032      	movs	r2, r6
 8009772:	003b      	movs	r3, r7
 8009774:	f7f6 fe6e 	bl	8000454 <__aeabi_dcmplt>
 8009778:	2800      	cmp	r0, #0
 800977a:	d000      	beq.n	800977e <_dtoa_r+0x59e>
 800977c:	e0c6      	b.n	800990c <_dtoa_r+0x72c>
 800977e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009780:	42a3      	cmp	r3, r4
 8009782:	d100      	bne.n	8009786 <_dtoa_r+0x5a6>
 8009784:	e765      	b.n	8009652 <_dtoa_r+0x472>
 8009786:	2200      	movs	r2, #0
 8009788:	0030      	movs	r0, r6
 800978a:	0039      	movs	r1, r7
 800978c:	4b59      	ldr	r3, [pc, #356]	@ (80098f4 <_dtoa_r+0x714>)
 800978e:	f7f8 fddd 	bl	800234c <__aeabi_dmul>
 8009792:	2200      	movs	r2, #0
 8009794:	0006      	movs	r6, r0
 8009796:	000f      	movs	r7, r1
 8009798:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800979a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800979c:	4b55      	ldr	r3, [pc, #340]	@ (80098f4 <_dtoa_r+0x714>)
 800979e:	f7f8 fdd5 	bl	800234c <__aeabi_dmul>
 80097a2:	9416      	str	r4, [sp, #88]	@ 0x58
 80097a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097a6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80097a8:	e7c3      	b.n	8009732 <_dtoa_r+0x552>
 80097aa:	0030      	movs	r0, r6
 80097ac:	0039      	movs	r1, r7
 80097ae:	f7f8 fdcd 	bl	800234c <__aeabi_dmul>
 80097b2:	9d08      	ldr	r5, [sp, #32]
 80097b4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80097b6:	002b      	movs	r3, r5
 80097b8:	4694      	mov	ip, r2
 80097ba:	9016      	str	r0, [sp, #88]	@ 0x58
 80097bc:	9117      	str	r1, [sp, #92]	@ 0x5c
 80097be:	4463      	add	r3, ip
 80097c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80097c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097c6:	f7f9 fcd3 	bl	8003170 <__aeabi_d2iz>
 80097ca:	0004      	movs	r4, r0
 80097cc:	f7f9 fd0c 	bl	80031e8 <__aeabi_i2d>
 80097d0:	000b      	movs	r3, r1
 80097d2:	0002      	movs	r2, r0
 80097d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097d8:	f7f9 f89e 	bl	8002918 <__aeabi_dsub>
 80097dc:	3430      	adds	r4, #48	@ 0x30
 80097de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097e0:	702c      	strb	r4, [r5, #0]
 80097e2:	3501      	adds	r5, #1
 80097e4:	0006      	movs	r6, r0
 80097e6:	000f      	movs	r7, r1
 80097e8:	42ab      	cmp	r3, r5
 80097ea:	d12a      	bne.n	8009842 <_dtoa_r+0x662>
 80097ec:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80097ee:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80097f0:	9b08      	ldr	r3, [sp, #32]
 80097f2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80097f4:	469c      	mov	ip, r3
 80097f6:	2200      	movs	r2, #0
 80097f8:	4b42      	ldr	r3, [pc, #264]	@ (8009904 <_dtoa_r+0x724>)
 80097fa:	4464      	add	r4, ip
 80097fc:	f7f7 fda6 	bl	800134c <__aeabi_dadd>
 8009800:	0002      	movs	r2, r0
 8009802:	000b      	movs	r3, r1
 8009804:	0030      	movs	r0, r6
 8009806:	0039      	movs	r1, r7
 8009808:	f7f6 fe38 	bl	800047c <__aeabi_dcmpgt>
 800980c:	2800      	cmp	r0, #0
 800980e:	d000      	beq.n	8009812 <_dtoa_r+0x632>
 8009810:	e07c      	b.n	800990c <_dtoa_r+0x72c>
 8009812:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009814:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009816:	2000      	movs	r0, #0
 8009818:	493a      	ldr	r1, [pc, #232]	@ (8009904 <_dtoa_r+0x724>)
 800981a:	f7f9 f87d 	bl	8002918 <__aeabi_dsub>
 800981e:	0002      	movs	r2, r0
 8009820:	000b      	movs	r3, r1
 8009822:	0030      	movs	r0, r6
 8009824:	0039      	movs	r1, r7
 8009826:	f7f6 fe15 	bl	8000454 <__aeabi_dcmplt>
 800982a:	2800      	cmp	r0, #0
 800982c:	d100      	bne.n	8009830 <_dtoa_r+0x650>
 800982e:	e710      	b.n	8009652 <_dtoa_r+0x472>
 8009830:	0023      	movs	r3, r4
 8009832:	3c01      	subs	r4, #1
 8009834:	7822      	ldrb	r2, [r4, #0]
 8009836:	2a30      	cmp	r2, #48	@ 0x30
 8009838:	d0fa      	beq.n	8009830 <_dtoa_r+0x650>
 800983a:	001c      	movs	r4, r3
 800983c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800983e:	9304      	str	r3, [sp, #16]
 8009840:	e042      	b.n	80098c8 <_dtoa_r+0x6e8>
 8009842:	2200      	movs	r2, #0
 8009844:	4b2b      	ldr	r3, [pc, #172]	@ (80098f4 <_dtoa_r+0x714>)
 8009846:	f7f8 fd81 	bl	800234c <__aeabi_dmul>
 800984a:	900a      	str	r0, [sp, #40]	@ 0x28
 800984c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800984e:	e7b8      	b.n	80097c2 <_dtoa_r+0x5e2>
 8009850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009852:	9d08      	ldr	r5, [sp, #32]
 8009854:	3b01      	subs	r3, #1
 8009856:	195b      	adds	r3, r3, r5
 8009858:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800985a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800985c:	930a      	str	r3, [sp, #40]	@ 0x28
 800985e:	9a06      	ldr	r2, [sp, #24]
 8009860:	9b07      	ldr	r3, [sp, #28]
 8009862:	0030      	movs	r0, r6
 8009864:	0039      	movs	r1, r7
 8009866:	f7f8 f937 	bl	8001ad8 <__aeabi_ddiv>
 800986a:	f7f9 fc81 	bl	8003170 <__aeabi_d2iz>
 800986e:	9009      	str	r0, [sp, #36]	@ 0x24
 8009870:	f7f9 fcba 	bl	80031e8 <__aeabi_i2d>
 8009874:	9a06      	ldr	r2, [sp, #24]
 8009876:	9b07      	ldr	r3, [sp, #28]
 8009878:	f7f8 fd68 	bl	800234c <__aeabi_dmul>
 800987c:	0002      	movs	r2, r0
 800987e:	000b      	movs	r3, r1
 8009880:	0030      	movs	r0, r6
 8009882:	0039      	movs	r1, r7
 8009884:	f7f9 f848 	bl	8002918 <__aeabi_dsub>
 8009888:	002b      	movs	r3, r5
 800988a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800988c:	3501      	adds	r5, #1
 800988e:	3230      	adds	r2, #48	@ 0x30
 8009890:	701a      	strb	r2, [r3, #0]
 8009892:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009894:	002c      	movs	r4, r5
 8009896:	429a      	cmp	r2, r3
 8009898:	d14b      	bne.n	8009932 <_dtoa_r+0x752>
 800989a:	0002      	movs	r2, r0
 800989c:	000b      	movs	r3, r1
 800989e:	f7f7 fd55 	bl	800134c <__aeabi_dadd>
 80098a2:	9a06      	ldr	r2, [sp, #24]
 80098a4:	9b07      	ldr	r3, [sp, #28]
 80098a6:	0006      	movs	r6, r0
 80098a8:	000f      	movs	r7, r1
 80098aa:	f7f6 fde7 	bl	800047c <__aeabi_dcmpgt>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d12a      	bne.n	8009908 <_dtoa_r+0x728>
 80098b2:	9a06      	ldr	r2, [sp, #24]
 80098b4:	9b07      	ldr	r3, [sp, #28]
 80098b6:	0030      	movs	r0, r6
 80098b8:	0039      	movs	r1, r7
 80098ba:	f7f6 fdc5 	bl	8000448 <__aeabi_dcmpeq>
 80098be:	2800      	cmp	r0, #0
 80098c0:	d002      	beq.n	80098c8 <_dtoa_r+0x6e8>
 80098c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098c4:	07dd      	lsls	r5, r3, #31
 80098c6:	d41f      	bmi.n	8009908 <_dtoa_r+0x728>
 80098c8:	9905      	ldr	r1, [sp, #20]
 80098ca:	9803      	ldr	r0, [sp, #12]
 80098cc:	f000 fbc2 	bl	800a054 <_Bfree>
 80098d0:	2300      	movs	r3, #0
 80098d2:	7023      	strb	r3, [r4, #0]
 80098d4:	9b04      	ldr	r3, [sp, #16]
 80098d6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098d8:	3301      	adds	r3, #1
 80098da:	6013      	str	r3, [r2, #0]
 80098dc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d100      	bne.n	80098e4 <_dtoa_r+0x704>
 80098e2:	e4c7      	b.n	8009274 <_dtoa_r+0x94>
 80098e4:	601c      	str	r4, [r3, #0]
 80098e6:	e4c5      	b.n	8009274 <_dtoa_r+0x94>
 80098e8:	0800ce10 	.word	0x0800ce10
 80098ec:	0800cde8 	.word	0x0800cde8
 80098f0:	3ff00000 	.word	0x3ff00000
 80098f4:	40240000 	.word	0x40240000
 80098f8:	401c0000 	.word	0x401c0000
 80098fc:	fcc00000 	.word	0xfcc00000
 8009900:	40140000 	.word	0x40140000
 8009904:	3fe00000 	.word	0x3fe00000
 8009908:	9b04      	ldr	r3, [sp, #16]
 800990a:	930c      	str	r3, [sp, #48]	@ 0x30
 800990c:	0023      	movs	r3, r4
 800990e:	001c      	movs	r4, r3
 8009910:	3b01      	subs	r3, #1
 8009912:	781a      	ldrb	r2, [r3, #0]
 8009914:	2a39      	cmp	r2, #57	@ 0x39
 8009916:	d108      	bne.n	800992a <_dtoa_r+0x74a>
 8009918:	9a08      	ldr	r2, [sp, #32]
 800991a:	429a      	cmp	r2, r3
 800991c:	d1f7      	bne.n	800990e <_dtoa_r+0x72e>
 800991e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009920:	9908      	ldr	r1, [sp, #32]
 8009922:	3201      	adds	r2, #1
 8009924:	920c      	str	r2, [sp, #48]	@ 0x30
 8009926:	2230      	movs	r2, #48	@ 0x30
 8009928:	700a      	strb	r2, [r1, #0]
 800992a:	781a      	ldrb	r2, [r3, #0]
 800992c:	3201      	adds	r2, #1
 800992e:	701a      	strb	r2, [r3, #0]
 8009930:	e784      	b.n	800983c <_dtoa_r+0x65c>
 8009932:	2200      	movs	r2, #0
 8009934:	4bc6      	ldr	r3, [pc, #792]	@ (8009c50 <_dtoa_r+0xa70>)
 8009936:	f7f8 fd09 	bl	800234c <__aeabi_dmul>
 800993a:	2200      	movs	r2, #0
 800993c:	2300      	movs	r3, #0
 800993e:	0006      	movs	r6, r0
 8009940:	000f      	movs	r7, r1
 8009942:	f7f6 fd81 	bl	8000448 <__aeabi_dcmpeq>
 8009946:	2800      	cmp	r0, #0
 8009948:	d089      	beq.n	800985e <_dtoa_r+0x67e>
 800994a:	e7bd      	b.n	80098c8 <_dtoa_r+0x6e8>
 800994c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800994e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009950:	9c06      	ldr	r4, [sp, #24]
 8009952:	2f00      	cmp	r7, #0
 8009954:	d014      	beq.n	8009980 <_dtoa_r+0x7a0>
 8009956:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009958:	2a01      	cmp	r2, #1
 800995a:	dd00      	ble.n	800995e <_dtoa_r+0x77e>
 800995c:	e0e4      	b.n	8009b28 <_dtoa_r+0x948>
 800995e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009960:	2a00      	cmp	r2, #0
 8009962:	d100      	bne.n	8009966 <_dtoa_r+0x786>
 8009964:	e0da      	b.n	8009b1c <_dtoa_r+0x93c>
 8009966:	4abb      	ldr	r2, [pc, #748]	@ (8009c54 <_dtoa_r+0xa74>)
 8009968:	189b      	adds	r3, r3, r2
 800996a:	9a06      	ldr	r2, [sp, #24]
 800996c:	2101      	movs	r1, #1
 800996e:	18d2      	adds	r2, r2, r3
 8009970:	9206      	str	r2, [sp, #24]
 8009972:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009974:	9803      	ldr	r0, [sp, #12]
 8009976:	18d3      	adds	r3, r2, r3
 8009978:	930d      	str	r3, [sp, #52]	@ 0x34
 800997a:	f000 fc23 	bl	800a1c4 <__i2b>
 800997e:	0007      	movs	r7, r0
 8009980:	2c00      	cmp	r4, #0
 8009982:	d00e      	beq.n	80099a2 <_dtoa_r+0x7c2>
 8009984:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009986:	2b00      	cmp	r3, #0
 8009988:	dd0b      	ble.n	80099a2 <_dtoa_r+0x7c2>
 800998a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800998c:	0023      	movs	r3, r4
 800998e:	4294      	cmp	r4, r2
 8009990:	dd00      	ble.n	8009994 <_dtoa_r+0x7b4>
 8009992:	0013      	movs	r3, r2
 8009994:	9a06      	ldr	r2, [sp, #24]
 8009996:	1ae4      	subs	r4, r4, r3
 8009998:	1ad2      	subs	r2, r2, r3
 800999a:	9206      	str	r2, [sp, #24]
 800999c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	930d      	str	r3, [sp, #52]	@ 0x34
 80099a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d021      	beq.n	80099ec <_dtoa_r+0x80c>
 80099a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d100      	bne.n	80099b0 <_dtoa_r+0x7d0>
 80099ae:	e0d3      	b.n	8009b58 <_dtoa_r+0x978>
 80099b0:	9e05      	ldr	r6, [sp, #20]
 80099b2:	2d00      	cmp	r5, #0
 80099b4:	d014      	beq.n	80099e0 <_dtoa_r+0x800>
 80099b6:	0039      	movs	r1, r7
 80099b8:	002a      	movs	r2, r5
 80099ba:	9803      	ldr	r0, [sp, #12]
 80099bc:	f000 fcc4 	bl	800a348 <__pow5mult>
 80099c0:	9a05      	ldr	r2, [sp, #20]
 80099c2:	0001      	movs	r1, r0
 80099c4:	0007      	movs	r7, r0
 80099c6:	9803      	ldr	r0, [sp, #12]
 80099c8:	f000 fc14 	bl	800a1f4 <__multiply>
 80099cc:	0006      	movs	r6, r0
 80099ce:	9905      	ldr	r1, [sp, #20]
 80099d0:	9803      	ldr	r0, [sp, #12]
 80099d2:	f000 fb3f 	bl	800a054 <_Bfree>
 80099d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099d8:	9605      	str	r6, [sp, #20]
 80099da:	1b5b      	subs	r3, r3, r5
 80099dc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80099de:	d005      	beq.n	80099ec <_dtoa_r+0x80c>
 80099e0:	0031      	movs	r1, r6
 80099e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80099e4:	9803      	ldr	r0, [sp, #12]
 80099e6:	f000 fcaf 	bl	800a348 <__pow5mult>
 80099ea:	9005      	str	r0, [sp, #20]
 80099ec:	2101      	movs	r1, #1
 80099ee:	9803      	ldr	r0, [sp, #12]
 80099f0:	f000 fbe8 	bl	800a1c4 <__i2b>
 80099f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099f6:	0006      	movs	r6, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d100      	bne.n	80099fe <_dtoa_r+0x81e>
 80099fc:	e1bc      	b.n	8009d78 <_dtoa_r+0xb98>
 80099fe:	001a      	movs	r2, r3
 8009a00:	0001      	movs	r1, r0
 8009a02:	9803      	ldr	r0, [sp, #12]
 8009a04:	f000 fca0 	bl	800a348 <__pow5mult>
 8009a08:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009a0a:	0006      	movs	r6, r0
 8009a0c:	2500      	movs	r5, #0
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	dc16      	bgt.n	8009a40 <_dtoa_r+0x860>
 8009a12:	2500      	movs	r5, #0
 8009a14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a16:	42ab      	cmp	r3, r5
 8009a18:	d10e      	bne.n	8009a38 <_dtoa_r+0x858>
 8009a1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a1c:	031b      	lsls	r3, r3, #12
 8009a1e:	42ab      	cmp	r3, r5
 8009a20:	d10a      	bne.n	8009a38 <_dtoa_r+0x858>
 8009a22:	4b8d      	ldr	r3, [pc, #564]	@ (8009c58 <_dtoa_r+0xa78>)
 8009a24:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009a26:	4213      	tst	r3, r2
 8009a28:	d006      	beq.n	8009a38 <_dtoa_r+0x858>
 8009a2a:	9b06      	ldr	r3, [sp, #24]
 8009a2c:	3501      	adds	r5, #1
 8009a2e:	3301      	adds	r3, #1
 8009a30:	9306      	str	r3, [sp, #24]
 8009a32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a34:	3301      	adds	r3, #1
 8009a36:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a3a:	2001      	movs	r0, #1
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d008      	beq.n	8009a52 <_dtoa_r+0x872>
 8009a40:	6933      	ldr	r3, [r6, #16]
 8009a42:	3303      	adds	r3, #3
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	18f3      	adds	r3, r6, r3
 8009a48:	6858      	ldr	r0, [r3, #4]
 8009a4a:	f000 fb6b 	bl	800a124 <__hi0bits>
 8009a4e:	2320      	movs	r3, #32
 8009a50:	1a18      	subs	r0, r3, r0
 8009a52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a54:	1818      	adds	r0, r3, r0
 8009a56:	0002      	movs	r2, r0
 8009a58:	231f      	movs	r3, #31
 8009a5a:	401a      	ands	r2, r3
 8009a5c:	4218      	tst	r0, r3
 8009a5e:	d100      	bne.n	8009a62 <_dtoa_r+0x882>
 8009a60:	e081      	b.n	8009b66 <_dtoa_r+0x986>
 8009a62:	3301      	adds	r3, #1
 8009a64:	1a9b      	subs	r3, r3, r2
 8009a66:	2b04      	cmp	r3, #4
 8009a68:	dd79      	ble.n	8009b5e <_dtoa_r+0x97e>
 8009a6a:	231c      	movs	r3, #28
 8009a6c:	1a9b      	subs	r3, r3, r2
 8009a6e:	9a06      	ldr	r2, [sp, #24]
 8009a70:	18e4      	adds	r4, r4, r3
 8009a72:	18d2      	adds	r2, r2, r3
 8009a74:	9206      	str	r2, [sp, #24]
 8009a76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a78:	18d3      	adds	r3, r2, r3
 8009a7a:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a7c:	9b06      	ldr	r3, [sp, #24]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dd05      	ble.n	8009a8e <_dtoa_r+0x8ae>
 8009a82:	001a      	movs	r2, r3
 8009a84:	9905      	ldr	r1, [sp, #20]
 8009a86:	9803      	ldr	r0, [sp, #12]
 8009a88:	f000 fcba 	bl	800a400 <__lshift>
 8009a8c:	9005      	str	r0, [sp, #20]
 8009a8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	dd05      	ble.n	8009aa0 <_dtoa_r+0x8c0>
 8009a94:	0031      	movs	r1, r6
 8009a96:	001a      	movs	r2, r3
 8009a98:	9803      	ldr	r0, [sp, #12]
 8009a9a:	f000 fcb1 	bl	800a400 <__lshift>
 8009a9e:	0006      	movs	r6, r0
 8009aa0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d061      	beq.n	8009b6a <_dtoa_r+0x98a>
 8009aa6:	0031      	movs	r1, r6
 8009aa8:	9805      	ldr	r0, [sp, #20]
 8009aaa:	f000 fd15 	bl	800a4d8 <__mcmp>
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	da5b      	bge.n	8009b6a <_dtoa_r+0x98a>
 8009ab2:	9b04      	ldr	r3, [sp, #16]
 8009ab4:	220a      	movs	r2, #10
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	930c      	str	r3, [sp, #48]	@ 0x30
 8009aba:	9905      	ldr	r1, [sp, #20]
 8009abc:	2300      	movs	r3, #0
 8009abe:	9803      	ldr	r0, [sp, #12]
 8009ac0:	f000 faec 	bl	800a09c <__multadd>
 8009ac4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ac6:	9005      	str	r0, [sp, #20]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d100      	bne.n	8009ace <_dtoa_r+0x8ee>
 8009acc:	e15b      	b.n	8009d86 <_dtoa_r+0xba6>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	0039      	movs	r1, r7
 8009ad2:	220a      	movs	r2, #10
 8009ad4:	9803      	ldr	r0, [sp, #12]
 8009ad6:	f000 fae1 	bl	800a09c <__multadd>
 8009ada:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009adc:	0007      	movs	r7, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	dc4d      	bgt.n	8009b7e <_dtoa_r+0x99e>
 8009ae2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009ae4:	2b02      	cmp	r3, #2
 8009ae6:	dd46      	ble.n	8009b76 <_dtoa_r+0x996>
 8009ae8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d000      	beq.n	8009af0 <_dtoa_r+0x910>
 8009aee:	e5db      	b.n	80096a8 <_dtoa_r+0x4c8>
 8009af0:	0031      	movs	r1, r6
 8009af2:	2205      	movs	r2, #5
 8009af4:	9803      	ldr	r0, [sp, #12]
 8009af6:	f000 fad1 	bl	800a09c <__multadd>
 8009afa:	0006      	movs	r6, r0
 8009afc:	0001      	movs	r1, r0
 8009afe:	9805      	ldr	r0, [sp, #20]
 8009b00:	f000 fcea 	bl	800a4d8 <__mcmp>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	dc00      	bgt.n	8009b0a <_dtoa_r+0x92a>
 8009b08:	e5ce      	b.n	80096a8 <_dtoa_r+0x4c8>
 8009b0a:	9b08      	ldr	r3, [sp, #32]
 8009b0c:	9a08      	ldr	r2, [sp, #32]
 8009b0e:	1c5c      	adds	r4, r3, #1
 8009b10:	2331      	movs	r3, #49	@ 0x31
 8009b12:	7013      	strb	r3, [r2, #0]
 8009b14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b16:	3301      	adds	r3, #1
 8009b18:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b1a:	e5c9      	b.n	80096b0 <_dtoa_r+0x4d0>
 8009b1c:	2336      	movs	r3, #54	@ 0x36
 8009b1e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b20:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009b22:	1a9b      	subs	r3, r3, r2
 8009b24:	9c06      	ldr	r4, [sp, #24]
 8009b26:	e720      	b.n	800996a <_dtoa_r+0x78a>
 8009b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b2a:	1e5d      	subs	r5, r3, #1
 8009b2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b2e:	42ab      	cmp	r3, r5
 8009b30:	db08      	blt.n	8009b44 <_dtoa_r+0x964>
 8009b32:	1b5d      	subs	r5, r3, r5
 8009b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	daf4      	bge.n	8009b24 <_dtoa_r+0x944>
 8009b3a:	9b06      	ldr	r3, [sp, #24]
 8009b3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b3e:	1a9c      	subs	r4, r3, r2
 8009b40:	2300      	movs	r3, #0
 8009b42:	e712      	b.n	800996a <_dtoa_r+0x78a>
 8009b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b46:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009b48:	1aeb      	subs	r3, r5, r3
 8009b4a:	18d3      	adds	r3, r2, r3
 8009b4c:	9314      	str	r3, [sp, #80]	@ 0x50
 8009b4e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8009b50:	9c06      	ldr	r4, [sp, #24]
 8009b52:	2500      	movs	r5, #0
 8009b54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b56:	e708      	b.n	800996a <_dtoa_r+0x78a>
 8009b58:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009b5a:	9905      	ldr	r1, [sp, #20]
 8009b5c:	e742      	b.n	80099e4 <_dtoa_r+0x804>
 8009b5e:	2b04      	cmp	r3, #4
 8009b60:	d08c      	beq.n	8009a7c <_dtoa_r+0x89c>
 8009b62:	331c      	adds	r3, #28
 8009b64:	e783      	b.n	8009a6e <_dtoa_r+0x88e>
 8009b66:	0013      	movs	r3, r2
 8009b68:	e7fb      	b.n	8009b62 <_dtoa_r+0x982>
 8009b6a:	9b04      	ldr	r3, [sp, #16]
 8009b6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b70:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	ddb5      	ble.n	8009ae2 <_dtoa_r+0x902>
 8009b76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d100      	bne.n	8009b7e <_dtoa_r+0x99e>
 8009b7c:	e107      	b.n	8009d8e <_dtoa_r+0xbae>
 8009b7e:	2c00      	cmp	r4, #0
 8009b80:	dd05      	ble.n	8009b8e <_dtoa_r+0x9ae>
 8009b82:	0039      	movs	r1, r7
 8009b84:	0022      	movs	r2, r4
 8009b86:	9803      	ldr	r0, [sp, #12]
 8009b88:	f000 fc3a 	bl	800a400 <__lshift>
 8009b8c:	0007      	movs	r7, r0
 8009b8e:	9704      	str	r7, [sp, #16]
 8009b90:	2d00      	cmp	r5, #0
 8009b92:	d020      	beq.n	8009bd6 <_dtoa_r+0x9f6>
 8009b94:	6879      	ldr	r1, [r7, #4]
 8009b96:	9803      	ldr	r0, [sp, #12]
 8009b98:	f000 fa18 	bl	8009fcc <_Balloc>
 8009b9c:	1e04      	subs	r4, r0, #0
 8009b9e:	d10c      	bne.n	8009bba <_dtoa_r+0x9da>
 8009ba0:	0022      	movs	r2, r4
 8009ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8009c5c <_dtoa_r+0xa7c>)
 8009ba4:	482e      	ldr	r0, [pc, #184]	@ (8009c60 <_dtoa_r+0xa80>)
 8009ba6:	492f      	ldr	r1, [pc, #188]	@ (8009c64 <_dtoa_r+0xa84>)
 8009ba8:	f7ff fb2f 	bl	800920a <_dtoa_r+0x2a>
 8009bac:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8009bae:	0037      	movs	r7, r6
 8009bb0:	e7ab      	b.n	8009b0a <_dtoa_r+0x92a>
 8009bb2:	9b04      	ldr	r3, [sp, #16]
 8009bb4:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8009bb6:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bb8:	e7f9      	b.n	8009bae <_dtoa_r+0x9ce>
 8009bba:	0039      	movs	r1, r7
 8009bbc:	693a      	ldr	r2, [r7, #16]
 8009bbe:	310c      	adds	r1, #12
 8009bc0:	3202      	adds	r2, #2
 8009bc2:	0092      	lsls	r2, r2, #2
 8009bc4:	300c      	adds	r0, #12
 8009bc6:	f001 f871 	bl	800acac <memcpy>
 8009bca:	2201      	movs	r2, #1
 8009bcc:	0021      	movs	r1, r4
 8009bce:	9803      	ldr	r0, [sp, #12]
 8009bd0:	f000 fc16 	bl	800a400 <__lshift>
 8009bd4:	9004      	str	r0, [sp, #16]
 8009bd6:	9b08      	ldr	r3, [sp, #32]
 8009bd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bda:	9306      	str	r3, [sp, #24]
 8009bdc:	3b01      	subs	r3, #1
 8009bde:	189b      	adds	r3, r3, r2
 8009be0:	2201      	movs	r2, #1
 8009be2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009be4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009be6:	4013      	ands	r3, r2
 8009be8:	930e      	str	r3, [sp, #56]	@ 0x38
 8009bea:	0031      	movs	r1, r6
 8009bec:	9805      	ldr	r0, [sp, #20]
 8009bee:	f7ff fa71 	bl	80090d4 <quorem>
 8009bf2:	0039      	movs	r1, r7
 8009bf4:	0005      	movs	r5, r0
 8009bf6:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bf8:	9805      	ldr	r0, [sp, #20]
 8009bfa:	f000 fc6d 	bl	800a4d8 <__mcmp>
 8009bfe:	9a04      	ldr	r2, [sp, #16]
 8009c00:	900d      	str	r0, [sp, #52]	@ 0x34
 8009c02:	0031      	movs	r1, r6
 8009c04:	9803      	ldr	r0, [sp, #12]
 8009c06:	f000 fc83 	bl	800a510 <__mdiff>
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	68c3      	ldr	r3, [r0, #12]
 8009c0e:	0004      	movs	r4, r0
 8009c10:	3530      	adds	r5, #48	@ 0x30
 8009c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d104      	bne.n	8009c22 <_dtoa_r+0xa42>
 8009c18:	0001      	movs	r1, r0
 8009c1a:	9805      	ldr	r0, [sp, #20]
 8009c1c:	f000 fc5c 	bl	800a4d8 <__mcmp>
 8009c20:	9009      	str	r0, [sp, #36]	@ 0x24
 8009c22:	0021      	movs	r1, r4
 8009c24:	9803      	ldr	r0, [sp, #12]
 8009c26:	f000 fa15 	bl	800a054 <_Bfree>
 8009c2a:	9b06      	ldr	r3, [sp, #24]
 8009c2c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009c2e:	1c5c      	adds	r4, r3, #1
 8009c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c32:	4313      	orrs	r3, r2
 8009c34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c36:	4313      	orrs	r3, r2
 8009c38:	d116      	bne.n	8009c68 <_dtoa_r+0xa88>
 8009c3a:	2d39      	cmp	r5, #57	@ 0x39
 8009c3c:	d02f      	beq.n	8009c9e <_dtoa_r+0xabe>
 8009c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	dd01      	ble.n	8009c48 <_dtoa_r+0xa68>
 8009c44:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8009c46:	3531      	adds	r5, #49	@ 0x31
 8009c48:	9b06      	ldr	r3, [sp, #24]
 8009c4a:	701d      	strb	r5, [r3, #0]
 8009c4c:	e532      	b.n	80096b4 <_dtoa_r+0x4d4>
 8009c4e:	46c0      	nop			@ (mov r8, r8)
 8009c50:	40240000 	.word	0x40240000
 8009c54:	00000433 	.word	0x00000433
 8009c58:	7ff00000 	.word	0x7ff00000
 8009c5c:	0800cd18 	.word	0x0800cd18
 8009c60:	0800ccc0 	.word	0x0800ccc0
 8009c64:	000002ef 	.word	0x000002ef
 8009c68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	db04      	blt.n	8009c78 <_dtoa_r+0xa98>
 8009c6e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009c70:	4313      	orrs	r3, r2
 8009c72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c74:	4313      	orrs	r3, r2
 8009c76:	d11e      	bne.n	8009cb6 <_dtoa_r+0xad6>
 8009c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	dde4      	ble.n	8009c48 <_dtoa_r+0xa68>
 8009c7e:	9905      	ldr	r1, [sp, #20]
 8009c80:	2201      	movs	r2, #1
 8009c82:	9803      	ldr	r0, [sp, #12]
 8009c84:	f000 fbbc 	bl	800a400 <__lshift>
 8009c88:	0031      	movs	r1, r6
 8009c8a:	9005      	str	r0, [sp, #20]
 8009c8c:	f000 fc24 	bl	800a4d8 <__mcmp>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	dc02      	bgt.n	8009c9a <_dtoa_r+0xaba>
 8009c94:	d1d8      	bne.n	8009c48 <_dtoa_r+0xa68>
 8009c96:	07eb      	lsls	r3, r5, #31
 8009c98:	d5d6      	bpl.n	8009c48 <_dtoa_r+0xa68>
 8009c9a:	2d39      	cmp	r5, #57	@ 0x39
 8009c9c:	d1d2      	bne.n	8009c44 <_dtoa_r+0xa64>
 8009c9e:	2339      	movs	r3, #57	@ 0x39
 8009ca0:	9a06      	ldr	r2, [sp, #24]
 8009ca2:	7013      	strb	r3, [r2, #0]
 8009ca4:	0023      	movs	r3, r4
 8009ca6:	001c      	movs	r4, r3
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	781a      	ldrb	r2, [r3, #0]
 8009cac:	2a39      	cmp	r2, #57	@ 0x39
 8009cae:	d050      	beq.n	8009d52 <_dtoa_r+0xb72>
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	701a      	strb	r2, [r3, #0]
 8009cb4:	e4fe      	b.n	80096b4 <_dtoa_r+0x4d4>
 8009cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	dd03      	ble.n	8009cc4 <_dtoa_r+0xae4>
 8009cbc:	2d39      	cmp	r5, #57	@ 0x39
 8009cbe:	d0ee      	beq.n	8009c9e <_dtoa_r+0xabe>
 8009cc0:	3501      	adds	r5, #1
 8009cc2:	e7c1      	b.n	8009c48 <_dtoa_r+0xa68>
 8009cc4:	9b06      	ldr	r3, [sp, #24]
 8009cc6:	9a06      	ldr	r2, [sp, #24]
 8009cc8:	701d      	strb	r5, [r3, #0]
 8009cca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d02b      	beq.n	8009d28 <_dtoa_r+0xb48>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	220a      	movs	r2, #10
 8009cd4:	9905      	ldr	r1, [sp, #20]
 8009cd6:	9803      	ldr	r0, [sp, #12]
 8009cd8:	f000 f9e0 	bl	800a09c <__multadd>
 8009cdc:	9b04      	ldr	r3, [sp, #16]
 8009cde:	9005      	str	r0, [sp, #20]
 8009ce0:	429f      	cmp	r7, r3
 8009ce2:	d109      	bne.n	8009cf8 <_dtoa_r+0xb18>
 8009ce4:	0039      	movs	r1, r7
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	220a      	movs	r2, #10
 8009cea:	9803      	ldr	r0, [sp, #12]
 8009cec:	f000 f9d6 	bl	800a09c <__multadd>
 8009cf0:	0007      	movs	r7, r0
 8009cf2:	9004      	str	r0, [sp, #16]
 8009cf4:	9406      	str	r4, [sp, #24]
 8009cf6:	e778      	b.n	8009bea <_dtoa_r+0xa0a>
 8009cf8:	0039      	movs	r1, r7
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	220a      	movs	r2, #10
 8009cfe:	9803      	ldr	r0, [sp, #12]
 8009d00:	f000 f9cc 	bl	800a09c <__multadd>
 8009d04:	2300      	movs	r3, #0
 8009d06:	0007      	movs	r7, r0
 8009d08:	220a      	movs	r2, #10
 8009d0a:	9904      	ldr	r1, [sp, #16]
 8009d0c:	9803      	ldr	r0, [sp, #12]
 8009d0e:	f000 f9c5 	bl	800a09c <__multadd>
 8009d12:	9004      	str	r0, [sp, #16]
 8009d14:	e7ee      	b.n	8009cf4 <_dtoa_r+0xb14>
 8009d16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d18:	2401      	movs	r4, #1
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	dd00      	ble.n	8009d20 <_dtoa_r+0xb40>
 8009d1e:	001c      	movs	r4, r3
 8009d20:	9704      	str	r7, [sp, #16]
 8009d22:	2700      	movs	r7, #0
 8009d24:	9b08      	ldr	r3, [sp, #32]
 8009d26:	191c      	adds	r4, r3, r4
 8009d28:	9905      	ldr	r1, [sp, #20]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	9803      	ldr	r0, [sp, #12]
 8009d2e:	f000 fb67 	bl	800a400 <__lshift>
 8009d32:	0031      	movs	r1, r6
 8009d34:	9005      	str	r0, [sp, #20]
 8009d36:	f000 fbcf 	bl	800a4d8 <__mcmp>
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	dcb2      	bgt.n	8009ca4 <_dtoa_r+0xac4>
 8009d3e:	d101      	bne.n	8009d44 <_dtoa_r+0xb64>
 8009d40:	07ed      	lsls	r5, r5, #31
 8009d42:	d4af      	bmi.n	8009ca4 <_dtoa_r+0xac4>
 8009d44:	0023      	movs	r3, r4
 8009d46:	001c      	movs	r4, r3
 8009d48:	3b01      	subs	r3, #1
 8009d4a:	781a      	ldrb	r2, [r3, #0]
 8009d4c:	2a30      	cmp	r2, #48	@ 0x30
 8009d4e:	d0fa      	beq.n	8009d46 <_dtoa_r+0xb66>
 8009d50:	e4b0      	b.n	80096b4 <_dtoa_r+0x4d4>
 8009d52:	9a08      	ldr	r2, [sp, #32]
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d1a6      	bne.n	8009ca6 <_dtoa_r+0xac6>
 8009d58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d5e:	2331      	movs	r3, #49	@ 0x31
 8009d60:	7013      	strb	r3, [r2, #0]
 8009d62:	e4a7      	b.n	80096b4 <_dtoa_r+0x4d4>
 8009d64:	4b14      	ldr	r3, [pc, #80]	@ (8009db8 <_dtoa_r+0xbd8>)
 8009d66:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009d68:	9308      	str	r3, [sp, #32]
 8009d6a:	4b14      	ldr	r3, [pc, #80]	@ (8009dbc <_dtoa_r+0xbdc>)
 8009d6c:	2a00      	cmp	r2, #0
 8009d6e:	d001      	beq.n	8009d74 <_dtoa_r+0xb94>
 8009d70:	f7ff fa7e 	bl	8009270 <_dtoa_r+0x90>
 8009d74:	f7ff fa7e 	bl	8009274 <_dtoa_r+0x94>
 8009d78:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	dc00      	bgt.n	8009d80 <_dtoa_r+0xba0>
 8009d7e:	e648      	b.n	8009a12 <_dtoa_r+0x832>
 8009d80:	2001      	movs	r0, #1
 8009d82:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009d84:	e665      	b.n	8009a52 <_dtoa_r+0x872>
 8009d86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	dc00      	bgt.n	8009d8e <_dtoa_r+0xbae>
 8009d8c:	e6a9      	b.n	8009ae2 <_dtoa_r+0x902>
 8009d8e:	2400      	movs	r4, #0
 8009d90:	0031      	movs	r1, r6
 8009d92:	9805      	ldr	r0, [sp, #20]
 8009d94:	f7ff f99e 	bl	80090d4 <quorem>
 8009d98:	9b08      	ldr	r3, [sp, #32]
 8009d9a:	3030      	adds	r0, #48	@ 0x30
 8009d9c:	5518      	strb	r0, [r3, r4]
 8009d9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009da0:	3401      	adds	r4, #1
 8009da2:	0005      	movs	r5, r0
 8009da4:	42a3      	cmp	r3, r4
 8009da6:	ddb6      	ble.n	8009d16 <_dtoa_r+0xb36>
 8009da8:	2300      	movs	r3, #0
 8009daa:	220a      	movs	r2, #10
 8009dac:	9905      	ldr	r1, [sp, #20]
 8009dae:	9803      	ldr	r0, [sp, #12]
 8009db0:	f000 f974 	bl	800a09c <__multadd>
 8009db4:	9005      	str	r0, [sp, #20]
 8009db6:	e7eb      	b.n	8009d90 <_dtoa_r+0xbb0>
 8009db8:	0800cc9c 	.word	0x0800cc9c
 8009dbc:	0800cca4 	.word	0x0800cca4

08009dc0 <_free_r>:
 8009dc0:	b570      	push	{r4, r5, r6, lr}
 8009dc2:	0005      	movs	r5, r0
 8009dc4:	1e0c      	subs	r4, r1, #0
 8009dc6:	d010      	beq.n	8009dea <_free_r+0x2a>
 8009dc8:	3c04      	subs	r4, #4
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	da00      	bge.n	8009dd2 <_free_r+0x12>
 8009dd0:	18e4      	adds	r4, r4, r3
 8009dd2:	0028      	movs	r0, r5
 8009dd4:	f000 f8ea 	bl	8009fac <__malloc_lock>
 8009dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8009e50 <_free_r+0x90>)
 8009dda:	6813      	ldr	r3, [r2, #0]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d105      	bne.n	8009dec <_free_r+0x2c>
 8009de0:	6063      	str	r3, [r4, #4]
 8009de2:	6014      	str	r4, [r2, #0]
 8009de4:	0028      	movs	r0, r5
 8009de6:	f000 f8e9 	bl	8009fbc <__malloc_unlock>
 8009dea:	bd70      	pop	{r4, r5, r6, pc}
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	d908      	bls.n	8009e02 <_free_r+0x42>
 8009df0:	6820      	ldr	r0, [r4, #0]
 8009df2:	1821      	adds	r1, r4, r0
 8009df4:	428b      	cmp	r3, r1
 8009df6:	d1f3      	bne.n	8009de0 <_free_r+0x20>
 8009df8:	6819      	ldr	r1, [r3, #0]
 8009dfa:	685b      	ldr	r3, [r3, #4]
 8009dfc:	1809      	adds	r1, r1, r0
 8009dfe:	6021      	str	r1, [r4, #0]
 8009e00:	e7ee      	b.n	8009de0 <_free_r+0x20>
 8009e02:	001a      	movs	r2, r3
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d001      	beq.n	8009e0e <_free_r+0x4e>
 8009e0a:	42a3      	cmp	r3, r4
 8009e0c:	d9f9      	bls.n	8009e02 <_free_r+0x42>
 8009e0e:	6811      	ldr	r1, [r2, #0]
 8009e10:	1850      	adds	r0, r2, r1
 8009e12:	42a0      	cmp	r0, r4
 8009e14:	d10b      	bne.n	8009e2e <_free_r+0x6e>
 8009e16:	6820      	ldr	r0, [r4, #0]
 8009e18:	1809      	adds	r1, r1, r0
 8009e1a:	1850      	adds	r0, r2, r1
 8009e1c:	6011      	str	r1, [r2, #0]
 8009e1e:	4283      	cmp	r3, r0
 8009e20:	d1e0      	bne.n	8009de4 <_free_r+0x24>
 8009e22:	6818      	ldr	r0, [r3, #0]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	1841      	adds	r1, r0, r1
 8009e28:	6011      	str	r1, [r2, #0]
 8009e2a:	6053      	str	r3, [r2, #4]
 8009e2c:	e7da      	b.n	8009de4 <_free_r+0x24>
 8009e2e:	42a0      	cmp	r0, r4
 8009e30:	d902      	bls.n	8009e38 <_free_r+0x78>
 8009e32:	230c      	movs	r3, #12
 8009e34:	602b      	str	r3, [r5, #0]
 8009e36:	e7d5      	b.n	8009de4 <_free_r+0x24>
 8009e38:	6820      	ldr	r0, [r4, #0]
 8009e3a:	1821      	adds	r1, r4, r0
 8009e3c:	428b      	cmp	r3, r1
 8009e3e:	d103      	bne.n	8009e48 <_free_r+0x88>
 8009e40:	6819      	ldr	r1, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	1809      	adds	r1, r1, r0
 8009e46:	6021      	str	r1, [r4, #0]
 8009e48:	6063      	str	r3, [r4, #4]
 8009e4a:	6054      	str	r4, [r2, #4]
 8009e4c:	e7ca      	b.n	8009de4 <_free_r+0x24>
 8009e4e:	46c0      	nop			@ (mov r8, r8)
 8009e50:	20000da8 	.word	0x20000da8

08009e54 <malloc>:
 8009e54:	b510      	push	{r4, lr}
 8009e56:	4b03      	ldr	r3, [pc, #12]	@ (8009e64 <malloc+0x10>)
 8009e58:	0001      	movs	r1, r0
 8009e5a:	6818      	ldr	r0, [r3, #0]
 8009e5c:	f000 f826 	bl	8009eac <_malloc_r>
 8009e60:	bd10      	pop	{r4, pc}
 8009e62:	46c0      	nop			@ (mov r8, r8)
 8009e64:	2000001c 	.word	0x2000001c

08009e68 <sbrk_aligned>:
 8009e68:	b570      	push	{r4, r5, r6, lr}
 8009e6a:	4e0f      	ldr	r6, [pc, #60]	@ (8009ea8 <sbrk_aligned+0x40>)
 8009e6c:	000d      	movs	r5, r1
 8009e6e:	6831      	ldr	r1, [r6, #0]
 8009e70:	0004      	movs	r4, r0
 8009e72:	2900      	cmp	r1, #0
 8009e74:	d102      	bne.n	8009e7c <sbrk_aligned+0x14>
 8009e76:	f000 ff07 	bl	800ac88 <_sbrk_r>
 8009e7a:	6030      	str	r0, [r6, #0]
 8009e7c:	0029      	movs	r1, r5
 8009e7e:	0020      	movs	r0, r4
 8009e80:	f000 ff02 	bl	800ac88 <_sbrk_r>
 8009e84:	1c43      	adds	r3, r0, #1
 8009e86:	d103      	bne.n	8009e90 <sbrk_aligned+0x28>
 8009e88:	2501      	movs	r5, #1
 8009e8a:	426d      	negs	r5, r5
 8009e8c:	0028      	movs	r0, r5
 8009e8e:	bd70      	pop	{r4, r5, r6, pc}
 8009e90:	2303      	movs	r3, #3
 8009e92:	1cc5      	adds	r5, r0, #3
 8009e94:	439d      	bics	r5, r3
 8009e96:	42a8      	cmp	r0, r5
 8009e98:	d0f8      	beq.n	8009e8c <sbrk_aligned+0x24>
 8009e9a:	1a29      	subs	r1, r5, r0
 8009e9c:	0020      	movs	r0, r4
 8009e9e:	f000 fef3 	bl	800ac88 <_sbrk_r>
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	d1f2      	bne.n	8009e8c <sbrk_aligned+0x24>
 8009ea6:	e7ef      	b.n	8009e88 <sbrk_aligned+0x20>
 8009ea8:	20000da4 	.word	0x20000da4

08009eac <_malloc_r>:
 8009eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009eae:	2203      	movs	r2, #3
 8009eb0:	1ccb      	adds	r3, r1, #3
 8009eb2:	4393      	bics	r3, r2
 8009eb4:	3308      	adds	r3, #8
 8009eb6:	0005      	movs	r5, r0
 8009eb8:	001f      	movs	r7, r3
 8009eba:	2b0c      	cmp	r3, #12
 8009ebc:	d234      	bcs.n	8009f28 <_malloc_r+0x7c>
 8009ebe:	270c      	movs	r7, #12
 8009ec0:	42b9      	cmp	r1, r7
 8009ec2:	d833      	bhi.n	8009f2c <_malloc_r+0x80>
 8009ec4:	0028      	movs	r0, r5
 8009ec6:	f000 f871 	bl	8009fac <__malloc_lock>
 8009eca:	4e37      	ldr	r6, [pc, #220]	@ (8009fa8 <_malloc_r+0xfc>)
 8009ecc:	6833      	ldr	r3, [r6, #0]
 8009ece:	001c      	movs	r4, r3
 8009ed0:	2c00      	cmp	r4, #0
 8009ed2:	d12f      	bne.n	8009f34 <_malloc_r+0x88>
 8009ed4:	0039      	movs	r1, r7
 8009ed6:	0028      	movs	r0, r5
 8009ed8:	f7ff ffc6 	bl	8009e68 <sbrk_aligned>
 8009edc:	0004      	movs	r4, r0
 8009ede:	1c43      	adds	r3, r0, #1
 8009ee0:	d15f      	bne.n	8009fa2 <_malloc_r+0xf6>
 8009ee2:	6834      	ldr	r4, [r6, #0]
 8009ee4:	9400      	str	r4, [sp, #0]
 8009ee6:	9b00      	ldr	r3, [sp, #0]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d14a      	bne.n	8009f82 <_malloc_r+0xd6>
 8009eec:	2c00      	cmp	r4, #0
 8009eee:	d052      	beq.n	8009f96 <_malloc_r+0xea>
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	0028      	movs	r0, r5
 8009ef4:	18e3      	adds	r3, r4, r3
 8009ef6:	9900      	ldr	r1, [sp, #0]
 8009ef8:	9301      	str	r3, [sp, #4]
 8009efa:	f000 fec5 	bl	800ac88 <_sbrk_r>
 8009efe:	9b01      	ldr	r3, [sp, #4]
 8009f00:	4283      	cmp	r3, r0
 8009f02:	d148      	bne.n	8009f96 <_malloc_r+0xea>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	0028      	movs	r0, r5
 8009f08:	1aff      	subs	r7, r7, r3
 8009f0a:	0039      	movs	r1, r7
 8009f0c:	f7ff ffac 	bl	8009e68 <sbrk_aligned>
 8009f10:	3001      	adds	r0, #1
 8009f12:	d040      	beq.n	8009f96 <_malloc_r+0xea>
 8009f14:	6823      	ldr	r3, [r4, #0]
 8009f16:	19db      	adds	r3, r3, r7
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	6833      	ldr	r3, [r6, #0]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	2a00      	cmp	r2, #0
 8009f20:	d133      	bne.n	8009f8a <_malloc_r+0xde>
 8009f22:	9b00      	ldr	r3, [sp, #0]
 8009f24:	6033      	str	r3, [r6, #0]
 8009f26:	e019      	b.n	8009f5c <_malloc_r+0xb0>
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	dac9      	bge.n	8009ec0 <_malloc_r+0x14>
 8009f2c:	230c      	movs	r3, #12
 8009f2e:	602b      	str	r3, [r5, #0]
 8009f30:	2000      	movs	r0, #0
 8009f32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f34:	6821      	ldr	r1, [r4, #0]
 8009f36:	1bc9      	subs	r1, r1, r7
 8009f38:	d420      	bmi.n	8009f7c <_malloc_r+0xd0>
 8009f3a:	290b      	cmp	r1, #11
 8009f3c:	d90a      	bls.n	8009f54 <_malloc_r+0xa8>
 8009f3e:	19e2      	adds	r2, r4, r7
 8009f40:	6027      	str	r7, [r4, #0]
 8009f42:	42a3      	cmp	r3, r4
 8009f44:	d104      	bne.n	8009f50 <_malloc_r+0xa4>
 8009f46:	6032      	str	r2, [r6, #0]
 8009f48:	6863      	ldr	r3, [r4, #4]
 8009f4a:	6011      	str	r1, [r2, #0]
 8009f4c:	6053      	str	r3, [r2, #4]
 8009f4e:	e005      	b.n	8009f5c <_malloc_r+0xb0>
 8009f50:	605a      	str	r2, [r3, #4]
 8009f52:	e7f9      	b.n	8009f48 <_malloc_r+0x9c>
 8009f54:	6862      	ldr	r2, [r4, #4]
 8009f56:	42a3      	cmp	r3, r4
 8009f58:	d10e      	bne.n	8009f78 <_malloc_r+0xcc>
 8009f5a:	6032      	str	r2, [r6, #0]
 8009f5c:	0028      	movs	r0, r5
 8009f5e:	f000 f82d 	bl	8009fbc <__malloc_unlock>
 8009f62:	0020      	movs	r0, r4
 8009f64:	2207      	movs	r2, #7
 8009f66:	300b      	adds	r0, #11
 8009f68:	1d23      	adds	r3, r4, #4
 8009f6a:	4390      	bics	r0, r2
 8009f6c:	1ac2      	subs	r2, r0, r3
 8009f6e:	4298      	cmp	r0, r3
 8009f70:	d0df      	beq.n	8009f32 <_malloc_r+0x86>
 8009f72:	1a1b      	subs	r3, r3, r0
 8009f74:	50a3      	str	r3, [r4, r2]
 8009f76:	e7dc      	b.n	8009f32 <_malloc_r+0x86>
 8009f78:	605a      	str	r2, [r3, #4]
 8009f7a:	e7ef      	b.n	8009f5c <_malloc_r+0xb0>
 8009f7c:	0023      	movs	r3, r4
 8009f7e:	6864      	ldr	r4, [r4, #4]
 8009f80:	e7a6      	b.n	8009ed0 <_malloc_r+0x24>
 8009f82:	9c00      	ldr	r4, [sp, #0]
 8009f84:	6863      	ldr	r3, [r4, #4]
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	e7ad      	b.n	8009ee6 <_malloc_r+0x3a>
 8009f8a:	001a      	movs	r2, r3
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	42a3      	cmp	r3, r4
 8009f90:	d1fb      	bne.n	8009f8a <_malloc_r+0xde>
 8009f92:	2300      	movs	r3, #0
 8009f94:	e7da      	b.n	8009f4c <_malloc_r+0xa0>
 8009f96:	230c      	movs	r3, #12
 8009f98:	0028      	movs	r0, r5
 8009f9a:	602b      	str	r3, [r5, #0]
 8009f9c:	f000 f80e 	bl	8009fbc <__malloc_unlock>
 8009fa0:	e7c6      	b.n	8009f30 <_malloc_r+0x84>
 8009fa2:	6007      	str	r7, [r0, #0]
 8009fa4:	e7da      	b.n	8009f5c <_malloc_r+0xb0>
 8009fa6:	46c0      	nop			@ (mov r8, r8)
 8009fa8:	20000da8 	.word	0x20000da8

08009fac <__malloc_lock>:
 8009fac:	b510      	push	{r4, lr}
 8009fae:	4802      	ldr	r0, [pc, #8]	@ (8009fb8 <__malloc_lock+0xc>)
 8009fb0:	f7ff f883 	bl	80090ba <__retarget_lock_acquire_recursive>
 8009fb4:	bd10      	pop	{r4, pc}
 8009fb6:	46c0      	nop			@ (mov r8, r8)
 8009fb8:	20000da0 	.word	0x20000da0

08009fbc <__malloc_unlock>:
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	4802      	ldr	r0, [pc, #8]	@ (8009fc8 <__malloc_unlock+0xc>)
 8009fc0:	f7ff f87c 	bl	80090bc <__retarget_lock_release_recursive>
 8009fc4:	bd10      	pop	{r4, pc}
 8009fc6:	46c0      	nop			@ (mov r8, r8)
 8009fc8:	20000da0 	.word	0x20000da0

08009fcc <_Balloc>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	69c5      	ldr	r5, [r0, #28]
 8009fd0:	0006      	movs	r6, r0
 8009fd2:	000c      	movs	r4, r1
 8009fd4:	2d00      	cmp	r5, #0
 8009fd6:	d10e      	bne.n	8009ff6 <_Balloc+0x2a>
 8009fd8:	2010      	movs	r0, #16
 8009fda:	f7ff ff3b 	bl	8009e54 <malloc>
 8009fde:	1e02      	subs	r2, r0, #0
 8009fe0:	61f0      	str	r0, [r6, #28]
 8009fe2:	d104      	bne.n	8009fee <_Balloc+0x22>
 8009fe4:	216b      	movs	r1, #107	@ 0x6b
 8009fe6:	4b19      	ldr	r3, [pc, #100]	@ (800a04c <_Balloc+0x80>)
 8009fe8:	4819      	ldr	r0, [pc, #100]	@ (800a050 <_Balloc+0x84>)
 8009fea:	f000 fe69 	bl	800acc0 <__assert_func>
 8009fee:	6045      	str	r5, [r0, #4]
 8009ff0:	6085      	str	r5, [r0, #8]
 8009ff2:	6005      	str	r5, [r0, #0]
 8009ff4:	60c5      	str	r5, [r0, #12]
 8009ff6:	69f5      	ldr	r5, [r6, #28]
 8009ff8:	68eb      	ldr	r3, [r5, #12]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d013      	beq.n	800a026 <_Balloc+0x5a>
 8009ffe:	69f3      	ldr	r3, [r6, #28]
 800a000:	00a2      	lsls	r2, r4, #2
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	189b      	adds	r3, r3, r2
 800a006:	6818      	ldr	r0, [r3, #0]
 800a008:	2800      	cmp	r0, #0
 800a00a:	d118      	bne.n	800a03e <_Balloc+0x72>
 800a00c:	2101      	movs	r1, #1
 800a00e:	000d      	movs	r5, r1
 800a010:	40a5      	lsls	r5, r4
 800a012:	1d6a      	adds	r2, r5, #5
 800a014:	0030      	movs	r0, r6
 800a016:	0092      	lsls	r2, r2, #2
 800a018:	f000 fe70 	bl	800acfc <_calloc_r>
 800a01c:	2800      	cmp	r0, #0
 800a01e:	d00c      	beq.n	800a03a <_Balloc+0x6e>
 800a020:	6044      	str	r4, [r0, #4]
 800a022:	6085      	str	r5, [r0, #8]
 800a024:	e00d      	b.n	800a042 <_Balloc+0x76>
 800a026:	2221      	movs	r2, #33	@ 0x21
 800a028:	2104      	movs	r1, #4
 800a02a:	0030      	movs	r0, r6
 800a02c:	f000 fe66 	bl	800acfc <_calloc_r>
 800a030:	69f3      	ldr	r3, [r6, #28]
 800a032:	60e8      	str	r0, [r5, #12]
 800a034:	68db      	ldr	r3, [r3, #12]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1e1      	bne.n	8009ffe <_Balloc+0x32>
 800a03a:	2000      	movs	r0, #0
 800a03c:	bd70      	pop	{r4, r5, r6, pc}
 800a03e:	6802      	ldr	r2, [r0, #0]
 800a040:	601a      	str	r2, [r3, #0]
 800a042:	2300      	movs	r3, #0
 800a044:	6103      	str	r3, [r0, #16]
 800a046:	60c3      	str	r3, [r0, #12]
 800a048:	e7f8      	b.n	800a03c <_Balloc+0x70>
 800a04a:	46c0      	nop			@ (mov r8, r8)
 800a04c:	0800cca9 	.word	0x0800cca9
 800a050:	0800cd29 	.word	0x0800cd29

0800a054 <_Bfree>:
 800a054:	b570      	push	{r4, r5, r6, lr}
 800a056:	69c6      	ldr	r6, [r0, #28]
 800a058:	0005      	movs	r5, r0
 800a05a:	000c      	movs	r4, r1
 800a05c:	2e00      	cmp	r6, #0
 800a05e:	d10e      	bne.n	800a07e <_Bfree+0x2a>
 800a060:	2010      	movs	r0, #16
 800a062:	f7ff fef7 	bl	8009e54 <malloc>
 800a066:	1e02      	subs	r2, r0, #0
 800a068:	61e8      	str	r0, [r5, #28]
 800a06a:	d104      	bne.n	800a076 <_Bfree+0x22>
 800a06c:	218f      	movs	r1, #143	@ 0x8f
 800a06e:	4b09      	ldr	r3, [pc, #36]	@ (800a094 <_Bfree+0x40>)
 800a070:	4809      	ldr	r0, [pc, #36]	@ (800a098 <_Bfree+0x44>)
 800a072:	f000 fe25 	bl	800acc0 <__assert_func>
 800a076:	6046      	str	r6, [r0, #4]
 800a078:	6086      	str	r6, [r0, #8]
 800a07a:	6006      	str	r6, [r0, #0]
 800a07c:	60c6      	str	r6, [r0, #12]
 800a07e:	2c00      	cmp	r4, #0
 800a080:	d007      	beq.n	800a092 <_Bfree+0x3e>
 800a082:	69eb      	ldr	r3, [r5, #28]
 800a084:	6862      	ldr	r2, [r4, #4]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	0092      	lsls	r2, r2, #2
 800a08a:	189b      	adds	r3, r3, r2
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	6022      	str	r2, [r4, #0]
 800a090:	601c      	str	r4, [r3, #0]
 800a092:	bd70      	pop	{r4, r5, r6, pc}
 800a094:	0800cca9 	.word	0x0800cca9
 800a098:	0800cd29 	.word	0x0800cd29

0800a09c <__multadd>:
 800a09c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a09e:	000f      	movs	r7, r1
 800a0a0:	9001      	str	r0, [sp, #4]
 800a0a2:	000c      	movs	r4, r1
 800a0a4:	001e      	movs	r6, r3
 800a0a6:	2000      	movs	r0, #0
 800a0a8:	690d      	ldr	r5, [r1, #16]
 800a0aa:	3714      	adds	r7, #20
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	b299      	uxth	r1, r3
 800a0b2:	4351      	muls	r1, r2
 800a0b4:	0c1b      	lsrs	r3, r3, #16
 800a0b6:	4353      	muls	r3, r2
 800a0b8:	1989      	adds	r1, r1, r6
 800a0ba:	0c0e      	lsrs	r6, r1, #16
 800a0bc:	199b      	adds	r3, r3, r6
 800a0be:	0c1e      	lsrs	r6, r3, #16
 800a0c0:	b289      	uxth	r1, r1
 800a0c2:	041b      	lsls	r3, r3, #16
 800a0c4:	185b      	adds	r3, r3, r1
 800a0c6:	c708      	stmia	r7!, {r3}
 800a0c8:	4285      	cmp	r5, r0
 800a0ca:	dcef      	bgt.n	800a0ac <__multadd+0x10>
 800a0cc:	2e00      	cmp	r6, #0
 800a0ce:	d022      	beq.n	800a116 <__multadd+0x7a>
 800a0d0:	68a3      	ldr	r3, [r4, #8]
 800a0d2:	42ab      	cmp	r3, r5
 800a0d4:	dc19      	bgt.n	800a10a <__multadd+0x6e>
 800a0d6:	6861      	ldr	r1, [r4, #4]
 800a0d8:	9801      	ldr	r0, [sp, #4]
 800a0da:	3101      	adds	r1, #1
 800a0dc:	f7ff ff76 	bl	8009fcc <_Balloc>
 800a0e0:	1e07      	subs	r7, r0, #0
 800a0e2:	d105      	bne.n	800a0f0 <__multadd+0x54>
 800a0e4:	003a      	movs	r2, r7
 800a0e6:	21ba      	movs	r1, #186	@ 0xba
 800a0e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a11c <__multadd+0x80>)
 800a0ea:	480d      	ldr	r0, [pc, #52]	@ (800a120 <__multadd+0x84>)
 800a0ec:	f000 fde8 	bl	800acc0 <__assert_func>
 800a0f0:	0021      	movs	r1, r4
 800a0f2:	6922      	ldr	r2, [r4, #16]
 800a0f4:	310c      	adds	r1, #12
 800a0f6:	3202      	adds	r2, #2
 800a0f8:	0092      	lsls	r2, r2, #2
 800a0fa:	300c      	adds	r0, #12
 800a0fc:	f000 fdd6 	bl	800acac <memcpy>
 800a100:	0021      	movs	r1, r4
 800a102:	9801      	ldr	r0, [sp, #4]
 800a104:	f7ff ffa6 	bl	800a054 <_Bfree>
 800a108:	003c      	movs	r4, r7
 800a10a:	1d2b      	adds	r3, r5, #4
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	18e3      	adds	r3, r4, r3
 800a110:	3501      	adds	r5, #1
 800a112:	605e      	str	r6, [r3, #4]
 800a114:	6125      	str	r5, [r4, #16]
 800a116:	0020      	movs	r0, r4
 800a118:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a11a:	46c0      	nop			@ (mov r8, r8)
 800a11c:	0800cd18 	.word	0x0800cd18
 800a120:	0800cd29 	.word	0x0800cd29

0800a124 <__hi0bits>:
 800a124:	2280      	movs	r2, #128	@ 0x80
 800a126:	0003      	movs	r3, r0
 800a128:	0252      	lsls	r2, r2, #9
 800a12a:	2000      	movs	r0, #0
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d201      	bcs.n	800a134 <__hi0bits+0x10>
 800a130:	041b      	lsls	r3, r3, #16
 800a132:	3010      	adds	r0, #16
 800a134:	2280      	movs	r2, #128	@ 0x80
 800a136:	0452      	lsls	r2, r2, #17
 800a138:	4293      	cmp	r3, r2
 800a13a:	d201      	bcs.n	800a140 <__hi0bits+0x1c>
 800a13c:	3008      	adds	r0, #8
 800a13e:	021b      	lsls	r3, r3, #8
 800a140:	2280      	movs	r2, #128	@ 0x80
 800a142:	0552      	lsls	r2, r2, #21
 800a144:	4293      	cmp	r3, r2
 800a146:	d201      	bcs.n	800a14c <__hi0bits+0x28>
 800a148:	3004      	adds	r0, #4
 800a14a:	011b      	lsls	r3, r3, #4
 800a14c:	2280      	movs	r2, #128	@ 0x80
 800a14e:	05d2      	lsls	r2, r2, #23
 800a150:	4293      	cmp	r3, r2
 800a152:	d201      	bcs.n	800a158 <__hi0bits+0x34>
 800a154:	3002      	adds	r0, #2
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	db03      	blt.n	800a164 <__hi0bits+0x40>
 800a15c:	3001      	adds	r0, #1
 800a15e:	4213      	tst	r3, r2
 800a160:	d100      	bne.n	800a164 <__hi0bits+0x40>
 800a162:	2020      	movs	r0, #32
 800a164:	4770      	bx	lr

0800a166 <__lo0bits>:
 800a166:	6803      	ldr	r3, [r0, #0]
 800a168:	0001      	movs	r1, r0
 800a16a:	2207      	movs	r2, #7
 800a16c:	0018      	movs	r0, r3
 800a16e:	4010      	ands	r0, r2
 800a170:	4213      	tst	r3, r2
 800a172:	d00d      	beq.n	800a190 <__lo0bits+0x2a>
 800a174:	3a06      	subs	r2, #6
 800a176:	2000      	movs	r0, #0
 800a178:	4213      	tst	r3, r2
 800a17a:	d105      	bne.n	800a188 <__lo0bits+0x22>
 800a17c:	3002      	adds	r0, #2
 800a17e:	4203      	tst	r3, r0
 800a180:	d003      	beq.n	800a18a <__lo0bits+0x24>
 800a182:	40d3      	lsrs	r3, r2
 800a184:	0010      	movs	r0, r2
 800a186:	600b      	str	r3, [r1, #0]
 800a188:	4770      	bx	lr
 800a18a:	089b      	lsrs	r3, r3, #2
 800a18c:	600b      	str	r3, [r1, #0]
 800a18e:	e7fb      	b.n	800a188 <__lo0bits+0x22>
 800a190:	b29a      	uxth	r2, r3
 800a192:	2a00      	cmp	r2, #0
 800a194:	d101      	bne.n	800a19a <__lo0bits+0x34>
 800a196:	2010      	movs	r0, #16
 800a198:	0c1b      	lsrs	r3, r3, #16
 800a19a:	b2da      	uxtb	r2, r3
 800a19c:	2a00      	cmp	r2, #0
 800a19e:	d101      	bne.n	800a1a4 <__lo0bits+0x3e>
 800a1a0:	3008      	adds	r0, #8
 800a1a2:	0a1b      	lsrs	r3, r3, #8
 800a1a4:	071a      	lsls	r2, r3, #28
 800a1a6:	d101      	bne.n	800a1ac <__lo0bits+0x46>
 800a1a8:	3004      	adds	r0, #4
 800a1aa:	091b      	lsrs	r3, r3, #4
 800a1ac:	079a      	lsls	r2, r3, #30
 800a1ae:	d101      	bne.n	800a1b4 <__lo0bits+0x4e>
 800a1b0:	3002      	adds	r0, #2
 800a1b2:	089b      	lsrs	r3, r3, #2
 800a1b4:	07da      	lsls	r2, r3, #31
 800a1b6:	d4e9      	bmi.n	800a18c <__lo0bits+0x26>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	085b      	lsrs	r3, r3, #1
 800a1bc:	d1e6      	bne.n	800a18c <__lo0bits+0x26>
 800a1be:	2020      	movs	r0, #32
 800a1c0:	e7e2      	b.n	800a188 <__lo0bits+0x22>
	...

0800a1c4 <__i2b>:
 800a1c4:	b510      	push	{r4, lr}
 800a1c6:	000c      	movs	r4, r1
 800a1c8:	2101      	movs	r1, #1
 800a1ca:	f7ff feff 	bl	8009fcc <_Balloc>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d107      	bne.n	800a1e2 <__i2b+0x1e>
 800a1d2:	2146      	movs	r1, #70	@ 0x46
 800a1d4:	4c05      	ldr	r4, [pc, #20]	@ (800a1ec <__i2b+0x28>)
 800a1d6:	0002      	movs	r2, r0
 800a1d8:	4b05      	ldr	r3, [pc, #20]	@ (800a1f0 <__i2b+0x2c>)
 800a1da:	0020      	movs	r0, r4
 800a1dc:	31ff      	adds	r1, #255	@ 0xff
 800a1de:	f000 fd6f 	bl	800acc0 <__assert_func>
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	6144      	str	r4, [r0, #20]
 800a1e6:	6103      	str	r3, [r0, #16]
 800a1e8:	bd10      	pop	{r4, pc}
 800a1ea:	46c0      	nop			@ (mov r8, r8)
 800a1ec:	0800cd29 	.word	0x0800cd29
 800a1f0:	0800cd18 	.word	0x0800cd18

0800a1f4 <__multiply>:
 800a1f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f6:	0014      	movs	r4, r2
 800a1f8:	690a      	ldr	r2, [r1, #16]
 800a1fa:	6923      	ldr	r3, [r4, #16]
 800a1fc:	000d      	movs	r5, r1
 800a1fe:	b089      	sub	sp, #36	@ 0x24
 800a200:	429a      	cmp	r2, r3
 800a202:	db02      	blt.n	800a20a <__multiply+0x16>
 800a204:	0023      	movs	r3, r4
 800a206:	000c      	movs	r4, r1
 800a208:	001d      	movs	r5, r3
 800a20a:	6927      	ldr	r7, [r4, #16]
 800a20c:	692e      	ldr	r6, [r5, #16]
 800a20e:	6861      	ldr	r1, [r4, #4]
 800a210:	19bb      	adds	r3, r7, r6
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	68a3      	ldr	r3, [r4, #8]
 800a216:	19ba      	adds	r2, r7, r6
 800a218:	4293      	cmp	r3, r2
 800a21a:	da00      	bge.n	800a21e <__multiply+0x2a>
 800a21c:	3101      	adds	r1, #1
 800a21e:	f7ff fed5 	bl	8009fcc <_Balloc>
 800a222:	4684      	mov	ip, r0
 800a224:	2800      	cmp	r0, #0
 800a226:	d106      	bne.n	800a236 <__multiply+0x42>
 800a228:	21b1      	movs	r1, #177	@ 0xb1
 800a22a:	4662      	mov	r2, ip
 800a22c:	4b44      	ldr	r3, [pc, #272]	@ (800a340 <__multiply+0x14c>)
 800a22e:	4845      	ldr	r0, [pc, #276]	@ (800a344 <__multiply+0x150>)
 800a230:	0049      	lsls	r1, r1, #1
 800a232:	f000 fd45 	bl	800acc0 <__assert_func>
 800a236:	0002      	movs	r2, r0
 800a238:	19bb      	adds	r3, r7, r6
 800a23a:	3214      	adds	r2, #20
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	18d3      	adds	r3, r2, r3
 800a240:	9301      	str	r3, [sp, #4]
 800a242:	2100      	movs	r1, #0
 800a244:	0013      	movs	r3, r2
 800a246:	9801      	ldr	r0, [sp, #4]
 800a248:	4283      	cmp	r3, r0
 800a24a:	d328      	bcc.n	800a29e <__multiply+0xaa>
 800a24c:	0023      	movs	r3, r4
 800a24e:	00bf      	lsls	r7, r7, #2
 800a250:	3314      	adds	r3, #20
 800a252:	9304      	str	r3, [sp, #16]
 800a254:	3514      	adds	r5, #20
 800a256:	19db      	adds	r3, r3, r7
 800a258:	00b6      	lsls	r6, r6, #2
 800a25a:	9302      	str	r3, [sp, #8]
 800a25c:	19ab      	adds	r3, r5, r6
 800a25e:	9307      	str	r3, [sp, #28]
 800a260:	2304      	movs	r3, #4
 800a262:	9305      	str	r3, [sp, #20]
 800a264:	0023      	movs	r3, r4
 800a266:	9902      	ldr	r1, [sp, #8]
 800a268:	3315      	adds	r3, #21
 800a26a:	4299      	cmp	r1, r3
 800a26c:	d305      	bcc.n	800a27a <__multiply+0x86>
 800a26e:	1b0c      	subs	r4, r1, r4
 800a270:	3c15      	subs	r4, #21
 800a272:	08a4      	lsrs	r4, r4, #2
 800a274:	3401      	adds	r4, #1
 800a276:	00a3      	lsls	r3, r4, #2
 800a278:	9305      	str	r3, [sp, #20]
 800a27a:	9b07      	ldr	r3, [sp, #28]
 800a27c:	429d      	cmp	r5, r3
 800a27e:	d310      	bcc.n	800a2a2 <__multiply+0xae>
 800a280:	9b00      	ldr	r3, [sp, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	dd05      	ble.n	800a292 <__multiply+0x9e>
 800a286:	9b01      	ldr	r3, [sp, #4]
 800a288:	3b04      	subs	r3, #4
 800a28a:	9301      	str	r3, [sp, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d052      	beq.n	800a338 <__multiply+0x144>
 800a292:	4663      	mov	r3, ip
 800a294:	4660      	mov	r0, ip
 800a296:	9a00      	ldr	r2, [sp, #0]
 800a298:	611a      	str	r2, [r3, #16]
 800a29a:	b009      	add	sp, #36	@ 0x24
 800a29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a29e:	c302      	stmia	r3!, {r1}
 800a2a0:	e7d1      	b.n	800a246 <__multiply+0x52>
 800a2a2:	682c      	ldr	r4, [r5, #0]
 800a2a4:	b2a4      	uxth	r4, r4
 800a2a6:	2c00      	cmp	r4, #0
 800a2a8:	d01f      	beq.n	800a2ea <__multiply+0xf6>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	0017      	movs	r7, r2
 800a2ae:	9e04      	ldr	r6, [sp, #16]
 800a2b0:	9303      	str	r3, [sp, #12]
 800a2b2:	ce08      	ldmia	r6!, {r3}
 800a2b4:	6839      	ldr	r1, [r7, #0]
 800a2b6:	9306      	str	r3, [sp, #24]
 800a2b8:	466b      	mov	r3, sp
 800a2ba:	8b1b      	ldrh	r3, [r3, #24]
 800a2bc:	b288      	uxth	r0, r1
 800a2be:	4363      	muls	r3, r4
 800a2c0:	181b      	adds	r3, r3, r0
 800a2c2:	9803      	ldr	r0, [sp, #12]
 800a2c4:	0c09      	lsrs	r1, r1, #16
 800a2c6:	181b      	adds	r3, r3, r0
 800a2c8:	9806      	ldr	r0, [sp, #24]
 800a2ca:	0c00      	lsrs	r0, r0, #16
 800a2cc:	4360      	muls	r0, r4
 800a2ce:	1840      	adds	r0, r0, r1
 800a2d0:	0c19      	lsrs	r1, r3, #16
 800a2d2:	1841      	adds	r1, r0, r1
 800a2d4:	0c08      	lsrs	r0, r1, #16
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	0409      	lsls	r1, r1, #16
 800a2da:	4319      	orrs	r1, r3
 800a2dc:	9b02      	ldr	r3, [sp, #8]
 800a2de:	9003      	str	r0, [sp, #12]
 800a2e0:	c702      	stmia	r7!, {r1}
 800a2e2:	42b3      	cmp	r3, r6
 800a2e4:	d8e5      	bhi.n	800a2b2 <__multiply+0xbe>
 800a2e6:	9b05      	ldr	r3, [sp, #20]
 800a2e8:	50d0      	str	r0, [r2, r3]
 800a2ea:	682c      	ldr	r4, [r5, #0]
 800a2ec:	0c24      	lsrs	r4, r4, #16
 800a2ee:	d020      	beq.n	800a332 <__multiply+0x13e>
 800a2f0:	2100      	movs	r1, #0
 800a2f2:	0010      	movs	r0, r2
 800a2f4:	6813      	ldr	r3, [r2, #0]
 800a2f6:	9e04      	ldr	r6, [sp, #16]
 800a2f8:	9103      	str	r1, [sp, #12]
 800a2fa:	6831      	ldr	r1, [r6, #0]
 800a2fc:	6807      	ldr	r7, [r0, #0]
 800a2fe:	b289      	uxth	r1, r1
 800a300:	4361      	muls	r1, r4
 800a302:	0c3f      	lsrs	r7, r7, #16
 800a304:	19c9      	adds	r1, r1, r7
 800a306:	9f03      	ldr	r7, [sp, #12]
 800a308:	b29b      	uxth	r3, r3
 800a30a:	19c9      	adds	r1, r1, r7
 800a30c:	040f      	lsls	r7, r1, #16
 800a30e:	431f      	orrs	r7, r3
 800a310:	6007      	str	r7, [r0, #0]
 800a312:	ce80      	ldmia	r6!, {r7}
 800a314:	6843      	ldr	r3, [r0, #4]
 800a316:	0c3f      	lsrs	r7, r7, #16
 800a318:	4367      	muls	r7, r4
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	0c09      	lsrs	r1, r1, #16
 800a31e:	18fb      	adds	r3, r7, r3
 800a320:	185b      	adds	r3, r3, r1
 800a322:	0c19      	lsrs	r1, r3, #16
 800a324:	9103      	str	r1, [sp, #12]
 800a326:	9902      	ldr	r1, [sp, #8]
 800a328:	3004      	adds	r0, #4
 800a32a:	42b1      	cmp	r1, r6
 800a32c:	d8e5      	bhi.n	800a2fa <__multiply+0x106>
 800a32e:	9905      	ldr	r1, [sp, #20]
 800a330:	5053      	str	r3, [r2, r1]
 800a332:	3504      	adds	r5, #4
 800a334:	3204      	adds	r2, #4
 800a336:	e7a0      	b.n	800a27a <__multiply+0x86>
 800a338:	9b00      	ldr	r3, [sp, #0]
 800a33a:	3b01      	subs	r3, #1
 800a33c:	9300      	str	r3, [sp, #0]
 800a33e:	e79f      	b.n	800a280 <__multiply+0x8c>
 800a340:	0800cd18 	.word	0x0800cd18
 800a344:	0800cd29 	.word	0x0800cd29

0800a348 <__pow5mult>:
 800a348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a34a:	2303      	movs	r3, #3
 800a34c:	0015      	movs	r5, r2
 800a34e:	0007      	movs	r7, r0
 800a350:	000e      	movs	r6, r1
 800a352:	401a      	ands	r2, r3
 800a354:	421d      	tst	r5, r3
 800a356:	d008      	beq.n	800a36a <__pow5mult+0x22>
 800a358:	4925      	ldr	r1, [pc, #148]	@ (800a3f0 <__pow5mult+0xa8>)
 800a35a:	3a01      	subs	r2, #1
 800a35c:	0092      	lsls	r2, r2, #2
 800a35e:	5852      	ldr	r2, [r2, r1]
 800a360:	2300      	movs	r3, #0
 800a362:	0031      	movs	r1, r6
 800a364:	f7ff fe9a 	bl	800a09c <__multadd>
 800a368:	0006      	movs	r6, r0
 800a36a:	10ad      	asrs	r5, r5, #2
 800a36c:	d03d      	beq.n	800a3ea <__pow5mult+0xa2>
 800a36e:	69fc      	ldr	r4, [r7, #28]
 800a370:	2c00      	cmp	r4, #0
 800a372:	d10f      	bne.n	800a394 <__pow5mult+0x4c>
 800a374:	2010      	movs	r0, #16
 800a376:	f7ff fd6d 	bl	8009e54 <malloc>
 800a37a:	1e02      	subs	r2, r0, #0
 800a37c:	61f8      	str	r0, [r7, #28]
 800a37e:	d105      	bne.n	800a38c <__pow5mult+0x44>
 800a380:	21b4      	movs	r1, #180	@ 0xb4
 800a382:	4b1c      	ldr	r3, [pc, #112]	@ (800a3f4 <__pow5mult+0xac>)
 800a384:	481c      	ldr	r0, [pc, #112]	@ (800a3f8 <__pow5mult+0xb0>)
 800a386:	31ff      	adds	r1, #255	@ 0xff
 800a388:	f000 fc9a 	bl	800acc0 <__assert_func>
 800a38c:	6044      	str	r4, [r0, #4]
 800a38e:	6084      	str	r4, [r0, #8]
 800a390:	6004      	str	r4, [r0, #0]
 800a392:	60c4      	str	r4, [r0, #12]
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	689c      	ldr	r4, [r3, #8]
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	2c00      	cmp	r4, #0
 800a39c:	d108      	bne.n	800a3b0 <__pow5mult+0x68>
 800a39e:	0038      	movs	r0, r7
 800a3a0:	4916      	ldr	r1, [pc, #88]	@ (800a3fc <__pow5mult+0xb4>)
 800a3a2:	f7ff ff0f 	bl	800a1c4 <__i2b>
 800a3a6:	9b01      	ldr	r3, [sp, #4]
 800a3a8:	0004      	movs	r4, r0
 800a3aa:	6098      	str	r0, [r3, #8]
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	6003      	str	r3, [r0, #0]
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	421d      	tst	r5, r3
 800a3b4:	d00a      	beq.n	800a3cc <__pow5mult+0x84>
 800a3b6:	0031      	movs	r1, r6
 800a3b8:	0022      	movs	r2, r4
 800a3ba:	0038      	movs	r0, r7
 800a3bc:	f7ff ff1a 	bl	800a1f4 <__multiply>
 800a3c0:	0031      	movs	r1, r6
 800a3c2:	9001      	str	r0, [sp, #4]
 800a3c4:	0038      	movs	r0, r7
 800a3c6:	f7ff fe45 	bl	800a054 <_Bfree>
 800a3ca:	9e01      	ldr	r6, [sp, #4]
 800a3cc:	106d      	asrs	r5, r5, #1
 800a3ce:	d00c      	beq.n	800a3ea <__pow5mult+0xa2>
 800a3d0:	6820      	ldr	r0, [r4, #0]
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d107      	bne.n	800a3e6 <__pow5mult+0x9e>
 800a3d6:	0022      	movs	r2, r4
 800a3d8:	0021      	movs	r1, r4
 800a3da:	0038      	movs	r0, r7
 800a3dc:	f7ff ff0a 	bl	800a1f4 <__multiply>
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	6020      	str	r0, [r4, #0]
 800a3e4:	6003      	str	r3, [r0, #0]
 800a3e6:	0004      	movs	r4, r0
 800a3e8:	e7e2      	b.n	800a3b0 <__pow5mult+0x68>
 800a3ea:	0030      	movs	r0, r6
 800a3ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a3ee:	46c0      	nop			@ (mov r8, r8)
 800a3f0:	0800cddc 	.word	0x0800cddc
 800a3f4:	0800cca9 	.word	0x0800cca9
 800a3f8:	0800cd29 	.word	0x0800cd29
 800a3fc:	00000271 	.word	0x00000271

0800a400 <__lshift>:
 800a400:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a402:	000c      	movs	r4, r1
 800a404:	0016      	movs	r6, r2
 800a406:	6923      	ldr	r3, [r4, #16]
 800a408:	1157      	asrs	r7, r2, #5
 800a40a:	b085      	sub	sp, #20
 800a40c:	18fb      	adds	r3, r7, r3
 800a40e:	9301      	str	r3, [sp, #4]
 800a410:	3301      	adds	r3, #1
 800a412:	9300      	str	r3, [sp, #0]
 800a414:	6849      	ldr	r1, [r1, #4]
 800a416:	68a3      	ldr	r3, [r4, #8]
 800a418:	9002      	str	r0, [sp, #8]
 800a41a:	9a00      	ldr	r2, [sp, #0]
 800a41c:	4293      	cmp	r3, r2
 800a41e:	db10      	blt.n	800a442 <__lshift+0x42>
 800a420:	9802      	ldr	r0, [sp, #8]
 800a422:	f7ff fdd3 	bl	8009fcc <_Balloc>
 800a426:	2300      	movs	r3, #0
 800a428:	0001      	movs	r1, r0
 800a42a:	0005      	movs	r5, r0
 800a42c:	001a      	movs	r2, r3
 800a42e:	3114      	adds	r1, #20
 800a430:	4298      	cmp	r0, r3
 800a432:	d10c      	bne.n	800a44e <__lshift+0x4e>
 800a434:	21ef      	movs	r1, #239	@ 0xef
 800a436:	002a      	movs	r2, r5
 800a438:	4b25      	ldr	r3, [pc, #148]	@ (800a4d0 <__lshift+0xd0>)
 800a43a:	4826      	ldr	r0, [pc, #152]	@ (800a4d4 <__lshift+0xd4>)
 800a43c:	0049      	lsls	r1, r1, #1
 800a43e:	f000 fc3f 	bl	800acc0 <__assert_func>
 800a442:	3101      	adds	r1, #1
 800a444:	005b      	lsls	r3, r3, #1
 800a446:	e7e8      	b.n	800a41a <__lshift+0x1a>
 800a448:	0098      	lsls	r0, r3, #2
 800a44a:	500a      	str	r2, [r1, r0]
 800a44c:	3301      	adds	r3, #1
 800a44e:	42bb      	cmp	r3, r7
 800a450:	dbfa      	blt.n	800a448 <__lshift+0x48>
 800a452:	43fb      	mvns	r3, r7
 800a454:	17db      	asrs	r3, r3, #31
 800a456:	401f      	ands	r7, r3
 800a458:	00bf      	lsls	r7, r7, #2
 800a45a:	0023      	movs	r3, r4
 800a45c:	201f      	movs	r0, #31
 800a45e:	19c9      	adds	r1, r1, r7
 800a460:	0037      	movs	r7, r6
 800a462:	6922      	ldr	r2, [r4, #16]
 800a464:	3314      	adds	r3, #20
 800a466:	0092      	lsls	r2, r2, #2
 800a468:	189a      	adds	r2, r3, r2
 800a46a:	4007      	ands	r7, r0
 800a46c:	4206      	tst	r6, r0
 800a46e:	d029      	beq.n	800a4c4 <__lshift+0xc4>
 800a470:	3001      	adds	r0, #1
 800a472:	1bc0      	subs	r0, r0, r7
 800a474:	9003      	str	r0, [sp, #12]
 800a476:	468c      	mov	ip, r1
 800a478:	2000      	movs	r0, #0
 800a47a:	681e      	ldr	r6, [r3, #0]
 800a47c:	40be      	lsls	r6, r7
 800a47e:	4306      	orrs	r6, r0
 800a480:	4660      	mov	r0, ip
 800a482:	c040      	stmia	r0!, {r6}
 800a484:	4684      	mov	ip, r0
 800a486:	9e03      	ldr	r6, [sp, #12]
 800a488:	cb01      	ldmia	r3!, {r0}
 800a48a:	40f0      	lsrs	r0, r6
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d8f4      	bhi.n	800a47a <__lshift+0x7a>
 800a490:	0026      	movs	r6, r4
 800a492:	3615      	adds	r6, #21
 800a494:	2304      	movs	r3, #4
 800a496:	42b2      	cmp	r2, r6
 800a498:	d304      	bcc.n	800a4a4 <__lshift+0xa4>
 800a49a:	1b13      	subs	r3, r2, r4
 800a49c:	3b15      	subs	r3, #21
 800a49e:	089b      	lsrs	r3, r3, #2
 800a4a0:	3301      	adds	r3, #1
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	50c8      	str	r0, [r1, r3]
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	d002      	beq.n	800a4b0 <__lshift+0xb0>
 800a4aa:	9b01      	ldr	r3, [sp, #4]
 800a4ac:	3302      	adds	r3, #2
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	9b00      	ldr	r3, [sp, #0]
 800a4b2:	9802      	ldr	r0, [sp, #8]
 800a4b4:	3b01      	subs	r3, #1
 800a4b6:	0021      	movs	r1, r4
 800a4b8:	612b      	str	r3, [r5, #16]
 800a4ba:	f7ff fdcb 	bl	800a054 <_Bfree>
 800a4be:	0028      	movs	r0, r5
 800a4c0:	b005      	add	sp, #20
 800a4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c4:	cb01      	ldmia	r3!, {r0}
 800a4c6:	c101      	stmia	r1!, {r0}
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d8fb      	bhi.n	800a4c4 <__lshift+0xc4>
 800a4cc:	e7f0      	b.n	800a4b0 <__lshift+0xb0>
 800a4ce:	46c0      	nop			@ (mov r8, r8)
 800a4d0:	0800cd18 	.word	0x0800cd18
 800a4d4:	0800cd29 	.word	0x0800cd29

0800a4d8 <__mcmp>:
 800a4d8:	b530      	push	{r4, r5, lr}
 800a4da:	690b      	ldr	r3, [r1, #16]
 800a4dc:	6904      	ldr	r4, [r0, #16]
 800a4de:	0002      	movs	r2, r0
 800a4e0:	1ae0      	subs	r0, r4, r3
 800a4e2:	429c      	cmp	r4, r3
 800a4e4:	d10f      	bne.n	800a506 <__mcmp+0x2e>
 800a4e6:	3214      	adds	r2, #20
 800a4e8:	009b      	lsls	r3, r3, #2
 800a4ea:	3114      	adds	r1, #20
 800a4ec:	0014      	movs	r4, r2
 800a4ee:	18c9      	adds	r1, r1, r3
 800a4f0:	18d2      	adds	r2, r2, r3
 800a4f2:	3a04      	subs	r2, #4
 800a4f4:	3904      	subs	r1, #4
 800a4f6:	6815      	ldr	r5, [r2, #0]
 800a4f8:	680b      	ldr	r3, [r1, #0]
 800a4fa:	429d      	cmp	r5, r3
 800a4fc:	d004      	beq.n	800a508 <__mcmp+0x30>
 800a4fe:	2001      	movs	r0, #1
 800a500:	429d      	cmp	r5, r3
 800a502:	d200      	bcs.n	800a506 <__mcmp+0x2e>
 800a504:	3802      	subs	r0, #2
 800a506:	bd30      	pop	{r4, r5, pc}
 800a508:	4294      	cmp	r4, r2
 800a50a:	d3f2      	bcc.n	800a4f2 <__mcmp+0x1a>
 800a50c:	e7fb      	b.n	800a506 <__mcmp+0x2e>
	...

0800a510 <__mdiff>:
 800a510:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a512:	000c      	movs	r4, r1
 800a514:	b087      	sub	sp, #28
 800a516:	9000      	str	r0, [sp, #0]
 800a518:	0011      	movs	r1, r2
 800a51a:	0020      	movs	r0, r4
 800a51c:	0017      	movs	r7, r2
 800a51e:	f7ff ffdb 	bl	800a4d8 <__mcmp>
 800a522:	1e05      	subs	r5, r0, #0
 800a524:	d110      	bne.n	800a548 <__mdiff+0x38>
 800a526:	0001      	movs	r1, r0
 800a528:	9800      	ldr	r0, [sp, #0]
 800a52a:	f7ff fd4f 	bl	8009fcc <_Balloc>
 800a52e:	1e02      	subs	r2, r0, #0
 800a530:	d104      	bne.n	800a53c <__mdiff+0x2c>
 800a532:	4b40      	ldr	r3, [pc, #256]	@ (800a634 <__mdiff+0x124>)
 800a534:	4840      	ldr	r0, [pc, #256]	@ (800a638 <__mdiff+0x128>)
 800a536:	4941      	ldr	r1, [pc, #260]	@ (800a63c <__mdiff+0x12c>)
 800a538:	f000 fbc2 	bl	800acc0 <__assert_func>
 800a53c:	2301      	movs	r3, #1
 800a53e:	6145      	str	r5, [r0, #20]
 800a540:	6103      	str	r3, [r0, #16]
 800a542:	0010      	movs	r0, r2
 800a544:	b007      	add	sp, #28
 800a546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a548:	2600      	movs	r6, #0
 800a54a:	42b0      	cmp	r0, r6
 800a54c:	da03      	bge.n	800a556 <__mdiff+0x46>
 800a54e:	0023      	movs	r3, r4
 800a550:	003c      	movs	r4, r7
 800a552:	001f      	movs	r7, r3
 800a554:	3601      	adds	r6, #1
 800a556:	6861      	ldr	r1, [r4, #4]
 800a558:	9800      	ldr	r0, [sp, #0]
 800a55a:	f7ff fd37 	bl	8009fcc <_Balloc>
 800a55e:	1e02      	subs	r2, r0, #0
 800a560:	d103      	bne.n	800a56a <__mdiff+0x5a>
 800a562:	4b34      	ldr	r3, [pc, #208]	@ (800a634 <__mdiff+0x124>)
 800a564:	4834      	ldr	r0, [pc, #208]	@ (800a638 <__mdiff+0x128>)
 800a566:	4936      	ldr	r1, [pc, #216]	@ (800a640 <__mdiff+0x130>)
 800a568:	e7e6      	b.n	800a538 <__mdiff+0x28>
 800a56a:	6923      	ldr	r3, [r4, #16]
 800a56c:	3414      	adds	r4, #20
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	009b      	lsls	r3, r3, #2
 800a572:	18e3      	adds	r3, r4, r3
 800a574:	0021      	movs	r1, r4
 800a576:	9401      	str	r4, [sp, #4]
 800a578:	003c      	movs	r4, r7
 800a57a:	9302      	str	r3, [sp, #8]
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	3414      	adds	r4, #20
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	18e3      	adds	r3, r4, r3
 800a584:	9303      	str	r3, [sp, #12]
 800a586:	0003      	movs	r3, r0
 800a588:	60c6      	str	r6, [r0, #12]
 800a58a:	468c      	mov	ip, r1
 800a58c:	2000      	movs	r0, #0
 800a58e:	3314      	adds	r3, #20
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	9305      	str	r3, [sp, #20]
 800a594:	4663      	mov	r3, ip
 800a596:	cb20      	ldmia	r3!, {r5}
 800a598:	b2a9      	uxth	r1, r5
 800a59a:	000e      	movs	r6, r1
 800a59c:	469c      	mov	ip, r3
 800a59e:	cc08      	ldmia	r4!, {r3}
 800a5a0:	0c2d      	lsrs	r5, r5, #16
 800a5a2:	b299      	uxth	r1, r3
 800a5a4:	1a71      	subs	r1, r6, r1
 800a5a6:	1809      	adds	r1, r1, r0
 800a5a8:	0c1b      	lsrs	r3, r3, #16
 800a5aa:	1408      	asrs	r0, r1, #16
 800a5ac:	1aeb      	subs	r3, r5, r3
 800a5ae:	181b      	adds	r3, r3, r0
 800a5b0:	1418      	asrs	r0, r3, #16
 800a5b2:	b289      	uxth	r1, r1
 800a5b4:	041b      	lsls	r3, r3, #16
 800a5b6:	4319      	orrs	r1, r3
 800a5b8:	9b05      	ldr	r3, [sp, #20]
 800a5ba:	c302      	stmia	r3!, {r1}
 800a5bc:	9305      	str	r3, [sp, #20]
 800a5be:	9b03      	ldr	r3, [sp, #12]
 800a5c0:	42a3      	cmp	r3, r4
 800a5c2:	d8e7      	bhi.n	800a594 <__mdiff+0x84>
 800a5c4:	0039      	movs	r1, r7
 800a5c6:	9c03      	ldr	r4, [sp, #12]
 800a5c8:	3115      	adds	r1, #21
 800a5ca:	2304      	movs	r3, #4
 800a5cc:	428c      	cmp	r4, r1
 800a5ce:	d304      	bcc.n	800a5da <__mdiff+0xca>
 800a5d0:	1be3      	subs	r3, r4, r7
 800a5d2:	3b15      	subs	r3, #21
 800a5d4:	089b      	lsrs	r3, r3, #2
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	9901      	ldr	r1, [sp, #4]
 800a5dc:	18cd      	adds	r5, r1, r3
 800a5de:	9904      	ldr	r1, [sp, #16]
 800a5e0:	002e      	movs	r6, r5
 800a5e2:	18cb      	adds	r3, r1, r3
 800a5e4:	001f      	movs	r7, r3
 800a5e6:	9902      	ldr	r1, [sp, #8]
 800a5e8:	428e      	cmp	r6, r1
 800a5ea:	d311      	bcc.n	800a610 <__mdiff+0x100>
 800a5ec:	9c02      	ldr	r4, [sp, #8]
 800a5ee:	1ee9      	subs	r1, r5, #3
 800a5f0:	2000      	movs	r0, #0
 800a5f2:	428c      	cmp	r4, r1
 800a5f4:	d304      	bcc.n	800a600 <__mdiff+0xf0>
 800a5f6:	0021      	movs	r1, r4
 800a5f8:	3103      	adds	r1, #3
 800a5fa:	1b49      	subs	r1, r1, r5
 800a5fc:	0889      	lsrs	r1, r1, #2
 800a5fe:	0088      	lsls	r0, r1, #2
 800a600:	181b      	adds	r3, r3, r0
 800a602:	3b04      	subs	r3, #4
 800a604:	6819      	ldr	r1, [r3, #0]
 800a606:	2900      	cmp	r1, #0
 800a608:	d010      	beq.n	800a62c <__mdiff+0x11c>
 800a60a:	9b00      	ldr	r3, [sp, #0]
 800a60c:	6113      	str	r3, [r2, #16]
 800a60e:	e798      	b.n	800a542 <__mdiff+0x32>
 800a610:	4684      	mov	ip, r0
 800a612:	ce02      	ldmia	r6!, {r1}
 800a614:	b288      	uxth	r0, r1
 800a616:	4460      	add	r0, ip
 800a618:	1400      	asrs	r0, r0, #16
 800a61a:	0c0c      	lsrs	r4, r1, #16
 800a61c:	1904      	adds	r4, r0, r4
 800a61e:	4461      	add	r1, ip
 800a620:	1420      	asrs	r0, r4, #16
 800a622:	b289      	uxth	r1, r1
 800a624:	0424      	lsls	r4, r4, #16
 800a626:	4321      	orrs	r1, r4
 800a628:	c702      	stmia	r7!, {r1}
 800a62a:	e7dc      	b.n	800a5e6 <__mdiff+0xd6>
 800a62c:	9900      	ldr	r1, [sp, #0]
 800a62e:	3901      	subs	r1, #1
 800a630:	9100      	str	r1, [sp, #0]
 800a632:	e7e6      	b.n	800a602 <__mdiff+0xf2>
 800a634:	0800cd18 	.word	0x0800cd18
 800a638:	0800cd29 	.word	0x0800cd29
 800a63c:	00000237 	.word	0x00000237
 800a640:	00000245 	.word	0x00000245

0800a644 <__d2b>:
 800a644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a646:	2101      	movs	r1, #1
 800a648:	0016      	movs	r6, r2
 800a64a:	001f      	movs	r7, r3
 800a64c:	f7ff fcbe 	bl	8009fcc <_Balloc>
 800a650:	1e04      	subs	r4, r0, #0
 800a652:	d105      	bne.n	800a660 <__d2b+0x1c>
 800a654:	0022      	movs	r2, r4
 800a656:	4b25      	ldr	r3, [pc, #148]	@ (800a6ec <__d2b+0xa8>)
 800a658:	4825      	ldr	r0, [pc, #148]	@ (800a6f0 <__d2b+0xac>)
 800a65a:	4926      	ldr	r1, [pc, #152]	@ (800a6f4 <__d2b+0xb0>)
 800a65c:	f000 fb30 	bl	800acc0 <__assert_func>
 800a660:	033b      	lsls	r3, r7, #12
 800a662:	007d      	lsls	r5, r7, #1
 800a664:	0b1b      	lsrs	r3, r3, #12
 800a666:	0d6d      	lsrs	r5, r5, #21
 800a668:	d002      	beq.n	800a670 <__d2b+0x2c>
 800a66a:	2280      	movs	r2, #128	@ 0x80
 800a66c:	0352      	lsls	r2, r2, #13
 800a66e:	4313      	orrs	r3, r2
 800a670:	9301      	str	r3, [sp, #4]
 800a672:	2e00      	cmp	r6, #0
 800a674:	d025      	beq.n	800a6c2 <__d2b+0x7e>
 800a676:	4668      	mov	r0, sp
 800a678:	9600      	str	r6, [sp, #0]
 800a67a:	f7ff fd74 	bl	800a166 <__lo0bits>
 800a67e:	9b01      	ldr	r3, [sp, #4]
 800a680:	9900      	ldr	r1, [sp, #0]
 800a682:	2800      	cmp	r0, #0
 800a684:	d01b      	beq.n	800a6be <__d2b+0x7a>
 800a686:	2220      	movs	r2, #32
 800a688:	001e      	movs	r6, r3
 800a68a:	1a12      	subs	r2, r2, r0
 800a68c:	4096      	lsls	r6, r2
 800a68e:	0032      	movs	r2, r6
 800a690:	40c3      	lsrs	r3, r0
 800a692:	430a      	orrs	r2, r1
 800a694:	6162      	str	r2, [r4, #20]
 800a696:	9301      	str	r3, [sp, #4]
 800a698:	9e01      	ldr	r6, [sp, #4]
 800a69a:	61a6      	str	r6, [r4, #24]
 800a69c:	1e73      	subs	r3, r6, #1
 800a69e:	419e      	sbcs	r6, r3
 800a6a0:	3601      	adds	r6, #1
 800a6a2:	6126      	str	r6, [r4, #16]
 800a6a4:	2d00      	cmp	r5, #0
 800a6a6:	d014      	beq.n	800a6d2 <__d2b+0x8e>
 800a6a8:	2635      	movs	r6, #53	@ 0x35
 800a6aa:	4b13      	ldr	r3, [pc, #76]	@ (800a6f8 <__d2b+0xb4>)
 800a6ac:	18ed      	adds	r5, r5, r3
 800a6ae:	9b08      	ldr	r3, [sp, #32]
 800a6b0:	182d      	adds	r5, r5, r0
 800a6b2:	601d      	str	r5, [r3, #0]
 800a6b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6b6:	1a36      	subs	r6, r6, r0
 800a6b8:	601e      	str	r6, [r3, #0]
 800a6ba:	0020      	movs	r0, r4
 800a6bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6be:	6161      	str	r1, [r4, #20]
 800a6c0:	e7ea      	b.n	800a698 <__d2b+0x54>
 800a6c2:	a801      	add	r0, sp, #4
 800a6c4:	f7ff fd4f 	bl	800a166 <__lo0bits>
 800a6c8:	9b01      	ldr	r3, [sp, #4]
 800a6ca:	2601      	movs	r6, #1
 800a6cc:	6163      	str	r3, [r4, #20]
 800a6ce:	3020      	adds	r0, #32
 800a6d0:	e7e7      	b.n	800a6a2 <__d2b+0x5e>
 800a6d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6fc <__d2b+0xb8>)
 800a6d4:	18c0      	adds	r0, r0, r3
 800a6d6:	9b08      	ldr	r3, [sp, #32]
 800a6d8:	6018      	str	r0, [r3, #0]
 800a6da:	4b09      	ldr	r3, [pc, #36]	@ (800a700 <__d2b+0xbc>)
 800a6dc:	18f3      	adds	r3, r6, r3
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	18e3      	adds	r3, r4, r3
 800a6e2:	6958      	ldr	r0, [r3, #20]
 800a6e4:	f7ff fd1e 	bl	800a124 <__hi0bits>
 800a6e8:	0176      	lsls	r6, r6, #5
 800a6ea:	e7e3      	b.n	800a6b4 <__d2b+0x70>
 800a6ec:	0800cd18 	.word	0x0800cd18
 800a6f0:	0800cd29 	.word	0x0800cd29
 800a6f4:	0000030f 	.word	0x0000030f
 800a6f8:	fffffbcd 	.word	0xfffffbcd
 800a6fc:	fffffbce 	.word	0xfffffbce
 800a700:	3fffffff 	.word	0x3fffffff

0800a704 <__ssputs_r>:
 800a704:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a706:	688e      	ldr	r6, [r1, #8]
 800a708:	b085      	sub	sp, #20
 800a70a:	001f      	movs	r7, r3
 800a70c:	000c      	movs	r4, r1
 800a70e:	680b      	ldr	r3, [r1, #0]
 800a710:	9002      	str	r0, [sp, #8]
 800a712:	9203      	str	r2, [sp, #12]
 800a714:	42be      	cmp	r6, r7
 800a716:	d830      	bhi.n	800a77a <__ssputs_r+0x76>
 800a718:	210c      	movs	r1, #12
 800a71a:	5e62      	ldrsh	r2, [r4, r1]
 800a71c:	2190      	movs	r1, #144	@ 0x90
 800a71e:	00c9      	lsls	r1, r1, #3
 800a720:	420a      	tst	r2, r1
 800a722:	d028      	beq.n	800a776 <__ssputs_r+0x72>
 800a724:	2003      	movs	r0, #3
 800a726:	6921      	ldr	r1, [r4, #16]
 800a728:	1a5b      	subs	r3, r3, r1
 800a72a:	9301      	str	r3, [sp, #4]
 800a72c:	6963      	ldr	r3, [r4, #20]
 800a72e:	4343      	muls	r3, r0
 800a730:	9801      	ldr	r0, [sp, #4]
 800a732:	0fdd      	lsrs	r5, r3, #31
 800a734:	18ed      	adds	r5, r5, r3
 800a736:	1c7b      	adds	r3, r7, #1
 800a738:	181b      	adds	r3, r3, r0
 800a73a:	106d      	asrs	r5, r5, #1
 800a73c:	42ab      	cmp	r3, r5
 800a73e:	d900      	bls.n	800a742 <__ssputs_r+0x3e>
 800a740:	001d      	movs	r5, r3
 800a742:	0552      	lsls	r2, r2, #21
 800a744:	d528      	bpl.n	800a798 <__ssputs_r+0x94>
 800a746:	0029      	movs	r1, r5
 800a748:	9802      	ldr	r0, [sp, #8]
 800a74a:	f7ff fbaf 	bl	8009eac <_malloc_r>
 800a74e:	1e06      	subs	r6, r0, #0
 800a750:	d02c      	beq.n	800a7ac <__ssputs_r+0xa8>
 800a752:	9a01      	ldr	r2, [sp, #4]
 800a754:	6921      	ldr	r1, [r4, #16]
 800a756:	f000 faa9 	bl	800acac <memcpy>
 800a75a:	89a2      	ldrh	r2, [r4, #12]
 800a75c:	4b18      	ldr	r3, [pc, #96]	@ (800a7c0 <__ssputs_r+0xbc>)
 800a75e:	401a      	ands	r2, r3
 800a760:	2380      	movs	r3, #128	@ 0x80
 800a762:	4313      	orrs	r3, r2
 800a764:	81a3      	strh	r3, [r4, #12]
 800a766:	9b01      	ldr	r3, [sp, #4]
 800a768:	6126      	str	r6, [r4, #16]
 800a76a:	18f6      	adds	r6, r6, r3
 800a76c:	6026      	str	r6, [r4, #0]
 800a76e:	003e      	movs	r6, r7
 800a770:	6165      	str	r5, [r4, #20]
 800a772:	1aed      	subs	r5, r5, r3
 800a774:	60a5      	str	r5, [r4, #8]
 800a776:	42be      	cmp	r6, r7
 800a778:	d900      	bls.n	800a77c <__ssputs_r+0x78>
 800a77a:	003e      	movs	r6, r7
 800a77c:	0032      	movs	r2, r6
 800a77e:	9903      	ldr	r1, [sp, #12]
 800a780:	6820      	ldr	r0, [r4, #0]
 800a782:	f000 fa6f 	bl	800ac64 <memmove>
 800a786:	2000      	movs	r0, #0
 800a788:	68a3      	ldr	r3, [r4, #8]
 800a78a:	1b9b      	subs	r3, r3, r6
 800a78c:	60a3      	str	r3, [r4, #8]
 800a78e:	6823      	ldr	r3, [r4, #0]
 800a790:	199b      	adds	r3, r3, r6
 800a792:	6023      	str	r3, [r4, #0]
 800a794:	b005      	add	sp, #20
 800a796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a798:	002a      	movs	r2, r5
 800a79a:	9802      	ldr	r0, [sp, #8]
 800a79c:	f000 faed 	bl	800ad7a <_realloc_r>
 800a7a0:	1e06      	subs	r6, r0, #0
 800a7a2:	d1e0      	bne.n	800a766 <__ssputs_r+0x62>
 800a7a4:	6921      	ldr	r1, [r4, #16]
 800a7a6:	9802      	ldr	r0, [sp, #8]
 800a7a8:	f7ff fb0a 	bl	8009dc0 <_free_r>
 800a7ac:	230c      	movs	r3, #12
 800a7ae:	2001      	movs	r0, #1
 800a7b0:	9a02      	ldr	r2, [sp, #8]
 800a7b2:	4240      	negs	r0, r0
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	89a2      	ldrh	r2, [r4, #12]
 800a7b8:	3334      	adds	r3, #52	@ 0x34
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	81a3      	strh	r3, [r4, #12]
 800a7be:	e7e9      	b.n	800a794 <__ssputs_r+0x90>
 800a7c0:	fffffb7f 	.word	0xfffffb7f

0800a7c4 <_svfiprintf_r>:
 800a7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7c6:	b0a1      	sub	sp, #132	@ 0x84
 800a7c8:	9003      	str	r0, [sp, #12]
 800a7ca:	001d      	movs	r5, r3
 800a7cc:	898b      	ldrh	r3, [r1, #12]
 800a7ce:	000f      	movs	r7, r1
 800a7d0:	0016      	movs	r6, r2
 800a7d2:	061b      	lsls	r3, r3, #24
 800a7d4:	d511      	bpl.n	800a7fa <_svfiprintf_r+0x36>
 800a7d6:	690b      	ldr	r3, [r1, #16]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10e      	bne.n	800a7fa <_svfiprintf_r+0x36>
 800a7dc:	2140      	movs	r1, #64	@ 0x40
 800a7de:	f7ff fb65 	bl	8009eac <_malloc_r>
 800a7e2:	6038      	str	r0, [r7, #0]
 800a7e4:	6138      	str	r0, [r7, #16]
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	d105      	bne.n	800a7f6 <_svfiprintf_r+0x32>
 800a7ea:	230c      	movs	r3, #12
 800a7ec:	9a03      	ldr	r2, [sp, #12]
 800a7ee:	6013      	str	r3, [r2, #0]
 800a7f0:	2001      	movs	r0, #1
 800a7f2:	4240      	negs	r0, r0
 800a7f4:	e0cf      	b.n	800a996 <_svfiprintf_r+0x1d2>
 800a7f6:	2340      	movs	r3, #64	@ 0x40
 800a7f8:	617b      	str	r3, [r7, #20]
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	ac08      	add	r4, sp, #32
 800a7fe:	6163      	str	r3, [r4, #20]
 800a800:	3320      	adds	r3, #32
 800a802:	7663      	strb	r3, [r4, #25]
 800a804:	3310      	adds	r3, #16
 800a806:	76a3      	strb	r3, [r4, #26]
 800a808:	9507      	str	r5, [sp, #28]
 800a80a:	0035      	movs	r5, r6
 800a80c:	782b      	ldrb	r3, [r5, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d001      	beq.n	800a816 <_svfiprintf_r+0x52>
 800a812:	2b25      	cmp	r3, #37	@ 0x25
 800a814:	d148      	bne.n	800a8a8 <_svfiprintf_r+0xe4>
 800a816:	1bab      	subs	r3, r5, r6
 800a818:	9305      	str	r3, [sp, #20]
 800a81a:	42b5      	cmp	r5, r6
 800a81c:	d00b      	beq.n	800a836 <_svfiprintf_r+0x72>
 800a81e:	0032      	movs	r2, r6
 800a820:	0039      	movs	r1, r7
 800a822:	9803      	ldr	r0, [sp, #12]
 800a824:	f7ff ff6e 	bl	800a704 <__ssputs_r>
 800a828:	3001      	adds	r0, #1
 800a82a:	d100      	bne.n	800a82e <_svfiprintf_r+0x6a>
 800a82c:	e0ae      	b.n	800a98c <_svfiprintf_r+0x1c8>
 800a82e:	6963      	ldr	r3, [r4, #20]
 800a830:	9a05      	ldr	r2, [sp, #20]
 800a832:	189b      	adds	r3, r3, r2
 800a834:	6163      	str	r3, [r4, #20]
 800a836:	782b      	ldrb	r3, [r5, #0]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d100      	bne.n	800a83e <_svfiprintf_r+0x7a>
 800a83c:	e0a6      	b.n	800a98c <_svfiprintf_r+0x1c8>
 800a83e:	2201      	movs	r2, #1
 800a840:	2300      	movs	r3, #0
 800a842:	4252      	negs	r2, r2
 800a844:	6062      	str	r2, [r4, #4]
 800a846:	a904      	add	r1, sp, #16
 800a848:	3254      	adds	r2, #84	@ 0x54
 800a84a:	1852      	adds	r2, r2, r1
 800a84c:	1c6e      	adds	r6, r5, #1
 800a84e:	6023      	str	r3, [r4, #0]
 800a850:	60e3      	str	r3, [r4, #12]
 800a852:	60a3      	str	r3, [r4, #8]
 800a854:	7013      	strb	r3, [r2, #0]
 800a856:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a858:	4b54      	ldr	r3, [pc, #336]	@ (800a9ac <_svfiprintf_r+0x1e8>)
 800a85a:	2205      	movs	r2, #5
 800a85c:	0018      	movs	r0, r3
 800a85e:	7831      	ldrb	r1, [r6, #0]
 800a860:	9305      	str	r3, [sp, #20]
 800a862:	f7fe fc2c 	bl	80090be <memchr>
 800a866:	1c75      	adds	r5, r6, #1
 800a868:	2800      	cmp	r0, #0
 800a86a:	d11f      	bne.n	800a8ac <_svfiprintf_r+0xe8>
 800a86c:	6822      	ldr	r2, [r4, #0]
 800a86e:	06d3      	lsls	r3, r2, #27
 800a870:	d504      	bpl.n	800a87c <_svfiprintf_r+0xb8>
 800a872:	2353      	movs	r3, #83	@ 0x53
 800a874:	a904      	add	r1, sp, #16
 800a876:	185b      	adds	r3, r3, r1
 800a878:	2120      	movs	r1, #32
 800a87a:	7019      	strb	r1, [r3, #0]
 800a87c:	0713      	lsls	r3, r2, #28
 800a87e:	d504      	bpl.n	800a88a <_svfiprintf_r+0xc6>
 800a880:	2353      	movs	r3, #83	@ 0x53
 800a882:	a904      	add	r1, sp, #16
 800a884:	185b      	adds	r3, r3, r1
 800a886:	212b      	movs	r1, #43	@ 0x2b
 800a888:	7019      	strb	r1, [r3, #0]
 800a88a:	7833      	ldrb	r3, [r6, #0]
 800a88c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a88e:	d016      	beq.n	800a8be <_svfiprintf_r+0xfa>
 800a890:	0035      	movs	r5, r6
 800a892:	2100      	movs	r1, #0
 800a894:	200a      	movs	r0, #10
 800a896:	68e3      	ldr	r3, [r4, #12]
 800a898:	782a      	ldrb	r2, [r5, #0]
 800a89a:	1c6e      	adds	r6, r5, #1
 800a89c:	3a30      	subs	r2, #48	@ 0x30
 800a89e:	2a09      	cmp	r2, #9
 800a8a0:	d950      	bls.n	800a944 <_svfiprintf_r+0x180>
 800a8a2:	2900      	cmp	r1, #0
 800a8a4:	d111      	bne.n	800a8ca <_svfiprintf_r+0x106>
 800a8a6:	e017      	b.n	800a8d8 <_svfiprintf_r+0x114>
 800a8a8:	3501      	adds	r5, #1
 800a8aa:	e7af      	b.n	800a80c <_svfiprintf_r+0x48>
 800a8ac:	9b05      	ldr	r3, [sp, #20]
 800a8ae:	6822      	ldr	r2, [r4, #0]
 800a8b0:	1ac0      	subs	r0, r0, r3
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	4083      	lsls	r3, r0
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	002e      	movs	r6, r5
 800a8ba:	6023      	str	r3, [r4, #0]
 800a8bc:	e7cc      	b.n	800a858 <_svfiprintf_r+0x94>
 800a8be:	9b07      	ldr	r3, [sp, #28]
 800a8c0:	1d19      	adds	r1, r3, #4
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	9107      	str	r1, [sp, #28]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	db01      	blt.n	800a8ce <_svfiprintf_r+0x10a>
 800a8ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8cc:	e004      	b.n	800a8d8 <_svfiprintf_r+0x114>
 800a8ce:	425b      	negs	r3, r3
 800a8d0:	60e3      	str	r3, [r4, #12]
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	6023      	str	r3, [r4, #0]
 800a8d8:	782b      	ldrb	r3, [r5, #0]
 800a8da:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8dc:	d10c      	bne.n	800a8f8 <_svfiprintf_r+0x134>
 800a8de:	786b      	ldrb	r3, [r5, #1]
 800a8e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8e2:	d134      	bne.n	800a94e <_svfiprintf_r+0x18a>
 800a8e4:	9b07      	ldr	r3, [sp, #28]
 800a8e6:	3502      	adds	r5, #2
 800a8e8:	1d1a      	adds	r2, r3, #4
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	9207      	str	r2, [sp, #28]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	da01      	bge.n	800a8f6 <_svfiprintf_r+0x132>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	425b      	negs	r3, r3
 800a8f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8f8:	4e2d      	ldr	r6, [pc, #180]	@ (800a9b0 <_svfiprintf_r+0x1ec>)
 800a8fa:	2203      	movs	r2, #3
 800a8fc:	0030      	movs	r0, r6
 800a8fe:	7829      	ldrb	r1, [r5, #0]
 800a900:	f7fe fbdd 	bl	80090be <memchr>
 800a904:	2800      	cmp	r0, #0
 800a906:	d006      	beq.n	800a916 <_svfiprintf_r+0x152>
 800a908:	2340      	movs	r3, #64	@ 0x40
 800a90a:	1b80      	subs	r0, r0, r6
 800a90c:	4083      	lsls	r3, r0
 800a90e:	6822      	ldr	r2, [r4, #0]
 800a910:	3501      	adds	r5, #1
 800a912:	4313      	orrs	r3, r2
 800a914:	6023      	str	r3, [r4, #0]
 800a916:	7829      	ldrb	r1, [r5, #0]
 800a918:	2206      	movs	r2, #6
 800a91a:	4826      	ldr	r0, [pc, #152]	@ (800a9b4 <_svfiprintf_r+0x1f0>)
 800a91c:	1c6e      	adds	r6, r5, #1
 800a91e:	7621      	strb	r1, [r4, #24]
 800a920:	f7fe fbcd 	bl	80090be <memchr>
 800a924:	2800      	cmp	r0, #0
 800a926:	d038      	beq.n	800a99a <_svfiprintf_r+0x1d6>
 800a928:	4b23      	ldr	r3, [pc, #140]	@ (800a9b8 <_svfiprintf_r+0x1f4>)
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d122      	bne.n	800a974 <_svfiprintf_r+0x1b0>
 800a92e:	2207      	movs	r2, #7
 800a930:	9b07      	ldr	r3, [sp, #28]
 800a932:	3307      	adds	r3, #7
 800a934:	4393      	bics	r3, r2
 800a936:	3308      	adds	r3, #8
 800a938:	9307      	str	r3, [sp, #28]
 800a93a:	6963      	ldr	r3, [r4, #20]
 800a93c:	9a04      	ldr	r2, [sp, #16]
 800a93e:	189b      	adds	r3, r3, r2
 800a940:	6163      	str	r3, [r4, #20]
 800a942:	e762      	b.n	800a80a <_svfiprintf_r+0x46>
 800a944:	4343      	muls	r3, r0
 800a946:	0035      	movs	r5, r6
 800a948:	2101      	movs	r1, #1
 800a94a:	189b      	adds	r3, r3, r2
 800a94c:	e7a4      	b.n	800a898 <_svfiprintf_r+0xd4>
 800a94e:	2300      	movs	r3, #0
 800a950:	200a      	movs	r0, #10
 800a952:	0019      	movs	r1, r3
 800a954:	3501      	adds	r5, #1
 800a956:	6063      	str	r3, [r4, #4]
 800a958:	782a      	ldrb	r2, [r5, #0]
 800a95a:	1c6e      	adds	r6, r5, #1
 800a95c:	3a30      	subs	r2, #48	@ 0x30
 800a95e:	2a09      	cmp	r2, #9
 800a960:	d903      	bls.n	800a96a <_svfiprintf_r+0x1a6>
 800a962:	2b00      	cmp	r3, #0
 800a964:	d0c8      	beq.n	800a8f8 <_svfiprintf_r+0x134>
 800a966:	9109      	str	r1, [sp, #36]	@ 0x24
 800a968:	e7c6      	b.n	800a8f8 <_svfiprintf_r+0x134>
 800a96a:	4341      	muls	r1, r0
 800a96c:	0035      	movs	r5, r6
 800a96e:	2301      	movs	r3, #1
 800a970:	1889      	adds	r1, r1, r2
 800a972:	e7f1      	b.n	800a958 <_svfiprintf_r+0x194>
 800a974:	aa07      	add	r2, sp, #28
 800a976:	9200      	str	r2, [sp, #0]
 800a978:	0021      	movs	r1, r4
 800a97a:	003a      	movs	r2, r7
 800a97c:	4b0f      	ldr	r3, [pc, #60]	@ (800a9bc <_svfiprintf_r+0x1f8>)
 800a97e:	9803      	ldr	r0, [sp, #12]
 800a980:	f7fd fe2a 	bl	80085d8 <_printf_float>
 800a984:	9004      	str	r0, [sp, #16]
 800a986:	9b04      	ldr	r3, [sp, #16]
 800a988:	3301      	adds	r3, #1
 800a98a:	d1d6      	bne.n	800a93a <_svfiprintf_r+0x176>
 800a98c:	89bb      	ldrh	r3, [r7, #12]
 800a98e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a990:	065b      	lsls	r3, r3, #25
 800a992:	d500      	bpl.n	800a996 <_svfiprintf_r+0x1d2>
 800a994:	e72c      	b.n	800a7f0 <_svfiprintf_r+0x2c>
 800a996:	b021      	add	sp, #132	@ 0x84
 800a998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a99a:	aa07      	add	r2, sp, #28
 800a99c:	9200      	str	r2, [sp, #0]
 800a99e:	0021      	movs	r1, r4
 800a9a0:	003a      	movs	r2, r7
 800a9a2:	4b06      	ldr	r3, [pc, #24]	@ (800a9bc <_svfiprintf_r+0x1f8>)
 800a9a4:	9803      	ldr	r0, [sp, #12]
 800a9a6:	f7fe f8c5 	bl	8008b34 <_printf_i>
 800a9aa:	e7eb      	b.n	800a984 <_svfiprintf_r+0x1c0>
 800a9ac:	0800cd82 	.word	0x0800cd82
 800a9b0:	0800cd88 	.word	0x0800cd88
 800a9b4:	0800cd8c 	.word	0x0800cd8c
 800a9b8:	080085d9 	.word	0x080085d9
 800a9bc:	0800a705 	.word	0x0800a705

0800a9c0 <__sflush_r>:
 800a9c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9c2:	220c      	movs	r2, #12
 800a9c4:	5e8b      	ldrsh	r3, [r1, r2]
 800a9c6:	0005      	movs	r5, r0
 800a9c8:	000c      	movs	r4, r1
 800a9ca:	071a      	lsls	r2, r3, #28
 800a9cc:	d456      	bmi.n	800aa7c <__sflush_r+0xbc>
 800a9ce:	684a      	ldr	r2, [r1, #4]
 800a9d0:	2a00      	cmp	r2, #0
 800a9d2:	dc02      	bgt.n	800a9da <__sflush_r+0x1a>
 800a9d4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800a9d6:	2a00      	cmp	r2, #0
 800a9d8:	dd4e      	ble.n	800aa78 <__sflush_r+0xb8>
 800a9da:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a9dc:	2f00      	cmp	r7, #0
 800a9de:	d04b      	beq.n	800aa78 <__sflush_r+0xb8>
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	2080      	movs	r0, #128	@ 0x80
 800a9e4:	682e      	ldr	r6, [r5, #0]
 800a9e6:	602a      	str	r2, [r5, #0]
 800a9e8:	001a      	movs	r2, r3
 800a9ea:	0140      	lsls	r0, r0, #5
 800a9ec:	6a21      	ldr	r1, [r4, #32]
 800a9ee:	4002      	ands	r2, r0
 800a9f0:	4203      	tst	r3, r0
 800a9f2:	d033      	beq.n	800aa5c <__sflush_r+0x9c>
 800a9f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a9f6:	89a3      	ldrh	r3, [r4, #12]
 800a9f8:	075b      	lsls	r3, r3, #29
 800a9fa:	d506      	bpl.n	800aa0a <__sflush_r+0x4a>
 800a9fc:	6863      	ldr	r3, [r4, #4]
 800a9fe:	1ad2      	subs	r2, r2, r3
 800aa00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d001      	beq.n	800aa0a <__sflush_r+0x4a>
 800aa06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa08:	1ad2      	subs	r2, r2, r3
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	0028      	movs	r0, r5
 800aa0e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800aa10:	6a21      	ldr	r1, [r4, #32]
 800aa12:	47b8      	blx	r7
 800aa14:	89a2      	ldrh	r2, [r4, #12]
 800aa16:	1c43      	adds	r3, r0, #1
 800aa18:	d106      	bne.n	800aa28 <__sflush_r+0x68>
 800aa1a:	6829      	ldr	r1, [r5, #0]
 800aa1c:	291d      	cmp	r1, #29
 800aa1e:	d846      	bhi.n	800aaae <__sflush_r+0xee>
 800aa20:	4b29      	ldr	r3, [pc, #164]	@ (800aac8 <__sflush_r+0x108>)
 800aa22:	40cb      	lsrs	r3, r1
 800aa24:	07db      	lsls	r3, r3, #31
 800aa26:	d542      	bpl.n	800aaae <__sflush_r+0xee>
 800aa28:	2300      	movs	r3, #0
 800aa2a:	6063      	str	r3, [r4, #4]
 800aa2c:	6923      	ldr	r3, [r4, #16]
 800aa2e:	6023      	str	r3, [r4, #0]
 800aa30:	04d2      	lsls	r2, r2, #19
 800aa32:	d505      	bpl.n	800aa40 <__sflush_r+0x80>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d102      	bne.n	800aa3e <__sflush_r+0x7e>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d100      	bne.n	800aa40 <__sflush_r+0x80>
 800aa3e:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa42:	602e      	str	r6, [r5, #0]
 800aa44:	2900      	cmp	r1, #0
 800aa46:	d017      	beq.n	800aa78 <__sflush_r+0xb8>
 800aa48:	0023      	movs	r3, r4
 800aa4a:	3344      	adds	r3, #68	@ 0x44
 800aa4c:	4299      	cmp	r1, r3
 800aa4e:	d002      	beq.n	800aa56 <__sflush_r+0x96>
 800aa50:	0028      	movs	r0, r5
 800aa52:	f7ff f9b5 	bl	8009dc0 <_free_r>
 800aa56:	2300      	movs	r3, #0
 800aa58:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa5a:	e00d      	b.n	800aa78 <__sflush_r+0xb8>
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	0028      	movs	r0, r5
 800aa60:	47b8      	blx	r7
 800aa62:	0002      	movs	r2, r0
 800aa64:	1c43      	adds	r3, r0, #1
 800aa66:	d1c6      	bne.n	800a9f6 <__sflush_r+0x36>
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d0c3      	beq.n	800a9f6 <__sflush_r+0x36>
 800aa6e:	2b1d      	cmp	r3, #29
 800aa70:	d001      	beq.n	800aa76 <__sflush_r+0xb6>
 800aa72:	2b16      	cmp	r3, #22
 800aa74:	d11a      	bne.n	800aaac <__sflush_r+0xec>
 800aa76:	602e      	str	r6, [r5, #0]
 800aa78:	2000      	movs	r0, #0
 800aa7a:	e01e      	b.n	800aaba <__sflush_r+0xfa>
 800aa7c:	690e      	ldr	r6, [r1, #16]
 800aa7e:	2e00      	cmp	r6, #0
 800aa80:	d0fa      	beq.n	800aa78 <__sflush_r+0xb8>
 800aa82:	680f      	ldr	r7, [r1, #0]
 800aa84:	600e      	str	r6, [r1, #0]
 800aa86:	1bba      	subs	r2, r7, r6
 800aa88:	9201      	str	r2, [sp, #4]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	079b      	lsls	r3, r3, #30
 800aa8e:	d100      	bne.n	800aa92 <__sflush_r+0xd2>
 800aa90:	694a      	ldr	r2, [r1, #20]
 800aa92:	60a2      	str	r2, [r4, #8]
 800aa94:	9b01      	ldr	r3, [sp, #4]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	ddee      	ble.n	800aa78 <__sflush_r+0xb8>
 800aa9a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa9c:	0032      	movs	r2, r6
 800aa9e:	001f      	movs	r7, r3
 800aaa0:	0028      	movs	r0, r5
 800aaa2:	9b01      	ldr	r3, [sp, #4]
 800aaa4:	6a21      	ldr	r1, [r4, #32]
 800aaa6:	47b8      	blx	r7
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	dc07      	bgt.n	800aabc <__sflush_r+0xfc>
 800aaac:	89a2      	ldrh	r2, [r4, #12]
 800aaae:	2340      	movs	r3, #64	@ 0x40
 800aab0:	2001      	movs	r0, #1
 800aab2:	4313      	orrs	r3, r2
 800aab4:	b21b      	sxth	r3, r3
 800aab6:	81a3      	strh	r3, [r4, #12]
 800aab8:	4240      	negs	r0, r0
 800aaba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aabc:	9b01      	ldr	r3, [sp, #4]
 800aabe:	1836      	adds	r6, r6, r0
 800aac0:	1a1b      	subs	r3, r3, r0
 800aac2:	9301      	str	r3, [sp, #4]
 800aac4:	e7e6      	b.n	800aa94 <__sflush_r+0xd4>
 800aac6:	46c0      	nop			@ (mov r8, r8)
 800aac8:	20400001 	.word	0x20400001

0800aacc <_fflush_r>:
 800aacc:	690b      	ldr	r3, [r1, #16]
 800aace:	b570      	push	{r4, r5, r6, lr}
 800aad0:	0005      	movs	r5, r0
 800aad2:	000c      	movs	r4, r1
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d102      	bne.n	800aade <_fflush_r+0x12>
 800aad8:	2500      	movs	r5, #0
 800aada:	0028      	movs	r0, r5
 800aadc:	bd70      	pop	{r4, r5, r6, pc}
 800aade:	2800      	cmp	r0, #0
 800aae0:	d004      	beq.n	800aaec <_fflush_r+0x20>
 800aae2:	6a03      	ldr	r3, [r0, #32]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d101      	bne.n	800aaec <_fflush_r+0x20>
 800aae8:	f7fe f9c0 	bl	8008e6c <__sinit>
 800aaec:	220c      	movs	r2, #12
 800aaee:	5ea3      	ldrsh	r3, [r4, r2]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d0f1      	beq.n	800aad8 <_fflush_r+0xc>
 800aaf4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aaf6:	07d2      	lsls	r2, r2, #31
 800aaf8:	d404      	bmi.n	800ab04 <_fflush_r+0x38>
 800aafa:	059b      	lsls	r3, r3, #22
 800aafc:	d402      	bmi.n	800ab04 <_fflush_r+0x38>
 800aafe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab00:	f7fe fadb 	bl	80090ba <__retarget_lock_acquire_recursive>
 800ab04:	0028      	movs	r0, r5
 800ab06:	0021      	movs	r1, r4
 800ab08:	f7ff ff5a 	bl	800a9c0 <__sflush_r>
 800ab0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab0e:	0005      	movs	r5, r0
 800ab10:	07db      	lsls	r3, r3, #31
 800ab12:	d4e2      	bmi.n	800aada <_fflush_r+0xe>
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	059b      	lsls	r3, r3, #22
 800ab18:	d4df      	bmi.n	800aada <_fflush_r+0xe>
 800ab1a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab1c:	f7fe face 	bl	80090bc <__retarget_lock_release_recursive>
 800ab20:	e7db      	b.n	800aada <_fflush_r+0xe>

0800ab22 <__swbuf_r>:
 800ab22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab24:	0006      	movs	r6, r0
 800ab26:	000d      	movs	r5, r1
 800ab28:	0014      	movs	r4, r2
 800ab2a:	2800      	cmp	r0, #0
 800ab2c:	d004      	beq.n	800ab38 <__swbuf_r+0x16>
 800ab2e:	6a03      	ldr	r3, [r0, #32]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d101      	bne.n	800ab38 <__swbuf_r+0x16>
 800ab34:	f7fe f99a 	bl	8008e6c <__sinit>
 800ab38:	69a3      	ldr	r3, [r4, #24]
 800ab3a:	60a3      	str	r3, [r4, #8]
 800ab3c:	89a3      	ldrh	r3, [r4, #12]
 800ab3e:	071b      	lsls	r3, r3, #28
 800ab40:	d502      	bpl.n	800ab48 <__swbuf_r+0x26>
 800ab42:	6923      	ldr	r3, [r4, #16]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d109      	bne.n	800ab5c <__swbuf_r+0x3a>
 800ab48:	0021      	movs	r1, r4
 800ab4a:	0030      	movs	r0, r6
 800ab4c:	f000 f82c 	bl	800aba8 <__swsetup_r>
 800ab50:	2800      	cmp	r0, #0
 800ab52:	d003      	beq.n	800ab5c <__swbuf_r+0x3a>
 800ab54:	2501      	movs	r5, #1
 800ab56:	426d      	negs	r5, r5
 800ab58:	0028      	movs	r0, r5
 800ab5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	6820      	ldr	r0, [r4, #0]
 800ab60:	b2ef      	uxtb	r7, r5
 800ab62:	1ac0      	subs	r0, r0, r3
 800ab64:	6963      	ldr	r3, [r4, #20]
 800ab66:	b2ed      	uxtb	r5, r5
 800ab68:	4283      	cmp	r3, r0
 800ab6a:	dc05      	bgt.n	800ab78 <__swbuf_r+0x56>
 800ab6c:	0021      	movs	r1, r4
 800ab6e:	0030      	movs	r0, r6
 800ab70:	f7ff ffac 	bl	800aacc <_fflush_r>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	d1ed      	bne.n	800ab54 <__swbuf_r+0x32>
 800ab78:	68a3      	ldr	r3, [r4, #8]
 800ab7a:	3001      	adds	r0, #1
 800ab7c:	3b01      	subs	r3, #1
 800ab7e:	60a3      	str	r3, [r4, #8]
 800ab80:	6823      	ldr	r3, [r4, #0]
 800ab82:	1c5a      	adds	r2, r3, #1
 800ab84:	6022      	str	r2, [r4, #0]
 800ab86:	701f      	strb	r7, [r3, #0]
 800ab88:	6963      	ldr	r3, [r4, #20]
 800ab8a:	4283      	cmp	r3, r0
 800ab8c:	d004      	beq.n	800ab98 <__swbuf_r+0x76>
 800ab8e:	89a3      	ldrh	r3, [r4, #12]
 800ab90:	07db      	lsls	r3, r3, #31
 800ab92:	d5e1      	bpl.n	800ab58 <__swbuf_r+0x36>
 800ab94:	2d0a      	cmp	r5, #10
 800ab96:	d1df      	bne.n	800ab58 <__swbuf_r+0x36>
 800ab98:	0021      	movs	r1, r4
 800ab9a:	0030      	movs	r0, r6
 800ab9c:	f7ff ff96 	bl	800aacc <_fflush_r>
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d0d9      	beq.n	800ab58 <__swbuf_r+0x36>
 800aba4:	e7d6      	b.n	800ab54 <__swbuf_r+0x32>
	...

0800aba8 <__swsetup_r>:
 800aba8:	4b2d      	ldr	r3, [pc, #180]	@ (800ac60 <__swsetup_r+0xb8>)
 800abaa:	b570      	push	{r4, r5, r6, lr}
 800abac:	0005      	movs	r5, r0
 800abae:	6818      	ldr	r0, [r3, #0]
 800abb0:	000c      	movs	r4, r1
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d004      	beq.n	800abc0 <__swsetup_r+0x18>
 800abb6:	6a03      	ldr	r3, [r0, #32]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d101      	bne.n	800abc0 <__swsetup_r+0x18>
 800abbc:	f7fe f956 	bl	8008e6c <__sinit>
 800abc0:	220c      	movs	r2, #12
 800abc2:	5ea3      	ldrsh	r3, [r4, r2]
 800abc4:	071a      	lsls	r2, r3, #28
 800abc6:	d423      	bmi.n	800ac10 <__swsetup_r+0x68>
 800abc8:	06da      	lsls	r2, r3, #27
 800abca:	d407      	bmi.n	800abdc <__swsetup_r+0x34>
 800abcc:	2209      	movs	r2, #9
 800abce:	602a      	str	r2, [r5, #0]
 800abd0:	2240      	movs	r2, #64	@ 0x40
 800abd2:	2001      	movs	r0, #1
 800abd4:	4313      	orrs	r3, r2
 800abd6:	81a3      	strh	r3, [r4, #12]
 800abd8:	4240      	negs	r0, r0
 800abda:	e03a      	b.n	800ac52 <__swsetup_r+0xaa>
 800abdc:	075b      	lsls	r3, r3, #29
 800abde:	d513      	bpl.n	800ac08 <__swsetup_r+0x60>
 800abe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abe2:	2900      	cmp	r1, #0
 800abe4:	d008      	beq.n	800abf8 <__swsetup_r+0x50>
 800abe6:	0023      	movs	r3, r4
 800abe8:	3344      	adds	r3, #68	@ 0x44
 800abea:	4299      	cmp	r1, r3
 800abec:	d002      	beq.n	800abf4 <__swsetup_r+0x4c>
 800abee:	0028      	movs	r0, r5
 800abf0:	f7ff f8e6 	bl	8009dc0 <_free_r>
 800abf4:	2300      	movs	r3, #0
 800abf6:	6363      	str	r3, [r4, #52]	@ 0x34
 800abf8:	2224      	movs	r2, #36	@ 0x24
 800abfa:	89a3      	ldrh	r3, [r4, #12]
 800abfc:	4393      	bics	r3, r2
 800abfe:	81a3      	strh	r3, [r4, #12]
 800ac00:	2300      	movs	r3, #0
 800ac02:	6063      	str	r3, [r4, #4]
 800ac04:	6923      	ldr	r3, [r4, #16]
 800ac06:	6023      	str	r3, [r4, #0]
 800ac08:	2308      	movs	r3, #8
 800ac0a:	89a2      	ldrh	r2, [r4, #12]
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	81a3      	strh	r3, [r4, #12]
 800ac10:	6923      	ldr	r3, [r4, #16]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10b      	bne.n	800ac2e <__swsetup_r+0x86>
 800ac16:	21a0      	movs	r1, #160	@ 0xa0
 800ac18:	2280      	movs	r2, #128	@ 0x80
 800ac1a:	89a3      	ldrh	r3, [r4, #12]
 800ac1c:	0089      	lsls	r1, r1, #2
 800ac1e:	0092      	lsls	r2, r2, #2
 800ac20:	400b      	ands	r3, r1
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d003      	beq.n	800ac2e <__swsetup_r+0x86>
 800ac26:	0021      	movs	r1, r4
 800ac28:	0028      	movs	r0, r5
 800ac2a:	f000 f91d 	bl	800ae68 <__smakebuf_r>
 800ac2e:	220c      	movs	r2, #12
 800ac30:	5ea3      	ldrsh	r3, [r4, r2]
 800ac32:	2101      	movs	r1, #1
 800ac34:	001a      	movs	r2, r3
 800ac36:	400a      	ands	r2, r1
 800ac38:	420b      	tst	r3, r1
 800ac3a:	d00b      	beq.n	800ac54 <__swsetup_r+0xac>
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	60a2      	str	r2, [r4, #8]
 800ac40:	6962      	ldr	r2, [r4, #20]
 800ac42:	4252      	negs	r2, r2
 800ac44:	61a2      	str	r2, [r4, #24]
 800ac46:	2000      	movs	r0, #0
 800ac48:	6922      	ldr	r2, [r4, #16]
 800ac4a:	4282      	cmp	r2, r0
 800ac4c:	d101      	bne.n	800ac52 <__swsetup_r+0xaa>
 800ac4e:	061a      	lsls	r2, r3, #24
 800ac50:	d4be      	bmi.n	800abd0 <__swsetup_r+0x28>
 800ac52:	bd70      	pop	{r4, r5, r6, pc}
 800ac54:	0799      	lsls	r1, r3, #30
 800ac56:	d400      	bmi.n	800ac5a <__swsetup_r+0xb2>
 800ac58:	6962      	ldr	r2, [r4, #20]
 800ac5a:	60a2      	str	r2, [r4, #8]
 800ac5c:	e7f3      	b.n	800ac46 <__swsetup_r+0x9e>
 800ac5e:	46c0      	nop			@ (mov r8, r8)
 800ac60:	2000001c 	.word	0x2000001c

0800ac64 <memmove>:
 800ac64:	b510      	push	{r4, lr}
 800ac66:	4288      	cmp	r0, r1
 800ac68:	d902      	bls.n	800ac70 <memmove+0xc>
 800ac6a:	188b      	adds	r3, r1, r2
 800ac6c:	4298      	cmp	r0, r3
 800ac6e:	d308      	bcc.n	800ac82 <memmove+0x1e>
 800ac70:	2300      	movs	r3, #0
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d007      	beq.n	800ac86 <memmove+0x22>
 800ac76:	5ccc      	ldrb	r4, [r1, r3]
 800ac78:	54c4      	strb	r4, [r0, r3]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	e7f9      	b.n	800ac72 <memmove+0xe>
 800ac7e:	5c8b      	ldrb	r3, [r1, r2]
 800ac80:	5483      	strb	r3, [r0, r2]
 800ac82:	3a01      	subs	r2, #1
 800ac84:	d2fb      	bcs.n	800ac7e <memmove+0x1a>
 800ac86:	bd10      	pop	{r4, pc}

0800ac88 <_sbrk_r>:
 800ac88:	2300      	movs	r3, #0
 800ac8a:	b570      	push	{r4, r5, r6, lr}
 800ac8c:	4d06      	ldr	r5, [pc, #24]	@ (800aca8 <_sbrk_r+0x20>)
 800ac8e:	0004      	movs	r4, r0
 800ac90:	0008      	movs	r0, r1
 800ac92:	602b      	str	r3, [r5, #0]
 800ac94:	f7f9 fa3c 	bl	8004110 <_sbrk>
 800ac98:	1c43      	adds	r3, r0, #1
 800ac9a:	d103      	bne.n	800aca4 <_sbrk_r+0x1c>
 800ac9c:	682b      	ldr	r3, [r5, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d000      	beq.n	800aca4 <_sbrk_r+0x1c>
 800aca2:	6023      	str	r3, [r4, #0]
 800aca4:	bd70      	pop	{r4, r5, r6, pc}
 800aca6:	46c0      	nop			@ (mov r8, r8)
 800aca8:	20000d9c 	.word	0x20000d9c

0800acac <memcpy>:
 800acac:	2300      	movs	r3, #0
 800acae:	b510      	push	{r4, lr}
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d100      	bne.n	800acb6 <memcpy+0xa>
 800acb4:	bd10      	pop	{r4, pc}
 800acb6:	5ccc      	ldrb	r4, [r1, r3]
 800acb8:	54c4      	strb	r4, [r0, r3]
 800acba:	3301      	adds	r3, #1
 800acbc:	e7f8      	b.n	800acb0 <memcpy+0x4>
	...

0800acc0 <__assert_func>:
 800acc0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800acc2:	0014      	movs	r4, r2
 800acc4:	001a      	movs	r2, r3
 800acc6:	4b09      	ldr	r3, [pc, #36]	@ (800acec <__assert_func+0x2c>)
 800acc8:	0005      	movs	r5, r0
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	000e      	movs	r6, r1
 800acce:	68d8      	ldr	r0, [r3, #12]
 800acd0:	4b07      	ldr	r3, [pc, #28]	@ (800acf0 <__assert_func+0x30>)
 800acd2:	2c00      	cmp	r4, #0
 800acd4:	d101      	bne.n	800acda <__assert_func+0x1a>
 800acd6:	4b07      	ldr	r3, [pc, #28]	@ (800acf4 <__assert_func+0x34>)
 800acd8:	001c      	movs	r4, r3
 800acda:	4907      	ldr	r1, [pc, #28]	@ (800acf8 <__assert_func+0x38>)
 800acdc:	9301      	str	r3, [sp, #4]
 800acde:	9402      	str	r4, [sp, #8]
 800ace0:	002b      	movs	r3, r5
 800ace2:	9600      	str	r6, [sp, #0]
 800ace4:	f000 f886 	bl	800adf4 <fiprintf>
 800ace8:	f000 f924 	bl	800af34 <abort>
 800acec:	2000001c 	.word	0x2000001c
 800acf0:	0800cd9d 	.word	0x0800cd9d
 800acf4:	0800cdd8 	.word	0x0800cdd8
 800acf8:	0800cdaa 	.word	0x0800cdaa

0800acfc <_calloc_r>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	0c0b      	lsrs	r3, r1, #16
 800ad00:	0c15      	lsrs	r5, r2, #16
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d11e      	bne.n	800ad44 <_calloc_r+0x48>
 800ad06:	2d00      	cmp	r5, #0
 800ad08:	d10c      	bne.n	800ad24 <_calloc_r+0x28>
 800ad0a:	b289      	uxth	r1, r1
 800ad0c:	b294      	uxth	r4, r2
 800ad0e:	434c      	muls	r4, r1
 800ad10:	0021      	movs	r1, r4
 800ad12:	f7ff f8cb 	bl	8009eac <_malloc_r>
 800ad16:	1e05      	subs	r5, r0, #0
 800ad18:	d01b      	beq.n	800ad52 <_calloc_r+0x56>
 800ad1a:	0022      	movs	r2, r4
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	f7fe f947 	bl	8008fb0 <memset>
 800ad22:	e016      	b.n	800ad52 <_calloc_r+0x56>
 800ad24:	1c2b      	adds	r3, r5, #0
 800ad26:	1c0c      	adds	r4, r1, #0
 800ad28:	b289      	uxth	r1, r1
 800ad2a:	b292      	uxth	r2, r2
 800ad2c:	434a      	muls	r2, r1
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	b2a1      	uxth	r1, r4
 800ad32:	4359      	muls	r1, r3
 800ad34:	0c14      	lsrs	r4, r2, #16
 800ad36:	190c      	adds	r4, r1, r4
 800ad38:	0c23      	lsrs	r3, r4, #16
 800ad3a:	d107      	bne.n	800ad4c <_calloc_r+0x50>
 800ad3c:	0424      	lsls	r4, r4, #16
 800ad3e:	b292      	uxth	r2, r2
 800ad40:	4314      	orrs	r4, r2
 800ad42:	e7e5      	b.n	800ad10 <_calloc_r+0x14>
 800ad44:	2d00      	cmp	r5, #0
 800ad46:	d101      	bne.n	800ad4c <_calloc_r+0x50>
 800ad48:	1c14      	adds	r4, r2, #0
 800ad4a:	e7ed      	b.n	800ad28 <_calloc_r+0x2c>
 800ad4c:	230c      	movs	r3, #12
 800ad4e:	2500      	movs	r5, #0
 800ad50:	6003      	str	r3, [r0, #0]
 800ad52:	0028      	movs	r0, r5
 800ad54:	bd70      	pop	{r4, r5, r6, pc}

0800ad56 <__ascii_mbtowc>:
 800ad56:	b082      	sub	sp, #8
 800ad58:	2900      	cmp	r1, #0
 800ad5a:	d100      	bne.n	800ad5e <__ascii_mbtowc+0x8>
 800ad5c:	a901      	add	r1, sp, #4
 800ad5e:	1e10      	subs	r0, r2, #0
 800ad60:	d006      	beq.n	800ad70 <__ascii_mbtowc+0x1a>
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d006      	beq.n	800ad74 <__ascii_mbtowc+0x1e>
 800ad66:	7813      	ldrb	r3, [r2, #0]
 800ad68:	600b      	str	r3, [r1, #0]
 800ad6a:	7810      	ldrb	r0, [r2, #0]
 800ad6c:	1e43      	subs	r3, r0, #1
 800ad6e:	4198      	sbcs	r0, r3
 800ad70:	b002      	add	sp, #8
 800ad72:	4770      	bx	lr
 800ad74:	2002      	movs	r0, #2
 800ad76:	4240      	negs	r0, r0
 800ad78:	e7fa      	b.n	800ad70 <__ascii_mbtowc+0x1a>

0800ad7a <_realloc_r>:
 800ad7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad7c:	0006      	movs	r6, r0
 800ad7e:	000c      	movs	r4, r1
 800ad80:	0015      	movs	r5, r2
 800ad82:	2900      	cmp	r1, #0
 800ad84:	d105      	bne.n	800ad92 <_realloc_r+0x18>
 800ad86:	0011      	movs	r1, r2
 800ad88:	f7ff f890 	bl	8009eac <_malloc_r>
 800ad8c:	0004      	movs	r4, r0
 800ad8e:	0020      	movs	r0, r4
 800ad90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad92:	2a00      	cmp	r2, #0
 800ad94:	d103      	bne.n	800ad9e <_realloc_r+0x24>
 800ad96:	f7ff f813 	bl	8009dc0 <_free_r>
 800ad9a:	002c      	movs	r4, r5
 800ad9c:	e7f7      	b.n	800ad8e <_realloc_r+0x14>
 800ad9e:	f000 f8d0 	bl	800af42 <_malloc_usable_size_r>
 800ada2:	0007      	movs	r7, r0
 800ada4:	4285      	cmp	r5, r0
 800ada6:	d802      	bhi.n	800adae <_realloc_r+0x34>
 800ada8:	0843      	lsrs	r3, r0, #1
 800adaa:	42ab      	cmp	r3, r5
 800adac:	d3ef      	bcc.n	800ad8e <_realloc_r+0x14>
 800adae:	0029      	movs	r1, r5
 800adb0:	0030      	movs	r0, r6
 800adb2:	f7ff f87b 	bl	8009eac <_malloc_r>
 800adb6:	9001      	str	r0, [sp, #4]
 800adb8:	2800      	cmp	r0, #0
 800adba:	d101      	bne.n	800adc0 <_realloc_r+0x46>
 800adbc:	9c01      	ldr	r4, [sp, #4]
 800adbe:	e7e6      	b.n	800ad8e <_realloc_r+0x14>
 800adc0:	002a      	movs	r2, r5
 800adc2:	42bd      	cmp	r5, r7
 800adc4:	d900      	bls.n	800adc8 <_realloc_r+0x4e>
 800adc6:	003a      	movs	r2, r7
 800adc8:	0021      	movs	r1, r4
 800adca:	9801      	ldr	r0, [sp, #4]
 800adcc:	f7ff ff6e 	bl	800acac <memcpy>
 800add0:	0021      	movs	r1, r4
 800add2:	0030      	movs	r0, r6
 800add4:	f7fe fff4 	bl	8009dc0 <_free_r>
 800add8:	e7f0      	b.n	800adbc <_realloc_r+0x42>

0800adda <__ascii_wctomb>:
 800adda:	0003      	movs	r3, r0
 800addc:	1e08      	subs	r0, r1, #0
 800adde:	d005      	beq.n	800adec <__ascii_wctomb+0x12>
 800ade0:	2aff      	cmp	r2, #255	@ 0xff
 800ade2:	d904      	bls.n	800adee <__ascii_wctomb+0x14>
 800ade4:	228a      	movs	r2, #138	@ 0x8a
 800ade6:	2001      	movs	r0, #1
 800ade8:	601a      	str	r2, [r3, #0]
 800adea:	4240      	negs	r0, r0
 800adec:	4770      	bx	lr
 800adee:	2001      	movs	r0, #1
 800adf0:	700a      	strb	r2, [r1, #0]
 800adf2:	e7fb      	b.n	800adec <__ascii_wctomb+0x12>

0800adf4 <fiprintf>:
 800adf4:	b40e      	push	{r1, r2, r3}
 800adf6:	b517      	push	{r0, r1, r2, r4, lr}
 800adf8:	4c05      	ldr	r4, [pc, #20]	@ (800ae10 <fiprintf+0x1c>)
 800adfa:	ab05      	add	r3, sp, #20
 800adfc:	cb04      	ldmia	r3!, {r2}
 800adfe:	0001      	movs	r1, r0
 800ae00:	6820      	ldr	r0, [r4, #0]
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	f000 f8cc 	bl	800afa0 <_vfiprintf_r>
 800ae08:	bc1e      	pop	{r1, r2, r3, r4}
 800ae0a:	bc08      	pop	{r3}
 800ae0c:	b003      	add	sp, #12
 800ae0e:	4718      	bx	r3
 800ae10:	2000001c 	.word	0x2000001c

0800ae14 <__swhatbuf_r>:
 800ae14:	b570      	push	{r4, r5, r6, lr}
 800ae16:	000e      	movs	r6, r1
 800ae18:	001d      	movs	r5, r3
 800ae1a:	230e      	movs	r3, #14
 800ae1c:	5ec9      	ldrsh	r1, [r1, r3]
 800ae1e:	0014      	movs	r4, r2
 800ae20:	b096      	sub	sp, #88	@ 0x58
 800ae22:	2900      	cmp	r1, #0
 800ae24:	da0c      	bge.n	800ae40 <__swhatbuf_r+0x2c>
 800ae26:	89b2      	ldrh	r2, [r6, #12]
 800ae28:	2380      	movs	r3, #128	@ 0x80
 800ae2a:	0011      	movs	r1, r2
 800ae2c:	4019      	ands	r1, r3
 800ae2e:	421a      	tst	r2, r3
 800ae30:	d114      	bne.n	800ae5c <__swhatbuf_r+0x48>
 800ae32:	2380      	movs	r3, #128	@ 0x80
 800ae34:	00db      	lsls	r3, r3, #3
 800ae36:	2000      	movs	r0, #0
 800ae38:	6029      	str	r1, [r5, #0]
 800ae3a:	6023      	str	r3, [r4, #0]
 800ae3c:	b016      	add	sp, #88	@ 0x58
 800ae3e:	bd70      	pop	{r4, r5, r6, pc}
 800ae40:	466a      	mov	r2, sp
 800ae42:	f000 f853 	bl	800aeec <_fstat_r>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	dbed      	blt.n	800ae26 <__swhatbuf_r+0x12>
 800ae4a:	23f0      	movs	r3, #240	@ 0xf0
 800ae4c:	9901      	ldr	r1, [sp, #4]
 800ae4e:	021b      	lsls	r3, r3, #8
 800ae50:	4019      	ands	r1, r3
 800ae52:	4b04      	ldr	r3, [pc, #16]	@ (800ae64 <__swhatbuf_r+0x50>)
 800ae54:	18c9      	adds	r1, r1, r3
 800ae56:	424b      	negs	r3, r1
 800ae58:	4159      	adcs	r1, r3
 800ae5a:	e7ea      	b.n	800ae32 <__swhatbuf_r+0x1e>
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	2340      	movs	r3, #64	@ 0x40
 800ae60:	e7e9      	b.n	800ae36 <__swhatbuf_r+0x22>
 800ae62:	46c0      	nop			@ (mov r8, r8)
 800ae64:	ffffe000 	.word	0xffffe000

0800ae68 <__smakebuf_r>:
 800ae68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae6a:	2602      	movs	r6, #2
 800ae6c:	898b      	ldrh	r3, [r1, #12]
 800ae6e:	0005      	movs	r5, r0
 800ae70:	000c      	movs	r4, r1
 800ae72:	b085      	sub	sp, #20
 800ae74:	4233      	tst	r3, r6
 800ae76:	d007      	beq.n	800ae88 <__smakebuf_r+0x20>
 800ae78:	0023      	movs	r3, r4
 800ae7a:	3347      	adds	r3, #71	@ 0x47
 800ae7c:	6023      	str	r3, [r4, #0]
 800ae7e:	6123      	str	r3, [r4, #16]
 800ae80:	2301      	movs	r3, #1
 800ae82:	6163      	str	r3, [r4, #20]
 800ae84:	b005      	add	sp, #20
 800ae86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae88:	ab03      	add	r3, sp, #12
 800ae8a:	aa02      	add	r2, sp, #8
 800ae8c:	f7ff ffc2 	bl	800ae14 <__swhatbuf_r>
 800ae90:	9f02      	ldr	r7, [sp, #8]
 800ae92:	9001      	str	r0, [sp, #4]
 800ae94:	0039      	movs	r1, r7
 800ae96:	0028      	movs	r0, r5
 800ae98:	f7ff f808 	bl	8009eac <_malloc_r>
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	d108      	bne.n	800aeb2 <__smakebuf_r+0x4a>
 800aea0:	220c      	movs	r2, #12
 800aea2:	5ea3      	ldrsh	r3, [r4, r2]
 800aea4:	059a      	lsls	r2, r3, #22
 800aea6:	d4ed      	bmi.n	800ae84 <__smakebuf_r+0x1c>
 800aea8:	2203      	movs	r2, #3
 800aeaa:	4393      	bics	r3, r2
 800aeac:	431e      	orrs	r6, r3
 800aeae:	81a6      	strh	r6, [r4, #12]
 800aeb0:	e7e2      	b.n	800ae78 <__smakebuf_r+0x10>
 800aeb2:	2380      	movs	r3, #128	@ 0x80
 800aeb4:	89a2      	ldrh	r2, [r4, #12]
 800aeb6:	6020      	str	r0, [r4, #0]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	9b03      	ldr	r3, [sp, #12]
 800aebe:	6120      	str	r0, [r4, #16]
 800aec0:	6167      	str	r7, [r4, #20]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00c      	beq.n	800aee0 <__smakebuf_r+0x78>
 800aec6:	0028      	movs	r0, r5
 800aec8:	230e      	movs	r3, #14
 800aeca:	5ee1      	ldrsh	r1, [r4, r3]
 800aecc:	f000 f820 	bl	800af10 <_isatty_r>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d005      	beq.n	800aee0 <__smakebuf_r+0x78>
 800aed4:	2303      	movs	r3, #3
 800aed6:	89a2      	ldrh	r2, [r4, #12]
 800aed8:	439a      	bics	r2, r3
 800aeda:	3b02      	subs	r3, #2
 800aedc:	4313      	orrs	r3, r2
 800aede:	81a3      	strh	r3, [r4, #12]
 800aee0:	89a3      	ldrh	r3, [r4, #12]
 800aee2:	9a01      	ldr	r2, [sp, #4]
 800aee4:	4313      	orrs	r3, r2
 800aee6:	81a3      	strh	r3, [r4, #12]
 800aee8:	e7cc      	b.n	800ae84 <__smakebuf_r+0x1c>
	...

0800aeec <_fstat_r>:
 800aeec:	2300      	movs	r3, #0
 800aeee:	b570      	push	{r4, r5, r6, lr}
 800aef0:	4d06      	ldr	r5, [pc, #24]	@ (800af0c <_fstat_r+0x20>)
 800aef2:	0004      	movs	r4, r0
 800aef4:	0008      	movs	r0, r1
 800aef6:	0011      	movs	r1, r2
 800aef8:	602b      	str	r3, [r5, #0]
 800aefa:	f7f9 f8e7 	bl	80040cc <_fstat>
 800aefe:	1c43      	adds	r3, r0, #1
 800af00:	d103      	bne.n	800af0a <_fstat_r+0x1e>
 800af02:	682b      	ldr	r3, [r5, #0]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d000      	beq.n	800af0a <_fstat_r+0x1e>
 800af08:	6023      	str	r3, [r4, #0]
 800af0a:	bd70      	pop	{r4, r5, r6, pc}
 800af0c:	20000d9c 	.word	0x20000d9c

0800af10 <_isatty_r>:
 800af10:	2300      	movs	r3, #0
 800af12:	b570      	push	{r4, r5, r6, lr}
 800af14:	4d06      	ldr	r5, [pc, #24]	@ (800af30 <_isatty_r+0x20>)
 800af16:	0004      	movs	r4, r0
 800af18:	0008      	movs	r0, r1
 800af1a:	602b      	str	r3, [r5, #0]
 800af1c:	f7f9 f8e4 	bl	80040e8 <_isatty>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	d103      	bne.n	800af2c <_isatty_r+0x1c>
 800af24:	682b      	ldr	r3, [r5, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d000      	beq.n	800af2c <_isatty_r+0x1c>
 800af2a:	6023      	str	r3, [r4, #0]
 800af2c:	bd70      	pop	{r4, r5, r6, pc}
 800af2e:	46c0      	nop			@ (mov r8, r8)
 800af30:	20000d9c 	.word	0x20000d9c

0800af34 <abort>:
 800af34:	2006      	movs	r0, #6
 800af36:	b510      	push	{r4, lr}
 800af38:	f000 f978 	bl	800b22c <raise>
 800af3c:	2001      	movs	r0, #1
 800af3e:	f7f9 f875 	bl	800402c <_exit>

0800af42 <_malloc_usable_size_r>:
 800af42:	1f0b      	subs	r3, r1, #4
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	1f18      	subs	r0, r3, #4
 800af48:	2b00      	cmp	r3, #0
 800af4a:	da01      	bge.n	800af50 <_malloc_usable_size_r+0xe>
 800af4c:	580b      	ldr	r3, [r1, r0]
 800af4e:	18c0      	adds	r0, r0, r3
 800af50:	4770      	bx	lr

0800af52 <__sfputc_r>:
 800af52:	6893      	ldr	r3, [r2, #8]
 800af54:	b510      	push	{r4, lr}
 800af56:	3b01      	subs	r3, #1
 800af58:	6093      	str	r3, [r2, #8]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	da04      	bge.n	800af68 <__sfputc_r+0x16>
 800af5e:	6994      	ldr	r4, [r2, #24]
 800af60:	42a3      	cmp	r3, r4
 800af62:	db07      	blt.n	800af74 <__sfputc_r+0x22>
 800af64:	290a      	cmp	r1, #10
 800af66:	d005      	beq.n	800af74 <__sfputc_r+0x22>
 800af68:	6813      	ldr	r3, [r2, #0]
 800af6a:	1c58      	adds	r0, r3, #1
 800af6c:	6010      	str	r0, [r2, #0]
 800af6e:	7019      	strb	r1, [r3, #0]
 800af70:	0008      	movs	r0, r1
 800af72:	bd10      	pop	{r4, pc}
 800af74:	f7ff fdd5 	bl	800ab22 <__swbuf_r>
 800af78:	0001      	movs	r1, r0
 800af7a:	e7f9      	b.n	800af70 <__sfputc_r+0x1e>

0800af7c <__sfputs_r>:
 800af7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7e:	0006      	movs	r6, r0
 800af80:	000f      	movs	r7, r1
 800af82:	0014      	movs	r4, r2
 800af84:	18d5      	adds	r5, r2, r3
 800af86:	42ac      	cmp	r4, r5
 800af88:	d101      	bne.n	800af8e <__sfputs_r+0x12>
 800af8a:	2000      	movs	r0, #0
 800af8c:	e007      	b.n	800af9e <__sfputs_r+0x22>
 800af8e:	7821      	ldrb	r1, [r4, #0]
 800af90:	003a      	movs	r2, r7
 800af92:	0030      	movs	r0, r6
 800af94:	f7ff ffdd 	bl	800af52 <__sfputc_r>
 800af98:	3401      	adds	r4, #1
 800af9a:	1c43      	adds	r3, r0, #1
 800af9c:	d1f3      	bne.n	800af86 <__sfputs_r+0xa>
 800af9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800afa0 <_vfiprintf_r>:
 800afa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afa2:	b0a1      	sub	sp, #132	@ 0x84
 800afa4:	000f      	movs	r7, r1
 800afa6:	0015      	movs	r5, r2
 800afa8:	001e      	movs	r6, r3
 800afaa:	9003      	str	r0, [sp, #12]
 800afac:	2800      	cmp	r0, #0
 800afae:	d004      	beq.n	800afba <_vfiprintf_r+0x1a>
 800afb0:	6a03      	ldr	r3, [r0, #32]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d101      	bne.n	800afba <_vfiprintf_r+0x1a>
 800afb6:	f7fd ff59 	bl	8008e6c <__sinit>
 800afba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afbc:	07db      	lsls	r3, r3, #31
 800afbe:	d405      	bmi.n	800afcc <_vfiprintf_r+0x2c>
 800afc0:	89bb      	ldrh	r3, [r7, #12]
 800afc2:	059b      	lsls	r3, r3, #22
 800afc4:	d402      	bmi.n	800afcc <_vfiprintf_r+0x2c>
 800afc6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800afc8:	f7fe f877 	bl	80090ba <__retarget_lock_acquire_recursive>
 800afcc:	89bb      	ldrh	r3, [r7, #12]
 800afce:	071b      	lsls	r3, r3, #28
 800afd0:	d502      	bpl.n	800afd8 <_vfiprintf_r+0x38>
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d113      	bne.n	800b000 <_vfiprintf_r+0x60>
 800afd8:	0039      	movs	r1, r7
 800afda:	9803      	ldr	r0, [sp, #12]
 800afdc:	f7ff fde4 	bl	800aba8 <__swsetup_r>
 800afe0:	2800      	cmp	r0, #0
 800afe2:	d00d      	beq.n	800b000 <_vfiprintf_r+0x60>
 800afe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afe6:	07db      	lsls	r3, r3, #31
 800afe8:	d503      	bpl.n	800aff2 <_vfiprintf_r+0x52>
 800afea:	2001      	movs	r0, #1
 800afec:	4240      	negs	r0, r0
 800afee:	b021      	add	sp, #132	@ 0x84
 800aff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aff2:	89bb      	ldrh	r3, [r7, #12]
 800aff4:	059b      	lsls	r3, r3, #22
 800aff6:	d4f8      	bmi.n	800afea <_vfiprintf_r+0x4a>
 800aff8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800affa:	f7fe f85f 	bl	80090bc <__retarget_lock_release_recursive>
 800affe:	e7f4      	b.n	800afea <_vfiprintf_r+0x4a>
 800b000:	2300      	movs	r3, #0
 800b002:	ac08      	add	r4, sp, #32
 800b004:	6163      	str	r3, [r4, #20]
 800b006:	3320      	adds	r3, #32
 800b008:	7663      	strb	r3, [r4, #25]
 800b00a:	3310      	adds	r3, #16
 800b00c:	76a3      	strb	r3, [r4, #26]
 800b00e:	9607      	str	r6, [sp, #28]
 800b010:	002e      	movs	r6, r5
 800b012:	7833      	ldrb	r3, [r6, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d001      	beq.n	800b01c <_vfiprintf_r+0x7c>
 800b018:	2b25      	cmp	r3, #37	@ 0x25
 800b01a:	d148      	bne.n	800b0ae <_vfiprintf_r+0x10e>
 800b01c:	1b73      	subs	r3, r6, r5
 800b01e:	9305      	str	r3, [sp, #20]
 800b020:	42ae      	cmp	r6, r5
 800b022:	d00b      	beq.n	800b03c <_vfiprintf_r+0x9c>
 800b024:	002a      	movs	r2, r5
 800b026:	0039      	movs	r1, r7
 800b028:	9803      	ldr	r0, [sp, #12]
 800b02a:	f7ff ffa7 	bl	800af7c <__sfputs_r>
 800b02e:	3001      	adds	r0, #1
 800b030:	d100      	bne.n	800b034 <_vfiprintf_r+0x94>
 800b032:	e0ae      	b.n	800b192 <_vfiprintf_r+0x1f2>
 800b034:	6963      	ldr	r3, [r4, #20]
 800b036:	9a05      	ldr	r2, [sp, #20]
 800b038:	189b      	adds	r3, r3, r2
 800b03a:	6163      	str	r3, [r4, #20]
 800b03c:	7833      	ldrb	r3, [r6, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d100      	bne.n	800b044 <_vfiprintf_r+0xa4>
 800b042:	e0a6      	b.n	800b192 <_vfiprintf_r+0x1f2>
 800b044:	2201      	movs	r2, #1
 800b046:	2300      	movs	r3, #0
 800b048:	4252      	negs	r2, r2
 800b04a:	6062      	str	r2, [r4, #4]
 800b04c:	a904      	add	r1, sp, #16
 800b04e:	3254      	adds	r2, #84	@ 0x54
 800b050:	1852      	adds	r2, r2, r1
 800b052:	1c75      	adds	r5, r6, #1
 800b054:	6023      	str	r3, [r4, #0]
 800b056:	60e3      	str	r3, [r4, #12]
 800b058:	60a3      	str	r3, [r4, #8]
 800b05a:	7013      	strb	r3, [r2, #0]
 800b05c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b05e:	4b59      	ldr	r3, [pc, #356]	@ (800b1c4 <_vfiprintf_r+0x224>)
 800b060:	2205      	movs	r2, #5
 800b062:	0018      	movs	r0, r3
 800b064:	7829      	ldrb	r1, [r5, #0]
 800b066:	9305      	str	r3, [sp, #20]
 800b068:	f7fe f829 	bl	80090be <memchr>
 800b06c:	1c6e      	adds	r6, r5, #1
 800b06e:	2800      	cmp	r0, #0
 800b070:	d11f      	bne.n	800b0b2 <_vfiprintf_r+0x112>
 800b072:	6822      	ldr	r2, [r4, #0]
 800b074:	06d3      	lsls	r3, r2, #27
 800b076:	d504      	bpl.n	800b082 <_vfiprintf_r+0xe2>
 800b078:	2353      	movs	r3, #83	@ 0x53
 800b07a:	a904      	add	r1, sp, #16
 800b07c:	185b      	adds	r3, r3, r1
 800b07e:	2120      	movs	r1, #32
 800b080:	7019      	strb	r1, [r3, #0]
 800b082:	0713      	lsls	r3, r2, #28
 800b084:	d504      	bpl.n	800b090 <_vfiprintf_r+0xf0>
 800b086:	2353      	movs	r3, #83	@ 0x53
 800b088:	a904      	add	r1, sp, #16
 800b08a:	185b      	adds	r3, r3, r1
 800b08c:	212b      	movs	r1, #43	@ 0x2b
 800b08e:	7019      	strb	r1, [r3, #0]
 800b090:	782b      	ldrb	r3, [r5, #0]
 800b092:	2b2a      	cmp	r3, #42	@ 0x2a
 800b094:	d016      	beq.n	800b0c4 <_vfiprintf_r+0x124>
 800b096:	002e      	movs	r6, r5
 800b098:	2100      	movs	r1, #0
 800b09a:	200a      	movs	r0, #10
 800b09c:	68e3      	ldr	r3, [r4, #12]
 800b09e:	7832      	ldrb	r2, [r6, #0]
 800b0a0:	1c75      	adds	r5, r6, #1
 800b0a2:	3a30      	subs	r2, #48	@ 0x30
 800b0a4:	2a09      	cmp	r2, #9
 800b0a6:	d950      	bls.n	800b14a <_vfiprintf_r+0x1aa>
 800b0a8:	2900      	cmp	r1, #0
 800b0aa:	d111      	bne.n	800b0d0 <_vfiprintf_r+0x130>
 800b0ac:	e017      	b.n	800b0de <_vfiprintf_r+0x13e>
 800b0ae:	3601      	adds	r6, #1
 800b0b0:	e7af      	b.n	800b012 <_vfiprintf_r+0x72>
 800b0b2:	9b05      	ldr	r3, [sp, #20]
 800b0b4:	6822      	ldr	r2, [r4, #0]
 800b0b6:	1ac0      	subs	r0, r0, r3
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	4083      	lsls	r3, r0
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	0035      	movs	r5, r6
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	e7cc      	b.n	800b05e <_vfiprintf_r+0xbe>
 800b0c4:	9b07      	ldr	r3, [sp, #28]
 800b0c6:	1d19      	adds	r1, r3, #4
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	9107      	str	r1, [sp, #28]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	db01      	blt.n	800b0d4 <_vfiprintf_r+0x134>
 800b0d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0d2:	e004      	b.n	800b0de <_vfiprintf_r+0x13e>
 800b0d4:	425b      	negs	r3, r3
 800b0d6:	60e3      	str	r3, [r4, #12]
 800b0d8:	2302      	movs	r3, #2
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	6023      	str	r3, [r4, #0]
 800b0de:	7833      	ldrb	r3, [r6, #0]
 800b0e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0e2:	d10c      	bne.n	800b0fe <_vfiprintf_r+0x15e>
 800b0e4:	7873      	ldrb	r3, [r6, #1]
 800b0e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0e8:	d134      	bne.n	800b154 <_vfiprintf_r+0x1b4>
 800b0ea:	9b07      	ldr	r3, [sp, #28]
 800b0ec:	3602      	adds	r6, #2
 800b0ee:	1d1a      	adds	r2, r3, #4
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	9207      	str	r2, [sp, #28]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	da01      	bge.n	800b0fc <_vfiprintf_r+0x15c>
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	425b      	negs	r3, r3
 800b0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0fe:	4d32      	ldr	r5, [pc, #200]	@ (800b1c8 <_vfiprintf_r+0x228>)
 800b100:	2203      	movs	r2, #3
 800b102:	0028      	movs	r0, r5
 800b104:	7831      	ldrb	r1, [r6, #0]
 800b106:	f7fd ffda 	bl	80090be <memchr>
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d006      	beq.n	800b11c <_vfiprintf_r+0x17c>
 800b10e:	2340      	movs	r3, #64	@ 0x40
 800b110:	1b40      	subs	r0, r0, r5
 800b112:	4083      	lsls	r3, r0
 800b114:	6822      	ldr	r2, [r4, #0]
 800b116:	3601      	adds	r6, #1
 800b118:	4313      	orrs	r3, r2
 800b11a:	6023      	str	r3, [r4, #0]
 800b11c:	7831      	ldrb	r1, [r6, #0]
 800b11e:	2206      	movs	r2, #6
 800b120:	482a      	ldr	r0, [pc, #168]	@ (800b1cc <_vfiprintf_r+0x22c>)
 800b122:	1c75      	adds	r5, r6, #1
 800b124:	7621      	strb	r1, [r4, #24]
 800b126:	f7fd ffca 	bl	80090be <memchr>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d040      	beq.n	800b1b0 <_vfiprintf_r+0x210>
 800b12e:	4b28      	ldr	r3, [pc, #160]	@ (800b1d0 <_vfiprintf_r+0x230>)
 800b130:	2b00      	cmp	r3, #0
 800b132:	d122      	bne.n	800b17a <_vfiprintf_r+0x1da>
 800b134:	2207      	movs	r2, #7
 800b136:	9b07      	ldr	r3, [sp, #28]
 800b138:	3307      	adds	r3, #7
 800b13a:	4393      	bics	r3, r2
 800b13c:	3308      	adds	r3, #8
 800b13e:	9307      	str	r3, [sp, #28]
 800b140:	6963      	ldr	r3, [r4, #20]
 800b142:	9a04      	ldr	r2, [sp, #16]
 800b144:	189b      	adds	r3, r3, r2
 800b146:	6163      	str	r3, [r4, #20]
 800b148:	e762      	b.n	800b010 <_vfiprintf_r+0x70>
 800b14a:	4343      	muls	r3, r0
 800b14c:	002e      	movs	r6, r5
 800b14e:	2101      	movs	r1, #1
 800b150:	189b      	adds	r3, r3, r2
 800b152:	e7a4      	b.n	800b09e <_vfiprintf_r+0xfe>
 800b154:	2300      	movs	r3, #0
 800b156:	200a      	movs	r0, #10
 800b158:	0019      	movs	r1, r3
 800b15a:	3601      	adds	r6, #1
 800b15c:	6063      	str	r3, [r4, #4]
 800b15e:	7832      	ldrb	r2, [r6, #0]
 800b160:	1c75      	adds	r5, r6, #1
 800b162:	3a30      	subs	r2, #48	@ 0x30
 800b164:	2a09      	cmp	r2, #9
 800b166:	d903      	bls.n	800b170 <_vfiprintf_r+0x1d0>
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d0c8      	beq.n	800b0fe <_vfiprintf_r+0x15e>
 800b16c:	9109      	str	r1, [sp, #36]	@ 0x24
 800b16e:	e7c6      	b.n	800b0fe <_vfiprintf_r+0x15e>
 800b170:	4341      	muls	r1, r0
 800b172:	002e      	movs	r6, r5
 800b174:	2301      	movs	r3, #1
 800b176:	1889      	adds	r1, r1, r2
 800b178:	e7f1      	b.n	800b15e <_vfiprintf_r+0x1be>
 800b17a:	aa07      	add	r2, sp, #28
 800b17c:	9200      	str	r2, [sp, #0]
 800b17e:	0021      	movs	r1, r4
 800b180:	003a      	movs	r2, r7
 800b182:	4b14      	ldr	r3, [pc, #80]	@ (800b1d4 <_vfiprintf_r+0x234>)
 800b184:	9803      	ldr	r0, [sp, #12]
 800b186:	f7fd fa27 	bl	80085d8 <_printf_float>
 800b18a:	9004      	str	r0, [sp, #16]
 800b18c:	9b04      	ldr	r3, [sp, #16]
 800b18e:	3301      	adds	r3, #1
 800b190:	d1d6      	bne.n	800b140 <_vfiprintf_r+0x1a0>
 800b192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b194:	07db      	lsls	r3, r3, #31
 800b196:	d405      	bmi.n	800b1a4 <_vfiprintf_r+0x204>
 800b198:	89bb      	ldrh	r3, [r7, #12]
 800b19a:	059b      	lsls	r3, r3, #22
 800b19c:	d402      	bmi.n	800b1a4 <_vfiprintf_r+0x204>
 800b19e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b1a0:	f7fd ff8c 	bl	80090bc <__retarget_lock_release_recursive>
 800b1a4:	89bb      	ldrh	r3, [r7, #12]
 800b1a6:	065b      	lsls	r3, r3, #25
 800b1a8:	d500      	bpl.n	800b1ac <_vfiprintf_r+0x20c>
 800b1aa:	e71e      	b.n	800afea <_vfiprintf_r+0x4a>
 800b1ac:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b1ae:	e71e      	b.n	800afee <_vfiprintf_r+0x4e>
 800b1b0:	aa07      	add	r2, sp, #28
 800b1b2:	9200      	str	r2, [sp, #0]
 800b1b4:	0021      	movs	r1, r4
 800b1b6:	003a      	movs	r2, r7
 800b1b8:	4b06      	ldr	r3, [pc, #24]	@ (800b1d4 <_vfiprintf_r+0x234>)
 800b1ba:	9803      	ldr	r0, [sp, #12]
 800b1bc:	f7fd fcba 	bl	8008b34 <_printf_i>
 800b1c0:	e7e3      	b.n	800b18a <_vfiprintf_r+0x1ea>
 800b1c2:	46c0      	nop			@ (mov r8, r8)
 800b1c4:	0800cd82 	.word	0x0800cd82
 800b1c8:	0800cd88 	.word	0x0800cd88
 800b1cc:	0800cd8c 	.word	0x0800cd8c
 800b1d0:	080085d9 	.word	0x080085d9
 800b1d4:	0800af7d 	.word	0x0800af7d

0800b1d8 <_raise_r>:
 800b1d8:	b570      	push	{r4, r5, r6, lr}
 800b1da:	0004      	movs	r4, r0
 800b1dc:	000d      	movs	r5, r1
 800b1de:	291f      	cmp	r1, #31
 800b1e0:	d904      	bls.n	800b1ec <_raise_r+0x14>
 800b1e2:	2316      	movs	r3, #22
 800b1e4:	6003      	str	r3, [r0, #0]
 800b1e6:	2001      	movs	r0, #1
 800b1e8:	4240      	negs	r0, r0
 800b1ea:	bd70      	pop	{r4, r5, r6, pc}
 800b1ec:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d004      	beq.n	800b1fc <_raise_r+0x24>
 800b1f2:	008a      	lsls	r2, r1, #2
 800b1f4:	189b      	adds	r3, r3, r2
 800b1f6:	681a      	ldr	r2, [r3, #0]
 800b1f8:	2a00      	cmp	r2, #0
 800b1fa:	d108      	bne.n	800b20e <_raise_r+0x36>
 800b1fc:	0020      	movs	r0, r4
 800b1fe:	f000 f831 	bl	800b264 <_getpid_r>
 800b202:	002a      	movs	r2, r5
 800b204:	0001      	movs	r1, r0
 800b206:	0020      	movs	r0, r4
 800b208:	f000 f81a 	bl	800b240 <_kill_r>
 800b20c:	e7ed      	b.n	800b1ea <_raise_r+0x12>
 800b20e:	2a01      	cmp	r2, #1
 800b210:	d009      	beq.n	800b226 <_raise_r+0x4e>
 800b212:	1c51      	adds	r1, r2, #1
 800b214:	d103      	bne.n	800b21e <_raise_r+0x46>
 800b216:	2316      	movs	r3, #22
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	2001      	movs	r0, #1
 800b21c:	e7e5      	b.n	800b1ea <_raise_r+0x12>
 800b21e:	2100      	movs	r1, #0
 800b220:	0028      	movs	r0, r5
 800b222:	6019      	str	r1, [r3, #0]
 800b224:	4790      	blx	r2
 800b226:	2000      	movs	r0, #0
 800b228:	e7df      	b.n	800b1ea <_raise_r+0x12>
	...

0800b22c <raise>:
 800b22c:	b510      	push	{r4, lr}
 800b22e:	4b03      	ldr	r3, [pc, #12]	@ (800b23c <raise+0x10>)
 800b230:	0001      	movs	r1, r0
 800b232:	6818      	ldr	r0, [r3, #0]
 800b234:	f7ff ffd0 	bl	800b1d8 <_raise_r>
 800b238:	bd10      	pop	{r4, pc}
 800b23a:	46c0      	nop			@ (mov r8, r8)
 800b23c:	2000001c 	.word	0x2000001c

0800b240 <_kill_r>:
 800b240:	2300      	movs	r3, #0
 800b242:	b570      	push	{r4, r5, r6, lr}
 800b244:	4d06      	ldr	r5, [pc, #24]	@ (800b260 <_kill_r+0x20>)
 800b246:	0004      	movs	r4, r0
 800b248:	0008      	movs	r0, r1
 800b24a:	0011      	movs	r1, r2
 800b24c:	602b      	str	r3, [r5, #0]
 800b24e:	f7f8 fedd 	bl	800400c <_kill>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	d103      	bne.n	800b25e <_kill_r+0x1e>
 800b256:	682b      	ldr	r3, [r5, #0]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d000      	beq.n	800b25e <_kill_r+0x1e>
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	bd70      	pop	{r4, r5, r6, pc}
 800b260:	20000d9c 	.word	0x20000d9c

0800b264 <_getpid_r>:
 800b264:	b510      	push	{r4, lr}
 800b266:	f7f8 fecb 	bl	8004000 <_getpid>
 800b26a:	bd10      	pop	{r4, pc}

0800b26c <sin>:
 800b26c:	b530      	push	{r4, r5, lr}
 800b26e:	4a1f      	ldr	r2, [pc, #124]	@ (800b2ec <sin+0x80>)
 800b270:	004b      	lsls	r3, r1, #1
 800b272:	b087      	sub	sp, #28
 800b274:	085b      	lsrs	r3, r3, #1
 800b276:	4293      	cmp	r3, r2
 800b278:	d806      	bhi.n	800b288 <sin+0x1c>
 800b27a:	2300      	movs	r3, #0
 800b27c:	2200      	movs	r2, #0
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	2300      	movs	r3, #0
 800b282:	f000 f8f7 	bl	800b474 <__kernel_sin>
 800b286:	e006      	b.n	800b296 <sin+0x2a>
 800b288:	4a19      	ldr	r2, [pc, #100]	@ (800b2f0 <sin+0x84>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d905      	bls.n	800b29a <sin+0x2e>
 800b28e:	0002      	movs	r2, r0
 800b290:	000b      	movs	r3, r1
 800b292:	f7f7 fb41 	bl	8002918 <__aeabi_dsub>
 800b296:	b007      	add	sp, #28
 800b298:	bd30      	pop	{r4, r5, pc}
 800b29a:	aa02      	add	r2, sp, #8
 800b29c:	f000 f996 	bl	800b5cc <__ieee754_rem_pio2>
 800b2a0:	9c04      	ldr	r4, [sp, #16]
 800b2a2:	9d05      	ldr	r5, [sp, #20]
 800b2a4:	2303      	movs	r3, #3
 800b2a6:	4003      	ands	r3, r0
 800b2a8:	9802      	ldr	r0, [sp, #8]
 800b2aa:	9903      	ldr	r1, [sp, #12]
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d008      	beq.n	800b2c2 <sin+0x56>
 800b2b0:	2b02      	cmp	r3, #2
 800b2b2:	d00b      	beq.n	800b2cc <sin+0x60>
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d113      	bne.n	800b2e0 <sin+0x74>
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	0022      	movs	r2, r4
 800b2be:	002b      	movs	r3, r5
 800b2c0:	e7df      	b.n	800b282 <sin+0x16>
 800b2c2:	0022      	movs	r2, r4
 800b2c4:	002b      	movs	r3, r5
 800b2c6:	f000 f815 	bl	800b2f4 <__kernel_cos>
 800b2ca:	e7e4      	b.n	800b296 <sin+0x2a>
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	0022      	movs	r2, r4
 800b2d0:	9300      	str	r3, [sp, #0]
 800b2d2:	002b      	movs	r3, r5
 800b2d4:	f000 f8ce 	bl	800b474 <__kernel_sin>
 800b2d8:	2380      	movs	r3, #128	@ 0x80
 800b2da:	061b      	lsls	r3, r3, #24
 800b2dc:	18c9      	adds	r1, r1, r3
 800b2de:	e7da      	b.n	800b296 <sin+0x2a>
 800b2e0:	0022      	movs	r2, r4
 800b2e2:	002b      	movs	r3, r5
 800b2e4:	f000 f806 	bl	800b2f4 <__kernel_cos>
 800b2e8:	e7f6      	b.n	800b2d8 <sin+0x6c>
 800b2ea:	46c0      	nop			@ (mov r8, r8)
 800b2ec:	3fe921fb 	.word	0x3fe921fb
 800b2f0:	7fefffff 	.word	0x7fefffff

0800b2f4 <__kernel_cos>:
 800b2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2f6:	b087      	sub	sp, #28
 800b2f8:	9204      	str	r2, [sp, #16]
 800b2fa:	9305      	str	r3, [sp, #20]
 800b2fc:	004b      	lsls	r3, r1, #1
 800b2fe:	085b      	lsrs	r3, r3, #1
 800b300:	9301      	str	r3, [sp, #4]
 800b302:	23f9      	movs	r3, #249	@ 0xf9
 800b304:	9a01      	ldr	r2, [sp, #4]
 800b306:	0004      	movs	r4, r0
 800b308:	000d      	movs	r5, r1
 800b30a:	059b      	lsls	r3, r3, #22
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d204      	bcs.n	800b31a <__kernel_cos+0x26>
 800b310:	f7f7 ff2e 	bl	8003170 <__aeabi_d2iz>
 800b314:	2800      	cmp	r0, #0
 800b316:	d100      	bne.n	800b31a <__kernel_cos+0x26>
 800b318:	e084      	b.n	800b424 <__kernel_cos+0x130>
 800b31a:	0022      	movs	r2, r4
 800b31c:	002b      	movs	r3, r5
 800b31e:	0020      	movs	r0, r4
 800b320:	0029      	movs	r1, r5
 800b322:	f7f7 f813 	bl	800234c <__aeabi_dmul>
 800b326:	2200      	movs	r2, #0
 800b328:	4b40      	ldr	r3, [pc, #256]	@ (800b42c <__kernel_cos+0x138>)
 800b32a:	0006      	movs	r6, r0
 800b32c:	000f      	movs	r7, r1
 800b32e:	f7f7 f80d 	bl	800234c <__aeabi_dmul>
 800b332:	4a3f      	ldr	r2, [pc, #252]	@ (800b430 <__kernel_cos+0x13c>)
 800b334:	9002      	str	r0, [sp, #8]
 800b336:	9103      	str	r1, [sp, #12]
 800b338:	4b3e      	ldr	r3, [pc, #248]	@ (800b434 <__kernel_cos+0x140>)
 800b33a:	0030      	movs	r0, r6
 800b33c:	0039      	movs	r1, r7
 800b33e:	f7f7 f805 	bl	800234c <__aeabi_dmul>
 800b342:	4a3d      	ldr	r2, [pc, #244]	@ (800b438 <__kernel_cos+0x144>)
 800b344:	4b3d      	ldr	r3, [pc, #244]	@ (800b43c <__kernel_cos+0x148>)
 800b346:	f7f6 f801 	bl	800134c <__aeabi_dadd>
 800b34a:	0032      	movs	r2, r6
 800b34c:	003b      	movs	r3, r7
 800b34e:	f7f6 fffd 	bl	800234c <__aeabi_dmul>
 800b352:	4a3b      	ldr	r2, [pc, #236]	@ (800b440 <__kernel_cos+0x14c>)
 800b354:	4b3b      	ldr	r3, [pc, #236]	@ (800b444 <__kernel_cos+0x150>)
 800b356:	f7f7 fadf 	bl	8002918 <__aeabi_dsub>
 800b35a:	0032      	movs	r2, r6
 800b35c:	003b      	movs	r3, r7
 800b35e:	f7f6 fff5 	bl	800234c <__aeabi_dmul>
 800b362:	4a39      	ldr	r2, [pc, #228]	@ (800b448 <__kernel_cos+0x154>)
 800b364:	4b39      	ldr	r3, [pc, #228]	@ (800b44c <__kernel_cos+0x158>)
 800b366:	f7f5 fff1 	bl	800134c <__aeabi_dadd>
 800b36a:	0032      	movs	r2, r6
 800b36c:	003b      	movs	r3, r7
 800b36e:	f7f6 ffed 	bl	800234c <__aeabi_dmul>
 800b372:	4a37      	ldr	r2, [pc, #220]	@ (800b450 <__kernel_cos+0x15c>)
 800b374:	4b37      	ldr	r3, [pc, #220]	@ (800b454 <__kernel_cos+0x160>)
 800b376:	f7f7 facf 	bl	8002918 <__aeabi_dsub>
 800b37a:	0032      	movs	r2, r6
 800b37c:	003b      	movs	r3, r7
 800b37e:	f7f6 ffe5 	bl	800234c <__aeabi_dmul>
 800b382:	4a35      	ldr	r2, [pc, #212]	@ (800b458 <__kernel_cos+0x164>)
 800b384:	4b35      	ldr	r3, [pc, #212]	@ (800b45c <__kernel_cos+0x168>)
 800b386:	f7f5 ffe1 	bl	800134c <__aeabi_dadd>
 800b38a:	0032      	movs	r2, r6
 800b38c:	003b      	movs	r3, r7
 800b38e:	f7f6 ffdd 	bl	800234c <__aeabi_dmul>
 800b392:	0032      	movs	r2, r6
 800b394:	003b      	movs	r3, r7
 800b396:	f7f6 ffd9 	bl	800234c <__aeabi_dmul>
 800b39a:	9a04      	ldr	r2, [sp, #16]
 800b39c:	9b05      	ldr	r3, [sp, #20]
 800b39e:	0006      	movs	r6, r0
 800b3a0:	000f      	movs	r7, r1
 800b3a2:	0020      	movs	r0, r4
 800b3a4:	0029      	movs	r1, r5
 800b3a6:	f7f6 ffd1 	bl	800234c <__aeabi_dmul>
 800b3aa:	0002      	movs	r2, r0
 800b3ac:	000b      	movs	r3, r1
 800b3ae:	0030      	movs	r0, r6
 800b3b0:	0039      	movs	r1, r7
 800b3b2:	f7f7 fab1 	bl	8002918 <__aeabi_dsub>
 800b3b6:	4b2a      	ldr	r3, [pc, #168]	@ (800b460 <__kernel_cos+0x16c>)
 800b3b8:	9a01      	ldr	r2, [sp, #4]
 800b3ba:	9004      	str	r0, [sp, #16]
 800b3bc:	9105      	str	r1, [sp, #20]
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d80d      	bhi.n	800b3de <__kernel_cos+0xea>
 800b3c2:	0002      	movs	r2, r0
 800b3c4:	000b      	movs	r3, r1
 800b3c6:	9802      	ldr	r0, [sp, #8]
 800b3c8:	9903      	ldr	r1, [sp, #12]
 800b3ca:	f7f7 faa5 	bl	8002918 <__aeabi_dsub>
 800b3ce:	0002      	movs	r2, r0
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	000b      	movs	r3, r1
 800b3d4:	4923      	ldr	r1, [pc, #140]	@ (800b464 <__kernel_cos+0x170>)
 800b3d6:	f7f7 fa9f 	bl	8002918 <__aeabi_dsub>
 800b3da:	b007      	add	sp, #28
 800b3dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3de:	4b22      	ldr	r3, [pc, #136]	@ (800b468 <__kernel_cos+0x174>)
 800b3e0:	9a01      	ldr	r2, [sp, #4]
 800b3e2:	2600      	movs	r6, #0
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d81b      	bhi.n	800b420 <__kernel_cos+0x12c>
 800b3e8:	0013      	movs	r3, r2
 800b3ea:	4a20      	ldr	r2, [pc, #128]	@ (800b46c <__kernel_cos+0x178>)
 800b3ec:	4694      	mov	ip, r2
 800b3ee:	4463      	add	r3, ip
 800b3f0:	001f      	movs	r7, r3
 800b3f2:	0032      	movs	r2, r6
 800b3f4:	003b      	movs	r3, r7
 800b3f6:	2000      	movs	r0, #0
 800b3f8:	491a      	ldr	r1, [pc, #104]	@ (800b464 <__kernel_cos+0x170>)
 800b3fa:	f7f7 fa8d 	bl	8002918 <__aeabi_dsub>
 800b3fe:	0032      	movs	r2, r6
 800b400:	0004      	movs	r4, r0
 800b402:	000d      	movs	r5, r1
 800b404:	9802      	ldr	r0, [sp, #8]
 800b406:	9903      	ldr	r1, [sp, #12]
 800b408:	003b      	movs	r3, r7
 800b40a:	f7f7 fa85 	bl	8002918 <__aeabi_dsub>
 800b40e:	9a04      	ldr	r2, [sp, #16]
 800b410:	9b05      	ldr	r3, [sp, #20]
 800b412:	f7f7 fa81 	bl	8002918 <__aeabi_dsub>
 800b416:	0002      	movs	r2, r0
 800b418:	000b      	movs	r3, r1
 800b41a:	0020      	movs	r0, r4
 800b41c:	0029      	movs	r1, r5
 800b41e:	e7da      	b.n	800b3d6 <__kernel_cos+0xe2>
 800b420:	4f13      	ldr	r7, [pc, #76]	@ (800b470 <__kernel_cos+0x17c>)
 800b422:	e7e6      	b.n	800b3f2 <__kernel_cos+0xfe>
 800b424:	2000      	movs	r0, #0
 800b426:	490f      	ldr	r1, [pc, #60]	@ (800b464 <__kernel_cos+0x170>)
 800b428:	e7d7      	b.n	800b3da <__kernel_cos+0xe6>
 800b42a:	46c0      	nop			@ (mov r8, r8)
 800b42c:	3fe00000 	.word	0x3fe00000
 800b430:	be8838d4 	.word	0xbe8838d4
 800b434:	bda8fae9 	.word	0xbda8fae9
 800b438:	bdb4b1c4 	.word	0xbdb4b1c4
 800b43c:	3e21ee9e 	.word	0x3e21ee9e
 800b440:	809c52ad 	.word	0x809c52ad
 800b444:	3e927e4f 	.word	0x3e927e4f
 800b448:	19cb1590 	.word	0x19cb1590
 800b44c:	3efa01a0 	.word	0x3efa01a0
 800b450:	16c15177 	.word	0x16c15177
 800b454:	3f56c16c 	.word	0x3f56c16c
 800b458:	5555554c 	.word	0x5555554c
 800b45c:	3fa55555 	.word	0x3fa55555
 800b460:	3fd33332 	.word	0x3fd33332
 800b464:	3ff00000 	.word	0x3ff00000
 800b468:	3fe90000 	.word	0x3fe90000
 800b46c:	ffe00000 	.word	0xffe00000
 800b470:	3fd20000 	.word	0x3fd20000

0800b474 <__kernel_sin>:
 800b474:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b476:	b089      	sub	sp, #36	@ 0x24
 800b478:	9202      	str	r2, [sp, #8]
 800b47a:	9303      	str	r3, [sp, #12]
 800b47c:	22f9      	movs	r2, #249	@ 0xf9
 800b47e:	004b      	lsls	r3, r1, #1
 800b480:	0006      	movs	r6, r0
 800b482:	000f      	movs	r7, r1
 800b484:	085b      	lsrs	r3, r3, #1
 800b486:	0592      	lsls	r2, r2, #22
 800b488:	4293      	cmp	r3, r2
 800b48a:	d203      	bcs.n	800b494 <__kernel_sin+0x20>
 800b48c:	f7f7 fe70 	bl	8003170 <__aeabi_d2iz>
 800b490:	2800      	cmp	r0, #0
 800b492:	d04c      	beq.n	800b52e <__kernel_sin+0xba>
 800b494:	0032      	movs	r2, r6
 800b496:	003b      	movs	r3, r7
 800b498:	0030      	movs	r0, r6
 800b49a:	0039      	movs	r1, r7
 800b49c:	f7f6 ff56 	bl	800234c <__aeabi_dmul>
 800b4a0:	0004      	movs	r4, r0
 800b4a2:	000d      	movs	r5, r1
 800b4a4:	0002      	movs	r2, r0
 800b4a6:	000b      	movs	r3, r1
 800b4a8:	0030      	movs	r0, r6
 800b4aa:	0039      	movs	r1, r7
 800b4ac:	f7f6 ff4e 	bl	800234c <__aeabi_dmul>
 800b4b0:	4a39      	ldr	r2, [pc, #228]	@ (800b598 <__kernel_sin+0x124>)
 800b4b2:	9000      	str	r0, [sp, #0]
 800b4b4:	9101      	str	r1, [sp, #4]
 800b4b6:	4b39      	ldr	r3, [pc, #228]	@ (800b59c <__kernel_sin+0x128>)
 800b4b8:	0020      	movs	r0, r4
 800b4ba:	0029      	movs	r1, r5
 800b4bc:	f7f6 ff46 	bl	800234c <__aeabi_dmul>
 800b4c0:	4a37      	ldr	r2, [pc, #220]	@ (800b5a0 <__kernel_sin+0x12c>)
 800b4c2:	4b38      	ldr	r3, [pc, #224]	@ (800b5a4 <__kernel_sin+0x130>)
 800b4c4:	f7f7 fa28 	bl	8002918 <__aeabi_dsub>
 800b4c8:	0022      	movs	r2, r4
 800b4ca:	002b      	movs	r3, r5
 800b4cc:	f7f6 ff3e 	bl	800234c <__aeabi_dmul>
 800b4d0:	4a35      	ldr	r2, [pc, #212]	@ (800b5a8 <__kernel_sin+0x134>)
 800b4d2:	4b36      	ldr	r3, [pc, #216]	@ (800b5ac <__kernel_sin+0x138>)
 800b4d4:	f7f5 ff3a 	bl	800134c <__aeabi_dadd>
 800b4d8:	0022      	movs	r2, r4
 800b4da:	002b      	movs	r3, r5
 800b4dc:	f7f6 ff36 	bl	800234c <__aeabi_dmul>
 800b4e0:	4a33      	ldr	r2, [pc, #204]	@ (800b5b0 <__kernel_sin+0x13c>)
 800b4e2:	4b34      	ldr	r3, [pc, #208]	@ (800b5b4 <__kernel_sin+0x140>)
 800b4e4:	f7f7 fa18 	bl	8002918 <__aeabi_dsub>
 800b4e8:	0022      	movs	r2, r4
 800b4ea:	002b      	movs	r3, r5
 800b4ec:	f7f6 ff2e 	bl	800234c <__aeabi_dmul>
 800b4f0:	4b31      	ldr	r3, [pc, #196]	@ (800b5b8 <__kernel_sin+0x144>)
 800b4f2:	4a32      	ldr	r2, [pc, #200]	@ (800b5bc <__kernel_sin+0x148>)
 800b4f4:	f7f5 ff2a 	bl	800134c <__aeabi_dadd>
 800b4f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4fa:	9004      	str	r0, [sp, #16]
 800b4fc:	9105      	str	r1, [sp, #20]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d119      	bne.n	800b536 <__kernel_sin+0xc2>
 800b502:	0002      	movs	r2, r0
 800b504:	000b      	movs	r3, r1
 800b506:	0020      	movs	r0, r4
 800b508:	0029      	movs	r1, r5
 800b50a:	f7f6 ff1f 	bl	800234c <__aeabi_dmul>
 800b50e:	4a2c      	ldr	r2, [pc, #176]	@ (800b5c0 <__kernel_sin+0x14c>)
 800b510:	4b2c      	ldr	r3, [pc, #176]	@ (800b5c4 <__kernel_sin+0x150>)
 800b512:	f7f7 fa01 	bl	8002918 <__aeabi_dsub>
 800b516:	9a00      	ldr	r2, [sp, #0]
 800b518:	9b01      	ldr	r3, [sp, #4]
 800b51a:	f7f6 ff17 	bl	800234c <__aeabi_dmul>
 800b51e:	0002      	movs	r2, r0
 800b520:	000b      	movs	r3, r1
 800b522:	0030      	movs	r0, r6
 800b524:	0039      	movs	r1, r7
 800b526:	f7f5 ff11 	bl	800134c <__aeabi_dadd>
 800b52a:	0006      	movs	r6, r0
 800b52c:	000f      	movs	r7, r1
 800b52e:	0030      	movs	r0, r6
 800b530:	0039      	movs	r1, r7
 800b532:	b009      	add	sp, #36	@ 0x24
 800b534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b536:	2200      	movs	r2, #0
 800b538:	9802      	ldr	r0, [sp, #8]
 800b53a:	9903      	ldr	r1, [sp, #12]
 800b53c:	4b22      	ldr	r3, [pc, #136]	@ (800b5c8 <__kernel_sin+0x154>)
 800b53e:	f7f6 ff05 	bl	800234c <__aeabi_dmul>
 800b542:	9a04      	ldr	r2, [sp, #16]
 800b544:	9b05      	ldr	r3, [sp, #20]
 800b546:	9006      	str	r0, [sp, #24]
 800b548:	9107      	str	r1, [sp, #28]
 800b54a:	9800      	ldr	r0, [sp, #0]
 800b54c:	9901      	ldr	r1, [sp, #4]
 800b54e:	f7f6 fefd 	bl	800234c <__aeabi_dmul>
 800b552:	0002      	movs	r2, r0
 800b554:	000b      	movs	r3, r1
 800b556:	9806      	ldr	r0, [sp, #24]
 800b558:	9907      	ldr	r1, [sp, #28]
 800b55a:	f7f7 f9dd 	bl	8002918 <__aeabi_dsub>
 800b55e:	0022      	movs	r2, r4
 800b560:	002b      	movs	r3, r5
 800b562:	f7f6 fef3 	bl	800234c <__aeabi_dmul>
 800b566:	9a02      	ldr	r2, [sp, #8]
 800b568:	9b03      	ldr	r3, [sp, #12]
 800b56a:	f7f7 f9d5 	bl	8002918 <__aeabi_dsub>
 800b56e:	4a14      	ldr	r2, [pc, #80]	@ (800b5c0 <__kernel_sin+0x14c>)
 800b570:	0004      	movs	r4, r0
 800b572:	000d      	movs	r5, r1
 800b574:	9800      	ldr	r0, [sp, #0]
 800b576:	9901      	ldr	r1, [sp, #4]
 800b578:	4b12      	ldr	r3, [pc, #72]	@ (800b5c4 <__kernel_sin+0x150>)
 800b57a:	f7f6 fee7 	bl	800234c <__aeabi_dmul>
 800b57e:	0002      	movs	r2, r0
 800b580:	000b      	movs	r3, r1
 800b582:	0020      	movs	r0, r4
 800b584:	0029      	movs	r1, r5
 800b586:	f7f5 fee1 	bl	800134c <__aeabi_dadd>
 800b58a:	0002      	movs	r2, r0
 800b58c:	000b      	movs	r3, r1
 800b58e:	0030      	movs	r0, r6
 800b590:	0039      	movs	r1, r7
 800b592:	f7f7 f9c1 	bl	8002918 <__aeabi_dsub>
 800b596:	e7c8      	b.n	800b52a <__kernel_sin+0xb6>
 800b598:	5acfd57c 	.word	0x5acfd57c
 800b59c:	3de5d93a 	.word	0x3de5d93a
 800b5a0:	8a2b9ceb 	.word	0x8a2b9ceb
 800b5a4:	3e5ae5e6 	.word	0x3e5ae5e6
 800b5a8:	57b1fe7d 	.word	0x57b1fe7d
 800b5ac:	3ec71de3 	.word	0x3ec71de3
 800b5b0:	19c161d5 	.word	0x19c161d5
 800b5b4:	3f2a01a0 	.word	0x3f2a01a0
 800b5b8:	3f811111 	.word	0x3f811111
 800b5bc:	1110f8a6 	.word	0x1110f8a6
 800b5c0:	55555549 	.word	0x55555549
 800b5c4:	3fc55555 	.word	0x3fc55555
 800b5c8:	3fe00000 	.word	0x3fe00000

0800b5cc <__ieee754_rem_pio2>:
 800b5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5ce:	4baf      	ldr	r3, [pc, #700]	@ (800b88c <__ieee754_rem_pio2+0x2c0>)
 800b5d0:	b095      	sub	sp, #84	@ 0x54
 800b5d2:	004d      	lsls	r5, r1, #1
 800b5d4:	0017      	movs	r7, r2
 800b5d6:	910d      	str	r1, [sp, #52]	@ 0x34
 800b5d8:	086d      	lsrs	r5, r5, #1
 800b5da:	429d      	cmp	r5, r3
 800b5dc:	d807      	bhi.n	800b5ee <__ieee754_rem_pio2+0x22>
 800b5de:	6010      	str	r0, [r2, #0]
 800b5e0:	6051      	str	r1, [r2, #4]
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	60ba      	str	r2, [r7, #8]
 800b5e8:	60fb      	str	r3, [r7, #12]
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	e024      	b.n	800b638 <__ieee754_rem_pio2+0x6c>
 800b5ee:	4ba8      	ldr	r3, [pc, #672]	@ (800b890 <__ieee754_rem_pio2+0x2c4>)
 800b5f0:	429d      	cmp	r5, r3
 800b5f2:	d900      	bls.n	800b5f6 <__ieee754_rem_pio2+0x2a>
 800b5f4:	e072      	b.n	800b6dc <__ieee754_rem_pio2+0x110>
 800b5f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5f8:	4ca6      	ldr	r4, [pc, #664]	@ (800b894 <__ieee754_rem_pio2+0x2c8>)
 800b5fa:	4aa7      	ldr	r2, [pc, #668]	@ (800b898 <__ieee754_rem_pio2+0x2cc>)
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd37      	ble.n	800b670 <__ieee754_rem_pio2+0xa4>
 800b600:	4ba4      	ldr	r3, [pc, #656]	@ (800b894 <__ieee754_rem_pio2+0x2c8>)
 800b602:	f7f7 f989 	bl	8002918 <__aeabi_dsub>
 800b606:	9002      	str	r0, [sp, #8]
 800b608:	9103      	str	r1, [sp, #12]
 800b60a:	42a5      	cmp	r5, r4
 800b60c:	d018      	beq.n	800b640 <__ieee754_rem_pio2+0x74>
 800b60e:	4aa3      	ldr	r2, [pc, #652]	@ (800b89c <__ieee754_rem_pio2+0x2d0>)
 800b610:	4ba3      	ldr	r3, [pc, #652]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b612:	f7f7 f981 	bl	8002918 <__aeabi_dsub>
 800b616:	0002      	movs	r2, r0
 800b618:	000b      	movs	r3, r1
 800b61a:	0004      	movs	r4, r0
 800b61c:	000d      	movs	r5, r1
 800b61e:	9802      	ldr	r0, [sp, #8]
 800b620:	9903      	ldr	r1, [sp, #12]
 800b622:	f7f7 f979 	bl	8002918 <__aeabi_dsub>
 800b626:	4a9d      	ldr	r2, [pc, #628]	@ (800b89c <__ieee754_rem_pio2+0x2d0>)
 800b628:	4b9d      	ldr	r3, [pc, #628]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b62a:	f7f7 f975 	bl	8002918 <__aeabi_dsub>
 800b62e:	2301      	movs	r3, #1
 800b630:	603c      	str	r4, [r7, #0]
 800b632:	607d      	str	r5, [r7, #4]
 800b634:	60b8      	str	r0, [r7, #8]
 800b636:	60f9      	str	r1, [r7, #12]
 800b638:	9302      	str	r3, [sp, #8]
 800b63a:	9802      	ldr	r0, [sp, #8]
 800b63c:	b015      	add	sp, #84	@ 0x54
 800b63e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b640:	22d3      	movs	r2, #211	@ 0xd3
 800b642:	9802      	ldr	r0, [sp, #8]
 800b644:	9903      	ldr	r1, [sp, #12]
 800b646:	4b96      	ldr	r3, [pc, #600]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b648:	0552      	lsls	r2, r2, #21
 800b64a:	f7f7 f965 	bl	8002918 <__aeabi_dsub>
 800b64e:	4a95      	ldr	r2, [pc, #596]	@ (800b8a4 <__ieee754_rem_pio2+0x2d8>)
 800b650:	4b95      	ldr	r3, [pc, #596]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b652:	9002      	str	r0, [sp, #8]
 800b654:	9103      	str	r1, [sp, #12]
 800b656:	f7f7 f95f 	bl	8002918 <__aeabi_dsub>
 800b65a:	0002      	movs	r2, r0
 800b65c:	000b      	movs	r3, r1
 800b65e:	0004      	movs	r4, r0
 800b660:	000d      	movs	r5, r1
 800b662:	9802      	ldr	r0, [sp, #8]
 800b664:	9903      	ldr	r1, [sp, #12]
 800b666:	f7f7 f957 	bl	8002918 <__aeabi_dsub>
 800b66a:	4a8e      	ldr	r2, [pc, #568]	@ (800b8a4 <__ieee754_rem_pio2+0x2d8>)
 800b66c:	4b8e      	ldr	r3, [pc, #568]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b66e:	e7dc      	b.n	800b62a <__ieee754_rem_pio2+0x5e>
 800b670:	4b88      	ldr	r3, [pc, #544]	@ (800b894 <__ieee754_rem_pio2+0x2c8>)
 800b672:	f7f5 fe6b 	bl	800134c <__aeabi_dadd>
 800b676:	9002      	str	r0, [sp, #8]
 800b678:	9103      	str	r1, [sp, #12]
 800b67a:	42a5      	cmp	r5, r4
 800b67c:	d016      	beq.n	800b6ac <__ieee754_rem_pio2+0xe0>
 800b67e:	4a87      	ldr	r2, [pc, #540]	@ (800b89c <__ieee754_rem_pio2+0x2d0>)
 800b680:	4b87      	ldr	r3, [pc, #540]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b682:	f7f5 fe63 	bl	800134c <__aeabi_dadd>
 800b686:	0002      	movs	r2, r0
 800b688:	000b      	movs	r3, r1
 800b68a:	0004      	movs	r4, r0
 800b68c:	000d      	movs	r5, r1
 800b68e:	9802      	ldr	r0, [sp, #8]
 800b690:	9903      	ldr	r1, [sp, #12]
 800b692:	f7f7 f941 	bl	8002918 <__aeabi_dsub>
 800b696:	4a81      	ldr	r2, [pc, #516]	@ (800b89c <__ieee754_rem_pio2+0x2d0>)
 800b698:	4b81      	ldr	r3, [pc, #516]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b69a:	f7f5 fe57 	bl	800134c <__aeabi_dadd>
 800b69e:	2301      	movs	r3, #1
 800b6a0:	603c      	str	r4, [r7, #0]
 800b6a2:	607d      	str	r5, [r7, #4]
 800b6a4:	60b8      	str	r0, [r7, #8]
 800b6a6:	60f9      	str	r1, [r7, #12]
 800b6a8:	425b      	negs	r3, r3
 800b6aa:	e7c5      	b.n	800b638 <__ieee754_rem_pio2+0x6c>
 800b6ac:	22d3      	movs	r2, #211	@ 0xd3
 800b6ae:	9802      	ldr	r0, [sp, #8]
 800b6b0:	9903      	ldr	r1, [sp, #12]
 800b6b2:	4b7b      	ldr	r3, [pc, #492]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b6b4:	0552      	lsls	r2, r2, #21
 800b6b6:	f7f5 fe49 	bl	800134c <__aeabi_dadd>
 800b6ba:	4a7a      	ldr	r2, [pc, #488]	@ (800b8a4 <__ieee754_rem_pio2+0x2d8>)
 800b6bc:	4b7a      	ldr	r3, [pc, #488]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b6be:	9002      	str	r0, [sp, #8]
 800b6c0:	9103      	str	r1, [sp, #12]
 800b6c2:	f7f5 fe43 	bl	800134c <__aeabi_dadd>
 800b6c6:	0002      	movs	r2, r0
 800b6c8:	000b      	movs	r3, r1
 800b6ca:	0004      	movs	r4, r0
 800b6cc:	000d      	movs	r5, r1
 800b6ce:	9802      	ldr	r0, [sp, #8]
 800b6d0:	9903      	ldr	r1, [sp, #12]
 800b6d2:	f7f7 f921 	bl	8002918 <__aeabi_dsub>
 800b6d6:	4a73      	ldr	r2, [pc, #460]	@ (800b8a4 <__ieee754_rem_pio2+0x2d8>)
 800b6d8:	4b73      	ldr	r3, [pc, #460]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b6da:	e7de      	b.n	800b69a <__ieee754_rem_pio2+0xce>
 800b6dc:	4b73      	ldr	r3, [pc, #460]	@ (800b8ac <__ieee754_rem_pio2+0x2e0>)
 800b6de:	429d      	cmp	r5, r3
 800b6e0:	d900      	bls.n	800b6e4 <__ieee754_rem_pio2+0x118>
 800b6e2:	e0c6      	b.n	800b872 <__ieee754_rem_pio2+0x2a6>
 800b6e4:	f000 f94e 	bl	800b984 <fabs>
 800b6e8:	4a71      	ldr	r2, [pc, #452]	@ (800b8b0 <__ieee754_rem_pio2+0x2e4>)
 800b6ea:	4b72      	ldr	r3, [pc, #456]	@ (800b8b4 <__ieee754_rem_pio2+0x2e8>)
 800b6ec:	9004      	str	r0, [sp, #16]
 800b6ee:	9105      	str	r1, [sp, #20]
 800b6f0:	f7f6 fe2c 	bl	800234c <__aeabi_dmul>
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	4b70      	ldr	r3, [pc, #448]	@ (800b8b8 <__ieee754_rem_pio2+0x2ec>)
 800b6f8:	f7f5 fe28 	bl	800134c <__aeabi_dadd>
 800b6fc:	f7f7 fd38 	bl	8003170 <__aeabi_d2iz>
 800b700:	9002      	str	r0, [sp, #8]
 800b702:	f7f7 fd71 	bl	80031e8 <__aeabi_i2d>
 800b706:	4a64      	ldr	r2, [pc, #400]	@ (800b898 <__ieee754_rem_pio2+0x2cc>)
 800b708:	4b62      	ldr	r3, [pc, #392]	@ (800b894 <__ieee754_rem_pio2+0x2c8>)
 800b70a:	9008      	str	r0, [sp, #32]
 800b70c:	9109      	str	r1, [sp, #36]	@ 0x24
 800b70e:	f7f6 fe1d 	bl	800234c <__aeabi_dmul>
 800b712:	0002      	movs	r2, r0
 800b714:	000b      	movs	r3, r1
 800b716:	9804      	ldr	r0, [sp, #16]
 800b718:	9905      	ldr	r1, [sp, #20]
 800b71a:	f7f7 f8fd 	bl	8002918 <__aeabi_dsub>
 800b71e:	4b60      	ldr	r3, [pc, #384]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b720:	9004      	str	r0, [sp, #16]
 800b722:	9105      	str	r1, [sp, #20]
 800b724:	9808      	ldr	r0, [sp, #32]
 800b726:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b728:	4a5c      	ldr	r2, [pc, #368]	@ (800b89c <__ieee754_rem_pio2+0x2d0>)
 800b72a:	f7f6 fe0f 	bl	800234c <__aeabi_dmul>
 800b72e:	9b02      	ldr	r3, [sp, #8]
 800b730:	9006      	str	r0, [sp, #24]
 800b732:	9107      	str	r1, [sp, #28]
 800b734:	2b1f      	cmp	r3, #31
 800b736:	dc0d      	bgt.n	800b754 <__ieee754_rem_pio2+0x188>
 800b738:	9a02      	ldr	r2, [sp, #8]
 800b73a:	4b60      	ldr	r3, [pc, #384]	@ (800b8bc <__ieee754_rem_pio2+0x2f0>)
 800b73c:	3a01      	subs	r2, #1
 800b73e:	0092      	lsls	r2, r2, #2
 800b740:	58d3      	ldr	r3, [r2, r3]
 800b742:	42ab      	cmp	r3, r5
 800b744:	d006      	beq.n	800b754 <__ieee754_rem_pio2+0x188>
 800b746:	0002      	movs	r2, r0
 800b748:	000b      	movs	r3, r1
 800b74a:	9804      	ldr	r0, [sp, #16]
 800b74c:	9905      	ldr	r1, [sp, #20]
 800b74e:	f7f7 f8e3 	bl	8002918 <__aeabi_dsub>
 800b752:	e00b      	b.n	800b76c <__ieee754_rem_pio2+0x1a0>
 800b754:	9a06      	ldr	r2, [sp, #24]
 800b756:	9b07      	ldr	r3, [sp, #28]
 800b758:	9804      	ldr	r0, [sp, #16]
 800b75a:	9905      	ldr	r1, [sp, #20]
 800b75c:	f7f7 f8dc 	bl	8002918 <__aeabi_dsub>
 800b760:	004b      	lsls	r3, r1, #1
 800b762:	152e      	asrs	r6, r5, #20
 800b764:	0d5b      	lsrs	r3, r3, #21
 800b766:	1af3      	subs	r3, r6, r3
 800b768:	2b10      	cmp	r3, #16
 800b76a:	dc02      	bgt.n	800b772 <__ieee754_rem_pio2+0x1a6>
 800b76c:	6038      	str	r0, [r7, #0]
 800b76e:	6079      	str	r1, [r7, #4]
 800b770:	e039      	b.n	800b7e6 <__ieee754_rem_pio2+0x21a>
 800b772:	22d3      	movs	r2, #211	@ 0xd3
 800b774:	9808      	ldr	r0, [sp, #32]
 800b776:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b778:	4b49      	ldr	r3, [pc, #292]	@ (800b8a0 <__ieee754_rem_pio2+0x2d4>)
 800b77a:	0552      	lsls	r2, r2, #21
 800b77c:	f7f6 fde6 	bl	800234c <__aeabi_dmul>
 800b780:	0004      	movs	r4, r0
 800b782:	000d      	movs	r5, r1
 800b784:	0002      	movs	r2, r0
 800b786:	000b      	movs	r3, r1
 800b788:	9804      	ldr	r0, [sp, #16]
 800b78a:	9905      	ldr	r1, [sp, #20]
 800b78c:	f7f7 f8c4 	bl	8002918 <__aeabi_dsub>
 800b790:	0002      	movs	r2, r0
 800b792:	000b      	movs	r3, r1
 800b794:	900a      	str	r0, [sp, #40]	@ 0x28
 800b796:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b798:	9804      	ldr	r0, [sp, #16]
 800b79a:	9905      	ldr	r1, [sp, #20]
 800b79c:	f7f7 f8bc 	bl	8002918 <__aeabi_dsub>
 800b7a0:	0022      	movs	r2, r4
 800b7a2:	002b      	movs	r3, r5
 800b7a4:	f7f7 f8b8 	bl	8002918 <__aeabi_dsub>
 800b7a8:	0004      	movs	r4, r0
 800b7aa:	000d      	movs	r5, r1
 800b7ac:	9808      	ldr	r0, [sp, #32]
 800b7ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b7b0:	4a3c      	ldr	r2, [pc, #240]	@ (800b8a4 <__ieee754_rem_pio2+0x2d8>)
 800b7b2:	4b3d      	ldr	r3, [pc, #244]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b7b4:	f7f6 fdca 	bl	800234c <__aeabi_dmul>
 800b7b8:	0022      	movs	r2, r4
 800b7ba:	002b      	movs	r3, r5
 800b7bc:	f7f7 f8ac 	bl	8002918 <__aeabi_dsub>
 800b7c0:	000b      	movs	r3, r1
 800b7c2:	0002      	movs	r2, r0
 800b7c4:	9006      	str	r0, [sp, #24]
 800b7c6:	9107      	str	r1, [sp, #28]
 800b7c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b7ca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b7cc:	f7f7 f8a4 	bl	8002918 <__aeabi_dsub>
 800b7d0:	004b      	lsls	r3, r1, #1
 800b7d2:	0d5b      	lsrs	r3, r3, #21
 800b7d4:	1af3      	subs	r3, r6, r3
 800b7d6:	2b31      	cmp	r3, #49	@ 0x31
 800b7d8:	dc21      	bgt.n	800b81e <__ieee754_rem_pio2+0x252>
 800b7da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800b7de:	6038      	str	r0, [r7, #0]
 800b7e0:	6079      	str	r1, [r7, #4]
 800b7e2:	9304      	str	r3, [sp, #16]
 800b7e4:	9405      	str	r4, [sp, #20]
 800b7e6:	683c      	ldr	r4, [r7, #0]
 800b7e8:	687d      	ldr	r5, [r7, #4]
 800b7ea:	9804      	ldr	r0, [sp, #16]
 800b7ec:	9905      	ldr	r1, [sp, #20]
 800b7ee:	0022      	movs	r2, r4
 800b7f0:	002b      	movs	r3, r5
 800b7f2:	f7f7 f891 	bl	8002918 <__aeabi_dsub>
 800b7f6:	9a06      	ldr	r2, [sp, #24]
 800b7f8:	9b07      	ldr	r3, [sp, #28]
 800b7fa:	f7f7 f88d 	bl	8002918 <__aeabi_dsub>
 800b7fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b800:	60b8      	str	r0, [r7, #8]
 800b802:	60f9      	str	r1, [r7, #12]
 800b804:	2b00      	cmp	r3, #0
 800b806:	db00      	blt.n	800b80a <__ieee754_rem_pio2+0x23e>
 800b808:	e717      	b.n	800b63a <__ieee754_rem_pio2+0x6e>
 800b80a:	2280      	movs	r2, #128	@ 0x80
 800b80c:	0612      	lsls	r2, r2, #24
 800b80e:	18ab      	adds	r3, r5, r2
 800b810:	607b      	str	r3, [r7, #4]
 800b812:	188b      	adds	r3, r1, r2
 800b814:	603c      	str	r4, [r7, #0]
 800b816:	60b8      	str	r0, [r7, #8]
 800b818:	60fb      	str	r3, [r7, #12]
 800b81a:	9b02      	ldr	r3, [sp, #8]
 800b81c:	e744      	b.n	800b6a8 <__ieee754_rem_pio2+0xdc>
 800b81e:	22b8      	movs	r2, #184	@ 0xb8
 800b820:	9808      	ldr	r0, [sp, #32]
 800b822:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b824:	4b20      	ldr	r3, [pc, #128]	@ (800b8a8 <__ieee754_rem_pio2+0x2dc>)
 800b826:	0592      	lsls	r2, r2, #22
 800b828:	f7f6 fd90 	bl	800234c <__aeabi_dmul>
 800b82c:	0004      	movs	r4, r0
 800b82e:	000d      	movs	r5, r1
 800b830:	0002      	movs	r2, r0
 800b832:	000b      	movs	r3, r1
 800b834:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b836:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b838:	f7f7 f86e 	bl	8002918 <__aeabi_dsub>
 800b83c:	0002      	movs	r2, r0
 800b83e:	000b      	movs	r3, r1
 800b840:	9004      	str	r0, [sp, #16]
 800b842:	9105      	str	r1, [sp, #20]
 800b844:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b846:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b848:	f7f7 f866 	bl	8002918 <__aeabi_dsub>
 800b84c:	0022      	movs	r2, r4
 800b84e:	002b      	movs	r3, r5
 800b850:	f7f7 f862 	bl	8002918 <__aeabi_dsub>
 800b854:	0004      	movs	r4, r0
 800b856:	000d      	movs	r5, r1
 800b858:	9808      	ldr	r0, [sp, #32]
 800b85a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b85c:	4a18      	ldr	r2, [pc, #96]	@ (800b8c0 <__ieee754_rem_pio2+0x2f4>)
 800b85e:	4b19      	ldr	r3, [pc, #100]	@ (800b8c4 <__ieee754_rem_pio2+0x2f8>)
 800b860:	f7f6 fd74 	bl	800234c <__aeabi_dmul>
 800b864:	0022      	movs	r2, r4
 800b866:	002b      	movs	r3, r5
 800b868:	f7f7 f856 	bl	8002918 <__aeabi_dsub>
 800b86c:	9006      	str	r0, [sp, #24]
 800b86e:	9107      	str	r1, [sp, #28]
 800b870:	e769      	b.n	800b746 <__ieee754_rem_pio2+0x17a>
 800b872:	4b15      	ldr	r3, [pc, #84]	@ (800b8c8 <__ieee754_rem_pio2+0x2fc>)
 800b874:	429d      	cmp	r5, r3
 800b876:	d929      	bls.n	800b8cc <__ieee754_rem_pio2+0x300>
 800b878:	0002      	movs	r2, r0
 800b87a:	000b      	movs	r3, r1
 800b87c:	f7f7 f84c 	bl	8002918 <__aeabi_dsub>
 800b880:	60b8      	str	r0, [r7, #8]
 800b882:	60f9      	str	r1, [r7, #12]
 800b884:	6038      	str	r0, [r7, #0]
 800b886:	6079      	str	r1, [r7, #4]
 800b888:	e6af      	b.n	800b5ea <__ieee754_rem_pio2+0x1e>
 800b88a:	46c0      	nop			@ (mov r8, r8)
 800b88c:	3fe921fb 	.word	0x3fe921fb
 800b890:	4002d97b 	.word	0x4002d97b
 800b894:	3ff921fb 	.word	0x3ff921fb
 800b898:	54400000 	.word	0x54400000
 800b89c:	1a626331 	.word	0x1a626331
 800b8a0:	3dd0b461 	.word	0x3dd0b461
 800b8a4:	2e037073 	.word	0x2e037073
 800b8a8:	3ba3198a 	.word	0x3ba3198a
 800b8ac:	413921fb 	.word	0x413921fb
 800b8b0:	6dc9c883 	.word	0x6dc9c883
 800b8b4:	3fe45f30 	.word	0x3fe45f30
 800b8b8:	3fe00000 	.word	0x3fe00000
 800b8bc:	0800cfdc 	.word	0x0800cfdc
 800b8c0:	252049c1 	.word	0x252049c1
 800b8c4:	397b839a 	.word	0x397b839a
 800b8c8:	7fefffff 	.word	0x7fefffff
 800b8cc:	4b2a      	ldr	r3, [pc, #168]	@ (800b978 <__ieee754_rem_pio2+0x3ac>)
 800b8ce:	152e      	asrs	r6, r5, #20
 800b8d0:	18f6      	adds	r6, r6, r3
 800b8d2:	0531      	lsls	r1, r6, #20
 800b8d4:	1a6b      	subs	r3, r5, r1
 800b8d6:	0019      	movs	r1, r3
 800b8d8:	001d      	movs	r5, r3
 800b8da:	0004      	movs	r4, r0
 800b8dc:	f7f7 fc48 	bl	8003170 <__aeabi_d2iz>
 800b8e0:	f7f7 fc82 	bl	80031e8 <__aeabi_i2d>
 800b8e4:	0002      	movs	r2, r0
 800b8e6:	000b      	movs	r3, r1
 800b8e8:	0020      	movs	r0, r4
 800b8ea:	0029      	movs	r1, r5
 800b8ec:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b8f0:	f7f7 f812 	bl	8002918 <__aeabi_dsub>
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	4b21      	ldr	r3, [pc, #132]	@ (800b97c <__ieee754_rem_pio2+0x3b0>)
 800b8f8:	f7f6 fd28 	bl	800234c <__aeabi_dmul>
 800b8fc:	000d      	movs	r5, r1
 800b8fe:	0004      	movs	r4, r0
 800b900:	f7f7 fc36 	bl	8003170 <__aeabi_d2iz>
 800b904:	f7f7 fc70 	bl	80031e8 <__aeabi_i2d>
 800b908:	0002      	movs	r2, r0
 800b90a:	000b      	movs	r3, r1
 800b90c:	0020      	movs	r0, r4
 800b90e:	0029      	movs	r1, r5
 800b910:	9210      	str	r2, [sp, #64]	@ 0x40
 800b912:	9311      	str	r3, [sp, #68]	@ 0x44
 800b914:	f7f7 f800 	bl	8002918 <__aeabi_dsub>
 800b918:	2200      	movs	r2, #0
 800b91a:	4b18      	ldr	r3, [pc, #96]	@ (800b97c <__ieee754_rem_pio2+0x3b0>)
 800b91c:	f7f6 fd16 	bl	800234c <__aeabi_dmul>
 800b920:	2503      	movs	r5, #3
 800b922:	9012      	str	r0, [sp, #72]	@ 0x48
 800b924:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b926:	ac0e      	add	r4, sp, #56	@ 0x38
 800b928:	2200      	movs	r2, #0
 800b92a:	6920      	ldr	r0, [r4, #16]
 800b92c:	6961      	ldr	r1, [r4, #20]
 800b92e:	2300      	movs	r3, #0
 800b930:	9502      	str	r5, [sp, #8]
 800b932:	3c08      	subs	r4, #8
 800b934:	3d01      	subs	r5, #1
 800b936:	f7f4 fd87 	bl	8000448 <__aeabi_dcmpeq>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d1f4      	bne.n	800b928 <__ieee754_rem_pio2+0x35c>
 800b93e:	4b10      	ldr	r3, [pc, #64]	@ (800b980 <__ieee754_rem_pio2+0x3b4>)
 800b940:	0032      	movs	r2, r6
 800b942:	9301      	str	r3, [sp, #4]
 800b944:	2302      	movs	r3, #2
 800b946:	0039      	movs	r1, r7
 800b948:	9300      	str	r3, [sp, #0]
 800b94a:	a80e      	add	r0, sp, #56	@ 0x38
 800b94c:	9b02      	ldr	r3, [sp, #8]
 800b94e:	f000 f81d 	bl	800b98c <__kernel_rem_pio2>
 800b952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b954:	9002      	str	r0, [sp, #8]
 800b956:	2b00      	cmp	r3, #0
 800b958:	db00      	blt.n	800b95c <__ieee754_rem_pio2+0x390>
 800b95a:	e66e      	b.n	800b63a <__ieee754_rem_pio2+0x6e>
 800b95c:	2080      	movs	r0, #128	@ 0x80
 800b95e:	6879      	ldr	r1, [r7, #4]
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	0600      	lsls	r0, r0, #24
 800b964:	180b      	adds	r3, r1, r0
 800b966:	68f9      	ldr	r1, [r7, #12]
 800b968:	603a      	str	r2, [r7, #0]
 800b96a:	607b      	str	r3, [r7, #4]
 800b96c:	68ba      	ldr	r2, [r7, #8]
 800b96e:	180b      	adds	r3, r1, r0
 800b970:	60ba      	str	r2, [r7, #8]
 800b972:	60fb      	str	r3, [r7, #12]
 800b974:	e751      	b.n	800b81a <__ieee754_rem_pio2+0x24e>
 800b976:	46c0      	nop			@ (mov r8, r8)
 800b978:	fffffbea 	.word	0xfffffbea
 800b97c:	41700000 	.word	0x41700000
 800b980:	0800d05c 	.word	0x0800d05c

0800b984 <fabs>:
 800b984:	0049      	lsls	r1, r1, #1
 800b986:	084b      	lsrs	r3, r1, #1
 800b988:	0019      	movs	r1, r3
 800b98a:	4770      	bx	lr

0800b98c <__kernel_rem_pio2>:
 800b98c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b98e:	4cc6      	ldr	r4, [pc, #792]	@ (800bca8 <__kernel_rem_pio2+0x31c>)
 800b990:	44a5      	add	sp, r4
 800b992:	0014      	movs	r4, r2
 800b994:	9aa4      	ldr	r2, [sp, #656]	@ 0x290
 800b996:	930e      	str	r3, [sp, #56]	@ 0x38
 800b998:	4bc4      	ldr	r3, [pc, #784]	@ (800bcac <__kernel_rem_pio2+0x320>)
 800b99a:	0092      	lsls	r2, r2, #2
 800b99c:	58d3      	ldr	r3, [r2, r3]
 800b99e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b9a0:	9308      	str	r3, [sp, #32]
 800b9a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9a4:	9105      	str	r1, [sp, #20]
 800b9a6:	3b01      	subs	r3, #1
 800b9a8:	930d      	str	r3, [sp, #52]	@ 0x34
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	0023      	movs	r3, r4
 800b9b0:	3314      	adds	r3, #20
 800b9b2:	db04      	blt.n	800b9be <__kernel_rem_pio2+0x32>
 800b9b4:	2118      	movs	r1, #24
 800b9b6:	1ee0      	subs	r0, r4, #3
 800b9b8:	f7f4 fc4a 	bl	8000250 <__divsi3>
 800b9bc:	9000      	str	r0, [sp, #0]
 800b9be:	9b00      	ldr	r3, [sp, #0]
 800b9c0:	ae26      	add	r6, sp, #152	@ 0x98
 800b9c2:	1c5a      	adds	r2, r3, #1
 800b9c4:	2318      	movs	r3, #24
 800b9c6:	425b      	negs	r3, r3
 800b9c8:	4353      	muls	r3, r2
 800b9ca:	191b      	adds	r3, r3, r4
 800b9cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b9ce:	9302      	str	r3, [sp, #8]
 800b9d0:	9b00      	ldr	r3, [sp, #0]
 800b9d2:	1a9d      	subs	r5, r3, r2
 800b9d4:	002c      	movs	r4, r5
 800b9d6:	9b08      	ldr	r3, [sp, #32]
 800b9d8:	189f      	adds	r7, r3, r2
 800b9da:	1b63      	subs	r3, r4, r5
 800b9dc:	429f      	cmp	r7, r3
 800b9de:	da0f      	bge.n	800ba00 <__kernel_rem_pio2+0x74>
 800b9e0:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800b9e2:	af76      	add	r7, sp, #472	@ 0x1d8
 800b9e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9e6:	9a08      	ldr	r2, [sp, #32]
 800b9e8:	1aeb      	subs	r3, r5, r3
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	db30      	blt.n	800ba50 <__kernel_rem_pio2+0xc4>
 800b9ee:	00eb      	lsls	r3, r5, #3
 800b9f0:	aa26      	add	r2, sp, #152	@ 0x98
 800b9f2:	2400      	movs	r4, #0
 800b9f4:	189e      	adds	r6, r3, r2
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	9306      	str	r3, [sp, #24]
 800b9fa:	9407      	str	r4, [sp, #28]
 800b9fc:	2400      	movs	r4, #0
 800b9fe:	e01e      	b.n	800ba3e <__kernel_rem_pio2+0xb2>
 800ba00:	2c00      	cmp	r4, #0
 800ba02:	db07      	blt.n	800ba14 <__kernel_rem_pio2+0x88>
 800ba04:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 800ba06:	00a3      	lsls	r3, r4, #2
 800ba08:	58d0      	ldr	r0, [r2, r3]
 800ba0a:	f7f7 fbed 	bl	80031e8 <__aeabi_i2d>
 800ba0e:	c603      	stmia	r6!, {r0, r1}
 800ba10:	3401      	adds	r4, #1
 800ba12:	e7e2      	b.n	800b9da <__kernel_rem_pio2+0x4e>
 800ba14:	2000      	movs	r0, #0
 800ba16:	2100      	movs	r1, #0
 800ba18:	e7f9      	b.n	800ba0e <__kernel_rem_pio2+0x82>
 800ba1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba1c:	00e1      	lsls	r1, r4, #3
 800ba1e:	1859      	adds	r1, r3, r1
 800ba20:	6808      	ldr	r0, [r1, #0]
 800ba22:	6849      	ldr	r1, [r1, #4]
 800ba24:	6832      	ldr	r2, [r6, #0]
 800ba26:	6873      	ldr	r3, [r6, #4]
 800ba28:	f7f6 fc90 	bl	800234c <__aeabi_dmul>
 800ba2c:	0002      	movs	r2, r0
 800ba2e:	000b      	movs	r3, r1
 800ba30:	9806      	ldr	r0, [sp, #24]
 800ba32:	9907      	ldr	r1, [sp, #28]
 800ba34:	f7f5 fc8a 	bl	800134c <__aeabi_dadd>
 800ba38:	9006      	str	r0, [sp, #24]
 800ba3a:	9107      	str	r1, [sp, #28]
 800ba3c:	3401      	adds	r4, #1
 800ba3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba40:	3e08      	subs	r6, #8
 800ba42:	429c      	cmp	r4, r3
 800ba44:	dde9      	ble.n	800ba1a <__kernel_rem_pio2+0x8e>
 800ba46:	9b06      	ldr	r3, [sp, #24]
 800ba48:	9c07      	ldr	r4, [sp, #28]
 800ba4a:	3501      	adds	r5, #1
 800ba4c:	c718      	stmia	r7!, {r3, r4}
 800ba4e:	e7c9      	b.n	800b9e4 <__kernel_rem_pio2+0x58>
 800ba50:	9b08      	ldr	r3, [sp, #32]
 800ba52:	aa12      	add	r2, sp, #72	@ 0x48
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	189b      	adds	r3, r3, r2
 800ba58:	9311      	str	r3, [sp, #68]	@ 0x44
 800ba5a:	9b00      	ldr	r3, [sp, #0]
 800ba5c:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 800ba5e:	009b      	lsls	r3, r3, #2
 800ba60:	18d3      	adds	r3, r2, r3
 800ba62:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba64:	9b08      	ldr	r3, [sp, #32]
 800ba66:	9300      	str	r3, [sp, #0]
 800ba68:	9b00      	ldr	r3, [sp, #0]
 800ba6a:	aa76      	add	r2, sp, #472	@ 0x1d8
 800ba6c:	00db      	lsls	r3, r3, #3
 800ba6e:	18d3      	adds	r3, r2, r3
 800ba70:	681e      	ldr	r6, [r3, #0]
 800ba72:	685f      	ldr	r7, [r3, #4]
 800ba74:	ab12      	add	r3, sp, #72	@ 0x48
 800ba76:	001d      	movs	r5, r3
 800ba78:	9c00      	ldr	r4, [sp, #0]
 800ba7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba7c:	2c00      	cmp	r4, #0
 800ba7e:	dc73      	bgt.n	800bb68 <__kernel_rem_pio2+0x1dc>
 800ba80:	0030      	movs	r0, r6
 800ba82:	0039      	movs	r1, r7
 800ba84:	9a02      	ldr	r2, [sp, #8]
 800ba86:	f000 fad5 	bl	800c034 <scalbn>
 800ba8a:	23ff      	movs	r3, #255	@ 0xff
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	059b      	lsls	r3, r3, #22
 800ba90:	0004      	movs	r4, r0
 800ba92:	000d      	movs	r5, r1
 800ba94:	f7f6 fc5a 	bl	800234c <__aeabi_dmul>
 800ba98:	f000 fb38 	bl	800c10c <floor>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	4b84      	ldr	r3, [pc, #528]	@ (800bcb0 <__kernel_rem_pio2+0x324>)
 800baa0:	f7f6 fc54 	bl	800234c <__aeabi_dmul>
 800baa4:	0002      	movs	r2, r0
 800baa6:	000b      	movs	r3, r1
 800baa8:	0020      	movs	r0, r4
 800baaa:	0029      	movs	r1, r5
 800baac:	f7f6 ff34 	bl	8002918 <__aeabi_dsub>
 800bab0:	000d      	movs	r5, r1
 800bab2:	0004      	movs	r4, r0
 800bab4:	f7f7 fb5c 	bl	8003170 <__aeabi_d2iz>
 800bab8:	900c      	str	r0, [sp, #48]	@ 0x30
 800baba:	f7f7 fb95 	bl	80031e8 <__aeabi_i2d>
 800babe:	000b      	movs	r3, r1
 800bac0:	0002      	movs	r2, r0
 800bac2:	0029      	movs	r1, r5
 800bac4:	0020      	movs	r0, r4
 800bac6:	f7f6 ff27 	bl	8002918 <__aeabi_dsub>
 800baca:	9b02      	ldr	r3, [sp, #8]
 800bacc:	0006      	movs	r6, r0
 800bace:	000f      	movs	r7, r1
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	dd6f      	ble.n	800bbb4 <__kernel_rem_pio2+0x228>
 800bad4:	2018      	movs	r0, #24
 800bad6:	9b00      	ldr	r3, [sp, #0]
 800bad8:	aa12      	add	r2, sp, #72	@ 0x48
 800bada:	3b01      	subs	r3, #1
 800badc:	009b      	lsls	r3, r3, #2
 800bade:	589a      	ldr	r2, [r3, r2]
 800bae0:	9902      	ldr	r1, [sp, #8]
 800bae2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800bae4:	1a40      	subs	r0, r0, r1
 800bae6:	0011      	movs	r1, r2
 800bae8:	4101      	asrs	r1, r0
 800baea:	1864      	adds	r4, r4, r1
 800baec:	4081      	lsls	r1, r0
 800baee:	1a52      	subs	r2, r2, r1
 800baf0:	a912      	add	r1, sp, #72	@ 0x48
 800baf2:	505a      	str	r2, [r3, r1]
 800baf4:	2317      	movs	r3, #23
 800baf6:	9902      	ldr	r1, [sp, #8]
 800baf8:	940c      	str	r4, [sp, #48]	@ 0x30
 800bafa:	1a5b      	subs	r3, r3, r1
 800bafc:	411a      	asrs	r2, r3
 800bafe:	9206      	str	r2, [sp, #24]
 800bb00:	9b06      	ldr	r3, [sp, #24]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	dd68      	ble.n	800bbd8 <__kernel_rem_pio2+0x24c>
 800bb06:	2200      	movs	r2, #0
 800bb08:	2580      	movs	r5, #128	@ 0x80
 800bb0a:	0014      	movs	r4, r2
 800bb0c:	2101      	movs	r1, #1
 800bb0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb10:	4868      	ldr	r0, [pc, #416]	@ (800bcb4 <__kernel_rem_pio2+0x328>)
 800bb12:	3301      	adds	r3, #1
 800bb14:	930c      	str	r3, [sp, #48]	@ 0x30
 800bb16:	046d      	lsls	r5, r5, #17
 800bb18:	9b00      	ldr	r3, [sp, #0]
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	dd00      	ble.n	800bb20 <__kernel_rem_pio2+0x194>
 800bb1e:	e098      	b.n	800bc52 <__kernel_rem_pio2+0x2c6>
 800bb20:	9b02      	ldr	r3, [sp, #8]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	dd05      	ble.n	800bb32 <__kernel_rem_pio2+0x1a6>
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d100      	bne.n	800bb2c <__kernel_rem_pio2+0x1a0>
 800bb2a:	e0a4      	b.n	800bc76 <__kernel_rem_pio2+0x2ea>
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	d100      	bne.n	800bb32 <__kernel_rem_pio2+0x1a6>
 800bb30:	e0ab      	b.n	800bc8a <__kernel_rem_pio2+0x2fe>
 800bb32:	9b06      	ldr	r3, [sp, #24]
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d14f      	bne.n	800bbd8 <__kernel_rem_pio2+0x24c>
 800bb38:	0032      	movs	r2, r6
 800bb3a:	003b      	movs	r3, r7
 800bb3c:	2000      	movs	r0, #0
 800bb3e:	495e      	ldr	r1, [pc, #376]	@ (800bcb8 <__kernel_rem_pio2+0x32c>)
 800bb40:	f7f6 feea 	bl	8002918 <__aeabi_dsub>
 800bb44:	0006      	movs	r6, r0
 800bb46:	000f      	movs	r7, r1
 800bb48:	2c00      	cmp	r4, #0
 800bb4a:	d045      	beq.n	800bbd8 <__kernel_rem_pio2+0x24c>
 800bb4c:	9a02      	ldr	r2, [sp, #8]
 800bb4e:	2000      	movs	r0, #0
 800bb50:	4959      	ldr	r1, [pc, #356]	@ (800bcb8 <__kernel_rem_pio2+0x32c>)
 800bb52:	f000 fa6f 	bl	800c034 <scalbn>
 800bb56:	0002      	movs	r2, r0
 800bb58:	000b      	movs	r3, r1
 800bb5a:	0030      	movs	r0, r6
 800bb5c:	0039      	movs	r1, r7
 800bb5e:	f7f6 fedb 	bl	8002918 <__aeabi_dsub>
 800bb62:	0006      	movs	r6, r0
 800bb64:	000f      	movs	r7, r1
 800bb66:	e037      	b.n	800bbd8 <__kernel_rem_pio2+0x24c>
 800bb68:	2200      	movs	r2, #0
 800bb6a:	4b54      	ldr	r3, [pc, #336]	@ (800bcbc <__kernel_rem_pio2+0x330>)
 800bb6c:	0030      	movs	r0, r6
 800bb6e:	0039      	movs	r1, r7
 800bb70:	f7f6 fbec 	bl	800234c <__aeabi_dmul>
 800bb74:	f7f7 fafc 	bl	8003170 <__aeabi_d2iz>
 800bb78:	f7f7 fb36 	bl	80031e8 <__aeabi_i2d>
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	4b50      	ldr	r3, [pc, #320]	@ (800bcc0 <__kernel_rem_pio2+0x334>)
 800bb80:	9006      	str	r0, [sp, #24]
 800bb82:	9107      	str	r1, [sp, #28]
 800bb84:	f7f6 fbe2 	bl	800234c <__aeabi_dmul>
 800bb88:	0002      	movs	r2, r0
 800bb8a:	000b      	movs	r3, r1
 800bb8c:	0030      	movs	r0, r6
 800bb8e:	0039      	movs	r1, r7
 800bb90:	f7f6 fec2 	bl	8002918 <__aeabi_dsub>
 800bb94:	f7f7 faec 	bl	8003170 <__aeabi_d2iz>
 800bb98:	3c01      	subs	r4, #1
 800bb9a:	aa76      	add	r2, sp, #472	@ 0x1d8
 800bb9c:	00e3      	lsls	r3, r4, #3
 800bb9e:	18d3      	adds	r3, r2, r3
 800bba0:	c501      	stmia	r5!, {r0}
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	9806      	ldr	r0, [sp, #24]
 800bba8:	9907      	ldr	r1, [sp, #28]
 800bbaa:	f7f5 fbcf 	bl	800134c <__aeabi_dadd>
 800bbae:	0006      	movs	r6, r0
 800bbb0:	000f      	movs	r7, r1
 800bbb2:	e763      	b.n	800ba7c <__kernel_rem_pio2+0xf0>
 800bbb4:	9b02      	ldr	r3, [sp, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d107      	bne.n	800bbca <__kernel_rem_pio2+0x23e>
 800bbba:	9b00      	ldr	r3, [sp, #0]
 800bbbc:	aa12      	add	r2, sp, #72	@ 0x48
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	009b      	lsls	r3, r3, #2
 800bbc2:	589b      	ldr	r3, [r3, r2]
 800bbc4:	15db      	asrs	r3, r3, #23
 800bbc6:	9306      	str	r3, [sp, #24]
 800bbc8:	e79a      	b.n	800bb00 <__kernel_rem_pio2+0x174>
 800bbca:	2200      	movs	r2, #0
 800bbcc:	4b3d      	ldr	r3, [pc, #244]	@ (800bcc4 <__kernel_rem_pio2+0x338>)
 800bbce:	f7f4 fc5f 	bl	8000490 <__aeabi_dcmpge>
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	d13a      	bne.n	800bc4c <__kernel_rem_pio2+0x2c0>
 800bbd6:	9006      	str	r0, [sp, #24]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	2300      	movs	r3, #0
 800bbdc:	0030      	movs	r0, r6
 800bbde:	0039      	movs	r1, r7
 800bbe0:	f7f4 fc32 	bl	8000448 <__aeabi_dcmpeq>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	d100      	bne.n	800bbea <__kernel_rem_pio2+0x25e>
 800bbe8:	e0b5      	b.n	800bd56 <__kernel_rem_pio2+0x3ca>
 800bbea:	2200      	movs	r2, #0
 800bbec:	9b00      	ldr	r3, [sp, #0]
 800bbee:	3b01      	subs	r3, #1
 800bbf0:	9908      	ldr	r1, [sp, #32]
 800bbf2:	428b      	cmp	r3, r1
 800bbf4:	da51      	bge.n	800bc9a <__kernel_rem_pio2+0x30e>
 800bbf6:	2a00      	cmp	r2, #0
 800bbf8:	d100      	bne.n	800bbfc <__kernel_rem_pio2+0x270>
 800bbfa:	e096      	b.n	800bd2a <__kernel_rem_pio2+0x39e>
 800bbfc:	9b00      	ldr	r3, [sp, #0]
 800bbfe:	aa12      	add	r2, sp, #72	@ 0x48
 800bc00:	3b01      	subs	r3, #1
 800bc02:	9300      	str	r3, [sp, #0]
 800bc04:	9b02      	ldr	r3, [sp, #8]
 800bc06:	3b18      	subs	r3, #24
 800bc08:	9302      	str	r3, [sp, #8]
 800bc0a:	9b00      	ldr	r3, [sp, #0]
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	589b      	ldr	r3, [r3, r2]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d0f3      	beq.n	800bbfc <__kernel_rem_pio2+0x270>
 800bc14:	2000      	movs	r0, #0
 800bc16:	9a02      	ldr	r2, [sp, #8]
 800bc18:	4927      	ldr	r1, [pc, #156]	@ (800bcb8 <__kernel_rem_pio2+0x32c>)
 800bc1a:	f000 fa0b 	bl	800c034 <scalbn>
 800bc1e:	0004      	movs	r4, r0
 800bc20:	000d      	movs	r5, r1
 800bc22:	9e00      	ldr	r6, [sp, #0]
 800bc24:	2e00      	cmp	r6, #0
 800bc26:	db00      	blt.n	800bc2a <__kernel_rem_pio2+0x29e>
 800bc28:	e0d2      	b.n	800bdd0 <__kernel_rem_pio2+0x444>
 800bc2a:	4b27      	ldr	r3, [pc, #156]	@ (800bcc8 <__kernel_rem_pio2+0x33c>)
 800bc2c:	9c00      	ldr	r4, [sp, #0]
 800bc2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc30:	2c00      	cmp	r4, #0
 800bc32:	da00      	bge.n	800bc36 <__kernel_rem_pio2+0x2aa>
 800bc34:	e103      	b.n	800be3e <__kernel_rem_pio2+0x4b2>
 800bc36:	00e3      	lsls	r3, r4, #3
 800bc38:	aa76      	add	r2, sp, #472	@ 0x1d8
 800bc3a:	189f      	adds	r7, r3, r2
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	2200      	movs	r2, #0
 800bc40:	9202      	str	r2, [sp, #8]
 800bc42:	9303      	str	r3, [sp, #12]
 800bc44:	9b00      	ldr	r3, [sp, #0]
 800bc46:	2500      	movs	r5, #0
 800bc48:	1b1e      	subs	r6, r3, r4
 800bc4a:	e0ea      	b.n	800be22 <__kernel_rem_pio2+0x496>
 800bc4c:	2302      	movs	r3, #2
 800bc4e:	9306      	str	r3, [sp, #24]
 800bc50:	e759      	b.n	800bb06 <__kernel_rem_pio2+0x17a>
 800bc52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	2c00      	cmp	r4, #0
 800bc58:	d10b      	bne.n	800bc72 <__kernel_rem_pio2+0x2e6>
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d003      	beq.n	800bc66 <__kernel_rem_pio2+0x2da>
 800bc5e:	1aeb      	subs	r3, r5, r3
 800bc60:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bc62:	6023      	str	r3, [r4, #0]
 800bc64:	000b      	movs	r3, r1
 800bc66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bc68:	3201      	adds	r2, #1
 800bc6a:	3404      	adds	r4, #4
 800bc6c:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc6e:	001c      	movs	r4, r3
 800bc70:	e752      	b.n	800bb18 <__kernel_rem_pio2+0x18c>
 800bc72:	1ac3      	subs	r3, r0, r3
 800bc74:	e7f4      	b.n	800bc60 <__kernel_rem_pio2+0x2d4>
 800bc76:	9b00      	ldr	r3, [sp, #0]
 800bc78:	aa12      	add	r2, sp, #72	@ 0x48
 800bc7a:	3b01      	subs	r3, #1
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	589a      	ldr	r2, [r3, r2]
 800bc80:	0252      	lsls	r2, r2, #9
 800bc82:	0a52      	lsrs	r2, r2, #9
 800bc84:	a912      	add	r1, sp, #72	@ 0x48
 800bc86:	505a      	str	r2, [r3, r1]
 800bc88:	e753      	b.n	800bb32 <__kernel_rem_pio2+0x1a6>
 800bc8a:	9b00      	ldr	r3, [sp, #0]
 800bc8c:	aa12      	add	r2, sp, #72	@ 0x48
 800bc8e:	3b01      	subs	r3, #1
 800bc90:	009b      	lsls	r3, r3, #2
 800bc92:	589a      	ldr	r2, [r3, r2]
 800bc94:	0292      	lsls	r2, r2, #10
 800bc96:	0a92      	lsrs	r2, r2, #10
 800bc98:	e7f4      	b.n	800bc84 <__kernel_rem_pio2+0x2f8>
 800bc9a:	0099      	lsls	r1, r3, #2
 800bc9c:	a812      	add	r0, sp, #72	@ 0x48
 800bc9e:	5809      	ldr	r1, [r1, r0]
 800bca0:	3b01      	subs	r3, #1
 800bca2:	430a      	orrs	r2, r1
 800bca4:	e7a4      	b.n	800bbf0 <__kernel_rem_pio2+0x264>
 800bca6:	46c0      	nop			@ (mov r8, r8)
 800bca8:	fffffd84 	.word	0xfffffd84
 800bcac:	0800d1a8 	.word	0x0800d1a8
 800bcb0:	40200000 	.word	0x40200000
 800bcb4:	00ffffff 	.word	0x00ffffff
 800bcb8:	3ff00000 	.word	0x3ff00000
 800bcbc:	3e700000 	.word	0x3e700000
 800bcc0:	41700000 	.word	0x41700000
 800bcc4:	3fe00000 	.word	0x3fe00000
 800bcc8:	0800d168 	.word	0x0800d168
 800bccc:	3301      	adds	r3, #1
 800bcce:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800bcd0:	009a      	lsls	r2, r3, #2
 800bcd2:	4252      	negs	r2, r2
 800bcd4:	588a      	ldr	r2, [r1, r2]
 800bcd6:	2a00      	cmp	r2, #0
 800bcd8:	d0f8      	beq.n	800bccc <__kernel_rem_pio2+0x340>
 800bcda:	9a00      	ldr	r2, [sp, #0]
 800bcdc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bcde:	1c55      	adds	r5, r2, #1
 800bce0:	1852      	adds	r2, r2, r1
 800bce2:	00d2      	lsls	r2, r2, #3
 800bce4:	a926      	add	r1, sp, #152	@ 0x98
 800bce6:	188c      	adds	r4, r1, r2
 800bce8:	9a00      	ldr	r2, [sp, #0]
 800bcea:	18d3      	adds	r3, r2, r3
 800bcec:	9306      	str	r3, [sp, #24]
 800bcee:	9b06      	ldr	r3, [sp, #24]
 800bcf0:	42ab      	cmp	r3, r5
 800bcf2:	da00      	bge.n	800bcf6 <__kernel_rem_pio2+0x36a>
 800bcf4:	e6b7      	b.n	800ba66 <__kernel_rem_pio2+0xda>
 800bcf6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800bcf8:	00ab      	lsls	r3, r5, #2
 800bcfa:	58d0      	ldr	r0, [r2, r3]
 800bcfc:	f7f7 fa74 	bl	80031e8 <__aeabi_i2d>
 800bd00:	2200      	movs	r2, #0
 800bd02:	2300      	movs	r3, #0
 800bd04:	0027      	movs	r7, r4
 800bd06:	2600      	movs	r6, #0
 800bd08:	6020      	str	r0, [r4, #0]
 800bd0a:	6061      	str	r1, [r4, #4]
 800bd0c:	9200      	str	r2, [sp, #0]
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd12:	429e      	cmp	r6, r3
 800bd14:	dd0b      	ble.n	800bd2e <__kernel_rem_pio2+0x3a2>
 800bd16:	00eb      	lsls	r3, r5, #3
 800bd18:	aa76      	add	r2, sp, #472	@ 0x1d8
 800bd1a:	18d3      	adds	r3, r2, r3
 800bd1c:	3501      	adds	r5, #1
 800bd1e:	9900      	ldr	r1, [sp, #0]
 800bd20:	9a01      	ldr	r2, [sp, #4]
 800bd22:	3408      	adds	r4, #8
 800bd24:	6019      	str	r1, [r3, #0]
 800bd26:	605a      	str	r2, [r3, #4]
 800bd28:	e7e1      	b.n	800bcee <__kernel_rem_pio2+0x362>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e7cf      	b.n	800bcce <__kernel_rem_pio2+0x342>
 800bd2e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd30:	00f1      	lsls	r1, r6, #3
 800bd32:	1859      	adds	r1, r3, r1
 800bd34:	6808      	ldr	r0, [r1, #0]
 800bd36:	6849      	ldr	r1, [r1, #4]
 800bd38:	683a      	ldr	r2, [r7, #0]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f7f6 fb06 	bl	800234c <__aeabi_dmul>
 800bd40:	0002      	movs	r2, r0
 800bd42:	000b      	movs	r3, r1
 800bd44:	9800      	ldr	r0, [sp, #0]
 800bd46:	9901      	ldr	r1, [sp, #4]
 800bd48:	f7f5 fb00 	bl	800134c <__aeabi_dadd>
 800bd4c:	3601      	adds	r6, #1
 800bd4e:	9000      	str	r0, [sp, #0]
 800bd50:	9101      	str	r1, [sp, #4]
 800bd52:	3f08      	subs	r7, #8
 800bd54:	e7dc      	b.n	800bd10 <__kernel_rem_pio2+0x384>
 800bd56:	9b02      	ldr	r3, [sp, #8]
 800bd58:	0030      	movs	r0, r6
 800bd5a:	425a      	negs	r2, r3
 800bd5c:	0039      	movs	r1, r7
 800bd5e:	f000 f969 	bl	800c034 <scalbn>
 800bd62:	2200      	movs	r2, #0
 800bd64:	4bb1      	ldr	r3, [pc, #708]	@ (800c02c <__kernel_rem_pio2+0x6a0>)
 800bd66:	0006      	movs	r6, r0
 800bd68:	000f      	movs	r7, r1
 800bd6a:	f7f4 fb91 	bl	8000490 <__aeabi_dcmpge>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	d025      	beq.n	800bdbe <__kernel_rem_pio2+0x432>
 800bd72:	2200      	movs	r2, #0
 800bd74:	4bae      	ldr	r3, [pc, #696]	@ (800c030 <__kernel_rem_pio2+0x6a4>)
 800bd76:	0030      	movs	r0, r6
 800bd78:	0039      	movs	r1, r7
 800bd7a:	f7f6 fae7 	bl	800234c <__aeabi_dmul>
 800bd7e:	f7f7 f9f7 	bl	8003170 <__aeabi_d2iz>
 800bd82:	9b00      	ldr	r3, [sp, #0]
 800bd84:	0004      	movs	r4, r0
 800bd86:	009d      	lsls	r5, r3, #2
 800bd88:	f7f7 fa2e 	bl	80031e8 <__aeabi_i2d>
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	4ba7      	ldr	r3, [pc, #668]	@ (800c02c <__kernel_rem_pio2+0x6a0>)
 800bd90:	f7f6 fadc 	bl	800234c <__aeabi_dmul>
 800bd94:	0002      	movs	r2, r0
 800bd96:	000b      	movs	r3, r1
 800bd98:	0030      	movs	r0, r6
 800bd9a:	0039      	movs	r1, r7
 800bd9c:	f7f6 fdbc 	bl	8002918 <__aeabi_dsub>
 800bda0:	f7f7 f9e6 	bl	8003170 <__aeabi_d2iz>
 800bda4:	ab12      	add	r3, sp, #72	@ 0x48
 800bda6:	5158      	str	r0, [r3, r5]
 800bda8:	9b00      	ldr	r3, [sp, #0]
 800bdaa:	aa12      	add	r2, sp, #72	@ 0x48
 800bdac:	3301      	adds	r3, #1
 800bdae:	9300      	str	r3, [sp, #0]
 800bdb0:	9b02      	ldr	r3, [sp, #8]
 800bdb2:	3318      	adds	r3, #24
 800bdb4:	9302      	str	r3, [sp, #8]
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	009b      	lsls	r3, r3, #2
 800bdba:	509c      	str	r4, [r3, r2]
 800bdbc:	e72a      	b.n	800bc14 <__kernel_rem_pio2+0x288>
 800bdbe:	9b00      	ldr	r3, [sp, #0]
 800bdc0:	0030      	movs	r0, r6
 800bdc2:	0039      	movs	r1, r7
 800bdc4:	009c      	lsls	r4, r3, #2
 800bdc6:	f7f7 f9d3 	bl	8003170 <__aeabi_d2iz>
 800bdca:	ab12      	add	r3, sp, #72	@ 0x48
 800bdcc:	5118      	str	r0, [r3, r4]
 800bdce:	e721      	b.n	800bc14 <__kernel_rem_pio2+0x288>
 800bdd0:	00f3      	lsls	r3, r6, #3
 800bdd2:	aa76      	add	r2, sp, #472	@ 0x1d8
 800bdd4:	18d7      	adds	r7, r2, r3
 800bdd6:	00b3      	lsls	r3, r6, #2
 800bdd8:	aa12      	add	r2, sp, #72	@ 0x48
 800bdda:	5898      	ldr	r0, [r3, r2]
 800bddc:	f7f7 fa04 	bl	80031e8 <__aeabi_i2d>
 800bde0:	0022      	movs	r2, r4
 800bde2:	002b      	movs	r3, r5
 800bde4:	f7f6 fab2 	bl	800234c <__aeabi_dmul>
 800bde8:	2200      	movs	r2, #0
 800bdea:	6038      	str	r0, [r7, #0]
 800bdec:	6079      	str	r1, [r7, #4]
 800bdee:	4b90      	ldr	r3, [pc, #576]	@ (800c030 <__kernel_rem_pio2+0x6a4>)
 800bdf0:	0020      	movs	r0, r4
 800bdf2:	0029      	movs	r1, r5
 800bdf4:	f7f6 faaa 	bl	800234c <__aeabi_dmul>
 800bdf8:	3e01      	subs	r6, #1
 800bdfa:	0004      	movs	r4, r0
 800bdfc:	000d      	movs	r5, r1
 800bdfe:	e711      	b.n	800bc24 <__kernel_rem_pio2+0x298>
 800be00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be02:	00e9      	lsls	r1, r5, #3
 800be04:	18c9      	adds	r1, r1, r3
 800be06:	6808      	ldr	r0, [r1, #0]
 800be08:	6849      	ldr	r1, [r1, #4]
 800be0a:	cf0c      	ldmia	r7!, {r2, r3}
 800be0c:	f7f6 fa9e 	bl	800234c <__aeabi_dmul>
 800be10:	0002      	movs	r2, r0
 800be12:	000b      	movs	r3, r1
 800be14:	9802      	ldr	r0, [sp, #8]
 800be16:	9903      	ldr	r1, [sp, #12]
 800be18:	f7f5 fa98 	bl	800134c <__aeabi_dadd>
 800be1c:	9002      	str	r0, [sp, #8]
 800be1e:	9103      	str	r1, [sp, #12]
 800be20:	3501      	adds	r5, #1
 800be22:	9b08      	ldr	r3, [sp, #32]
 800be24:	429d      	cmp	r5, r3
 800be26:	dc01      	bgt.n	800be2c <__kernel_rem_pio2+0x4a0>
 800be28:	42b5      	cmp	r5, r6
 800be2a:	dde9      	ble.n	800be00 <__kernel_rem_pio2+0x474>
 800be2c:	00f6      	lsls	r6, r6, #3
 800be2e:	ab4e      	add	r3, sp, #312	@ 0x138
 800be30:	199b      	adds	r3, r3, r6
 800be32:	9902      	ldr	r1, [sp, #8]
 800be34:	9a03      	ldr	r2, [sp, #12]
 800be36:	3c01      	subs	r4, #1
 800be38:	6019      	str	r1, [r3, #0]
 800be3a:	605a      	str	r2, [r3, #4]
 800be3c:	e6f8      	b.n	800bc30 <__kernel_rem_pio2+0x2a4>
 800be3e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800be40:	2b02      	cmp	r3, #2
 800be42:	dc0b      	bgt.n	800be5c <__kernel_rem_pio2+0x4d0>
 800be44:	2b00      	cmp	r3, #0
 800be46:	dd00      	ble.n	800be4a <__kernel_rem_pio2+0x4be>
 800be48:	e084      	b.n	800bf54 <__kernel_rem_pio2+0x5c8>
 800be4a:	d052      	beq.n	800bef2 <__kernel_rem_pio2+0x566>
 800be4c:	2007      	movs	r0, #7
 800be4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800be50:	4003      	ands	r3, r0
 800be52:	0018      	movs	r0, r3
 800be54:	239f      	movs	r3, #159	@ 0x9f
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	449d      	add	sp, r3
 800be5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be5c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800be5e:	2b03      	cmp	r3, #3
 800be60:	d1f4      	bne.n	800be4c <__kernel_rem_pio2+0x4c0>
 800be62:	9b00      	ldr	r3, [sp, #0]
 800be64:	aa4e      	add	r2, sp, #312	@ 0x138
 800be66:	00db      	lsls	r3, r3, #3
 800be68:	18d4      	adds	r4, r2, r3
 800be6a:	0025      	movs	r5, r4
 800be6c:	9b00      	ldr	r3, [sp, #0]
 800be6e:	9302      	str	r3, [sp, #8]
 800be70:	9b02      	ldr	r3, [sp, #8]
 800be72:	3d08      	subs	r5, #8
 800be74:	2b00      	cmp	r3, #0
 800be76:	dd00      	ble.n	800be7a <__kernel_rem_pio2+0x4ee>
 800be78:	e07a      	b.n	800bf70 <__kernel_rem_pio2+0x5e4>
 800be7a:	9d00      	ldr	r5, [sp, #0]
 800be7c:	3c08      	subs	r4, #8
 800be7e:	2d01      	cmp	r5, #1
 800be80:	dd00      	ble.n	800be84 <__kernel_rem_pio2+0x4f8>
 800be82:	e095      	b.n	800bfb0 <__kernel_rem_pio2+0x624>
 800be84:	2000      	movs	r0, #0
 800be86:	2100      	movs	r1, #0
 800be88:	9b00      	ldr	r3, [sp, #0]
 800be8a:	2b01      	cmp	r3, #1
 800be8c:	dd00      	ble.n	800be90 <__kernel_rem_pio2+0x504>
 800be8e:	e0ad      	b.n	800bfec <__kernel_rem_pio2+0x660>
 800be90:	9b50      	ldr	r3, [sp, #320]	@ 0x140
 800be92:	9c51      	ldr	r4, [sp, #324]	@ 0x144
 800be94:	9d4e      	ldr	r5, [sp, #312]	@ 0x138
 800be96:	9e4f      	ldr	r6, [sp, #316]	@ 0x13c
 800be98:	9300      	str	r3, [sp, #0]
 800be9a:	9401      	str	r4, [sp, #4]
 800be9c:	9b06      	ldr	r3, [sp, #24]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d000      	beq.n	800bea4 <__kernel_rem_pio2+0x518>
 800bea2:	e0af      	b.n	800c004 <__kernel_rem_pio2+0x678>
 800bea4:	9b05      	ldr	r3, [sp, #20]
 800bea6:	601d      	str	r5, [r3, #0]
 800bea8:	605e      	str	r6, [r3, #4]
 800beaa:	9c00      	ldr	r4, [sp, #0]
 800beac:	9d01      	ldr	r5, [sp, #4]
 800beae:	6118      	str	r0, [r3, #16]
 800beb0:	6159      	str	r1, [r3, #20]
 800beb2:	609c      	str	r4, [r3, #8]
 800beb4:	60dd      	str	r5, [r3, #12]
 800beb6:	e7c9      	b.n	800be4c <__kernel_rem_pio2+0x4c0>
 800beb8:	9b00      	ldr	r3, [sp, #0]
 800beba:	aa4e      	add	r2, sp, #312	@ 0x138
 800bebc:	00db      	lsls	r3, r3, #3
 800bebe:	18d3      	adds	r3, r2, r3
 800bec0:	0020      	movs	r0, r4
 800bec2:	681a      	ldr	r2, [r3, #0]
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	0029      	movs	r1, r5
 800bec8:	f7f5 fa40 	bl	800134c <__aeabi_dadd>
 800becc:	0004      	movs	r4, r0
 800bece:	000d      	movs	r5, r1
 800bed0:	9b00      	ldr	r3, [sp, #0]
 800bed2:	3b01      	subs	r3, #1
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	9b00      	ldr	r3, [sp, #0]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	daed      	bge.n	800beb8 <__kernel_rem_pio2+0x52c>
 800bedc:	9b06      	ldr	r3, [sp, #24]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d003      	beq.n	800beea <__kernel_rem_pio2+0x55e>
 800bee2:	2180      	movs	r1, #128	@ 0x80
 800bee4:	0609      	lsls	r1, r1, #24
 800bee6:	186b      	adds	r3, r5, r1
 800bee8:	001d      	movs	r5, r3
 800beea:	9b05      	ldr	r3, [sp, #20]
 800beec:	601c      	str	r4, [r3, #0]
 800beee:	605d      	str	r5, [r3, #4]
 800bef0:	e7ac      	b.n	800be4c <__kernel_rem_pio2+0x4c0>
 800bef2:	2400      	movs	r4, #0
 800bef4:	2500      	movs	r5, #0
 800bef6:	e7ee      	b.n	800bed6 <__kernel_rem_pio2+0x54a>
 800bef8:	00e3      	lsls	r3, r4, #3
 800befa:	aa4e      	add	r2, sp, #312	@ 0x138
 800befc:	18d3      	adds	r3, r2, r3
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	685b      	ldr	r3, [r3, #4]
 800bf02:	f7f5 fa23 	bl	800134c <__aeabi_dadd>
 800bf06:	3c01      	subs	r4, #1
 800bf08:	2c00      	cmp	r4, #0
 800bf0a:	daf5      	bge.n	800bef8 <__kernel_rem_pio2+0x56c>
 800bf0c:	9c06      	ldr	r4, [sp, #24]
 800bf0e:	0002      	movs	r2, r0
 800bf10:	000b      	movs	r3, r1
 800bf12:	2c00      	cmp	r4, #0
 800bf14:	d002      	beq.n	800bf1c <__kernel_rem_pio2+0x590>
 800bf16:	2480      	movs	r4, #128	@ 0x80
 800bf18:	0624      	lsls	r4, r4, #24
 800bf1a:	190b      	adds	r3, r1, r4
 800bf1c:	9c05      	ldr	r4, [sp, #20]
 800bf1e:	2501      	movs	r5, #1
 800bf20:	6022      	str	r2, [r4, #0]
 800bf22:	6063      	str	r3, [r4, #4]
 800bf24:	0002      	movs	r2, r0
 800bf26:	000b      	movs	r3, r1
 800bf28:	984e      	ldr	r0, [sp, #312]	@ 0x138
 800bf2a:	994f      	ldr	r1, [sp, #316]	@ 0x13c
 800bf2c:	f7f6 fcf4 	bl	8002918 <__aeabi_dsub>
 800bf30:	0006      	movs	r6, r0
 800bf32:	000f      	movs	r7, r1
 800bf34:	ac4e      	add	r4, sp, #312	@ 0x138
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	3408      	adds	r4, #8
 800bf3a:	42ab      	cmp	r3, r5
 800bf3c:	da0e      	bge.n	800bf5c <__kernel_rem_pio2+0x5d0>
 800bf3e:	9b06      	ldr	r3, [sp, #24]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d003      	beq.n	800bf4c <__kernel_rem_pio2+0x5c0>
 800bf44:	2180      	movs	r1, #128	@ 0x80
 800bf46:	0609      	lsls	r1, r1, #24
 800bf48:	187b      	adds	r3, r7, r1
 800bf4a:	001f      	movs	r7, r3
 800bf4c:	9b05      	ldr	r3, [sp, #20]
 800bf4e:	609e      	str	r6, [r3, #8]
 800bf50:	60df      	str	r7, [r3, #12]
 800bf52:	e77b      	b.n	800be4c <__kernel_rem_pio2+0x4c0>
 800bf54:	2000      	movs	r0, #0
 800bf56:	2100      	movs	r1, #0
 800bf58:	9c00      	ldr	r4, [sp, #0]
 800bf5a:	e7d5      	b.n	800bf08 <__kernel_rem_pio2+0x57c>
 800bf5c:	0030      	movs	r0, r6
 800bf5e:	6822      	ldr	r2, [r4, #0]
 800bf60:	6863      	ldr	r3, [r4, #4]
 800bf62:	0039      	movs	r1, r7
 800bf64:	f7f5 f9f2 	bl	800134c <__aeabi_dadd>
 800bf68:	3501      	adds	r5, #1
 800bf6a:	0006      	movs	r6, r0
 800bf6c:	000f      	movs	r7, r1
 800bf6e:	e7e2      	b.n	800bf36 <__kernel_rem_pio2+0x5aa>
 800bf70:	9b02      	ldr	r3, [sp, #8]
 800bf72:	3b01      	subs	r3, #1
 800bf74:	9302      	str	r3, [sp, #8]
 800bf76:	682a      	ldr	r2, [r5, #0]
 800bf78:	686b      	ldr	r3, [r5, #4]
 800bf7a:	9208      	str	r2, [sp, #32]
 800bf7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf7e:	9808      	ldr	r0, [sp, #32]
 800bf80:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf82:	68aa      	ldr	r2, [r5, #8]
 800bf84:	68eb      	ldr	r3, [r5, #12]
 800bf86:	920a      	str	r2, [sp, #40]	@ 0x28
 800bf88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf8a:	f7f5 f9df 	bl	800134c <__aeabi_dadd>
 800bf8e:	0002      	movs	r2, r0
 800bf90:	000b      	movs	r3, r1
 800bf92:	0006      	movs	r6, r0
 800bf94:	000f      	movs	r7, r1
 800bf96:	9808      	ldr	r0, [sp, #32]
 800bf98:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf9a:	f7f6 fcbd 	bl	8002918 <__aeabi_dsub>
 800bf9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bfa0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfa2:	f7f5 f9d3 	bl	800134c <__aeabi_dadd>
 800bfa6:	602e      	str	r6, [r5, #0]
 800bfa8:	606f      	str	r7, [r5, #4]
 800bfaa:	60a8      	str	r0, [r5, #8]
 800bfac:	60e9      	str	r1, [r5, #12]
 800bfae:	e75f      	b.n	800be70 <__kernel_rem_pio2+0x4e4>
 800bfb0:	6822      	ldr	r2, [r4, #0]
 800bfb2:	6863      	ldr	r3, [r4, #4]
 800bfb4:	9202      	str	r2, [sp, #8]
 800bfb6:	9303      	str	r3, [sp, #12]
 800bfb8:	9802      	ldr	r0, [sp, #8]
 800bfba:	9903      	ldr	r1, [sp, #12]
 800bfbc:	68a2      	ldr	r2, [r4, #8]
 800bfbe:	68e3      	ldr	r3, [r4, #12]
 800bfc0:	9208      	str	r2, [sp, #32]
 800bfc2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfc4:	f7f5 f9c2 	bl	800134c <__aeabi_dadd>
 800bfc8:	0002      	movs	r2, r0
 800bfca:	000b      	movs	r3, r1
 800bfcc:	0006      	movs	r6, r0
 800bfce:	000f      	movs	r7, r1
 800bfd0:	9802      	ldr	r0, [sp, #8]
 800bfd2:	9903      	ldr	r1, [sp, #12]
 800bfd4:	f7f6 fca0 	bl	8002918 <__aeabi_dsub>
 800bfd8:	9a08      	ldr	r2, [sp, #32]
 800bfda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfdc:	f7f5 f9b6 	bl	800134c <__aeabi_dadd>
 800bfe0:	3d01      	subs	r5, #1
 800bfe2:	60a0      	str	r0, [r4, #8]
 800bfe4:	60e1      	str	r1, [r4, #12]
 800bfe6:	6026      	str	r6, [r4, #0]
 800bfe8:	6067      	str	r7, [r4, #4]
 800bfea:	e747      	b.n	800be7c <__kernel_rem_pio2+0x4f0>
 800bfec:	9b00      	ldr	r3, [sp, #0]
 800bfee:	aa4e      	add	r2, sp, #312	@ 0x138
 800bff0:	00db      	lsls	r3, r3, #3
 800bff2:	18d3      	adds	r3, r2, r3
 800bff4:	681a      	ldr	r2, [r3, #0]
 800bff6:	685b      	ldr	r3, [r3, #4]
 800bff8:	f7f5 f9a8 	bl	800134c <__aeabi_dadd>
 800bffc:	9b00      	ldr	r3, [sp, #0]
 800bffe:	3b01      	subs	r3, #1
 800c000:	9300      	str	r3, [sp, #0]
 800c002:	e741      	b.n	800be88 <__kernel_rem_pio2+0x4fc>
 800c004:	9b05      	ldr	r3, [sp, #20]
 800c006:	9a05      	ldr	r2, [sp, #20]
 800c008:	601d      	str	r5, [r3, #0]
 800c00a:	2380      	movs	r3, #128	@ 0x80
 800c00c:	061b      	lsls	r3, r3, #24
 800c00e:	18f4      	adds	r4, r6, r3
 800c010:	6054      	str	r4, [r2, #4]
 800c012:	9a00      	ldr	r2, [sp, #0]
 800c014:	9c05      	ldr	r4, [sp, #20]
 800c016:	60a2      	str	r2, [r4, #8]
 800c018:	001a      	movs	r2, r3
 800c01a:	9c01      	ldr	r4, [sp, #4]
 800c01c:	18e3      	adds	r3, r4, r3
 800c01e:	9c05      	ldr	r4, [sp, #20]
 800c020:	60e3      	str	r3, [r4, #12]
 800c022:	188b      	adds	r3, r1, r2
 800c024:	6120      	str	r0, [r4, #16]
 800c026:	6163      	str	r3, [r4, #20]
 800c028:	e710      	b.n	800be4c <__kernel_rem_pio2+0x4c0>
 800c02a:	46c0      	nop			@ (mov r8, r8)
 800c02c:	41700000 	.word	0x41700000
 800c030:	3e700000 	.word	0x3e700000

0800c034 <scalbn>:
 800c034:	004b      	lsls	r3, r1, #1
 800c036:	b570      	push	{r4, r5, r6, lr}
 800c038:	0d5b      	lsrs	r3, r3, #21
 800c03a:	0014      	movs	r4, r2
 800c03c:	000d      	movs	r5, r1
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d10f      	bne.n	800c062 <scalbn+0x2e>
 800c042:	004b      	lsls	r3, r1, #1
 800c044:	085b      	lsrs	r3, r3, #1
 800c046:	4303      	orrs	r3, r0
 800c048:	d012      	beq.n	800c070 <scalbn+0x3c>
 800c04a:	4b23      	ldr	r3, [pc, #140]	@ (800c0d8 <scalbn+0xa4>)
 800c04c:	2200      	movs	r2, #0
 800c04e:	f7f6 f97d 	bl	800234c <__aeabi_dmul>
 800c052:	4b22      	ldr	r3, [pc, #136]	@ (800c0dc <scalbn+0xa8>)
 800c054:	429c      	cmp	r4, r3
 800c056:	da0c      	bge.n	800c072 <scalbn+0x3e>
 800c058:	4a21      	ldr	r2, [pc, #132]	@ (800c0e0 <scalbn+0xac>)
 800c05a:	4b22      	ldr	r3, [pc, #136]	@ (800c0e4 <scalbn+0xb0>)
 800c05c:	f7f6 f976 	bl	800234c <__aeabi_dmul>
 800c060:	e006      	b.n	800c070 <scalbn+0x3c>
 800c062:	4a21      	ldr	r2, [pc, #132]	@ (800c0e8 <scalbn+0xb4>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d108      	bne.n	800c07a <scalbn+0x46>
 800c068:	0002      	movs	r2, r0
 800c06a:	000b      	movs	r3, r1
 800c06c:	f7f5 f96e 	bl	800134c <__aeabi_dadd>
 800c070:	bd70      	pop	{r4, r5, r6, pc}
 800c072:	000d      	movs	r5, r1
 800c074:	004b      	lsls	r3, r1, #1
 800c076:	0d5b      	lsrs	r3, r3, #21
 800c078:	3b36      	subs	r3, #54	@ 0x36
 800c07a:	4a1c      	ldr	r2, [pc, #112]	@ (800c0ec <scalbn+0xb8>)
 800c07c:	4294      	cmp	r4, r2
 800c07e:	dd0a      	ble.n	800c096 <scalbn+0x62>
 800c080:	4c1b      	ldr	r4, [pc, #108]	@ (800c0f0 <scalbn+0xbc>)
 800c082:	4d1c      	ldr	r5, [pc, #112]	@ (800c0f4 <scalbn+0xc0>)
 800c084:	2900      	cmp	r1, #0
 800c086:	da01      	bge.n	800c08c <scalbn+0x58>
 800c088:	4c19      	ldr	r4, [pc, #100]	@ (800c0f0 <scalbn+0xbc>)
 800c08a:	4d1b      	ldr	r5, [pc, #108]	@ (800c0f8 <scalbn+0xc4>)
 800c08c:	4a18      	ldr	r2, [pc, #96]	@ (800c0f0 <scalbn+0xbc>)
 800c08e:	4b19      	ldr	r3, [pc, #100]	@ (800c0f4 <scalbn+0xc0>)
 800c090:	0020      	movs	r0, r4
 800c092:	0029      	movs	r1, r5
 800c094:	e7e2      	b.n	800c05c <scalbn+0x28>
 800c096:	18e2      	adds	r2, r4, r3
 800c098:	4b18      	ldr	r3, [pc, #96]	@ (800c0fc <scalbn+0xc8>)
 800c09a:	429a      	cmp	r2, r3
 800c09c:	dcf0      	bgt.n	800c080 <scalbn+0x4c>
 800c09e:	2a00      	cmp	r2, #0
 800c0a0:	dd05      	ble.n	800c0ae <scalbn+0x7a>
 800c0a2:	4b17      	ldr	r3, [pc, #92]	@ (800c100 <scalbn+0xcc>)
 800c0a4:	0512      	lsls	r2, r2, #20
 800c0a6:	402b      	ands	r3, r5
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	0019      	movs	r1, r3
 800c0ac:	e7e0      	b.n	800c070 <scalbn+0x3c>
 800c0ae:	0013      	movs	r3, r2
 800c0b0:	3335      	adds	r3, #53	@ 0x35
 800c0b2:	da08      	bge.n	800c0c6 <scalbn+0x92>
 800c0b4:	4c0a      	ldr	r4, [pc, #40]	@ (800c0e0 <scalbn+0xac>)
 800c0b6:	4d0b      	ldr	r5, [pc, #44]	@ (800c0e4 <scalbn+0xb0>)
 800c0b8:	2900      	cmp	r1, #0
 800c0ba:	da01      	bge.n	800c0c0 <scalbn+0x8c>
 800c0bc:	4c08      	ldr	r4, [pc, #32]	@ (800c0e0 <scalbn+0xac>)
 800c0be:	4d11      	ldr	r5, [pc, #68]	@ (800c104 <scalbn+0xd0>)
 800c0c0:	4a07      	ldr	r2, [pc, #28]	@ (800c0e0 <scalbn+0xac>)
 800c0c2:	4b08      	ldr	r3, [pc, #32]	@ (800c0e4 <scalbn+0xb0>)
 800c0c4:	e7e4      	b.n	800c090 <scalbn+0x5c>
 800c0c6:	4b0e      	ldr	r3, [pc, #56]	@ (800c100 <scalbn+0xcc>)
 800c0c8:	3236      	adds	r2, #54	@ 0x36
 800c0ca:	401d      	ands	r5, r3
 800c0cc:	0512      	lsls	r2, r2, #20
 800c0ce:	432a      	orrs	r2, r5
 800c0d0:	0011      	movs	r1, r2
 800c0d2:	4b0d      	ldr	r3, [pc, #52]	@ (800c108 <scalbn+0xd4>)
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	e7c1      	b.n	800c05c <scalbn+0x28>
 800c0d8:	43500000 	.word	0x43500000
 800c0dc:	ffff3cb0 	.word	0xffff3cb0
 800c0e0:	c2f8f359 	.word	0xc2f8f359
 800c0e4:	01a56e1f 	.word	0x01a56e1f
 800c0e8:	000007ff 	.word	0x000007ff
 800c0ec:	0000c350 	.word	0x0000c350
 800c0f0:	8800759c 	.word	0x8800759c
 800c0f4:	7e37e43c 	.word	0x7e37e43c
 800c0f8:	fe37e43c 	.word	0xfe37e43c
 800c0fc:	000007fe 	.word	0x000007fe
 800c100:	800fffff 	.word	0x800fffff
 800c104:	81a56e1f 	.word	0x81a56e1f
 800c108:	3c900000 	.word	0x3c900000

0800c10c <floor>:
 800c10c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c10e:	004b      	lsls	r3, r1, #1
 800c110:	4a36      	ldr	r2, [pc, #216]	@ (800c1ec <floor+0xe0>)
 800c112:	0d5b      	lsrs	r3, r3, #21
 800c114:	189e      	adds	r6, r3, r2
 800c116:	000c      	movs	r4, r1
 800c118:	0005      	movs	r5, r0
 800c11a:	9001      	str	r0, [sp, #4]
 800c11c:	2e13      	cmp	r6, #19
 800c11e:	dc2f      	bgt.n	800c180 <floor+0x74>
 800c120:	2e00      	cmp	r6, #0
 800c122:	da14      	bge.n	800c14e <floor+0x42>
 800c124:	4a32      	ldr	r2, [pc, #200]	@ (800c1f0 <floor+0xe4>)
 800c126:	4b33      	ldr	r3, [pc, #204]	@ (800c1f4 <floor+0xe8>)
 800c128:	f7f5 f910 	bl	800134c <__aeabi_dadd>
 800c12c:	2200      	movs	r2, #0
 800c12e:	2300      	movs	r3, #0
 800c130:	f7f4 f9a4 	bl	800047c <__aeabi_dcmpgt>
 800c134:	2800      	cmp	r0, #0
 800c136:	d007      	beq.n	800c148 <floor+0x3c>
 800c138:	2c00      	cmp	r4, #0
 800c13a:	da50      	bge.n	800c1de <floor+0xd2>
 800c13c:	0064      	lsls	r4, r4, #1
 800c13e:	0864      	lsrs	r4, r4, #1
 800c140:	4325      	orrs	r5, r4
 800c142:	d14f      	bne.n	800c1e4 <floor+0xd8>
 800c144:	2480      	movs	r4, #128	@ 0x80
 800c146:	0624      	lsls	r4, r4, #24
 800c148:	0021      	movs	r1, r4
 800c14a:	0028      	movs	r0, r5
 800c14c:	e022      	b.n	800c194 <floor+0x88>
 800c14e:	4f2a      	ldr	r7, [pc, #168]	@ (800c1f8 <floor+0xec>)
 800c150:	4137      	asrs	r7, r6
 800c152:	003b      	movs	r3, r7
 800c154:	400b      	ands	r3, r1
 800c156:	4303      	orrs	r3, r0
 800c158:	d01c      	beq.n	800c194 <floor+0x88>
 800c15a:	4a25      	ldr	r2, [pc, #148]	@ (800c1f0 <floor+0xe4>)
 800c15c:	4b25      	ldr	r3, [pc, #148]	@ (800c1f4 <floor+0xe8>)
 800c15e:	f7f5 f8f5 	bl	800134c <__aeabi_dadd>
 800c162:	2200      	movs	r2, #0
 800c164:	2300      	movs	r3, #0
 800c166:	f7f4 f989 	bl	800047c <__aeabi_dcmpgt>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	d0ec      	beq.n	800c148 <floor+0x3c>
 800c16e:	2c00      	cmp	r4, #0
 800c170:	da03      	bge.n	800c17a <floor+0x6e>
 800c172:	2380      	movs	r3, #128	@ 0x80
 800c174:	035b      	lsls	r3, r3, #13
 800c176:	4133      	asrs	r3, r6
 800c178:	18e4      	adds	r4, r4, r3
 800c17a:	2500      	movs	r5, #0
 800c17c:	43bc      	bics	r4, r7
 800c17e:	e7e3      	b.n	800c148 <floor+0x3c>
 800c180:	2e33      	cmp	r6, #51	@ 0x33
 800c182:	dd09      	ble.n	800c198 <floor+0x8c>
 800c184:	2380      	movs	r3, #128	@ 0x80
 800c186:	00db      	lsls	r3, r3, #3
 800c188:	429e      	cmp	r6, r3
 800c18a:	d103      	bne.n	800c194 <floor+0x88>
 800c18c:	0002      	movs	r2, r0
 800c18e:	000b      	movs	r3, r1
 800c190:	f7f5 f8dc 	bl	800134c <__aeabi_dadd>
 800c194:	b003      	add	sp, #12
 800c196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c198:	2701      	movs	r7, #1
 800c19a:	4a18      	ldr	r2, [pc, #96]	@ (800c1fc <floor+0xf0>)
 800c19c:	427f      	negs	r7, r7
 800c19e:	189b      	adds	r3, r3, r2
 800c1a0:	40df      	lsrs	r7, r3
 800c1a2:	4238      	tst	r0, r7
 800c1a4:	d0f6      	beq.n	800c194 <floor+0x88>
 800c1a6:	4a12      	ldr	r2, [pc, #72]	@ (800c1f0 <floor+0xe4>)
 800c1a8:	4b12      	ldr	r3, [pc, #72]	@ (800c1f4 <floor+0xe8>)
 800c1aa:	f7f5 f8cf 	bl	800134c <__aeabi_dadd>
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	f7f4 f963 	bl	800047c <__aeabi_dcmpgt>
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	d0c6      	beq.n	800c148 <floor+0x3c>
 800c1ba:	2c00      	cmp	r4, #0
 800c1bc:	da02      	bge.n	800c1c4 <floor+0xb8>
 800c1be:	2e14      	cmp	r6, #20
 800c1c0:	d102      	bne.n	800c1c8 <floor+0xbc>
 800c1c2:	3401      	adds	r4, #1
 800c1c4:	43bd      	bics	r5, r7
 800c1c6:	e7bf      	b.n	800c148 <floor+0x3c>
 800c1c8:	2234      	movs	r2, #52	@ 0x34
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	1b92      	subs	r2, r2, r6
 800c1ce:	4093      	lsls	r3, r2
 800c1d0:	18ed      	adds	r5, r5, r3
 800c1d2:	9b01      	ldr	r3, [sp, #4]
 800c1d4:	429d      	cmp	r5, r3
 800c1d6:	419b      	sbcs	r3, r3
 800c1d8:	425b      	negs	r3, r3
 800c1da:	18e4      	adds	r4, r4, r3
 800c1dc:	e7f2      	b.n	800c1c4 <floor+0xb8>
 800c1de:	2500      	movs	r5, #0
 800c1e0:	002c      	movs	r4, r5
 800c1e2:	e7b1      	b.n	800c148 <floor+0x3c>
 800c1e4:	2500      	movs	r5, #0
 800c1e6:	4c06      	ldr	r4, [pc, #24]	@ (800c200 <floor+0xf4>)
 800c1e8:	e7ae      	b.n	800c148 <floor+0x3c>
 800c1ea:	46c0      	nop			@ (mov r8, r8)
 800c1ec:	fffffc01 	.word	0xfffffc01
 800c1f0:	8800759c 	.word	0x8800759c
 800c1f4:	7e37e43c 	.word	0x7e37e43c
 800c1f8:	000fffff 	.word	0x000fffff
 800c1fc:	fffffbed 	.word	0xfffffbed
 800c200:	bff00000 	.word	0xbff00000

0800c204 <_init>:
 800c204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c206:	46c0      	nop			@ (mov r8, r8)
 800c208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c20a:	bc08      	pop	{r3}
 800c20c:	469e      	mov	lr, r3
 800c20e:	4770      	bx	lr

0800c210 <_fini>:
 800c210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c212:	46c0      	nop			@ (mov r8, r8)
 800c214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c216:	bc08      	pop	{r3}
 800c218:	469e      	mov	lr, r3
 800c21a:	4770      	bx	lr
