
ubuntu-preinstalled/strace:     file format elf32-littlearm


Disassembly of section .init:

00018414 <.init>:
   18414:	push	{r3, lr}
   18418:	bl	19374 <strspn@plt+0x96c>
   1841c:	pop	{r3, pc}

Disassembly of section .plt:

00018420 <fdopen@plt-0x14>:
   18420:	push	{lr}		; (str lr, [sp, #-4]!)
   18424:	ldr	lr, [pc, #4]	; 18430 <fdopen@plt-0x4>
   18428:	add	lr, pc, lr
   1842c:	ldr	pc, [lr, #8]!
   18430:	andeq	sl, sl, r4, lsr r8

00018434 <fdopen@plt>:
   18434:	add	ip, pc, #0, 12
   18438:	add	ip, ip, #696320	; 0xaa000
   1843c:	ldr	pc, [ip, #2100]!	; 0x834

00018440 <calloc@plt>:
   18440:	add	ip, pc, #0, 12
   18444:	add	ip, ip, #696320	; 0xaa000
   18448:	ldr	pc, [ip, #2092]!	; 0x82c

0001844c <fputs_unlocked@plt>:
   1844c:	add	ip, pc, #0, 12
   18450:	add	ip, ip, #696320	; 0xaa000
   18454:	ldr	pc, [ip, #2084]!	; 0x824

00018458 <raise@plt>:
   18458:	add	ip, pc, #0, 12
   1845c:	add	ip, ip, #696320	; 0xaa000
   18460:	ldr	pc, [ip, #2076]!	; 0x81c

00018464 <getpwnam@plt>:
   18464:	add	ip, pc, #0, 12
   18468:	add	ip, ip, #696320	; 0xaa000
   1846c:	ldr	pc, [ip, #2068]!	; 0x814

00018470 <strcmp@plt>:
   18470:			; <UNDEFINED> instruction: 0xe7fd4778
   18474:	add	ip, pc, #0, 12
   18478:	add	ip, ip, #696320	; 0xaa000
   1847c:	ldr	pc, [ip, #2056]!	; 0x808

00018480 <__cxa_finalize@plt>:
   18480:	add	ip, pc, #0, 12
   18484:	add	ip, ip, #696320	; 0xaa000
   18488:	ldr	pc, [ip, #2048]!	; 0x800

0001848c <strtol@plt>:
   1848c:	add	ip, pc, #0, 12
   18490:	add	ip, ip, #696320	; 0xaa000
   18494:	ldr	pc, [ip, #2040]!	; 0x7f8

00018498 <strcspn@plt>:
   18498:	add	ip, pc, #0, 12
   1849c:	add	ip, ip, #696320	; 0xaa000
   184a0:	ldr	pc, [ip, #2032]!	; 0x7f0

000184a4 <pause@plt>:
   184a4:	add	ip, pc, #0, 12
   184a8:	add	ip, ip, #696320	; 0xaa000
   184ac:	ldr	pc, [ip, #2024]!	; 0x7e8

000184b0 <regerror@plt>:
   184b0:	add	ip, pc, #0, 12
   184b4:	add	ip, ip, #696320	; 0xaa000
   184b8:	ldr	pc, [ip, #2016]!	; 0x7e0

000184bc <setrlimit64@plt>:
   184bc:	add	ip, pc, #0, 12
   184c0:	add	ip, ip, #696320	; 0xaa000
   184c4:	ldr	pc, [ip, #2008]!	; 0x7d8

000184c8 <read@plt>:
   184c8:	add	ip, pc, #0, 12
   184cc:	add	ip, ip, #696320	; 0xaa000
   184d0:	ldr	pc, [ip, #2000]!	; 0x7d0

000184d4 <fflush@plt>:
   184d4:	add	ip, pc, #0, 12
   184d8:	add	ip, ip, #696320	; 0xaa000
   184dc:	ldr	pc, [ip, #1992]!	; 0x7c8

000184e0 <if_indextoname@plt>:
   184e0:	add	ip, pc, #0, 12
   184e4:	add	ip, ip, #696320	; 0xaa000
   184e8:	ldr	pc, [ip, #1984]!	; 0x7c0

000184ec <getuid@plt>:
   184ec:	add	ip, pc, #0, 12
   184f0:	add	ip, ip, #696320	; 0xaa000
   184f4:	ldr	pc, [ip, #1976]!	; 0x7b8

000184f8 <sigprocmask@plt>:
   184f8:	add	ip, pc, #0, 12
   184fc:	add	ip, ip, #696320	; 0xaa000
   18500:	ldr	pc, [ip, #1968]!	; 0x7b0

00018504 <free@plt>:
   18504:			; <UNDEFINED> instruction: 0xe7fd4778
   18508:	add	ip, pc, #0, 12
   1850c:	add	ip, ip, #696320	; 0xaa000
   18510:	ldr	pc, [ip, #1956]!	; 0x7a4

00018514 <fgets@plt>:
   18514:	add	ip, pc, #0, 12
   18518:	add	ip, ip, #696320	; 0xaa000
   1851c:	ldr	pc, [ip, #1948]!	; 0x79c

00018520 <strndup@plt>:
   18520:	add	ip, pc, #0, 12
   18524:	add	ip, ip, #696320	; 0xaa000
   18528:	ldr	pc, [ip, #1940]!	; 0x794

0001852c <clock_gettime@plt>:
   1852c:	add	ip, pc, #0, 12
   18530:	add	ip, ip, #696320	; 0xaa000
   18534:	ldr	pc, [ip, #1932]!	; 0x78c

00018538 <_exit@plt>:
   18538:	add	ip, pc, #0, 12
   1853c:	add	ip, ip, #696320	; 0xaa000
   18540:	ldr	pc, [ip, #1924]!	; 0x784

00018544 <__vsnprintf_chk@plt>:
   18544:	add	ip, pc, #0, 12
   18548:	add	ip, ip, #696320	; 0xaa000
   1854c:	ldr	pc, [ip, #1916]!	; 0x77c

00018550 <memcpy@plt>:
   18550:	add	ip, pc, #0, 12
   18554:	add	ip, ip, #696320	; 0xaa000
   18558:	ldr	pc, [ip, #1908]!	; 0x774

0001855c <signal@plt>:
   1855c:	add	ip, pc, #0, 12
   18560:	add	ip, ip, #696320	; 0xaa000
   18564:	ldr	pc, [ip, #1900]!	; 0x76c

00018568 <sendmsg@plt>:
   18568:	add	ip, pc, #0, 12
   1856c:	add	ip, ip, #696320	; 0xaa000
   18570:	ldr	pc, [ip, #1892]!	; 0x764

00018574 <memcmp@plt>:
   18574:	add	ip, pc, #0, 12
   18578:	add	ip, ip, #696320	; 0xaa000
   1857c:	ldr	pc, [ip, #1884]!	; 0x75c

00018580 <stpcpy@plt>:
   18580:	add	ip, pc, #0, 12
   18584:	add	ip, ip, #696320	; 0xaa000
   18588:	ldr	pc, [ip, #1876]!	; 0x754

0001858c <uname@plt>:
   1858c:	add	ip, pc, #0, 12
   18590:	add	ip, ip, #696320	; 0xaa000
   18594:	ldr	pc, [ip, #1868]!	; 0x74c

00018598 <__strncpy_chk@plt>:
   18598:	add	ip, pc, #0, 12
   1859c:	add	ip, ip, #696320	; 0xaa000
   185a0:	ldr	pc, [ip, #1860]!	; 0x744

000185a4 <strdup@plt>:
   185a4:	add	ip, pc, #0, 12
   185a8:	add	ip, ip, #696320	; 0xaa000
   185ac:	ldr	pc, [ip, #1852]!	; 0x73c

000185b0 <__stack_chk_fail@plt>:
   185b0:	add	ip, pc, #0, 12
   185b4:	add	ip, ip, #696320	; 0xaa000
   185b8:	ldr	pc, [ip, #1844]!	; 0x734

000185bc <alarm@plt>:
   185bc:	add	ip, pc, #0, 12
   185c0:	add	ip, ip, #696320	; 0xaa000
   185c4:	ldr	pc, [ip, #1836]!	; 0x72c

000185c8 <sysconf@plt>:
   185c8:	add	ip, pc, #0, 12
   185cc:	add	ip, ip, #696320	; 0xaa000
   185d0:	ldr	pc, [ip, #1828]!	; 0x724

000185d4 <dup2@plt>:
   185d4:	add	ip, pc, #0, 12
   185d8:	add	ip, ip, #696320	; 0xaa000
   185dc:	ldr	pc, [ip, #1820]!	; 0x71c

000185e0 <realloc@plt>:
   185e0:	add	ip, pc, #0, 12
   185e4:	add	ip, ip, #696320	; 0xaa000
   185e8:	ldr	pc, [ip, #1812]!	; 0x714

000185ec <initgroups@plt>:
   185ec:	add	ip, pc, #0, 12
   185f0:	add	ip, ip, #696320	; 0xaa000
   185f4:	ldr	pc, [ip, #1804]!	; 0x70c

000185f8 <regexec@plt>:
   185f8:	add	ip, pc, #0, 12
   185fc:	add	ip, ip, #696320	; 0xaa000
   18600:	ldr	pc, [ip, #1796]!	; 0x704

00018604 <timer_create@plt>:
   18604:	add	ip, pc, #0, 12
   18608:	add	ip, ip, #696320	; 0xaa000
   1860c:	ldr	pc, [ip, #1788]!	; 0x6fc

00018610 <wait@plt>:
   18610:	add	ip, pc, #0, 12
   18614:	add	ip, ip, #696320	; 0xaa000
   18618:	ldr	pc, [ip, #1780]!	; 0x6f4

0001861c <strcasecmp@plt>:
   1861c:	add	ip, pc, #0, 12
   18620:	add	ip, ip, #696320	; 0xaa000
   18624:	ldr	pc, [ip, #1772]!	; 0x6ec

00018628 <geteuid@plt>:
   18628:	add	ip, pc, #0, 12
   1862c:	add	ip, ip, #696320	; 0xaa000
   18630:	ldr	pc, [ip, #1764]!	; 0x6e4

00018634 <timer_settime@plt>:
   18634:	add	ip, pc, #0, 12
   18638:	add	ip, ip, #696320	; 0xaa000
   1863c:	ldr	pc, [ip, #1756]!	; 0x6dc

00018640 <readlink@plt>:
   18640:	add	ip, pc, #0, 12
   18644:	add	ip, ip, #696320	; 0xaa000
   18648:	ldr	pc, [ip, #1748]!	; 0x6d4

0001864c <sigaction@plt>:
   1864c:	add	ip, pc, #0, 12
   18650:	add	ip, ip, #696320	; 0xaa000
   18654:	ldr	pc, [ip, #1740]!	; 0x6cc

00018658 <__memcpy_chk@plt>:
   18658:	add	ip, pc, #0, 12
   1865c:	add	ip, ip, #696320	; 0xaa000
   18660:	ldr	pc, [ip, #1732]!	; 0x6c4

00018664 <fwrite@plt>:
   18664:	add	ip, pc, #0, 12
   18668:	add	ip, ip, #696320	; 0xaa000
   1866c:	ldr	pc, [ip, #1724]!	; 0x6bc

00018670 <getxattr@plt>:
   18670:	add	ip, pc, #0, 12
   18674:	add	ip, ip, #696320	; 0xaa000
   18678:	ldr	pc, [ip, #1716]!	; 0x6b4

0001867c <regfree@plt>:
   1867c:	add	ip, pc, #0, 12
   18680:	add	ip, ip, #696320	; 0xaa000
   18684:	ldr	pc, [ip, #1708]!	; 0x6ac

00018688 <strtoll@plt>:
   18688:	add	ip, pc, #0, 12
   1868c:	add	ip, ip, #696320	; 0xaa000
   18690:	ldr	pc, [ip, #1700]!	; 0x6a4

00018694 <__stpcpy_chk@plt>:
   18694:	add	ip, pc, #0, 12
   18698:	add	ip, ip, #696320	; 0xaa000
   1869c:	ldr	pc, [ip, #1692]!	; 0x69c

000186a0 <waitpid@plt>:
   186a0:	add	ip, pc, #0, 12
   186a4:	add	ip, ip, #696320	; 0xaa000
   186a8:	ldr	pc, [ip, #1684]!	; 0x694

000186ac <strcpy@plt>:
   186ac:	add	ip, pc, #0, 12
   186b0:	add	ip, ip, #696320	; 0xaa000
   186b4:	ldr	pc, [ip, #1676]!	; 0x68c

000186b8 <strtok_r@plt>:
   186b8:	add	ip, pc, #0, 12
   186bc:	add	ip, ip, #696320	; 0xaa000
   186c0:	ldr	pc, [ip, #1668]!	; 0x684

000186c4 <opendir@plt>:
   186c4:	add	ip, pc, #0, 12
   186c8:	add	ip, ip, #696320	; 0xaa000
   186cc:	ldr	pc, [ip, #1660]!	; 0x67c

000186d0 <open64@plt>:
   186d0:	add	ip, pc, #0, 12
   186d4:	add	ip, ip, #696320	; 0xaa000
   186d8:	ldr	pc, [ip, #1652]!	; 0x674

000186dc <__asprintf_chk@plt>:
   186dc:	add	ip, pc, #0, 12
   186e0:	add	ip, ip, #696320	; 0xaa000
   186e4:	ldr	pc, [ip, #1644]!	; 0x66c

000186e8 <getenv@plt>:
   186e8:	add	ip, pc, #0, 12
   186ec:	add	ip, ip, #696320	; 0xaa000
   186f0:	ldr	pc, [ip, #1636]!	; 0x664

000186f4 <process_vm_readv@plt>:
   186f4:	add	ip, pc, #0, 12
   186f8:	add	ip, ip, #696320	; 0xaa000
   186fc:	ldr	pc, [ip, #1628]!	; 0x65c

00018700 <malloc@plt>:
   18700:	add	ip, pc, #0, 12
   18704:	add	ip, ip, #696320	; 0xaa000
   18708:	ldr	pc, [ip, #1620]!	; 0x654

0001870c <sigaddset@plt>:
   1870c:	add	ip, pc, #0, 12
   18710:	add	ip, ip, #696320	; 0xaa000
   18714:	ldr	pc, [ip, #1612]!	; 0x64c

00018718 <__libc_start_main@plt>:
   18718:	add	ip, pc, #0, 12
   1871c:	add	ip, ip, #696320	; 0xaa000
   18720:	ldr	pc, [ip, #1604]!	; 0x644

00018724 <strerror@plt>:
   18724:	add	ip, pc, #0, 12
   18728:	add	ip, ip, #696320	; 0xaa000
   1872c:	ldr	pc, [ip, #1596]!	; 0x63c

00018730 <wait4@plt>:
   18730:	add	ip, pc, #0, 12
   18734:	add	ip, ip, #696320	; 0xaa000
   18738:	ldr	pc, [ip, #1588]!	; 0x634

0001873c <strftime@plt>:
   1873c:	add	ip, pc, #0, 12
   18740:	add	ip, ip, #696320	; 0xaa000
   18744:	ldr	pc, [ip, #1580]!	; 0x62c

00018748 <__vfprintf_chk@plt>:
   18748:	add	ip, pc, #0, 12
   1874c:	add	ip, ip, #696320	; 0xaa000
   18750:	ldr	pc, [ip, #1572]!	; 0x624

00018754 <localtime@plt>:
   18754:	add	ip, pc, #0, 12
   18758:	add	ip, ip, #696320	; 0xaa000
   1875c:	ldr	pc, [ip, #1564]!	; 0x61c

00018760 <timer_gettime@plt>:
   18760:	add	ip, pc, #0, 12
   18764:	add	ip, ip, #696320	; 0xaa000
   18768:	ldr	pc, [ip, #1556]!	; 0x614

0001876c <__gmon_start__@plt>:
   1876c:	add	ip, pc, #0, 12
   18770:	add	ip, ip, #696320	; 0xaa000
   18774:	ldr	pc, [ip, #1548]!	; 0x60c

00018778 <getopt_long@plt>:
   18778:	add	ip, pc, #0, 12
   1877c:	add	ip, ip, #696320	; 0xaa000
   18780:	ldr	pc, [ip, #1540]!	; 0x604

00018784 <kill@plt>:
   18784:	add	ip, pc, #0, 12
   18788:	add	ip, ip, #696320	; 0xaa000
   1878c:	ldr	pc, [ip, #1532]!	; 0x5fc

00018790 <getcwd@plt>:
   18790:	add	ip, pc, #0, 12
   18794:	add	ip, ip, #696320	; 0xaa000
   18798:	ldr	pc, [ip, #1524]!	; 0x5f4

0001879c <getpid@plt>:
   1879c:	add	ip, pc, #0, 12
   187a0:	add	ip, ip, #696320	; 0xaa000
   187a4:	ldr	pc, [ip, #1516]!	; 0x5ec

000187a8 <exit@plt>:
   187a8:	add	ip, pc, #0, 12
   187ac:	add	ip, ip, #696320	; 0xaa000
   187b0:	ldr	pc, [ip, #1508]!	; 0x5e4

000187b4 <syscall@plt>:
   187b4:	add	ip, pc, #0, 12
   187b8:	add	ip, ip, #696320	; 0xaa000
   187bc:	ldr	pc, [ip, #1500]!	; 0x5dc

000187c0 <strtoul@plt>:
   187c0:	add	ip, pc, #0, 12
   187c4:	add	ip, ip, #696320	; 0xaa000
   187c8:	ldr	pc, [ip, #1492]!	; 0x5d4

000187cc <strlen@plt>:
   187cc:	add	ip, pc, #0, 12
   187d0:	add	ip, ip, #696320	; 0xaa000
   187d4:	ldr	pc, [ip, #1484]!	; 0x5cc

000187d8 <setsid@plt>:
   187d8:	add	ip, pc, #0, 12
   187dc:	add	ip, ip, #696320	; 0xaa000
   187e0:	ldr	pc, [ip, #1476]!	; 0x5c4

000187e4 <strchr@plt>:
   187e4:	add	ip, pc, #0, 12
   187e8:	add	ip, ip, #696320	; 0xaa000
   187ec:	ldr	pc, [ip, #1468]!	; 0x5bc

000187f0 <setreuid@plt>:
   187f0:	add	ip, pc, #0, 12
   187f4:	add	ip, ip, #696320	; 0xaa000
   187f8:	ldr	pc, [ip, #1460]!	; 0x5b4

000187fc <execv@plt>:
   187fc:	add	ip, pc, #0, 12
   18800:	add	ip, ip, #696320	; 0xaa000
   18804:	ldr	pc, [ip, #1452]!	; 0x5ac

00018808 <__errno_location@plt>:
   18808:	add	ip, pc, #0, 12
   1880c:	add	ip, ip, #696320	; 0xaa000
   18810:	ldr	pc, [ip, #1444]!	; 0x5a4

00018814 <strncasecmp@plt>:
   18814:	add	ip, pc, #0, 12
   18818:	add	ip, ip, #696320	; 0xaa000
   1881c:	ldr	pc, [ip, #1436]!	; 0x59c

00018820 <__isoc99_sscanf@plt>:
   18820:	add	ip, pc, #0, 12
   18824:	add	ip, ip, #696320	; 0xaa000
   18828:	ldr	pc, [ip, #1428]!	; 0x594

0001882c <__vasprintf_chk@plt>:
   1882c:	add	ip, pc, #0, 12
   18830:	add	ip, ip, #696320	; 0xaa000
   18834:	ldr	pc, [ip, #1420]!	; 0x58c

00018838 <setvbuf@plt>:
   18838:	add	ip, pc, #0, 12
   1883c:	add	ip, ip, #696320	; 0xaa000
   18840:	ldr	pc, [ip, #1412]!	; 0x584

00018844 <getgid@plt>:
   18844:	add	ip, pc, #0, 12
   18848:	add	ip, ip, #696320	; 0xaa000
   1884c:	ldr	pc, [ip, #1404]!	; 0x57c

00018850 <memset@plt>:
   18850:			; <UNDEFINED> instruction: 0xe7fd4778
   18854:	add	ip, pc, #0, 12
   18858:	add	ip, ip, #696320	; 0xaa000
   1885c:	ldr	pc, [ip, #1392]!	; 0x570

00018860 <strtoull@plt>:
   18860:	add	ip, pc, #0, 12
   18864:	add	ip, ip, #696320	; 0xaa000
   18868:	ldr	pc, [ip, #1384]!	; 0x568

0001886c <__printf_chk@plt>:
   1886c:	add	ip, pc, #0, 12
   18870:	add	ip, ip, #696320	; 0xaa000
   18874:	ldr	pc, [ip, #1376]!	; 0x560

00018878 <prctl@plt>:
   18878:	add	ip, pc, #0, 12
   1887c:	add	ip, ip, #696320	; 0xaa000
   18880:	ldr	pc, [ip, #1368]!	; 0x558

00018884 <strtod@plt>:
   18884:	add	ip, pc, #0, 12
   18888:	add	ip, ip, #696320	; 0xaa000
   1888c:	ldr	pc, [ip, #1360]!	; 0x550

00018890 <fileno@plt>:
   18890:	add	ip, pc, #0, 12
   18894:	add	ip, ip, #696320	; 0xaa000
   18898:	ldr	pc, [ip, #1352]!	; 0x548

0001889c <__fprintf_chk@plt>:
   1889c:	add	ip, pc, #0, 12
   188a0:	add	ip, ip, #696320	; 0xaa000
   188a4:	ldr	pc, [ip, #1344]!	; 0x540

000188a8 <vfork@plt>:
   188a8:	add	ip, pc, #0, 12
   188ac:	add	ip, ip, #696320	; 0xaa000
   188b0:	ldr	pc, [ip, #1336]!	; 0x538

000188b4 <memchr@plt>:
   188b4:	add	ip, pc, #0, 12
   188b8:	add	ip, ip, #696320	; 0xaa000
   188bc:	ldr	pc, [ip, #1328]!	; 0x530

000188c0 <fclose@plt>:
   188c0:	add	ip, pc, #0, 12
   188c4:	add	ip, ip, #696320	; 0xaa000
   188c8:	ldr	pc, [ip, #1320]!	; 0x528

000188cc <pipe@plt>:
   188cc:	add	ip, pc, #0, 12
   188d0:	add	ip, ip, #696320	; 0xaa000
   188d4:	ldr	pc, [ip, #1312]!	; 0x520

000188d8 <setregid@plt>:
   188d8:	add	ip, pc, #0, 12
   188dc:	add	ip, ip, #696320	; 0xaa000
   188e0:	ldr	pc, [ip, #1304]!	; 0x518

000188e4 <fcntl64@plt>:
   188e4:	add	ip, pc, #0, 12
   188e8:	add	ip, ip, #696320	; 0xaa000
   188ec:	ldr	pc, [ip, #1296]!	; 0x510

000188f0 <setlocale@plt>:
   188f0:	add	ip, pc, #0, 12
   188f4:	add	ip, ip, #696320	; 0xaa000
   188f8:	ldr	pc, [ip, #1288]!	; 0x508

000188fc <sigemptyset@plt>:
   188fc:	add	ip, pc, #0, 12
   18900:	add	ip, ip, #696320	; 0xaa000
   18904:	ldr	pc, [ip, #1280]!	; 0x500

00018908 <fork@plt>:
   18908:	add	ip, pc, #0, 12
   1890c:	add	ip, ip, #696320	; 0xaa000
   18910:	ldr	pc, [ip, #1272]!	; 0x4f8

00018914 <putenv@plt>:
   18914:	add	ip, pc, #0, 12
   18918:	add	ip, ip, #696320	; 0xaa000
   1891c:	ldr	pc, [ip, #1264]!	; 0x4f0

00018920 <execl@plt>:
   18920:	add	ip, pc, #0, 12
   18924:	add	ip, ip, #696320	; 0xaa000
   18928:	ldr	pc, [ip, #1256]!	; 0x4e8

0001892c <open_memstream@plt>:
   1892c:	add	ip, pc, #0, 12
   18930:	add	ip, ip, #696320	; 0xaa000
   18934:	ldr	pc, [ip, #1248]!	; 0x4e0

00018938 <setpgid@plt>:
   18938:	add	ip, pc, #0, 12
   1893c:	add	ip, ip, #696320	; 0xaa000
   18940:	ldr	pc, [ip, #1240]!	; 0x4d8

00018944 <readdir64@plt>:
   18944:	add	ip, pc, #0, 12
   18948:	add	ip, ip, #696320	; 0xaa000
   1894c:	ldr	pc, [ip, #1232]!	; 0x4d0

00018950 <regcomp@plt>:
   18950:	add	ip, pc, #0, 12
   18954:	add	ip, ip, #696320	; 0xaa000
   18958:	ldr	pc, [ip, #1224]!	; 0x4c8

0001895c <putc@plt>:
   1895c:	add	ip, pc, #0, 12
   18960:	add	ip, ip, #696320	; 0xaa000
   18964:	ldr	pc, [ip, #1216]!	; 0x4c0

00018968 <recvmsg@plt>:
   18968:	add	ip, pc, #0, 12
   1896c:	add	ip, ip, #696320	; 0xaa000
   18970:	ldr	pc, [ip, #1208]!	; 0x4b8

00018974 <fopen64@plt>:
   18974:	add	ip, pc, #0, 12
   18978:	add	ip, ip, #696320	; 0xaa000
   1897c:	ldr	pc, [ip, #1200]!	; 0x4b0

00018980 <qsort@plt>:
   18980:	add	ip, pc, #0, 12
   18984:	add	ip, ip, #696320	; 0xaa000
   18988:	ldr	pc, [ip, #1192]!	; 0x4a8

0001898c <inet_ntop@plt>:
   1898c:	add	ip, pc, #0, 12
   18990:	add	ip, ip, #696320	; 0xaa000
   18994:	ldr	pc, [ip, #1184]!	; 0x4a0

00018998 <socket@plt>:
   18998:	add	ip, pc, #0, 12
   1899c:	add	ip, ip, #696320	; 0xaa000
   189a0:	ldr	pc, [ip, #1176]!	; 0x498

000189a4 <sched_getaffinity@plt>:
   189a4:	add	ip, pc, #0, 12
   189a8:	add	ip, ip, #696320	; 0xaa000
   189ac:	ldr	pc, [ip, #1168]!	; 0x490

000189b0 <__xstat64@plt>:
   189b0:	add	ip, pc, #0, 12
   189b4:	add	ip, ip, #696320	; 0xaa000
   189b8:	ldr	pc, [ip, #1160]!	; 0x488

000189bc <strncmp@plt>:
   189bc:	add	ip, pc, #0, 12
   189c0:	add	ip, ip, #696320	; 0xaa000
   189c4:	ldr	pc, [ip, #1152]!	; 0x480

000189c8 <abort@plt>:
   189c8:	add	ip, pc, #0, 12
   189cc:	add	ip, ip, #696320	; 0xaa000
   189d0:	ldr	pc, [ip, #1144]!	; 0x478

000189d4 <realpath@plt>:
   189d4:	add	ip, pc, #0, 12
   189d8:	add	ip, ip, #696320	; 0xaa000
   189dc:	ldr	pc, [ip, #1136]!	; 0x470

000189e0 <close@plt>:
   189e0:	add	ip, pc, #0, 12
   189e4:	add	ip, ip, #696320	; 0xaa000
   189e8:	ldr	pc, [ip, #1128]!	; 0x468

000189ec <ptrace@plt>:
   189ec:			; <UNDEFINED> instruction: 0xe7fd4778
   189f0:	add	ip, pc, #0, 12
   189f4:	add	ip, ip, #696320	; 0xaa000
   189f8:	ldr	pc, [ip, #1116]!	; 0x45c

000189fc <closedir@plt>:
   189fc:	add	ip, pc, #0, 12
   18a00:	add	ip, ip, #696320	; 0xaa000
   18a04:	ldr	pc, [ip, #1108]!	; 0x454

00018a08 <strspn@plt>:
   18a08:	add	ip, pc, #0, 12
   18a0c:	add	ip, ip, #696320	; 0xaa000
   18a10:	ldr	pc, [ip, #1100]!	; 0x44c

Disassembly of section .text:

00018a18 <.text>:
   18a18:	ubfxcs	pc, pc, #17, #21
   18a1c:			; <UNDEFINED> instruction: 0xf8df460d
   18a20:			; <UNDEFINED> instruction: 0x460437f4
   18a24:			; <UNDEFINED> instruction: 0xf8df447a
   18a28:	push	{r4, r5, r6, r7, r8, r9, sl, ip}
   18a2c:	sbcslt	r4, fp, r0, lsl #17
   18a30:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   18a34:	ldmdavs	fp, {r1, r2, sp}
   18a38:			; <UNDEFINED> instruction: 0xf04f9359
   18a3c:			; <UNDEFINED> instruction: 0xf7ff0300
   18a40:	qsaxmi	lr, r9, r8
   18a44:			; <UNDEFINED> instruction: 0xf02d4620
   18a48:			; <UNDEFINED> instruction: 0xf8dff8e5
   18a4c:			; <UNDEFINED> instruction: 0xf8df07d0
   18a50:	ldrbtmi	r1, [r8], #-2000	; 0xfffff830
   18a54:			; <UNDEFINED> instruction: 0x27ccf8df
   18a58:	stmdbvs	r3, {r0, r3, r4, r5, r6, sl, lr}^
   18a5c:			; <UNDEFINED> instruction: 0xf502447a
   18a60:			; <UNDEFINED> instruction: 0xf5017282
   18a64:	blx	fecf5074 <strspn@plt+0xfecdc66c>
   18a68:	andls	pc, r9, #201326594	; 0xc000002
   18a6c:	sbfxcs	pc, pc, #17, #25
   18a70:	bne	454298 <strspn@plt+0x43b890>
   18a74:			; <UNDEFINED> instruction: 0xf8c0095b
   18a78:	ldrbtmi	r3, [sl], #-412	; 0xfffffe64
   18a7c:	eors	r9, r5, r5, lsl #4
   18a80:	stc2	0, cr15, [r4], #200	; 0xc8
   18a84:	sbfxcs	pc, pc, #17, #5
   18a88:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18a8c:			; <UNDEFINED> instruction: 0xd0704293
   18a90:			; <UNDEFINED> instruction: 0xf0002b00
   18a94:	ldmdavs	sl, {r0, r1, r2, r4, r6, r9, pc}^
   18a98:	ldmdavs	r9, {r1, r3, r6, r8, ip, sp, pc}
   18a9c:	addsmi	fp, r3, #1073741838	; 0x4000000e
   18aa0:	addmi	fp, fp, #8, 30
   18aa4:	subvs	sp, sl, r3
   18aa8:	stmib	r3, {r0, r4, sp, lr}^
   18aac:			; <UNDEFINED> instruction: 0xf8df3300
   18ab0:			; <UNDEFINED> instruction: 0xf1a32780
   18ab4:	stmdbls	r5, {r2, r3, r7, sl}
   18ab8:	stmdavc	sl!, {r0, r2, r3, r7, fp, ip, lr}
   18abc:			; <UNDEFINED> instruction: 0xf0402a00
   18ac0:	stmdavs	r3!, {r2, r7, r9, pc}
   18ac4:	ldrbtle	r0, [pc], #-2010	; 18acc <strspn@plt+0xc4>
   18ac8:			; <UNDEFINED> instruction: 0xf0304620
   18acc:			; <UNDEFINED> instruction: 0xf8dffcaf
   18ad0:			; <UNDEFINED> instruction: 0xf8d42764
   18ad4:	addcs	r3, ip, r4, lsl #1
   18ad8:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   18adc:	sbcsmi	pc, r8, r2, asr #17
   18ae0:	strne	pc, [r3], #-2816	; 0xfffff500
   18ae4:			; <UNDEFINED> instruction: 0xf02f4620
   18ae8:	cmplt	r8, sp, ror #16	; <UNPREDICTABLE>
   18aec:			; <UNDEFINED> instruction: 0x3748f8df
   18af0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18af4:	sbcle	r2, r3, r0, lsl #22
   18af8:	strtmi	r2, [r0], -r0, lsl #8
   18afc:			; <UNDEFINED> instruction: 0xf862f02f
   18b00:	mvnsle	r2, r0, lsl #16
   18b04:			; <UNDEFINED> instruction: 0x4734f8df
   18b08:	stmiavs	r5!, {r2, r3, r4, r5, r6, sl, lr}
   18b0c:			; <UNDEFINED> instruction: 0xf02e4628
   18b10:			; <UNDEFINED> instruction: 0xf8d4fe55
   18b14:	blcs	24ebc <strspn@plt+0xc4b4>
   18b18:	msrhi	CPSR_fc, #64	; 0x40
   18b1c:			; <UNDEFINED> instruction: 0xf7ff2000
   18b20:			; <UNDEFINED> instruction: 0xf8dfecda
   18b24:	stmdbls	r5, {r2, r3, r4, r8, r9, sl, sp}
   18b28:			; <UNDEFINED> instruction: 0x3718f8df
   18b2c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   18b30:	ldrsbteq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   18b34:	addsmi	r6, r8, #1245184	; 0x130000
   18b38:			; <UNDEFINED> instruction: 0xf7ffd001
   18b3c:			; <UNDEFINED> instruction: 0xf8dfeec2
   18b40:	ldrbtmi	r4, [ip], #-1800	; 0xfffff8f8
   18b44:	blcs	331d8 <strspn@plt+0x1a7d0>
   18b48:	subshi	pc, r0, #64	; 0x40
   18b4c:			; <UNDEFINED> instruction: 0xf8dfb135
   18b50:	vst1.64	{d19-d21}, [r5 :256], ip
   18b54:	ldrbtmi	r7, [fp], #-1408	; 0xfffffa80
   18b58:	orrspl	pc, ip, r3, asr #17
   18b5c:	usatpl	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   18b60:			; <UNDEFINED> instruction: 0xf8d5447d
   18b64:	ldfcse	f4, [pc], #624	; 18ddc <strspn@plt+0x3d4>
   18b68:	sbcshi	pc, sp, #0, 6
   18b6c:			; <UNDEFINED> instruction: 0xf7ff4620
   18b70:	ldmdavs	sl, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   18b74:			; <UNDEFINED> instruction: 0xd18e429a
   18b78:			; <UNDEFINED> instruction: 0x36d8f8df
   18b7c:			; <UNDEFINED> instruction: 0xf8d3447b
   18b80:	stfcss	f4, [r0], {164}	; 0xa4
   18b84:			; <UNDEFINED> instruction: 0xf8dfd04c
   18b88:	andcs	r2, r0, r8, lsr #13
   18b8c:	ldrdne	pc, [r8, r3]!
   18b90:			; <UNDEFINED> instruction: 0x01a4f8c3
   18b94:	bls	16a3e8 <strspn@plt+0x1519e0>
   18b98:	addne	pc, r4, r4, asr #17
   18b9c:	stmdavc	fp!, {r0, r2, r4, r6, r7, fp, ip, lr}
   18ba0:	addle	r2, lr, r0, lsl #22
   18ba4:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   18ba8:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   18bac:	stc2l	0, cr15, [lr, #-40]!	; 0xffffffd8
   18bb0:	ldrbeq	r6, [r8, r3, lsr #16]
   18bb4:	stmdavc	sl!, {r3, r7, r8, sl, ip, lr, pc}
   18bb8:			; <UNDEFINED> instruction: 0xf8dfb132
   18bbc:	stmdavs	r1!, {r5, r7, r9, sl}^
   18bc0:			; <UNDEFINED> instruction: 0xf00a4478
   18bc4:	stmdavs	r3!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   18bc8:			; <UNDEFINED> instruction: 0x2694f8df
   18bcc:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   18bd0:	ldrbtmi	r6, [sl], #-35	; 0xffffffdd
   18bd4:	orrlt	r6, r9, r1, lsl r8
   18bd8:	blcs	36c8c <strspn@plt+0x1e284>
   18bdc:	sbcshi	pc, r1, #64	; 0x40
   18be0:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   18be4:	stmdavs	r1!, {r9, sp}^
   18be8:	addmi	pc, r4, pc, asr #8
   18bec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   18bf0:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
   18bf4:	vmlal.s8	q9, d0, d0
   18bf8:	stmdavs	r3!, {r2, r3, r7, r9, pc}
   18bfc:			; <UNDEFINED> instruction: 0xf1000559
   18c00:			; <UNDEFINED> instruction: 0xf8df822a
   18c04:	ldrbtmi	r3, [fp], #-1636	; 0xfffff99c
   18c08:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   18c0c:			; <UNDEFINED> instruction: 0xf43f2b00
   18c10:	stclvs	15, cr10, [r1, #364]!	; 0x16c
   18c14:	msreq	SPSR_f, #4, 2
   18c18:	stm	r3, {r5, r7, r8, sl, fp, sp, lr}
   18c1c:	ldrb	r0, [r3, -r3]
   18c20:			; <UNDEFINED> instruction: 0xb11a699a
   18c24:	blcs	33198 <strspn@plt+0x1a790>
   18c28:	svcge	0x0066f43f
   18c2c:	ldc2	0, cr15, [lr, #-32]	; 0xffffffe0
   18c30:			; <UNDEFINED> instruction: 0xf7ff4605
   18c34:	strmi	lr, [r4], -sl, ror #27
   18c38:			; <UNDEFINED> instruction: 0xf0402d00
   18c3c:			; <UNDEFINED> instruction: 0xf8df8217
   18c40:	ldrbtmi	r3, [fp], #-1580	; 0xfffff9d4
   18c44:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   18c48:			; <UNDEFINED> instruction: 0xf0002b00
   18c4c:			; <UNDEFINED> instruction: 0xf10d820c
   18c50:	blge	31b908 <strspn@plt+0x302f00>
   18c54:	addmi	pc, r0, #79	; 0x4f
   18c58:	rscscc	pc, pc, pc, asr #32
   18c5c:			; <UNDEFINED> instruction: 0xf7ff4659
   18c60:	stmdavs	r7!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   18c64:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   18c68:	adcshi	pc, r8, #192, 4
   18c6c:			; <UNDEFINED> instruction: 0xf8dfd05d
   18c70:	strcs	r3, [r0], #-1536	; 0xfffffa00
   18c74:	movwls	r4, #25723	; 0x647b
   18c78:	teqvc	pc, #70254592	; 0x4300000	; <UNPREDICTABLE>
   18c7c:	teqeq	pc, #192, 4	; <UNPREDICTABLE>
   18c80:	blls	1bd8a4 <strspn@plt+0x1a4e9c>
   18c84:	adcmi	r6, fp, #2539520	; 0x26c000
   18c88:	addshi	pc, r8, r0
   18c8c:	strcc	pc, [r0, #2271]!	; 0x8df
   18c90:	ldmpl	r6, {r0, r2, r9, fp, ip, pc}^
   18c94:	blcs	36d68 <strspn@plt+0x1e360>
   18c98:	addshi	pc, r8, r0, asr #32
   18c9c:			; <UNDEFINED> instruction: 0xf02c4628
   18ca0:	strmi	pc, [r7], -r5, lsr #21
   18ca4:			; <UNDEFINED> instruction: 0xf0002800
   18ca8:			; <UNDEFINED> instruction: 0xf8df80fd
   18cac:	ldrbtmi	r3, [fp], #-1480	; 0xfffffa38
   18cb0:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   18cb4:	ldmib	sp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   18cb8:	vst4.8	{d17-d20}, [pc], lr
   18cbc:	blx	b56ae <strspn@plt+0x9cca6>
   18cc0:	stmib	r7, {r9, ip, sp, lr, pc}^
   18cc4:			; <UNDEFINED> instruction: 0x46201216
   18cc8:	blx	54d82 <strspn@plt+0x3c37a>
   18ccc:	strcc	pc, [r8, #2271]!	; 0x8df
   18cd0:	smlabbcs	r0, ip, r2, r2
   18cd4:			; <UNDEFINED> instruction: 0xf804fb02
   18cd8:			; <UNDEFINED> instruction: 0xf8d3447b
   18cdc:	bl	27cd24 <strspn@plt+0x26431c>
   18ce0:	ldrbmi	r0, [r0], -r8, lsl #20
   18ce4:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
   18ce8:	ldrdcs	pc, [r0], -fp
   18cec:	cmneq	pc, r2	; <UNPREDICTABLE>
   18cf0:			; <UNDEFINED> instruction: 0xf8ca1c4b
   18cf4:	vhadd.u8	d18, d3, d4
   18cf8:	blcs	19a18 <strspn@plt+0x1010>
   18cfc:	movwcs	fp, #24516	; 0x5fc4
   18d00:	andcc	pc, r8, r9, asr #16
   18d04:			; <UNDEFINED> instruction: 0xf8d7dd1c
   18d08:			; <UNDEFINED> instruction: 0xf1073090
   18d0c:	addsmi	r0, sl, #140, 4	; 0xc0000008
   18d10:	blcs	4cda0 <strspn@plt+0x34398>
   18d14:	sbcshi	pc, pc, r0
   18d18:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   18d1c:	ldrbtmi	r7, [fp], #-2098	; 0xfffff7ce
   18d20:	strbtvc	lr, [r9], #-2499	; 0xfffff63d
   18d24:			; <UNDEFINED> instruction: 0xf0402a00
   18d28:			; <UNDEFINED> instruction: 0xf8df8103
   18d2c:	ldrbtmi	r2, [sl], #-1364	; 0xfffffaac
   18d30:	addsmi	r6, r3, #5439488	; 0x530000
   18d34:	eorhi	pc, r0, #0
   18d38:			; <UNDEFINED> instruction: 0xf47f2b00
   18d3c:	smlatb	r5, ip, lr, sl
   18d40:			; <UNDEFINED> instruction: 0xf0402900
   18d44:	movwcs	r8, #28878	; 0x70ce
   18d48:	andcc	pc, r8, r9, asr #16
   18d4c:			; <UNDEFINED> instruction: 0x3090f8d7
   18d50:	addeq	pc, ip, #-1073741823	; 0xc0000001
   18d54:			; <UNDEFINED> instruction: 0xd1dc429a
   18d58:	ldrdcc	pc, [ip], r7
   18d5c:			; <UNDEFINED> instruction: 0xd1db429a
   18d60:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   18d64:	ldrbtmi	r7, [fp], #-2096	; 0xfffff7d0
   18d68:	addmi	pc, r4, r7, asr #17
   18d6c:	addscc	pc, r0, r7, asr #17
   18d70:	andsvs	r6, sl, r9, lsl r8
   18d74:	addne	pc, ip, r7, asr #17
   18d78:	stmdacs	r0, {r1, r3, r6, sp, lr}
   18d7c:	sbchi	pc, lr, r0, asr #32
   18d80:	strcc	pc, [r4, #-2271]	; 0xfffff721
   18d84:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
   18d88:	ldrdcc	pc, [r4, r3]!
   18d8c:	bicle	r2, ip, r0, lsl #22
   18d90:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   18d94:			; <UNDEFINED> instruction: 0xf8d3447b
   18d98:	smlattlt	r3, r8, r0, r3
   18d9c:	andcs	sl, r1, #12, 22	; 0x3000
   18da0:	vmov.i32	q10, #1224736768	; 0x49000000
   18da4:			; <UNDEFINED> instruction: 0xf04f0200
   18da8:			; <UNDEFINED> instruction: 0xf7ff30ff
   18dac:	cdpne	12, 0, cr14, cr5, cr2, {6}
   18db0:	blls	1d04a4 <strspn@plt+0x1b7a9c>
   18db4:	adcmi	r6, fp, #2539520	; 0x26c000
   18db8:	svcge	0x0068f47f
   18dbc:	mulcc	r0, fp, r8
   18dc0:	adcsle	r2, r2, pc, ror fp
   18dc4:	movwcs	r9, #2566	; 0xa06
   18dc8:			; <UNDEFINED> instruction: 0xe7ae6193
   18dcc:	ldrdvc	pc, [r0], -fp
   18dd0:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   18dd4:			; <UNDEFINED> instruction: 0xf0079b07
   18dd8:	b	13dafdc <strspn@plt+0x13c25d4>
   18ddc:	teqls	pc, #94208	; 0x17000
   18de0:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   18de4:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
   18de8:	vldrle	d2, [sp, #-0]
   18dec:			; <UNDEFINED> instruction: 0xf1000639
   18df0:			; <UNDEFINED> instruction: 0xf8df80e1
   18df4:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
   18df8:	strbmi	r9, [r0], -r8, lsl #6
   18dfc:			; <UNDEFINED> instruction: 0xffaef028
   18e00:			; <UNDEFINED> instruction: 0xf8df9b08
   18e04:	teqcs	r2, r0	; <illegal shifter operand>
   18e08:	strgt	pc, [ip], #2271	; 0x8df
   18e0c:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   18e10:	strcc	pc, [r8], #2271	; 0x8df
   18e14:			; <UNDEFINED> instruction: 0xf50244fc
   18e18:			; <UNDEFINED> instruction: 0xf8cd7282
   18e1c:	ldrbtmi	ip, [fp], #-0
   18e20:	strbmi	r9, [r8], -r2
   18e24:	blx	554edc <strspn@plt+0x53c4d4>
   18e28:	svceq	0x0000f1b8
   18e2c:	addshi	pc, ip, r0
   18e30:	blcs	2005a24 <strspn@plt+0x1fed01c>
   18e34:	adchi	pc, ip, r0
   18e38:			; <UNDEFINED> instruction: 0xf50d2300
   18e3c:			; <UNDEFINED> instruction: 0xf88d7898
   18e40:			; <UNDEFINED> instruction: 0xf1ba3130
   18e44:	andsle	r0, ip, r0, lsl #30
   18e48:	svceq	0x0007f1ba
   18e4c:	adcshi	pc, r6, r0, lsl #4
   18e50:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18e54:	bl	ea048 <strspn@plt+0xd1640>
   18e58:			; <UNDEFINED> instruction: 0xf8d3038a
   18e5c:			; <UNDEFINED> instruction: 0xf8df1210
   18e60:			; <UNDEFINED> instruction: 0xf50d3444
   18e64:			; <UNDEFINED> instruction: 0x91017898
   18e68:	ldrbtmi	r2, [fp], #-307	; 0xfffffecd
   18e6c:			; <UNDEFINED> instruction: 0xf8df9300
   18e70:			; <UNDEFINED> instruction: 0x46403438
   18e74:	bcs	4546dc <strspn@plt+0x43bcd4>
   18e78:			; <UNDEFINED> instruction: 0xf8cd447b
   18e7c:			; <UNDEFINED> instruction: 0xf02ca008
   18e80:			; <UNDEFINED> instruction: 0xf8dff9e7
   18e84:	ldrtmi	r0, [r9], -r8, lsr #8
   18e88:	strtmi	r4, [sl], -fp, asr #12
   18e8c:			; <UNDEFINED> instruction: 0xf8cd4478
   18e90:			; <UNDEFINED> instruction: 0xf00a8000
   18e94:			; <UNDEFINED> instruction: 0x4628fbfb
   18e98:			; <UNDEFINED> instruction: 0xf9a8f02c
   18e9c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   18ea0:	svcge	0x0003f47f
   18ea4:	mulcc	r0, fp, r8
   18ea8:			; <UNDEFINED> instruction: 0xf0002b7f
   18eac:			; <UNDEFINED> instruction: 0xf8df80a7
   18eb0:	ldrbtmi	r3, [fp], #-1024	; 0xfffffc00
   18eb4:	smlalscs	pc, r4, r3, r8	; <UNPREDICTABLE>
   18eb8:			; <UNDEFINED> instruction: 0xf8d3b13a
   18ebc:	adcmi	r2, sl, #12, 2
   18ec0:			; <UNDEFINED> instruction: 0xf8c3bf08
   18ec4:			; <UNDEFINED> instruction: 0xf43f010c
   18ec8:	ldmmi	sl!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
   18ecc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   18ed0:	blx	ff754f02 <strspn@plt+0xff73c4fa>
   18ed4:			; <UNDEFINED> instruction: 0xf8d7e75c
   18ed8:	blcs	25110 <strspn@plt+0xc708>
   18edc:	svcge	0x001cf47f
   18ee0:			; <UNDEFINED> instruction: 0xf5b2e73e
   18ee4:			; <UNDEFINED> instruction: 0xf3c22f00
   18ee8:	b	13e130c <strspn@plt+0x13c8904>
   18eec:	andle	r4, fp, #1207959552	; 0x48000000
   18ef0:	stmdale	pc, {r0, r1, r2, r8, r9, fp, sp}	; <UNPREDICTABLE>
   18ef4:			; <UNDEFINED> instruction: 0xf013e8df
   18ef8:	strdeq	r0, [lr], -r7
   18efc:	andeq	r0, lr, lr
   18f00:	andeq	r0, lr, r6, ror #1
   18f04:	sbcseq	r0, lr, r2, ror #1
   18f08:	smlabble	r3, r0, fp, r2
   18f0c:	stmdbcs	r3, {r0, r1, r4, r8, fp, ip, sp}
   18f10:	rscshi	pc, r8, r0, asr #4
   18f14:			; <UNDEFINED> instruction: 0xf8492302
   18f18:	ldrbt	r3, [r4], r8
   18f1c:	stmiami	r7!, {r1, r2, r5, r6, r7, r8, fp, lr}^
   18f20:	ldmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}^
   18f24:	orrvc	pc, ip, r1, lsl #10
   18f28:			; <UNDEFINED> instruction: 0xf00a4478
   18f2c:	str	pc, [r7, -pc, lsr #23]!
   18f30:	stmiami	r4!, {r0, r1, r5, r6, r7, r8, fp, lr}^
   18f34:	ldmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}^
   18f38:	orrvc	pc, ip, r1, lsl #10
   18f3c:			; <UNDEFINED> instruction: 0xf00a4478
   18f40:	ldr	pc, [sp, -r5, lsr #23]
   18f44:	blcs	32f98 <strspn@plt+0x1a590>
   18f48:	mrcge	4, 0, APSR_nzcv, cr6, cr15, {1}
   18f4c:			; <UNDEFINED> instruction: 0xf02c2000
   18f50:	blmi	ff79764c <strspn@plt+0xff77ec44>
   18f54:	smlabbcs	r0, r8, r2, r2
   18f58:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   18f5c:			; <UNDEFINED> instruction: 0xf7ff1d20
   18f60:	movwcs	lr, #7290	; 0x1c7a
   18f64:	ldr	r6, [sp, #35]!	; 0x23
   18f68:			; <UNDEFINED> instruction: 0xf3c74bd8
   18f6c:	bmi	ff620f90 <strspn@plt+0xff608588>
   18f70:	ldrbtmi	r2, [fp], #-306	; 0xfffffece
   18f74:	blmi	ff5fdb7c <strspn@plt+0xff5e5174>
   18f78:	andls	r4, r1, sl, ror r4
   18f7c:	addvc	pc, r2, #8388608	; 0x800000
   18f80:			; <UNDEFINED> instruction: 0x4648447b
   18f84:			; <UNDEFINED> instruction: 0xf964f02c
   18f88:	blcs	2005b7c <strspn@plt+0x1fed174>
   18f8c:	svcge	0x0054f47f
   18f90:	andcs	pc, r7, r7, asr #7
   18f94:	cdp2	0, 14, cr15, cr2, cr8, {1}
   18f98:	teqgt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   18f9c:	teqcs	r2, pc, asr #23
   18fa0:	bls	26a398 <strspn@plt+0x251990>
   18fa4:			; <UNDEFINED> instruction: 0xf8cd447b
   18fa8:	andls	ip, r1, r0
   18fac:			; <UNDEFINED> instruction: 0xf02c4648
   18fb0:	strb	pc, [r1, -pc, asr #18]	; <UNPREDICTABLE>
   18fb4:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
   18fb8:	ldr	r9, [lr, -r8, lsl #6]
   18fbc:	svceq	0x0080f1ba
   18fc0:	adchi	pc, r4, r0
   18fc4:	ldrbtmi	r4, [r9], #-2503	; 0xfffff639
   18fc8:	stmibmi	r7, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
   18fcc:	ldrbtmi	r4, [r9], #-2247	; 0xfffff739
   18fd0:	stccs	8, cr15, [r8], {83}	; 0x53
   18fd4:	orrvc	pc, ip, r1, lsl #10
   18fd8:			; <UNDEFINED> instruction: 0xf00a4478
   18fdc:	strb	pc, [r7, #2903]!	; 0xb57	; <UNPREDICTABLE>
   18fe0:	ldc	7, cr15, [r2], {255}	; 0xff
   18fe4:	blcs	132ff8 <strspn@plt+0x11a5f0>
   18fe8:	cfldrsge	mvf15, [r0, #508]!	; 0x1fc
   18fec:	stmibvs	r0!, {r9, sp}
   18ff0:			; <UNDEFINED> instruction: 0xf7ff4611
   18ff4:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
   18ff8:	str	sp, [r7, #3058]!	; 0xbf2
   18ffc:	bls	16bef4 <strspn@plt+0x1534ec>
   19000:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   19004:	ldrdcc	pc, [r0], -r8
   19008:			; <UNDEFINED> instruction: 0xf0002b00
   1900c:	strtmi	r8, [r8], -r1, asr #1
   19010:			; <UNDEFINED> instruction: 0xf972f02c
   19014:	bmi	fee2b6f8 <strspn@plt+0xfee12cf0>
   19018:			; <UNDEFINED> instruction: 0xf8d84479
   1901c:	ldrbtmi	ip, [sl], #-0
   19020:			; <UNDEFINED> instruction: 0xf1bc680b
   19024:			; <UNDEFINED> instruction: 0xf8d20f01
   19028:	stmdavs	r2, {r4, r5, r6, r7, ip}
   1902c:	orrvs	r4, r1, #7340032	; 0x700000
   19030:	movweq	lr, #10819	; 0x2a43
   19034:	movweq	pc, #36931	; 0x9043	; <UNPREDICTABLE>
   19038:	stmdale	r0!, {r0, r1, sp, lr}^
   1903c:	bls	16bf00 <strspn@plt+0x1534f8>
   19040:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19044:			; <UNDEFINED> instruction: 0xf47f2b00
   19048:	stmiami	sp!, {r4, r5, r9, sl, fp, sp, pc}
   1904c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   19050:	blx	755082 <strspn@plt+0x73c67a>
   19054:	strtmi	lr, [r0], -r9, lsr #12
   19058:	blx	17d5120 <strspn@plt+0x17bc718>
   1905c:	svclt	0x00042801
   19060:	strvs	r6, [r3, #-3299]!	; 0xfffff31d
   19064:			; <UNDEFINED> instruction: 0xf10de5cd
   19068:	ldrb	r0, [r3, #2860]!	; 0xb2c
   1906c:	andcs	r4, r0, #10560	; 0x2940
   19070:	ldrbtmi	r2, [sp], #-1
   19074:	orrvc	pc, r8, r5, lsl #10
   19078:	b	fd707c <strspn@plt+0xfbe674>
   1907c:	ldrdcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   19080:			; <UNDEFINED> instruction: 0xf10dbbcb
   19084:			; <UNDEFINED> instruction: 0xf04f0b2c
   19088:	ldrbmi	r4, [r9], -r0, lsl #5
   1908c:	rscscc	pc, pc, pc, asr #32
   19090:			; <UNDEFINED> instruction: 0xf7ff4e9d
   19094:	andcs	lr, r0, #79872	; 0x13800
   19098:	stmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1909c:	orrvc	pc, r8, r6, lsl #10
   190a0:	ldrmi	r4, [r0], -r5, lsl #12
   190a4:	b	a570a8 <strspn@plt+0xa3e6a0>
   190a8:	ldrdcc	pc, [r0, r6]!
   190ac:			; <UNDEFINED> instruction: 0xf43f2b00
   190b0:	str	sl, [r1, #-3546]!	; 0xfffff226
   190b4:			; <UNDEFINED> instruction: 0xf849230a
   190b8:	strt	r3, [r4], -r8
   190bc:			; <UNDEFINED> instruction: 0xf8492309
   190c0:	strt	r3, [r0], -r8
   190c4:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
   190c8:	andcs	r4, r0, #42991616	; 0x2900000
   190cc:	andcs	pc, r1, r4, asr #4
   190d0:	stc	7, cr15, [lr], {255}	; 0xff
   190d4:	svclt	0x00bc2800
   190d8:			; <UNDEFINED> instruction: 0xf8ca2300
   190dc:	movwcs	r3, #32776	; 0x8008
   190e0:	andcc	pc, r8, r9, asr #16
   190e4:	ldmdbcs	r3, {r0, r1, r2, r3, r9, sl, sp, lr, pc}
   190e8:	stmibcs	r5, {r2, r3, r5, r6, ip, lr, pc}
   190ec:	movwcs	sp, #12635	; 0x315b
   190f0:	andcc	pc, r8, r9, asr #16
   190f4:			; <UNDEFINED> instruction: 0xf10de607
   190f8:	blge	31bdb0 <strspn@plt+0x3033a8>
   190fc:			; <UNDEFINED> instruction: 0xf02ce7c3
   19100:			; <UNDEFINED> instruction: 0xe79bfbf5
   19104:			; <UNDEFINED> instruction: 0xf8492306
   19108:	ldrb	r3, [ip, #8]!
   1910c:	ldrbtmi	r4, [r9], #-2431	; 0xfffff681
   19110:			; <UNDEFINED> instruction: 0xf7ffe6a5
   19114:	stmdavs	r3, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   19118:			; <UNDEFINED> instruction: 0xf43f2b03
   1911c:	ldmdami	ip!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, pc}^
   19120:			; <UNDEFINED> instruction: 0xf00a4478
   19124:	rsclt	pc, r7, #82944	; 0x14400
   19128:	andcs	sl, r4, ip, lsl #18
   1912c:	movwcs	r2, #512	; 0x200
   19130:	stmib	r1, {r0, r1, r2, r3, r4, r9, sl, fp, sp, pc}^
   19134:			; <UNDEFINED> instruction: 0xf1072302
   19138:	stmib	sp, {r7, sl}^
   1913c:			; <UNDEFINED> instruction: 0xf7ff230c
   19140:			; <UNDEFINED> instruction: 0x2100e9be
   19144:			; <UNDEFINED> instruction: 0xf7ff4638
   19148:	ldrtmi	lr, [r8], -sl, lsl #20
   1914c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19150:			; <UNDEFINED> instruction: 0xf7ff4630
   19154:			; <UNDEFINED> instruction: 0x4639ebd4
   19158:			; <UNDEFINED> instruction: 0xf7ff4630
   1915c:			; <UNDEFINED> instruction: 0x4631ead8
   19160:	andcs	r2, r1, r0, lsl #4
   19164:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19168:	orrsmi	pc, ip, r5, asr #17
   1916c:			; <UNDEFINED> instruction: 0xf8d4e4fe
   19170:			; <UNDEFINED> instruction: 0xf00800f0
   19174:	ldrb	pc, [r1], #2275	; 0x8e3	; <UNPREDICTABLE>
   19178:	addsmi	r6, sl, #1703936	; 0x1a0000
   1917c:	mcrge	4, 7, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   19180:	stmdami	r4!, {r0, r3, r7, sl, sp, lr, pc}^
   19184:	ldrbtmi	r6, [r8], #-2129	; 0xfffff7af
   19188:			; <UNDEFINED> instruction: 0xf00a6862
   1918c:	str	pc, [r7, #-2687]!	; 0xfffff581
   19190:	ldrmi	r4, [sl], -r9, lsr #12
   19194:			; <UNDEFINED> instruction: 0xf7ff2011
   19198:	ldmdami	pc, {r2, r3, r5, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   1919c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   191a0:	blx	1d551d0 <strspn@plt+0x1d3c7c8>
   191a4:			; <UNDEFINED> instruction: 0xf10ae5f4
   191a8:	strtmi	r0, [r9], -ip, lsl #6
   191ac:	vhsub.s8	d18, d4, d0
   191b0:			; <UNDEFINED> instruction: 0xf7ff2002
   191b4:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   191b8:	movwcs	fp, #28596	; 0x6fb4
   191bc:			; <UNDEFINED> instruction: 0xf8492304
   191c0:	str	r3, [r0, #8]!
   191c4:			; <UNDEFINED> instruction: 0x079a683b
   191c8:	ldmdavc	r2!, {r0, r2, r3, r5, r6, r7, r8, sl, ip, lr, pc}
   191cc:			; <UNDEFINED> instruction: 0xf023b9aa
   191d0:	eorsvs	r0, fp, r2, lsl #6
   191d4:			; <UNDEFINED> instruction: 0xf8492302
   191d8:	ldr	r3, [r4, #8]
   191dc:			; <UNDEFINED> instruction: 0xf43f2f04
   191e0:	blmi	13c4878 <strspn@plt+0x13abe70>
   191e4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   191e8:	svccs	0x000ab913
   191ec:	cfstrsge	mvf15, [r4], {63}	; 0x3f
   191f0:	eorvs	r4, r7, fp, asr #16
   191f4:			; <UNDEFINED> instruction: 0xf00a4478
   191f8:	stmdbmi	sl, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   191fc:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
   19200:			; <UNDEFINED> instruction: 0xf501687a
   19204:	ldrbtmi	r7, [r8], #-396	; 0xfffffe74
   19208:	blx	1055238 <strspn@plt+0x103c830>
   1920c:			; <UNDEFINED> instruction: 0xe7de683b
   19210:	andeq	sl, sl, ip, lsr r2
   19214:	andeq	r0, r0, r8, asr #4
   19218:	andeq	sl, r5, sl, lsl r4
   1921c:	strdeq	r0, [sp], -r6
   19220:	andeq	sl, r5, r4, asr r8
   19224:	andeq	sl, r5, r0, asr r8
   19228:	andeq	sl, sl, r6, ror #3
   1922c:	andeq	sl, sl, ip, lsr #11
   19230:	andeq	r0, r0, r4, lsl #4
   19234:	andeq	r0, sp, r0, ror r0
   19238:	andeq	r0, sp, r8, asr r0
   1923c:	andeq	r0, sp, r0, asr #32
   19240:	muleq	r0, r4, r2
   19244:	andeq	r0, sp, sl, lsl r0
   19248:	andeq	r0, sp, r6
   1924c:	strdeq	pc, [ip], -r2
   19250:	andeq	pc, ip, r8, ror #31
   19254:	andeq	pc, ip, ip, asr #31
   19258:	andeq	sl, r5, lr, ror #6
   1925c:	andeq	sl, r5, r0, lsr #11
   19260:	andeq	sl, sl, r6, asr #8
   19264:	andeq	sl, sl, ip, lsr #8
   19268:	andeq	pc, ip, r2, asr #30
   1926c:	andeq	pc, ip, r6, lsl #30
   19270:	ldrdeq	pc, [ip], -r4
   19274:	muleq	ip, sl, lr
   19278:	andeq	pc, ip, r0, ror lr	; <UNPREDICTABLE>
   1927c:	andeq	pc, ip, sl, lsr #28
   19280:	andeq	sl, sl, r6, lsl #6
   19284:	andeq	sl, sl, lr, asr #5
   19288:	andeq	pc, ip, r2, asr #27
   1928c:			; <UNDEFINED> instruction: 0x000cfdb4
   19290:	andeq	sl, r5, r6, asr r0
   19294:	muleq	r5, lr, r4
   19298:	muleq	r5, r4, r1
   1929c:	andeq	sl, r5, sl, lsr #2
   192a0:	andeq	fp, r9, r0, lsr #10
   192a4:	andeq	sl, r5, lr, lsl r2
   192a8:	strdeq	sl, [r5], -r0
   192ac:	andeq	sl, r5, ip, lsl #4
   192b0:	muleq	ip, r6, ip
   192b4:	andeq	sl, r5, r6, ror #3
   192b8:	andeq	sl, r5, ip, lsl #7
   192bc:	andeq	sl, r5, r0, lsl r2
   192c0:	andeq	sl, r5, r8, ror r3
   192c4:	andeq	sl, r5, r4, ror #3
   192c8:	strdeq	pc, [ip], -r0
   192cc:	andeq	sl, r5, r6, lsl #1
   192d0:	andeq	sl, r5, r4, lsr r3
   192d4:	andeq	sl, r5, r0, asr #32
   192d8:	strheq	sl, [r5], -r4
   192dc:	andeq	sl, r5, ip, rrx
   192e0:	andeq	r9, r5, sl, asr pc
   192e4:	andeq	r2, r5, r6, lsl #11
   192e8:	ldrdeq	sl, [r5], -lr
   192ec:	andeq	sl, r5, r4, ror r1
   192f0:	andeq	r0, r0, r4, lsl #7
   192f4:	andeq	sl, sl, r0
   192f8:	andeq	pc, ip, sl, lsr #22
   192fc:	andeq	r0, r0, ip, ror r3
   19300:	andeq	sl, r5, r6, lsl #1
   19304:	ldrdeq	pc, [ip], -r6
   19308:			; <UNDEFINED> instruction: 0x000cfab0
   1930c:	andeq	r6, r5, lr, asr #6
   19310:	andeq	r1, r4, r0, lsr r9
   19314:	andeq	sl, r5, r2
   19318:	andeq	r9, r5, sl, asr #30
   1931c:	andeq	pc, ip, r4, ror #18
   19320:	andeq	r9, r5, r4, asr #26
   19324:	andeq	sl, r5, lr, lsr #1
   19328:	strdeq	r9, [r5], -sl
   1932c:	bleq	55470 <strspn@plt+0x3ca68>
   19330:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   19334:	strbtmi	fp, [sl], -r2, lsl #24
   19338:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   1933c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
   19340:	ldrmi	sl, [sl], #776	; 0x308
   19344:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
   19348:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   1934c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   19350:			; <UNDEFINED> instruction: 0xf85a4b06
   19354:	stmdami	r6, {r0, r1, ip, sp}
   19358:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   1935c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19360:	bl	cd7364 <strspn@plt+0xcbe95c>
   19364:	andeq	r9, sl, r0, lsl #18
   19368:	strdeq	r0, [r0], -ip
   1936c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   19370:	andeq	r0, r0, r8, lsr #6
   19374:	ldr	r3, [pc, #20]	; 19390 <strspn@plt+0x988>
   19378:	ldr	r2, [pc, #20]	; 19394 <strspn@plt+0x98c>
   1937c:	add	r3, pc, r3
   19380:	ldr	r2, [r3, r2]
   19384:	cmp	r2, #0
   19388:	bxeq	lr
   1938c:	b	1876c <__gmon_start__@plt>
   19390:	andeq	r9, sl, r0, ror #17
   19394:	andeq	r0, r0, ip, asr #5
   19398:	blmi	1eb3b8 <strspn@plt+0x1d29b0>
   1939c:	bmi	1ea584 <strspn@plt+0x1d1b7c>
   193a0:	addmi	r4, r3, #2063597568	; 0x7b000000
   193a4:	andle	r4, r3, sl, ror r4
   193a8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   193ac:	ldrmi	fp, [r8, -r3, lsl #2]
   193b0:	svclt	0x00004770
   193b4:	strdeq	r9, [sl], -r4
   193b8:	strdeq	r9, [sl], -r0
   193bc:			; <UNDEFINED> instruction: 0x000a98bc
   193c0:	andeq	r0, r0, r4, lsl r2
   193c4:	stmdbmi	r9, {r3, fp, lr}
   193c8:	bmi	26a5b0 <strspn@plt+0x251ba8>
   193cc:	bne	26a5b8 <strspn@plt+0x251bb0>
   193d0:	svceq	0x00cb447a
   193d4:			; <UNDEFINED> instruction: 0x01a1eb03
   193d8:	andle	r1, r3, r9, asr #32
   193dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   193e0:	ldrmi	fp, [r8, -r3, lsl #2]
   193e4:	svclt	0x00004770
   193e8:	andeq	r9, sl, r8, asr #25
   193ec:	andeq	r9, sl, r4, asr #25
   193f0:	muleq	sl, r0, r8
   193f4:	andeq	r0, r0, r8, ror #6
   193f8:	blmi	2c6820 <strspn@plt+0x2ade18>
   193fc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   19400:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
   19404:	blmi	2879b8 <strspn@plt+0x26efb0>
   19408:	ldrdlt	r5, [r3, -r3]!
   1940c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   19410:			; <UNDEFINED> instruction: 0xf7ff6818
   19414:			; <UNDEFINED> instruction: 0xf7ffe836
   19418:	blmi	1d931c <strspn@plt+0x1c0914>
   1941c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   19420:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
   19424:	muleq	sl, r6, ip
   19428:	andeq	r9, sl, r0, ror #16
   1942c:	andeq	r0, r0, ip, lsl #4
   19430:	strdeq	r9, [sl], -r2
   19434:	andeq	r9, sl, r6, ror ip
   19438:	svclt	0x0000e7c4
   1943c:	addlt	fp, r2, r0, lsl r5
   19440:	strmi	r6, [r4], -r1, asr #18
   19444:			; <UNDEFINED> instruction: 0xff0cf033
   19448:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   1944c:			; <UNDEFINED> instruction: 0xffcef02d
   19450:	movwcs	r4, #2567	; 0xa07
   19454:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   19458:	movwcs	lr, #2509	; 0x9cd
   1945c:	ldrmi	r4, [r9], -r5, lsl #20
   19460:			; <UNDEFINED> instruction: 0xf037447a
   19464:	ldrdcs	pc, [r0], #-245	; 0xffffff0b
   19468:	ldclt	0, cr11, [r0, #-8]
   1946c:	andeq	sp, r6, sl, ror r6
   19470:	andeq	r3, r8, r6, lsl #24
   19474:	andeq	r9, r3, r0, lsr r7
   19478:	addlt	fp, r3, r0, lsr r5
   1947c:	strmi	r4, [r4], -lr, lsl #26
   19480:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   19484:	blx	9d54fa <strspn@plt+0x9bcaf2>
   19488:			; <UNDEFINED> instruction: 0xf02d4628
   1948c:	stmibvs	r1!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   19490:			; <UNDEFINED> instruction: 0xf0334620
   19494:	strtmi	pc, [r8], -r5, ror #29
   19498:			; <UNDEFINED> instruction: 0xffa8f02d
   1949c:	movwcs	r4, #2567	; 0xa07
   194a0:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   194a4:	movwcs	lr, #2509	; 0x9cd
   194a8:	ldrmi	r4, [r9], -r5, lsl #20
   194ac:			; <UNDEFINED> instruction: 0xf037447a
   194b0:	subcs	pc, r0, pc, lsr #31
   194b4:	ldclt	0, cr11, [r0, #-12]!
   194b8:	andeq	sp, r6, r2, asr #12
   194bc:			; <UNDEFINED> instruction: 0x00083bba
   194c0:	andeq	r9, r3, r4, ror #13
   194c4:	push	{r0, r1, r2, r6, r8, r9, fp, lr}
   194c8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   194cc:	strmi	fp, [r5], -r3, lsl #1
   194d0:			; <UNDEFINED> instruction: 0x460e681c
   194d4:	stmiblt	r4!, {r0, r1, r2, r4, r9, sl, lr}^
   194d8:	ldrdls	pc, [ip, -pc]
   194dc:			; <UNDEFINED> instruction: 0xf04f2480
   194e0:	andsvs	r0, ip, r9, lsl r8
   194e4:	strd	r4, [r9], -r9
   194e8:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   194ec:	blcs	5b3500 <strspn@plt+0x59aaf8>
   194f0:			; <UNDEFINED> instruction: 0xf1b8d10c
   194f4:			; <UNDEFINED> instruction: 0xf8c90801
   194f8:	suble	r4, r2, r0
   194fc:	strtmi	r2, [r1], -r0, lsl #4
   19500:	rsbeq	r4, r4, r0, lsl r6
   19504:	b	13d7508 <strspn@plt+0x13beb00>
   19508:	rscle	r3, sp, r1
   1950c:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   19510:	stmiavs	fp!, {r2, r3, r4, fp, sp, lr}
   19514:	strle	r0, [pc, #-1882]	; 18dc2 <strspn@plt+0x3ba>
   19518:	ldrbeq	r6, [fp, -fp, lsr #16]
   1951c:	stmiavs	fp!, {r0, r8, sl, ip, lr, pc}^
   19520:	blx	fee07a74 <strspn@plt+0xfedef06c>
   19524:	ldmdbeq	fp, {r0, r1, r2, r7, r8, r9, ip, sp, lr, pc}^
   19528:	svclt	0x00142e00
   1952c:			; <UNDEFINED> instruction: 0xf04f469a
   19530:			; <UNDEFINED> instruction: 0xf1ba0a01
   19534:	andle	r0, r6, r0, lsl #30
   19538:	tstcs	r0, r0, lsr r6
   1953c:	pop	{r0, r1, ip, sp, pc}
   19540:			; <UNDEFINED> instruction: 0xf0334ff0
   19544:	adcsmi	fp, ip, #671744	; 0xa4000
   19548:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   1954c:	ldrtmi	fp, [ip], -r8, lsr #30
   19550:	stmdbeq	r3, {r2, r8, ip, sp, lr, pc}
   19554:	stmdbeq	r3, {r0, r3, r5, ip, sp, lr, pc}
   19558:			; <UNDEFINED> instruction: 0xf7fe4648
   1955c:			; <UNDEFINED> instruction: 0x4680ef72
   19560:	rscle	r2, r9, r0, lsl #16
   19564:	ldrtmi	r9, [r2], -r1
   19568:			; <UNDEFINED> instruction: 0x46284653
   1956c:			; <UNDEFINED> instruction: 0xf0349400
   19570:	strmi	pc, [r3], r7, lsr #17
   19574:	strbmi	fp, [r0], -r8, asr #2
   19578:	pop	{r0, r1, ip, sp, pc}
   1957c:			; <UNDEFINED> instruction: 0xf7fe4ff0
   19580:	strcs	fp, [r0], #4033	; 0xfc1
   19584:	andmi	pc, r0, r9, asr #17
   19588:	ldmdami	r9, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   1958c:	strbeq	lr, [r9, #2639]	; 0xa4f
   19590:	ldrdge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   19594:	ldrbtmi	r4, [r8], #-3096	; 0xfffff3e8
   19598:			; <UNDEFINED> instruction: 0xf02d4e18
   1959c:	ldrbtmi	pc, [sl], #3879	; 0xf27	; <UNPREDICTABLE>
   195a0:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   195a4:			; <UNDEFINED> instruction: 0xf02de002
   195a8:			; <UNDEFINED> instruction: 0x46b2fefb
   195ac:			; <UNDEFINED> instruction: 0x462a4659
   195b0:			; <UNDEFINED> instruction: 0xf0334640
   195b4:	ldrbmi	pc, [r1], -r9, lsr #17	; <UNPREDICTABLE>
   195b8:	strtmi	r1, [r0], -r2, lsl #28
   195bc:	bleq	959cc <strspn@plt+0x7cfc4>
   195c0:	strbmi	sp, [pc, #-2801]	; 18ad7 <strspn@plt+0xcf>
   195c4:	stmdami	lr, {r0, r3, fp, ip, lr, pc}
   195c8:			; <UNDEFINED> instruction: 0xf02d4478
   195cc:	strbmi	pc, [r0], -pc, lsl #30	; <UNPREDICTABLE>
   195d0:	pop	{r0, r1, ip, sp, pc}
   195d4:			; <UNDEFINED> instruction: 0xf7fe4ff0
   195d8:	stmdami	sl, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   195dc:			; <UNDEFINED> instruction: 0xf02d4478
   195e0:	ubfx	pc, pc, #29, #17
   195e4:	andeq	r9, sl, lr, asr #23
   195e8:			; <UNDEFINED> instruction: 0x000a9bb4
   195ec:	andeq	r9, sl, sl, lsl #23
   195f0:	andeq	r8, r4, lr, asr #20
   195f4:	andeq	r9, r5, lr, lsr #17
   195f8:	andeq	r9, r3, r8, lsl r6
   195fc:	andeq	sp, r6, r2, lsr #10
   19600:	andeq	sp, r4, r4, lsr #28
   19604:	andeq	r9, r3, r4, ror #11
   19608:			; <UNDEFINED> instruction: 0x4604b510
   1960c:	andne	lr, r5, #212, 18	; 0x350000
   19610:	stmdami	r6, {r1, r7, ip, sp, pc}
   19614:	andls	r4, r1, #120, 8	; 0x78000000
   19618:	cdp2	0, 12, cr15, cr2, cr13, {1}
   1961c:	bls	6aea4 <strspn@plt+0x5249c>
   19620:			; <UNDEFINED> instruction: 0xf7ff69e1
   19624:	subcs	pc, r0, pc, asr #30
   19628:	ldclt	0, cr11, [r0, #-8]
   1962c:			; <UNDEFINED> instruction: 0x000395b4
   19630:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   19634:	strle	r0, [r7], #-1874	; 0xfffff8ae
   19638:	andne	lr, r5, #208, 18	; 0x340000
   1963c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   19640:	cdp2	0, 10, cr15, cr14, cr13, {1}
   19644:	stclt	0, cr2, [r8, #-0]
   19648:	stmibvs	r1, {r1, r6, r7, r9, fp, sp, lr}^
   1964c:			; <UNDEFINED> instruction: 0xff3af7ff
   19650:	stclt	0, cr2, [r8, #-0]
   19654:	andeq	r9, r3, sl, lsl #11
   19658:			; <UNDEFINED> instruction: 0x460cb5f0
   1965c:			; <UNDEFINED> instruction: 0x6700e9d1
   19660:	ldmdami	sl, {r0, r2, r7, ip, sp, pc}
   19664:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
   19668:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1966c:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   19670:	andls	r4, r2, r9, ror r4
   19674:	cdp2	0, 9, cr15, cr4, cr13, {1}
   19678:			; <UNDEFINED> instruction: 0x6702e9d4
   1967c:	bmi	5ebadc <strspn@plt+0x5d30d4>
   19680:	ldrbtmi	r9, [r9], #-2050	; 0xfffff7fe
   19684:	strvs	lr, [r0, -sp, asr #19]
   19688:	tstls	r2, sl, ror r4
   1968c:	cdp2	0, 8, cr15, cr8, cr13, {1}
   19690:			; <UNDEFINED> instruction: 0x6704e9d4
   19694:	ldmdami	r2, {r1, r8, fp, ip, pc}
   19698:	ldrbtmi	r4, [r8], #-2578	; 0xfffff5ee
   1969c:	strvs	lr, [r0, -sp, asr #19]
   196a0:	tstls	r3, sl, ror r4
   196a4:			; <UNDEFINED> instruction: 0xf02d9002
   196a8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   196ac:	bmi	3aaacc <strspn@plt+0x3920c4>
   196b0:	ldrdeq	lr, [r2, -sp]
   196b4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   196b8:			; <UNDEFINED> instruction: 0xf02d4500
   196bc:	stmdami	fp, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   196c0:			; <UNDEFINED> instruction: 0xf02d4478
   196c4:	mulcs	r1, r3, lr
   196c8:	ldcllt	0, cr11, [r0, #20]!
   196cc:	andeq	r9, r3, ip, ror #10
   196d0:	andeq	r9, r3, lr, lsl #11
   196d4:			; <UNDEFINED> instruction: 0x0004b4b8
   196d8:	andeq	sp, r6, r2, asr #8
   196dc:	andeq	r9, r3, r8, asr r5
   196e0:	andeq	r9, r3, sl, asr #10
   196e4:	andeq	r4, r5, r4, ror #13
   196e8:	andeq	r9, r3, ip, lsr r5
   196ec:	andeq	r4, r4, r8, asr #13
   196f0:	mvnsmi	lr, #737280	; 0xb4000
   196f4:	ldmib	r1, {r2, r3, r9, sl, lr}^
   196f8:	addlt	r8, r3, r0, lsl #18
   196fc:			; <UNDEFINED> instruction: 0x46064a38
   19700:	ldmdami	r9!, {r3, r4, r5, r8, fp, lr}
   19704:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   19708:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1970c:	cfldrsmi	mvf4, [r7, #-480]!	; 0xfffffe20
   19710:	cdp2	0, 4, cr15, cr6, cr13, {1}
   19714:	ldrbtmi	r6, [sp], #-2211	; 0xfffff75d
   19718:	cmple	r4, r0, lsl #22
   1971c:	blcs	33ab0 <strspn@plt+0x1b0a8>
   19720:	ldmdami	r3!, {r0, r6, r8, ip, lr, pc}
   19724:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   19728:	cdp2	0, 6, cr15, cr0, cr13, {1}
   1972c:	bhi	9ebff8 <strspn@plt+0x9d35f0>
   19730:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   19734:	strcs	lr, [r0, #-2509]	; 0xfffff633
   19738:	tstcs	r0, pc, lsr #20
   1973c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   19740:			; <UNDEFINED> instruction: 0xffd4f036
   19744:	stmdale	r3, {r3, r8, r9, sl, fp, sp}
   19748:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   1974c:	eorpl	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   19750:	ldreq	r6, [fp, r3, lsr #23]
   19754:			; <UNDEFINED> instruction: 0xf9b4d41f
   19758:	ldmdblt	r8!, {r1, r4}^
   1975c:	stmdbmi	r9!, {r3, r5, r9, fp, lr}
   19760:	ldrbtmi	r4, [sl], #-2089	; 0xfffff7d7
   19764:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19768:	cdp2	0, 1, cr15, cr10, cr13, {1}
   1976c:	stmdbvs	r1!, {r4, r5, r9, sl, lr}^
   19770:	stc2	0, cr15, [ip], #-204	; 0xffffff34
   19774:	andlt	r4, r3, r8, lsr #12
   19778:	mvnshi	lr, #12386304	; 0xbd0000
   1977c:	bmi	905f84 <strspn@plt+0x8ed57c>
   19780:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   19784:	stmdbmi	r2!, {r8}
   19788:	stmdami	r2!, {r1, r3, r4, r5, r6, sl, lr}
   1978c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19790:	cdp2	0, 0, cr15, cr6, cr13, {1}
   19794:	stmdami	r0!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   19798:			; <UNDEFINED> instruction: 0xf02d4478
   1979c:	bhi	1859040 <strspn@plt+0x1840638>
   197a0:	blx	10d57e6 <strspn@plt+0x10bcdde>
   197a4:	ldmdami	sp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   197a8:			; <UNDEFINED> instruction: 0xf02d4478
   197ac:	bmi	759030 <strspn@plt+0x740628>
   197b0:	movwls	r2, #4864	; 0x1300
   197b4:	stmiavs	r0!, {r0, r3, r4, r9, sl, lr}^
   197b8:	bmi	6afa74 <strspn@plt+0x69706c>
   197bc:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   197c0:	mcr2	0, 1, pc, cr6, cr7, {1}	; <UNPREDICTABLE>
   197c4:	bmi	653680 <strspn@plt+0x63ac78>
   197c8:	ldmdami	r9, {r3, r4, r8, fp, lr}
   197cc:	movwls	r4, #1146	; 0x47a
   197d0:	movwcs	r4, #1145	; 0x479
   197d4:	movwls	r4, #5240	; 0x1478
   197d8:	stc2l	0, cr15, [r2, #180]!	; 0xb4
   197dc:	svclt	0x0000e79e
   197e0:	strdeq	r9, [r3], -r4
   197e4:	andeq	r9, r5, r6, asr #14
   197e8:	andeq	r9, r3, r8, asr #9
   197ec:	andeq	r9, sl, sl, asr #10
   197f0:	andeq	r9, r3, sl, lsl #10
   197f4:	andeq	r3, r8, sl, ror r9
   197f8:	andeq	r9, r3, r6, lsl #10
   197fc:	andeq	r9, r3, r6, ror #12
   19800:	andeq	r9, r3, lr, lsl #10
   19804:	andeq	sp, r6, r0, ror #6
   19808:	andeq	r9, r3, r6, lsl r5
   1980c:	ldrdeq	r9, [r3], -ip
   19810:	andeq	sp, r6, r8, lsr r3
   19814:	andeq	r9, r3, r6, asr r4
   19818:			; <UNDEFINED> instruction: 0x000394bc
   1981c:	andeq	r9, r3, r0, ror r4
   19820:	andeq	r0, r0, r4, lsl #6
   19824:	andeq	r9, r3, sl, ror #8
   19828:	andeq	r9, r3, r8, lsr r4
   1982c:	strdeq	sp, [r6], -r4
   19830:	andeq	r9, r3, r8, lsr r4
   19834:	addlt	fp, r3, r0, lsl #10
   19838:	strmi	r9, [sl], -r0, lsl #4
   1983c:	movwcs	r9, #769	; 0x301
   19840:			; <UNDEFINED> instruction: 0xff0cf033
   19844:			; <UNDEFINED> instruction: 0xf85db003
   19848:	svclt	0x0000fb04
   1984c:	push	{r0, r1, r3, fp, sp, lr}
   19850:			; <UNDEFINED> instruction: 0x461541f0
   19854:	ldmiblt	r3, {r1, r7, ip, sp, pc}
   19858:	ldmdblt	r3, {r0, r1, r3, r5, fp, sp, lr}
   1985c:	pop	{r1, ip, sp, pc}
   19860:	bmi	6fa028 <strspn@plt+0x6e1620>
   19864:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
   19868:	movwls	r4, #1146	; 0x47a
   1986c:	movwcs	r4, #1145	; 0x479
   19870:	movwls	r4, #5240	; 0x1478
   19874:	ldc2	0, cr15, [r4, #180]	; 0xb4
   19878:	pop	{r1, ip, sp, pc}
   1987c:			; <UNDEFINED> instruction: 0xf8df81f0
   19880:			; <UNDEFINED> instruction: 0x460c805c
   19884:			; <UNDEFINED> instruction: 0x46064f16
   19888:	ldrbtmi	r4, [r8], #2582	; 0xa16
   1988c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
   19890:	ldrtmi	r4, [r8], -r1, asr #12
   19894:	stc2	0, cr15, [r4, #180]	; 0xb4
   19898:	bmi	52bcec <strspn@plt+0x5132e4>
   1989c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   198a0:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
   198a4:	movwne	lr, #2509	; 0x9cd
   198a8:	stmdavs	r0!, {r0, r3, r4, r9, sl, lr}
   198ac:	ldc2	0, cr15, [r0, #220]!	; 0xdc
   198b0:	ldrbeq	r6, [fp, r3, lsr #16]
   198b4:	bmi	3ceffc <strspn@plt+0x3b65f4>
   198b8:	ldrtmi	r4, [r8], -r1, asr #12
   198bc:			; <UNDEFINED> instruction: 0xf02d447a
   198c0:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   198c4:	andlt	r4, r2, r0, lsr r6
   198c8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   198cc:	bllt	1fd59a0 <strspn@plt+0x1fbcf98>
   198d0:	andeq	r9, r3, r8, lsr r4
   198d4:	andeq	sp, r6, r8, asr r2
   198d8:	andeq	r9, r3, r4, ror #6
   198dc:	andeq	sp, r6, sl, lsr r2
   198e0:	strdeq	r9, [r3], -r0
   198e4:	strdeq	r9, [r3], -r6
   198e8:	andeq	r3, r8, lr, lsl #16
   198ec:	andeq	r9, r3, lr, ror #7
   198f0:	andeq	r9, r3, r4, ror #7
   198f4:	mvnsmi	lr, #737280	; 0xb4000
   198f8:	ldclmi	0, cr11, [r1], #-604	; 0xfffffda4
   198fc:	stmdavs	sl, {r6, r8, r9, sp}
   19900:	ldmdbmi	r0!, {r2, r8, sl, fp, sp, pc}^
   19904:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   19908:	movwcs	r3, #1280	; 0x500
   1990c:	cdpmi	6, 6, cr4, cr14, cr7, {0}
   19910:	ldrbtmi	r5, [lr], #-2145	; 0xfffff79f
   19914:	tstls	r5, r9, lsl #16
   19918:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1991c:	mrc2	0, 6, pc, cr0, cr3, {1}
   19920:	bmi	1ac5ea8 <strspn@plt+0x1aad4a0>
   19924:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
   19928:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1992c:	subsmi	r9, sl, r5, lsl fp
   19930:	sbchi	pc, r3, r0, asr #32
   19934:	andslt	r2, r7, r1
   19938:	mvnshi	lr, #12386304	; 0xbd0000
   1993c:	stmdami	r4!, {r2, r9, sl, lr}^
   19940:			; <UNDEFINED> instruction: 0xf02d4478
   19944:			; <UNDEFINED> instruction: 0x4629fd53
   19948:			; <UNDEFINED> instruction: 0xf7ff4638
   1994c:	stmdacs	r2, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19950:	stmdacs	r3, {r3, ip, lr, pc}
   19954:	stmdacs	r1, {r0, r1, r3, r4, r5, r6, ip, lr, pc}
   19958:	ldmdami	lr, {r1, r2, r4, r5, ip, lr, pc}^
   1995c:			; <UNDEFINED> instruction: 0xf02d4478
   19960:	ldrb	pc, [lr, r5, asr #26]	; <UNPREDICTABLE>
   19964:	ldrdeq	lr, [sl, -sp]
   19968:	ldrbcc	pc, [pc, #79]!	; 199bf <strspn@plt+0xfb7>	; <UNPREDICTABLE>
   1996c:	svclt	0x000842a1
   19970:			; <UNDEFINED> instruction: 0xf0004280
   19974:	blmi	1639b90 <strspn@plt+0x1621188>
   19978:	smlabteq	r0, sp, r9, lr
   1997c:	bmi	15eab70 <strspn@plt+0x15d2168>
   19980:	ldrbtmi	r4, [sl], #-2135	; 0xfffff7a9
   19984:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   19988:			; <UNDEFINED> instruction: 0xf02d9303
   1998c:	ldmib	sp, {r0, r3, r8, sl, fp, ip, sp, lr, pc}^
   19990:	bmi	152adc8 <strspn@plt+0x15123c0>
   19994:	stmdbls	r3, {r2, r4, r6, fp, lr}
   19998:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1999c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   199a0:	ldc2l	0, cr15, [lr], #180	; 0xb4
   199a4:	ldmdbmi	r2, {r0, r4, r6, r9, fp, lr}^
   199a8:	ldrbtmi	r4, [sl], #-2130	; 0xfffff7ae
   199ac:	strmi	lr, [lr, #-2525]	; 0xfffff623
   199b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   199b4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   199b8:	ldc2l	0, cr15, [r2], #180	; 0xb4
   199bc:	ldmdbge	r2, {r0, r1, r4, r9, fp, sp, pc}
   199c0:			; <UNDEFINED> instruction: 0xf7ff4638
   199c4:	strb	pc, [r8, r3, asr #30]	; <UNPREDICTABLE>
   199c8:	strhtne	pc, [r0], -sp	; <UNPREDICTABLE>
   199cc:	movwcs	lr, #43485	; 0xa9dd
   199d0:	tstle	fp, r1, lsl #18
   199d4:	svclt	0x0008429c
   199d8:			; <UNDEFINED> instruction: 0xd1174292
   199dc:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   199e0:	svclt	0x000845a1
   199e4:	tstle	r1, r0, asr #11
   199e8:	svceq	0x0000f1b8
   199ec:	bmi	10d062c <strspn@plt+0x10b7c24>
   199f0:	stmdami	r3, {r1, r6, r8, fp, lr}^
   199f4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   199f8:			; <UNDEFINED> instruction: 0xf02d4478
   199fc:	bls	358d48 <strspn@plt+0x340340>
   19a00:	strtmi	r9, [r3], -sl, lsl #18
   19a04:			; <UNDEFINED> instruction: 0xf0334638
   19a08:	and	pc, r9, pc, lsr #24
   19a0c:	ldmdami	lr!, {r0, r2, r3, r4, r5, r8, fp, lr}
   19a10:	movwcs	lr, #2509	; 0x9cd
   19a14:	bmi	f6ac00 <strspn@plt+0xf521f8>
   19a18:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   19a1c:	stc2l	0, cr15, [r0], {45}	; 0x2d
   19a20:	strmi	lr, [ip, #-2525]	; 0xfffff623
   19a24:	bmi	eebf14 <strspn@plt+0xed350c>
   19a28:	ldrbtmi	r4, [r9], #-2107	; 0xfffff7c5
   19a2c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   19a30:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   19a34:			; <UNDEFINED> instruction: 0xf02d9103
   19a38:	ldmib	sp, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   19a3c:	bmi	deae7c <strspn@plt+0xdd2474>
   19a40:	stmdbls	r3, {r0, r1, r2, r4, r5, fp, lr}
   19a44:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19a48:	strmi	lr, [r0, #-2509]	; 0xfffff633
   19a4c:	bmi	d93924 <strspn@plt+0xd7af1c>
   19a50:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   19a54:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   19a58:			; <UNDEFINED> instruction: 0xf02d4478
   19a5c:	ldmdbmi	r4!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
   19a60:	strls	r4, [r1], #-1571	; 0xfffff9dd
   19a64:	ldmdapl	r4!, {r0, r1, r4, r5, r9, fp, lr}^
   19a68:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   19a6c:	strls	r0, [r0], #-266	; 0xfffffef6
   19a70:	stc2l	0, cr15, [lr], {55}	; 0x37
   19a74:	ldmdbge	r2, {r0, r1, r4, r9, fp, sp, pc}
   19a78:			; <UNDEFINED> instruction: 0xf7ff4638
   19a7c:	strb	pc, [ip, -r7, ror #29]!	; <UNPREDICTABLE>
   19a80:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19a84:	svclt	0x000845a1
   19a88:			; <UNDEFINED> instruction: 0xf47f45c0
   19a8c:			; <UNDEFINED> instruction: 0xf1b8af74
   19a90:			; <UNDEFINED> instruction: 0xf6ff0f00
   19a94:	stmdami	r8!, {r4, r5, r6, r8, r9, sl, fp, sp, pc}
   19a98:			; <UNDEFINED> instruction: 0xf02d4478
   19a9c:			; <UNDEFINED> instruction: 0xf8bdfca7
   19aa0:	bls	2a5b28 <strspn@plt+0x28d120>
   19aa4:			; <UNDEFINED> instruction: 0xf1a34638
   19aa8:	stmdbls	ip, {r3, r8, r9}
   19aac:			; <UNDEFINED> instruction: 0xf383fab3
   19ab0:	ldmdbeq	fp, {r8, sl, ip, pc}^
   19ab4:			; <UNDEFINED> instruction: 0xf81cf00e
   19ab8:			; <UNDEFINED> instruction: 0xf7fee774
   19abc:	svclt	0x0000ed7a
   19ac0:	andeq	r9, sl, ip, asr r3
   19ac4:	andeq	r0, r0, r8, asr #4
   19ac8:	andeq	r9, sl, lr, asr #6
   19acc:	andeq	r9, sl, sl, lsr r3
   19ad0:	andeq	fp, r4, r8, ror #3
   19ad4:	andeq	r4, r4, ip, lsr #8
   19ad8:	andeq	sp, r6, r8, asr #2
   19adc:	andeq	r9, r3, sl, lsr #6
   19ae0:	andeq	r9, r3, lr, asr #4
   19ae4:	andeq	r9, r3, ip, lsl r3
   19ae8:	andeq	r9, r3, r2, ror r2
   19aec:	andeq	r9, r3, r6, lsl r3
   19af0:	andeq	sp, r6, r4, lsl r1
   19af4:	andeq	r9, r3, r2, lsr r2
   19af8:			; <UNDEFINED> instruction: 0x000392b8
   19afc:	andeq	sp, r6, lr, asr #1
   19b00:	andeq	r9, r3, r4, lsl #5
   19b04:	strheq	sp, [r6], -r0
   19b08:			; <UNDEFINED> instruction: 0x000391bc
   19b0c:	muleq	r3, r2, r2
   19b10:	muleq	r6, sl, r0
   19b14:	andeq	r9, r3, r8, lsl #5
   19b18:	ldrdeq	r9, [r3], -sl
   19b1c:	andeq	r9, r3, ip, ror r2
   19b20:	muleq	r3, lr, r1
   19b24:	andeq	r9, r3, r8, asr r2
   19b28:	andeq	sp, r6, lr, rrx
   19b2c:	andeq	r9, r3, r4, lsr #4
   19b30:	andeq	r0, r0, r8, ror #5
   19b34:	andeq	r9, r3, r4, ror #4
   19b38:	andeq	r9, r3, ip, lsr r2
   19b3c:			; <UNDEFINED> instruction: 0x460eb5f0
   19b40:	ldrmi	r4, [r5], -sl, lsr #18
   19b44:	addslt	r4, r3, sl, lsr #20
   19b48:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   19b4c:	stmpl	sl, {r2, r9, sl, lr}
   19b50:	tsteq	r4, r3, lsl r0	; <UNPREDICTABLE>
   19b54:	andsls	r6, r1, #1179648	; 0x120000
   19b58:	andeq	pc, r0, #79	; 0x4f
   19b5c:	stmdbvs	r0, {r0, r1, r4, r8, ip, lr, pc}^
   19b60:	mrc2	0, 0, pc, cr10, cr2, {1}
   19b64:	ldmib	r4, {r0, r1, r5, fp, lr}^
   19b68:	ldrbtmi	r1, [r8], #-518	; 0xfffffdfa
   19b6c:	ldc2	0, cr15, [r8], {45}	; 0x2d
   19b70:	blmi	7ec3fc <strspn@plt+0x7d39f4>
   19b74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19b78:	blls	473be8 <strspn@plt+0x45b1e0>
   19b7c:	teqle	r2, sl, asr r0
   19b80:	andslt	r2, r3, r0
   19b84:	svcmi	0x001dbdf0
   19b88:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   19b8c:	andcs	r4, r0, #28, 22	; 0x7000
   19b90:	ldrbtmi	r4, [pc], #-2332	; 19b98 <strspn@plt+0x1190>
   19b94:	andgt	pc, r0, sp, asr #17
   19b98:	andls	r4, r6, #2063597568	; 0x7b000000
   19b9c:	movwls	r4, #9337	; 0x2479
   19ba0:	movweq	lr, #51981	; 0xcb0d
   19ba4:	stmib	sp, {r0, r8, ip, pc}^
   19ba8:	andls	r2, r3, #4, 4	; 0x40000000
   19bac:	bvs	ff0b43b8 <strspn@plt+0xff09b9b0>
   19bb0:			; <UNDEFINED> instruction: 0xffdcf033
   19bb4:			; <UNDEFINED> instruction: 0xf02d4638
   19bb8:			; <UNDEFINED> instruction: 0x4620fc19
   19bbc:	stc2	0, cr15, [r4], #-188	; 0xffffff44
   19bc0:	strtmi	r6, [r0], -r1, ror #20
   19bc4:	ldmdblt	sp, {r4, r5, r7, r8, r9, sl, lr}
   19bc8:			; <UNDEFINED> instruction: 0xf02f4620
   19bcc:	strb	pc, [pc, r7, lsr #24]	; <UNPREDICTABLE>
   19bd0:			; <UNDEFINED> instruction: 0xf02d4638
   19bd4:	strtmi	pc, [r0], -fp, lsl #24
   19bd8:			; <UNDEFINED> instruction: 0xf01d6aa1
   19bdc:			; <UNDEFINED> instruction: 0x4620fc79
   19be0:	ldc2	0, cr15, [ip], {47}	; 0x2f
   19be4:			; <UNDEFINED> instruction: 0xf7fee7c4
   19be8:	svclt	0x0000ece4
   19bec:	andeq	r9, sl, r8, lsl r1
   19bf0:	andeq	r0, r0, r8, asr #4
   19bf4:	andeq	r9, r3, r6, ror r1
   19bf8:	andeq	r9, sl, ip, ror #1
   19bfc:	andeq	ip, r6, r2, lsr pc
   19c00:			; <UNDEFINED> instruction: 0xfffffabd
   19c04:			; <UNDEFINED> instruction: 0xfffffc95
   19c08:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   19c0c:	strle	r0, [r6], #-1874	; 0xfffff8ae
   19c10:	stmdami	r5, {r0, r6, r8, fp, sp, lr}
   19c14:			; <UNDEFINED> instruction: 0xf02d4478
   19c18:	andcs	pc, r0, r3, asr #23
   19c1c:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   19c20:	stc2	0, cr15, [r0, #204]!	; 0xcc
   19c24:	stclt	0, cr2, [r8, #-0]
   19c28:			; <UNDEFINED> instruction: 0x00038fb8
   19c2c:	tstcs	r0, r0, asr #18
   19c30:			; <UNDEFINED> instruction: 0xf032b508
   19c34:	strhcs	pc, [r0], #-209	; 0xffffff2f	; <UNPREDICTABLE>
   19c38:	svclt	0x0000bd08
   19c3c:	blmi	7ec4bc <strspn@plt+0x7d3ab4>
   19c40:	ldrblt	r4, [r0, #1146]!	; 0x47a
   19c44:	ldmpl	r3, {r8, sl, sp}^
   19c48:	stmibvs	r6, {r0, r1, r3, r7, ip, sp, pc}
   19c4c:	strtmi	r4, [r9], -r4, lsl #12
   19c50:	ldmdavs	fp, {r6, r8, fp, sp, lr}
   19c54:			; <UNDEFINED> instruction: 0xf04f9309
   19c58:	stmibvs	r7!, {r8, r9}^
   19c5c:	ldc2	0, cr15, [ip, #200]	; 0xc8
   19c60:			; <UNDEFINED> instruction: 0x46314817
   19c64:			; <UNDEFINED> instruction: 0xf02d4478
   19c68:	adcmi	pc, lr, #158720	; 0x26c00
   19c6c:	blmi	5908e4 <strspn@plt+0x577edc>
   19c70:	mrcmi	6, 0, r4, cr5, cr2, {1}
   19c74:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   19c78:	ldrbtmi	r9, [lr], #-1286	; 0xfffffafa
   19c7c:	strpl	lr, [r4, #-2509]	; 0xfffff633
   19c80:	strtmi	r9, [r0], -r3, lsl #10
   19c84:	movwls	r2, #9476	; 0x2504
   19c88:	strpl	lr, [r0], -sp, asr #19
   19c8c:			; <UNDEFINED> instruction: 0xf033ab08
   19c90:	bmi	3d9a4c <strspn@plt+0x3c1044>
   19c94:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   19c98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19c9c:	subsmi	r9, sl, r9, lsl #22
   19ca0:	subcs	sp, r0, r7, lsl #2
   19ca4:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   19ca8:			; <UNDEFINED> instruction: 0x46294638
   19cac:	ldc2l	0, cr15, [r4, #-200]!	; 0xffffff38
   19cb0:			; <UNDEFINED> instruction: 0xf7fee7ef
   19cb4:	svclt	0x0000ec7e
   19cb8:	andeq	r9, sl, r0, lsr #32
   19cbc:	andeq	r0, r0, r8, asr #4
   19cc0:	andeq	r9, r3, ip, lsl #1
   19cc4:			; <UNDEFINED> instruction: 0xfffffc7b
   19cc8:			; <UNDEFINED> instruction: 0xfffffbb7
   19ccc:	andeq	r8, sl, sl, asr #31
   19cd0:	blmi	a6c578 <strspn@plt+0xa53b70>
   19cd4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   19cd8:	ldmpl	r3, {r1, r2, r4, r7, ip, sp, pc}^
   19cdc:	ldmdavs	fp, {r2, r9, sl, lr}
   19ce0:			; <UNDEFINED> instruction: 0xf04f9315
   19ce4:	stmdavs	r3, {r8, r9}
   19ce8:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   19cec:	ldrmi	sp, [r9], -r1, lsr #2
   19cf0:	movwls	r6, #14656	; 0x3940
   19cf4:	ldc2l	0, cr15, [r0, #-200]	; 0xffffff38
   19cf8:	stcge	8, cr4, [r4, #-128]	; 0xffffff80
   19cfc:			; <UNDEFINED> instruction: 0xf02d4478
   19d00:	hvccs	4021	; 0xfb5
   19d04:	strtmi	r9, [r0], -r1, lsl #10
   19d08:	blls	f4398 <strspn@plt+0xdb990>
   19d0c:			; <UNDEFINED> instruction: 0xf0339100
   19d10:	ldrsblt	pc, [r8, #199]!	; 0xc7	; <UNPREDICTABLE>
   19d14:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   19d18:	blx	1a55dd6 <strspn@plt+0x1a3d3ce>
   19d1c:	blmi	5ac588 <strspn@plt+0x593b80>
   19d20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19d24:	blls	573d94 <strspn@plt+0x55b38c>
   19d28:	qsuble	r4, sl, r0
   19d2c:	andslt	r2, r6, r0
   19d30:	stcge	13, cr11, [r4, #-448]	; 0xfffffe40
   19d34:	strls	r2, [r1, #-1568]	; 0xfffff9e0
   19d38:	strls	r2, [r0], -r0, lsl #6
   19d3c:			; <UNDEFINED> instruction: 0xf03369c2
   19d40:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   19d44:	strmi	sp, [r3], -sl, ror #3
   19d48:			; <UNDEFINED> instruction: 0x46294632
   19d4c:			; <UNDEFINED> instruction: 0xf7ff4620
   19d50:	strb	pc, [r3, r3, lsl #25]!	; <UNPREDICTABLE>
   19d54:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   19d58:	blx	1255e16 <strspn@plt+0x123d40e>
   19d5c:	strtmi	r4, [r0], -r9, lsr #12
   19d60:	stc2l	7, cr15, [r6], {255}	; 0xff
   19d64:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   19d68:	blx	1055e26 <strspn@plt+0x103d41e>
   19d6c:			; <UNDEFINED> instruction: 0xf7fee7d2
   19d70:	svclt	0x0000ec20
   19d74:	andeq	r8, sl, ip, lsl #31
   19d78:	andeq	r0, r0, r8, asr #4
   19d7c:	andeq	ip, r6, r8, asr #27
   19d80:	andeq	ip, r6, lr, lsr #27
   19d84:	andeq	r8, sl, r0, asr #30
   19d88:	ldrdeq	sl, [r4], -r2
   19d8c:	andeq	r4, r4, r2, lsr #32
   19d90:	andcs	r4, r0, #2048	; 0x800
   19d94:	ldrbtmi	r4, [fp], #-2306	; 0xfffff6fe
   19d98:			; <UNDEFINED> instruction: 0xe6cf5859
   19d9c:	andeq	r8, sl, sl, asr #29
   19da0:	strdeq	r0, [r0], -r4
   19da4:	andcs	r4, r1, #2048	; 0x800
   19da8:	ldrbtmi	r4, [fp], #-2306	; 0xfffff6fe
   19dac:			; <UNDEFINED> instruction: 0xe6c55859
   19db0:			; <UNDEFINED> instruction: 0x000a8eb6
   19db4:	strdeq	r0, [r0], -r4
   19db8:	andcs	r4, r1, #2048	; 0x800
   19dbc:	ldrbtmi	r4, [fp], #-2306	; 0xfffff6fe
   19dc0:	ssat	r5, #28, r9, asr #16
   19dc4:	andeq	r8, sl, r2, lsr #29
   19dc8:	andeq	r0, r0, r4, asr #5
   19dcc:			; <UNDEFINED> instruction: 0x460eb5f8
   19dd0:	strmi	r2, [r5], -r0, asr #2
   19dd4:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
   19dd8:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   19ddc:	bmi	346484 <strspn@plt+0x32da7c>
   19de0:	strmi	r1, [r4], -r7, asr #24
   19de4:	ldmpl	fp, {r3, r4, r5, r9, sl, lr}
   19de8:			; <UNDEFINED> instruction: 0xf7fe6819
   19dec:	ldmdblt	r0!, {r2, r6, r8, r9, fp, sp, lr, pc}
   19df0:	blne	1871eb8 <strspn@plt+0x18594b0>
   19df4:	pop	{r3, r5, r9, sl, lr}
   19df8:			; <UNDEFINED> instruction: 0xf03740f8
   19dfc:	stmdami	r5, {r0, r8, r9, sl, fp, ip, sp, pc}
   19e00:	ldrtmi	r4, [r9], -sl, lsr #12
   19e04:			; <UNDEFINED> instruction: 0xf0094478
   19e08:	ldcllt	12, cr15, [r8, #532]!	; 0x214
   19e0c:	andeq	r8, sl, r6, lsl #29
   19e10:	andeq	r0, r0, r4, ror r3
   19e14:	ldrdeq	r8, [r3], -r0
   19e18:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   19e1c:	mvnscc	pc, #79	; 0x4f
   19e20:	ldrbtmi	fp, [ip], #1328	; 0x530
   19e24:	addlt	r4, r5, r8, lsl ip
   19e28:	bmi	645254 <strspn@plt+0x62c84c>
   19e2c:			; <UNDEFINED> instruction: 0xf85c9501
   19e30:	ldrbtmi	r4, [sl], #-4
   19e34:	strls	r6, [r3], #-2084	; 0xfffff7dc
   19e38:	streq	pc, [r0], #-79	; 0xffffffb1
   19e3c:	andcs	r9, r1, #0, 4
   19e40:	strls	r4, [r2, #-1548]	; 0xfffff9f4
   19e44:	bl	1fd7e44 <strspn@plt+0x1fbf43c>
   19e48:	svclt	0x008c4284
   19e4c:	movwcs	r2, #4864	; 0x1300
   19e50:	bicsvc	lr, r0, #339968	; 0x53000
   19e54:	bmi	3ce280 <strspn@plt+0x3b5878>
   19e58:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   19e5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19e60:	subsmi	r9, sl, r3, lsl #22
   19e64:	andlt	sp, r5, ip, lsl #2
   19e68:	stcmi	13, cr11, [sl, #-192]	; 0xffffff40
   19e6c:	stmdbmi	sl, {r1, r9, sl, lr}
   19e70:	stmdami	sl, {r0, r1, r5, r9, sl, lr}
   19e74:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   19e78:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   19e7c:	ldc2	0, cr15, [r0], #-36	; 0xffffffdc
   19e80:	bl	fe5d7e80 <strspn@plt+0xfe5bf478>
   19e84:	andeq	r8, sl, lr, lsr lr
   19e88:	andeq	r0, r0, r8, asr #4
   19e8c:	ldrdeq	r8, [r3], -lr
   19e90:	andeq	r8, sl, r6, lsl #28
   19e94:	andeq	r8, r3, r0, ror #31
   19e98:			; <UNDEFINED> instruction: 0x000391b6
   19e9c:	muleq	r3, sl, pc	; <UNPREDICTABLE>
   19ea0:			; <UNDEFINED> instruction: 0x4606b5f8
   19ea4:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   19ea8:	blmi	3c8554 <strspn@plt+0x3afb4c>
   19eac:	stmiapl	r3, {r2, r4, r9, sl, lr}^
   19eb0:	adcsmi	r6, sl, #2031616	; 0x1f0000
   19eb4:	blmi	34e6f8 <strspn@plt+0x335cf0>
   19eb8:	stmiapl	r3, {r2, r4, r8, sl, sp}^
   19ebc:	blx	173f32 <strspn@plt+0x15b52a>
   19ec0:	stmdbvs	r9!, {r1, r8, sl, ip, sp}
   19ec4:	ldrcc	r4, [r4, #-1584]	; 0xfffff9d0
   19ec8:			; <UNDEFINED> instruction: 0xf7feb111
   19ecc:	ldrdlt	lr, [r8, -r4]!
   19ed0:	adcsmi	r3, ip, #16777216	; 0x1000000
   19ed4:			; <UNDEFINED> instruction: 0xf04fd3f5
   19ed8:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   19edc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   19ee0:			; <UNDEFINED> instruction: 0x000a8dba
   19ee4:	strdeq	r0, [r0], -ip
   19ee8:	muleq	r0, r0, r3
   19eec:	svcmi	0x00f0e92d
   19ef0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   19ef4:	strmi	r8, [r8], -r6, lsl #22
   19ef8:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   19efc:			; <UNDEFINED> instruction: 0xf8df468b
   19f00:	tstcs	r1, r8, lsl r4
   19f04:			; <UNDEFINED> instruction: 0x462c447a
   19f08:	cfldr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
   19f0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19f10:			; <UNDEFINED> instruction: 0xf04f9393
   19f14:			; <UNDEFINED> instruction: 0xf01a0300
   19f18:	stmdavc	fp!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   19f1c:	blcs	86cb20 <strspn@plt+0x854118>
   19f20:			; <UNDEFINED> instruction: 0x4617447a
   19f24:	tstcs	r1, r7, lsl #2
   19f28:			; <UNDEFINED> instruction: 0xf01a4658
   19f2c:			; <UNDEFINED> instruction: 0xf814fd21
   19f30:	blcs	869b3c <strspn@plt+0x851134>
   19f34:	ldmibmi	sl!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   19f38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19f3c:	b	fe6d7f3c <strspn@plt+0xfe6bf534>
   19f40:			; <UNDEFINED> instruction: 0xf0002800
   19f44:	ldmibmi	r7!, {r0, r1, r2, r3, r7, pc}^
   19f48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   19f4c:	b	fe4d7f4c <strspn@plt+0xfe4bf544>
   19f50:			; <UNDEFINED> instruction: 0xf0002800
   19f54:	strtmi	r8, [r0], -r3, lsl #1
   19f58:			; <UNDEFINED> instruction: 0xf037ae0a
   19f5c:	ldmibmi	r2!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
   19f60:	strcs	r4, [r0], #-1586	; 0xfffff9ce
   19f64:	eorsvs	r4, r4, r9, ror r4
   19f68:	bvs	455790 <strspn@plt+0x43cd88>
   19f6c:	beq	45579c <strspn@plt+0x43cd94>
   19f70:	bl	fe8d7f70 <strspn@plt+0xfe8bf568>
   19f74:	stmdacs	r0, {r0, r7, r9, sl, lr}
   19f78:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   19f7c:	ldrtmi	r4, [r8], fp, ror #23
   19f80:	ldrbtmi	r9, [fp], #-1028	; 0xfffffbfc
   19f84:	blmi	ffabeba8 <strspn@plt+0xffaa61a0>
   19f88:	movwls	r4, #25723	; 0x647b
   19f8c:	mulcc	r0, r9, r8
   19f90:	blcs	feb8d0 <strspn@plt+0xfd2ec8>
   19f94:	andcs	fp, r0, #28, 30	; 0x70
   19f98:	tstle	r5, r3, lsl #4
   19f9c:	svccc	0x0001f816
   19fa0:	rscsle	r2, fp, pc, lsr fp
   19fa4:	andls	r2, r3, #268435456	; 0x10000000
   19fa8:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   19fac:	vpmax.s8	d18, d0, d9
   19fb0:	blcs	bfa1fc <strspn@plt+0xbe17f4>
   19fb4:	stmdbls	r7, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   19fb8:	tstle	r6, r0, lsl #8
   19fbc:	strcc	lr, [r1], #-177	; 0xffffff4f
   19fc0:	subsle	r2, lr, r8, lsl ip
   19fc4:			; <UNDEFINED> instruction: 0xf8539b06
   19fc8:			; <UNDEFINED> instruction: 0x46301034
   19fcc:	b	14d7fcc <strspn@plt+0x14bf5c4>
   19fd0:	mvnsle	r2, r0, lsl #16
   19fd4:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
   19fd8:	strbeq	lr, [r4], #2819	; 0xb03
   19fdc:	stccs	8, cr6, [r0], {100}	; 0x64
   19fe0:	blmi	ff58e124 <strspn@plt+0xff57571c>
   19fe4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   19fe8:	bicslt	r6, r6, lr, lsl r8
   19fec:			; <UNDEFINED> instruction: 0x46054bd3
   19ff0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   19ff4:	and	r6, r3, pc, lsl r8
   19ff8:	ldrcc	r3, [r4, -r1, lsl #10]
   19ffc:			; <UNDEFINED> instruction: 0xd01042b5
   1a000:	blcs	344f4 <strspn@plt+0x1baec>
   1a004:	ldmdavs	fp!, {r3, r4, r5, r6, r7, ip, lr, pc}^
   1a008:	movweq	lr, #14900	; 0x3a34
   1a00c:			; <UNDEFINED> instruction: 0x4628d1f4
   1a010:	strcc	r2, [r1, #-512]	; 0xfffffe00
   1a014:			; <UNDEFINED> instruction: 0xf01a4659
   1a018:	adcsmi	pc, r5, #35072	; 0x8900
   1a01c:	ldreq	pc, [r4, -r7, lsl #2]
   1a020:	stmibmi	r7, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1a024:	cdp	0, 1, cr2, cr8, cr0, {0}
   1a028:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   1a02c:	bl	115802c <strspn@plt+0x113f624>
   1a030:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1a034:	bmi	ff10e6e4 <strspn@plt+0xff0f5cdc>
   1a038:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
   1a03c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a040:			; <UNDEFINED> instruction: 0x405a9b93
   1a044:	msrhi	SPSR_xc, r0, asr #32
   1a048:	beq	4558b8 <strspn@plt+0x43ceb0>
   1a04c:	cfldr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
   1a050:	blhi	1d534c <strspn@plt+0x1bc944>
   1a054:	svcmi	0x00f0e8bd
   1a058:	blt	1558058 <strspn@plt+0x153f650>
   1a05c:	tstcs	r1, r8, asr r6
   1a060:	stc2	0, cr15, [r6], {26}
   1a064:	blmi	feb2cb4c <strspn@plt+0xfeb14144>
   1a068:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a06c:	blls	fe4f40dc <strspn@plt+0xfe4db6d4>
   1a070:			; <UNDEFINED> instruction: 0xf040405a
   1a074:			; <UNDEFINED> instruction: 0xf50d814c
   1a078:	ldc	13, cr7, [sp], #84	; 0x54
   1a07c:	pop	{r1, r2, r8, r9, fp, pc}
   1a080:			; <UNDEFINED> instruction: 0xf10d8ff0
   1a084:	ldrtmi	r0, [r0], -ip, lsr #20
   1a088:			; <UNDEFINED> instruction: 0xf7ff4651
   1a08c:			; <UNDEFINED> instruction: 0x4604fe9f
   1a090:			; <UNDEFINED> instruction: 0xf0002800
   1a094:	andcs	r8, r0, #212	; 0xd4
   1a098:	ldrdvs	pc, [r0], -sl
   1a09c:	and	r4, r5, r5, lsl r6
   1a0a0:			; <UNDEFINED> instruction: 0x46594632
   1a0a4:	mcrr2	0, 1, pc, r2, cr10	; <UNPREDICTABLE>
   1a0a8:	strcs	r1, [r1, #-3194]	; 0xfffff386
   1a0ac:			; <UNDEFINED> instruction: 0x46204631
   1a0b0:	mrc2	7, 7, pc, cr6, cr15, {7}
   1a0b4:	ble	ffce18d8 <strspn@plt+0xffcc8ed0>
   1a0b8:			; <UNDEFINED> instruction: 0xf7fe4620
   1a0bc:	blls	11495c <strspn@plt+0xfbf54>
   1a0c0:	movwls	r4, #13099	; 0x332b
   1a0c4:	blcs	40cd8 <strspn@plt+0x282d0>
   1a0c8:	stmiami	r0!, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   1a0cc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   1a0d0:	blx	1d60fe <strspn@plt+0x1bd6f6>
   1a0d4:	beq	b56510 <strspn@plt+0xb3db08>
   1a0d8:			; <UNDEFINED> instruction: 0x46514630
   1a0dc:	mrc2	7, 3, pc, cr6, cr15, {7}
   1a0e0:	stmdacs	r0, {r2, r9, sl, lr}
   1a0e4:	sbcshi	pc, r1, r0
   1a0e8:			; <UNDEFINED> instruction: 0xf06f9b04
   1a0ec:	mrscs	r4, R8_usr
   1a0f0:	movwcs	r9, #768	; 0x300
   1a0f4:			; <UNDEFINED> instruction: 0xf93ef02e
   1a0f8:	strtmi	r4, [r0], -r3, lsl #12
   1a0fc:			; <UNDEFINED> instruction: 0xf7fe461c
   1a100:			; <UNDEFINED> instruction: 0x2c00ea04
   1a104:	blmi	fe351084 <strspn@plt+0xfe33867c>
   1a108:	ldrdcs	pc, [r0], -sl
   1a10c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a110:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1a114:	ldmible	r5, {r0, r1, r5, r7, r9, lr}^
   1a118:	ldrbmi	r4, [r9], -r0, lsr #12
   1a11c:	stc2	0, cr15, [r6], {26}
   1a120:	ldclne	7, cr14, [r3], #-508	; 0xfffffe04
   1a124:	beq	b56560 <strspn@plt+0xb3db58>
   1a128:	ldrmi	r2, [r9], -r9, lsl #4
   1a12c:	mcr	6, 0, r4, cr9, cr0, {2}
   1a130:			; <UNDEFINED> instruction: 0xf7fe3a90
   1a134:	stmdacs	r0, {r1, r2, r3, sl, fp, sp, lr, pc}
   1a138:	sbchi	pc, ip, r0, asr #32
   1a13c:			; <UNDEFINED> instruction: 0xf8584b7e
   1a140:	ldmdavs	fp, {r0, r1, ip, sp}
   1a144:	blcs	2b9b0 <strspn@plt+0x12fa8>
   1a148:	bmi	fe08e214 <strspn@plt+0xfe07580c>
   1a14c:	blmi	1eeb964 <strspn@plt+0x1ed2f5c>
   1a150:			; <UNDEFINED> instruction: 0xf858447a
   1a154:	cdp	0, 0, cr3, cr8, cr3, {0}
   1a158:	bmi	1fa4ba0 <strspn@plt+0x1f8c198>
   1a15c:	eorls	pc, r4, sp, asr #17
   1a160:	ldrbtmi	r4, [sl], #-1673	; 0xfffff977
   1a164:	andls	r6, r5, sp, lsl r8
   1a168:	bcs	455994 <strspn@plt+0x43cf8c>
   1a16c:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
   1a170:	stmdbvs	r9!, {r3, r9, ip, pc}
   1a174:	bls	1467a0 <strspn@plt+0x12dd98>
   1a178:	ldrbmi	r2, [r0], -r0, lsl #6
   1a17c:	ldrmi	r9, [sl], -r0, lsl #4
   1a180:	b	ed8180 <strspn@plt+0xebf778>
   1a184:	strmi	r2, [r2], -r1, lsl #16
   1a188:	bcs	4e1e4 <strspn@plt+0x357dc>
   1a18c:	ldrbmi	sp, [r9], -r6, asr #2
   1a190:	movwcs	r4, #5664	; 0x1620
   1a194:			; <UNDEFINED> instruction: 0xf01a9305
   1a198:	strcc	pc, [r1], #-3017	; 0xfffff437
   1a19c:	strmi	r3, [r1, #1300]!	; 0x514
   1a1a0:			; <UNDEFINED> instruction: 0xf8ddd1e7
   1a1a4:	blls	fe23c <strspn@plt+0xe5834>
   1a1a8:	teqmi	r3, #5, 28	; 0x50
   1a1ac:	ldrbmi	r9, [r0], -r3, lsl #6
   1a1b0:	b	19581b0 <strspn@plt+0x193f7a8>
   1a1b4:	svcge	0x0013e786
   1a1b8:	addcs	r6, r0, #671744	; 0xa4000
   1a1bc:			; <UNDEFINED> instruction: 0xf7fe4638
   1a1c0:	blge	d14b70 <strspn@plt+0xcfc168>
   1a1c4:	vqsub.s8	d4, d16, d8
   1a1c8:	adcsmi	r8, r8, #149	; 0x95
   1a1cc:			; <UNDEFINED> instruction: 0xf8dfd352
   1a1d0:	blne	ff08a808 <strspn@plt+0xff071e00>
   1a1d4:			; <UNDEFINED> instruction: 0xf1c19e08
   1a1d8:	muf<illegal precision>	f0, f0, f0
   1a1dc:			; <UNDEFINED> instruction: 0xf8583a90
   1a1e0:	strls	ip, [r0], -ip
   1a1e4:	bcs	455a50 <strspn@plt+0x43d048>
   1a1e8:	ldrdvs	pc, [r0], -ip
   1a1ec:			; <UNDEFINED> instruction: 0xf7ff9601
   1a1f0:	bls	159a44 <strspn@plt+0x14103c>
   1a1f4:	ldrtmi	r2, [r9], -r0, lsl #6
   1a1f8:	andls	r4, r0, #80, 12	; 0x5000000
   1a1fc:			; <UNDEFINED> instruction: 0xf7fe461a
   1a200:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1a204:	sbcle	r4, r8, r2, lsl #12
   1a208:	mrc	7, 0, lr, cr10, cr15, {5}
   1a20c:			; <UNDEFINED> instruction: 0xf7fe0a10
   1a210:	ldmdami	r3, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
   1a214:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1a218:	blx	18d6244 <strspn@plt+0x18bd83c>
   1a21c:			; <UNDEFINED> instruction: 0x4651ac13
   1a220:	vst1.8	{d20-d22}, [pc :64], r0
   1a224:	strtmi	r7, [r2], -r0, lsl #6
   1a228:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a22c:	stmdami	lr, {r0, r2, r3, r6, r8, fp, lr}^
   1a230:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx3
   1a234:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
   1a238:			; <UNDEFINED> instruction: 0xf0094478
   1a23c:			; <UNDEFINED> instruction: 0x4605fa51
   1a240:	andeq	pc, r0, sl, asr #17
   1a244:	ldrmi	r2, [r4], -r0, lsl #4
   1a248:	andcs	lr, r0, #5
   1a24c:			; <UNDEFINED> instruction: 0xf01a4659
   1a250:			; <UNDEFINED> instruction: 0x1c7afb6d
   1a254:	tstcs	r0, r1, lsl #8
   1a258:			; <UNDEFINED> instruction: 0xf7ff4630
   1a25c:	cdpne	14, 0, cr15, cr7, cr1, {1}
   1a260:			; <UNDEFINED> instruction: 0xf8dadaf3
   1a264:			; <UNDEFINED> instruction: 0x43253000
   1a268:			; <UNDEFINED> instruction: 0xf8ca3301
   1a26c:	blcs	26274 <strspn@plt+0xd86c>
   1a270:	str	sp, [r4, -r8, ror #1]!
   1a274:			; <UNDEFINED> instruction: 0x46024c3d
   1a278:			; <UNDEFINED> instruction: 0x463b493d
   1a27c:	ldrbtmi	r4, [ip], #-2109	; 0xfffff7c3
   1a280:	strls	r4, [r0], #-1145	; 0xfffffb87
   1a284:			; <UNDEFINED> instruction: 0xf0094478
   1a288:	andls	pc, r0, fp, lsr #20
   1a28c:	andmi	pc, r0, #111	; 0x6f
   1a290:	movwcs	r4, #1584	; 0x630
   1a294:			; <UNDEFINED> instruction: 0xf02e4621
   1a298:	cdpne	8, 0, cr15, cr5, cr13, {3}
   1a29c:	svcge	0x0012f6ff
   1a2a0:	strtmi	r4, [r2], -r5, lsr #22
   1a2a4:	andmi	pc, r0, sl, asr #17
   1a2a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a2ac:	adcmi	r6, ip, #28, 16	; 0x1c0000
   1a2b0:	andcs	sp, r0, #81920	; 0x14000
   1a2b4:			; <UNDEFINED> instruction: 0x46284659
   1a2b8:	blx	e5632a <strspn@plt+0xe3d922>
   1a2bc:			; <UNDEFINED> instruction: 0xf8da2201
   1a2c0:	movwcc	r3, #4096	; 0x1000
   1a2c4:	andcc	pc, r0, sl, asr #17
   1a2c8:	rscsle	r2, r0, r0, lsl #22
   1a2cc:			; <UNDEFINED> instruction: 0xf47f2a00
   1a2d0:	ldrbt	sl, [r7], r8, lsr #29
   1a2d4:			; <UNDEFINED> instruction: 0x4651ac13
   1a2d8:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   1a2dc:			; <UNDEFINED> instruction: 0xf7fe4622
   1a2e0:	stmdbmi	r5!, {r3, r5, r6, r7, fp, sp, lr, pc}
   1a2e4:	strtmi	r4, [r3], -r5, lsr #16
   1a2e8:	bcs	fe455b54 <strspn@plt+0xfe43d14c>
   1a2ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a2f0:			; <UNDEFINED> instruction: 0xf9f6f009
   1a2f4:	strmi	r4, [r2], -r2, lsr #18
   1a2f8:	ldrtmi	r2, [fp], -r0, lsl #1
   1a2fc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1a300:	stmdbmi	r0!, {r8}
   1a304:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
   1a308:			; <UNDEFINED> instruction: 0xf0094478
   1a30c:			; <UNDEFINED> instruction: 0xf7fef9e9
   1a310:	svclt	0x0000e950
   1a314:	andeq	r8, sl, ip, asr sp
   1a318:	andeq	r0, r0, r8, asr #4
   1a31c:	andeq	r8, sl, r0, asr #26
   1a320:	andeq	r8, r3, r6, asr #30
   1a324:	andeq	r5, r5, r2, ror #8
   1a328:			; <UNDEFINED> instruction: 0x00058fb0
   1a32c:	strdeq	r8, [r3], -r6
   1a330:	andeq	r3, r8, ip, ror #3
   1a334:	muleq	r8, lr, r1
   1a338:	strdeq	r0, [r0], -ip
   1a33c:	muleq	r0, r0, r3
   1a340:	andeq	r8, r5, sl, ror #29
   1a344:	andeq	r8, sl, r6, lsr #24
   1a348:	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
   1a34c:	andeq	r8, r3, r6, ror lr
   1a350:	andeq	r8, r3, r4, lsl #26
   1a354:	andeq	r8, r3, sl, asr #29
   1a358:	andeq	r8, r3, r2, lsr #25
   1a35c:	andeq	r0, r0, r4, ror r3
   1a360:	andeq	r8, r3, lr, lsr #26
   1a364:	andeq	r8, r3, r6, lsl #26
   1a368:	andeq	r8, r3, r8, asr ip
   1a36c:	andeq	r8, r3, r2, asr ip
   1a370:	andeq	r8, r3, ip, lsr #27
   1a374:	andeq	r8, r3, ip, lsl #25
   1a378:	muleq	r3, ip, fp
   1a37c:	andeq	r8, r3, r2, lsr #23
   1a380:	ldrdeq	r8, [r3], -r4
   1a384:	andeq	r8, r3, r6, lsr #26
   1a388:	muleq	r3, r4, fp
   1a38c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a390:	bmi	f2bbf0 <strspn@plt+0xf131e8>
   1a394:	blmi	f2bdfc <strspn@plt+0xf133f4>
   1a398:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
   1a39c:	strmi	fp, [r8], -r2, lsl #1
   1a3a0:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   1a3a4:	ldrbmi	r2, [r4], -r1, lsl #2
   1a3a8:	movwls	r6, #6171	; 0x181b
   1a3ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a3b0:	blx	ff0d6420 <strspn@plt+0xff0bda18>
   1a3b4:	mulcc	r0, sl, r8
   1a3b8:	tstle	r7, r1, lsr #22
   1a3bc:	strtmi	r2, [r8], -r1, lsl #2
   1a3c0:	blx	ff5d6430 <strspn@plt+0xff5bda28>
   1a3c4:	svccc	0x0001f814
   1a3c8:	rscsle	r2, r7, r1, lsr #22
   1a3cc:	strtmi	r4, [r0], -pc, lsr #18
   1a3d0:			; <UNDEFINED> instruction: 0xf7fe4479
   1a3d4:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
   1a3d8:	pushmi	{r0, r1, r2, r4, r5, ip, lr, pc}
   1a3dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1a3e0:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a3e4:	strtmi	fp, [r0], -r8, ror #6
   1a3e8:			; <UNDEFINED> instruction: 0xf037466f
   1a3ec:	stmdbmi	r9!, {r0, sl, fp, ip, sp, lr, pc}
   1a3f0:	movwcs	r4, #1594	; 0x63a
   1a3f4:	movwls	r4, #1145	; 0x479
   1a3f8:			; <UNDEFINED> instruction: 0xf7fe4681
   1a3fc:			; <UNDEFINED> instruction: 0x4604e95e
   1a400:			; <UNDEFINED> instruction: 0xf8dfb370
   1a404:	ldrbtmi	sl, [sl], #148	; 0x94
   1a408:	ldrmi	r4, [r0, r0, lsr #12]!
   1a40c:	blle	c24414 <strspn@plt+0xc0ba0c>
   1a410:			; <UNDEFINED> instruction: 0xf01a4629
   1a414:	ldrtmi	pc, [sl], -r7, ror #20	; <UNPREDICTABLE>
   1a418:	andcs	r4, r0, r1, asr r6
   1a41c:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a420:	stmdacs	r0, {r2, r9, sl, lr}
   1a424:	bmi	78ebec <strspn@plt+0x7761e4>
   1a428:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   1a42c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a430:	subsmi	r9, sl, r1, lsl #22
   1a434:	strbmi	sp, [r8], -r3, lsr #2
   1a438:	pop	{r1, ip, sp, pc}
   1a43c:			; <UNDEFINED> instruction: 0xf7fe47f0
   1a440:	strtmi	fp, [r8], -r1, ror #16
   1a444:			; <UNDEFINED> instruction: 0xf01a2101
   1a448:	bmi	598e9c <strspn@plt+0x580494>
   1a44c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1a450:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a454:	subsmi	r9, sl, r1, lsl #22
   1a458:	andlt	sp, r2, r1, lsl r1
   1a45c:			; <UNDEFINED> instruction: 0x87f0e8bd
   1a460:			; <UNDEFINED> instruction: 0xf7fe4648
   1a464:	stmdami	pc, {r1, r4, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1a468:			; <UNDEFINED> instruction: 0x46414652
   1a46c:			; <UNDEFINED> instruction: 0xf0094478
   1a470:	stmdami	sp, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   1a474:	strbmi	r4, [r1], -r2, lsr #12
   1a478:			; <UNDEFINED> instruction: 0xf0094478
   1a47c:			; <UNDEFINED> instruction: 0xf7fef931
   1a480:	svclt	0x0000e898
   1a484:	andeq	r8, sl, r6, asr #17
   1a488:	andeq	r0, r0, r8, asr #4
   1a48c:			; <UNDEFINED> instruction: 0x00038ab0
   1a490:	andeq	r4, r5, lr, asr #31
   1a494:	andeq	r8, r5, r0, lsr #22
   1a498:	andeq	r8, r5, lr, lsl #22
   1a49c:	andeq	r8, sl, r6, lsr r8
   1a4a0:	andeq	r8, sl, r2, lsl r8
   1a4a4:	strdeq	r8, [r3], -r4
   1a4a8:	andeq	r8, r3, r8, ror #21
   1a4ac:			; <UNDEFINED> instruction: 0x4604b538
   1a4b0:			; <UNDEFINED> instruction: 0xf0326941
   1a4b4:	stmdami	r8, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   1a4b8:			; <UNDEFINED> instruction: 0xf02c4478
   1a4bc:	ldmib	r4, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1a4c0:	strtmi	r1, [r0], -r6, lsl #10
   1a4c4:			; <UNDEFINED> instruction: 0xf029462a
   1a4c8:	stmdami	r4, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   1a4cc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1a4d0:			; <UNDEFINED> instruction: 0xff66f02c
   1a4d4:	ldclt	0, cr2, [r8, #-256]!	; 0xffffff00
   1a4d8:	andeq	ip, r6, ip, lsl #12
   1a4dc:	andeq	ip, r3, lr, asr #21
   1a4e0:	movwcs	fp, #5392	; 0x1510
   1a4e4:	stmdbvs	r1, {r1, r7, ip, sp, pc}^
   1a4e8:	rscscc	pc, pc, #79	; 0x4f
   1a4ec:			; <UNDEFINED> instruction: 0xf0324604
   1a4f0:	stmdami	r9, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1a4f4:			; <UNDEFINED> instruction: 0xf02c4478
   1a4f8:	bmi	25a2e4 <strspn@plt+0x2418dc>
   1a4fc:	stmibvs	r0!, {r8, r9, sp}
   1a500:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1a504:	bmi	1a310c <strspn@plt+0x18a704>
   1a508:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   1a50c:			; <UNDEFINED> instruction: 0xff80f036
   1a510:	andlt	r2, r2, r0, asr #32
   1a514:	svclt	0x0000bd10
   1a518:	ldrdeq	ip, [r6], -r0
   1a51c:	andeq	r2, r8, r4, lsr sp
   1a520:	andeq	r0, r5, lr, lsr #28
   1a524:	tstcs	r0, r0, lsl r5
   1a528:	stmdbvs	r0, {r2, r9, sl, lr}^
   1a52c:			; <UNDEFINED> instruction: 0xf934f032
   1a530:	stmibvs	r1!, {r1, r2, fp, lr}
   1a534:			; <UNDEFINED> instruction: 0xf02c4478
   1a538:	stmibvs	r1!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1a53c:	movwcs	r4, #5664	; 0x1620
   1a540:	rscscc	pc, pc, #79	; 0x4f
   1a544:	mrc2	0, 4, pc, cr0, cr2, {1}
   1a548:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   1a54c:	andeq	r8, r3, r0, lsl fp
   1a550:	addlt	fp, r3, r0, lsr r5
   1a554:			; <UNDEFINED> instruction: 0x46044d10
   1a558:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   1a55c:	ldc2	0, cr15, [r6, #-200]!	; 0xffffff38
   1a560:			; <UNDEFINED> instruction: 0xf02c4628
   1a564:	stmibvs	r1!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1a568:			; <UNDEFINED> instruction: 0xf04f2301
   1a56c:			; <UNDEFINED> instruction: 0x462032ff
   1a570:	mrc2	0, 3, pc, cr10, cr2, {1}
   1a574:			; <UNDEFINED> instruction: 0xf02c4628
   1a578:	bmi	25a264 <strspn@plt+0x24185c>
   1a57c:	stmibvs	r0!, {r8, r9, sp}^
   1a580:			; <UNDEFINED> instruction: 0x4619447a
   1a584:	stmib	sp, {r2, r3, r9, ip, sp}^
   1a588:	bmi	163190 <strspn@plt+0x14a788>
   1a58c:			; <UNDEFINED> instruction: 0xf036447a
   1a590:	subcs	pc, r0, pc, lsr pc	; <UNPREDICTABLE>
   1a594:	ldclt	0, cr11, [r0, #-12]!
   1a598:	andeq	ip, r6, sl, ror #10
   1a59c:			; <UNDEFINED> instruction: 0x00082cb4
   1a5a0:	andeq	r8, r3, r0, asr #21
   1a5a4:	svcmi	0x00f0e92d
   1a5a8:	bmi	ffbabe08 <strspn@plt+0xffb93400>
   1a5ac:	svcpl	0x0094f5b1
   1a5b0:	adcslt	r4, r1, sp, ror #23
   1a5b4:			; <UNDEFINED> instruction: 0x4605447a
   1a5b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a5bc:			; <UNDEFINED> instruction: 0xf04f932f
   1a5c0:			; <UNDEFINED> instruction: 0xf0800300
   1a5c4:	vqadd.s8	d24, d17, d13
   1a5c8:	addsmi	r2, r9, #92, 6	; 0x70000001
   1a5cc:	addshi	pc, r6, r0, asr #4
   1a5d0:	orrspl	pc, r2, #675282944	; 0x28400000
   1a5d4:	blcs	8a9250 <strspn@plt+0x890848>
   1a5d8:	addshi	pc, r0, r0, lsl #4
   1a5dc:			; <UNDEFINED> instruction: 0xf013e8df
   1a5e0:	strheq	r0, [r9], #7
   1a5e4:	sbceq	r0, lr, sl, ror r0
   1a5e8:	rscseq	r0, sl, sl, ror r0
   1a5ec:	rscseq	r0, sl, r0, lsl #2
   1a5f0:	addeq	r0, lr, r0, lsl #2
   1a5f4:	ldrdeq	r0, [r9], #14
   1a5f8:	addeq	r0, lr, r3, lsr #32
   1a5fc:	addeq	r0, lr, lr, lsl #1
   1a600:	addeq	r0, lr, lr, lsl #1
   1a604:	addeq	r0, lr, lr, lsl #1
   1a608:	addeq	r0, lr, lr, lsl #1
   1a60c:	rsbseq	r0, sl, lr, lsl #1
   1a610:	rsbseq	r0, sl, sl, ror r0
   1a614:	sbceq	r0, lr, lr, ror #1
   1a618:	sbceq	r0, r9, lr, asr #1
   1a61c:	sbceq	r0, lr, lr, asr #1
   1a620:	sbcseq	r0, lr, lr, ror #1
   1a624:	svcmi	0x00d100ee
   1a628:			; <UNDEFINED> instruction: 0x4638447f
   1a62c:	cdp2	0, 13, cr15, cr14, cr12, {1}
   1a630:			; <UNDEFINED> instruction: 0x46322110
   1a634:	movweq	lr, #6925	; 0x1b0d
   1a638:	movwls	r4, #5672	; 0x1628
   1a63c:	movwcs	r9, #256	; 0x100
   1a640:			; <UNDEFINED> instruction: 0xf83ef033
   1a644:	stmdacs	r0, {r2, r9, sl, lr}
   1a648:			; <UNDEFINED> instruction: 0xf8dfd144
   1a64c:			; <UNDEFINED> instruction: 0xf8df9324
   1a650:	bmi	ff27b2e8 <strspn@plt+0xff2628e0>
   1a654:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1a658:	ldrbtmi	r4, [sl], #-3784	; 0xfffff138
   1a65c:	strbmi	r4, [r0], -r9, asr #12
   1a660:			; <UNDEFINED> instruction: 0xf02c447e
   1a664:	stmiami	r6, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   1a668:	strtmi	r4, [r3], -r6, asr #21
   1a66c:			; <UNDEFINED> instruction: 0x46214478
   1a670:	andls	r4, r0, sl, ror r4
   1a674:	stmdals	r4, {r0, sl, ip, pc}
   1a678:			; <UNDEFINED> instruction: 0xf838f036
   1a67c:	bmi	ff0c1298 <strspn@plt+0xff0a8890>
   1a680:			; <UNDEFINED> instruction: 0x46394630
   1a684:	blvc	ff914fc8 <strspn@plt+0xff8fc5c0>
   1a688:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
   1a68c:	blge	54dc8 <strspn@plt+0x3c3c0>
   1a690:	cdp2	0, 8, cr15, cr6, cr12, {1}
   1a694:	bmi	fef812b4 <strspn@plt+0xfef688ac>
   1a698:			; <UNDEFINED> instruction: 0x46304639
   1a69c:	blvc	ff914fe0 <strspn@plt+0xff8fc5d8>
   1a6a0:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
   1a6a4:	blge	54de0 <strspn@plt+0x3c3d8>
   1a6a8:	cdp2	0, 7, cr15, cr10, cr12, {1}
   1a6ac:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
   1a6b0:	cdp2	0, 9, cr15, cr12, cr12, {1}
   1a6b4:	orrscs	sl, r8, r8, lsl #20
   1a6b8:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   1a6bc:	strtmi	r1, [r8], -r0, lsl #4
   1a6c0:			; <UNDEFINED> instruction: 0xf0329a07
   1a6c4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a6c8:	tsthi	r3, r0	; <UNPREDICTABLE>
   1a6cc:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
   1a6d0:	cdp2	0, 8, cr15, cr12, cr12, {1}
   1a6d4:	bmi	fec238dc <strspn@plt+0xfec0aed4>
   1a6d8:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
   1a6dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a6e0:	subsmi	r9, sl, pc, lsr #22
   1a6e4:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   1a6e8:	eorslt	r4, r1, r0, lsr #12
   1a6ec:	svchi	0x00f0e8bd
   1a6f0:	orrcs	pc, r3, #268435460	; 0x10000004
   1a6f4:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   1a6f8:	ldmdale	pc!, {r0, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   1a6fc:	strb	r2, [sl, r0, asr #8]!
   1a700:	cmncs	r2, #268435460	; 0x10000004	; <UNPREDICTABLE>
   1a704:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   1a708:			; <UNDEFINED> instruction: 0xd07a4299
   1a70c:	vmul.i8	d29, d1, d9
   1a710:	vsubw.s8	q9, q12, d5
   1a714:	addsmi	r0, r9, #4, 6	; 0x10000000
   1a718:	vmla.i8	<illegal reg q14.5>, <illegal reg q8.5>, q13
   1a71c:	vrsra.s8	q9, <illegal reg q9.5>, #4
   1a720:	addsmi	r0, r9, #72, 6	; 0x20000001
   1a724:	stmdavs	r3, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
   1a728:	streq	pc, [r4], #-19	; 0xffffffed
   1a72c:	stmiavs	r3, {r1, r3, r4, r5, r6, ip, lr, pc}^
   1a730:			; <UNDEFINED> instruction: 0xf0002b00
   1a734:	ldmmi	r9, {r3, r6, r7, pc}
   1a738:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   1a73c:	cdp2	0, 5, cr15, cr6, cr12, {1}
   1a740:	vabd.s8	q15, <illegal reg q8.5>, <illegal reg q4.5>
   1a744:	vbic.i32	q9, #16640	; 0x00004100
   1a748:	addsmi	r0, r9, #4, 6	; 0x10000000
   1a74c:	ldmmi	r4, {r0, r1, r3, r8, ip, lr, pc}
   1a750:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   1a754:	cdp2	0, 4, cr15, cr10, cr12, {1}
   1a758:			; <UNDEFINED> instruction: 0x46314a92
   1a75c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1a760:			; <UNDEFINED> instruction: 0xffc4f032
   1a764:	vaba.s8	d30, d17, d23
   1a768:	vrsra.s8	q9, q8, #8
   1a76c:	addsmi	r0, r9, #4, 6	; 0x10000000
   1a770:	stmdavs	ip!, {r2, r6, r7, r8, ip, lr, pc}
   1a774:	streq	pc, [r4], #-20	; 0xffffffec
   1a778:	str	sp, [ip, r9, ror #3]!
   1a77c:			; <UNDEFINED> instruction: 0xf014682c
   1a780:	adcle	r0, r8, r4, lsl #8
   1a784:	strcs	r4, [r0], #2184	; 0x888
   1a788:			; <UNDEFINED> instruction: 0xf02c4478
   1a78c:	bmi	fe21a050 <strspn@plt+0xfe201648>
   1a790:			; <UNDEFINED> instruction: 0x46284631
   1a794:			; <UNDEFINED> instruction: 0xf032447a
   1a798:	ldr	pc, [ip, r9, lsr #31]
   1a79c:			; <UNDEFINED> instruction: 0xf0146804
   1a7a0:	addsle	r0, r8, r4, lsl #8
   1a7a4:	strcs	r4, [r0], #2178	; 0x882
   1a7a8:			; <UNDEFINED> instruction: 0xf02c4478
   1a7ac:	bmi	fe09a030 <strspn@plt+0xfe081628>
   1a7b0:			; <UNDEFINED> instruction: 0x46284631
   1a7b4:			; <UNDEFINED> instruction: 0xf033447a
   1a7b8:			; <UNDEFINED> instruction: 0xe78cf853
   1a7bc:	strcs	r4, [r0], #2174	; 0x87e
   1a7c0:			; <UNDEFINED> instruction: 0xf02c4478
   1a7c4:	bmi	1f9a018 <strspn@plt+0x1f81610>
   1a7c8:			; <UNDEFINED> instruction: 0x46284631
   1a7cc:			; <UNDEFINED> instruction: 0xf033447a
   1a7d0:			; <UNDEFINED> instruction: 0xe780f8fd
   1a7d4:			; <UNDEFINED> instruction: 0x4631487a
   1a7d8:			; <UNDEFINED> instruction: 0xf02c4478
   1a7dc:	ldrb	pc, [r9, -r1, ror #27]!	; <UNPREDICTABLE>
   1a7e0:			; <UNDEFINED> instruction: 0xf0146804
   1a7e4:			; <UNDEFINED> instruction: 0xf43f0404
   1a7e8:	ldmdami	r6!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1a7ec:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   1a7f0:	ldc2l	0, cr15, [ip, #176]!	; 0xb0
   1a7f4:			; <UNDEFINED> instruction: 0x46314a74
   1a7f8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1a7fc:			; <UNDEFINED> instruction: 0xff76f032
   1a800:	stmdavs	r4, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1a804:	streq	pc, [r4], #-20	; 0xffffffec
   1a808:	svcge	0x0065f43f
   1a80c:	strcs	r4, [r0], #2159	; 0x86f
   1a810:			; <UNDEFINED> instruction: 0xf02c4478
   1a814:	bmi	1bd9fc8 <strspn@plt+0x1bc15c0>
   1a818:			; <UNDEFINED> instruction: 0x46284631
   1a81c:			; <UNDEFINED> instruction: 0xf033447a
   1a820:			; <UNDEFINED> instruction: 0xe758f85d
   1a824:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
   1a828:			; <UNDEFINED> instruction: 0x464044f8
   1a82c:	ldc2l	0, cr15, [lr, #176]	; 0xb0
   1a830:	strtmi	sl, [r3], -r8, lsl #18
   1a834:	ldrtmi	r9, [r2], -r1, lsl #2
   1a838:	strtmi	r2, [r8], -r8, asr #2
   1a83c:			; <UNDEFINED> instruction: 0xf0329100
   1a840:			; <UNDEFINED> instruction: 0x4604ff3f
   1a844:			; <UNDEFINED> instruction: 0xf47f2800
   1a848:			; <UNDEFINED> instruction: 0xf8bdaf45
   1a84c:	movwcs	r2, #64	; 0x40
   1a850:	stmdbmi	r2!, {r0, r5, r6, fp, lr}^
   1a854:	movwcs	lr, #2509	; 0x9cd
   1a858:	bmi	186ba40 <strspn@plt+0x1853038>
   1a85c:	andls	r4, r3, r9, ror r4
   1a860:			; <UNDEFINED> instruction: 0xf02c447a
   1a864:	blls	499ee0 <strspn@plt+0x4814d8>
   1a868:			; <UNDEFINED> instruction: 0x46414a5e
   1a86c:	movwls	r9, #2051	; 0x803
   1a870:	strls	r4, [r1], #-1146	; 0xfffffb86
   1a874:	ldc2	0, cr15, [r4, #176]	; 0xb0
   1a878:	bmi	17014c8 <strspn@plt+0x16e8ac0>
   1a87c:	stmdals	r3, {r0, r6, r9, sl, lr}
   1a880:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1a884:			; <UNDEFINED> instruction: 0xf02c9401
   1a888:	ldmib	sp, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
   1a88c:	bmi	15f44e4 <strspn@plt+0x15dbadc>
   1a890:	stmdals	r3, {r0, r6, r9, sl, lr}
   1a894:	strvs	lr, [r0, -sp, asr #19]
   1a898:			; <UNDEFINED> instruction: 0xf02c447a
   1a89c:	ldmib	sp, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
   1a8a0:	bmi	14f4500 <strspn@plt+0x14dbaf8>
   1a8a4:	stmdals	r3, {r0, r6, r9, sl, lr}
   1a8a8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1a8ac:			; <UNDEFINED> instruction: 0xf02c6700
   1a8b0:	blls	659e94 <strspn@plt+0x64148c>
   1a8b4:	strbmi	r4, [r1], -pc, asr #20
   1a8b8:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1a8bc:	movwls	r9, #1025	; 0x401
   1a8c0:	stc2l	0, cr15, [lr, #-176]!	; 0xffffff50
   1a8c4:	stcge	7, cr14, [r8], {7}
   1a8c8:	subcs	r4, r8, #51380224	; 0x3100000
   1a8cc:			; <UNDEFINED> instruction: 0xf0304623
   1a8d0:	stmdacs	r0, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   1a8d4:	svcge	0x002ff47f
   1a8d8:	stmdbmi	r8, {r0, r1, r2, r6, r9, fp, lr}^
   1a8dc:	ldrbtmi	r4, [sl], #-2120	; 0xfffff7b8
   1a8e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a8e4:	ldc2l	0, cr15, [ip, #-176]	; 0xffffff50
   1a8e8:			; <UNDEFINED> instruction: 0x21204620
   1a8ec:	mrrc2	0, 3, pc, r6, cr2	; <UNPREDICTABLE>
   1a8f0:	ldmib	sp, {r0, r5, r8, r9, sl, sp, lr, pc}^
   1a8f4:	strbmi	r4, [r9], -r8, lsl #10
   1a8f8:	ldrtmi	r4, [r0], -r2, asr #20
   1a8fc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1a900:			; <UNDEFINED> instruction: 0xf02c447a
   1a904:	ldmib	sp, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   1a908:	bmi	febd38 <strspn@plt+0xfd3330>
   1a90c:			; <UNDEFINED> instruction: 0x46304639
   1a910:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1a914:			; <UNDEFINED> instruction: 0xf02c447a
   1a918:	stcls	13, cr15, [ip], {67}	; 0x43
   1a91c:			; <UNDEFINED> instruction: 0x46304a3b
   1a920:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1a924:	stmib	sp, {r0, r2, r5, r6, r7, r8, r9, sl, ip}^
   1a928:			; <UNDEFINED> instruction: 0xf02c4500
   1a92c:	bmi	e59e18 <strspn@plt+0xe41410>
   1a930:			; <UNDEFINED> instruction: 0x46404639
   1a934:			; <UNDEFINED> instruction: 0xf02c447a
   1a938:	stmdage	sp, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   1a93c:			; <UNDEFINED> instruction: 0xf0322140
   1a940:	bmi	d599fc <strspn@plt+0xd40ff4>
   1a944:			; <UNDEFINED> instruction: 0x46404639
   1a948:			; <UNDEFINED> instruction: 0xf02c447a
   1a94c:	ldmdage	sp, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1a950:			; <UNDEFINED> instruction: 0xf0322140
   1a954:	ldmdami	r0!, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   1a958:			; <UNDEFINED> instruction: 0xf02c4478
   1a95c:	ldrt	pc, [r5], r7, asr #26	; <UNPREDICTABLE>
   1a960:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   1a964:	andeq	r8, sl, ip, lsr #13
   1a968:	andeq	r0, r0, r8, asr #4
   1a96c:	muleq	r6, ip, r4
   1a970:	ldrdeq	sl, [r4], -r4
   1a974:	andeq	r8, r3, r6, lsr #12
   1a978:	ldrdeq	r6, [r5], -r6	; <UNPREDICTABLE>
   1a97c:	andeq	r8, r3, r4, lsl #11
   1a980:	andeq	r2, r8, r0, lsr #24
   1a984:	andeq	r8, r3, r8, asr #20
   1a988:	andeq	r0, r5, sl, lsr #10
   1a98c:	andeq	r8, r3, r2, lsr #20
   1a990:	andeq	r8, r3, lr, lsl sl
   1a994:			; <UNDEFINED> instruction: 0x000436ba
   1a998:	andeq	r8, sl, r6, lsl #11
   1a99c:	andeq	r3, r4, lr, asr #12
   1a9a0:	andeq	ip, r6, r2, ror r3
   1a9a4:	andeq	r1, r4, lr, ror r2
   1a9a8:	andeq	ip, r6, ip, lsr r3
   1a9ac:	strdeq	r8, [r5], -ip
   1a9b0:	andeq	ip, r6, ip, lsl r3
   1a9b4:	andeq	r8, r3, r0, lsl #18
   1a9b8:	andeq	ip, r6, r4, lsl #6
   1a9bc:	andeq	sl, r3, r0, lsr r6
   1a9c0:	ldrdeq	r8, [r3], -r4
   1a9c4:	ldrdeq	ip, [r6], -r6
   1a9c8:	andeq	r1, r4, r2, ror #3
   1a9cc:			; <UNDEFINED> instruction: 0x0006c2b4
   1a9d0:	andeq	sl, r3, r0, ror #11
   1a9d4:	muleq	r6, ip, r2
   1a9d8:			; <UNDEFINED> instruction: 0x000383b4
   1a9dc:	andeq	sl, r4, ip, asr #5
   1a9e0:	muleq	r3, r0, r8
   1a9e4:	andeq	r8, r3, ip, lsl #17
   1a9e8:	andeq	r8, r3, r6, lsl #17
   1a9ec:	andeq	r8, r3, r8, ror r8
   1a9f0:	andeq	r8, r3, r4, ror r8
   1a9f4:	andeq	r1, r7, sl, asr #28
   1a9f8:	andeq	r3, r4, sl, ror r4
   1a9fc:	andeq	ip, r6, r4, ror #3
   1aa00:	muleq	r3, sl, r3
   1aa04:	andeq	r0, r5, r8, lsl fp
   1aa08:	andeq	r8, r3, r0, asr #15
   1aa0c:			; <UNDEFINED> instruction: 0x000387ba
   1aa10:	andeq	r8, r3, ip, lsr #15
   1aa14:	andeq	r8, r3, r0, lsr #15
   1aa18:	andeq	r3, r4, r0, lsr r4
   1aa1c:	addlt	fp, r3, r0, lsl #10
   1aa20:	strmi	r9, [sl], -r0, lsl #4
   1aa24:	movwcs	r9, #769	; 0x301
   1aa28:	mrc2	0, 0, pc, cr8, cr2, {1}
   1aa2c:			; <UNDEFINED> instruction: 0xf85db003
   1aa30:	svclt	0x0000fb04
   1aa34:	ldrdgt	pc, [r0, #-143]	; 0xffffff71
   1aa38:	ldrbmi	lr, [r0, sp, lsr #18]!
   1aa3c:	bmi	13ec29c <strspn@plt+0x13d3894>
   1aa40:			; <UNDEFINED> instruction: 0xf5ad44fc
   1aa44:	ldrmi	r5, [r9], r0, lsl #27
   1aa48:	stmvs	r7, {r2, r7, ip, sp, pc}
   1aa4c:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   1aa50:	orrpl	pc, r0, #54525952	; 0x3400000
   1aa54:	stmdavs	r5, {r2, r3, r8, r9, ip, sp}
   1aa58:	andsvs	r6, sl, r2, lsl r8
   1aa5c:	andeq	pc, r0, #79	; 0x4f
   1aa60:	orrpl	pc, r1, #54525952	; 0x3400000
   1aa64:			; <UNDEFINED> instruction: 0xf10307ba
   1aa68:			; <UNDEFINED> instruction: 0xf0050314
   1aa6c:			; <UNDEFINED> instruction: 0xf8d30504
   1aa70:	strbtle	sl, [lr], #-0
   1aa74:	strmi	r4, [r8], r4, lsl #12
   1aa78:	subsle	r2, r0, r0, lsl #26
   1aa7c:	svceq	0x0000f1ba
   1aa80:			; <UNDEFINED> instruction: 0xf8dad045
   1aa84:	blcs	26a8c <strspn@plt+0xe084>
   1aa88:	svcmi	0x003dd041
   1aa8c:	ldmdavs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1aa90:	rsble	r2, r5, r0, lsl #26
   1aa94:	mcr2	0, 7, pc, cr8, cr0, {0}	; <UNPREDICTABLE>
   1aa98:	strmi	r2, [r2], -r0, lsl #2
   1aa9c:			; <UNDEFINED> instruction: 0xf7fd4628
   1aaa0:			; <UNDEFINED> instruction: 0xf50deeda
   1aaa4:	tstcc	r0, #67108866	; 0x4000002
   1aaa8:	orrlt	r6, r3, #1769472	; 0x1b0000
   1aaac:	mrc2	0, 6, pc, cr12, cr0, {0}
   1aab0:	orrpl	pc, r1, #54525952	; 0x3400000
   1aab4:	ldmdavs	fp, {r4, r8, r9, ip, sp}
   1aab8:	stmdale	r8!, {r0, r1, r7, r9, lr}
   1aabc:			; <UNDEFINED> instruction: 0xf50d4d31
   1aac0:	tstcc	r0, #67108866	; 0x4000002
   1aac4:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
   1aac8:			; <UNDEFINED> instruction: 0x4620681a
   1aacc:			; <UNDEFINED> instruction: 0xf030682b
   1aad0:	stmiblt	r0!, {r0, r2, r7, sl, fp, ip, sp, lr, pc}^
   1aad4:	bicslt	r6, r2, sl, lsr #16
   1aad8:	orrpl	pc, r1, #54525952	; 0x3400000
   1aadc:	andge	pc, r0, sp, asr #17
   1aae0:			; <UNDEFINED> instruction: 0xf8da3310
   1aae4:	strbmi	r5, [r1], -r0
   1aae8:	ldmdavs	fp, {r5, r9, sl, lr}
   1aaec:	stmdbmi	r6!, {r3, r5, r7, r8, r9, sl, lr}
   1aaf0:	orrpl	pc, r0, #54525952	; 0x3400000
   1aaf4:	movwcc	r4, #51745	; 0xca21
   1aaf8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1aafc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1ab00:	teqle	r7, r1, asr r0
   1ab04:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   1ab08:	pop	{r2, ip, sp, pc}
   1ab0c:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1ab10:	strble	r0, [ip, #1883]!	; 0x75b
   1ab14:			; <UNDEFINED> instruction: 0x46494630
   1ab18:	mrc2	0, 1, pc, cr14, cr1, {1}
   1ab1c:	stcge	7, cr14, [r2, #-924]	; 0xfffffc64
   1ab20:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   1ab24:			; <UNDEFINED> instruction: 0xf01a462a
   1ab28:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   1ab2c:	ldmdbmi	r7, {r1, r2, r5, r7, r8, sl, fp, ip, lr, pc}
   1ab30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ab34:	ldc	7, cr15, [lr], {253}	; 0xfd
   1ab38:	ldmdbmi	r5, {r3, r6, r7, r8, ip, sp, pc}
   1ab3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ab40:	ldc	7, cr15, [r8], {253}	; 0xfd
   1ab44:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   1ab48:	orrsle	r2, r7, r0, lsl #16
   1ab4c:	andcc	pc, r0, sl, asr #17
   1ab50:	stccs	7, cr14, [r0, #-592]	; 0xfffffdb0
   1ab54:	ldrtmi	sp, [r0], -fp, asr #1
   1ab58:			; <UNDEFINED> instruction: 0xf0314649
   1ab5c:	bfi	pc, sp, (invalid: 28:6)	; <UNPREDICTABLE>
   1ab60:	mcr2	0, 4, pc, cr2, cr0, {0}	; <UNPREDICTABLE>
   1ab64:			; <UNDEFINED> instruction: 0xfff4f036
   1ab68:	eorsvs	r4, r8, r5, lsl #12
   1ab6c:	blmi	2d49bc <strspn@plt+0x2bbfb4>
   1ab70:			; <UNDEFINED> instruction: 0xe7eb447b
   1ab74:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
   1ab78:	andeq	r8, sl, r0, lsr #4
   1ab7c:	andeq	r0, r0, r8, asr #4
   1ab80:	andeq	r8, sl, r0, lsl r6
   1ab84:	ldrdeq	r8, [sl], -r6
   1ab88:	andeq	r8, sl, r8, ror #2
   1ab8c:	andeq	r8, r3, r2, lsr r6
   1ab90:	andeq	r8, r3, sl, lsr r6
   1ab94:	muleq	r0, r3, lr
   1ab98:	strdeq	r0, [r0], -r5
   1ab9c:	svcmi	0x00d0e92d
   1aba0:	beq	115a30 <strspn@plt+0xfd028>
   1aba4:			; <UNDEFINED> instruction: 0xf10a18cf
   1aba8:	ldrtmi	r3, [lr], #-1791	; 0xfffff901
   1abac:			; <UNDEFINED> instruction: 0x46911e7c
   1abb0:	pkhbtmi	r4, r3, r8, lsl #13
   1abb4:	svceq	0x0001f814
   1abb8:	adcsmi	fp, r4, #24, 18	; 0x60000
   1abbc:	pop	{r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1abc0:	stmdami	pc, {r4, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
   1abc4:			; <UNDEFINED> instruction: 0xf02c4478
   1abc8:			; <UNDEFINED> instruction: 0xf8dbfc11
   1abcc:	ldreq	r3, [fp, r0]
   1abd0:	stmdami	ip, {r1, r2, r8, sl, ip, lr, pc}
   1abd4:			; <UNDEFINED> instruction: 0xf02c4478
   1abd8:	subcs	pc, r0, r9, lsl #24
   1abdc:	svchi	0x00d0e8bd
   1abe0:			; <UNDEFINED> instruction: 0xf1094809
   1abe4:			; <UNDEFINED> instruction: 0x464132ff
   1abe8:			; <UNDEFINED> instruction: 0xf02c4478
   1abec:			; <UNDEFINED> instruction: 0x4651fbd9
   1abf0:	andscs	r4, r0, #56, 12	; 0x3800000
   1abf4:	blx	ff3d6cc4 <strspn@plt+0xff3be2bc>
   1abf8:	pop	{r6, sp}
   1abfc:	svclt	0x00008fd0
   1ac00:	andeq	fp, r6, r0, lsl #30
   1ac04:			; <UNDEFINED> instruction: 0x000385b8
   1ac08:	andeq	r8, r3, r8, lsr #11
   1ac0c:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1ac10:	ldrblt	r2, [r0, #2564]!	; 0xa04
   1ac14:	svcmi	0x001e44fc
   1ac18:	ldrmi	fp, [r4], -r3, lsl #1
   1ac1c:	svclt	0x00284619
   1ac20:	strmi	r2, [r5], -r4, lsl #4
   1ac24:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   1ac28:			; <UNDEFINED> instruction: 0x4668461e
   1ac2c:	ldmdavs	pc!, {r2, r8, r9, sp}	; <UNPREDICTABLE>
   1ac30:			; <UNDEFINED> instruction: 0xf04f9701
   1ac34:	strcs	r0, [r0, -r0, lsl #14]
   1ac38:			; <UNDEFINED> instruction: 0xf7fd9700
   1ac3c:	bmi	59607c <strspn@plt+0x57d674>
   1ac40:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
   1ac44:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ac48:			; <UNDEFINED> instruction: 0xf02c4478
   1ac4c:	stmdbls	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1ac50:			; <UNDEFINED> instruction: 0xf0324628
   1ac54:			; <UNDEFINED> instruction: 0x2c04f9bb
   1ac58:			; <UNDEFINED> instruction: 0xf105d906
   1ac5c:	strtmi	r0, [r2], -r8
   1ac60:	movwcs	r4, #17969	; 0x4631
   1ac64:			; <UNDEFINED> instruction: 0xff9af7ff
   1ac68:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   1ac6c:	blx	fefd6d26 <strspn@plt+0xfefbe31e>
   1ac70:	blmi	1ed4a8 <strspn@plt+0x1d4aa0>
   1ac74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ac78:	blls	74ce8 <strspn@plt+0x5c2e0>
   1ac7c:	qaddle	r4, sl, r2
   1ac80:	andlt	r2, r3, r0, asr #32
   1ac84:			; <UNDEFINED> instruction: 0xf7fdbdf0
   1ac88:	svclt	0x0000ec94
   1ac8c:	andeq	r8, sl, ip, asr #32
   1ac90:	andeq	r0, r0, r8, asr #4
   1ac94:	andeq	r8, r3, r4, ror #10
   1ac98:	andeq	r9, r4, r2, ror #29
   1ac9c:	andeq	r8, r3, r4, lsr r0
   1aca0:	andeq	r3, r4, lr, lsl r1
   1aca4:	andeq	r7, sl, ip, ror #31
   1aca8:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1acac:	ldrblt	r2, [r0, #2564]!	; 0xa04
   1acb0:	svcmi	0x001d44fc
   1acb4:	ldrmi	fp, [r4], -r5, lsl #1
   1acb8:	svclt	0x00284619
   1acbc:	ldrmi	r2, [sp], -r4, lsl #4
   1acc0:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   1acc4:	strmi	r2, [r6], -r4, lsl #6
   1acc8:	ldmdavs	pc!, {r1, fp, sp, pc}	; <UNPREDICTABLE>
   1accc:			; <UNDEFINED> instruction: 0xf04f9703
   1acd0:	strcs	r0, [r0, -r0, lsl #14]
   1acd4:			; <UNDEFINED> instruction: 0xf7fd9702
   1acd8:	blls	d5fe0 <strspn@plt+0xbd5d8>
   1acdc:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
   1ace0:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   1ace4:	smlsdxls	r1, r9, r4, r4
   1ace8:	movwls	r4, #1144	; 0x478
   1acec:	blx	1656da6 <strspn@plt+0x163e39e>
   1acf0:	stmdble	r6, {r2, sl, fp, sp}
   1acf4:	andeq	pc, r8, r6, lsl #2
   1acf8:	strtmi	r4, [r9], -r2, lsr #12
   1acfc:			; <UNDEFINED> instruction: 0xf7ff2304
   1ad00:	stmdami	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1ad04:			; <UNDEFINED> instruction: 0xf02c4478
   1ad08:	bmi	359ad4 <strspn@plt+0x3410cc>
   1ad0c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1ad10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad14:	subsmi	r9, sl, r3, lsl #22
   1ad18:	subcs	sp, r8, r2, lsl #2
   1ad1c:	ldcllt	0, cr11, [r0, #20]!
   1ad20:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
   1ad24:			; <UNDEFINED> instruction: 0x000a7fb0
   1ad28:	andeq	r0, r0, r8, asr #4
   1ad2c:	andeq	r8, r3, lr, asr #9
   1ad30:	andeq	r9, r4, r4, asr #28
   1ad34:	andeq	r7, r3, r4, lsr #30
   1ad38:	andeq	r3, r4, r4, lsl #1
   1ad3c:	andeq	r7, sl, r2, asr pc
   1ad40:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ad44:			; <UNDEFINED> instruction: 0x4699b094
   1ad48:	mrrcmi	11, 0, sl, ip, cr2
   1ad4c:	ldrmi	r4, [r8], -r7, lsl #12
   1ad50:	ldrbtmi	r4, [ip], #-2907	; 0xfffff4a5
   1ad54:	tstcs	r0, r6, lsl r6
   1ad58:	stmiapl	r3!, {r6, r9, sp}^
   1ad5c:			; <UNDEFINED> instruction: 0xf8df2500
   1ad60:	ldmdavs	fp, {r2, r5, r6, r8, pc}
   1ad64:			; <UNDEFINED> instruction: 0xf04f9313
   1ad68:			; <UNDEFINED> instruction: 0xf7fd0300
   1ad6c:	mcrcs	13, 2, lr, cr0, cr4, {3}
   1ad70:	movteq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ad74:			; <UNDEFINED> instruction: 0x46494632
   1ad78:	subcs	fp, r0, #40, 30	; 0xa0
   1ad7c:			; <UNDEFINED> instruction: 0xf7fd44f8
   1ad80:	bmi	1495f38 <strspn@plt+0x147d530>
   1ad84:			; <UNDEFINED> instruction: 0x46404951
   1ad88:	cfldrdmi	mvd4, [r1], {122}	; 0x7a
   1ad8c:			; <UNDEFINED> instruction: 0xf8df4479
   1ad90:			; <UNDEFINED> instruction: 0xf02ca144
   1ad94:	stmdbls	r2, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
   1ad98:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
   1ad9c:			; <UNDEFINED> instruction: 0xf916f032
   1ada0:	ldrbtmi	r9, [sl], #2819	; 0xb03
   1ada4:	strtmi	r4, [r1], -ip, asr #20
   1ada8:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   1adac:	movwls	r4, #1616	; 0x650
   1adb0:	blx	ffdd6e68 <strspn@plt+0xffdbe460>
   1adb4:	bmi	12819cc <strspn@plt+0x1268fc4>
   1adb8:	ldrbmi	r4, [r0], -r1, lsr #12
   1adbc:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   1adc0:			; <UNDEFINED> instruction: 0xf02c9300
   1adc4:	blls	199980 <strspn@plt+0x180f78>
   1adc8:	strtmi	r4, [r1], -r5, asr #20
   1adcc:	strls	r4, [r1, #-1616]	; 0xfffff9b0
   1add0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1add4:	blx	ff956e8c <strspn@plt+0xff93e484>
   1add8:	strtmi	r4, [r1], -r2, asr #20
   1addc:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ade0:	blx	ff7d6e98 <strspn@plt+0xff7be490>
   1ade4:	ldrdeq	lr, [r6, -sp]
   1ade8:	ldc2l	0, cr15, [r6], {49}	; 0x31
   1adec:			; <UNDEFINED> instruction: 0x46214a3e
   1adf0:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1adf4:	blx	ff556eac <strspn@plt+0xff53e4a4>
   1adf8:	ldrdeq	lr, [r8, -sp]
   1adfc:	stc2l	0, cr15, [ip], {49}	; 0x31
   1ae00:	bmi	ec1a30 <strspn@plt+0xea9028>
   1ae04:	ldrbmi	r4, [r0], -r1, lsr #12
   1ae08:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   1ae0c:			; <UNDEFINED> instruction: 0xf02c9300
   1ae10:	blls	319934 <strspn@plt+0x300f2c>
   1ae14:			; <UNDEFINED> instruction: 0x46214a36
   1ae18:	strls	r4, [r1, #-1616]	; 0xfffff9b0
   1ae1c:	movwls	r4, #1146	; 0x47a
   1ae20:	blx	fefd6ed8 <strspn@plt+0xfefbe4d0>
   1ae24:	ldmdale	r3, {r3, r5, r9, sl, fp, sp}
   1ae28:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   1ae2c:	blx	ff7d6ee4 <strspn@plt+0xff7be4dc>
   1ae30:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   1ae34:	blx	ff6d6eec <strspn@plt+0xff6be4e4>
   1ae38:	blmi	86d700 <strspn@plt+0x854cf8>
   1ae3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ae40:	blls	4f4eb0 <strspn@plt+0x4dc4a8>
   1ae44:	teqle	r7, sl, asr r0
   1ae48:	andslt	r2, r4, r0, asr #32
   1ae4c:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ae50:	strtmi	r9, [r1], -ip, lsl #22
   1ae54:	ldrbmi	r4, [r0], -sl, lsr #20
   1ae58:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   1ae5c:			; <UNDEFINED> instruction: 0xf02c9300
   1ae60:	blls	3998e4 <strspn@plt+0x380edc>
   1ae64:	ldrbmi	r4, [r0], -r7, lsr #20
   1ae68:	strls	r4, [r1, #-1569]	; 0xfffff9df
   1ae6c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1ae70:	blx	fe5d6f28 <strspn@plt+0xfe5be520>
   1ae74:	strtmi	r4, [r1], -r4, lsr #20
   1ae78:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ae7c:	blx	fe456f34 <strspn@plt+0xfe43e52c>
   1ae80:	ldrdeq	lr, [lr, -sp]
   1ae84:	stc2	0, cr15, [r8], {49}	; 0x31
   1ae88:	strtmi	r4, [r1], -r0, lsr #20
   1ae8c:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ae90:	blx	fe1d6f48 <strspn@plt+0xfe1be540>
   1ae94:			; <UNDEFINED> instruction: 0x0110e9dd
   1ae98:	ldc2l	0, cr15, [lr], #-196	; 0xffffff3c
   1ae9c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   1aea0:	blx	fe956f58 <strspn@plt+0xfe93e550>
   1aea4:			; <UNDEFINED> instruction: 0xf1072e40
   1aea8:	stmible	r1, {r3}^
   1aeac:			; <UNDEFINED> instruction: 0x46494632
   1aeb0:			; <UNDEFINED> instruction: 0xf7ff2340
   1aeb4:			; <UNDEFINED> instruction: 0xe7bbfe73
   1aeb8:	bl	1ed8eb4 <strspn@plt+0x1ec04ac>
   1aebc:	andeq	r7, sl, lr, lsl #30
   1aec0:	andeq	r0, r0, r8, asr #4
   1aec4:	andeq	r7, r3, r0, lsl #30
   1aec8:	andeq	r8, r3, r0, lsr r4
   1aecc:	andeq	r8, r3, r4, lsr r4
   1aed0:	andeq	fp, r6, sl, lsr #26
   1aed4:	andeq	r7, r3, sl, ror #28
   1aed8:	andeq	r8, r3, lr, lsl r4
   1aedc:	andeq	r8, r3, r2, lsl r4
   1aee0:	andeq	r8, r3, lr, lsl #8
   1aee4:	andeq	r8, r3, r2, lsl r4
   1aee8:	andeq	r8, r3, r6, lsl #8
   1aeec:	strdeq	r8, [r3], -sl
   1aef0:	strdeq	r8, [r3], -r0
   1aef4:	andeq	r2, r4, lr, asr pc
   1aef8:	andeq	r2, r4, r6, asr pc
   1aefc:	andeq	r7, sl, r4, lsr #28
   1af00:			; <UNDEFINED> instruction: 0x000383be
   1af04:			; <UNDEFINED> instruction: 0x000383b6
   1af08:			; <UNDEFINED> instruction: 0x000383ba
   1af0c:	andeq	r8, r3, lr, lsr #7
   1af10:	andeq	r2, r4, sl, ror #29
   1af14:	bicsmi	lr, r0, #737280	; 0xb4000
   1af18:	stcmi	6, cr4, [r8], #-100	; 0xffffff9c
   1af1c:	blmi	a2c988 <strspn@plt+0xa13f80>
   1af20:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
   1af24:	strmi	r2, [r0], ip, lsl #20
   1af28:	stmiapl	r3!, {r1, r2, r5, r8, r9, sl, fp, lr}^
   1af2c:	ldrmi	sl, [r6], -r2, lsl #16
   1af30:	andcs	fp, ip, #40, 30	; 0xa0
   1af34:	movwls	r6, #22555	; 0x581b
   1af38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1af3c:	ldrbtmi	r2, [pc], #-780	; 1af44 <strspn@plt+0x253c>
   1af40:	subvs	r2, r4, r0, lsl #8
   1af44:	addvs	r9, r4, r2, lsl #8
   1af48:	bl	fe1d8f44 <strspn@plt+0xfe1c053c>
   1af4c:			; <UNDEFINED> instruction: 0x46384a1e
   1af50:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   1af54:			; <UNDEFINED> instruction: 0xf02c4479
   1af58:	stmdbls	r2, {r0, r1, r5, r9, fp, ip, sp, lr, pc}
   1af5c:			; <UNDEFINED> instruction: 0xf0324640
   1af60:	bmi	71903c <strspn@plt+0x700634>
   1af64:			; <UNDEFINED> instruction: 0x4638491b
   1af68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1af6c:	blx	657024 <strspn@plt+0x63e61c>
   1af70:	bmi	6acfdc <strspn@plt+0x6945d4>
   1af74:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
   1af78:	andls	r4, r0, r1, lsr #12
   1af7c:	stmdals	r4, {r1, r3, r4, r5, r6, sl, lr}
   1af80:			; <UNDEFINED> instruction: 0xf0359401
   1af84:	vmovcs.16	d28[0], pc
   1af88:			; <UNDEFINED> instruction: 0xf108d906
   1af8c:	ldrtmi	r0, [r2], -r8
   1af90:	movwcs	r4, #50761	; 0xc649
   1af94:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1af98:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   1af9c:	blx	9d7054 <strspn@plt+0x9be64c>
   1afa0:	blmi	1ed7e8 <strspn@plt+0x1d4de0>
   1afa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1afa8:	blls	175018 <strspn@plt+0x15c610>
   1afac:	qaddle	r4, sl, r3
   1afb0:	andlt	r2, r6, r0, asr #32
   1afb4:	bicshi	lr, r0, #12386304	; 0xbd0000
   1afb8:	b	ffed8fb4 <strspn@plt+0xffec05ac>
   1afbc:	andeq	r7, sl, lr, lsr sp
   1afc0:	andeq	r0, r0, r8, asr #4
   1afc4:	andeq	r7, r3, lr, lsr sp
   1afc8:	strdeq	r8, [r3], -r2
   1afcc:	ldrdeq	r9, [r4], -r4
   1afd0:	andeq	r8, r3, r8, ror #5
   1afd4:	andeq	fp, r6, sl, asr fp
   1afd8:	andeq	r2, r8, r6, ror #6
   1afdc:	andeq	r8, r3, r0, ror #5
   1afe0:	andeq	r2, r4, lr, ror #27
   1afe4:			; <UNDEFINED> instruction: 0x000a7cbc
   1afe8:	mvnmi	lr, #737280	; 0xb4000
   1afec:	stcmi	6, cr4, [ip, #-100]!	; 0xffffff9c
   1aff0:	blmi	b2ca5c <strspn@plt+0xb14054>
   1aff4:	ldrbtmi	fp, [sp], #-136	; 0xffffff78
   1aff8:			; <UNDEFINED> instruction: 0x4e2b2a18
   1affc:	stmiapl	fp!, {r0, r1, r2, r4, r9, sl, lr}^
   1b000:	andscs	fp, r8, #40, 30	; 0xa0
   1b004:	strbtmi	r4, [r8], -r0, lsl #13
   1b008:	movwls	r6, #30747	; 0x781b
   1b00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b010:	ldrbtmi	r2, [lr], #-792	; 0xfffffce8
   1b014:	subvs	r2, r5, r0, lsl #10
   1b018:	stmib	r0, {r8, sl, ip, pc}^
   1b01c:	stmib	r0, {r1, r8, sl, ip, lr}^
   1b020:			; <UNDEFINED> instruction: 0xf7fd5504
   1b024:	bmi	895c94 <strspn@plt+0x87d28c>
   1b028:	stmdbmi	r1!, {r4, r5, r9, sl, lr}
   1b02c:	cfstrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
   1b030:			; <UNDEFINED> instruction: 0xf02c4479
   1b034:	stmdbls	r0, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1b038:	ldrbtmi	r4, [sp], #-1600	; 0xfffff9c0
   1b03c:			; <UNDEFINED> instruction: 0xffc6f031
   1b040:			; <UNDEFINED> instruction: 0x46304a1d
   1b044:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   1b048:			; <UNDEFINED> instruction: 0xf9aaf02c
   1b04c:	ldrdeq	lr, [r2, -sp]
   1b050:	blx	fe8d711e <strspn@plt+0xfe8be716>
   1b054:			; <UNDEFINED> instruction: 0x46294a19
   1b058:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1b05c:			; <UNDEFINED> instruction: 0xf9a0f02c
   1b060:	ldrdeq	lr, [r4, -sp]
   1b064:	blx	fe657132 <strspn@plt+0xfe63e72a>
   1b068:	stmdble	r6, {r3, r4, r8, r9, sl, fp, sp}
   1b06c:	andeq	pc, r8, r8, lsl #2
   1b070:			; <UNDEFINED> instruction: 0x4649463a
   1b074:			; <UNDEFINED> instruction: 0xf7ff2318
   1b078:	ldmdami	r1, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1b07c:			; <UNDEFINED> instruction: 0xf02c4478
   1b080:	bmi	45975c <strspn@plt+0x440d54>
   1b084:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1b088:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b08c:	subsmi	r9, sl, r7, lsl #22
   1b090:	subcs	sp, r0, r3, lsl #2
   1b094:	pop	{r3, ip, sp, pc}
   1b098:			; <UNDEFINED> instruction: 0xf7fd83e0
   1b09c:	svclt	0x0000ea8a
   1b0a0:	andeq	r7, sl, sl, ror #24
   1b0a4:	andeq	r0, r0, r8, asr #4
   1b0a8:	andeq	r7, r3, sl, ror #24
   1b0ac:	andeq	r8, r3, ip, ror r1
   1b0b0:	strdeq	r9, [r4], -r8
   1b0b4:	andeq	fp, r6, sl, lsl #21
   1b0b8:	andeq	r8, r6, lr, asr r8
   1b0bc:	andeq	r8, r3, sl, lsl #4
   1b0c0:	andeq	r2, r4, ip, lsl #26
   1b0c4:	ldrdeq	r7, [sl], -sl
   1b0c8:	mvnmi	lr, #737280	; 0xb4000
   1b0cc:	svcmi	0x00254619
   1b0d0:	blmi	96cb3c <strspn@plt+0x954134>
   1b0d4:	ldrbtmi	fp, [pc], #-134	; 1b0dc <strspn@plt+0x26d4>
   1b0d8:			; <UNDEFINED> instruction: 0x4e242a10
   1b0dc:	ldmpl	fp!, {r0, r2, r4, r9, sl, lr}^
   1b0e0:	andscs	fp, r0, #40, 30	; 0xa0
   1b0e4:	strbtmi	r4, [r8], -r0, lsl #13
   1b0e8:	movwls	r6, #22555	; 0x581b
   1b0ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b0f0:	ldrbtmi	r2, [lr], #-784	; 0xfffffcf0
   1b0f4:	subvs	r2, r7, r0, lsl #14
   1b0f8:	stmib	r0, {r8, r9, sl, ip, pc}^
   1b0fc:			; <UNDEFINED> instruction: 0xf7fd7702
   1b100:	bmi	715bb8 <strspn@plt+0x6fd1b0>
   1b104:	ldmdbmi	fp, {r4, r5, r9, sl, lr}
   1b108:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b10c:			; <UNDEFINED> instruction: 0xf948f02c
   1b110:	strbmi	r9, [r0], -r0, lsl #18
   1b114:			; <UNDEFINED> instruction: 0xff5af031
   1b118:	ldmdbmi	r8, {r0, r1, r2, r4, r9, fp, lr}
   1b11c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1b120:			; <UNDEFINED> instruction: 0xf02c4479
   1b124:	ldmib	sp, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   1b128:			; <UNDEFINED> instruction: 0xf0310102
   1b12c:	vldrcs	d15, [r0, #-212]	; 0xffffff2c
   1b130:			; <UNDEFINED> instruction: 0xf108d906
   1b134:	strtmi	r0, [sl], -r8
   1b138:	tstcs	r0, #76546048	; 0x4900000
   1b13c:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   1b140:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1b144:			; <UNDEFINED> instruction: 0xf952f02c
   1b148:	blmi	1ed988 <strspn@plt+0x1d4f80>
   1b14c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b150:	blls	1751c0 <strspn@plt+0x15c7b8>
   1b154:	qaddle	r4, sl, r3
   1b158:	andlt	r2, r6, r0, asr #32
   1b15c:	mvnhi	lr, #12386304	; 0xbd0000
   1b160:	b	9d915c <strspn@plt+0x9c0754>
   1b164:	andeq	r7, sl, sl, lsl #23
   1b168:	andeq	r0, r0, r8, asr #4
   1b16c:	andeq	r7, r3, sl, lsl #23
   1b170:	andeq	r8, r3, r0, lsr #1
   1b174:	andeq	r9, r4, lr, lsl sl
   1b178:	andeq	r8, r6, r6, lsl #15
   1b17c:	andeq	fp, r6, r4, lsr #19
   1b180:	andeq	r2, r4, r6, asr #24
   1b184:	andeq	r7, sl, r4, lsl fp
   1b188:	mvnsmi	lr, sp, lsr #18
   1b18c:	ldrmi	fp, [pc], -ip, lsl #1
   1b190:			; <UNDEFINED> instruction: 0xf8dfab02
   1b194:			; <UNDEFINED> instruction: 0x4606c0d4
   1b198:	blmi	d2ca00 <strspn@plt+0xd13ff8>
   1b19c:			; <UNDEFINED> instruction: 0x461544fc
   1b1a0:	eorcs	r2, r0, #0, 2
   1b1a4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1b1a8:	ldmdavs	fp, {r0, r4, r5, sl, fp, lr}
   1b1ac:			; <UNDEFINED> instruction: 0xf04f930b
   1b1b0:			; <UNDEFINED> instruction: 0xf7fd0300
   1b1b4:	vstmdbcs	r0!, {d14-<overflow reg d53>}
   1b1b8:	nopeq	{79}	; 0x4f
   1b1bc:	ldrtmi	r4, [r9], -sl, lsr #12
   1b1c0:	eorcs	fp, r0, #40, 30	; 0xa0
   1b1c4:			; <UNDEFINED> instruction: 0xf7fd447c
   1b1c8:	bmi	ad5af0 <strspn@plt+0xabd0e8>
   1b1cc:	strtmi	r4, [r0], -sl, lsr #18
   1b1d0:			; <UNDEFINED> instruction: 0xf8df447a
   1b1d4:	ldrbtmi	r8, [r9], #-168	; 0xffffff58
   1b1d8:			; <UNDEFINED> instruction: 0xf8e2f02c
   1b1dc:	ldrtmi	r9, [r0], -r2, lsl #18
   1b1e0:			; <UNDEFINED> instruction: 0xf03144f8
   1b1e4:	bmi	9dadb8 <strspn@plt+0x9c23b0>
   1b1e8:	strbmi	r4, [r1], -r0, lsr #12
   1b1ec:			; <UNDEFINED> instruction: 0xf02c447a
   1b1f0:	ldmib	sp, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b1f4:			; <UNDEFINED> instruction: 0xf0310104
   1b1f8:	bmi	8d9d3c <strspn@plt+0x8c1334>
   1b1fc:	strtmi	r4, [r0], -r1, asr #12
   1b200:			; <UNDEFINED> instruction: 0xf02c447a
   1b204:	ldmib	sp, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
   1b208:			; <UNDEFINED> instruction: 0xf0310106
   1b20c:	bmi	7d9d28 <strspn@plt+0x7c1320>
   1b210:	strtmi	r4, [r0], -r1, asr #12
   1b214:			; <UNDEFINED> instruction: 0xf02c447a
   1b218:	ldmdbmi	ip, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   1b21c:	movwcs	r4, #2588	; 0xa1c
   1b220:	tstcc	ip, r9, ror r4
   1b224:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1b228:	ldmib	sp, {r8, r9, ip}^
   1b22c:			; <UNDEFINED> instruction: 0xf0350108
   1b230:	vstmdbcs	r0!, {s30-s122}
   1b234:			; <UNDEFINED> instruction: 0xf106d906
   1b238:	strtmi	r0, [sl], -r8
   1b23c:			; <UNDEFINED> instruction: 0x23204639
   1b240:	stc2	7, cr15, [ip], #1020	; 0x3fc
   1b244:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1b248:			; <UNDEFINED> instruction: 0xf8d0f02c
   1b24c:	blmi	1eda9c <strspn@plt+0x1d5094>
   1b250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b254:	blls	2f52c4 <strspn@plt+0x2dc8bc>
   1b258:	qaddle	r4, sl, r3
   1b25c:	andlt	r2, ip, r0, asr #32
   1b260:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b264:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b268:	andeq	r7, sl, r4, asr #21
   1b26c:	andeq	r0, r0, r8, asr #4
   1b270:			; <UNDEFINED> instruction: 0x00037ab8
   1b274:	ldrdeq	r7, [r3], -r8
   1b278:	andeq	r9, r4, r2, asr r9
   1b27c:	andeq	fp, r6, r4, ror #17
   1b280:			; <UNDEFINED> instruction: 0x000686b8
   1b284:	andeq	r8, r3, r0, ror r0
   1b288:	andeq	pc, r4, r0, lsr #19
   1b28c:	strheq	r2, [r8], -ip
   1b290:	andeq	r8, r3, r8, lsr r0
   1b294:	andeq	r2, r4, r2, asr #22
   1b298:	andeq	r7, sl, r0, lsl sl
   1b29c:	ldrdgt	pc, [r8], #143	; 0x8f
   1b2a0:	push	{r2, r3, r9, fp, sp}
   1b2a4:	ldrbtmi	r4, [ip], #464	; 0x1d0
   1b2a8:	addlt	r4, r9, r0, lsr ip
   1b2ac:	stmdage	r4, {r7, r9, sl, lr}
   1b2b0:	movwcs	lr, #10701	; 0x29cd
   1b2b4:			; <UNDEFINED> instruction: 0xf85c4616
   1b2b8:	svclt	0x00284004
   1b2bc:	ldrmi	r2, [r9], -ip, lsl #4
   1b2c0:	movwcs	r4, #50719	; 0xc61f
   1b2c4:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1b2c8:	streq	pc, [r0], #-79	; 0xffffffb1
   1b2cc:	subvs	r2, r4, r0, lsl #8
   1b2d0:	addvs	r9, r4, r4, lsl #8
   1b2d4:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b2d8:	stmdami	r5!, {r2, r8, r9, fp, ip, pc}
   1b2dc:	stmdbmi	r6!, {r0, r2, r5, r9, fp, lr}
   1b2e0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   1b2e4:	andmi	lr, r1, sp, asr #19
   1b2e8:	movwls	r4, #1145	; 0x479
   1b2ec:			; <UNDEFINED> instruction: 0xf858f02c
   1b2f0:	stmdbmi	r2!, {r0, r2, r8, r9, fp, ip, pc}
   1b2f4:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
   1b2f8:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   1b2fc:	smlabtmi	r1, sp, r9, lr
   1b300:			; <UNDEFINED> instruction: 0xf02c9300
   1b304:	cdpcs	8, 0, cr15, cr8, cr13, {2}
   1b308:	stmdale	pc, {r1, r8, fp, ip, pc}	; <UNPREDICTABLE>
   1b30c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1b310:			; <UNDEFINED> instruction: 0xf86cf02c
   1b314:	blmi	56db8c <strspn@plt+0x555184>
   1b318:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b31c:	blls	1f538c <strspn@plt+0x1dc984>
   1b320:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1b324:	andlt	r2, r9, r8, asr #32
   1b328:	ldrhhi	lr, [r0, #141]	; 0x8d
   1b32c:	ldmdami	r8, {r0, r1, r2, r4, r9, fp, lr}
   1b330:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1b334:			; <UNDEFINED> instruction: 0xf834f02c
   1b338:	stmdals	r6, {r1, r2, r4, r9, fp, lr}
   1b33c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1b340:	andscc	r4, r8, #34603008	; 0x2100000
   1b344:	bmi	53fb4c <strspn@plt+0x527144>
   1b348:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1b34c:			; <UNDEFINED> instruction: 0xf860f036
   1b350:	ldmible	fp, {r2, r3, r9, sl, fp, sp}^
   1b354:	andeq	pc, r8, r8, lsl #2
   1b358:			; <UNDEFINED> instruction: 0x46394632
   1b35c:			; <UNDEFINED> instruction: 0xf7ff230c
   1b360:	bfi	pc, sp, (invalid: 24:19)	; <UNPREDICTABLE>
   1b364:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b368:			; <UNDEFINED> instruction: 0x000a79ba
   1b36c:	andeq	r0, r0, r8, asr #4
   1b370:	andeq	r7, r3, ip, lsr #18
   1b374:	muleq	r3, r6, pc	; <UNPREDICTABLE>
   1b378:	andeq	r9, r4, r0, asr #16
   1b37c:	andeq	fp, r6, lr, asr #15
   1b380:	andeq	r7, r3, r6, lsl #31
   1b384:	andeq	r2, r4, sl, ror sl
   1b388:	andeq	r7, sl, r8, asr #18
   1b38c:	andeq	r7, r3, r8, asr pc
   1b390:	andeq	r7, r3, sl, asr #18
   1b394:	muleq	r8, lr, pc	; <UNPREDICTABLE>
   1b398:	andeq	r7, r3, sl, asr #30
   1b39c:	ldrdgt	pc, [r4], #143	; 0x8f
   1b3a0:	push	{r2, r3, r9, fp, sp}
   1b3a4:	ldrbtmi	r4, [ip], #464	; 0x1d0
   1b3a8:	addlt	r4, r9, pc, lsr #24
   1b3ac:	stmdage	r4, {r7, r9, sl, lr}
   1b3b0:			; <UNDEFINED> instruction: 0x46194616
   1b3b4:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1b3b8:	andcs	fp, ip, #40, 30	; 0xa0
   1b3bc:	movwcs	r4, #50719	; 0xc61f
   1b3c0:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1b3c4:	streq	pc, [r0], #-79	; 0xffffffb1
   1b3c8:	subvs	r2, r4, r0, lsl #8
   1b3cc:	addvs	r9, r4, r4, lsl #8
   1b3d0:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3d4:	stmdami	r5!, {r2, r8, r9, fp, ip, pc}
   1b3d8:	stmdbmi	r6!, {r0, r2, r5, r9, fp, lr}
   1b3dc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   1b3e0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1b3e4:	andls	r9, r3, r1, lsl #8
   1b3e8:			; <UNDEFINED> instruction: 0xffdaf02b
   1b3ec:	stmdbmi	r2!, {r0, r2, r8, r9, fp, ip, pc}
   1b3f0:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
   1b3f4:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1b3f8:	movwls	r9, #1025	; 0x401
   1b3fc:			; <UNDEFINED> instruction: 0xf02b9103
   1b400:	cdpcs	15, 0, cr15, cr8, cr15, {6}
   1b404:	stmdale	pc, {r0, r1, r8, fp, ip, pc}	; <UNPREDICTABLE>
   1b408:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1b40c:			; <UNDEFINED> instruction: 0xffeef02b
   1b410:	blmi	56dc88 <strspn@plt+0x555280>
   1b414:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b418:	blls	1f5488 <strspn@plt+0x1dca80>
   1b41c:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1b420:	andlt	r2, r9, r8, asr #32
   1b424:	ldrhhi	lr, [r0, #141]	; 0x8d
   1b428:	ldmdami	r8, {r0, r1, r2, r4, r9, fp, lr}
   1b42c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1b430:			; <UNDEFINED> instruction: 0xffb6f02b
   1b434:	stmdals	r6, {r1, r2, r4, r9, fp, lr}
   1b438:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1b43c:	andscc	r4, r8, #34603008	; 0x2100000
   1b440:	bmi	53fc48 <strspn@plt+0x527240>
   1b444:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1b448:			; <UNDEFINED> instruction: 0xffe2f035
   1b44c:	ldmible	fp, {r2, r3, r9, sl, fp, sp}^
   1b450:	andeq	pc, r8, r8, lsl #2
   1b454:			; <UNDEFINED> instruction: 0x46394632
   1b458:			; <UNDEFINED> instruction: 0xf7ff230c
   1b45c:	bfc	pc, (invalid: 23:19)	; <UNPREDICTABLE>
   1b460:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b464:			; <UNDEFINED> instruction: 0x000a78ba
   1b468:	andeq	r0, r0, r8, asr #4
   1b46c:	andeq	r7, r3, r0, lsr r8
   1b470:	andeq	r7, r3, r2, asr #29
   1b474:	andeq	r9, r4, r6, asr #14
   1b478:	ldrdeq	fp, [r6], -r2
   1b47c:	andeq	r7, r3, sl, lsl #29
   1b480:	andeq	r2, r4, lr, ror r9
   1b484:	andeq	r7, sl, ip, asr #16
   1b488:	andeq	r7, r3, ip, asr lr
   1b48c:	andeq	r7, r3, lr, asr #16
   1b490:	andeq	r1, r8, r2, lsr #29
   1b494:	andeq	r7, r3, lr, asr #28
   1b498:	ldrdgt	pc, [r4], #143	; 0x8f
   1b49c:	push	{r2, r3, r9, fp, sp}
   1b4a0:	ldrbtmi	r4, [ip], #464	; 0x1d0
   1b4a4:	addlt	r4, r9, pc, lsr #24
   1b4a8:	stmdage	r4, {r7, r9, sl, lr}
   1b4ac:			; <UNDEFINED> instruction: 0x46194616
   1b4b0:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1b4b4:	andcs	fp, ip, #40, 30	; 0xa0
   1b4b8:	movwcs	r4, #50719	; 0xc61f
   1b4bc:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1b4c0:	streq	pc, [r0], #-79	; 0xffffffb1
   1b4c4:	subvs	r2, r4, r0, lsl #8
   1b4c8:	addvs	r9, r4, r4, lsl #8
   1b4cc:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b4d0:	stmdami	r5!, {r2, r8, r9, fp, ip, pc}
   1b4d4:	stmdbmi	r6!, {r0, r2, r5, r9, fp, lr}
   1b4d8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   1b4dc:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   1b4e0:	andls	r9, r3, r1, lsl #8
   1b4e4:			; <UNDEFINED> instruction: 0xff5cf02b
   1b4e8:	stmdbmi	r2!, {r0, r2, r8, r9, fp, ip, pc}
   1b4ec:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
   1b4f0:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1b4f4:	movwls	r9, #1025	; 0x401
   1b4f8:			; <UNDEFINED> instruction: 0xf02b9103
   1b4fc:	mcrcs	15, 0, pc, cr8, cr1, {2}	; <UNPREDICTABLE>
   1b500:	stmdale	pc, {r0, r1, r8, fp, ip, pc}	; <UNPREDICTABLE>
   1b504:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1b508:			; <UNDEFINED> instruction: 0xff70f02b
   1b50c:	blmi	56dd84 <strspn@plt+0x55537c>
   1b510:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b514:	blls	1f5584 <strspn@plt+0x1dcb7c>
   1b518:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1b51c:	andlt	r2, r9, r0, asr #32
   1b520:	ldrhhi	lr, [r0, #141]	; 0x8d
   1b524:	ldmdami	r8, {r0, r1, r2, r4, r9, fp, lr}
   1b528:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1b52c:			; <UNDEFINED> instruction: 0xff38f02b
   1b530:	stmdals	r6, {r1, r2, r4, r9, fp, lr}
   1b534:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1b538:	andscc	r4, r8, #34603008	; 0x2100000
   1b53c:	bmi	53fd44 <strspn@plt+0x52733c>
   1b540:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1b544:			; <UNDEFINED> instruction: 0xff64f035
   1b548:	ldmible	fp, {r2, r3, r9, sl, fp, sp}^
   1b54c:	andeq	pc, r8, r8, lsl #2
   1b550:			; <UNDEFINED> instruction: 0x46394632
   1b554:			; <UNDEFINED> instruction: 0xf7ff230c
   1b558:	ldrb	pc, [r3, r1, lsr #22]	; <UNPREDICTABLE>
   1b55c:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b560:			; <UNDEFINED> instruction: 0x000a77be
   1b564:	andeq	r0, r0, r8, asr #4
   1b568:	andeq	r7, r3, r4, lsr r7
   1b56c:	andeq	r7, r3, lr, asr #27
   1b570:	andeq	r9, r4, sl, asr #12
   1b574:	ldrdeq	fp, [r6], -r6
   1b578:	andeq	r7, r3, lr, lsl #27
   1b57c:	andeq	r2, r4, r2, lsl #17
   1b580:	andeq	r7, sl, r0, asr r7
   1b584:	andeq	r7, r3, r0, ror #26
   1b588:	andeq	r7, r3, r2, asr r7
   1b58c:	andeq	r1, r8, r6, lsr #27
   1b590:	andeq	r7, r3, r2, asr sp
   1b594:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b598:	vldmdbmi	r7!, {s4-s19}
   1b59c:	ldcmi	0, cr11, [r7], #-544	; 0xfffffde0
   1b5a0:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
   1b5a4:	cdpmi	8, 3, cr10, cr6, cr3, {0}
   1b5a8:	stmdbpl	ip!, {r4, r7, r9, sl, lr}
   1b5ac:	andscs	fp, r0, #40, 30	; 0xa0
   1b5b0:			; <UNDEFINED> instruction: 0x46994619
   1b5b4:	stmdavs	r4!, {r4, r8, r9, sp}
   1b5b8:			; <UNDEFINED> instruction: 0xf04f9407
   1b5bc:	ldrbtmi	r0, [lr], #-1024	; 0xfffffc00
   1b5c0:	subvs	r2, r4, r0, lsl #8
   1b5c4:	stmib	r0, {r0, r1, sl, ip, pc}^
   1b5c8:			; <UNDEFINED> instruction: 0xf7fd4402
   1b5cc:	bmi	b956ec <strspn@plt+0xb7cce4>
   1b5d0:	pushmi	{r4, r5, r9, sl, lr}
   1b5d4:			; <UNDEFINED> instruction: 0xf8df447a
   1b5d8:	ldrbtmi	sl, [r9], #-180	; 0xffffff4c
   1b5dc:			; <UNDEFINED> instruction: 0xf02b4d2c
   1b5e0:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1b5e4:	ldrbtmi	r4, [sl], #1592	; 0x638
   1b5e8:	ldc2l	0, cr15, [r0], #196	; 0xc4
   1b5ec:	ldrtmi	r4, [r0], -r9, lsr #20
   1b5f0:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   1b5f4:			; <UNDEFINED> instruction: 0xf02b447d
   1b5f8:	stmdbls	r4, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1b5fc:			; <UNDEFINED> instruction: 0xf0314638
   1b600:	bmi	99a99c <strspn@plt+0x981f94>
   1b604:			; <UNDEFINED> instruction: 0x46304651
   1b608:			; <UNDEFINED> instruction: 0xf02b447a
   1b60c:	bmi	91b138 <strspn@plt+0x902730>
   1b610:	strtmi	r4, [r1], -r3, lsr #12
   1b614:	strls	r4, [r0, #-1146]	; 0xfffffb86
   1b618:	strcc	r9, [r4, #-2053]!	; 0xfffff7fb
   1b61c:			; <UNDEFINED> instruction: 0xf0359401
   1b620:	bmi	8197bc <strspn@plt+0x800db4>
   1b624:			; <UNDEFINED> instruction: 0x46304651
   1b628:			; <UNDEFINED> instruction: 0xf02b447a
   1b62c:	bmi	79b118 <strspn@plt+0x782710>
   1b630:	strtmi	r9, [r3], -r6, lsl #16
   1b634:			; <UNDEFINED> instruction: 0x4621447a
   1b638:	strls	r9, [r0, #-1025]	; 0xfffffbff
   1b63c:	mcr2	0, 7, pc, cr8, cr5, {1}	; <UNPREDICTABLE>
   1b640:	svceq	0x0010f1b8
   1b644:			; <UNDEFINED> instruction: 0xf107d906
   1b648:	strbmi	r0, [r2], -r8
   1b64c:	tstcs	r0, #76546048	; 0x4900000
   1b650:	blx	fe959654 <strspn@plt+0xfe940c4c>
   1b654:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   1b658:	cdp2	0, 12, cr15, cr8, cr11, {1}
   1b65c:	blmi	1edeb0 <strspn@plt+0x1d54a8>
   1b660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b664:	blls	1f56d4 <strspn@plt+0x1dcccc>
   1b668:	qaddle	r4, sl, r3
   1b66c:	andlt	r2, r8, r0, asr #32
   1b670:			; <UNDEFINED> instruction: 0x87f0e8bd
   1b674:	svc	0x009cf7fc
   1b678:			; <UNDEFINED> instruction: 0x000a76be
   1b67c:	andeq	r0, r0, r8, asr #4
   1b680:			; <UNDEFINED> instruction: 0x000376be
   1b684:	andeq	r7, r3, r0, ror ip
   1b688:	andeq	r9, r4, lr, asr #10
   1b68c:	ldrdeq	fp, [r6], -lr
   1b690:	andeq	r1, r8, r8, ror #25
   1b694:	andeq	r7, r3, r2, asr #25
   1b698:	andeq	r7, r3, r8, asr #24
   1b69c:	andeq	r7, r3, r8, asr #24
   1b6a0:	muleq	r3, ip, ip
   1b6a4:	andeq	r7, r3, r0, ror #24
   1b6a8:	andeq	r2, r4, r2, lsr r7
   1b6ac:	andeq	r7, sl, r0, lsl #12
   1b6b0:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   1b6b4:	push	{r8, sp}
   1b6b8:			; <UNDEFINED> instruction: 0x469841f0
   1b6bc:	addlt	r4, ip, r7, lsr fp
   1b6c0:	cfstrsge	mvf4, [r2, #-1008]	; 0xfffffc10
   1b6c4:			; <UNDEFINED> instruction: 0x46074614
   1b6c8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1b6cc:	eorcs	r4, r0, #40, 12	; 0x2800000
   1b6d0:	ldmdavs	fp, {r0, r1, r4, r5, r9, sl, fp, lr}
   1b6d4:			; <UNDEFINED> instruction: 0xf04f930b
   1b6d8:			; <UNDEFINED> instruction: 0xf7fd0300
   1b6dc:	stccs	8, cr14, [r0], #-752	; 0xfffffd10
   1b6e0:	nopeq	{79}	; 0x4f
   1b6e4:	strtmi	r4, [r8], -r2, lsr #12
   1b6e8:	eorcs	fp, r0, #40, 30	; 0xa0
   1b6ec:			; <UNDEFINED> instruction: 0xf7fc4641
   1b6f0:	ldrbtmi	lr, [lr], #-4020	; 0xfffff04c
   1b6f4:	stmdbmi	ip!, {r0, r1, r3, r5, r9, fp, lr}
   1b6f8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1b6fc:	ldrbtmi	r4, [r9], #-3371	; 0xfffff2d5
   1b700:	cdp2	0, 4, cr15, cr14, cr11, {1}
   1b704:	ldrtmi	r9, [r8], -r2, lsl #18
   1b708:			; <UNDEFINED> instruction: 0xf031447d
   1b70c:	bmi	a5a890 <strspn@plt+0xa41e88>
   1b710:			; <UNDEFINED> instruction: 0x46294630
   1b714:			; <UNDEFINED> instruction: 0xf02b447a
   1b718:	ldmib	sp, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}^
   1b71c:			; <UNDEFINED> instruction: 0xf0310104
   1b720:	bmi	959814 <strspn@plt+0x940e0c>
   1b724:	ldrtmi	r4, [r0], -r9, lsr #12
   1b728:			; <UNDEFINED> instruction: 0xf02b447a
   1b72c:	ldmib	sp, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   1b730:			; <UNDEFINED> instruction: 0xf0310106
   1b734:	ldccs	8, cr15, [r8], {49}	; 0x31
   1b738:	ldmdami	pc, {r0, r1, r2, r3, fp, ip, lr, pc}	; <UNPREDICTABLE>
   1b73c:			; <UNDEFINED> instruction: 0xf02b4478
   1b740:	bmi	7db09c <strspn@plt+0x7c2694>
   1b744:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   1b748:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b74c:	subsmi	r9, sl, fp, lsl #22
   1b750:	subcs	sp, r0, pc, lsl r1
   1b754:	pop	{r2, r3, ip, sp, pc}
   1b758:	bmi	67bf20 <strspn@plt+0x663518>
   1b75c:	ldrtmi	r4, [r0], -r9, lsr #12
   1b760:			; <UNDEFINED> instruction: 0xf02b447a
   1b764:	ldmdbmi	r7, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   1b768:	movwcs	r4, #2583	; 0xa17
   1b76c:	teqcc	r0, r9, ror r4
   1b770:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1b774:	ldmib	sp, {r8, r9, ip}^
   1b778:			; <UNDEFINED> instruction: 0xf0350108
   1b77c:	stccs	14, cr15, [r0], #-292	; 0xfffffedc
   1b780:			; <UNDEFINED> instruction: 0xf107d9db
   1b784:	strtmi	r0, [r2], -r8
   1b788:			; <UNDEFINED> instruction: 0x23204641
   1b78c:	blx	1d9790 <strspn@plt+0x1c0d88>
   1b790:			; <UNDEFINED> instruction: 0xf7fce7d3
   1b794:	svclt	0x0000ef0e
   1b798:	andeq	r7, sl, r0, lsr #11
   1b79c:	andeq	r0, r0, r8, asr #4
   1b7a0:	andeq	r7, r3, sl, lsl #11
   1b7a4:	andeq	r7, r3, lr, lsr #21
   1b7a8:	andeq	r9, r4, sl, lsr #8
   1b7ac:			; <UNDEFINED> instruction: 0x0006b3bc
   1b7b0:	muleq	r6, r0, r1
   1b7b4:	andeq	r7, r3, r8, asr #22
   1b7b8:	andeq	r2, r4, ip, asr #12
   1b7bc:	andeq	r7, sl, sl, lsl r5
   1b7c0:	andeq	pc, r4, r4, asr r4	; <UNPREDICTABLE>
   1b7c4:	andeq	r1, r8, r0, ror fp
   1b7c8:	andeq	r7, r3, ip, ror #21
   1b7cc:	ldrdgt	pc, [r0, -pc]!	; <UNPREDICTABLE>
   1b7d0:	push	{r4, r9, fp, sp}
   1b7d4:	ldrbtmi	r4, [ip], #2032	; 0x7f0
   1b7d8:	addlt	r4, sl, r6, asr #26
   1b7dc:	stmdage	r4, {r2, r9, sl, lr}
   1b7e0:			; <UNDEFINED> instruction: 0x46194616
   1b7e4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   1b7e8:	andscs	fp, r0, #40, 30	; 0xa0
   1b7ec:	tstcs	r0, #32505856	; 0x1f00000
   1b7f0:	strls	r6, [r9, #-2093]	; 0xfffff7d3
   1b7f4:	streq	pc, [r0, #-79]	; 0xffffffb1
   1b7f8:	subvs	r2, r5, r0, lsl #10
   1b7fc:	stmib	r0, {r2, r8, sl, ip, pc}^
   1b800:			; <UNDEFINED> instruction: 0xf7fc5502
   1b804:	stmdavs	r3!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   1b808:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1b80c:	stmdbeq	r4, {r0, r1, r4, ip, sp, lr, pc}
   1b810:	strdle	r4, [r0, #-74]	; 0xffffffb6
   1b814:	andcs	r2, r1, r8, asr r1
   1b818:			; <UNDEFINED> instruction: 0xf9a2f036
   1b81c:			; <UNDEFINED> instruction: 0xf8dd4b37
   1b820:			; <UNDEFINED> instruction: 0x46058014
   1b824:	andls	r4, r3, r1, lsl #12
   1b828:			; <UNDEFINED> instruction: 0xf8c54620
   1b82c:			; <UNDEFINED> instruction: 0xf85a8004
   1b830:			; <UNDEFINED> instruction: 0xf02c2003
   1b834:	bmi	cdae60 <strspn@plt+0xcc2458>
   1b838:	ldmdami	r3!, {r1, r4, r5, r8, fp, lr}
   1b83c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b840:			; <UNDEFINED> instruction: 0xf02b4478
   1b844:			; <UNDEFINED> instruction: 0xf8ddfdad
   1b848:			; <UNDEFINED> instruction: 0x4620a010
   1b84c:			; <UNDEFINED> instruction: 0xf0314651
   1b850:	bmi	bda74c <strspn@plt+0xbc1d44>
   1b854:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   1b858:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b85c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b860:			; <UNDEFINED> instruction: 0xf02b4478
   1b864:			; <UNDEFINED> instruction: 0x4620fd9d
   1b868:	movwcs	lr, #27101	; 0x69dd
   1b86c:	strls	r4, [r1, #-1617]	; 0xfffff9af
   1b870:	andhi	pc, r0, sp, asr #17
   1b874:			; <UNDEFINED> instruction: 0xf8def7ff
   1b878:			; <UNDEFINED> instruction: 0xf0106820
   1b87c:	tstle	ip, r4
   1b880:	blmi	72e11c <strspn@plt+0x715714>
   1b884:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b888:	blls	2758f8 <strspn@plt+0x25cef0>
   1b88c:	qsuble	r4, sl, sp
   1b890:	pop	{r1, r3, ip, sp, pc}
   1b894:			; <UNDEFINED> instruction: 0x462087f0
   1b898:	ldc2l	0, cr15, [r4, #-176]	; 0xffffff50
   1b89c:			; <UNDEFINED> instruction: 0x8014f8dd
   1b8a0:	andls	r4, r3, r5, lsl #12
   1b8a4:	stmdavs	r3, {r4, r8, ip, sp, pc}^
   1b8a8:	tstle	r9, r3, asr #10
   1b8ac:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   1b8b0:	ldc2l	0, cr15, [r6, #-172]!	; 0xffffff54
   1b8b4:			; <UNDEFINED> instruction: 0xa010f8dd
   1b8b8:	ldmdami	r9, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1b8bc:			; <UNDEFINED> instruction: 0xf02b4478
   1b8c0:	mrccs	13, 0, APSR_nzcv, cr0, cr5, {4}
   1b8c4:			; <UNDEFINED> instruction: 0xf104d906
   1b8c8:	ldrtmi	r0, [r2], -r8
   1b8cc:	tstcs	r0, #59768832	; 0x3900000
   1b8d0:			; <UNDEFINED> instruction: 0xf964f7ff
   1b8d4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1b8d8:	stc2	0, cr15, [r8, #172]	; 0xac
   1b8dc:	strb	r2, [pc, r0, asr #32]
   1b8e0:			; <UNDEFINED> instruction: 0x46414811
   1b8e4:			; <UNDEFINED> instruction: 0xf02b4478
   1b8e8:			; <UNDEFINED> instruction: 0xe7dffd5b
   1b8ec:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   1b8f0:	andeq	r7, sl, sl, lsl #9
   1b8f4:	andeq	r0, r0, r8, asr #4
   1b8f8:	andeq	r7, sl, r0, asr r4
   1b8fc:	andeq	r0, r0, r8, lsr r2
   1b900:	muleq	r3, r8, sl
   1b904:	muleq	r3, lr, sl
   1b908:	andeq	r7, r3, ip, lsr r4
   1b90c:	andeq	r7, r3, ip, lsl #21
   1b910:	andeq	fp, r6, sl, ror #4
   1b914:	andeq	r7, r3, ip, lsr #7
   1b918:	ldrdeq	r7, [sl], -ip
   1b91c:	andeq	r7, r3, sl, asr #20
   1b920:	andeq	r2, r4, ip, asr #9
   1b924:			; <UNDEFINED> instruction: 0x000424b2
   1b928:	andeq	r7, r3, ip, lsl #20
   1b92c:	svcmi	0x00f0e92d
   1b930:			; <UNDEFINED> instruction: 0x461fb095
   1b934:			; <UNDEFINED> instruction: 0x4c72ab04
   1b938:	ldrmi	r4, [r8], -r0, lsl #13
   1b93c:	ldrbtmi	r4, [ip], #-2929	; 0xfffff48f
   1b940:			; <UNDEFINED> instruction: 0x46932a3c
   1b944:	stmiapl	r3!, {r0, r2, r4, r9, sl, lr}^
   1b948:			; <UNDEFINED> instruction: 0xf04fbf28
   1b94c:	eorscs	r0, ip, #60, 22	; 0xf000
   1b950:			; <UNDEFINED> instruction: 0xf8df2100
   1b954:	ldmdavs	fp, {r2, r4, r5, r7, r8, ip, pc}
   1b958:			; <UNDEFINED> instruction: 0xf04f9313
   1b95c:			; <UNDEFINED> instruction: 0xf7fc0300
   1b960:	teqcs	ip, #488	; 0x1e8
   1b964:			; <UNDEFINED> instruction: 0x4639465a
   1b968:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
   1b96c:			; <UNDEFINED> instruction: 0xa19cf8df
   1b970:	ldrbtmi	r4, [r9], #2663	; 0xa67
   1b974:	ldrbtmi	r4, [sl], #2407	; 0x967
   1b978:			; <UNDEFINED> instruction: 0x4648447a
   1b97c:	strcs	r4, [r0], #-1145	; 0xfffffb87
   1b980:	stc2	0, cr15, [lr, #-172]	; 0xffffff54
   1b984:	eorseq	pc, ip, #-2147483646	; 0x80000002
   1b988:	strtmi	r9, [r3], -r0, lsl #4
   1b98c:	strtmi	r4, [r1], -r2, ror #20
   1b990:	ldrbtmi	r9, [sl], #-2052	; 0xfffff7fc
   1b994:	strls	r4, [r1], #-3681	; 0xfffff19f
   1b998:	mcr2	0, 5, pc, cr8, cr4, {1}	; <UNPREDICTABLE>
   1b99c:	ldrbtmi	r9, [lr], #-2821	; 0xfffff4fb
   1b9a0:	bmi	182db24 <strspn@plt+0x181511c>
   1b9a4:			; <UNDEFINED> instruction: 0x46314478
   1b9a8:	movwls	r4, #1146	; 0x47a
   1b9ac:	andls	r9, r3, r1, lsl #8
   1b9b0:	ldc2l	0, cr15, [r6], #172	; 0xac
   1b9b4:	ldrtmi	r9, [r1], -r6, lsl #22
   1b9b8:	stmdals	r3, {r0, r1, r3, r4, r6, r9, fp, lr}
   1b9bc:	movwls	r4, #1146	; 0x47a
   1b9c0:			; <UNDEFINED> instruction: 0xf02b9401
   1b9c4:	blls	21ad80 <strspn@plt+0x202378>
   1b9c8:			; <UNDEFINED> instruction: 0x46314a58
   1b9cc:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1b9d0:	movwls	r9, #1025	; 0x401
   1b9d4:	stc2l	0, cr15, [r4], #172	; 0xac
   1b9d8:	ldmdale	r0, {r4, r8, sl, fp, sp}
   1b9dc:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   1b9e0:	stc2	0, cr15, [r4, #-172]	; 0xffffff54
   1b9e4:	blmi	11ee338 <strspn@plt+0x11d5930>
   1b9e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b9ec:	blls	4f5a5c <strspn@plt+0x4dd054>
   1b9f0:			; <UNDEFINED> instruction: 0xf040405a
   1b9f4:	subcs	r8, r8, r2, lsl #1
   1b9f8:	pop	{r0, r2, r4, ip, sp, pc}
   1b9fc:	bmi	13bf9c4 <strspn@plt+0x13a6fbc>
   1ba00:			; <UNDEFINED> instruction: 0x46484631
   1ba04:			; <UNDEFINED> instruction: 0xf02b447a
   1ba08:			; <UNDEFINED> instruction: 0xf10afccb
   1ba0c:	andls	r0, r0, #72, 4	; 0x80000004
   1ba10:	bmi	12ad2a4 <strspn@plt+0x129489c>
   1ba14:	stmdals	r8, {r0, r5, r9, sl, lr}
   1ba18:	strls	r4, [r1], #-1146	; 0xfffffb86
   1ba1c:	ldc2l	0, cr15, [r8], #212	; 0xd4
   1ba20:	ldmible	fp, {r2, r4, r8, sl, fp, sp}^
   1ba24:	ldrtmi	r4, [r1], -r6, asr #20
   1ba28:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   1ba2c:	ldc2	0, cr15, [r8], #172	; 0xac
   1ba30:	strbmi	r9, [r0], -r9, lsl #18
   1ba34:	blx	ff2d7b00 <strspn@plt+0xff2bf0f8>
   1ba38:	stmible	pc, {r3, r4, r8, sl, fp, sp}^	; <UNPREDICTABLE>
   1ba3c:	ldrbeq	r9, [fp, -r8, lsl #22]
   1ba40:	cfldrscs	mvf13, [ip, #-304]	; 0xfffffed0
   1ba44:			; <UNDEFINED> instruction: 0x4c3fd9ca
   1ba48:	bmi	102f34c <strspn@plt+0x1016944>
   1ba4c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   1ba50:			; <UNDEFINED> instruction: 0x4621447a
   1ba54:			; <UNDEFINED> instruction: 0xf02b4630
   1ba58:			; <UNDEFINED> instruction: 0xf1abfca3
   1ba5c:	ldmdbcs	r0, {r2, r3, r4, r8}
   1ba60:	svclt	0x0028a80b
   1ba64:			; <UNDEFINED> instruction: 0xf0312110
   1ba68:	fstmdbxcs	ip!, {d15-d90}	;@ Deprecated
   1ba6c:	bmi	e5214c <strspn@plt+0xe39744>
   1ba70:	ldrtmi	r4, [r0], -r1, lsr #12
   1ba74:			; <UNDEFINED> instruction: 0xf02b447a
   1ba78:	stmdals	pc, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1ba7c:	mcr2	0, 4, pc, cr2, cr11, {0}	; <UNPREDICTABLE>
   1ba80:	stmible	fp!, {r4, r5, r8, sl, fp, sp}
   1ba84:			; <UNDEFINED> instruction: 0x46304a33
   1ba88:			; <UNDEFINED> instruction: 0xf8df4621
   1ba8c:	ldrbtmi	r9, [sl], #-204	; 0xffffff34
   1ba90:			; <UNDEFINED> instruction: 0xf02b2600
   1ba94:	ldmdbls	r0, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
   1ba98:	ldrbtmi	r4, [r9], #1600	; 0x640
   1ba9c:	blx	fe5d7b68 <strspn@plt+0xfe5bf160>
   1baa0:	bmi	bc26ec <strspn@plt+0xba9ce4>
   1baa4:	strtmi	r4, [r1], -r8, asr #12
   1baa8:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   1baac:			; <UNDEFINED> instruction: 0xf8cd9300
   1bab0:			; <UNDEFINED> instruction: 0xf02b900c
   1bab4:	blls	4dac90 <strspn@plt+0x4c2288>
   1bab8:	bmi	a6d344 <strspn@plt+0xa5493c>
   1babc:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1bac0:	movwls	r9, #1537	; 0x601
   1bac4:	stc2l	0, cr15, [ip], #-172	; 0xffffff54
   1bac8:	stmible	r7, {r2, r3, r4, r5, r8, sl, fp, sp}
   1bacc:	andeq	pc, r8, r8, lsl #2
   1bad0:	ldrtmi	r4, [r9], -sl, lsr #12
   1bad4:			; <UNDEFINED> instruction: 0xf7ff233c
   1bad8:	ldrb	pc, [pc, -r1, ror #16]!	; <UNPREDICTABLE>
   1badc:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   1bae0:	stc2	0, cr15, [r4], {43}	; 0x2b
   1bae4:	subseq	pc, r4, #-2147483646	; 0x80000002
   1bae8:	movwcs	r9, #30730	; 0x780a
   1baec:	strtmi	r9, [r1], -r0, lsl #4
   1baf0:	strls	r4, [r1], #-1570	; 0xfffff9de
   1baf4:	ldc2l	0, cr15, [sl, #208]!	; 0xd0
   1baf8:			; <UNDEFINED> instruction: 0xf7fce7a3
   1bafc:	svclt	0x0000ed5a
   1bb00:	andeq	r7, sl, r2, lsr #6
   1bb04:	andeq	r0, r0, r8, asr #4
   1bb08:	andeq	r7, r3, sl, lsl #6
   1bb0c:	andeq	r1, r8, r6, ror #18
   1bb10:	andeq	r7, r3, r8, lsl #19
   1bb14:	andeq	r9, r4, ip, lsr #3
   1bb18:	andeq	r7, r3, sl, ror r9
   1bb1c:	andeq	fp, r6, r6, lsr #2
   1bb20:	andeq	r7, r3, r8, ror #4
   1bb24:	andeq	r7, r3, r8, ror r9
   1bb28:	andeq	r7, r3, r0, ror r9
   1bb2c:	andeq	r7, r3, sl, ror #18
   1bb30:	andeq	r2, r4, sl, lsr #7
   1bb34:	andeq	r7, sl, r8, ror r2
   1bb38:	andeq	r7, r3, r0, asr #18
   1bb3c:	andeq	r7, r3, ip, ror r8
   1bb40:	andeq	r7, r3, r6, lsr #18
   1bb44:	andeq	fp, r6, r8, ror r0
   1bb48:	andeq	r7, r3, lr, lsr #4
   1bb4c:	andeq	r7, r3, r0, lsr #18
   1bb50:	andeq	r7, r3, r8, lsl #18
   1bb54:	strdeq	r7, [r3], -sl
   1bb58:	andeq	r7, r3, r2, ror r1
   1bb5c:	andeq	r7, r3, r6, ror #17
   1bb60:	andeq	r7, r3, r2, ror #17
   1bb64:	andeq	r7, r3, r2, lsl #17
   1bb68:	svcmi	0x00f0e92d
   1bb6c:	bmi	1a6d5bc <strspn@plt+0x1a54bb4>
   1bb70:	blmi	1a6d3ec <strspn@plt+0x1a549e4>
   1bb74:	ldrbtmi	fp, [sl], #-153	; 0xffffff67
   1bb78:	ldmpl	r3, {r0, fp, sp, lr}^
   1bb7c:	tstls	r7, #1769472	; 0x1b0000
   1bb80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb84:	strle	r0, [fp], #-1867	; 0xfffff8b5
   1bb88:	blmi	18ee520 <strspn@plt+0x18d5b18>
   1bb8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bb90:	blls	5f5c00 <strspn@plt+0x5dd1f8>
   1bb94:			; <UNDEFINED> instruction: 0xf040405a
   1bb98:	ldrhlt	r8, [r9], -fp
   1bb9c:	svchi	0x00f0e8bd
   1bba0:	subscs	sl, r0, #2048	; 0x800
   1bba4:	strmi	r2, [r0], r0, lsl #2
   1bba8:	svcmi	0x005d4618
   1bbac:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
   1bbb0:			; <UNDEFINED> instruction: 0xf04f2d4c
   1bbb4:			; <UNDEFINED> instruction: 0x462a0350
   1bbb8:	svclt	0x00284651
   1bbbc:			; <UNDEFINED> instruction: 0xf7fc224c
   1bbc0:	ldrbtmi	lr, [pc], #-3404	; 1bbc8 <strspn@plt+0x31c0>
   1bbc4:	strcs	r4, [r0], #-3671	; 0xfffff1a9
   1bbc8:			; <UNDEFINED> instruction: 0x46384a57
   1bbcc:	ldrbtmi	r4, [lr], #-2391	; 0xfffff6a9
   1bbd0:			; <UNDEFINED> instruction: 0xf8df447a
   1bbd4:	ldrbtmi	r9, [r9], #-348	; 0xfffffea4
   1bbd8:	ldrsblt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   1bbdc:	blx	ff857c92 <strspn@plt+0xff83f28a>
   1bbe0:	eorseq	pc, ip, #-2147483647	; 0x80000001
   1bbe4:	strtmi	r9, [r3], -r0, lsl #4
   1bbe8:			; <UNDEFINED> instruction: 0x46214a53
   1bbec:	ldrbtmi	r9, [r9], #2050	; 0x802
   1bbf0:	strls	r4, [r1], #-1146	; 0xfffffb86
   1bbf4:	ldc2l	0, cr15, [sl, #-208]!	; 0xffffff30
   1bbf8:	ldrbtmi	r9, [fp], #2819	; 0xb03
   1bbfc:	strbmi	r4, [r9], -pc, asr #20
   1bc00:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1bc04:	movwls	r4, #1624	; 0x658
   1bc08:			; <UNDEFINED> instruction: 0xf02b3648
   1bc0c:	blls	15ab38 <strspn@plt+0x142130>
   1bc10:	strbmi	r4, [r9], -fp, asr #20
   1bc14:	strls	r4, [r1], #-1624	; 0xfffff9a8
   1bc18:	movwls	r4, #1146	; 0x47a
   1bc1c:	blx	ff057cd2 <strspn@plt+0xff03f2ca>
   1bc20:	bmi	124283c <strspn@plt+0x1229e34>
   1bc24:	ldrbmi	r4, [r8], -r9, asr #12
   1bc28:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1bc2c:			; <UNDEFINED> instruction: 0xf02b9300
   1bc30:	blls	1dab14 <strspn@plt+0x1c210c>
   1bc34:	strbmi	r4, [r9], -r4, asr #20
   1bc38:	strls	r4, [r1], #-1624	; 0xfffff9a8
   1bc3c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1bc40:	blx	febd7cf6 <strspn@plt+0xfebbf2ee>
   1bc44:	strbmi	r4, [r9], -r1, asr #20
   1bc48:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1bc4c:	blx	fea57d02 <strspn@plt+0xfea3f2fa>
   1bc50:	stmdals	r7, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
   1bc54:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1bc58:	strls	r4, [r1], #-1569	; 0xfffff9df
   1bc5c:			; <UNDEFINED> instruction: 0xf0359600
   1bc60:	vldrcs	d15, [r8, #-860]	; 0xfffffca4
   1bc64:	bmi	f12098 <strspn@plt+0xef9690>
   1bc68:	ldrtmi	r4, [r8], -r9, asr #12
   1bc6c:			; <UNDEFINED> instruction: 0xf02b447a
   1bc70:	stmdage	r8, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1bc74:			; <UNDEFINED> instruction: 0xf0312110
   1bc78:	vstmdbcs	r8!, {s30-s174}
   1bc7c:	ldmdami	r6!, {r2, fp, ip, lr, pc}
   1bc80:			; <UNDEFINED> instruction: 0xf02b4478
   1bc84:			; <UNDEFINED> instruction: 0xe77ffbb3
   1bc88:			; <UNDEFINED> instruction: 0x46494a34
   1bc8c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1bc90:	blx	fe1d7d46 <strspn@plt+0xfe1bf33e>
   1bc94:			; <UNDEFINED> instruction: 0xf01b980c
   1bc98:	bmi	c9b274 <strspn@plt+0xc8286c>
   1bc9c:			; <UNDEFINED> instruction: 0x46494638
   1bca0:			; <UNDEFINED> instruction: 0xf02b447a
   1bca4:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1bca8:			; <UNDEFINED> instruction: 0xf01b010e
   1bcac:	ldmib	sp, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
   1bcb0:	bmi	b358f8 <strspn@plt+0xb1cef0>
   1bcb4:	ldrbmi	r4, [r8], -r9, asr #12
   1bcb8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1bcbc:			; <UNDEFINED> instruction: 0xf02b6700
   1bcc0:	vstrcs	d31, [r0, #-444]	; 0xfffffe44
   1bcc4:	blls	4d2438 <strspn@plt+0x4b9a30>
   1bcc8:	bmi	9ed5f4 <strspn@plt+0x9d4bec>
   1bccc:	strls	r4, [r1], #-1624	; 0xfffff9a8
   1bcd0:	movwls	r4, #1146	; 0x47a
   1bcd4:	blx	1957d8a <strspn@plt+0x193f382>
   1bcd8:	bmi	94292c <strspn@plt+0x929f24>
   1bcdc:	ldrbmi	r4, [r8], -r9, asr #12
   1bce0:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   1bce4:			; <UNDEFINED> instruction: 0xf02b9300
   1bce8:	blls	55aa5c <strspn@plt+0x542054>
   1bcec:	strbmi	r4, [r9], -r0, lsr #20
   1bcf0:	strls	r4, [r1], #-1624	; 0xfffff9a8
   1bcf4:	movwls	r4, #1146	; 0x47a
   1bcf8:	blx	14d7dae <strspn@plt+0x14bf3a6>
   1bcfc:	ldmible	lr!, {r2, r3, r6, r8, sl, fp, sp}
   1bd00:	andeq	pc, r8, r8, lsl #2
   1bd04:	ldrbmi	r4, [r1], -sl, lsr #12
   1bd08:			; <UNDEFINED> instruction: 0xf7fe234c
   1bd0c:	ldr	pc, [r6, r7, asr #30]!
   1bd10:	mcrr	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
   1bd14:	andeq	r7, sl, sl, ror #1
   1bd18:	andeq	r0, r0, r8, asr #4
   1bd1c:	ldrdeq	r7, [sl], -r4
   1bd20:	strheq	r7, [r3], -sl
   1bd24:	andeq	r1, r8, lr, lsl #14
   1bd28:	ldrdeq	r7, [r3], -ip
   1bd2c:	andeq	r8, r4, r2, asr pc
   1bd30:	ldrdeq	sl, [r6], -r6
   1bd34:	andeq	r7, r3, r2, lsl r0
   1bd38:	andeq	r7, r3, ip, lsl r7
   1bd3c:	andeq	r2, r5, r2, lsr #3
   1bd40:	andeq	r7, r3, r8, lsl #14
   1bd44:	andeq	r7, r3, r2, lsl #14
   1bd48:	strdeq	r7, [r3], -sl
   1bd4c:	strdeq	r7, [r3], -sl
   1bd50:	andeq	r7, r3, lr, lsr r6
   1bd54:	andeq	r2, r4, ip, ror #1
   1bd58:	andeq	r2, r4, r8, lsl #2
   1bd5c:	andeq	r2, r4, r2, ror #21
   1bd60:	andeq	r7, r3, r4, lsl r7
   1bd64:	andeq	r7, r3, r8, lsl #14
   1bd68:	andeq	r7, r3, r0, ror #9
   1bd6c:	andeq	r7, r3, lr, lsr #13
   1bd70:	andeq	r7, r3, ip, lsr #13
   1bd74:	push	{r1, r3, r4, fp, sp, lr}
   1bd78:			; <UNDEFINED> instruction: 0xf5b243f0
   1bd7c:	strmi	r5, [ip], -r0, lsl #31
   1bd80:			; <UNDEFINED> instruction: 0xf102b085
   1bd84:	andsvs	r0, r9, r1, lsl #2
   1bd88:	stmdami	fp!, {r0, r2, r3, r6, r9, ip, lr, pc}
   1bd8c:	stcmi	6, cr2, [fp, #-0]
   1bd90:	svcmi	0x002b4478
   1bd94:	blx	ad7e4a <strspn@plt+0xabf442>
   1bd98:	tstcs	r1, r0, lsr #16
   1bd9c:			; <UNDEFINED> instruction: 0xf001447d
   1bda0:	stmdami	r8!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1bda4:	ldrbtmi	r3, [pc], #-1376	; 1bdac <strspn@plt+0x33a4>
   1bda8:			; <UNDEFINED> instruction: 0xf02b4478
   1bdac:	stmdavc	r0!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1bdb0:	ldrtmi	r4, [r3], -r5, lsr #20
   1bdb4:	andeq	pc, r3, r0, asr #7
   1bdb8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   1bdbc:	strpl	lr, [r0], -sp, asr #19
   1bdc0:	andls	fp, r3, #192, 4
   1bdc4:	ldc2	0, cr15, [r2], {52}	; 0x34
   1bdc8:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   1bdcc:	blx	3d7e82 <strspn@plt+0x3bf47a>
   1bdd0:	ldrtmi	r7, [r3], -r0, ror #16
   1bdd4:	vmlsl.u8	<illegal reg q12.5>, d0, d3
   1bdd8:	tstcs	r0, r3
   1bddc:	strpl	lr, [r0], -sp, asr #19
   1bde0:			; <UNDEFINED> instruction: 0xf034b2c0
   1bde4:			; <UNDEFINED> instruction: 0xf9b4fc83
   1bde8:	bmi	67bdf8 <strspn@plt+0x6633f0>
   1bdec:	ldmdami	r9, {r0, r3, r4, r5, r9, sl, lr}
   1bdf0:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1bdf4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1bdf8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1bdfc:			; <UNDEFINED> instruction: 0xf02b9703
   1be00:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
   1be04:	ldmdami	r5, {r2, r4, r9, fp, lr}
   1be08:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   1be0c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   1be10:			; <UNDEFINED> instruction: 0xf02b9601
   1be14:	ldmdami	r2, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   1be18:			; <UNDEFINED> instruction: 0xf02b4478
   1be1c:	andcs	pc, r1, r7, ror #21
   1be20:	pop	{r0, r2, ip, sp, pc}
   1be24:	stmdami	pc, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
   1be28:			; <UNDEFINED> instruction: 0xf02b4478
   1be2c:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   1be30:	pop	{r0, r2, ip, sp, pc}
   1be34:	svclt	0x000083f0
   1be38:	andeq	r7, r3, ip, lsr r6
   1be3c:	andeq	r1, r8, r0, asr #10
   1be40:	andeq	sl, r6, lr, lsl sp
   1be44:	andeq	r7, r3, ip, lsr #12
   1be48:	andeq	r7, r3, r6, lsr #12
   1be4c:	andeq	r7, r3, r2, lsr #12
   1be50:	andeq	pc, r4, ip, asr #11
   1be54:	andeq	r6, r3, lr, ror #27
   1be58:	andeq	r7, r3, lr, ror #11
   1be5c:	andeq	r6, r3, r6, asr #27
   1be60:	andeq	r1, r4, r0, ror pc
   1be64:	andeq	r7, r3, r4, ror #6
   1be68:			; <UNDEFINED> instruction: 0x4616b5f0
   1be6c:	ldrmi	r4, [pc], -r0, lsr #20
   1be70:	svccs	0x00014b20
   1be74:	svclt	0x0008447a
   1be78:	addlt	r2, sp, r0, lsl #28
   1be7c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   1be80:	movwls	r6, #47131	; 0xb81b
   1be84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1be88:	stmiavs	fp!, {r1, r2, r5, r9, ip, lr, pc}
   1be8c:	streq	pc, [r2], #-19	; 0xffffffed
   1be90:	ldrtmi	sp, [r0], -sp
   1be94:			; <UNDEFINED> instruction: 0xf0302100
   1be98:	bmi	61b09c <strspn@plt+0x602694>
   1be9c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   1bea0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bea4:	subsmi	r9, sl, fp, lsl #22
   1bea8:	andlt	sp, sp, pc, lsl r1
   1beac:	bmi	50b674 <strspn@plt+0x4f2c6c>
   1beb0:	blmi	4ed77c <strspn@plt+0x4d4d74>
   1beb4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1beb8:	ldrbtmi	r2, [fp], #-1288	; 0xfffffaf8
   1bebc:	movwls	r9, #4610	; 0x1202
   1bec0:	blge	2866e8 <strspn@plt+0x26dce0>
   1bec4:	stmib	sp, {r0, r1, r9, ip, pc}^
   1bec8:	bls	4acee4 <strspn@plt+0x4944dc>
   1becc:	strls	r9, [r0, #-1028]	; 0xfffffbfc
   1bed0:			; <UNDEFINED> instruction: 0xf0319408
   1bed4:	strb	pc, [r0, fp, asr #28]!	; <UNPREDICTABLE>
   1bed8:			; <UNDEFINED> instruction: 0x46394630
   1bedc:	mrrc2	0, 3, pc, ip, cr0	; <UNPREDICTABLE>
   1bee0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   1bee4:	blx	fe0d7f98 <strspn@plt+0xfe0bf590>
   1bee8:			; <UNDEFINED> instruction: 0xf7fce7cf
   1beec:	svclt	0x0000eb62
   1bef0:	andeq	r6, sl, ip, ror #27
   1bef4:	andeq	r0, r0, r8, asr #4
   1bef8:	andeq	r6, sl, r2, asr #27
   1befc:			; <UNDEFINED> instruction: 0xfffffebb
   1bf00:			; <UNDEFINED> instruction: 0xffffeb5f
   1bf04:	andeq	r7, r3, sl, lsl r5
   1bf08:	mvnsmi	lr, #737280	; 0xb4000
   1bf0c:	cdpmi	0, 3, cr11, cr0, cr9, {4}
   1bf10:			; <UNDEFINED> instruction: 0x4c302a0c
   1bf14:	ldrbtmi	r4, [lr], #-1561	; 0xfffff9e7
   1bf18:	andls	r9, r1, #0
   1bf1c:	ldmdbpl	r4!, {r1, fp, sp, pc}
   1bf20:			; <UNDEFINED> instruction: 0x461f4615
   1bf24:	andcs	fp, ip, #40, 30	; 0xa0
   1bf28:	stmdavs	r4!, {r4, r8, r9, sp}
   1bf2c:			; <UNDEFINED> instruction: 0xf04f9407
   1bf30:	cfstrsls	mvf0, [r0], {-0}
   1bf34:	subvs	r2, r6, r0, lsl #12
   1bf38:	stmib	r0, {r1, r9, sl, ip, pc}^
   1bf3c:			; <UNDEFINED> instruction: 0xf7fc6602
   1bf40:	stmdami	r5!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
   1bf44:			; <UNDEFINED> instruction: 0xf02b4478
   1bf48:	ldmib	sp, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}^
   1bf4c:			; <UNDEFINED> instruction: 0xf1b98902
   1bf50:	svclt	0x00080f01
   1bf54:	svceq	0x0000f1b8
   1bf58:	movwcs	sp, #4654	; 0x122e
   1bf5c:	addcs	r4, r0, #68157440	; 0x4100000
   1bf60:			; <UNDEFINED> instruction: 0xf0314620
   1bf64:	bmi	79a570 <strspn@plt+0x781b68>
   1bf68:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
   1bf6c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1bf70:			; <UNDEFINED> instruction: 0xf02b4478
   1bf74:	stmdbls	r4, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
   1bf78:			; <UNDEFINED> instruction: 0xf0314620
   1bf7c:	ldmdami	sl, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   1bf80:			; <UNDEFINED> instruction: 0xf02b4478
   1bf84:	vstrcs	s30, [ip, #-204]	; 0xffffff34
   1bf88:			; <UNDEFINED> instruction: 0xf104d906
   1bf8c:	strtmi	r0, [sl], -r8
   1bf90:	movwcs	r4, #50745	; 0xc639
   1bf94:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   1bf98:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   1bf9c:	blx	9d8050 <strspn@plt+0x9bf648>
   1bfa0:	blmi	32e7f4 <strspn@plt+0x315dec>
   1bfa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bfa8:	blls	1f6018 <strspn@plt+0x1dd610>
   1bfac:	qaddle	r4, sl, ip
   1bfb0:	andlt	r2, r9, r0, asr #32
   1bfb4:	mvnshi	lr, #12386304	; 0xbd0000
   1bfb8:	strbmi	r4, [r9], -r0, asr #12
   1bfbc:	blx	ffb58086 <strspn@plt+0xffb3f67e>
   1bfc0:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1bfc4:	blx	4d8078 <strspn@plt+0x4bf670>
   1bfc8:			; <UNDEFINED> instruction: 0xf7fce7c7
   1bfcc:	svclt	0x0000eaf2
   1bfd0:	andeq	r6, sl, sl, asr #26
   1bfd4:	andeq	r0, r0, r8, asr #4
   1bfd8:	andeq	r7, r3, r0, asr #9
   1bfdc:	andeq	r7, r3, ip, asr #4
   1bfe0:	andeq	sl, r6, r6, asr fp
   1bfe4:	andeq	r6, r3, ip, lsl #26
   1bfe8:	andeq	r1, r4, r8, lsl #28
   1bfec:	andeq	r1, r4, lr, ror #27
   1bff0:			; <UNDEFINED> instruction: 0x000a6cbc
   1bff4:	andeq	r7, r3, sl, lsr r4
   1bff8:			; <UNDEFINED> instruction: 0x4df0e92d
   1bffc:	svcmi	0x00372a10
   1c000:	ldcmi	0, cr11, [r7], #-544	; 0xfffffde0
   1c004:	ldrbtmi	r4, [pc], #-1542	; 1c00c <strspn@plt+0x3604>
   1c008:	ldrmi	sl, [r5], -r2, lsl #16
   1c00c:	ldmdbpl	ip!, {r0, r3, r4, r9, sl, lr}
   1c010:	andscs	fp, r0, #40, 30	; 0xa0
   1c014:	tstcs	r0, #152, 12	; 0x9800000
   1c018:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1c01c:	streq	pc, [r0], #-79	; 0xffffffb1
   1c020:	subvs	r2, r7, r0, lsl #14
   1c024:	stmib	r0, {r1, r8, r9, sl, ip, pc}^
   1c028:			; <UNDEFINED> instruction: 0xf7fc7702
   1c02c:	stmdami	sp!, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
   1c030:			; <UNDEFINED> instruction: 0xf02b4478
   1c034:	ldmib	sp, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   1c038:			; <UNDEFINED> instruction: 0xf1bbab02
   1c03c:	svclt	0x00080f01
   1c040:	svceq	0x0000f1ba
   1c044:	svcmi	0x0028d223
   1c048:	stcmi	6, cr4, [r8], #-324	; 0xfffffebc
   1c04c:			; <UNDEFINED> instruction: 0xf0314630
   1c050:	ldrbtmi	pc, [pc], #-2311	; 1c058 <strspn@plt+0x3650>	; <UNPREDICTABLE>
   1c054:	ldrbtmi	r4, [ip], #-2598	; 0xfffff5da
   1c058:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1c05c:			; <UNDEFINED> instruction: 0xf02b4620
   1c060:	stmdbls	r4, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   1c064:			; <UNDEFINED> instruction: 0xf0304630
   1c068:	stccs	15, cr15, [ip, #-708]	; 0xfffffd3c
   1c06c:	stmdami	r1!, {r3, r4, fp, ip, lr, pc}
   1c070:			; <UNDEFINED> instruction: 0xf02b4478
   1c074:	bmi	85a768 <strspn@plt+0x841d60>
   1c078:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   1c07c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c080:	subsmi	r9, sl, r7, lsl #22
   1c084:	subcs	sp, r8, r8, lsr #2
   1c088:	pop	{r3, ip, sp, pc}
   1c08c:			; <UNDEFINED> instruction: 0x46508df0
   1c090:			; <UNDEFINED> instruction: 0xf0304659
   1c094:	ldmdami	r9, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   1c098:			; <UNDEFINED> instruction: 0xf02b4478
   1c09c:	ldrb	pc, [r2, r7, lsr #19]	; <UNPREDICTABLE>
   1c0a0:			; <UNDEFINED> instruction: 0x46394a17
   1c0a4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1c0a8:			; <UNDEFINED> instruction: 0xf97af02b
   1c0ac:	bmi	5ae508 <strspn@plt+0x595b00>
   1c0b0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   1c0b4:	tstcc	r8, r5, lsl #16
   1c0b8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1c0bc:	ldrmi	r1, [r9], -r0, lsl #6
   1c0c0:			; <UNDEFINED> instruction: 0xf9a6f035
   1c0c4:	ldmible	r2, {r4, r8, sl, fp, sp}^
   1c0c8:	andeq	pc, r8, r6, lsl #2
   1c0cc:	strbmi	r4, [r1], -sl, lsr #12
   1c0d0:			; <UNDEFINED> instruction: 0xf7fe2310
   1c0d4:	strb	pc, [sl, r3, ror #26]	; <UNPREDICTABLE>
   1c0d8:	b	1ada0d0 <strspn@plt+0x1ac16c8>
   1c0dc:	andeq	r6, sl, sl, asr ip
   1c0e0:	andeq	r0, r0, r8, asr #4
   1c0e4:	andeq	r7, r3, ip, ror #7
   1c0e8:	andeq	sl, r6, r2, ror sl
   1c0ec:	andeq	r6, r3, r6, lsr #24
   1c0f0:	andeq	r7, r3, sl, ror r2
   1c0f4:	andeq	r1, r4, r8, lsl sp
   1c0f8:	andeq	r6, sl, r6, ror #23
   1c0fc:	andeq	r7, r3, r4, ror #6
   1c100:	andeq	r7, r3, r2, lsl #7
   1c104:	andeq	r1, r8, sl, lsr #4
   1c108:	ldrdeq	r7, [r3], -ip
   1c10c:	svcmi	0x00f0e92d
   1c110:	ldrmi	fp, [r8], pc, lsl #1
   1c114:	mcrrmi	11, 0, sl, r0, cr4
   1c118:	ldrmi	r4, [r8], -r6, lsl #12
   1c11c:	ldrbtmi	r4, [ip], #-2879	; 0xfffff4c1
   1c120:	tstcs	r0, r5, lsl r6
   1c124:	stmiapl	r3!, {r5, r9, sp}^
   1c128:	movwls	r6, #55323	; 0xd81b
   1c12c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c130:	bl	fe45a128 <strspn@plt+0xfe441720>
   1c134:			; <UNDEFINED> instruction: 0x462a2d1c
   1c138:			; <UNDEFINED> instruction: 0xf04f4641
   1c13c:	svclt	0x00280320
   1c140:			; <UNDEFINED> instruction: 0xf7fc221c
   1c144:	ldmdami	r6!, {r1, r3, r7, r9, fp, sp, lr, pc}
   1c148:			; <UNDEFINED> instruction: 0xf02b4478
   1c14c:	ldmib	sp, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
   1c150:			; <UNDEFINED> instruction: 0xf1ba9a04
   1c154:	svclt	0x00080f01
   1c158:	svceq	0x0000f1b9
   1c15c:			; <UNDEFINED> instruction: 0xf8ddd250
   1c160:	movwcs	fp, #32
   1c164:	strbmi	r4, [r9], -pc, lsr #24
   1c168:	svcmi	0x002f4630
   1c16c:	ldrbtmi	r4, [ip], #-1626	; 0xfffff9a6
   1c170:			; <UNDEFINED> instruction: 0xf87af031
   1c174:	stmdami	lr!, {r0, r2, r3, r5, r9, fp, lr}
   1c178:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1c17c:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
   1c180:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c184:			; <UNDEFINED> instruction: 0xf90cf02b
   1c188:	ldrdeq	lr, [r6, -sp]
   1c18c:	blx	158256 <strspn@plt+0x13f84e>
   1c190:	ldrtmi	r4, [r8], -r8, lsr #20
   1c194:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1c198:	andlt	pc, r0, sp, asr #17
   1c19c:	andls	pc, r4, sp, asr #17
   1c1a0:			; <UNDEFINED> instruction: 0xf02b9703
   1c1a4:	svcls	0x0009f8fd
   1c1a8:	bmi	8eda34 <strspn@plt+0x8d502c>
   1c1ac:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1c1b0:			; <UNDEFINED> instruction: 0xf8cd9700
   1c1b4:			; <UNDEFINED> instruction: 0xf02b9004
   1c1b8:	svcls	0x000af8f3
   1c1bc:			; <UNDEFINED> instruction: 0x46214a1f
   1c1c0:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1c1c4:	andls	pc, r4, sp, asr #17
   1c1c8:			; <UNDEFINED> instruction: 0xf02b9700
   1c1cc:	ldccs	8, cr15, [ip, #-932]	; 0xfffffc5c
   1c1d0:			; <UNDEFINED> instruction: 0xf106d906
   1c1d4:	strtmi	r0, [sl], -r8
   1c1d8:	tstcs	ip, #68157440	; 0x4100000
   1c1dc:	ldc2l	7, cr15, [lr], {254}	; 0xfe
   1c1e0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   1c1e4:			; <UNDEFINED> instruction: 0xf902f02b
   1c1e8:	blmi	32ea48 <strspn@plt+0x316040>
   1c1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c1f0:	blls	376260 <strspn@plt+0x35d858>
   1c1f4:	qaddle	r4, sl, ip
   1c1f8:	andlt	r2, pc, r8, asr #32
   1c1fc:	svchi	0x00f0e8bd
   1c200:	ldrbmi	r4, [r1], -r8, asr #12
   1c204:	blx	ff2582cc <strspn@plt+0xff23f8c4>
   1c208:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1c20c:			; <UNDEFINED> instruction: 0xf8eef02b
   1c210:			; <UNDEFINED> instruction: 0xf7fce7a5
   1c214:	svclt	0x0000e9ce
   1c218:	andeq	r6, sl, r2, asr #22
   1c21c:	andeq	r0, r0, r8, asr #4
   1c220:	andeq	r7, r3, ip, ror #5
   1c224:	andeq	sl, r6, r6, asr r9
   1c228:	muleq	r3, r0, sl
   1c22c:	andeq	r7, r3, r2, asr #5
   1c230:	strdeq	r6, [r3], -lr
   1c234:			; <UNDEFINED> instruction: 0x000372b2
   1c238:	andeq	r7, r3, r6, lsr #5
   1c23c:	andeq	r7, r3, r2, lsr #5
   1c240:	andeq	r1, r4, r6, lsr #23
   1c244:	andeq	r6, sl, r4, ror sl
   1c248:	strdeq	r7, [r3], -r2
   1c24c:			; <UNDEFINED> instruction: 0xc19cf8df
   1c250:	push	{r8, sp}
   1c254:			; <UNDEFINED> instruction: 0x461f47f0
   1c258:	addslt	r4, r4, r5, ror #22
   1c25c:	cfstrsge	mvf4, [sl], {252}	; 0xfc
   1c260:			; <UNDEFINED> instruction: 0x46054616
   1c264:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1c268:	eorcs	r4, r0, #32, 12	; 0x2000000
   1c26c:	ldrdge	pc, [r4, pc]
   1c270:	tstls	r3, #1769472	; 0x1b0000
   1c274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c278:	b	ffb5a270 <strspn@plt+0xffb41868>
   1c27c:			; <UNDEFINED> instruction: 0x46202e1c
   1c280:			; <UNDEFINED> instruction: 0x46394632
   1c284:	andscs	fp, ip, #40, 30	; 0xa0
   1c288:			; <UNDEFINED> instruction: 0xf7fc2320
   1c28c:	stmdavs	ip!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
   1c290:			; <UNDEFINED> instruction: 0xf01444fa
   1c294:	subsle	r0, fp, r4, lsl #8
   1c298:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1c29c:	svceq	0x0001f1b9
   1c2a0:			; <UNDEFINED> instruction: 0xf1b8bf08
   1c2a4:	suble	r0, sl, #0, 30
   1c2a8:	andcs	r4, r0, #5439488	; 0x530000
   1c2ac:			; <UNDEFINED> instruction: 0xf04f9c10
   1c2b0:	andls	r0, r6, #4, 28	; 0x40
   1c2b4:	andls	sl, r5, #9216	; 0x2400
   1c2b8:	andls	r4, r4, #68157440	; 0x4100000
   1c2bc:	strtmi	r9, [r2], -r3, lsl #4
   1c2c0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   1c2c4:	teqgt	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1c2c8:	and	pc, r0, sp, asr #17
   1c2cc:	strdls	r4, [r2], -ip
   1c2d0:	andgt	pc, r4, sp, asr #17
   1c2d4:			; <UNDEFINED> instruction: 0xf0314628
   1c2d8:	stmdami	r9, {r0, r3, r6, sl, fp, ip, sp, lr, pc}^
   1c2dc:			; <UNDEFINED> instruction: 0xf02b4478
   1c2e0:	strtmi	pc, [r8], -r5, lsl #17
   1c2e4:			; <UNDEFINED> instruction: 0xf82ef02c
   1c2e8:	smlawble	r2, r4, r2, r4
   1c2ec:	strtmi	r4, [r1], -r5, asr #16
   1c2f0:			; <UNDEFINED> instruction: 0xf02b4478
   1c2f4:	stmdami	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}^
   1c2f8:			; <UNDEFINED> instruction: 0xf02b4478
   1c2fc:	mrccs	8, 0, APSR_nzcv, cr12, cr7, {3}
   1c300:			; <UNDEFINED> instruction: 0xf105d906
   1c304:	ldrtmi	r0, [r2], -r8
   1c308:	tstcs	ip, #59768832	; 0x3900000
   1c30c:	mcrr2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
   1c310:	strbcs	r4, [r0], #-2110	; 0xfffff7c2
   1c314:			; <UNDEFINED> instruction: 0xf02b4478
   1c318:	bmi	f9a4c4 <strspn@plt+0xf81abc>
   1c31c:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   1c320:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c324:	subsmi	r9, sl, r3, lsl fp
   1c328:			; <UNDEFINED> instruction: 0x4620d15e
   1c32c:	pop	{r2, r4, ip, sp, pc}
   1c330:			; <UNDEFINED> instruction: 0x460187f0
   1c334:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   1c338:			; <UNDEFINED> instruction: 0xf832f02b
   1c33c:			; <UNDEFINED> instruction: 0x4640e7d6
   1c340:			; <UNDEFINED> instruction: 0xf0304649
   1c344:	ldmdami	r4!, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
   1c348:			; <UNDEFINED> instruction: 0xf02b4478
   1c34c:	str	pc, [fp, pc, asr #16]!
   1c350:	bmi	cf0020 <strspn@plt+0xcd7618>
   1c354:	ldmdbmi	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1c358:			; <UNDEFINED> instruction: 0xf8df447a
   1c35c:	ldrtmi	r8, [r8], -ip, asr #1
   1c360:			; <UNDEFINED> instruction: 0xf02b4479
   1c364:	stmdbls	sl, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
   1c368:	ldrbtmi	r4, [r8], #1576	; 0x628
   1c36c:	mcr2	0, 1, pc, cr14, cr0, {1}	; <UNPREDICTABLE>
   1c370:	ldrtmi	r4, [r8], -lr, lsr #20
   1c374:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   1c378:			; <UNDEFINED> instruction: 0xf02b4e2d
   1c37c:	bmi	b9a3c8 <strspn@plt+0xb819c0>
   1c380:	ldrbtmi	r4, [lr], #-1571	; 0xfffff9dd
   1c384:	stmib	sp, {r0, r5, r9, sl, lr}^
   1c388:	stmdals	fp, {sl, sp, lr}
   1c38c:			; <UNDEFINED> instruction: 0xf034447a
   1c390:	bmi	a9aa4c <strspn@plt+0xa82044>
   1c394:	ldrtmi	r4, [r8], -r1, asr #12
   1c398:			; <UNDEFINED> instruction: 0xf02b447a
   1c39c:			; <UNDEFINED> instruction: 0xf106f801
   1c3a0:	andls	r0, r0, #108, 4	; 0xc0000006
   1c3a4:	bmi	96dc38 <strspn@plt+0x955230>
   1c3a8:	stmdals	ip, {r0, r5, r9, sl, lr}
   1c3ac:	ldrbtmi	r3, [sl], #-1572	; 0xfffff9dc
   1c3b0:			; <UNDEFINED> instruction: 0xf0359401
   1c3b4:	bmi	8da470 <strspn@plt+0x8c1a68>
   1c3b8:	ldrtmi	r4, [r8], -r1, asr #12
   1c3bc:			; <UNDEFINED> instruction: 0xf02a447a
   1c3c0:	bmi	85c384 <strspn@plt+0x84397c>
   1c3c4:	strtmi	r4, [r3], -r1, lsr #12
   1c3c8:	stmdals	sp, {r1, r3, r4, r5, r6, sl, lr}
   1c3cc:	strls	r9, [r0], -r1, lsl #8
   1c3d0:			; <UNDEFINED> instruction: 0xf81ef035
   1c3d4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   1c3d8:			; <UNDEFINED> instruction: 0xf808f02b
   1c3dc:			; <UNDEFINED> instruction: 0x46229910
   1c3e0:			; <UNDEFINED> instruction: 0xf02b4628
   1c3e4:			; <UNDEFINED> instruction: 0xe798ffb1
   1c3e8:	stmia	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c3ec:	andeq	r6, sl, r4, lsl #20
   1c3f0:	andeq	r0, r0, r8, asr #4
   1c3f4:	ldrdeq	r6, [sl], -r0
   1c3f8:	andeq	r0, r0, r8, lsr #4
   1c3fc:			; <UNDEFINED> instruction: 0xffffe74d
   1c400:	andeq	r7, r3, ip, asr #3
   1c404:	andeq	r7, r5, r0, lsr #3
   1c408:	muleq	r4, r0, sl
   1c40c:	andeq	r1, r4, r4, ror sl
   1c410:	andeq	r6, sl, r2, asr #18
   1c414:	andeq	r7, r3, lr, ror r1
   1c418:	strheq	r7, [r3], -r4
   1c41c:	andeq	r6, r3, r8, lsr #18
   1c420:	andeq	r6, r3, ip, ror #29
   1c424:	andeq	r7, r3, r4, lsl r1
   1c428:	andeq	sl, r6, sl, asr r7
   1c42c:	ldrdeq	r6, [r3], -sl
   1c430:	andeq	r0, r8, sl, asr pc
   1c434:	ldrdeq	r6, [r3], -r0
   1c438:	andeq	r7, r3, r8, ror #1
   1c43c:	ldrdeq	r7, [r3], -lr
   1c440:	andeq	r6, r3, r8, lsl #30
   1c444:	andeq	r6, r3, ip, asr #29
   1c448:	andeq	r7, r3, r6, asr #1
   1c44c:	mvnsmi	lr, #737280	; 0xb4000
   1c450:			; <UNDEFINED> instruction: 0x4699b093
   1c454:			; <UNDEFINED> instruction: 0x4c69ab04
   1c458:	ldrmi	r4, [r8], -r5, lsl #12
   1c45c:	ldrbtmi	r4, [ip], #-2920	; 0xfffff498
   1c460:			; <UNDEFINED> instruction: 0x21004690
   1c464:	stmiapl	r3!, {r4, r5, r9, sp}^
   1c468:	tstls	r1, #1769472	; 0x1b0000
   1c46c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c470:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c474:	bcs	c2dd84 <strspn@plt+0xc1537c>
   1c478:			; <UNDEFINED> instruction: 0xf04f4649
   1c47c:	svclt	0x00280330
   1c480:			; <UNDEFINED> instruction: 0xf7fc2230
   1c484:	stmdavs	ip!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
   1c488:	streq	pc, [r4], #-20	; 0xffffffec
   1c48c:			; <UNDEFINED> instruction: 0x4628d077
   1c490:			; <UNDEFINED> instruction: 0xff58f02b
   1c494:	addmi	r9, r4, #1792	; 0x700
   1c498:	cmnle	sl, r6, lsl #12
   1c49c:	adcsmi	r4, r4, #5832704	; 0x590000
   1c4a0:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   1c4a4:	ldrtmi	fp, [r2], -r8, lsr #30
   1c4a8:			; <UNDEFINED> instruction: 0xf02a9203
   1c4ac:	ldmib	sp, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1c4b0:	bls	f60d8 <strspn@plt+0xdd6d0>
   1c4b4:	svclt	0x00082f01
   1c4b8:			; <UNDEFINED> instruction: 0xf0802e00
   1c4bc:			; <UNDEFINED> instruction: 0x46318093
   1c4c0:	mrrcmi	3, 0, r2, r1, cr1
   1c4c4:			; <UNDEFINED> instruction: 0xf0304628
   1c4c8:	blls	2dc00c <strspn@plt+0x2c3604>
   1c4cc:	bmi	13ed6c4 <strspn@plt+0x13d4cbc>
   1c4d0:	tstcs	r0, pc, asr #16
   1c4d4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1c4d8:	tstls	r1, r8, ror r4
   1c4dc:			; <UNDEFINED> instruction: 0xf02a4621
   1c4e0:	bmi	135c264 <strspn@plt+0x134385c>
   1c4e4:	strtmi	r4, [r1], -ip, asr #16
   1c4e8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1c4ec:			; <UNDEFINED> instruction: 0xff58f02a
   1c4f0:	movwcs	r4, #2634	; 0xa4a
   1c4f4:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
   1c4f8:	rsbscc	r4, r8, #26214400	; 0x1900000
   1c4fc:	bmi	1240d04 <strspn@plt+0x12282fc>
   1c500:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   1c504:			; <UNDEFINED> instruction: 0xf8f2f034
   1c508:			; <UNDEFINED> instruction: 0x670ce9dd
   1c50c:	strtmi	r4, [r1], -r5, asr #16
   1c510:	ldrbtmi	r4, [r8], #-2629	; 0xfffff5bb
   1c514:	strvs	lr, [r0, -sp, asr #19]
   1c518:	andls	r4, r3, sl, ror r4
   1c51c:			; <UNDEFINED> instruction: 0xff40f02a
   1c520:			; <UNDEFINED> instruction: 0x670ee9dd
   1c524:	strtmi	r4, [r1], -r1, asr #20
   1c528:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   1c52c:	strvs	lr, [r0, -sp, asr #19]
   1c530:			; <UNDEFINED> instruction: 0xff36f02a
   1c534:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   1c538:			; <UNDEFINED> instruction: 0xff58f02a
   1c53c:	svceq	0x0030f1b8
   1c540:			; <UNDEFINED> instruction: 0xf105d906
   1c544:	strbmi	r0, [r2], -r8
   1c548:	teqcs	r0, #76546048	; 0x4900000
   1c54c:	blx	9da54e <strspn@plt+0x9c1b46>
   1c550:	strbcs	r4, [r0], #-2104	; 0xfffff7c8
   1c554:			; <UNDEFINED> instruction: 0xf02a4478
   1c558:	bmi	e1c284 <strspn@plt+0xe0387c>
   1c55c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   1c560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c564:	subsmi	r9, sl, r1, lsl fp
   1c568:	strtmi	sp, [r0], -r6, asr #2
   1c56c:	pop	{r0, r1, r4, ip, sp, pc}
   1c570:	ldmdami	r2!, {r4, r5, r6, r7, r8, r9, pc}
   1c574:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1c578:			; <UNDEFINED> instruction: 0xff12f02a
   1c57c:			; <UNDEFINED> instruction: 0xf8dde78e
   1c580:			; <UNDEFINED> instruction: 0x4622801c
   1c584:	cfmadda32mi	mvax1, mvax4, mvfx14, mvfx8
   1c588:	strbmi	r4, [r1], -lr, lsr #30
   1c58c:			; <UNDEFINED> instruction: 0xf02b447e
   1c590:	blls	15c104 <strspn@plt+0x1436fc>
   1c594:	ldrtmi	r4, [r0], -ip, lsr #20
   1c598:	ldrbtmi	r4, [pc], #-2348	; 1c5a0 <strspn@plt+0x3b98>
   1c59c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1c5a0:	strls	r4, [r1], #-1145	; 0xfffffb87
   1c5a4:	cdp2	0, 15, cr15, cr12, cr10, {1}
   1c5a8:	stmdami	sl!, {r0, r3, r5, r9, fp, lr}
   1c5ac:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1c5b0:			; <UNDEFINED> instruction: 0xf02a4478
   1c5b4:	stmdbls	r5, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1c5b8:			; <UNDEFINED> instruction: 0xf0304628
   1c5bc:	blls	1db9e0 <strspn@plt+0x1c2fd8>
   1c5c0:	ldrtmi	r4, [r9], -r5, lsr #20
   1c5c4:	strls	r4, [r1], #-1584	; 0xfffff9d0
   1c5c8:	movwls	r4, #1146	; 0x47a
   1c5cc:	cdp2	0, 14, cr15, cr8, cr10, {1}
   1c5d0:	ldrtmi	r4, [r9], -r2, lsr #20
   1c5d4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1c5d8:	andhi	pc, r0, sp, asr #17
   1c5dc:			; <UNDEFINED> instruction: 0xf02a9401
   1c5e0:	sbfx	pc, pc, #29, #27
   1c5e4:			; <UNDEFINED> instruction: 0x46394630
   1c5e8:			; <UNDEFINED> instruction: 0xf8d6f030
   1c5ec:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   1c5f0:	cdp2	0, 15, cr15, cr12, cr10, {1}
   1c5f4:	strb	r9, [r2, -r3, lsl #20]!
   1c5f8:	svc	0x00daf7fb
   1c5fc:	andeq	r6, sl, r2, lsl #16
   1c600:	andeq	r0, r0, r8, asr #4
   1c604:	andeq	r7, r3, r6, lsr r0
   1c608:	strdeq	sl, [r6], -r8
   1c60c:	andeq	r6, r3, sl, asr #27
   1c610:	andeq	r6, r3, r4, lsr r7
   1c614:	strdeq	r6, [r3], -r8
   1c618:	muleq	r3, r2, r7
   1c61c:	andeq	r0, r8, r6, ror #27
   1c620:	andeq	r6, r3, r6, ror #31
   1c624:	andeq	r6, r3, r2, asr #13
   1c628:	andeq	r6, r3, r0, ror #31
   1c62c:	ldrdeq	r6, [r3], -lr
   1c630:	andeq	r1, r4, r2, asr r8
   1c634:	andeq	r1, r4, r4, lsr r8
   1c638:	andeq	r6, sl, r2, lsl #14
   1c63c:	andeq	r6, r3, sl, ror sp
   1c640:	andeq	r6, r3, r0, lsl #13
   1c644:	andeq	sl, r6, sl, lsr #10
   1c648:	andeq	r0, r7, r6, ror #2
   1c64c:	andeq	r6, r3, ip, lsl pc
   1c650:	andeq	r6, r3, sl, lsr #26
   1c654:	andeq	r6, r3, ip, asr #13
   1c658:	andeq	lr, r4, ip, ror #11
   1c65c:	strdeq	r6, [r3], -sl
   1c660:	andeq	r6, r3, lr, lsl #28
   1c664:	svcmi	0x00f0e92d
   1c668:	ldrmi	fp, [lr], -r5, lsr #1
   1c66c:	svcmi	0x00b2ab04
   1c670:	ldrmi	r4, [r8], -r5, lsl #12
   1c674:	ldrbtmi	r4, [pc], #-2993	; 1c67c <strspn@plt+0x3c74>
   1c678:			; <UNDEFINED> instruction: 0x46922a74
   1c67c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1c680:	svclt	0x002858fb
   1c684:	beq	1d587c8 <strspn@plt+0x1d3fdc0>
   1c688:	rsbscs	r4, r8, #20, 12	; 0x1400000
   1c68c:			; <UNDEFINED> instruction: 0x9323681b
   1c690:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c694:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c698:			; <UNDEFINED> instruction: 0x46522378
   1c69c:	smladxcs	r0, r1, r6, r4
   1c6a0:	svc	0x00daf7fb
   1c6a4:	stmibmi	r7!, {r1, r2, r5, r7, r9, fp, lr}
   1c6a8:	ldrbtmi	r4, [sl], #-2215	; 0xfffff759
   1c6ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c6b0:	cdp2	0, 7, cr15, cr6, cr10, {1}
   1c6b4:	ldrtmi	r4, [fp], -r5, lsr #21
   1c6b8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1c6bc:	addcc	r9, r4, #4, 16	; 0x40000
   1c6c0:	bmi	fe900ec8 <strspn@plt+0xfe8e84c0>
   1c6c4:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
   1c6c8:			; <UNDEFINED> instruction: 0xf810f034
   1c6cc:	bmi	fe8832e8 <strspn@plt+0xfe86a8e0>
   1c6d0:	stmiami	r2!, {r0, r5, r7, r8, fp, lr}
   1c6d4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1c6d8:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   1c6dc:			; <UNDEFINED> instruction: 0xf02a9701
   1c6e0:	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1c6e4:			; <UNDEFINED> instruction: 0xf02a4478
   1c6e8:	stmdbls	r5, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
   1c6ec:	movwcs	lr, #27101	; 0x69dd
   1c6f0:	tstls	r0, r8, lsr #12
   1c6f4:	blx	fee5a6fa <strspn@plt+0xfee41cf2>
   1c6f8:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
   1c6fc:	cdp2	0, 5, cr15, cr0, cr10, {1}
   1c700:	ldrdeq	lr, [r8, -sp]
   1c704:	svclt	0x00082901
   1c708:	andsle	r2, r9, #0, 16
   1c70c:	movwcs	r4, #5633	; 0x1601
   1c710:	rscscc	pc, pc, #79	; 0x4f
   1c714:			; <UNDEFINED> instruction: 0xf0304628
   1c718:	ldccs	13, cr15, [r8], {167}	; 0xa7
   1c71c:	ldmmi	r2, {r0, r3, r4, fp, ip, lr, pc}
   1c720:			; <UNDEFINED> instruction: 0xf02a4478
   1c724:	bmi	fe49c0b8 <strspn@plt+0xfe4836b0>
   1c728:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
   1c72c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c730:	subsmi	r9, sl, r3, lsr #22
   1c734:	rscshi	pc, sp, r0, asr #32
   1c738:	eorlt	r2, r5, r8, asr #32
   1c73c:	svchi	0x00f0e8bd
   1c740:			; <UNDEFINED> instruction: 0xf82af030
   1c744:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   1c748:	cdp2	0, 5, cr15, cr0, cr10, {1}
   1c74c:	ldrdeq	lr, [r8, -sp]
   1c750:	blls	2d66c8 <strspn@plt+0x2bdcc0>
   1c754:	stmibmi	r7, {r8, r9, sl, sp}
   1c758:	bmi	fe22e97c <strspn@plt+0xfe215f74>
   1c75c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c760:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1c764:	andvc	lr, r1, sp, asr #19
   1c768:			; <UNDEFINED> instruction: 0xf02a9103
   1c76c:	blls	31bfd8 <strspn@plt+0x3035d0>
   1c770:	ldmib	sp, {r0, r1, r7, r9, fp, lr}^
   1c774:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
   1c778:	strls	r9, [r1, -r0, lsl #6]
   1c77c:	cdp2	0, 1, cr15, cr0, cr10, {1}
   1c780:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
   1c784:	cdp2	0, 0, cr15, cr12, cr10, {1}
   1c788:	ldrdeq	lr, [ip, -sp]
   1c78c:	svclt	0x00082901
   1c790:			; <UNDEFINED> instruction: 0xf0802800
   1c794:	strmi	r8, [r1], -r5, asr #1
   1c798:	movwcs	r9, #6667	; 0x1a0b
   1c79c:			; <UNDEFINED> instruction: 0xf0304628
   1c7a0:	stccs	13, cr15, [r8], #-396	; 0xfffffe74
   1c7a4:	ldmdami	r8!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, lr, pc}^
   1c7a8:			; <UNDEFINED> instruction: 0xf02a4478
   1c7ac:	stmdals	lr, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   1c7b0:			; <UNDEFINED> instruction: 0xf840f01b
   1c7b4:	ldmible	r2!, {r2, r3, r5, sl, fp, sp}
   1c7b8:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
   1c7bc:			; <UNDEFINED> instruction: 0xf8df2700
   1c7c0:			; <UNDEFINED> instruction: 0xf8df91d0
   1c7c4:	ldrbtmi	fp, [r8], #464	; 0x1d0
   1c7c8:	ldrbtmi	r4, [r9], #2675	; 0xa73
   1c7cc:	ldrbtmi	r4, [fp], #1601	; 0x641
   1c7d0:			; <UNDEFINED> instruction: 0x4648447a
   1c7d4:	stc2l	0, cr15, [r4, #168]!	; 0xa8
   1c7d8:	addseq	pc, r0, #-1073741822	; 0xc0000002
   1c7dc:	ldrtmi	r9, [fp], -r0, lsl #4
   1c7e0:	ldrtmi	r4, [r9], -lr, ror #20
   1c7e4:	ldrbtmi	r9, [sl], #-2063	; 0xfffff7f1
   1c7e8:			; <UNDEFINED> instruction: 0xf0349701
   1c7ec:	ldccs	14, cr15, [r0], #-68	; 0xffffffbc
   1c7f0:	bmi	1b12e4c <strspn@plt+0x1afa444>
   1c7f4:	strbmi	r4, [r8], -r1, asr #12
   1c7f8:			; <UNDEFINED> instruction: 0xf02a447a
   1c7fc:			; <UNDEFINED> instruction: 0xf1aafdd1
   1c800:	ldmdbcs	r0, {r4, r5, r8}
   1c804:	svclt	0x0028a810
   1c808:			; <UNDEFINED> instruction: 0xf0302110
   1c80c:	mcrrcs	12, 12, pc, r0, cr7	; <UNPREDICTABLE>
   1c810:	bmi	1952e2c <strspn@plt+0x193a424>
   1c814:	strbmi	r4, [r8], -r1, asr #12
   1c818:			; <UNDEFINED> instruction: 0xf02a447a
   1c81c:	ldmdals	r4, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1c820:			; <UNDEFINED> instruction: 0xffb0f01a
   1c824:			; <UNDEFINED> instruction: 0xf67f2c44
   1c828:	bmi	1808618 <strspn@plt+0x17efc10>
   1c82c:	strbmi	r4, [r8], -r1, asr #12
   1c830:			; <UNDEFINED> instruction: 0xf02a447a
   1c834:	bmi	179bf10 <strspn@plt+0x1783508>
   1c838:			; <UNDEFINED> instruction: 0x463b9815
   1c83c:			; <UNDEFINED> instruction: 0x4639447a
   1c840:	strlt	lr, [r0, -sp, asr #19]
   1c844:			; <UNDEFINED> instruction: 0xff52f033
   1c848:			; <UNDEFINED> instruction: 0xf67f2c48
   1c84c:	bmi	16485f4 <strspn@plt+0x162fbec>
   1c850:	strbmi	r4, [r8], -r1, asr #12
   1c854:	ldrsbge	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   1c858:			; <UNDEFINED> instruction: 0xf02a447a
   1c85c:	ldmdbls	r6, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1c860:	ldrbtmi	r4, [sl], #1576	; 0x628
   1c864:	blx	fecd892e <strspn@plt+0xfecbff26>
   1c868:	bmi	15034cc <strspn@plt+0x14eaac4>
   1c86c:			; <UNDEFINED> instruction: 0x46414650
   1c870:	movwls	r9, #1793	; 0x701
   1c874:			; <UNDEFINED> instruction: 0xf02a447a
   1c878:	bmi	145becc <strspn@plt+0x14434c4>
   1c87c:	strbmi	r4, [r8], -r1, asr #12
   1c880:			; <UNDEFINED> instruction: 0xf02a447a
   1c884:	ldmib	sp, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
   1c888:			; <UNDEFINED> instruction: 0xf02f0118
   1c88c:	blls	6dc6a8 <strspn@plt+0x6c3ca0>
   1c890:	ldrbmi	r4, [r0], -fp, asr #20
   1c894:	strls	r4, [r1, -r1, asr #12]
   1c898:	movwls	r4, #1146	; 0x47a
   1c89c:	stc2	0, cr15, [r0, #168]	; 0xa8
   1c8a0:	bmi	1243514 <strspn@plt+0x122ab0c>
   1c8a4:			; <UNDEFINED> instruction: 0x46414650
   1c8a8:	movwls	r9, #1793	; 0x701
   1c8ac:			; <UNDEFINED> instruction: 0xf02a447a
   1c8b0:	bmi	119be94 <strspn@plt+0x118348c>
   1c8b4:	strbmi	r4, [r8], -r1, asr #12
   1c8b8:			; <UNDEFINED> instruction: 0xf02a447a
   1c8bc:	ldmib	sp, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   1c8c0:			; <UNDEFINED> instruction: 0xf02f011c
   1c8c4:	blls	7dc670 <strspn@plt+0x7c3c68>
   1c8c8:	ldrbmi	r4, [r0], -r0, asr #20
   1c8cc:	strls	r4, [r1, -r1, asr #12]
   1c8d0:	movwls	r4, #1146	; 0x47a
   1c8d4:	stc2l	0, cr15, [r4, #-168]!	; 0xffffff58
   1c8d8:			; <UNDEFINED> instruction: 0xf67f2c6c
   1c8dc:	blls	808564 <strspn@plt+0x7efb5c>
   1c8e0:	bmi	eee228 <strspn@plt+0xed5820>
   1c8e4:	strls	r4, [r1, -r1, asr #12]
   1c8e8:	movwls	r4, #1146	; 0x47a
   1c8ec:	ldc2l	0, cr15, [r8, #-168]	; 0xffffff58
   1c8f0:			; <UNDEFINED> instruction: 0xf67f2c70
   1c8f4:	bmi	e0854c <strspn@plt+0xdefb44>
   1c8f8:	strbmi	r4, [r8], -r1, asr #12
   1c8fc:			; <UNDEFINED> instruction: 0xf02a447a
   1c900:	stmdbls	r0!, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   1c904:			; <UNDEFINED> instruction: 0xf0304628
   1c908:			; <UNDEFINED> instruction: 0x2c74fb61
   1c90c:	svcge	0x0007f67f
   1c910:	andeq	pc, r8, r5, lsl #2
   1c914:	ldrtmi	r4, [r1], -r2, lsr #12
   1c918:			; <UNDEFINED> instruction: 0xf7fe2374
   1c91c:			; <UNDEFINED> instruction: 0xe6fef93f
   1c920:			; <UNDEFINED> instruction: 0xff3af02f
   1c924:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   1c928:	stc2l	0, cr15, [r0, #-168]!	; 0xffffff58
   1c92c:	ldrdeq	lr, [ip, -sp]
   1c930:			; <UNDEFINED> instruction: 0xf7fbe731
   1c934:	svclt	0x0000ee3e
   1c938:	andeq	r6, sl, sl, ror #11
   1c93c:	andeq	r0, r0, r8, asr #4
   1c940:	andeq	r6, r3, sl, ror #28
   1c944:	andeq	r8, r4, ip, ror r4
   1c948:	andeq	r6, r3, lr, asr #11
   1c94c:	andeq	r0, r8, r2, lsr #24
   1c950:	andeq	r6, r3, sl, asr lr
   1c954:	andeq	r6, r3, r0, ror #28
   1c958:	andeq	sl, r6, lr, ror #7
   1c95c:	andeq	r6, r3, r2, lsr r5
   1c960:	andeq	r6, r3, ip, asr lr
   1c964:	andeq	r6, r3, r2, asr lr
   1c968:	andeq	r1, r4, r8, ror #12
   1c96c:	andeq	r6, sl, r6, lsr r5
   1c970:			; <UNDEFINED> instruction: 0x00036cb6
   1c974:	andeq	sl, r6, r8, ror #6
   1c978:	andeq	r6, r3, lr, lsr #9
   1c97c:	andeq	r6, r3, r6, lsl #26
   1c980:	andeq	r6, r3, r2, ror #25
   1c984:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1c988:			; <UNDEFINED> instruction: 0x00036dbc
   1c98c:	strdeq	sl, [r6], -lr
   1c990:			; <UNDEFINED> instruction: 0x000364b2
   1c994:	andeq	r0, r8, lr, lsl #22
   1c998:	andeq	r6, r3, r4, lsr #27
   1c99c:	andeq	r6, r3, lr, lsr #21
   1c9a0:	andeq	r6, r3, r8, lsl #27
   1c9a4:	andeq	r6, r3, r4, ror sp
   1c9a8:	andeq	r6, r3, ip, ror #26
   1c9ac:	andeq	r6, r3, r0, lsr #20
   1c9b0:	andeq	r6, r3, ip, asr sp
   1c9b4:	andeq	r6, r3, sl, lsr #7
   1c9b8:	andeq	r6, r3, ip, asr #26
   1c9bc:	andeq	r6, r3, r4, asr sp
   1c9c0:	andeq	r6, r3, r8, asr #26
   1c9c4:	andeq	r6, r3, r4, asr #26
   1c9c8:	andeq	r6, r3, ip, asr #26
   1c9cc:	andeq	r6, r3, r0, asr #26
   1c9d0:	andeq	r6, r3, r8, lsr sp
   1c9d4:	andeq	r6, r3, r4, lsr sp
   1c9d8:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1c9dc:	svcmi	0x00f0e92d
   1c9e0:			; <UNDEFINED> instruction: 0xf8df4698
   1c9e4:	sbclt	r4, r3, r4, asr #11
   1c9e8:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1c9ec:	ldrbtmi	sl, [ip], #-3596	; 0xfffff1f4
   1c9f0:			; <UNDEFINED> instruction: 0x46054691
   1c9f4:	stmiapl	r3!, {r4, r6, r7, r9, sp}^
   1c9f8:	ldrtmi	r2, [r0], -r0, lsl #2
   1c9fc:	ldmdavs	fp, {r2, r3, r6, sl, fp, ip, pc}
   1ca00:			; <UNDEFINED> instruction: 0xf04f9341
   1ca04:			; <UNDEFINED> instruction: 0xf7fb0300
   1ca08:	strbmi	lr, [r2], -r6, lsr #30
   1ca0c:			; <UNDEFINED> instruction: 0x46492ad0
   1ca10:	bicseq	pc, r0, #79	; 0x4f
   1ca14:	sbcscs	fp, r0, #40, 30	; 0xa0
   1ca18:			; <UNDEFINED> instruction: 0xf7fb4630
   1ca1c:	stmdavs	fp!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   1ca20:	strge	pc, [ip, #2271]	; 0x8df
   1ca24:	ldrbtmi	r0, [sl], #1881	; 0x759
   1ca28:	ldmib	sp, {r0, r4, r5, sl, ip, lr, pc}^
   1ca2c:	ldmib	sp, {r1, r2, r5, r8}^
   1ca30:	blls	671278 <strspn@plt+0x658870>
   1ca34:	smlabteq	r5, r4, r9, lr
   1ca38:	ldrdeq	lr, [r8, -sp]!
   1ca3c:	adcvs	r9, r5, sp, lsr #28
   1ca40:	ldcls	0, cr6, [r0, #-904]!	; 0xfffffc78
   1ca44:	stmib	r4, {r0, r4, r5, r9, fp, ip, pc}^
   1ca48:	ldmib	sp, {r3, r8}^
   1ca4c:			; <UNDEFINED> instruction: 0x6123012a
   1ca50:	blls	db56f0 <strspn@plt+0xd9cce8>
   1ca54:	cmnvs	r5, #880	; 0x370
   1ca58:	smlabteq	sl, r4, r9, lr
   1ca5c:	ldmib	sp, {r3, r4, r5, r8, sl, fp, ip, pc}^
   1ca60:			; <UNDEFINED> instruction: 0x63a20134
   1ca64:	mvnvs	r9, #233472	; 0x39000
   1ca68:	tsteq	r0, r4, asr #19
   1ca6c:	ldrvs	lr, [r2, #-2500]	; 0xfffff63c
   1ca70:			; <UNDEFINED> instruction: 0xf8df6522
   1ca74:			; <UNDEFINED> instruction: 0xf8df2540
   1ca78:	ldrbtmi	r3, [sl], #-1332	; 0xfffffacc
   1ca7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ca80:	subsmi	r9, sl, r1, asr #22
   1ca84:	addhi	pc, sp, #64	; 0x40
   1ca88:	pop	{r0, r1, r6, ip, sp, pc}
   1ca8c:			; <UNDEFINED> instruction: 0xf8df8ff0
   1ca90:			; <UNDEFINED> instruction: 0xf04f6528
   1ca94:			; <UNDEFINED> instruction: 0xf8df0b00
   1ca98:	ldrbtmi	r2, [lr], #-1316	; 0xfffffadc
   1ca9c:	strne	pc, [r0, #-2271]!	; 0xfffff721
   1caa0:			; <UNDEFINED> instruction: 0xf8df447a
   1caa4:	ldrbtmi	r7, [r9], #-1312	; 0xfffffae0
   1caa8:			; <UNDEFINED> instruction: 0xf02a4630
   1caac:			; <UNDEFINED> instruction: 0xf8dffc79
   1cab0:			; <UNDEFINED> instruction: 0x465b2518
   1cab4:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
   1cab8:	addcc	r9, r4, #12, 16	; 0xc0000
   1cabc:			; <UNDEFINED> instruction: 0xf8df9200
   1cac0:	ldrbtmi	r2, [pc], #-1292	; 1cac8 <strspn@plt+0x40c0>
   1cac4:	andlt	pc, r4, sp, asr #17
   1cac8:			; <UNDEFINED> instruction: 0xf033447a
   1cacc:	blls	39c310 <strspn@plt+0x383908>
   1cad0:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1cad4:			; <UNDEFINED> instruction: 0xf8df4639
   1cad8:	movwls	r0, #1276	; 0x4fc
   1cadc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1cae0:	andlt	pc, r4, sp, asr #17
   1cae4:			; <UNDEFINED> instruction: 0xf02a9708
   1cae8:			; <UNDEFINED> instruction: 0xf8dffc5b
   1caec:	ldrtmi	r2, [r0], -ip, ror #9
   1caf0:	ldrbtmi	r9, [sl], #-2312	; 0xfffff6f8
   1caf4:	mrrc2	0, 2, pc, r4, cr10	; <UNPREDICTABLE>
   1caf8:	andscs	r2, r0, #8, 2
   1cafc:			; <UNDEFINED> instruction: 0xf030a80e
   1cb00:			; <UNDEFINED> instruction: 0xf8dffb49
   1cb04:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
   1cb08:	ldc2l	0, cr15, [r0], #-168	; 0xffffff58
   1cb0c:	ldmdbls	r0, {r0, r1, r5, r7, fp, sp, lr}
   1cb10:	andle	r4, r6, fp, lsl #5
   1cb14:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1cb18:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   1cb1c:	mcrr2	0, 2, pc, r0, cr10	; <UNPREDICTABLE>
   1cb20:			; <UNDEFINED> instruction: 0xf8df9910
   1cb24:	ldrbtmi	r0, [r8], #-1216	; 0xfffffb40
   1cb28:	ldc2	0, cr15, [sl], #-168	; 0xffffff58
   1cb2c:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1cb30:			; <UNDEFINED> instruction: 0xf02a4478
   1cb34:	ldmib	sp, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
   1cb38:	stmdbcs	r1, {r1, r4, r8}
   1cb3c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1cb40:	smlabbhi	ip, r0, r0, pc	; <UNPREDICTABLE>
   1cb44:	tstcs	r0, #1048576	; 0x100000
   1cb48:			; <UNDEFINED> instruction: 0x46289a10
   1cb4c:	blx	fe358c16 <strspn@plt+0xfe34020e>
   1cb50:	ldreq	pc, [r8], #2271	; 0x8df
   1cb54:			; <UNDEFINED> instruction: 0xf02a4478
   1cb58:	stmiavs	r3!, {r0, r3, r6, sl, fp, ip, sp, lr, pc}^
   1cb5c:	addmi	r9, fp, #278528	; 0x44000
   1cb60:			; <UNDEFINED> instruction: 0xf8dfd006
   1cb64:	ldrmi	r0, [r9], -ip, lsl #9
   1cb68:			; <UNDEFINED> instruction: 0xf02a4478
   1cb6c:	ldmdbls	r1, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
   1cb70:	streq	pc, [r0], #2271	; 0x8df
   1cb74:			; <UNDEFINED> instruction: 0xf02a4478
   1cb78:			; <UNDEFINED> instruction: 0xf8dffc13
   1cb7c:	ldrbtmi	r0, [r8], #-1148	; 0xfffffb84
   1cb80:	ldc2	0, cr15, [r4], #-168	; 0xffffff58
   1cb84:	blls	476f10 <strspn@plt+0x45e508>
   1cb88:	addsmi	r4, r9, #40, 12	; 0x2800000
   1cb8c:	ldrmi	fp, [r9], -r8, lsr #30
   1cb90:	tstcs	r4, #3620864	; 0x374000
   1cb94:	smlabtls	r0, r9, r8, r0
   1cb98:			; <UNDEFINED> instruction: 0xf966f7ff
   1cb9c:	svceq	0x0028f1b8
   1cba0:	sbcshi	pc, r0, r0, asr #4
   1cba4:			; <UNDEFINED> instruction: 0x6716e9dd
   1cba8:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cbac:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cbb0:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cbb4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1cbb8:	strvs	lr, [r0, -sp, asr #19]
   1cbbc:	tstls	r9, sl, ror r4
   1cbc0:			; <UNDEFINED> instruction: 0xf02a9008
   1cbc4:	blls	65bb80 <strspn@plt+0x643178>
   1cbc8:	ldrdeq	lr, [r8, -sp]
   1cbcc:			; <UNDEFINED> instruction: 0xf0001c5a
   1cbd0:			; <UNDEFINED> instruction: 0xf8df80be
   1cbd4:	movwls	r2, #1076	; 0x434
   1cbd8:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   1cbdc:			; <UNDEFINED> instruction: 0xf02a9301
   1cbe0:			; <UNDEFINED> instruction: 0xf8dffbdf
   1cbe4:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
   1cbe8:	stc2	0, cr15, [r0], {42}	; 0x2a
   1cbec:	ldmdbls	r9, {r0, r1, r5, r8, fp, sp, lr}
   1cbf0:	andle	r4, r6, fp, lsl #5
   1cbf4:	ldreq	pc, [r8], #-2271	; 0xfffff721
   1cbf8:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   1cbfc:	blx	ff458cae <strspn@plt+0xff4402a6>
   1cc00:			; <UNDEFINED> instruction: 0xf8df9919
   1cc04:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
   1cc08:	blx	ff2d8cba <strspn@plt+0xff2c02b2>
   1cc0c:	streq	pc, [r8], #-2271	; 0xfffff721
   1cc10:			; <UNDEFINED> instruction: 0xf02a4478
   1cc14:	ldmib	sp, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1cc18:	stmdbcs	r1, {r1, r3, r4, r8}
   1cc1c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1cc20:	adchi	pc, r5, r0, lsl #1
   1cc24:	andcs	r4, r0, #4048	; 0xfd0
   1cc28:	strcs	r9, [r8, -r6, lsl #4]
   1cc2c:	blge	2c1448 <strspn@plt+0x2a8a40>
   1cc30:	strmi	r9, [r1], -r4, lsl #4
   1cc34:	strtmi	r9, [r8], -r3, lsl #4
   1cc38:	andcs	pc, r6, sl, asr r8	; <UNPREDICTABLE>
   1cc3c:	smladls	r0, r9, lr, r9
   1cc40:	stmdbvs	r2!, {r1, r9, ip, pc}
   1cc44:	bicsgt	pc, r8, #14614528	; 0xdf0000
   1cc48:			; <UNDEFINED> instruction: 0xf8df42b2
   1cc4c:	ldrbtmi	sl, [ip], #984	; 0x3d8
   1cc50:	andgt	pc, r4, sp, asr #17
   1cc54:	ldrtmi	fp, [r2], -r8, lsr #30
   1cc58:			; <UNDEFINED> instruction: 0xf0304ef3
   1cc5c:	ldrbtmi	pc, [sl], #3975	; 0xf87	; <UNPREDICTABLE>
   1cc60:	ldrbtmi	r4, [lr], #-2802	; 0xfffff50e
   1cc64:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   1cc68:			; <UNDEFINED> instruction: 0xf02a4630
   1cc6c:	ldmdage	ip, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1cc70:			; <UNDEFINED> instruction: 0xf0302110
   1cc74:			; <UNDEFINED> instruction: 0xf1b8fa93
   1cc78:	stmdble	r3!, {r4, r6, r8, r9, sl, fp}^
   1cc7c:	ldrbmi	r4, [r1], -ip, ror #21
   1cc80:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1cc84:	blx	fe358d36 <strspn@plt+0xfe34032e>
   1cc88:			; <UNDEFINED> instruction: 0xf01a9820
   1cc8c:			; <UNDEFINED> instruction: 0xf89dfd7b
   1cc90:	stmiami	r8!, {r2, r7, ip}^
   1cc94:	tsteq	r1, r1	; <UNPREDICTABLE>
   1cc98:			; <UNDEFINED> instruction: 0xf02a4478
   1cc9c:	bmi	ff9dbaa8 <strspn@plt+0xff9c30a0>
   1cca0:			; <UNDEFINED> instruction: 0x46514630
   1cca4:			; <UNDEFINED> instruction: 0xf02a447a
   1cca8:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1ccac:			; <UNDEFINED> instruction: 0xf01a0122
   1ccb0:	ldmib	sp, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
   1ccb4:	bmi	ff87694c <strspn@plt+0xff85df44>
   1ccb8:	stmiami	r1!, {r0, r4, r6, r9, sl, lr}^
   1ccbc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1ccc0:	ldrbtmi	r6, [r8], #-1792	; 0xfffff900
   1ccc4:	blx	1b58d76 <strspn@plt+0x1b4036e>
   1ccc8:	svceq	0x0068f1b8
   1cccc:	ldmmi	sp, {r1, r3, r4, r5, r8, fp, ip, lr, pc}^
   1ccd0:			; <UNDEFINED> instruction: 0xf02a4478
   1ccd4:	stmdbvs	r3!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   1ccd8:	addmi	r9, fp, #622592	; 0x98000
   1ccdc:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
   1cce0:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
   1cce4:	blx	1758d96 <strspn@plt+0x174038e>
   1cce8:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
   1ccec:	blx	1fd8d9e <strspn@plt+0x1fc0396>
   1ccf0:	stmdbls	r7!, {r0, r1, r5, r7, r8, fp, sp, lr}
   1ccf4:			; <UNDEFINED> instruction: 0xf040428b
   1ccf8:	ldmmi	r5, {r1, r2, r6, r8, pc}^
   1ccfc:			; <UNDEFINED> instruction: 0xf02a4478
   1cd00:	ldmmi	r4, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   1cd04:			; <UNDEFINED> instruction: 0xf02a4478
   1cd08:	ldmib	r4, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1cd0c:	ldmib	sp, {r3, r8, r9, sp}^
   1cd10:	addmi	r0, fp, #40, 2
   1cd14:	addmi	fp, r2, #8, 30
   1cd18:	msrhi	CPSR_fx, r0, asr #32
   1cd1c:	ldc2	0, cr15, [ip, #-188]!	; 0xffffff44
   1cd20:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
   1cd24:	blx	18d8dd6 <strspn@plt+0x18c03ce>
   1cd28:	movwcs	lr, #43476	; 0xa9d4
   1cd2c:	ldrdeq	lr, [sl, -sp]!
   1cd30:	svclt	0x0008428b
   1cd34:			; <UNDEFINED> instruction: 0xf0404282
   1cd38:			; <UNDEFINED> instruction: 0xf02f8110
   1cd3c:			; <UNDEFINED> instruction: 0xf1b8fd2d
   1cd40:	ldmdale	sp, {r7, r8, r9, sl, fp}
   1cd44:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
   1cd48:	blx	1458dfa <strspn@plt+0x14403f2>
   1cd4c:	bmi	ff156798 <strspn@plt+0xff13dd90>
   1cd50:	ldrbtmi	r4, [sl], #-2244	; 0xfffff73c
   1cd54:			; <UNDEFINED> instruction: 0xf02a4478
   1cd58:	strb	pc, [r2, -r3, lsr #22]	; <UNPREDICTABLE>
   1cd5c:	ldc2	0, cr15, [ip, #-188]	; 0xffffff44
   1cd60:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
   1cd64:	blx	10d8e16 <strspn@plt+0x10c040e>
   1cd68:			; <UNDEFINED> instruction: 0x0112e9dd
   1cd6c:			; <UNDEFINED> instruction: 0xf02fe6ea
   1cd70:	ldmmi	lr!, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
   1cd74:			; <UNDEFINED> instruction: 0xf02a4478
   1cd78:	ldmib	sp, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   1cd7c:	smmla	r1, sl, r1, r0
   1cd80:	tstcs	r0, ip, lsr #22
   1cd84:	ldmmi	fp!, {r1, r3, r4, r5, r7, r9, fp, lr}
   1cd88:	smlabtcc	r0, sp, r9, lr
   1cd8c:	ldmibmi	sl!, {r1, r3, r4, r5, r6, sl, lr}
   1cd90:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1cd94:	blx	158e46 <strspn@plt+0x14043e>
   1cd98:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
   1cd9c:	blx	9d8e4e <strspn@plt+0x9c0446>
   1cda0:	pushls	{r0, r1, r5, r8, r9, fp, sp, lr}
   1cda4:	andle	r4, r5, fp, lsl #5
   1cda8:			; <UNDEFINED> instruction: 0x461948b5
   1cdac:			; <UNDEFINED> instruction: 0xf02a4478
   1cdb0:	pushls	{r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1cdb4:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
   1cdb8:	blx	ffcd8e68 <strspn@plt+0xffcc0460>
   1cdbc:	ldmibmi	r3!, {r1, r4, r5, r7, r9, fp, lr}
   1cdc0:	ldrbtmi	r4, [sl], #-2227	; 0xfffff74d
   1cdc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1cdc8:	blx	ffad8e78 <strspn@plt+0xffac0470>
   1cdcc:	ldrdeq	lr, [lr, -sp]!
   1cdd0:	stc2l	0, cr15, [r2], #188	; 0xbc
   1cdd4:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
   1cdd8:	blx	258e8a <strspn@plt+0x240482>
   1cddc:	ldmdbls	r0!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
   1cde0:	andle	r4, r5, fp, lsl #5
   1cde4:	ldrmi	r4, [r9], -ip, lsr #17
   1cde8:			; <UNDEFINED> instruction: 0xf02a4478
   1cdec:	ldmdbls	r0!, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1cdf0:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
   1cdf4:	blx	ff558ea4 <strspn@plt+0xff54049c>
   1cdf8:	ldrbtmi	r4, [r8], #-2217	; 0xfffff757
   1cdfc:	blx	ffdd8eac <strspn@plt+0xffdc04a4>
   1ce00:	ldmdbls	r1!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   1ce04:	andle	r4, r5, fp, lsl #5
   1ce08:	ldrmi	r4, [r9], -r6, lsr #17
   1ce0c:			; <UNDEFINED> instruction: 0xf02a4478
   1ce10:	ldmdbls	r1!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   1ce14:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
   1ce18:	blx	ff0d8ec8 <strspn@plt+0xff0c04c0>
   1ce1c:	stmibmi	r4!, {r0, r1, r5, r7, r9, fp, lr}
   1ce20:	ldrbtmi	r4, [sl], #-2212	; 0xfffff75c
   1ce24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ce28:	blx	feed8ed8 <strspn@plt+0xfeec04d0>
   1ce2c:	teqeq	r2, sp	; <illegal shifter operand>
   1ce30:	ldc2	0, cr15, [r2], #188	; 0xbc
   1ce34:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
   1ce38:	blx	ff658ee8 <strspn@plt+0xff6404e0>
   1ce3c:	tstcs	r0, #212, 18	; 0x350000
   1ce40:	teqeq	r4, sp	; <illegal shifter operand>
   1ce44:	svclt	0x0008428b
   1ce48:	andle	r4, r9, r2, lsl #5
   1ce4c:			; <UNDEFINED> instruction: 0x46194610
   1ce50:	stc2	0, cr15, [r2], #188	; 0xbc
   1ce54:	ldrbtmi	r4, [r8], #-2201	; 0xfffff767
   1ce58:	blx	ff258f08 <strspn@plt+0xff240500>
   1ce5c:	teqeq	r4, sp	; <illegal shifter operand>
   1ce60:	ldc2	0, cr15, [sl], {47}	; 0x2f
   1ce64:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
   1ce68:	blx	ff058f18 <strspn@plt+0xff040510>
   1ce6c:	ldmdbls	r6!, {r0, r1, r5, r6, r7, r8, r9, fp, sp, lr}
   1ce70:	andle	r4, r5, fp, lsl #5
   1ce74:			; <UNDEFINED> instruction: 0x46194893
   1ce78:			; <UNDEFINED> instruction: 0xf02a4478
   1ce7c:	ldmdbls	r6!, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   1ce80:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
   1ce84:	blx	fe358f34 <strspn@plt+0xfe34052c>
   1ce88:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
   1ce8c:	blx	febd8f3c <strspn@plt+0xfebc0534>
   1ce90:	ldmdbls	r7!, {r0, r1, r5, r7, sl, fp, sp, lr}
   1ce94:	andle	r4, r5, fp, lsl #5
   1ce98:	ldrmi	r4, [r9], -sp, lsl #17
   1ce9c:			; <UNDEFINED> instruction: 0xf02a4478
   1cea0:	ldmdbls	r7!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   1cea4:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   1cea8:	blx	1ed8f58 <strspn@plt+0x1ec0550>
   1ceac:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   1ceb0:	blx	fe758f60 <strspn@plt+0xfe740558>
   1ceb4:	ldmdbls	r8!, {r0, r1, r5, r6, r7, sl, fp, sp, lr}
   1ceb8:	andle	r4, r5, fp, lsl #5
   1cebc:	ldrmi	r4, [r9], -r7, lsl #17
   1cec0:			; <UNDEFINED> instruction: 0xf02a4478
   1cec4:	ldmdbls	r8!, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   1cec8:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
   1cecc:	blx	1a58f7c <strspn@plt+0x1a40574>
   1ced0:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   1ced4:	blx	fe2d8f84 <strspn@plt+0xfe2c057c>
   1ced8:	ldmdbls	r9!, {r0, r1, r5, r8, sl, fp, sp, lr}
   1cedc:	andle	r4, r5, fp, lsl #5
   1cee0:	ldrmi	r4, [r9], -r1, lsl #17
   1cee4:			; <UNDEFINED> instruction: 0xf02a4478
   1cee8:	ldmdbls	r9!, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   1ceec:	stcmi	8, cr4, [r0], {127}	; 0x7f
   1cef0:			; <UNDEFINED> instruction: 0xf02a4478
   1cef4:	ldrbtmi	pc, [ip], #-2645	; 0xfffff5ab	; <UNPREDICTABLE>
   1cef8:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r9, fp, lr}^	; <UNPREDICTABLE>
   1cefc:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1cf00:			; <UNDEFINED> instruction: 0xf02a4478
   1cf04:	ldmib	sp, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
   1cf08:			; <UNDEFINED> instruction: 0xf02f013a
   1cf0c:			; <UNDEFINED> instruction: 0xf1b8fc45
   1cf10:			; <UNDEFINED> instruction: 0xf67f0fc0
   1cf14:	ldmib	sp, {r0, r1, r2, r4, r8, r9, sl, fp, sp, pc}^
   1cf18:			; <UNDEFINED> instruction: 0x4621673c
   1cf1c:	bmi	1e2f100 <strspn@plt+0x1e166f8>
   1cf20:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1cf24:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   1cf28:			; <UNDEFINED> instruction: 0xf02a9008
   1cf2c:	ldmib	sp, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
   1cf30:	bmi	1d36c30 <strspn@plt+0x1d1e228>
   1cf34:	stmdals	r8, {r0, r5, r9, sl, lr}
   1cf38:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1cf3c:			; <UNDEFINED> instruction: 0xf02a6700
   1cf40:			; <UNDEFINED> instruction: 0xf1b8fa2f
   1cf44:			; <UNDEFINED> instruction: 0xf67f0fd0
   1cf48:			; <UNDEFINED> instruction: 0xf105aefd
   1cf4c:	strbmi	r0, [r2], -r8
   1cf50:	bicscs	r4, r0, #76546048	; 0x4900000
   1cf54:	mcr2	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   1cf58:			; <UNDEFINED> instruction: 0x4610e6f4
   1cf5c:			; <UNDEFINED> instruction: 0xf02f4619
   1cf60:	stmdami	r9!, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}^
   1cf64:			; <UNDEFINED> instruction: 0xf02a4478
   1cf68:	ldmib	sp, {r0, r6, r9, fp, ip, sp, lr, pc}^
   1cf6c:	strbt	r0, [r4], sl, lsr #2
   1cf70:			; <UNDEFINED> instruction: 0x46194610
   1cf74:	ldc2	0, cr15, [r0], {47}	; 0x2f
   1cf78:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   1cf7c:	blx	dd902c <strspn@plt+0xdc0624>
   1cf80:	ldrdeq	lr, [r8, -sp]!
   1cf84:	stmdami	r2!, {r1, r3, r6, r7, r9, sl, sp, lr, pc}^
   1cf88:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   1cf8c:	blx	25903c <strspn@plt+0x240634>
   1cf90:	ldrt	r9, [r2], r7, lsr #18
   1cf94:			; <UNDEFINED> instruction: 0x4619485f
   1cf98:			; <UNDEFINED> instruction: 0xf02a4478
   1cf9c:	stmdbls	r6!, {r0, r9, fp, ip, sp, lr, pc}
   1cfa0:			; <UNDEFINED> instruction: 0xf7fbe69e
   1cfa4:	svclt	0x0000eb06
   1cfa8:	andeq	r6, sl, r2, ror r2
   1cfac:	andeq	r0, r0, r8, asr #4
   1cfb0:	andeq	r6, sl, sl, lsr r2
   1cfb4:	andeq	r6, sl, r6, ror #3
   1cfb8:	andeq	r6, r3, r2, ror #3
   1cfbc:	andeq	r6, r3, ip, lsl #22
   1cfc0:	andeq	r8, r4, r2, lsl #1
   1cfc4:	andeq	sl, r6, r2
   1cfc8:	andeq	r0, r8, r6, lsr #16
   1cfcc:	andeq	r6, r3, r8, asr sl
   1cfd0:	andeq	r1, r5, r8, asr #5
   1cfd4:	andeq	r6, r3, lr, lsr #2
   1cfd8:	andeq	r2, r5, lr, ror r5
   1cfdc:	andeq	r6, r3, sl, lsr fp
   1cfe0:	muleq	r3, sl, r9
   1cfe4:	andeq	r6, r5, sl, ror #18
   1cfe8:	andeq	r6, r3, r4, lsr #22
   1cfec:	andeq	r6, r3, r4, lsl fp
   1cff0:	andeq	r6, r3, ip, asr #18
   1cff4:	andeq	r6, r5, ip, lsl r9
   1cff8:	strdeq	r6, [r3], -lr
   1cffc:	andeq	r9, r6, r0, lsl pc
   1d000:	andeq	r6, r3, r6, asr r0
   1d004:	ldrdeq	r6, [r3], -r8
   1d008:	andeq	r6, r3, r6, asr #21
   1d00c:	ldrdeq	r6, [r3], -r2
   1d010:			; <UNDEFINED> instruction: 0x000368ba
   1d014:	andeq	r6, r5, sl, lsl #17
   1d018:			; <UNDEFINED> instruction: 0x00036ab8
   1d01c:	andeq	r0, r0, r8, lsr #4
   1d020:			; <UNDEFINED> instruction: 0xffffddcb
   1d024:	andeq	r9, r6, r6, ror #28
   1d028:	andeq	r6, r3, sl, lsl r0
   1d02c:	strdeq	r1, [r4], -r2
   1d030:	andeq	r1, r4, lr, ror #21
   1d034:	andeq	r6, r3, ip, lsr sl
   1d038:	andeq	r6, r3, r0, lsl r7
   1d03c:	andeq	r6, r3, r4, lsl #14
   1d040:	andeq	r5, r3, sl, asr #30
   1d044:	andeq	r6, r3, r8, lsl sl
   1d048:	andeq	r6, r5, lr, lsr #15
   1d04c:	andeq	r6, r3, r2, lsl sl
   1d050:	muleq	r5, r4, r7
   1d054:	andeq	r6, r3, r0, lsl sl
   1d058:	andeq	r6, r3, sl, lsl #20
   1d05c:	andeq	r1, r4, r2, asr #32
   1d060:	andeq	r6, r3, lr, asr #18
   1d064:	andeq	r6, r3, ip, asr r9
   1d068:	muleq	r3, sl, r6
   1d06c:	andeq	r6, r3, r8, lsl #13
   1d070:	andeq	r6, r3, r4, lsr #8
   1d074:	andeq	r5, r3, ip, ror lr
   1d078:	andeq	r9, r6, r2, lsr sp
   1d07c:	andeq	r6, r3, r6, lsr #19
   1d080:	andeq	r6, r3, r8, lsl #14
   1d084:	ldrdeq	r6, [r5], -sl
   1d088:	andeq	r6, r3, r2, lsl r8
   1d08c:	andeq	r9, r6, r0, lsl #26
   1d090:			; <UNDEFINED> instruction: 0x00035eb6
   1d094:	andeq	r6, r3, r2, lsl #19
   1d098:	andeq	r6, r3, ip, asr #13
   1d09c:	muleq	r5, lr, r6
   1d0a0:	andeq	r6, r3, lr, ror #18
   1d0a4:	andeq	r6, r3, r8, lsr #13
   1d0a8:	andeq	r6, r5, sl, ror r6
   1d0ac:	andeq	r6, r3, r2, ror #15
   1d0b0:	andeq	r9, r6, r0, lsr #25
   1d0b4:	andeq	r5, r3, r6, asr lr
   1d0b8:	andeq	r6, r3, r2, asr #18
   1d0bc:	andeq	r6, r3, lr, asr #17
   1d0c0:	andeq	r6, r3, r6, lsr #18
   1d0c4:	andeq	r6, r3, ip, lsr r6
   1d0c8:	andeq	r6, r5, lr, lsl #12
   1d0cc:	andeq	r6, r3, sl, lsl r9
   1d0d0:	andeq	r6, r3, r8, lsl r6
   1d0d4:	andeq	r6, r5, sl, ror #11
   1d0d8:	andeq	r6, r3, lr, lsl #18
   1d0dc:	strdeq	r6, [r3], -r4
   1d0e0:	andeq	r6, r5, r6, asr #11
   1d0e4:	andeq	r6, r3, r6, lsl #18
   1d0e8:	ldrdeq	r6, [r3], -r0
   1d0ec:	andeq	r6, r5, r0, lsr #11
   1d0f0:	andeq	r9, r6, lr, asr #23
   1d0f4:	andeq	r6, r3, sl, ror #17
   1d0f8:	andeq	r5, r3, ip, ror sp
   1d0fc:	andeq	r5, r3, ip, ror #25
   1d100:	andeq	r6, r3, lr, asr #17
   1d104:	andeq	r6, r3, r8, asr #17
   1d108:	andeq	r6, r3, r0, asr #15
   1d10c:	andeq	r6, r3, sl, lsr #15
   1d110:	andeq	r6, r3, sl, lsr #10
   1d114:	andeq	r6, r3, ip, lsl r5
   1d118:	push	{r0, r1, fp, sp, lr}
   1d11c:			; <UNDEFINED> instruction: 0xf01341f0
   1d120:	ldmib	r0, {r2, r8, r9}^
   1d124:	addlt	r7, r2, r5, lsl #12
   1d128:	strmi	r6, [r4], -r5, asr #19
   1d12c:	cmplt	sp, r8, lsl r0
   1d130:	blx	fe6d9172 <strspn@plt+0xfe6c076a>
   1d134:	svclt	0x003442a8
   1d138:	andcs	r2, r1, r0
   1d13c:	svclt	0x00882f17
   1d140:	stmiblt	r8!, {sp}^
   1d144:	tstcs	r0, r0, lsr r6
   1d148:	blx	9d920e <strspn@plt+0x9c0806>
   1d14c:	stmdami	r5!, {r6, sl, sp}
   1d150:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1d154:			; <UNDEFINED> instruction: 0xf924f02a
   1d158:	andlt	r4, r2, r0, lsr #12
   1d15c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d160:	ldrmi	r4, [r9], -r1, lsr #16
   1d164:	ldrbtmi	r4, [r8], #-2593	; 0xfffff5df
   1d168:	addscc	r9, ip, r1, lsl #6
   1d16c:	andls	r4, r0, sl, ror r4
   1d170:			; <UNDEFINED> instruction: 0xf0334638
   1d174:	ldmdami	lr, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1d178:			; <UNDEFINED> instruction: 0xf02a4478
   1d17c:			; <UNDEFINED> instruction: 0xe7d6f937
   1d180:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   1d184:	streq	lr, [r7, r3, lsl #22]
   1d188:	ldrdvc	pc, [r8], r7	; <UNPREDICTABLE>
   1d18c:	sbcsle	r2, r9, r0, lsl #30
   1d190:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1d194:			; <UNDEFINED> instruction: 0xf8d844f8
   1d198:	bicslt	r0, r8, r4
   1d19c:	ldrtmi	r9, [r2], -r1
   1d1a0:	strtmi	r2, [r0], -r0, lsl #6
   1d1a4:			; <UNDEFINED> instruction: 0xf0309500
   1d1a8:	stmdacs	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
   1d1ac:	blmi	5118ec <strspn@plt+0x4f8ee4>
   1d1b0:	strtmi	r4, [r0], -sl, lsr #12
   1d1b4:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   1d1b8:	sbfxmi	r6, fp, #16, #25
   1d1bc:			; <UNDEFINED> instruction: 0xf0036823
   1d1c0:			; <UNDEFINED> instruction: 0xf0000304
   1d1c4:	strmi	r0, [r4], -r0, asr #4
   1d1c8:	bicle	r4, r0, r3, lsl r3
   1d1cc:	andlt	r4, r2, r0, lsr #12
   1d1d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d1d4:	blx	1259216 <strspn@plt+0x124080e>
   1d1d8:	ldc2	0, cr15, [sl], #208	; 0xd0
   1d1dc:	andeq	pc, r4, r8, asr #17
   1d1e0:	svclt	0x0000e7dc
   1d1e4:			; <UNDEFINED> instruction: 0x000366b6
   1d1e8:	andeq	r0, r8, r6, ror r1
   1d1ec:	strdeq	r6, [r3], -r0
   1d1f0:	andeq	r9, r6, ip, asr #18
   1d1f4:	andeq	r0, r8, sl, asr r1
   1d1f8:	andeq	r5, sl, r8, lsl #30
   1d1fc:	andeq	r5, sl, r6, ror #29
   1d200:	addlt	fp, r3, r0, lsl #10
   1d204:	strmi	r9, [sl], -r0, lsl #4
   1d208:	movwcs	r9, #769	; 0x301
   1d20c:	blx	9d92d4 <strspn@plt+0x9c08cc>
   1d210:			; <UNDEFINED> instruction: 0xf85db003
   1d214:	svclt	0x0000fb04
   1d218:	mvnsmi	lr, sp, lsr #18
   1d21c:	streq	pc, [r7, -r0, lsr #32]
   1d220:	streq	pc, [r7], -r0
   1d224:	strmi	r4, [r4], -sp, lsl #12
   1d228:	adcslt	fp, pc, #134	; 0x86
   1d22c:			; <UNDEFINED> instruction: 0x2100b2b0
   1d230:	bmi	fe68988c <strspn@plt+0xfe670e84>
   1d234:	cdpcc	3, 0, cr2, cr2, cr0, {0}
   1d238:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   1d23c:	andls	r3, r0, #132, 4	; 0x40000008
   1d240:	ldrbtmi	r4, [sl], #-2710	; 0xfffff56a
   1d244:	blx	14d9318 <strspn@plt+0x14c0910>
   1d248:	vceq.f32	d2, d0, d5
   1d24c:	ldm	pc, {r1, r2, r3, r8, pc}^	; <UNPREDICTABLE>
   1d250:	ldmdbne	r9, {r1, r2, ip, sp, lr, pc}
   1d254:	blhi	1ef12f0 <strspn@plt+0x1ed88e8>
   1d258:			; <UNDEFINED> instruction: 0x462b4a91
   1d25c:	cfsh32cc	mvfx9, mvfx2, #1
   1d260:	addscc	r4, r0, #2046820352	; 0x7a000000
   1d264:	bmi	fe401a6c <strspn@plt+0xfe3e9064>
   1d268:			; <UNDEFINED> instruction: 0xf033447a
   1d26c:			; <UNDEFINED> instruction: 0x2e05fa3f
   1d270:	mrshi	pc, R12_fiq	; <UNPREDICTABLE>
   1d274:			; <UNDEFINED> instruction: 0xf016e8df
   1d278:	andeq	r0, ip, ip
   1d27c:	eorseq	r0, sp, r2, lsl r0
   1d280:	ldrsbteq	r0, [ip], r9
   1d284:	eorhi	pc, r0, #14614528	; 0xdf0000
   1d288:	cfstrscs	mvf4, [r0, #-992]	; 0xfffffc20
   1d28c:	addhi	pc, r8, r0, asr #32
   1d290:			; <UNDEFINED> instruction: 0xf0402f00
   1d294:	andlt	r8, r6, r2, ror #1
   1d298:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d29c:	cdpmi	15, 8, cr4, cr4, cr3, {4}
   1d2a0:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   1d2a4:			; <UNDEFINED> instruction: 0xf02a4638
   1d2a8:	movwcs	pc, #2209	; 0x8a1	; <UNPREDICTABLE>
   1d2ac:	subseq	pc, r4, #-2147483647	; 0x80000001
   1d2b0:	movwcs	lr, #2509	; 0x9cd
   1d2b4:	tstcs	r0, pc, ror sl
   1d2b8:	andeq	pc, r8, r4
   1d2bc:			; <UNDEFINED> instruction: 0xf033447a
   1d2c0:			; <UNDEFINED> instruction: 0x4638fa15
   1d2c4:			; <UNDEFINED> instruction: 0xf892f02a
   1d2c8:	rscseq	pc, r0, r4
   1d2cc:	addlt	r2, r0, #0, 2
   1d2d0:			; <UNDEFINED> instruction: 0xf0402d00
   1d2d4:	bmi	1e3d5d8 <strspn@plt+0x1e24bd0>
   1d2d8:	strls	r2, [r1, #-768]	; 0xfffffd00
   1d2dc:	movwls	r4, #9338	; 0x247a
   1d2e0:	andls	r3, r0, #96, 4
   1d2e4:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
   1d2e8:	blx	593bc <strspn@plt+0x409b4>
   1d2ec:	pop	{r1, r2, ip, sp, pc}
   1d2f0:	mrcmi	1, 3, r8, cr3, cr0, {7}
   1d2f4:	ldrbtmi	r4, [lr], #-3955	; 0xfffff08d
   1d2f8:			; <UNDEFINED> instruction: 0x4630447f
   1d2fc:			; <UNDEFINED> instruction: 0xf876f02a
   1d300:			; <UNDEFINED> instruction: 0xf1072300
   1d304:	stmib	sp, {r2, r4, r6, r9}^
   1d308:	bmi	1be5f10 <strspn@plt+0x1bcd508>
   1d30c:			; <UNDEFINED> instruction: 0xf0042100
   1d310:	ldrbtmi	r0, [sl], #-8
   1d314:			; <UNDEFINED> instruction: 0xf9eaf033
   1d318:			; <UNDEFINED> instruction: 0xf02a4630
   1d31c:			; <UNDEFINED> instruction: 0xf004f867
   1d320:	strdcs	r0, [r0, -r0]
   1d324:	smlabblt	sp, r0, r2, fp
   1d328:	ldreq	pc, [r0, #-263]!	; 0xfffffef9
   1d32c:	movwcs	r4, #2663	; 0xa67
   1d330:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   1d334:	rsbcc	r9, ip, #134217728	; 0x8000000
   1d338:	bmi	1981b40 <strspn@plt+0x1969138>
   1d33c:			; <UNDEFINED> instruction: 0xf033447a
   1d340:	ldrdlt	pc, [r6], -r5
   1d344:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d348:	rsble	r2, lr, r0, lsl #26
   1d34c:	adcle	r2, r2, r0, lsl #30
   1d350:	ldrtmi	r4, [r9], -r0, ror #16
   1d354:			; <UNDEFINED> instruction: 0xf02a4478
   1d358:	ldmdami	pc, {r0, r1, r5, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1d35c:	andlt	r4, r6, r8, ror r4
   1d360:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1d364:	stmdalt	r2!, {r1, r3, r5, ip, sp, lr, pc}^
   1d368:	ldclmi	14, cr4, [sp, #-368]	; 0xfffffe90
   1d36c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   1d370:			; <UNDEFINED> instruction: 0xf02a4630
   1d374:			; <UNDEFINED> instruction: 0xf105f83b
   1d378:	movwcs	r0, #596	; 0x254
   1d37c:	movwcs	lr, #2509	; 0x9cd
   1d380:	tstcs	r0, r8, asr sl
   1d384:	andeq	pc, r8, r4
   1d388:	ldrbtmi	r3, [sl], #-1316	; 0xfffffadc
   1d38c:			; <UNDEFINED> instruction: 0xf9aef033
   1d390:			; <UNDEFINED> instruction: 0xf02a4630
   1d394:			; <UNDEFINED> instruction: 0xf004f82b
   1d398:	strdcs	r0, [r0, -r0]
   1d39c:	ldr	fp, [sl, r0, lsl #5]
   1d3a0:			; <UNDEFINED> instruction: 0xf1084851
   1d3a4:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
   1d3a8:			; <UNDEFINED> instruction: 0xf820f02a
   1d3ac:	andseq	pc, r8, r4
   1d3b0:	addlt	r2, r0, #0, 2
   1d3b4:	strcs	r4, [r0, -sp, asr #28]
   1d3b8:	ldrtmi	r4, [fp], -sp, asr #20
   1d3bc:	strls	r4, [r1, #-1150]	; 0xfffffb82
   1d3c0:			; <UNDEFINED> instruction: 0x363c447a
   1d3c4:	strls	r9, [r0], -r2, lsl #14
   1d3c8:			; <UNDEFINED> instruction: 0xf0339205
   1d3cc:	stmdami	r9, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}^
   1d3d0:			; <UNDEFINED> instruction: 0xf02a4478
   1d3d4:	bls	19b408 <strspn@plt+0x182a00>
   1d3d8:	rsceq	pc, r0, r4
   1d3dc:	tstcs	r0, fp, lsr r6
   1d3e0:			; <UNDEFINED> instruction: 0xf8cd9701
   1d3e4:			; <UNDEFINED> instruction: 0xf0338000
   1d3e8:	andlt	pc, r6, r1, lsl #19
   1d3ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d3f0:			; <UNDEFINED> instruction: 0xf0044e41
   1d3f4:	stmdami	r1, {r3, r4, r5, r6, r7, sl}^
   1d3f8:	ldrbtmi	r4, [lr], #-3393	; 0xfffff2bf
   1d3fc:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   1d400:			; <UNDEFINED> instruction: 0xfff4f029
   1d404:	movwcs	r3, #1352	; 0x548
   1d408:	strtmi	r2, [r0], -r0, lsl #2
   1d40c:	movwls	r4, #5682	; 0x1632
   1d410:			; <UNDEFINED> instruction: 0xf0339500
   1d414:	b	e1b9c8 <strspn@plt+0xe02fc0>
   1d418:			; <UNDEFINED> instruction: 0xf43f0104
   1d41c:	ldmdami	r9!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   1d420:			; <UNDEFINED> instruction: 0xf0294478
   1d424:			; <UNDEFINED> instruction: 0x4630ffbd
   1d428:	ldmdami	r7!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1d42c:	ldreq	pc, [r8], #-4
   1d430:	streq	lr, [r4, -r7, lsr #20]
   1d434:			; <UNDEFINED> instruction: 0xf0294478
   1d438:	blmi	d5d3a4 <strspn@plt+0xd4499c>
   1d43c:			; <UNDEFINED> instruction: 0x46204a34
   1d440:	tstcs	r0, fp, ror r4
   1d444:	ldrbtmi	r3, [sl], #-888	; 0xfffffc88
   1d448:	movwcs	r9, #768	; 0x300
   1d44c:			; <UNDEFINED> instruction: 0xf0339501
   1d450:	ldrb	pc, [fp, -sp, asr #18]!	; <UNPREDICTABLE>
   1d454:	streq	pc, [r4, #-262]!	; 0xfffffefa
   1d458:	stmdami	lr!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   1d45c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1d460:			; <UNDEFINED> instruction: 0xff9ef029
   1d464:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   1d468:			; <UNDEFINED> instruction: 0xf8dfe779
   1d46c:	ldrbtmi	r8, [r8], #176	; 0xb0
   1d470:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   1d474:			; <UNDEFINED> instruction: 0xffbaf029
   1d478:	andseq	pc, r8, r4
   1d47c:	addlt	r2, r0, #0, 2
   1d480:	addsle	r2, r7, r0, lsl #26
   1d484:	ldrbtmi	r4, [sp], #-3367	; 0xfffff2d9
   1d488:			; <UNDEFINED> instruction: 0xe7933518
   1d48c:			; <UNDEFINED> instruction: 0x8098f8df
   1d490:			; <UNDEFINED> instruction: 0xf10844f8
   1d494:	strb	r0, [fp, ip, lsl #16]!
   1d498:	andeq	r0, r8, sl, ror #21
   1d49c:	andeq	r6, r3, sl, lsl r0
   1d4a0:	andeq	r0, r8, r4, asr #21
   1d4a4:	strdeq	r5, [r3], -r4
   1d4a8:	muleq	r8, ip, sl
   1d4ac:	andeq	sp, r3, r8, lsr #24
   1d4b0:	andeq	r0, r8, r2, lsl #21
   1d4b4:	andeq	r5, r3, r0, lsr #31
   1d4b8:	andeq	r0, r8, r8, asr #20
   1d4bc:	andeq	r5, r3, r6, ror pc
   1d4c0:	ldrdeq	sp, [r3], -r2
   1d4c4:	andeq	r0, r8, ip, lsr #20
   1d4c8:	andeq	r5, r3, sl, asr #30
   1d4cc:	strdeq	r0, [r8], -r2
   1d4d0:	andeq	r5, r3, r0, lsr #30
   1d4d4:	andeq	r7, r3, r8, lsl r1
   1d4d8:	andeq	r5, r3, r0, lsl #30
   1d4dc:	andeq	sp, r3, ip, asr fp
   1d4e0:			; <UNDEFINED> instruction: 0x000809b6
   1d4e4:	ldrdeq	r5, [r3], -r2
   1d4e8:	andeq	sp, r3, r2, lsr #22
   1d4ec:	andeq	r0, r8, r8, ror #18
   1d4f0:	muleq	r3, ip, lr
   1d4f4:	strdeq	sp, [r3], -r8
   1d4f8:	andeq	r5, r3, r2, ror #28
   1d4fc:	andeq	sp, r3, ip, asr #21
   1d500:	andeq	r0, r8, r6, lsr #18
   1d504:	andeq	r7, r3, ip, asr #32
   1d508:	muleq	r3, r4, sl
   1d50c:	andeq	r0, r8, r4, ror #17
   1d510:	andeq	r5, r3, r6, lsl lr
   1d514:	andeq	r7, r3, lr
   1d518:	strdeq	r5, [r3], -r6
   1d51c:			; <UNDEFINED> instruction: 0x000808b6
   1d520:	andeq	sp, r3, r6, asr sl
   1d524:	muleq	r8, lr, r8
   1d528:	muleq	r8, r4, r8
   1d52c:	ldrblt	r6, [r0, #-2138]!	; 0xfffff7a6
   1d530:	svcpl	0x0080f5b2
   1d534:			; <UNDEFINED> instruction: 0xf102460c
   1d538:	subsvs	r0, r9, r1, lsl #2
   1d53c:	stmdahi	r5!, {r1, r2, r3, r5, r9, ip, lr, pc}^
   1d540:	ldmdami	r9, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}
   1d544:	ldrbtmi	r6, [r8], #-2078	; 0xfffff7e2
   1d548:			; <UNDEFINED> instruction: 0xff50f029
   1d54c:	strtmi	r8, [r9], -r0, lsr #16
   1d550:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1d554:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   1d558:			; <UNDEFINED> instruction: 0xff48f029
   1d55c:			; <UNDEFINED> instruction: 0x4620b116
   1d560:	stmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}
   1d564:	stmdavs	r1!, {r1, r4, fp, lr}^
   1d568:			; <UNDEFINED> instruction: 0xf0294478
   1d56c:	ldmdami	r1, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1d570:			; <UNDEFINED> instruction: 0xf0294478
   1d574:	andcs	pc, r1, fp, lsr pc	; <UNPREDICTABLE>
   1d578:	stmdami	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1d57c:			; <UNDEFINED> instruction: 0xf0294478
   1d580:	stmdahi	r0!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1d584:			; <UNDEFINED> instruction: 0xf7ff2100
   1d588:	stmdami	ip, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
   1d58c:	stmiavc	r2!, {r0, r1, r5, r6, r7, fp, ip, sp, lr}
   1d590:	stmdavs	r1!, {r3, r4, r5, r6, sl, lr}^
   1d594:			; <UNDEFINED> instruction: 0xff04f029
   1d598:	ldcllt	0, cr2, [r0, #-4]!
   1d59c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   1d5a0:			; <UNDEFINED> instruction: 0xff24f029
   1d5a4:	ldcllt	0, cr2, [r0, #-0]
   1d5a8:	andeq	r6, r3, lr, asr #30
   1d5ac:	andeq	r9, r6, lr, ror #10
   1d5b0:	andeq	r5, r5, ip, lsl #8
   1d5b4:	andeq	r6, r4, r4, lsr #15
   1d5b8:	strdeq	r6, [r3], -r8
   1d5bc:	strdeq	r6, [r3], -r0
   1d5c0:	andeq	r5, r3, lr, ror #23
   1d5c4:			; <UNDEFINED> instruction: 0x461fb5f0
   1d5c8:	addlt	r4, pc, r7, lsl sp	; <UNPREDICTABLE>
   1d5cc:	ldrbtmi	r4, [sp], #-2839	; 0xfffff4e9
   1d5d0:	stmiapl	fp!, {r2, r7, fp, sp, lr}^
   1d5d4:	streq	pc, [r2], #-20	; 0xffffffec
   1d5d8:	movwls	r6, #55323	; 0xd81b
   1d5dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d5e0:	strmi	sp, [r8], -sp
   1d5e4:			; <UNDEFINED> instruction: 0xf02f2100
   1d5e8:	bmi	49b94c <strspn@plt+0x482f44>
   1d5ec:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1d5f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d5f4:	subsmi	r9, sl, sp, lsl #22
   1d5f8:	andlt	sp, pc, r4, lsl r1	; <UNPREDICTABLE>
   1d5fc:	stcmi	13, cr11, [sp, #-960]	; 0xfffffc40
   1d600:	movwcs	sl, #36361	; 0x8e09
   1d604:	strmi	lr, [r5], #-2509	; 0xfffff633
   1d608:	strls	r4, [r2, #-1149]	; 0xfffffb83
   1d60c:	strls	r4, [r4], #-3338	; 0xfffff2f6
   1d610:			; <UNDEFINED> instruction: 0x9603447d
   1d614:	strcc	lr, [r0, #-2509]	; 0xfffff633
   1d618:	stmib	sp, {r0, r1, r3, r8, r9, fp, sp, pc}^
   1d61c:			; <UNDEFINED> instruction: 0xf0307409
   1d620:	strb	pc, [r2, r5, lsr #21]!	; <UNPREDICTABLE>
   1d624:	svc	0x00c4f7fa
   1d628:	muleq	sl, r2, r6
   1d62c:	andeq	r0, r0, r8, asr #4
   1d630:	andeq	r5, sl, r2, ror r6
   1d634:			; <UNDEFINED> instruction: 0xffffff21
   1d638:			; <UNDEFINED> instruction: 0xfffffbed
   1d63c:	addlt	fp, r5, r0, lsr r5
   1d640:			; <UNDEFINED> instruction: 0x46154c15
   1d644:	bge	702a0 <strspn@plt+0x57898>
   1d648:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1d64c:	ldmdavs	fp, {r2, r9, sl, lr}
   1d650:			; <UNDEFINED> instruction: 0xf04f9303
   1d654:			; <UNDEFINED> instruction: 0xf0070300
   1d658:	stmdblt	r8, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
   1d65c:	blmi	3efea4 <strspn@plt+0x3d749c>
   1d660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d664:	blls	f76d4 <strspn@plt+0xdeccc>
   1d668:	tstle	r3, sl, asr r0
   1d66c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1d670:			; <UNDEFINED> instruction: 0xf8bd480c
   1d674:	ldrbtmi	r1, [r8], #-4
   1d678:	cdp2	0, 9, cr15, cr2, cr9, {1}
   1d67c:			; <UNDEFINED> instruction: 0xf8bd4620
   1d680:	strtmi	r2, [fp], -r4
   1d684:			; <UNDEFINED> instruction: 0xf7ff9902
   1d688:	stmdami	r7, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1d68c:			; <UNDEFINED> instruction: 0xf0294478
   1d690:	strb	pc, [r3, sp, lsr #29]!	; <UNPREDICTABLE>
   1d694:	svc	0x008cf7fa
   1d698:	andeq	r5, sl, r8, lsl r6
   1d69c:	andeq	r0, r0, r8, asr #4
   1d6a0:	andeq	r5, sl, r0, lsl #12
   1d6a4:	andeq	r6, r3, sl, lsr #28
   1d6a8:	strdeq	r0, [r4], -ip
   1d6ac:			; <UNDEFINED> instruction: 0xf0038803
   1d6b0:	blcs	19e2d4 <strspn@plt+0x1858cc>
   1d6b4:	andcs	sp, r0, r1
   1d6b8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1d6bc:	stmdavs	r4, {r0, r1, r7, ip, sp, pc}^
   1d6c0:	stcmi	3, cr2, [fp, #-0]
   1d6c4:	bmi	2eef30 <strspn@plt+0x2d6528>
   1d6c8:	adclt	r0, r4, #32, 24	; 0x2000
   1d6cc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   1d6d0:	movwls	r0, #5120	; 0x1400
   1d6d4:			; <UNDEFINED> instruction: 0xf0339500
   1d6d8:	andcs	pc, r1, r9, lsl #16
   1d6dc:	andlt	fp, r3, ip, lsl #18
   1d6e0:	stmdami	r5, {r4, r5, r8, sl, fp, ip, sp, pc}
   1d6e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1d6e8:	cdp2	0, 5, cr15, cr10, cr9, {1}
   1d6ec:	ldrb	r2, [r6, r1]!
   1d6f0:	strdeq	r0, [r8], -r8
   1d6f4:	andeq	r6, r3, r6, asr #31
   1d6f8:	andeq	r6, r3, r6, lsl #27
   1d6fc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1d700:	svclt	0x0060f7ff
   1d704:			; <UNDEFINED> instruction: 0xffffffab
   1d708:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   1d70c:	svclt	0x0096f7ff
   1d710:			; <UNDEFINED> instruction: 0xffffff9f
   1d714:			; <UNDEFINED> instruction: 0xf0038803
   1d718:	blcs	81e6bc <strspn@plt+0x805cb4>
   1d71c:	andcs	sp, r0, r1
   1d720:	stmdavs	r3, {r4, r5, r6, r8, r9, sl, lr}^
   1d724:			; <UNDEFINED> instruction: 0xf513b510
   1d728:	addlt	r5, r2, r0, lsl #31
   1d72c:	andle	r4, r9, #4, 12	; 0x400000
   1d730:	svcne	0x0080f513
   1d734:			; <UNDEFINED> instruction: 0xf513d223
   1d738:	svclt	0x00381f00
   1d73c:	eorsle	r2, r0, #0
   1d740:	ldclt	0, cr11, [r0, #-8]
   1d744:	movwcs	r4, #2592	; 0xa20
   1d748:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   1d74c:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
   1d750:	rscsvc	pc, pc, pc, asr #13
   1d754:			; <UNDEFINED> instruction: 0xf900f034
   1d758:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   1d75c:	cdp2	0, 4, cr15, cr6, cr9, {1}
   1d760:	stmdavs	r0!, {r0, r1, r3, r4, r9, fp, lr}^
   1d764:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   1d768:	bmi	6c1f70 <strspn@plt+0x6a9568>
   1d76c:	addpl	pc, r0, r0, lsl #10
   1d770:	movwls	r4, #5657	; 0x1619
   1d774:			; <UNDEFINED> instruction: 0xf032447a
   1d778:			; <UNDEFINED> instruction: 0x2001ffb9
   1d77c:	bmi	5d7704 <strspn@plt+0x5becfc>
   1d780:	mrscs	r2, LR_irq
   1d784:	ldrbtmi	r2, [sl], #-0
   1d788:	rscsvc	pc, r0, pc, asr #13
   1d78c:			; <UNDEFINED> instruction: 0xf8e4f034
   1d790:	ldmdami	r2, {r0, r5, r6, fp, sp, lr}
   1d794:	orrne	pc, r0, r1, lsl #10
   1d798:			; <UNDEFINED> instruction: 0xf0294478
   1d79c:	andcs	pc, r1, r1, lsl #28
   1d7a0:	bmi	4176e0 <strspn@plt+0x3fecd8>
   1d7a4:	mrscs	r2, LR_irq
   1d7a8:	ldrbtmi	r2, [sl], #-0
   1d7ac:	rscvc	pc, r0, pc, asr #13
   1d7b0:			; <UNDEFINED> instruction: 0xf8d2f034
   1d7b4:	stmdami	fp, {r0, r5, r6, fp, sp, lr}
   1d7b8:	tstne	r0, r1, lsl #10	; <UNPREDICTABLE>
   1d7bc:			; <UNDEFINED> instruction: 0xf0294478
   1d7c0:	andcs	pc, r1, pc, ror #27
   1d7c4:	svclt	0x0000e7bc
   1d7c8:	andeq	r7, r3, r2
   1d7cc:	andeq	r7, r3, r2
   1d7d0:	andeq	r0, r8, lr, ror #23
   1d7d4:	andeq	r6, r3, ip, ror #31
   1d7d8:	andeq	r6, r3, r6, ror #31
   1d7dc:	andeq	r6, r3, r0, ror #31
   1d7e0:	ldrdeq	r6, [r3], -r2
   1d7e4:			; <UNDEFINED> instruction: 0x00036fbc
   1d7e8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1d7ec:	mcrlt	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   1d7f0:			; <UNDEFINED> instruction: 0xffffff27
   1d7f4:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   1d7f8:	svclt	0x0020f7ff
   1d7fc:			; <UNDEFINED> instruction: 0xffffff1b
   1d800:	ldrlt	r6, [r0, #-2049]!	; 0xfffff7ff
   1d804:	blmi	649a28 <strspn@plt+0x631020>
   1d808:	tstls	r0, r4, lsl #12
   1d80c:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   1d810:	ldmdbmi	r7, {r1, r2, r4, r9, fp, lr}
   1d814:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   1d818:	strls	r4, [r1, #-1145]	; 0xfffffb87
   1d81c:			; <UNDEFINED> instruction: 0xf0299303
   1d820:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   1d824:	ldmdbmi	r3, {r0, r1, fp, ip, pc}
   1d828:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
   1d82c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   1d830:	andls	r9, r5, r1, lsl #10
   1d834:			; <UNDEFINED> instruction: 0xf0299103
   1d838:	stmiavs	r3!, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1d83c:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   1d840:	movwls	r4, #2574	; 0xa0e
   1d844:	strls	r4, [r1, #-1146]	; 0xfffffb86
   1d848:	andls	r9, r3, r4, lsl #2
   1d84c:	stc2	0, cr15, [r8, #164]!	; 0xa4
   1d850:	bmi	2f7be4 <strspn@plt+0x2df1dc>
   1d854:	ldrdeq	lr, [r3, -sp]
   1d858:	strls	r4, [r1, #-1146]	; 0xfffffb86
   1d85c:			; <UNDEFINED> instruction: 0xf0299300
   1d860:	mullt	r7, pc, sp	; <UNPREDICTABLE>
   1d864:	svclt	0x0000bd30
   1d868:	strdeq	r5, [r3], -lr
   1d86c:	andeq	r7, r3, r2, lsl #1
   1d870:	andeq	r7, r4, r0, lsl r3
   1d874:	muleq	r6, sl, r2
   1d878:	andeq	r7, r3, r6, ror r0
   1d87c:	andeq	r7, r3, r0, ror r0
   1d880:	andeq	r7, r3, r8, rrx
   1d884:			; <UNDEFINED> instruction: 0x460eb570
   1d888:	strmi	lr, [r0, #-2513]	; 0xfffff62f
   1d88c:	ldmdami	r4, {r2, r7, ip, sp, pc}
   1d890:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
   1d894:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1d898:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1d89c:	andls	r4, r2, r9, ror r4
   1d8a0:	ldc2l	0, cr15, [lr, #-164]!	; 0xffffff5c
   1d8a4:	strmi	lr, [r2, #-2518]	; 0xfffff62a
   1d8a8:	ldmdbmi	r0, {r1, fp, ip, pc}
   1d8ac:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
   1d8b0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1d8b4:	andls	r4, r3, sl, ror r4
   1d8b8:			; <UNDEFINED> instruction: 0xf0299102
   1d8bc:	ldmib	r6, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   1d8c0:	bmi	32ecd8 <strspn@plt+0x3162d0>
   1d8c4:	ldrdne	lr, [r2], -sp
   1d8c8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1d8cc:			; <UNDEFINED> instruction: 0xf0294500
   1d8d0:	stmdami	r9, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1d8d4:			; <UNDEFINED> instruction: 0xf0294478
   1d8d8:	andcs	pc, r1, r9, lsl #27
   1d8dc:	ldcllt	0, cr11, [r0, #-16]!
   1d8e0:	andeq	r5, r3, r8, ror r3
   1d8e4:	andeq	r7, r3, r2, lsr r0
   1d8e8:	andeq	r7, r4, ip, lsl #5
   1d8ec:	andeq	r9, r6, r6, lsl r2
   1d8f0:	andeq	r7, r3, r4, ror r0
   1d8f4:	andeq	r7, r3, ip
   1d8f8:			; <UNDEFINED> instruction: 0x000404b4
   1d8fc:	addlt	fp, r3, r0, lsl #10
   1d900:	andcs	r4, r0, #6144	; 0x1800
   1d904:	ldrdeq	lr, [r0, -r1]
   1d908:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1d90c:	movwcs	r3, #16896	; 0x4200
   1d910:	mcr2	0, 7, pc, cr12, cr2, {1}	; <UNPREDICTABLE>
   1d914:	andlt	r2, r3, r1
   1d918:	blx	15ba96 <strspn@plt+0x14308e>
   1d91c:	andeq	r0, r8, ip, asr fp
   1d920:	addlt	fp, r3, r0, lsl #10
   1d924:	strmi	r9, [sl], -r0, lsl #4
   1d928:	movwcs	r9, #769	; 0x301
   1d92c:	cdp2	0, 9, cr15, cr6, cr15, {1}
   1d930:			; <UNDEFINED> instruction: 0xf85db003
   1d934:	svclt	0x0000fb04
   1d938:	ldmdavs	r9, {r1, r3, fp, sp, lr}
   1d93c:	ldrmi	fp, [r1], #-1288	; 0xfffffaf8
   1d940:	stc2	0, cr15, [lr], {47}	; 0x2f
   1d944:	stclt	0, cr2, [r8, #-4]
   1d948:	addlt	fp, r2, r0, ror r5
   1d94c:	stmdami	r9, {r0, r9, sl, lr}
   1d950:	ldrmi	r9, [r5], -r6, lsl #28
   1d954:	ldrbtmi	r4, [r8], #-1564	; 0xfffff9e4
   1d958:			; <UNDEFINED> instruction: 0xf0299600
   1d95c:	ldrtmi	pc, [r2], -r1, lsr #26	; <UNPREDICTABLE>
   1d960:	strtmi	r4, [r1], -r8, lsr #12
   1d964:			; <UNDEFINED> instruction: 0xf02e2300
   1d968:	andlt	pc, r2, sp, asr pc	; <UNPREDICTABLE>
   1d96c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d970:	ldcllt	0, cr15, [ip, #-164]	; 0xffffff5c
   1d974:	andeq	r6, r3, r6, lsl #31
   1d978:	svcmi	0x00f0e92d
   1d97c:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   1d980:	strmi	r8, [r3], r2, lsl #22
   1d984:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, fp, lr}
   1d988:	addslt	r4, r5, r9, ror r4
   1d98c:	streq	pc, [r4], #-19	; 0xffffffed
   1d990:	bmi	fff421ac <strspn@plt+0xfff297a4>
   1d994:	umullpl	pc, r8, sp, r8	; <UNPREDICTABLE>
   1d998:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1d99c:			; <UNDEFINED> instruction: 0xf04f9213
   1d9a0:	bmi	ffe5e1a8 <strspn@plt+0xffe457a0>
   1d9a4:	andls	r4, r9, #2046820352	; 0x7a000000
   1d9a8:	rschi	pc, fp, r0, asr #32
   1d9ac:	ldmibmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, lr}^
   1d9b0:	ldrbtmi	r4, [sl], #-2296	; 0xfffff708
   1d9b4:	ldrbtmi	r4, [r9], #-3832	; 0xfffff108
   1d9b8:			; <UNDEFINED> instruction: 0xf0294478
   1d9bc:	ldrbtmi	pc, [lr], #-3313	; 0xfffff30f	; <UNPREDICTABLE>
   1d9c0:	movwcs	r4, #17954	; 0x4622
   1d9c4:	ldmib	r9, {r0, sl, ip, pc}^
   1d9c8:	strls	r0, [r0], -r0, lsl #2
   1d9cc:	mcr2	0, 4, pc, cr14, cr2, {1}	; <UNPREDICTABLE>
   1d9d0:	movwcs	lr, #10713	; 0x29d9
   1d9d4:	svclt	0x00082b00
   1d9d8:	svcvc	0x0080f5b2
   1d9dc:			; <UNDEFINED> instruction: 0xf8dbd104
   1d9e0:	ldreq	r3, [fp, r8]
   1d9e4:	orrhi	pc, r5, r0, lsl #2
   1d9e8:	stmibmi	sp!, {r2, r3, r5, r6, r7, r9, fp, lr}^
   1d9ec:	ldrbtmi	r4, [sl], #-2285	; 0xfffff713
   1d9f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1d9f4:	ldc2l	0, cr15, [r4], {41}	; 0x29
   1d9f8:	andcs	r4, r0, #3850240	; 0x3ac000
   1d9fc:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
   1da00:	andne	lr, r0, #3358720	; 0x334000
   1da04:	ldrdeq	lr, [r2, -r9]
   1da08:	mrc2	0, 3, pc, cr0, cr2, {1}
   1da0c:	movwcs	lr, #18905	; 0x49d9
   1da10:	mvnscc	pc, pc, asr #32
   1da14:	rscseq	pc, pc, pc, rrx
   1da18:	svclt	0x0008428b
   1da1c:	smlabble	r3, r2, r2, r4
   1da20:	ldrdcc	pc, [r8], -fp
   1da24:	ldrle	r0, [r1], #-1951	; 0xfffff861
   1da28:	stmibmi	r1!, {r5, r6, r7, r9, fp, lr}^
   1da2c:	ldrbtmi	r4, [sl], #-2273	; 0xfffff71f
   1da30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1da34:	ldc2	0, cr15, [r4], #164	; 0xa4
   1da38:	andcs	r4, r0, #3653632	; 0x37c000
   1da3c:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
   1da40:	andne	lr, r0, #3358720	; 0x334000
   1da44:	ldrdeq	lr, [r4, -r9]
   1da48:	mrc2	0, 2, pc, cr0, cr2, {1}
   1da4c:	ldmibmi	ip, {r0, r1, r3, r4, r6, r7, r9, fp, lr}^
   1da50:	ldrbtmi	r4, [sl], #-2268	; 0xfffff724
   1da54:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1da58:	stc2	0, cr15, [r2], #164	; 0xa4
   1da5c:	movwcs	lr, #27097	; 0x69d9
   1da60:	svclt	0x00081c5e
   1da64:	svccc	0x00fff1b2
   1da68:	msrhi	SPSR_sxc, r0
   1da6c:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
   1da70:	ldc2	0, cr15, [r6], {41}	; 0x29
   1da74:	ldmibmi	r6, {r0, r2, r4, r6, r7, r9, fp, lr}^
   1da78:	ldrbtmi	r4, [sl], #-2262	; 0xfffff72a
   1da7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1da80:	stc2	0, cr15, [lr], {41}	; 0x29
   1da84:	movwcs	lr, #35289	; 0x89d9
   1da88:	svclt	0x00081c5c
   1da8c:	svccc	0x00fff1b2
   1da90:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   1da94:	ldrbtmi	r4, [r8], #-2256	; 0xfffff730
   1da98:	stc2	0, cr15, [r2], {41}	; 0x29
   1da9c:	ldmibmi	r0, {r0, r1, r2, r3, r6, r7, r9, fp, lr}^
   1daa0:	ldrbtmi	r4, [sl], #-2256	; 0xfffff730
   1daa4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1daa8:	ldc2l	0, cr15, [sl], #-164	; 0xffffff5c
   1daac:	movwcs	lr, #43481	; 0xa9d9
   1dab0:	svclt	0x00081c58
   1dab4:	svccc	0x00fff1b2
   1dab8:	msrhi	CPSR_fsxc, r0
   1dabc:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
   1dac0:	stc2l	0, cr15, [lr], #-164	; 0xffffff5c
   1dac4:	stmibmi	sl, {r0, r3, r6, r7, r9, fp, lr}^
   1dac8:	ldrbtmi	r4, [sl], #-2250	; 0xfffff736
   1dacc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1dad0:	stc2l	0, cr15, [r6], #-164	; 0xffffff5c
   1dad4:	movwcs	lr, #51673	; 0xc9d9
   1dad8:	svclt	0x00081c59
   1dadc:	svccc	0x00fff1b2
   1dae0:	tsthi	r3, r0	; <UNPREDICTABLE>
   1dae4:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
   1dae8:	mrrc2	0, 2, pc, sl, cr9	; <UNPREDICTABLE>
   1daec:	strcs	r4, [r0], #-4035	; 0xfffff03d
   1daf0:	movwhi	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
   1daf4:	bmi	ff0eecf8 <strspn@plt+0xff0d62f0>
   1daf8:	mcrmi	4, 6, r4, cr3, cr8, {7}
   1dafc:			; <UNDEFINED> instruction: 0x4639447a
   1db00:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
   1db04:	mcrr2	0, 2, pc, ip, cr9	; <UNPREDICTABLE>
   1db08:	movwcs	r3, #17932	; 0x460c
   1db0c:	strtmi	r4, [r1], -r2, lsr #12
   1db10:	strls	r9, [r0], -r1, lsl #8
   1db14:	ldrsbteq	pc, [r8], -r9	; <UNPREDICTABLE>
   1db18:	stc2l	0, cr15, [r8, #200]!	; 0xc8
   1db1c:			; <UNDEFINED> instruction: 0x46404abb
   1db20:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1db24:	ldc2	0, cr15, [ip], #-164	; 0xffffff5c
   1db28:	strtmi	r4, [r1], -r2, lsr #12
   1db2c:	stmib	sp, {r2, r8, r9, sp}^
   1db30:			; <UNDEFINED> instruction: 0xf8d96400
   1db34:			; <UNDEFINED> instruction: 0xf032003c
   1db38:			; <UNDEFINED> instruction: 0xf8d9fdd9
   1db3c:	bmi	fed29c44 <strspn@plt+0xfed1123c>
   1db40:	ldmmi	r4!, {r0, r3, r4, r5, r9, sl, lr}
   1db44:	strls	r4, [r1], #-1146	; 0xfffffb86
   1db48:	movwls	r4, #1144	; 0x478
   1db4c:	stc2	0, cr15, [r8], #-164	; 0xffffff5c
   1db50:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
   1db54:	mcrr2	0, 2, pc, sl, cr9	; <UNPREDICTABLE>
   1db58:			; <UNDEFINED> instruction: 0xf0402d00
   1db5c:	stmiami	pc!, {r0, r2, r3, r4, r5, r6, r7, pc}	; <UNPREDICTABLE>
   1db60:			; <UNDEFINED> instruction: 0xf0294478
   1db64:	bmi	febdcc78 <strspn@plt+0xfebc4270>
   1db68:	ldrbtmi	r4, [sl], #-2950	; 0xfffff47a
   1db6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1db70:	subsmi	r9, sl, r3, lsl fp
   1db74:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   1db78:	ldc	0, cr11, [sp], #84	; 0x54
   1db7c:	pop	{r1, r8, r9, fp, pc}
   1db80:			; <UNDEFINED> instruction: 0xf8d98ff0
   1db84:	tstcs	r0, r0, asr #32
   1db88:	stmiami	r7!, {r1, r2, r5, r7, r9, fp, lr}
   1db8c:	smlabtcc	r0, sp, r9, lr
   1db90:	stmibmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
   1db94:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   1db98:	stc2	0, cr15, [r2], {41}	; 0x29
   1db9c:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
   1dba0:	stc2	0, cr15, [r4], #-164	; 0xffffff5c
   1dba4:			; <UNDEFINED> instruction: 0xf0402d00
   1dba8:			; <UNDEFINED> instruction: 0xf8db80d0
   1dbac:	ldreq	r3, [fp, r8]
   1dbb0:	stmiami	r0!, {r2, r8, sl, ip, lr, pc}
   1dbb4:			; <UNDEFINED> instruction: 0xf0294478
   1dbb8:	bfi	pc, r9, (invalid: 24:16)	; <UNPREDICTABLE>
   1dbbc:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
   1dbc0:	ldc2	0, cr15, [r4], {41}	; 0x29
   1dbc4:	ldrdcc	pc, [r0], #-137	; 0xffffff77
   1dbc8:			; <UNDEFINED> instruction: 0xf0002b00
   1dbcc:	bmi	fe6fde08 <strspn@plt+0xfe6e5400>
   1dbd0:	blmi	fe6e73d8 <strspn@plt+0xfe6ce9d0>
   1dbd4:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   1dbd8:	strvs	lr, [r2, -sp, asr #19]
   1dbdc:			; <UNDEFINED> instruction: 0xf8cd447b
   1dbe0:	movwls	fp, #28696	; 0x7018
   1dbe4:	bcs	45940c <strspn@plt+0x440a04>
   1dbe8:	movwls	r3, #33548	; 0x830c
   1dbec:	stmdals	r6, {r0, r2, r5, r6, sp, lr, pc}
   1dbf0:	eorcs	sl, r0, #10240	; 0x2800
   1dbf4:			; <UNDEFINED> instruction: 0xf02d4629
   1dbf8:			; <UNDEFINED> instruction: 0x4604fbf1
   1dbfc:			; <UNDEFINED> instruction: 0xf0402800
   1dc00:	ldmib	sp, {r1, r4, r5, r7, pc}^
   1dc04:			; <UNDEFINED> instruction: 0xf8df230a
   1dc08:	stmibmi	pc, {r2, r3, r4, r5, r9, pc}	; <UNPREDICTABLE>
   1dc0c:	movwcs	lr, #2509	; 0x9cd
   1dc10:	bmi	fe3aeff8 <strspn@plt+0xfe3965f0>
   1dc14:	cfstrsmi	mvf4, [lr, #484]	; 0x1e4
   1dc18:			; <UNDEFINED> instruction: 0xf8df4640
   1dc1c:	ldrbtmi	sl, [sl], #-568	; 0xfffffdc8
   1dc20:	blx	fefd9cce <strspn@plt+0xfefc12c6>
   1dc24:	ldrbtmi	r4, [sl], #1149	; 0x47d
   1dc28:	strtmi	r4, [r9], -fp, lsl #21
   1dc2c:			; <UNDEFINED> instruction: 0x4650447a
   1dc30:	blx	fedd9cde <strspn@plt+0xfedc12d6>
   1dc34:	ldmib	sp, {r0, r1, r2, r8, r9, fp, ip, pc}^
   1dc38:	strtmi	r0, [r2], -ip, lsl #2
   1dc3c:	movwls	r9, #1025	; 0x401
   1dc40:			; <UNDEFINED> instruction: 0xf0322304
   1dc44:	ldmib	sp, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   1dc48:	bmi	fe14cc88 <strspn@plt+0xfe134280>
   1dc4c:	strbmi	r4, [r0], -r9, lsr #12
   1dc50:			; <UNDEFINED> instruction: 0xbc00e9cd
   1dc54:			; <UNDEFINED> instruction: 0xf029447a
   1dc58:	bmi	fe09caec <strspn@plt+0xfe0840e4>
   1dc5c:			; <UNDEFINED> instruction: 0x46294650
   1dc60:			; <UNDEFINED> instruction: 0xf029447a
   1dc64:	blls	25cae0 <strspn@plt+0x2440d8>
   1dc68:	strtmi	r4, [r1], -r2, lsr #12
   1dc6c:	movwls	r9, #2064	; 0x810
   1dc70:	strls	r2, [r1], #-772	; 0xfffffcfc
   1dc74:	ldc2	0, cr15, [sl, #-200]!	; 0xffffff38
   1dc78:	bmi	1ec48c4 <strspn@plt+0x1eabebc>
   1dc7c:	strbmi	r4, [r0], -r9, lsr #12
   1dc80:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1dc84:			; <UNDEFINED> instruction: 0xf0293400
   1dc88:	ldmdami	r7!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   1dc8c:			; <UNDEFINED> instruction: 0xf0294478
   1dc90:	blls	49cb4c <strspn@plt+0x484144>
   1dc94:	ldrdeq	lr, [r2, -sp]
   1dc98:			; <UNDEFINED> instruction: 0xf8d93320
   1dc9c:	stmiane	r0, {r6, sp}^
   1dca0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1dca4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1dca8:			; <UNDEFINED> instruction: 0xf1473601
   1dcac:	stmib	sp, {r8, r9, sl}^
   1dcb0:	addsmi	r0, pc, #-2147483648	; 0x80000000
   1dcb4:	addsmi	fp, r6, #8, 30
   1dcb8:	blls	192518 <strspn@plt+0x179b10>
   1dcbc:	ldmne	sp, {r1, r9, fp, ip, pc}
   1dcc0:	movweq	lr, #31318	; 0x7a56
   1dcc4:	mrc	0, 0, sp, cr8, cr3, {4}
   1dcc8:			; <UNDEFINED> instruction: 0xf0290a10
   1dccc:	bls	29cb10 <strspn@plt+0x284108>
   1dcd0:	ldmpl	r3, {r1, r2, r5, r6, r8, r9, fp, lr}^
   1dcd4:	movwcs	r6, #2074	; 0x81a
   1dcd8:	svclt	0x000842bb
   1dcdc:	addle	r4, r6, #536870923	; 0x2000000b
   1dce0:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   1dce4:	blx	fe0d9d92 <strspn@plt+0xfe0c138a>
   1dce8:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
   1dcec:	blx	1fd9d9a <strspn@plt+0x1fc1392>
   1dcf0:	ldmib	r9, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   1dcf4:			; <UNDEFINED> instruction: 0xf04f2304
   1dcf8:			; <UNDEFINED> instruction: 0xf06f31ff
   1dcfc:	addmi	r0, fp, #255	; 0xff
   1dd00:	addmi	fp, r2, #8, 30
   1dd04:	mcrge	4, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   1dd08:	ldrmi	lr, [r0], -lr, lsl #13
   1dd0c:			; <UNDEFINED> instruction: 0x46194a5a
   1dd10:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   1dd14:	mcr2	0, 1, pc, cr0, cr3, {1}	; <UNPREDICTABLE>
   1dd18:	ldrmi	lr, [r0], -r8, ror #13
   1dd1c:			; <UNDEFINED> instruction: 0x46194a57
   1dd20:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   1dd24:	mrc2	0, 0, pc, cr8, cr3, {1}
   1dd28:	ldrmi	lr, [r0], -ip, asr #13
   1dd2c:			; <UNDEFINED> instruction: 0x46194a54
   1dd30:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   1dd34:	mrc2	0, 0, pc, cr0, cr3, {1}
   1dd38:			; <UNDEFINED> instruction: 0x4610e6b0
   1dd3c:			; <UNDEFINED> instruction: 0x46194a51
   1dd40:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   1dd44:	mcr2	0, 0, pc, cr8, cr3, {1}	; <UNPREDICTABLE>
   1dd48:	stmdami	pc, {r2, r4, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1dd4c:			; <UNDEFINED> instruction: 0x2320e9dd
   1dd50:			; <UNDEFINED> instruction: 0xf0294478
   1dd54:	str	pc, [r8, -r5, lsr #22]!
   1dd58:	ldmib	sp, {r2, r3, r6, fp, lr}^
   1dd5c:	ldrbtmi	r2, [r8], #-800	; 0xfffffce0
   1dd60:	blx	7d9e0e <strspn@plt+0x7c1406>
   1dd64:	stmdami	sl, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   1dd68:			; <UNDEFINED> instruction: 0xf0294478
   1dd6c:	stmdami	r9, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   1dd70:	movwcs	r4, #1578	; 0x62a
   1dd74:			; <UNDEFINED> instruction: 0xf0294478
   1dd78:	ldr	pc, [r5, r5, ror #22]!
   1dd7c:	ldc	7, cr15, [r8], {250}	; 0xfa
   1dd80:	ldrdeq	r5, [sl], -r8
   1dd84:	andeq	r0, r0, r8, asr #4
   1dd88:			; <UNDEFINED> instruction: 0x000a52bc
   1dd8c:	andeq	r6, r3, r2, asr #30
   1dd90:	andeq	r6, r3, r6, asr #30
   1dd94:	andeq	r5, r3, r4, asr #5
   1dd98:	andeq	r0, r8, r6, lsr #21
   1dd9c:	andeq	r6, r3, r6, lsl pc
   1dda0:	ldrdeq	r9, [r6], -r4
   1dda4:	andeq	r5, r3, sl, lsl #5
   1dda8:	andeq	r0, r8, r6, ror #20
   1ddac:	andeq	r6, r3, r6, ror #29
   1ddb0:	muleq	r6, r4, r0
   1ddb4:	andeq	r5, r3, sl, asr #4
   1ddb8:	andeq	r0, r8, r6, lsr #20
   1ddbc:	ldrdeq	r6, [r3], -r2
   1ddc0:	andeq	r9, r6, r0, ror r0
   1ddc4:	andeq	r5, r3, r6, lsr #4
   1ddc8:	andeq	r7, r3, lr, lsl #7
   1ddcc:	andeq	r6, r3, r2, asr #29
   1ddd0:	andeq	r9, r6, r8, asr #32
   1ddd4:	strdeq	r5, [r3], -lr
   1ddd8:	andeq	r7, r3, r6, ror #6
   1dddc:	andeq	r6, r3, r6, lsr #29
   1dde0:	andeq	r9, r6, r0, lsr #32
   1dde4:	ldrdeq	r5, [r3], -r6
   1dde8:	andeq	r7, r3, lr, lsr r3
   1ddec:	andeq	r6, r3, sl, lsl #29
   1ddf0:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   1ddf4:	andeq	r5, r3, lr, lsr #3
   1ddf8:	andeq	r7, r3, r6, lsl r3
   1ddfc:	ldrdeq	r8, [r6], -r0
   1de00:	andeq	r5, r3, r4, lsl #3
   1de04:	andeq	r6, r3, r4, ror #28
   1de08:	andeq	r0, r8, r2, ror #18
   1de0c:	andeq	r6, r3, sl, asr #28
   1de10:	andeq	r6, r3, r4, lsr lr
   1de14:	andeq	r5, r3, r4, asr #1
   1de18:	andeq	r0, r4, r6, lsr r2
   1de1c:	andeq	r0, r4, r8, lsr #4
   1de20:	strdeq	r5, [sl], -r6
   1de24:	andeq	r6, r3, r8, ror #27
   1de28:	andeq	r5, r3, r8, ror r0
   1de2c:	andeq	r6, r3, r6, ror #26
   1de30:	andeq	r0, r4, sl, ror #3
   1de34:	andeq	r6, r3, r0, ror #27
   1de38:	ldrdeq	r6, [r3], -lr
   1de3c:	andeq	r8, r6, lr, ror #29
   1de40:	andeq	r0, r8, r8, lsl #17
   1de44:	strdeq	r4, [r3], -ip
   1de48:	andeq	r6, r4, r4, lsl pc
   1de4c:	andeq	r6, r3, lr, lsr #26
   1de50:	andeq	r8, r6, r0, lsr #29
   1de54:	andeq	r5, r3, r6, asr r0
   1de58:	ldrdeq	r6, [r3], -ip
   1de5c:	ldrdeq	r6, [r3], -r4
   1de60:	andeq	r5, r3, ip, asr #18
   1de64:	andeq	lr, r3, r0, ror #7
   1de68:	strdeq	r0, [r4], -ip
   1de6c:	andeq	r0, r0, r8, lsl r3
   1de70:	andeq	r5, r3, sl, lsr #9
   1de74:	andeq	r9, r4, r2, lsl #14
   1de78:	andeq	r6, r3, lr, lsl ip
   1de7c:	andeq	r6, r3, lr, lsl #24
   1de80:	strdeq	r6, [r3], -lr
   1de84:	andeq	r6, r3, lr, ror #23
   1de88:	andeq	r6, r3, r4, lsr ip
   1de8c:	andeq	r6, r3, r6, lsr #24
   1de90:	andeq	r5, r3, r4, lsr #8
   1de94:			; <UNDEFINED> instruction: 0x0004c1b0
   1de98:			; <UNDEFINED> instruction: 0x460cb5f0
   1de9c:	addlt	r4, r5, r9, lsl sl
   1dea0:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   1dea4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1dea8:			; <UNDEFINED> instruction: 0xf0294478
   1deac:	bmi	65c898 <strspn@plt+0x643e90>
   1deb0:	ldmib	r4, {r8, r9, sp}^
   1deb4:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
   1deb8:	stmib	sp, {r3, r4, r9, ip, sp}^
   1debc:	bmi	566ac4 <strspn@plt+0x54e0bc>
   1dec0:			; <UNDEFINED> instruction: 0xf033447a
   1dec4:	ldmib	r4, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
   1dec8:	ldmdbmi	r3, {r1, r8, r9, sl, sp, lr}
   1decc:	bmi	52ff20 <strspn@plt+0x517518>
   1ded0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ded4:	strvs	lr, [r0, -sp, asr #19]
   1ded8:	tstls	r3, sl, ror r4
   1dedc:			; <UNDEFINED> instruction: 0xf0299002
   1dee0:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   1dee4:	bmi	3ef2fc <strspn@plt+0x3d68f4>
   1dee8:	ldrdeq	lr, [r2, -sp]
   1deec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1def0:			; <UNDEFINED> instruction: 0xf0294500
   1def4:	stmdami	ip, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   1def8:			; <UNDEFINED> instruction: 0xf0294478
   1defc:	andcs	pc, r1, r7, ror sl	; <UNPREDICTABLE>
   1df00:	ldcllt	0, cr11, [r0, #20]!
   1df04:	andeq	ip, r4, r0, lsl sp
   1df08:	andeq	r6, r4, r2, lsl #25
   1df0c:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   1df10:	andeq	r0, r8, lr, lsr #11
   1df14:	andeq	r6, r3, r4, ror #21
   1df18:	strdeq	r8, [r6], -r4
   1df1c:	andeq	r4, r3, sl, lsr sp
   1df20:	andeq	r6, r3, r4, ror #21
   1df24:	ldrdeq	r6, [r3], -ip
   1df28:	muleq	r3, r0, lr
   1df2c:	ldmdami	r4!, {r0, r1, r9, sl, lr}^
   1df30:	ldrbtmi	fp, [r8], #-1328	; 0xfffffad0
   1df34:	addlt	r4, r5, r3, ror sp
   1df38:	ldrmi	r4, [r9], -ip, lsl #12
   1df3c:	blx	c59fe8 <strspn@plt+0xc415e0>
   1df40:	bmi	1c6f13c <strspn@plt+0x1c56734>
   1df44:			; <UNDEFINED> instruction: 0x46284971
   1df48:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1df4c:	blx	a59ff8 <strspn@plt+0xa415f0>
   1df50:	movwcs	r4, #2671	; 0xa6f
   1df54:	ldrdeq	lr, [r0, -r4]
   1df58:	andscc	r4, r8, #2046820352	; 0x7a000000
   1df5c:	movwcs	lr, #2509	; 0x9cd
   1df60:	ldrbtmi	r4, [sl], #-2668	; 0xfffff594
   1df64:	blx	155a038 <strspn@plt+0x1541630>
   1df68:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r9, fp, lr}^
   1df6c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1df70:			; <UNDEFINED> instruction: 0xf0294479
   1df74:	ldmib	r4, {r0, r2, r4, r9, fp, ip, sp, lr, pc}^
   1df78:	mrrcne	3, 0, r2, sp, cr2
   1df7c:			; <UNDEFINED> instruction: 0xf1b2bf08
   1df80:			; <UNDEFINED> instruction: 0xf0003fff
   1df84:	stmdami	r6!, {r0, r2, r3, r7, pc}^
   1df88:			; <UNDEFINED> instruction: 0xf0294478
   1df8c:	blmi	199c7b8 <strspn@plt+0x1983db0>
   1df90:	ldrbtmi	r4, [fp], #-2661	; 0xfffff59b
   1df94:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
   1df98:	blmi	192f804 <strspn@plt+0x1916dfc>
   1df9c:	movwls	r4, #13435	; 0x347b
   1dfa0:			; <UNDEFINED> instruction: 0xf0294618
   1dfa4:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   1dfa8:			; <UNDEFINED> instruction: 0xf0190104
   1dfac:	bmi	185cb20 <strspn@plt+0x1844118>
   1dfb0:	ldrdne	lr, [r2], -sp
   1dfb4:			; <UNDEFINED> instruction: 0xf029447a
   1dfb8:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   1dfbc:	mrrcne	3, 0, r2, r8, cr6
   1dfc0:			; <UNDEFINED> instruction: 0xf1b2bf08
   1dfc4:			; <UNDEFINED> instruction: 0xf0003fff
   1dfc8:	ldmdami	sl, {r0, r1, r4, r7, pc}^
   1dfcc:			; <UNDEFINED> instruction: 0xf0294478
   1dfd0:	bmi	169c774 <strspn@plt+0x1683d6c>
   1dfd4:	ldmdami	sl, {r0, r3, r4, r6, r8, fp, lr}^
   1dfd8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1dfdc:			; <UNDEFINED> instruction: 0xf0294478
   1dfe0:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   1dfe4:	mrrcne	3, 0, r2, r9, cr8
   1dfe8:			; <UNDEFINED> instruction: 0xf1b2bf08
   1dfec:	ldrshtle	r3, [r7], #-255	; 0xffffff01
   1dff0:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   1dff4:			; <UNDEFINED> instruction: 0xf9d4f029
   1dff8:	ldmdbmi	r4, {r0, r1, r4, r6, r9, fp, lr}^
   1dffc:	ldrbtmi	r4, [sl], #-2132	; 0xfffff7ac
   1e000:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e004:			; <UNDEFINED> instruction: 0xf9ccf029
   1e008:	movwcs	lr, #43476	; 0xa9d4
   1e00c:	svclt	0x00081c5d
   1e010:	svccc	0x00fff1b2
   1e014:	stmdami	pc, {r2, r3, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
   1e018:			; <UNDEFINED> instruction: 0xf0294478
   1e01c:	bmi	13dc728 <strspn@plt+0x13c3d20>
   1e020:	stmdami	pc, {r1, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   1e024:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e028:			; <UNDEFINED> instruction: 0xf0294478
   1e02c:	ldmib	r4, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   1e030:	mrrcne	3, 0, r2, r8, cr12
   1e034:			; <UNDEFINED> instruction: 0xf1b2bf08
   1e038:	strdle	r3, [r1], #-255	; 0xffffff01
   1e03c:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   1e040:			; <UNDEFINED> instruction: 0xf9aef029
   1e044:	stmdbmi	r9, {r3, r6, r9, fp, lr}^
   1e048:	ldrbtmi	r4, [sl], #-2121	; 0xfffff7b7
   1e04c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e050:			; <UNDEFINED> instruction: 0xf9a6f029
   1e054:	movwcs	lr, #59860	; 0xe9d4
   1e058:	svclt	0x00081c59
   1e05c:	svccc	0x00fff1b2
   1e060:	stmdami	r4, {r1, r2, r5, ip, lr, pc}^
   1e064:			; <UNDEFINED> instruction: 0xf0294478
   1e068:	bmi	111c6dc <strspn@plt+0x1103cd4>
   1e06c:	stmdami	r4, {r0, r1, r6, r8, fp, lr}^
   1e070:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e074:			; <UNDEFINED> instruction: 0xf0294478
   1e078:	stmdbmi	r2, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}^
   1e07c:	movwcs	r4, #2626	; 0xa42
   1e080:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1e084:	stmib	sp, {r2, r5, r8, ip, sp}^
   1e088:	ldmib	r4, {r8, r9, ip}^
   1e08c:			; <UNDEFINED> instruction: 0xf0330110
   1e090:	ldmdami	lr!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1e094:	andlt	r4, r5, r8, ror r4
   1e098:	ldrhtmi	lr, [r0], -sp
   1e09c:	stmiblt	r6!, {r0, r3, r5, ip, sp, lr, pc}
   1e0a0:	bmi	eef8e8 <strspn@plt+0xed6ee0>
   1e0a4:	movwcs	r4, #17945	; 0x4619
   1e0a8:			; <UNDEFINED> instruction: 0xf033447a
   1e0ac:			; <UNDEFINED> instruction: 0xe76efc55
   1e0b0:	bmi	e2f8f8 <strspn@plt+0xe16ef0>
   1e0b4:	movwcs	r4, #17945	; 0x4619
   1e0b8:			; <UNDEFINED> instruction: 0xf033447a
   1e0bc:	ldrb	pc, [r4, sp, asr #24]	; <UNPREDICTABLE>
   1e0c0:	bmi	d6f908 <strspn@plt+0xd56f00>
   1e0c4:	movwcs	r4, #17945	; 0x4619
   1e0c8:			; <UNDEFINED> instruction: 0xf033447a
   1e0cc:	ldr	pc, [r9, r5, asr #24]!
   1e0d0:	bmi	caf918 <strspn@plt+0xc96f10>
   1e0d4:	movwcs	r4, #17945	; 0x4619
   1e0d8:			; <UNDEFINED> instruction: 0xf033447a
   1e0dc:			; <UNDEFINED> instruction: 0xe79efc3d
   1e0e0:	bmi	bef928 <strspn@plt+0xbd6f20>
   1e0e4:	movwcs	r4, #17945	; 0x4619
   1e0e8:			; <UNDEFINED> instruction: 0xf033447a
   1e0ec:			; <UNDEFINED> instruction: 0xe783fc35
   1e0f0:	bmi	b2f938 <strspn@plt+0xb16f30>
   1e0f4:	movwcs	r4, #17945	; 0x4619
   1e0f8:			; <UNDEFINED> instruction: 0xf033447a
   1e0fc:	strb	pc, [r8, -sp, lsr #24]!	; <UNPREDICTABLE>
   1e100:	andeq	r6, r3, r2, lsr #21
   1e104:	andeq	r4, r3, ip, lsr sp
   1e108:	muleq	r3, r4, sl
   1e10c:	ldrdeq	r6, [r4], -lr
   1e110:	andeq	r0, r8, ip, lsl #10
   1e114:	andeq	r6, r3, r6, lsl #21
   1e118:	andeq	r4, r6, sl, ror #30
   1e11c:	andeq	r8, r6, r4, asr fp
   1e120:	andeq	r6, r3, r4, ror lr
   1e124:	andeq	r8, r6, r2, lsr fp
   1e128:	andeq	r6, r3, sl, ror #20
   1e12c:	andeq	r4, r3, r0, ror #25
   1e130:	andeq	r6, r3, r4, asr sl
   1e134:	andeq	r6, r3, r0, lsr lr
   1e138:	andeq	r6, r3, r8, lsr sl
   1e13c:	andeq	r8, r6, sl, ror #21
   1e140:	andeq	r4, r3, r0, lsr #25
   1e144:	andeq	r6, r3, sl, lsl #28
   1e148:	andeq	r6, r3, sl, lsl sl
   1e14c:	andeq	r8, r6, r4, asr #21
   1e150:	andeq	r4, r3, sl, ror ip
   1e154:	andeq	r6, r3, r4, ror #27
   1e158:	strdeq	r6, [r3], -ip
   1e15c:	muleq	r6, lr, sl
   1e160:	andeq	r4, r3, r4, asr ip
   1e164:			; <UNDEFINED> instruction: 0x00036dbe
   1e168:	ldrdeq	r6, [r3], -lr
   1e16c:	andeq	r8, r6, r8, ror sl
   1e170:	andeq	r4, r3, lr, lsr #24
   1e174:	muleq	r3, r8, sp
   1e178:	andeq	ip, r4, r4, asr #22
   1e17c:	andeq	r8, r6, r2, asr sl
   1e180:	andeq	r4, r3, r8, lsl #24
   1e184:	andeq	r0, r8, r4, ror #7
   1e188:	andeq	r6, r3, lr, lsr #19
   1e18c:	strdeq	pc, [r3], -r4
   1e190:	andeq	r6, r3, r8, lsl #17
   1e194:	andeq	r6, r3, r8, ror r8
   1e198:	andeq	r6, r3, r8, ror #16
   1e19c:	andeq	r6, r3, r8, asr r8
   1e1a0:	andeq	r6, r3, r8, asr #16
   1e1a4:	andeq	r6, r3, r8, lsr r8
   1e1a8:	mvnsmi	lr, sp, lsr #18
   1e1ac:	svcmi	0x00214606
   1e1b0:	bmi	88a3c0 <strspn@plt+0x8719b8>
   1e1b4:	ldrbtmi	r2, [pc], #-1280	; 1e1bc <strspn@plt+0x57b4>
   1e1b8:	ldrbtmi	r4, [sl], #-2336	; 0xfffff6e0
   1e1bc:	ldrtmi	r4, [r8], -r0, lsr #24
   1e1c0:			; <UNDEFINED> instruction: 0xf0294479
   1e1c4:	bmi	81c580 <strspn@plt+0x803b78>
   1e1c8:			; <UNDEFINED> instruction: 0xf8df447c
   1e1cc:	ldmib	r6, {r2, r3, r4, r5, r6, pc}^
   1e1d0:	cps	#0
   1e1d4:	ldrbtmi	r0, [sl], #-816	; 0xfffffcd0
   1e1d8:	strcc	lr, [r0, #-2509]	; 0xfffff633
   1e1dc:	ldrbtmi	r4, [r8], #1579	; 0x62b
   1e1e0:			; <UNDEFINED> instruction: 0xf916f033
   1e1e4:			; <UNDEFINED> instruction: 0x46384a19
   1e1e8:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   1e1ec:			; <UNDEFINED> instruction: 0xf8d8f029
   1e1f0:	eorseq	pc, ip, #4, 2
   1e1f4:	strtmi	r9, [fp], -r1, lsl #10
   1e1f8:	ldrdeq	lr, [r2, -r6]
   1e1fc:	andls	r3, r0, #72, 8	; 0x48000000
   1e200:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   1e204:			; <UNDEFINED> instruction: 0xf904f033
   1e208:			; <UNDEFINED> instruction: 0x46414a12
   1e20c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1e210:			; <UNDEFINED> instruction: 0xf8c6f029
   1e214:	strls	r4, [r1, #-2576]	; 0xfffff5f0
   1e218:	strls	r4, [r0], #-1579	; 0xfffff9d5
   1e21c:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   1e220:			; <UNDEFINED> instruction: 0xf0330104
   1e224:	stmdami	sp, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   1e228:	andlt	r4, r2, r8, ror r4
   1e22c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1e230:	ldmlt	ip, {r0, r3, r5, ip, sp, lr, pc}^
   1e234:	andeq	r4, r3, r6, asr #21
   1e238:	andeq	r6, r3, lr, lsl #17
   1e23c:	andeq	r6, r4, r8, ror #18
   1e240:	muleq	r8, ip, r2
   1e244:	andeq	r6, r3, r2, lsl #17
   1e248:	andeq	r8, r6, r6, ror #17
   1e24c:	andeq	r6, r3, sl, lsl #17
   1e250:	andeq	r6, r3, r2, lsl #17
   1e254:	muleq	r3, r2, r8
   1e258:	muleq	r3, r4, r8
   1e25c:	andeq	pc, r3, r0, ror #22
   1e260:			; <UNDEFINED> instruction: 0x4604b5f0
   1e264:	addlt	r4, r5, r3, lsr #20
   1e268:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   1e26c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e270:			; <UNDEFINED> instruction: 0xf0294478
   1e274:	bmi	8dc4d0 <strspn@plt+0x8c3ac8>
   1e278:	ldrdeq	lr, [r0, -r4]
   1e27c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   1e280:	stmib	sp, {r2, r4, r6, r9, ip, sp}^
   1e284:	bmi	7e6e8c <strspn@plt+0x7ce484>
   1e288:			; <UNDEFINED> instruction: 0xf033447a
   1e28c:	ldmib	r4, {r0, r6, r7, fp, ip, sp, lr, pc}^
   1e290:	ldmdbmi	sp, {r1, r8, r9, sl, sp, lr}
   1e294:	bmi	7b0310 <strspn@plt+0x797908>
   1e298:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e29c:	strvs	lr, [r0, -sp, asr #19]
   1e2a0:	tstls	r3, sl, ror r4
   1e2a4:			; <UNDEFINED> instruction: 0xf0299002
   1e2a8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}^
   1e2ac:	ldmib	sp, {r2, r8, r9, sp}^
   1e2b0:	stmib	sp, {r1, r8}^
   1e2b4:	bmi	5e6ebc <strspn@plt+0x5ce4b4>
   1e2b8:			; <UNDEFINED> instruction: 0xf029447a
   1e2bc:	ldmib	r4, {r0, r4, r5, r6, fp, ip, sp, lr, pc}^
   1e2c0:	ldmib	sp, {r1, r2, r8, r9, sp}^
   1e2c4:	stmib	sp, {r1, r8}^
   1e2c8:	bmi	4e6ed0 <strspn@plt+0x4ce4c8>
   1e2cc:			; <UNDEFINED> instruction: 0xf029447a
   1e2d0:	ldmib	r4, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}^
   1e2d4:	bmi	46f6fc <strspn@plt+0x456cf4>
   1e2d8:	ldrdeq	lr, [r2, -sp]
   1e2dc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1e2e0:			; <UNDEFINED> instruction: 0xf0294500
   1e2e4:	stmdami	lr, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   1e2e8:	andlt	r4, r5, r8, ror r4
   1e2ec:	ldrhtmi	lr, [r0], #141	; 0x8d
   1e2f0:	ldmdalt	ip!, {r0, r3, r5, ip, sp, lr, pc}^
   1e2f4:	andeq	ip, r4, r8, asr #18
   1e2f8:	andeq	r6, r3, lr, asr r8
   1e2fc:	andeq	r4, r3, ip, lsl #20
   1e300:	andeq	r0, r8, r6, ror #3
   1e304:	andeq	r6, r3, ip, asr #16
   1e308:	andeq	r8, r6, ip, lsr #16
   1e30c:	andeq	r4, r3, r2, ror r9
   1e310:	andeq	r6, r3, ip, asr #16
   1e314:	andeq	r6, r3, r0, asr #16
   1e318:	andeq	r6, r3, r8, lsr r8
   1e31c:	andeq	r6, r3, r4, lsr r8
   1e320:	andeq	pc, r3, r0, lsr #21
   1e324:	mvnsmi	lr, sp, lsr #18
   1e328:	ldcmi	6, cr4, [sp], #-84	; 0xffffffac
   1e32c:	ldmdbmi	sp!, {r1, r3, r9, sl, lr}
   1e330:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
   1e334:	vst3.16	{d20-d22}, [pc :256], ip
   1e338:	cdpge	3, 0, cr6, cr2, cr0, {4}
   1e33c:	strls	r9, [r1], -r0, lsl #6
   1e340:	stmdapl	r1!, {r8, r9, sp}^
   1e344:			; <UNDEFINED> instruction: 0xf8cd6809
   1e348:			; <UNDEFINED> instruction: 0xf04f140c
   1e34c:			; <UNDEFINED> instruction: 0xf02f0100
   1e350:	strhlt	pc, [r0, #-151]!	; 0xffffff69	; <UNPREDICTABLE>
   1e354:	blmi	cf0c2c <strspn@plt+0xcd8224>
   1e358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e35c:			; <UNDEFINED> instruction: 0xf8dd681a
   1e360:	subsmi	r3, sl, ip, lsl #8
   1e364:			; <UNDEFINED> instruction: 0xf50dd15a
   1e368:	pop	{r1, r7, r8, sl, fp, sp, lr}
   1e36c:			; <UNDEFINED> instruction: 0xf8df81f0
   1e370:			; <UNDEFINED> instruction: 0x460480bc
   1e374:	bmi	bf2034 <strspn@plt+0xbd962c>
   1e378:	stmdbmi	pc!, {r3, r4, r5, r6, r7, sl, lr}	; <UNPREDICTABLE>
   1e37c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
   1e380:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1e384:			; <UNDEFINED> instruction: 0xf80cf029
   1e388:	rsbeq	pc, r0, #-1073741823	; 0xc0000001
   1e38c:	strtmi	r9, [r3], -r0, lsl #4
   1e390:	strls	r4, [r1], #-2602	; 0xfffff5d6
   1e394:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   1e398:			; <UNDEFINED> instruction: 0xf0330100
   1e39c:	ldmiblt	sp!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
   1e3a0:	tstcs	r0, r3, lsr r8
   1e3a4:	andeq	pc, r1, r3
   1e3a8:	andeq	lr, r1, #80, 20	; 0x50000
   1e3ac:			; <UNDEFINED> instruction: 0xf003d12f
   1e3b0:	tstcs	r0, r4
   1e3b4:	andeq	lr, r1, #80, 20	; 0x50000
   1e3b8:			; <UNDEFINED> instruction: 0xf003d122
   1e3bc:	tstcs	r0, r2
   1e3c0:	movweq	lr, #6736	; 0x1a50
   1e3c4:	ldmdami	lr, {r1, r2, r4, r8, ip, lr, pc}
   1e3c8:			; <UNDEFINED> instruction: 0xf0294478
   1e3cc:	strb	pc, [r1, pc, lsl #16]	; <UNPREDICTABLE>
   1e3d0:			; <UNDEFINED> instruction: 0x46404a1c
   1e3d4:			; <UNDEFINED> instruction: 0x376c491c
   1e3d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e3dc:			; <UNDEFINED> instruction: 0xffe0f028
   1e3e0:	strls	r4, [r1], #-2586	; 0xfffff5e6
   1e3e4:	strls	r4, [r0, -r3, lsr #12]
   1e3e8:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   1e3ec:			; <UNDEFINED> instruction: 0xf0330102
   1e3f0:	ldrb	pc, [r5, pc, lsl #16]	; <UNPREDICTABLE>
   1e3f4:	stmdbge	sl, {r1, r2, r4, fp, lr}^
   1e3f8:			; <UNDEFINED> instruction: 0xf7ff4478
   1e3fc:			; <UNDEFINED> instruction: 0xe7e2fd97
   1e400:	stmdbge	r8!, {r2, r4, fp, lr}
   1e404:			; <UNDEFINED> instruction: 0xf7ff4478
   1e408:	ldmdavs	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1e40c:	ldmdami	r2, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1e410:	ldrbtmi	sl, [r8], #-2310	; 0xfffff6fa
   1e414:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   1e418:			; <UNDEFINED> instruction: 0xe7c86833
   1e41c:	stmia	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e420:	andeq	r4, sl, ip, lsr #18
   1e424:	andeq	r0, r0, r8, asr #4
   1e428:	andeq	r4, sl, r8, lsl #18
   1e42c:	andeq	r4, r3, r4, lsl #18
   1e430:	andeq	r0, r8, r8, ror #1
   1e434:	andeq	ip, r4, r6, lsr r8
   1e438:	andeq	r6, r4, r6, lsr #15
   1e43c:	andeq	r6, r3, r8, lsl #15
   1e440:	andeq	pc, r3, r0, asr #19
   1e444:	andeq	r6, r3, ip, ror #17
   1e448:	andeq	r8, r6, sl, ror #13
   1e44c:	andeq	r6, r3, r8, asr #14
   1e450:	andeq	r6, r3, r8, asr r7
   1e454:	andeq	r6, r3, r4, asr #14
   1e458:	andeq	r4, r3, sl, ror #15
   1e45c:	svcmi	0x00f0e92d
   1e460:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   1e464:	strmi	r8, [pc], -r4, lsl #22
   1e468:	ldceq	8, cr15, [r4, #892]	; 0x37c
   1e46c:	msrmi	CPSR_fsc, #-1879048188	; 0x90000004
   1e470:	ldcne	8, cr15, [r0, #892]	; 0x37c
   1e474:	movteq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1e478:			; <UNDEFINED> instruction: 0xf8df4478
   1e47c:			; <UNDEFINED> instruction: 0xf5ad6d8c
   1e480:	ldrmi	r5, [r0], lr, lsl #27
   1e484:	stmdapl	r1, {r0, r1, r7, ip, sp, pc}^
   1e488:	addpl	pc, lr, #54525952	; 0x3400000
   1e48c:			; <UNDEFINED> instruction: 0xf102429f
   1e490:	ldrbtmi	r0, [lr], #-516	; 0xfffffdfc
   1e494:	andsvs	r6, r1, r9, lsl #16
   1e498:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1e49c:	bicshi	pc, fp, r1
   1e4a0:	vmul.i8	<illegal reg q14.5>, <illegal reg q4.5>, <illegal reg q6.5>
   1e4a4:	vrsra.s8	d20, d1, #4
   1e4a8:	addsmi	r0, pc, #112, 6	; 0xc0000001
   1e4ac:	eorshi	pc, r7, r1
   1e4b0:	bicshi	pc, fp, r0, asr #4
   1e4b4:	teqmi	r5, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e4b8:	msrcs	CPSR_f, #204, 12	; 0xcc00000
   1e4bc:			; <UNDEFINED> instruction: 0xf000429f
   1e4c0:	vqrshl.s8	q12, <illegal reg q9.5>, q8
   1e4c4:	vrhadd.s8	q12, <illegal reg q4.5>, <illegal reg q12.5>
   1e4c8:	vrsra.s8	d20, d2, #3
   1e4cc:	addsmi	r0, pc, #0, 6
   1e4d0:	ldrhi	pc, [r9]
   1e4d4:	tstmi	lr, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e4d8:	movweq	pc, #717	; 0x2cd	; <UNPREDICTABLE>
   1e4dc:			; <UNDEFINED> instruction: 0xf040429f
   1e4e0:	stmdavs	fp!, {r0, r4, r5, r6, r8, r9, pc}
   1e4e4:			; <UNDEFINED> instruction: 0xf140075f
   1e4e8:	stmiavs	fp!, {r0, r3, r4, r8, sl, pc}^
   1e4ec:	cmnle	sp, r0, lsl #22
   1e4f0:	ldceq	8, cr15, [r8, #-892]	; 0xfffffc84
   1e4f4:			; <UNDEFINED> instruction: 0xf0284478
   1e4f8:	svcge	0x0032ff79
   1e4fc:	orrpl	pc, r0, pc, asr #8
   1e500:	streq	pc, [r8], -r7, lsr #3
   1e504:	movwcs	r4, #1602	; 0x642
   1e508:	strls	r4, [r1], -r8, lsr #12
   1e50c:			; <UNDEFINED> instruction: 0xf02f9100
   1e510:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}
   1e514:	stmdavs	ip!, {r1, r3, r4, r6, r8, ip, lr, pc}
   1e518:	streq	pc, [r4], #-20	; 0xffffffec
   1e51c:			; <UNDEFINED> instruction: 0x83bbf041
   1e520:	stclcs	8, cr15, [ip], #892	; 0x37c
   1e524:	stclne	8, cr15, [ip], #892	; 0x37c
   1e528:	stcleq	8, cr15, [ip], #892	; 0x37c
   1e52c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e530:			; <UNDEFINED> instruction: 0xf0284478
   1e534:	ldmib	r6, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1e538:			; <UNDEFINED> instruction: 0xf0190100
   1e53c:			; <UNDEFINED> instruction: 0xf107f813
   1e540:			; <UNDEFINED> instruction: 0x463b0110
   1e544:	blcs	9c598 <strspn@plt+0x83b90>
   1e548:			; <UNDEFINED> instruction: 0xf0412a00
   1e54c:	addmi	r8, fp, #29360128	; 0x1c00000
   1e550:			; <UNDEFINED> instruction: 0xf8dfd1f8
   1e554:	ldrbtmi	r0, [r8], #-3272	; 0xfffff338
   1e558:			; <UNDEFINED> instruction: 0xff48f028
   1e55c:	vqadd.s8	d30, d9, d23
   1e560:	vsubw.s8	q10, q2, d28
   1e564:	addsmi	r0, pc, #64, 6
   1e568:	ldrhi	pc, [r0, r0]!
   1e56c:	sbcshi	pc, r1, r0, asr #4
   1e570:	tstmi	r8, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e574:	movweq	pc, #709	; 0x2c5	; <UNPREDICTABLE>
   1e578:	vqsub.s8	d4, d16, d15
   1e57c:	vst4.32	{d24-d27}, [pc], fp
   1e580:	vorr.i32	d20, #21504	; 0x00005400
   1e584:	addsmi	r0, pc, #0, 6
   1e588:	vadd.i8	<illegal reg q14.5>, <illegal reg q4.5>, <illegal reg q3.5>
   1e58c:	vsubw.s8	q10, q2, d22
   1e590:	addsmi	r0, pc, #72, 6	; 0x20000001
   1e594:	rschi	pc, sp, r1
   1e598:	teqmi	r2, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e59c:	movwne	pc, #708	; 0x2c4	; <UNPREDICTABLE>
   1e5a0:	teqle	r8, pc	; <illegal shifter operand>
   1e5a4:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
   1e5a8:	strpl	pc, [r6], #1293	; 0x50d
   1e5ac:	vst3.8	{d19-d21}, [pc], r4
   1e5b0:	ldrbtmi	r7, [r8], #-1664	; 0xfffff980
   1e5b4:			; <UNDEFINED> instruction: 0xff1af028
   1e5b8:	strtmi	r4, [r8], -r2, asr #12
   1e5bc:	strls	r2, [r1], #-768	; 0xfffffd00
   1e5c0:			; <UNDEFINED> instruction: 0xf02f9600
   1e5c4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   1e5c8:	ldrhi	pc, [r6], #0
   1e5cc:			; <UNDEFINED> instruction: 0xf8df2480
   1e5d0:			; <UNDEFINED> instruction: 0xf50d1c54
   1e5d4:			; <UNDEFINED> instruction: 0xf8df538e
   1e5d8:	movwcc	r2, #19500	; 0x4c2c
   1e5dc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1e5e0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1e5e4:			; <UNDEFINED> instruction: 0xf0424051
   1e5e8:	strtmi	r8, [r0], -r9, asr #32
   1e5ec:	cfstr32pl	mvfx15, [lr, #52]	; 0x34
   1e5f0:	ldc	0, cr11, [sp], #12
   1e5f4:	pop	{r2, r8, r9, fp, pc}
   1e5f8:	stmdale	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e5fc:	msrmi	CPSR_fsx, #-1879048188	; 0x90000004
   1e600:	smlalle	r4, r3, pc, r2	; <UNPREDICTABLE>
   1e604:	mvnhi	pc, #64, 4
   1e608:	movwmi	pc, #37449	; 0x9249	; <UNPREDICTABLE>
   1e60c:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   1e610:			; <UNDEFINED> instruction: 0xf000429f
   1e614:	strbcs	r8, [r0], #-637	; 0xfffffd83
   1e618:			; <UNDEFINED> instruction: 0xf646e7d9
   1e61c:			; <UNDEFINED> instruction: 0xf6ca33ff
   1e620:	ldrtmi	r7, [fp], #-1023	; 0xfffffc01
   1e624:	ldmle	r6!, {r0, r1, r2, r4, r8, r9, fp, sp}^
   1e628:			; <UNDEFINED> instruction: 0xf852a202
   1e62c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1e630:	svclt	0x00004710
   1e634:	strdeq	r0, [r0], -r9
   1e638:			; <UNDEFINED> instruction: 0xffffff99
   1e63c:	strdeq	r0, [r0], -r9
   1e640:	strdeq	r0, [r0], -r9
   1e644:	strdeq	r0, [r0], -r9
   1e648:			; <UNDEFINED> instruction: 0xffffffe3
   1e64c:			; <UNDEFINED> instruction: 0xffffffe3
   1e650:			; <UNDEFINED> instruction: 0xffffffe3
   1e654:			; <UNDEFINED> instruction: 0xffffffe3
   1e658:	strdeq	r0, [r0], -r9
   1e65c:	strdeq	r0, [r0], -r9
   1e660:			; <UNDEFINED> instruction: 0xffffff99
   1e664:			; <UNDEFINED> instruction: 0xffffffe3
   1e668:	strdeq	r0, [r0], -r9
   1e66c:	strdeq	r0, [r0], -r9
   1e670:			; <UNDEFINED> instruction: 0xffffffe3
   1e674:			; <UNDEFINED> instruction: 0xffffffe3
   1e678:			; <UNDEFINED> instruction: 0xffffffe3
   1e67c:			; <UNDEFINED> instruction: 0xffffffe3
   1e680:			; <UNDEFINED> instruction: 0xffffffe3
   1e684:			; <UNDEFINED> instruction: 0xffffffe3
   1e688:			; <UNDEFINED> instruction: 0xffffffe3
   1e68c:	ldrdeq	r0, [r0], -fp
   1e690:	ldrdeq	r0, [r0], -fp
   1e694:	teqmi	r9, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e698:	tsteq	r8, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
   1e69c:			; <UNDEFINED> instruction: 0xf001429f
   1e6a0:	vand	d24, d0, d14
   1e6a4:	vhsub.s8	q12, <illegal reg q12.5>, <illegal reg q2.5>
   1e6a8:	vsubw.s8	q10, q4, d27
   1e6ac:	addsmi	r0, pc, #48, 6	; 0xc0000000
   1e6b0:	stmdavs	ip!, {r0, r4, r5, r7, r8, ip, lr, pc}
   1e6b4:	streq	pc, [r4], #-20	; 0xffffffec
   1e6b8:			; <UNDEFINED> instruction: 0xf8dfd089
   1e6bc:			; <UNDEFINED> instruction: 0xac120b6c
   1e6c0:			; <UNDEFINED> instruction: 0xf0284478
   1e6c4:	teqcs	r0, #2352	; 0x930	; <UNPREDICTABLE>
   1e6c8:	tsteq	r0, r4, lsr #3	; <UNPREDICTABLE>
   1e6cc:	stmib	sp, {r1, r6, r9, sl, lr}^
   1e6d0:	strtmi	r3, [r8], -r0, lsl #2
   1e6d4:			; <UNDEFINED> instruction: 0xf02e2300
   1e6d8:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e6dc:	svcge	0x0076f47f
   1e6e0:	smlsdvs	r4, r4, r9, lr
   1e6e4:	blcs	115ca68 <strspn@plt+0x1144060>
   1e6e8:	blne	115ca6c <strspn@plt+0x1144064>
   1e6ec:	bleq	115ca70 <strspn@plt+0x1144068>
   1e6f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e6f4:	strvs	lr, [r0, -sp, asr #19]
   1e6f8:			; <UNDEFINED> instruction: 0xf0284478
   1e6fc:			; <UNDEFINED> instruction: 0xf1a4fe51
   1e700:			; <UNDEFINED> instruction: 0xf7ff0008
   1e704:			; <UNDEFINED> instruction: 0xf8dffdad
   1e708:	ldrbtmi	r0, [r8], #-2864	; 0xfffff4d0
   1e70c:	cdp2	0, 6, cr15, cr14, cr8, {1}
   1e710:	vaba.s8	q15, <illegal reg q4.5>, q6
   1e714:	vsubw.s8	q10, q2, d26
   1e718:	addsmi	r0, pc, #16, 6	; 0x40000000
   1e71c:	ldrbhi	pc, [r4, r0]!	; <UNPREDICTABLE>
   1e720:	movwhi	pc, #16960	; 0x4240	; <UNPREDICTABLE>
   1e724:	tstmi	r0, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1e728:	teqeq	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   1e72c:			; <UNDEFINED> instruction: 0xf000429f
   1e730:	vqshl.s8	q12, <illegal reg q14.5>, q8
   1e734:	vqsub.s8	d24, d25, d18
   1e738:	vbic.i32	d20, #18688	; 0x00004900
   1e73c:	addsmi	r0, pc, #48, 6	; 0xc0000000
   1e740:	svcge	0x0069f47f
   1e744:	beq	ffd5cac8 <strspn@plt+0xffd440c0>
   1e748:			; <UNDEFINED> instruction: 0xf1a7af32
   1e74c:	ldrbtmi	r0, [r8], #-1544	; 0xfffff9f8
   1e750:	cdp2	0, 4, cr15, cr12, cr8, {1}
   1e754:			; <UNDEFINED> instruction: 0x46422330
   1e758:	strtmi	r9, [r8], -r0, lsl #6
   1e75c:	strls	r2, [r1], -r0, lsl #6
   1e760:			; <UNDEFINED> instruction: 0xffaef02e
   1e764:			; <UNDEFINED> instruction: 0xf47f2800
   1e768:			; <UNDEFINED> instruction: 0xf8dfaf31
   1e76c:	ldrbtmi	r0, [r8], #-2772	; 0xfffff52c
   1e770:	cdp2	0, 3, cr15, cr12, cr8, {1}
   1e774:			; <UNDEFINED> instruction: 0xf7ff4630
   1e778:			; <UNDEFINED> instruction: 0xf8dffd17
   1e77c:	ldrbtmi	r0, [r8], #-2760	; 0xfffff538
   1e780:	cdp2	0, 3, cr15, cr4, cr8, {1}
   1e784:	andseq	pc, r0, r7, lsl #2
   1e788:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   1e78c:	beq	fee5cb10 <strspn@plt+0xfee44108>
   1e790:			; <UNDEFINED> instruction: 0xf0284478
   1e794:	ldr	pc, [r9, -fp, lsr #28]
   1e798:	msrmi	CPSR_, #-1879048188	; 0x90000004
   1e79c:	movwmi	pc, #716	; 0x2cc	; <UNPREDICTABLE>
   1e7a0:			; <UNDEFINED> instruction: 0xf001429f
   1e7a4:	vqadd.s8	d24, d16, d23
   1e7a8:	vhadd.s8	q12, <illegal reg q12.5>, <illegal reg q12.5>
   1e7ac:	vrsra.s8	d20, d20, #4
   1e7b0:	addsmi	r4, pc, #8, 6	; 0x20000000
   1e7b4:	svcge	0x002ff47f
   1e7b8:	ldrbeq	r6, [ip, -fp, lsr #16]
   1e7bc:			; <UNDEFINED> instruction: 0x83b5f140
   1e7c0:	blcs	38b74 <strspn@plt+0x2016c>
   1e7c4:	svcge	0x0002f47f
   1e7c8:	beq	fe05cb4c <strspn@plt+0xfe044144>
   1e7cc:			; <UNDEFINED> instruction: 0xf0284478
   1e7d0:	svcge	0x0032fe0d
   1e7d4:	orrvs	pc, r1, pc, asr #8
   1e7d8:	streq	pc, [r8], -r7, lsr #3
   1e7dc:	movwcs	r4, #1602	; 0x642
   1e7e0:	strls	r4, [r1], -r8, lsr #12
   1e7e4:			; <UNDEFINED> instruction: 0xf02e9100
   1e7e8:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1e7ec:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1e7f0:	beq	175cb74 <strspn@plt+0x174416c>
   1e7f4:			; <UNDEFINED> instruction: 0xf0284478
   1e7f8:	stmdavs	fp!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e7fc:			; <UNDEFINED> instruction: 0xf1410758
   1e800:	ldmib	r6, {r0, r5, r6, r8, r9, pc}^
   1e804:			; <UNDEFINED> instruction: 0xf8df8902
   1e808:			; <UNDEFINED> instruction: 0xf8df2a4c
   1e80c:			; <UNDEFINED> instruction: 0xf8df1a4c
   1e810:	ldrbtmi	r0, [sl], #-2636	; 0xfffff5b4
   1e814:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1e818:	ldrbtmi	r8, [r8], #-2304	; 0xfffff700
   1e81c:	bls	105cba0 <strspn@plt+0x1044198>
   1e820:	ldc2	0, cr15, [lr, #160]!	; 0xa0
   1e824:	bcs	f5cba8 <strspn@plt+0xf441a0>
   1e828:	bne	f5cbac <strspn@plt+0xf441a4>
   1e82c:			; <UNDEFINED> instruction: 0xf8df44f9
   1e830:	ldrbtmi	r0, [sl], #-2620	; 0xfffff5c4
   1e834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e838:	ldc2	0, cr15, [r2, #160]!	; 0xa0
   1e83c:	sbcseq	pc, r8, #1073741826	; 0x40000002
   1e840:	stmib	sp, {r8, r9, sp}^
   1e844:			; <UNDEFINED> instruction: 0xf8df2300
   1e848:	ldmib	r6, {r3, r5, r9, fp, sp}^
   1e84c:	ldrbtmi	r0, [sl], #-260	; 0xfffffefc
   1e850:	ldc2l	0, cr15, [lr, #200]	; 0xc8
   1e854:			; <UNDEFINED> instruction: 0xf014682c
   1e858:			; <UNDEFINED> instruction: 0xf0410404
   1e85c:			; <UNDEFINED> instruction: 0xf8df82a9
   1e860:	ldrbtmi	r0, [r8], #-2580	; 0xfffff5ec
   1e864:	stc2l	0, cr15, [r2, #160]	; 0xa0
   1e868:	vmin.s8	d30, d25, d17
   1e86c:	vrsra.s8	d20, d4, #4
   1e870:	addsmi	r0, pc, #16, 6	; 0x40000000
   1e874:	strhi	pc, [r5], r0
   1e878:	tsthi	pc, r0, asr #4	; <UNPREDICTABLE>
   1e87c:	msrmi	CPSR_xc, #-1879048188	; 0x90000004
   1e880:	teqeq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   1e884:			; <UNDEFINED> instruction: 0xf000429f
   1e888:	vmax.s8	q12, q8, <illegal reg q14.5>
   1e88c:	vqadd.s8	q12, <illegal reg q12.5>, q7
   1e890:	vsubw.s8	q10, q6, d20
   1e894:	addsmi	r0, pc, #56, 6	; 0xe0000000
   1e898:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
   1e89c:	ldrbeq	r6, [fp, -fp, lsr #16]
   1e8a0:	teqhi	r6, #64, 2	; <UNPREDICTABLE>
   1e8a4:	blcs	38c58 <strspn@plt+0x20250>
   1e8a8:	mrcge	4, 4, APSR_nzcv, cr0, cr15, {3}
   1e8ac:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e8b0:			; <UNDEFINED> instruction: 0xf0284478
   1e8b4:	svcge	0x0032fd9b
   1e8b8:	teqcs	r8, r2, asr #12
   1e8bc:	streq	pc, [r8], -r7, lsr #3
   1e8c0:	strtmi	r2, [r8], -r0, lsl #6
   1e8c4:	tstls	r0, r1, lsl #12
   1e8c8:	cdp2	0, 15, cr15, cr10, cr14, {1}
   1e8cc:	stmdacs	r0, {r7, r9, sl, lr}
   1e8d0:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
   1e8d4:			; <UNDEFINED> instruction: 0xf014682c
   1e8d8:			; <UNDEFINED> instruction: 0xf0410404
   1e8dc:	ldmib	r6, {r0, r1, r2, r3, r4, r9, pc}^
   1e8e0:			; <UNDEFINED> instruction: 0xf8df8900
   1e8e4:			; <UNDEFINED> instruction: 0xf8df0998
   1e8e8:			; <UNDEFINED> instruction: 0xf8df2998
   1e8ec:	ldrbtmi	r1, [r8], #-2456	; 0xfffff668
   1e8f0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1e8f4:	ldrbtmi	r8, [r9], #-2304	; 0xfffff700
   1e8f8:			; <UNDEFINED> instruction: 0xf0289009
   1e8fc:	ldmib	r6, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   1e900:			; <UNDEFINED> instruction: 0xf8df8902
   1e904:			; <UNDEFINED> instruction: 0xf8df2984
   1e908:	stmdals	r9, {r2, r7, r8, fp, ip}
   1e90c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e910:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1e914:	stc2l	0, cr15, [r4, #-160]	; 0xffffff60
   1e918:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
   1e91c:			; <UNDEFINED> instruction: 0xf813a93a
   1e920:	bcs	2952c <strspn@plt+0x10b24>
   1e924:	msrhi	CPSR_fx, #65	; 0x41
   1e928:	mvnsle	r4, fp, lsl #5
   1e92c:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e930:			; <UNDEFINED> instruction: 0xf0284478
   1e934:			; <UNDEFINED> instruction: 0xf8dffd35
   1e938:			; <UNDEFINED> instruction: 0xf8df195c
   1e93c:	movwcs	r2, #2396	; 0x95c
   1e940:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1e944:	stmib	sp, {r4, r5, r6, r7, r8, ip, sp}^
   1e948:	ldmib	r6, {r8, r9, ip}^
   1e94c:			; <UNDEFINED> instruction: 0xf032010a
   1e950:			; <UNDEFINED> instruction: 0xf8dffd5f
   1e954:			; <UNDEFINED> instruction: 0xf8df2948
   1e958:			; <UNDEFINED> instruction: 0xf8df1948
   1e95c:	ldrbtmi	r0, [sl], #-2376	; 0xfffff6b8
   1e960:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e964:	ldc2	0, cr15, [ip, #-160]	; 0xffffff60
   1e968:	ldrdeq	lr, [ip, -r6]
   1e96c:			; <UNDEFINED> instruction: 0xff14f02d
   1e970:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1e974:			; <UNDEFINED> instruction: 0xf0284478
   1e978:			; <UNDEFINED> instruction: 0xe628fd39
   1e97c:	mvncc	pc, #73400320	; 0x4600000
   1e980:	mvnscc	pc, #204472320	; 0xc300000
   1e984:			; <UNDEFINED> instruction: 0xf033443b
   1e988:			; <UNDEFINED> instruction: 0xf0000302
   1e98c:	vmax.s8	d24, d9, d30
   1e990:	vsubw.s8	q10, q6, d21
   1e994:	addsmi	r0, pc, #200, 6	; 0x20000003
   1e998:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {3}
   1e99c:	ldrbeq	r6, [pc, -fp, lsr #16]
   1e9a0:	adcshi	pc, r0, #64, 2
   1e9a4:	blcs	38d58 <strspn@plt+0x20350>
   1e9a8:	mrcge	4, 0, APSR_nzcv, cr0, cr15, {3}
   1e9ac:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e9b0:			; <UNDEFINED> instruction: 0xf0284478
   1e9b4:	biccs	pc, r8, #1728	; 0x6c0
   1e9b8:			; <UNDEFINED> instruction: 0x4642ae30
   1e9bc:	strcc	lr, [r0], -sp, asr #19
   1e9c0:	movwcs	r4, #1576	; 0x628
   1e9c4:	cdp2	0, 7, cr15, cr12, cr14, {1}
   1e9c8:			; <UNDEFINED> instruction: 0xf47f2800
   1e9cc:	stmdavs	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, pc}
   1e9d0:	streq	pc, [r4], #-20	; 0xffffffec
   1e9d4:	cmphi	r0, r1, asr #32	; <UNPREDICTABLE>
   1e9d8:	ldmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e9dc:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e9e0:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e9e4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1e9e8:	ldmpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1e9ec:			; <UNDEFINED> instruction: 0xf0284478
   1e9f0:			; <UNDEFINED> instruction: 0x4630fcd7
   1e9f4:			; <UNDEFINED> instruction: 0xff3cf02d
   1e9f8:	stmdbhi	r4, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1e9fc:			; <UNDEFINED> instruction: 0xf8df447d
   1ea00:			; <UNDEFINED> instruction: 0xf8df18c0
   1ea04:	ldrbtmi	r2, [r9], #-2240	; 0xfffff740
   1ea08:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1ea0c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1ea10:			; <UNDEFINED> instruction: 0xf0289109
   1ea14:	bvs	fee1dd30 <strspn@plt+0xfee05328>
   1ea18:	stmiaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ea1c:	movwcs	lr, #35286	; 0x89d6
   1ea20:	smlsdxls	r0, r8, r4, r4
   1ea24:			; <UNDEFINED> instruction: 0xff90f7fe
   1ea28:			; <UNDEFINED> instruction: 0x6710e9d6
   1ea2c:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ea30:	stmdbls	r9, {r3, r5, r9, sl, lr}
   1ea34:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1ea38:			; <UNDEFINED> instruction: 0xf0286700
   1ea3c:			; <UNDEFINED> instruction: 0xf8dffcb1
   1ea40:	ldrbtmi	r0, [r8], #-2192	; 0xfffff770
   1ea44:	ldc2l	0, cr15, [r2], {40}	; 0x28
   1ea48:	vrshl.s8	q15, <illegal reg q0.5>, <illegal reg q12.5>
   1ea4c:	vsubw.s8	q10, q6, d24
   1ea50:	addsmi	r0, pc, #16, 6	; 0x40000000
   1ea54:			; <UNDEFINED> instruction: 0xf8dfd155
   1ea58:	ldcge	8, cr0, [r2], {124}	; 0x7c
   1ea5c:			; <UNDEFINED> instruction: 0xf0284478
   1ea60:	tstcs	r0, #50432	; 0xc500	; <UNPREDICTABLE>
   1ea64:	tsteq	r0, r4, lsr #3	; <UNPREDICTABLE>
   1ea68:	stmib	sp, {r1, r6, r9, sl, lr}^
   1ea6c:	strtmi	r3, [r8], -r0, lsl #2
   1ea70:			; <UNDEFINED> instruction: 0xf02e2300
   1ea74:	stmdacs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   1ea78:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
   1ea7c:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ea80:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ea84:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ea88:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ea8c:			; <UNDEFINED> instruction: 0xf0284478
   1ea90:			; <UNDEFINED> instruction: 0xf8dffc87
   1ea94:			; <UNDEFINED> instruction: 0xf8df1850
   1ea98:	movwcs	r2, #2128	; 0x850
   1ea9c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1eaa0:	stmib	sp, {r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   1eaa4:	ldmdb	r4, {r8, r9, ip}^
   1eaa8:			; <UNDEFINED> instruction: 0xf0310104
   1eaac:			; <UNDEFINED> instruction: 0xf8dffe1f
   1eab0:	ldrbtmi	r0, [r8], #-2108	; 0xfffff7c4
   1eab4:	ldc2	0, cr15, [sl], {40}	; 0x28
   1eab8:	vrshl.s8	d30, d8, d25
   1eabc:	vrsra.s8	d20, d15, #8
   1eac0:	addsmi	r4, pc, #0, 6
   1eac4:	subshi	pc, r1, #0
   1eac8:	msrmi	CPSR_, #-1879048188	; 0x90000004
   1eacc:	movwmi	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1ead0:	cmnle	r3, #-268435447	; 0xf0000009
   1ead4:	msrmi	CPSR_x, #-1879048188	; 0x90000004
   1ead8:	movwmi	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   1eadc:			; <UNDEFINED> instruction: 0xd11e429f
   1eae0:			; <UNDEFINED> instruction: 0xf014682c
   1eae4:			; <UNDEFINED> instruction: 0xf43f0404
   1eae8:			; <UNDEFINED> instruction: 0xf8dfad72
   1eaec:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
   1eaf0:	ldc2l	0, cr15, [ip], #-160	; 0xffffff60
   1eaf4:	strtmi	r4, [r8], -r1, asr #12
   1eaf8:	strcs	r2, [r0], #513	; 0x201
   1eafc:	ldc2	7, cr15, [r2], {255}	; 0xff
   1eb00:	vrshl.s8	q15, <illegal reg q10.5>, <illegal reg q4.5>
   1eb04:	vrsra.s8	d20, d22, #4
   1eb08:	addsmi	r0, pc, #24, 6	; 0x60000000
   1eb0c:	cfstrsge	mvf15, [r3, #508]	; 0x1fc
   1eb10:	ldrtmi	r4, [r9], -r2, asr #12
   1eb14:			; <UNDEFINED> instruction: 0xf0064628
   1eb18:			; <UNDEFINED> instruction: 0x4604ff11
   1eb1c:	vqrshl.s8	q15, <illegal reg q3.5>, <illegal reg q4.5>
   1eb20:	vsubw.s8	q10, <illegal reg q4.5>, d23
   1eb24:	addsmi	r0, pc, #0, 6
   1eb28:	cfldrdge	mvd15, [r5, #-508]!	; 0xfffffe04
   1eb2c:			; <UNDEFINED> instruction: 0x67c4f8df
   1eb30:	ldrbtmi	sl, [lr], #-3122	; 0xfffff3ce
   1eb34:			; <UNDEFINED> instruction: 0xf0284630
   1eb38:			; <UNDEFINED> instruction: 0xf1a4fc59
   1eb3c:	vst2.8	{d16-d19}, [pc], r8
   1eb40:	movwls	r5, #4480	; 0x1180
   1eb44:	movwcs	r4, #1602	; 0x642
   1eb48:	tstls	r0, r8, lsr #12
   1eb4c:	ldc2	0, cr15, [r8, #184]!	; 0xb8
   1eb50:			; <UNDEFINED> instruction: 0xf47f2800
   1eb54:			; <UNDEFINED> instruction: 0xf8dfad3b
   1eb58:			; <UNDEFINED> instruction: 0xf8df77a0
   1eb5c:	ldrbtmi	r2, [pc], #-1952	; 1eb64 <strspn@plt+0x615c>
   1eb60:			; <UNDEFINED> instruction: 0x179cf8df
   1eb64:			; <UNDEFINED> instruction: 0x4638447a
   1eb68:			; <UNDEFINED> instruction: 0xf0284479
   1eb6c:			; <UNDEFINED> instruction: 0xf854fc19
   1eb70:	strtmi	r1, [r8], -r8, lsl #24
   1eb74:	blx	adac34 <strspn@plt+0xac222c>
   1eb78:			; <UNDEFINED> instruction: 0x2788f8df
   1eb7c:			; <UNDEFINED> instruction: 0x46314638
   1eb80:			; <UNDEFINED> instruction: 0xf028447a
   1eb84:	strtmi	pc, [r0], -sp, lsl #24
   1eb88:	mvnsvc	pc, r0, asr #12
   1eb8c:	blx	1dac4e <strspn@plt+0x1c2246>
   1eb90:			; <UNDEFINED> instruction: 0x0774f8df
   1eb94:			; <UNDEFINED> instruction: 0xf0284478
   1eb98:	ldr	pc, [r7, #-3113]	; 0xfffff3d7
   1eb9c:	teqmi	r9, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1eba0:	movteq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   1eba4:			; <UNDEFINED> instruction: 0xf000429f
   1eba8:	vshl.s8	q12, <illegal reg q6.5>, <illegal reg q4.5>
   1ebac:	vrsra.s8	d20, d17, #8
   1ebb0:	addsmi	r1, pc, #0, 6
   1ebb4:	cfstrsge	mvf15, [pc, #-508]!	; 1e9c0 <strspn@plt+0x5fb8>
   1ebb8:			; <UNDEFINED> instruction: 0xf014682c
   1ebbc:			; <UNDEFINED> instruction: 0xf47f0404
   1ebc0:	str	sl, [r4, #-3313]	; 0xfffff30f
   1ebc4:	tstmi	r1, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1ebc8:	movweq	pc, #717	; 0x2cd	; <UNPREDICTABLE>
   1ebcc:			; <UNDEFINED> instruction: 0xf47f429f
   1ebd0:	stmdavs	fp!, {r1, r5, r8, sl, fp, sp, pc}
   1ebd4:			; <UNDEFINED> instruction: 0xf140075c
   1ebd8:	stmiavs	fp!, {r1, r2, r3, r5, r7, r8, pc}^
   1ebdc:			; <UNDEFINED> instruction: 0xf47f2b00
   1ebe0:			; <UNDEFINED> instruction: 0xf8dfacf5
   1ebe4:	ldrbtmi	r0, [r8], #-1832	; 0xfffff8d8
   1ebe8:	stc2	0, cr15, [r0], {40}	; 0x28
   1ebec:	ldcge	6, cr2, [r0], #-0
   1ebf0:	orrpl	pc, r0, pc, asr #8
   1ebf4:	ldrtmi	r4, [r3], -r2, asr #12
   1ebf8:	strls	r4, [r1], #-1576	; 0xfffff9d8
   1ebfc:			; <UNDEFINED> instruction: 0xf02e9100
   1ec00:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1ec04:	cfstrdge	mvd15, [r2], #508	; 0x1fc
   1ec08:	rsbeq	pc, r8, #24, 2
   1ec0c:	bl	11b0498 <strspn@plt+0x1197a90>
   1ec10:	strcs	r0, [r0, -r6, lsl #6]
   1ec14:	ldrvc	pc, [r8], r0, asr #12
   1ec18:	strtmi	r9, [r8], -r2
   1ec1c:	strvs	lr, [r0, -sp, asr #19]
   1ec20:	mcr2	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   1ec24:			; <UNDEFINED> instruction: 0xf014682c
   1ec28:			; <UNDEFINED> instruction: 0xf47f0404
   1ec2c:	strb	sl, [lr], #3279	; 0xccf
   1ec30:	tstmi	r8, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1ec34:	movweq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   1ec38:			; <UNDEFINED> instruction: 0xf000429f
   1ec3c:	vrhadd.s8	d24, d25, d2
   1ec40:	vrsra.s8	d20, d9, #8
   1ec44:	addsmi	r0, pc, #8, 6	; 0x20000000
   1ec48:	cfstrdge	mvd15, [r5], #508	; 0x1fc
   1ec4c:			; <UNDEFINED> instruction: 0xf014682c
   1ec50:			; <UNDEFINED> instruction: 0xf43f0404
   1ec54:			; <UNDEFINED> instruction: 0xf8dfacbc
   1ec58:	ldcge	6, cr0, [r2], {184}	; 0xb8
   1ec5c:			; <UNDEFINED> instruction: 0xf0284478
   1ec60:	movwcs	pc, #35781	; 0x8bc5	; <UNPREDICTABLE>
   1ec64:	tsteq	r0, r4, lsr #3	; <UNPREDICTABLE>
   1ec68:	stmib	sp, {r1, r6, r9, sl, lr}^
   1ec6c:	strtmi	r3, [r8], -r0, lsl #2
   1ec70:			; <UNDEFINED> instruction: 0xf02e2300
   1ec74:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   1ec78:	cfstrsge	mvf15, [r8], #508	; 0x1fc
   1ec7c:			; <UNDEFINED> instruction: 0x1694f8df
   1ec80:			; <UNDEFINED> instruction: 0xf8df4603
   1ec84:	ldrbtmi	r2, [r9], #-1684	; 0xfffff96c
   1ec88:	orrcc	r9, r4, r1
   1ec8c:	tstls	r0, sl, ror r4
   1ec90:	tsteq	r4, r4, asr r9
   1ec94:	blx	fef5ad66 <strspn@plt+0xfef4235e>
   1ec98:	vqshl.s8	d30, d8, d25
   1ec9c:	vsubw.s8	q10, q2, d25
   1eca0:	addsmi	r0, pc, #24, 6	; 0x60000000
   1eca4:			; <UNDEFINED> instruction: 0xf8dfd17a
   1eca8:	ldcge	6, cr0, [r2], {116}	; 0x74
   1ecac:	ldreq	pc, [r0], -r4, lsr #3
   1ecb0:			; <UNDEFINED> instruction: 0xf0284478
   1ecb4:	tstcs	r8, #158720	; 0x26c00	; <UNPREDICTABLE>
   1ecb8:	movwls	r4, #1602	; 0x642
   1ecbc:	movwcs	r4, #1576	; 0x628
   1ecc0:			; <UNDEFINED> instruction: 0xf02e9601
   1ecc4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1ecc8:	cfstrsge	mvf15, [r0], {127}	; 0x7f
   1eccc:	strmi	lr, [r4, #-2388]	; 0xfffff6ac
   1ecd0:			; <UNDEFINED> instruction: 0x064cf8df
   1ecd4:			; <UNDEFINED> instruction: 0x264cf8df
   1ecd8:			; <UNDEFINED> instruction: 0x164cf8df
   1ecdc:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1ece0:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1ece4:	andls	r4, r9, r9, ror r4
   1ece8:	blx	16dad92 <strspn@plt+0x16c238a>
   1ecec:	strmi	lr, [r2, #-2518]	; 0xfffff62a
   1ecf0:			; <UNDEFINED> instruction: 0xf8df9809
   1ecf4:			; <UNDEFINED> instruction: 0xf8df1638
   1ecf8:	ldrbtmi	r2, [r9], #-1592	; 0xfffff9c8
   1ecfc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1ed00:	andls	r4, sl, sl, ror r4
   1ed04:			; <UNDEFINED> instruction: 0xf0289109
   1ed08:	ldmib	r6, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   1ed0c:			; <UNDEFINED> instruction: 0xf8df4504
   1ed10:	ldmib	sp, {r2, r5, r9, sl, sp}^
   1ed14:	ldrbtmi	r1, [sl], #-9
   1ed18:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1ed1c:	blx	105adc6 <strspn@plt+0x10423be>
   1ed20:			; <UNDEFINED> instruction: 0x0614f8df
   1ed24:			; <UNDEFINED> instruction: 0xf0284478
   1ed28:	strb	pc, [pc], #-2913	; 1ed30 <strspn@plt+0x6328>	; <UNPREDICTABLE>
   1ed2c:	tstmi	r3, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1ed30:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   1ed34:			; <UNDEFINED> instruction: 0xf000429f
   1ed38:	ldmdble	r7!, {r0, r3, r8, pc}
   1ed3c:	tstmi	r6, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1ed40:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   1ed44:			; <UNDEFINED> instruction: 0xf000429f
   1ed48:	vrhadd.s8	d24, d9, d1
   1ed4c:	vorr.i32	d20, #18944	; 0x00004a00
   1ed50:	addsmi	r0, pc, #8, 6	; 0x20000000
   1ed54:	cfldrdge	mvd15, [pc], {127}	; 0x7f
   1ed58:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ed5c:	ldrbtmi	sl, [r8], #-3090	; 0xfffff3ee
   1ed60:	blx	115ae0a <strspn@plt+0x1142402>
   1ed64:			; <UNDEFINED> instruction: 0xf1a42308
   1ed68:			; <UNDEFINED> instruction: 0x46420110
   1ed6c:	smlabtcc	r0, sp, r9, lr
   1ed70:	movwcs	r4, #1576	; 0x628
   1ed74:	stc2	0, cr15, [r4], #184	; 0xb8
   1ed78:			; <UNDEFINED> instruction: 0xf47f2800
   1ed7c:			; <UNDEFINED> instruction: 0xf8dfac27
   1ed80:	strmi	r1, [r3], -r0, asr #11
   1ed84:	ldrcs	pc, [ip, #2271]!	; 0x8df
   1ed88:	andls	r4, r1, r9, ror r4
   1ed8c:	ldrbtmi	r3, [sl], #-388	; 0xfffffe7c
   1ed90:	ldmdb	r4, {r8, ip, pc}^
   1ed94:			; <UNDEFINED> instruction: 0xf0320104
   1ed98:	ldr	pc, [r7], #-2875	; 0xfffff4c5
   1ed9c:	movwmi	pc, #53833	; 0xd249	; <UNPREDICTABLE>
   1eda0:	msreq	CPSR_, #196, 4	; 0x4000000c
   1eda4:			; <UNDEFINED> instruction: 0xf43f429f
   1eda8:	ldrt	sl, [r4], #-3763	; 0xfffff14d
   1edac:	msrmi	CPSR_c, #-1879048188	; 0x90000004
   1edb0:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   1edb4:			; <UNDEFINED> instruction: 0xf47f429f
   1edb8:			; <UNDEFINED> instruction: 0xf8dfac20
   1edbc:	strcs	r0, [r0], #1420	; 0x58c
   1edc0:			; <UNDEFINED> instruction: 0xf0284478
   1edc4:			; <UNDEFINED> instruction: 0xf8dffb13
   1edc8:	movwcs	r2, #1412	; 0x584
   1edcc:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1edd0:	rsbscc	r4, r8, #26214400	; 0x1900000
   1edd4:	movwcs	lr, #2509	; 0x9cd
   1edd8:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1eddc:			; <UNDEFINED> instruction: 0xf031447a
   1ede0:			; <UNDEFINED> instruction: 0xf7fffc85
   1ede4:	vpadd.i8	<illegal reg q13.5>, <illegal reg q12.5>, q10
   1ede8:	addsmi	r4, pc, #8, 6	; 0x20000000
   1edec:	vadd.i8	d29, d9, d7
   1edf0:	adcmi	r4, r7, #83886080	; 0x5000000
   1edf4:	strbcs	fp, [r0], #-3988	; 0xfffff06c
   1edf8:			; <UNDEFINED> instruction: 0xf7ff2480
   1edfc:	vqdmulh.s<illegal width 8>	<illegal reg q13.5>, <illegal reg q12.5>, q12
   1ee00:	adcmi	r4, r7, #28, 8	; 0x1c000000
   1ee04:	strbcs	fp, [r0], #-3860	; 0xfffff0ec
   1ee08:			; <UNDEFINED> instruction: 0xf7ff2480
   1ee0c:	stmdavs	fp!, {r5, r6, r7, r8, r9, fp, ip, sp, pc}
   1ee10:			; <UNDEFINED> instruction: 0xf140075a
   1ee14:	stmiavs	fp!, {r1, r2, r6, r7, r8, sl, pc}^
   1ee18:			; <UNDEFINED> instruction: 0xf47f2b00
   1ee1c:			; <UNDEFINED> instruction: 0xf8dfabd7
   1ee20:	ldrbtmi	r0, [r8], #-1332	; 0xfffffacc
   1ee24:	blx	ff8daecc <strspn@plt+0xff8c24c4>
   1ee28:			; <UNDEFINED> instruction: 0x4642af32
   1ee2c:	orrpl	pc, r0, pc, asr #8
   1ee30:	stmdaeq	r8, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
   1ee34:	strtmi	r2, [r8], -r0, lsl #6
   1ee38:	andhi	pc, r4, sp, asr #17
   1ee3c:			; <UNDEFINED> instruction: 0xf02e9100
   1ee40:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   1ee44:	blge	ff0dc048 <strspn@plt+0xff0c3640>
   1ee48:			; <UNDEFINED> instruction: 0xf014682c
   1ee4c:			; <UNDEFINED> instruction: 0xf0400404
   1ee50:			; <UNDEFINED> instruction: 0xf8df86c5
   1ee54:			; <UNDEFINED> instruction: 0xf8df2504
   1ee58:	ldrbtmi	r3, [sl], #-1284	; 0xfffffafc
   1ee5c:	strls	pc, [r0, #-2271]	; 0xfffff721
   1ee60:			; <UNDEFINED> instruction: 0xf8df447b
   1ee64:	ldrbtmi	sl, [r9], #1280	; 0x500
   1ee68:	bcs	fe45a690 <strspn@plt+0xfe441c88>
   1ee6c:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1ee70:			; <UNDEFINED> instruction: 0x46484619
   1ee74:	bcc	45a6a0 <strspn@plt+0x441c98>
   1ee78:	ldrbtmi	r4, [sl], #1146	; 0x47a
   1ee7c:	blx	fe45af24 <strspn@plt+0xfe44251c>
   1ee80:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1ee84:	ldrdne	pc, [r0], -r8
   1ee88:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   1ee8c:			; <UNDEFINED> instruction: 0xf02e9309
   1ee90:	mrc	8, 0, APSR_nzcv, cr8, cr13, {4}
   1ee94:			; <UNDEFINED> instruction: 0x46482a90
   1ee98:			; <UNDEFINED> instruction: 0xf0284651
   1ee9c:	blls	29d8a8 <strspn@plt+0x284ea0>
   1eea0:			; <UNDEFINED> instruction: 0xf1039401
   1eea4:	andls	r0, r0, #132, 4	; 0x40000008
   1eea8:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1eeac:	ldmib	r8, {r0, r1, r5, r9, sl, lr}^
   1eeb0:	ldrbtmi	r0, [sl], #-260	; 0xfffffefc
   1eeb4:	blx	feb5af84 <strspn@plt+0xfeb4257c>
   1eeb8:			; <UNDEFINED> instruction: 0x1010f8d8
   1eebc:			; <UNDEFINED> instruction: 0xf0014623
   1eec0:	tstmi	r3, #4, 4	; 0x40000000
   1eec4:	sbchi	pc, r6, r1, asr #32
   1eec8:	strtcs	pc, [r8], #2271	; 0x8df
   1eecc:	strtne	pc, [r8], #2271	; 0x8df
   1eed0:	strteq	pc, [r8], #2271	; 0x8df
   1eed4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1eed8:			; <UNDEFINED> instruction: 0xf0284478
   1eedc:			; <UNDEFINED> instruction: 0xf107fa61
   1eee0:			; <UNDEFINED> instruction: 0xf6400030
   1eee4:			; <UNDEFINED> instruction: 0xf02e71c8
   1eee8:			; <UNDEFINED> instruction: 0xf8dff959
   1eeec:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
   1eef0:	blx	1f5af98 <strspn@plt+0x1f42590>
   1eef4:	bllt	1b1cef8 <strspn@plt+0x1b044f0>
   1eef8:			; <UNDEFINED> instruction: 0x46204631
   1eefc:			; <UNDEFINED> instruction: 0xf94ef02e
   1ef00:	bllt	195cf04 <strspn@plt+0x19444fc>
   1ef04:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ef08:			; <UNDEFINED> instruction: 0xf0284478
   1ef0c:	ldrb	pc, [r2, #-2671]	; 0xfffff591	; <UNPREDICTABLE>
   1ef10:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ef14:			; <UNDEFINED> instruction: 0xf0284478
   1ef18:	strb	pc, [ip], #2665	; 0xa69	; <UNPREDICTABLE>
   1ef1c:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ef20:			; <UNDEFINED> instruction: 0xf0284478
   1ef24:			; <UNDEFINED> instruction: 0xf7fffa63
   1ef28:			; <UNDEFINED> instruction: 0xf8dfbae8
   1ef2c:	ldrbtmi	r0, [r8], #-1124	; 0xfffffb9c
   1ef30:	blx	175afd8 <strspn@plt+0x17425d0>
   1ef34:			; <UNDEFINED> instruction: 0xf8dfe44d
   1ef38:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
   1ef3c:	blx	15dafe4 <strspn@plt+0x15c25dc>
   1ef40:	stmdavs	ip!, {r2, r4, r6, r9, sl, sp, lr, pc}
   1ef44:	streq	pc, [r4], #-20	; 0xffffffec
   1ef48:	blge	109c04c <strspn@plt+0x1083644>
   1ef4c:	strbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ef50:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   1ef54:	blx	12daffc <strspn@plt+0x12c25f4>
   1ef58:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ef5c:	strtmi	r4, [r8], -r1, asr #12
   1ef60:			; <UNDEFINED> instruction: 0xf02e447a
   1ef64:			; <UNDEFINED> instruction: 0xf7fffcbb
   1ef68:	stmdavs	ip!, {r1, r4, r5, r8, r9, fp, ip, sp, pc}
   1ef6c:	streq	pc, [r4], #-20	; 0xffffffec
   1ef70:	blge	b9c074 <strspn@plt+0xb8366c>
   1ef74:	strtls	pc, [r8], #-2271	; 0xfffff721
   1ef78:	ldcge	15, cr10, [r2], #-192	; 0xffffff40
   1ef7c:			; <UNDEFINED> instruction: 0x464844f9
   1ef80:	blx	d5b028 <strspn@plt+0xd42620>
   1ef84:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1ef88:	movwls	r4, #1602	; 0x642
   1ef8c:	movwcs	r4, #1576	; 0x628
   1ef90:			; <UNDEFINED> instruction: 0xf02e9701
   1ef94:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1ef98:	blge	65c19c <strspn@plt+0x643794>
   1ef9c:	blge	d94f4 <strspn@plt+0xc0aec>
   1efa0:	streq	pc, [r0], #-2271	; 0xfffff721
   1efa4:	strcs	pc, [r0], #-2271	; 0xfffff721
   1efa8:	blge	596e4 <strspn@plt+0x40cdc>
   1efac:	bvs	8f0194 <strspn@plt+0x8d778c>
   1efb0:	ldmibmi	lr!, {r1, r3, r4, r5, r6, sl, lr}^
   1efb4:			; <UNDEFINED> instruction: 0x5606e9d4
   1efb8:	movwls	r4, #38009	; 0x9479
   1efbc:			; <UNDEFINED> instruction: 0xf028900a
   1efc0:	ldmib	r7, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   1efc4:	strbmi	sl, [r9], -r2, lsl #22
   1efc8:	stmdals	sl, {r0, r3, r4, r5, r6, r7, r9, fp, lr}
   1efcc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1efd0:			; <UNDEFINED> instruction: 0xf028ab00
   1efd4:	bmi	ffe1d770 <strspn@plt+0xffe04d68>
   1efd8:			; <UNDEFINED> instruction: 0x464948f7
   1efdc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1efe0:			; <UNDEFINED> instruction: 0xf9def028
   1efe4:	andeq	pc, r8, r4, lsl #2
   1efe8:	mcrr2	0, 2, pc, r2, cr13	; <UNPREDICTABLE>
   1efec:	blls	2713c0 <strspn@plt+0x2589b8>
   1eff0:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   1eff4:			; <UNDEFINED> instruction: 0xf0284629
   1eff8:	ldmmi	r1!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   1effc:			; <UNDEFINED> instruction: 0xf0284478
   1f000:			; <UNDEFINED> instruction: 0xf7fff9f5
   1f004:	stmdavs	fp!, {r0, r1, r5, r6, r7, r9, fp, ip, sp, pc}
   1f008:			; <UNDEFINED> instruction: 0xf1400759
   1f00c:	stmiavs	fp!, {r0, r4, r7, sl, pc}^
   1f010:			; <UNDEFINED> instruction: 0xf47f2b00
   1f014:	stmiami	fp!, {r0, r1, r3, r4, r6, r7, r9, fp, sp, pc}^
   1f018:			; <UNDEFINED> instruction: 0xf0284478
   1f01c:	svcge	0x0032f9e7
   1f020:	vst1.16	{d20-d22}, [pc], r2
   1f024:			; <UNDEFINED> instruction: 0xf1a75180
   1f028:	movwcs	r0, #1544	; 0x608
   1f02c:	strls	r4, [r1], -r8, lsr #12
   1f030:			; <UNDEFINED> instruction: 0xf02e9100
   1f034:	strmi	pc, [r0], r5, asr #22
   1f038:			; <UNDEFINED> instruction: 0xf47f2800
   1f03c:	stmdavs	ip!, {r0, r1, r2, r6, r7, r9, fp, sp, pc}
   1f040:	streq	pc, [r4], #-20	; 0xffffffec
   1f044:	ldrbthi	pc, [r7], r0, asr #32	; <UNPREDICTABLE>
   1f048:	movwcs	lr, #2518	; 0x9d6
   1f04c:			; <UNDEFINED> instruction: 0xf0004313
   1f050:			; <UNDEFINED> instruction: 0xf8df874f
   1f054:	strcs	r9, [r0, #-884]	; 0xfffffc8c
   1f058:	ldrbtmi	r4, [r9], #2780	; 0xadc
   1f05c:			; <UNDEFINED> instruction: 0xf8df49dc
   1f060:	ldrbtmi	r8, [sl], #-884	; 0xfffffc8c
   1f064:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1f068:			; <UNDEFINED> instruction: 0xf99af028
   1f06c:			; <UNDEFINED> instruction: 0x462a44f8
   1f070:	stmib	sp, {r2, r8, r9, sp}^
   1f074:	ldmdb	r7, {r8, sl, pc}^
   1f078:			; <UNDEFINED> instruction: 0xf0310102
   1f07c:	bmi	ff5ddd60 <strspn@plt+0xff5c5358>
   1f080:			; <UNDEFINED> instruction: 0x464849d6
   1f084:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1f088:			; <UNDEFINED> instruction: 0xf98af028
   1f08c:	strhi	lr, [r0, #-2509]	; 0xfffff633
   1f090:	ldmib	r6, {r1, r3, r5, r9, sl, lr}^
   1f094:	movwcs	r0, #16642	; 0x4102
   1f098:	blx	a5b166 <strspn@plt+0xa4275e>
   1f09c:	ldrbtmi	r4, [r8], #-2256	; 0xfffff730
   1f0a0:			; <UNDEFINED> instruction: 0xf9a4f028
   1f0a4:	blt	fe51d0a8 <strspn@plt+0xfe5046a0>
   1f0a8:	ldrbeq	r6, [lr, -fp, lsr #16]
   1f0ac:	strbhi	pc, [r7], #-320	; 0xfffffec0	; <UNPREDICTABLE>
   1f0b0:	blcs	39464 <strspn@plt+0x20a5c>
   1f0b4:	bge	fe2dc2b8 <strspn@plt+0xfe2c38b0>
   1f0b8:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
   1f0bc:			; <UNDEFINED> instruction: 0xf996f028
   1f0c0:			; <UNDEFINED> instruction: 0xf6404642
   1f0c4:	rsfgesp	f2, f0, #0.0
   1f0c8:	strtmi	r2, [r8], -r0, lsl #6
   1f0cc:	tstls	r0, r1, lsl #12
   1f0d0:			; <UNDEFINED> instruction: 0xf02eaf32
   1f0d4:			; <UNDEFINED> instruction: 0x4680faf5
   1f0d8:			; <UNDEFINED> instruction: 0xf47f2800
   1f0dc:	stmdavs	ip!, {r0, r1, r2, r4, r5, r6, r9, fp, sp, pc}
   1f0e0:	streq	pc, [r4], #-20	; 0xffffffec
   1f0e4:	ldrbthi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1f0e8:			; <UNDEFINED> instruction: 0xf8df4dbf
   1f0ec:	bmi	ff03fcf4 <strspn@plt+0xff0272ec>
   1f0f0:	stmibmi	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1f0f4:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   1f0f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1f0fc:			; <UNDEFINED> instruction: 0xf950f028
   1f100:	adceq	pc, r8, #8, 2
   1f104:	strtmi	r9, [r3], -r0, lsl #4
   1f108:	strls	r4, [r1], #-2747	; 0xfffff545
   1f10c:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   1f110:			; <UNDEFINED> instruction: 0xf0310100
   1f114:	ldmib	r6, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1f118:	tstmi	r3, #0, 6
   1f11c:	ldrbhi	pc, [r6, -r0]	; <UNPREDICTABLE>
   1f120:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
   1f124:			; <UNDEFINED> instruction: 0xf962f028
   1f128:	blt	149d12c <strspn@plt+0x1484724>
   1f12c:	mrcge	12, 1, r4, cr0, cr4, {5}
   1f130:	ldrbtmi	sl, [ip], #-3890	; 0xfffff0ce
   1f134:			; <UNDEFINED> instruction: 0xf0284620
   1f138:	teqcs	r0, #1458176	; 0x164000	; <UNPREDICTABLE>
   1f13c:	movwls	r4, #1602	; 0x642
   1f140:	movwcs	r4, #1576	; 0x628
   1f144:			; <UNDEFINED> instruction: 0xf02e9601
   1f148:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1f14c:	bge	fdc350 <strspn@plt+0xfc3948>
   1f150:	stmdbhi	r2, {r0, r1, r2, r4, r6, r8, fp, sp, lr, pc}
   1f154:	stmibmi	ip!, {r0, r1, r3, r5, r7, r9, fp, lr}
   1f158:	ldrbtmi	r4, [sl], #-2220	; 0xfffff754
   1f15c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1f160:	ldrbtmi	r8, [r8], #-2304	; 0xfffff700
   1f164:			; <UNDEFINED> instruction: 0xf91cf028
   1f168:	stmiami	sl!, {r0, r3, r5, r7, r9, fp, lr}
   1f16c:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1f170:			; <UNDEFINED> instruction: 0xf0284478
   1f174:	ldmib	r6, {r0, r2, r4, r8, fp, ip, sp, lr, pc}^
   1f178:	mrrcne	3, 0, r2, r9, cr2
   1f17c:			; <UNDEFINED> instruction: 0xf1b2bf08
   1f180:			; <UNDEFINED> instruction: 0xf0003fff
   1f184:	stmiami	r4!, {r0, r2, r4, r7, r9, sl, pc}
   1f188:			; <UNDEFINED> instruction: 0xf0284478
   1f18c:			; <UNDEFINED> instruction: 0xf8dff909
   1f190:	strcs	r8, [r0, -ip, lsl #5]
   1f194:	ldrbtmi	r4, [r8], #3490	; 0xda2
   1f198:	ldrbtmi	r4, [sp], #-3234	; 0xfffff35e
   1f19c:	strbmi	r4, [r1], -r2, lsr #21
   1f1a0:			; <UNDEFINED> instruction: 0x4628447c
   1f1a4:			; <UNDEFINED> instruction: 0xf028447a
   1f1a8:			; <UNDEFINED> instruction: 0xf104f8fb
   1f1ac:	andls	r0, r0, #144, 4
   1f1b0:	bmi	fe7b0aa4 <strspn@plt+0xfe79809c>
   1f1b4:			; <UNDEFINED> instruction: 0x9701349c
   1f1b8:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   1f1bc:			; <UNDEFINED> instruction: 0xf0320104
   1f1c0:	ldmibvs	r3!, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   1f1c4:			; <UNDEFINED> instruction: 0x46414a9a
   1f1c8:	movwls	r4, #2202	; 0x89a
   1f1cc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1f1d0:			; <UNDEFINED> instruction: 0xf0289701
   1f1d4:	bmi	fe65d570 <strspn@plt+0xfe644b68>
   1f1d8:	strtmi	r4, [r8], -r1, asr #12
   1f1dc:			; <UNDEFINED> instruction: 0xf028447a
   1f1e0:	bmi	fe5dd564 <strspn@plt+0xfe5c4b5c>
   1f1e4:	ldrtmi	r9, [fp], -r1, lsl #14
   1f1e8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   1f1ec:			; <UNDEFINED> instruction: 0x463969f0
   1f1f0:	blx	1f5b2bc <strspn@plt+0x1f428b4>
   1f1f4:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
   1f1f8:			; <UNDEFINED> instruction: 0xf8f8f028
   1f1fc:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f200:	andeq	r4, sl, r8, ror #15
   1f204:	andeq	r0, r0, r8, asr #4
   1f208:	andeq	r4, sl, lr, asr #15
   1f20c:	andeq	r5, r3, r0, lsr r2
   1f210:	ldrdeq	r6, [r3], -r4
   1f214:	strdeq	r6, [r4], -sl
   1f218:	andeq	r4, r3, ip, asr #14
   1f21c:	andeq	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   1f220:	andeq	r8, r6, r2, lsl r5
   1f224:	andeq	r4, sl, r4, lsl #13
   1f228:	andeq	r8, r6, r4, lsl #8
   1f22c:	muleq	r3, r4, r7
   1f230:	andeq	r6, r4, r6, lsr r4
   1f234:	andeq	r4, r3, r4, lsl r5
   1f238:	andeq	pc, r3, lr, ror r6	; <UNPREDICTABLE>
   1f23c:	andeq	r8, r6, r6, ror r3
   1f240:	andeq	r3, r4, r6, ror r8
   1f244:	andeq	r8, r6, r6, asr #6
   1f248:	andeq	r8, r4, ip, asr ip
   1f24c:	andeq	r4, r3, r8, asr pc
   1f250:	andeq	r6, r4, r4, lsr r3
   1f254:	andeq	r6, r3, r6, ror #2
   1f258:	andeq	r4, r5, r8, lsr r6
   1f25c:	strdeq	r4, [r3], -r2
   1f260:	andeq	pc, r7, r8, lsr ip	; <UNPREDICTABLE>
   1f264:	andeq	ip, r4, r2, lsl #7
   1f268:	muleq	r6, r0, r2
   1f26c:	andeq	r4, r3, r6, asr #8
   1f270:	muleq	r3, r2, r5
   1f274:	andeq	pc, r3, r6, lsr #10
   1f278:	andeq	r4, r3, r4, ror lr
   1f27c:	andeq	r4, r3, lr, lsl r3
   1f280:	andeq	r6, r3, r8, lsr r5
   1f284:	andeq	r6, r4, r2, lsr r2
   1f288:	andeq	sp, r3, r8, lsr r8
   1f28c:			; <UNDEFINED> instruction: 0x000681b6
   1f290:	andeq	r6, r3, r8, lsl #10
   1f294:	andeq	pc, r7, r4, lsr #22
   1f298:	andeq	r6, r3, r2, lsl #10
   1f29c:	andeq	r6, r3, r2, lsl #10
   1f2a0:	andeq	r8, r6, r4, ror #2
   1f2a4:	andeq	r4, r3, sl, lsl r3
   1f2a8:	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
   1f2ac:	andeq	r4, r3, r4, ror sp
   1f2b0:	andeq	r6, r3, ip, asr #9
   1f2b4:	andeq	r6, r4, r2, asr #2
   1f2b8:	muleq	r3, r0, r2
   1f2bc:	andeq	r4, r3, r0, lsl r2
   1f2c0:	strheq	r8, [r6], -lr
   1f2c4:	andeq	r6, r3, lr, lsr #9
   1f2c8:	andeq	r6, r3, r4, lsr #9
   1f2cc:	andeq	ip, r4, r0, lsl #3
   1f2d0:	andeq	pc, r3, r6, asr #6
   1f2d4:	andeq	r8, r6, r8, rrx
   1f2d8:	andeq	r6, r3, r8, asr r1
   1f2dc:	muleq	r4, lr, r0
   1f2e0:	strdeq	r4, [r3], -r0
   1f2e4:	andeq	pc, r7, r8, asr #19
   1f2e8:	strdeq	r6, [r3], -r2
   1f2ec:	ldrdeq	pc, [r3], -r6
   1f2f0:	ldrdeq	r7, [r6], -r6
   1f2f4:	muleq	r6, r2, pc	; <UNPREDICTABLE>
   1f2f8:	andeq	r4, r3, lr, lsl r1
   1f2fc:	andeq	r4, r3, r4, ror r7
   1f300:	andeq	r5, r4, r0, asr #31
   1f304:	ldrdeq	pc, [r3], -r8
   1f308:	strdeq	pc, [r3], -r4
   1f30c:	andeq	r4, r3, lr, lsr fp
   1f310:	andeq	r7, r6, r8, ror #28
   1f314:	ldrdeq	pc, [r7], -lr
   1f318:	andeq	r5, r3, r0, ror #29
   1f31c:	andeq	r7, r6, r4, lsl lr
   1f320:	andeq	r3, r3, r0, lsr pc
   1f324:	muleq	r3, r2, r1
   1f328:	andeq	r5, r4, r4, asr #28
   1f32c:	andeq	r7, r6, sl, asr #27
   1f330:	andeq	r6, r3, ip, ror r1
   1f334:	andeq	r6, r3, sl, ror #2
   1f338:	andeq	pc, r3, r4, rrx
   1f33c:	andeq	r7, r6, r6, ror #26
   1f340:	ldrdeq	pc, [r7], -ip
   1f344:	ldrdeq	r5, [r3], -lr
   1f348:	andeq	r7, r6, r4, lsl #26
   1f34c:	muleq	r7, r6, r6
   1f350:	andeq	r5, r3, r8, ror sp
   1f354:	andeq	r4, r3, r2, lsl #18
   1f358:	andeq	fp, r4, sl, asr sp
   1f35c:	andeq	r5, r4, r8, asr #25
   1f360:	andeq	r3, r3, r6, lsl lr
   1f364:	andeq	r7, r6, sl, asr #24
   1f368:	andeq	r4, r3, r0, ror #8
   1f36c:	ldrdeq	pc, [r7], -sl
   1f370:			; <UNDEFINED> instruction: 0x00035cba
   1f374:	andeq	lr, r3, r4, lsl #29
   1f378:	andeq	r7, r6, lr, ror #23
   1f37c:	andeq	r3, r3, r4, lsr #27
   1f380:	muleq	r3, sl, lr
   1f384:			; <UNDEFINED> instruction: 0x00067bbc
   1f388:			; <UNDEFINED> instruction: 0x00067bb0
   1f38c:	andeq	r7, r6, r4, lsr #23
   1f390:	muleq	r6, r6, fp
   1f394:	andeq	r7, r6, sl, lsl #23
   1f398:	andeq	r7, r6, r2, ror fp
   1f39c:	muleq	r3, ip, lr
   1f3a0:	andeq	r7, r6, r8, asr #22
   1f3a4:	andeq	r3, r3, r0, ror #24
   1f3a8:	andeq	r5, r3, r0, ror #27
   1f3ac:	andeq	r5, r4, r0, ror fp
   1f3b0:	andeq	r5, r3, ip, asr #27
   1f3b4:	andeq	r5, r3, r8, asr #27
   1f3b8:	muleq	r3, lr, ip
   1f3bc:			; <UNDEFINED> instruction: 0x00035dba
   1f3c0:	andeq	lr, r3, ip, lsl #27
   1f3c4:	andeq	r4, r3, ip, lsl #14
   1f3c8:	andeq	r3, r3, r2, lsr #24
   1f3cc:	andeq	r5, r3, r2, lsr #27
   1f3d0:	andeq	r5, r4, r2, asr #21
   1f3d4:	strdeq	pc, [r7], -r8
   1f3d8:	andeq	r5, r3, r4, lsl #17
   1f3dc:	andeq	r7, r6, lr, lsr sl
   1f3e0:	andeq	lr, r3, sl, ror #25
   1f3e4:	andeq	r4, r3, sl, ror #12
   1f3e8:	andeq	r3, r3, ip, lsl #23
   1f3ec:	andeq	pc, r7, r0, ror r3	; <UNPREDICTABLE>
   1f3f0:	andeq	r5, r3, sl, ror #21
   1f3f4:	andeq	r5, r4, lr, lsr #20
   1f3f8:	ldrdeq	r5, [r3], -r8
   1f3fc:	andeq	lr, r3, r6, ror #24
   1f400:	muleq	r6, r2, r9
   1f404:			; <UNDEFINED> instruction: 0x0004c2be
   1f408:	andeq	r5, r4, ip, asr #19
   1f40c:	andeq	r3, r3, sl, lsr #21
   1f410:	strdeq	ip, [r3], -r2
   1f414:	andeq	r3, r3, ip, lsl #22
   1f418:	andeq	r5, r3, r4, ror ip
   1f41c:	andeq	r7, r6, lr, lsr #18
   1f420:	andeq	r3, r3, r2, ror #21
   1f424:	andeq	pc, r7, r4, asr #5
   1f428:	andeq	fp, r4, r0, lsl sl
   1f42c:	andeq	r5, r3, r8, asr #19
   1f430:	andeq	r5, r3, ip, asr #19
   1f434:	andeq	r3, r3, lr, lsr sl
   1f438:	andeq	r5, r3, ip, asr #19
   1f43c:	andeq	r5, r3, lr, asr #19
   1f440:	muleq	r3, r2, fp
   1f444:			; <UNDEFINED> instruction: 0xf014682c
   1f448:			; <UNDEFINED> instruction: 0xf43f0404
   1f44c:			; <UNDEFINED> instruction: 0xf8dfa8c0
   1f450:	svcge	0x00306e4c
   1f454:	ldrbtmi	sl, [lr], #-3122	; 0xfffff3ce
   1f458:			; <UNDEFINED> instruction: 0xf0274630
   1f45c:	movtcs	pc, #36807	; 0x8fc7	; <UNPREDICTABLE>
   1f460:	movwls	r4, #1602	; 0x642
   1f464:	movwcs	r4, #1576	; 0x628
   1f468:			; <UNDEFINED> instruction: 0xf02e9701
   1f46c:	stmdacs	r0, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
   1f470:	stmiage	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   1f474:	mcreq	8, 1, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   1f478:			; <UNDEFINED> instruction: 0xf0274478
   1f47c:			; <UNDEFINED> instruction: 0x4638ffb7
   1f480:	mrc2	7, 4, pc, cr2, cr14, {7}
   1f484:	mrceq	8, 0, APSR_nzcv, cr12, cr15, {6}
   1f488:			; <UNDEFINED> instruction: 0xf0274478
   1f48c:	ldrtmi	pc, [r0], -pc, asr #31	; <UNPREDICTABLE>
   1f490:			; <UNDEFINED> instruction: 0xffacf027
   1f494:	andseq	pc, r0, r4, lsl #2
   1f498:	mcr2	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   1f49c:	mcreq	8, 0, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   1f4a0:			; <UNDEFINED> instruction: 0xf0274478
   1f4a4:	ldrtmi	pc, [r0], -r3, asr #31	; <UNPREDICTABLE>
   1f4a8:			; <UNDEFINED> instruction: 0xffa0f027
   1f4ac:	eoreq	pc, r8, r4, lsl #2
   1f4b0:	mrc2	7, 3, pc, cr10, cr14, {7}
   1f4b4:	ldcleq	8, cr15, [r4, #892]!	; 0x37c
   1f4b8:			; <UNDEFINED> instruction: 0xf0274478
   1f4bc:			; <UNDEFINED> instruction: 0xf8dfffb7
   1f4c0:	ldrbtmi	r0, [r8], #-3568	; 0xfffff210
   1f4c4:			; <UNDEFINED> instruction: 0xff92f027
   1f4c8:	stmlt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f4cc:	stcleq	8, cr15, [r4, #892]!	; 0x37c
   1f4d0:	ldrbtmi	sl, [r8], #-3122	; 0xfffff3ce
   1f4d4:			; <UNDEFINED> instruction: 0xff8af027
   1f4d8:			; <UNDEFINED> instruction: 0xf1a42340
   1f4dc:	strbmi	r0, [r2], -r8, lsl #2
   1f4e0:	smlabtcc	r0, sp, r9, lr
   1f4e4:	movwcs	r4, #1576	; 0x628
   1f4e8:			; <UNDEFINED> instruction: 0xf8eaf02e
   1f4ec:			; <UNDEFINED> instruction: 0xf47f2800
   1f4f0:	ldmdb	r4, {r0, r2, r3, r5, r6, fp, sp, pc}^
   1f4f4:			; <UNDEFINED> instruction: 0xf8df4502
   1f4f8:			; <UNDEFINED> instruction: 0xf8df2dc0
   1f4fc:			; <UNDEFINED> instruction: 0xf8df1dc0
   1f500:	ldrbtmi	r0, [sl], #-3520	; 0xfffff240
   1f504:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1f508:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   1f50c:			; <UNDEFINED> instruction: 0xff48f027
   1f510:	ldceq	8, cr15, [r0, #892]!	; 0x37c
   1f514:			; <UNDEFINED> instruction: 0xf0274478
   1f518:			; <UNDEFINED> instruction: 0xf7ffff69
   1f51c:	stmdavs	fp!, {r0, r1, r2, r4, r6, fp, ip, sp, pc}
   1f520:			; <UNDEFINED> instruction: 0xf1400758
   1f524:	stmiavs	fp!, {r0, r1, r4, r9, pc}^
   1f528:			; <UNDEFINED> instruction: 0xf0002b00
   1f52c:	blcs	12ffe50 <strspn@plt+0x12e7448>
   1f530:	stmdage	ip, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   1f534:	ldceq	8, cr15, [r0, #892]	; 0x37c
   1f538:	ldrbtmi	sl, [r8], #-3120	; 0xfffff3d0
   1f53c:			; <UNDEFINED> instruction: 0xff56f027
   1f540:			; <UNDEFINED> instruction: 0x46422170
   1f544:	movwcs	r4, #1576	; 0x628
   1f548:	tstls	r0, r1, lsl #8
   1f54c:	blx	ff05b60c <strspn@plt+0xff042c04>
   1f550:			; <UNDEFINED> instruction: 0xf47f2800
   1f554:	ldmib	r4, {r0, r1, r3, r4, r5, fp, sp, pc}^
   1f558:			; <UNDEFINED> instruction: 0xf8df451a
   1f55c:			; <UNDEFINED> instruction: 0xf8df2d70
   1f560:			; <UNDEFINED> instruction: 0xf8df1d70
   1f564:	ldrbtmi	r0, [sl], #-3440	; 0xfffff290
   1f568:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1f56c:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   1f570:			; <UNDEFINED> instruction: 0xff16f027
   1f574:	stcleq	8, cr15, [r0, #-892]!	; 0xfffffc84
   1f578:			; <UNDEFINED> instruction: 0xf0274478
   1f57c:			; <UNDEFINED> instruction: 0xf7ffff37
   1f580:	stmdavs	fp!, {r0, r2, r5, fp, ip, sp, pc}
   1f584:			; <UNDEFINED> instruction: 0xf1400759
   1f588:	stmiavs	fp!, {r0, r1, r4, r9, pc}^
   1f58c:			; <UNDEFINED> instruction: 0xf47f2b00
   1f590:			; <UNDEFINED> instruction: 0xf8dfa81d
   1f594:	ldrbtmi	r0, [r8], #-3400	; 0xfffff2b8
   1f598:			; <UNDEFINED> instruction: 0xff28f027
   1f59c:	mrcge	3, 1, r2, cr0, cr0, {0}
   1f5a0:	strbmi	r9, [r2], -r0, lsl #6
   1f5a4:	strtmi	r2, [r8], -r0, lsl #6
   1f5a8:			; <UNDEFINED> instruction: 0xf02e9601
   1f5ac:	stmdacs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
   1f5b0:	stmdage	ip, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   1f5b4:			; <UNDEFINED> instruction: 0xf014682c
   1f5b8:			; <UNDEFINED> instruction: 0xf0400404
   1f5bc:	ldmib	r6, {r0, r2, r5, r8, r9, pc}^
   1f5c0:			; <UNDEFINED> instruction: 0xf8df6700
   1f5c4:			; <UNDEFINED> instruction: 0xf8df2d1c
   1f5c8:			; <UNDEFINED> instruction: 0xf8df1d1c
   1f5cc:	ldrbtmi	r0, [sl], #-3356	; 0xfffff2e4
   1f5d0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1f5d4:	ldrbtmi	r6, [r8], #-1792	; 0xfffff900
   1f5d8:	cdp2	0, 14, cr15, cr2, cr7, {1}
   1f5dc:	stceq	8, cr15, [ip, #-892]	; 0xfffffc84
   1f5e0:			; <UNDEFINED> instruction: 0xf0274478
   1f5e4:			; <UNDEFINED> instruction: 0xf7feff03
   1f5e8:	stmdavs	fp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   1f5ec:			; <UNDEFINED> instruction: 0xf140075e
   1f5f0:	stmiavs	fp!, {r2, r3, r6, r7, r8, pc}^
   1f5f4:			; <UNDEFINED> instruction: 0xf47e2b00
   1f5f8:			; <UNDEFINED> instruction: 0xf8dfafe9
   1f5fc:	ldrbtmi	r0, [r8], #-3316	; 0xfffff30c
   1f600:	cdp2	0, 15, cr15, cr4, cr7, {1}
   1f604:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1f608:			; <UNDEFINED> instruction: 0x4642ae30
   1f60c:	strcc	lr, [r0], -sp, asr #19
   1f610:	movwcs	r4, #1576	; 0x628
   1f614:			; <UNDEFINED> instruction: 0xf854f02e
   1f618:			; <UNDEFINED> instruction: 0xf47e2800
   1f61c:	stmdavs	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, pc}
   1f620:	streq	pc, [r4], #-20	; 0xffffffec
   1f624:	mvnshi	pc, r0, asr #32
   1f628:	stclpl	8, cr15, [r8], {223}	; 0xdf
   1f62c:	stclcs	8, cr15, [r8], {223}	; 0xdf
   1f630:	stclne	8, cr15, [r8], {223}	; 0xdf
   1f634:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   1f638:			; <UNDEFINED> instruction: 0x46284479
   1f63c:	cdp2	0, 11, cr15, cr0, cr7, {1}
   1f640:	ldrdeq	lr, [r0, -r6]
   1f644:			; <UNDEFINED> instruction: 0xff8ef017
   1f648:	tstmi	fp, #-1879048188	; 0x90000004	; <UNPREDICTABLE>
   1f64c:	movwmi	pc, #716	; 0x2cc	; <UNPREDICTABLE>
   1f650:			; <UNDEFINED> instruction: 0xf000429f
   1f654:			; <UNDEFINED> instruction: 0xf8df87bb
   1f658:	ldrbtmi	r0, [r8], #-3240	; 0xfffff358
   1f65c:	cdp2	0, 12, cr15, cr6, cr7, {1}
   1f660:	svclt	0x00b5f7fe
   1f664:	ldrbeq	r6, [sl, -fp, lsr #16]
   1f668:	orrshi	pc, r5, r0, asr #2
   1f66c:	blcs	39a20 <strspn@plt+0x21018>
   1f670:	svcge	0x00acf47e
   1f674:	stceq	8, cr15, [ip], {223}	; 0xdf
   1f678:			; <UNDEFINED> instruction: 0xf0274478
   1f67c:			; <UNDEFINED> instruction: 0x4642feb7
   1f680:			; <UNDEFINED> instruction: 0xf10d2338
   1f684:	strtmi	r0, [r8], -r0, asr #17
   1f688:	stmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1f68c:			; <UNDEFINED> instruction: 0xf02e2300
   1f690:			; <UNDEFINED> instruction: 0x4606f817
   1f694:			; <UNDEFINED> instruction: 0xf47e2800
   1f698:	stmdavs	ip!, {r0, r3, r4, r7, r8, r9, sl, fp, sp, pc}
   1f69c:	streq	pc, [r4], #-20	; 0xffffffec
   1f6a0:	rsbshi	pc, r0, #64	; 0x40
   1f6a4:			; <UNDEFINED> instruction: 0x6700e9d8
   1f6a8:	mrrceq	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   1f6ac:	mrrccs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   1f6b0:	mrrcne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   1f6b4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1f6b8:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   1f6bc:	andls	r4, r9, r9, ror r4
   1f6c0:	cdp2	0, 6, cr15, cr14, cr7, {1}
   1f6c4:			; <UNDEFINED> instruction: 0x6702e9d8
   1f6c8:	mcrrne	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   1f6cc:	mcrrcs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   1f6d0:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   1f6d4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1f6d8:	tstls	r9, r0, lsl #14
   1f6dc:	cdp2	0, 6, cr15, cr0, cr7, {1}
   1f6e0:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
   1f6e4:	ldceq	8, cr15, [r8], #-892	; 0xfffffc84
   1f6e8:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   1f6ec:			; <UNDEFINED> instruction: 0xf0274478
   1f6f0:	ldmib	r8, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   1f6f4:			; <UNDEFINED> instruction: 0xf02d010c
   1f6f8:			; <UNDEFINED> instruction: 0xf8dff84f
   1f6fc:	ldrbtmi	r0, [r8], #-3112	; 0xfffff3d8
   1f700:	cdp2	0, 7, cr15, cr4, cr7, {1}
   1f704:	svclt	0x0063f7fe
   1f708:	ldcmi	8, cr15, [ip], {223}	; 0xdf
   1f70c:	cdpge	15, 1, cr10, cr2, cr14, {0}
   1f710:			; <UNDEFINED> instruction: 0x4620447c
   1f714:	cdp2	0, 6, cr15, cr10, cr7, {1}
   1f718:			; <UNDEFINED> instruction: 0x46422310
   1f71c:	strtmi	r9, [r8], -r0, lsl #6
   1f720:	strls	r2, [r1, -r0, lsl #6]
   1f724:			; <UNDEFINED> instruction: 0xffccf02d
   1f728:			; <UNDEFINED> instruction: 0xf47e2800
   1f72c:	ldmdb	r6, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
   1f730:			; <UNDEFINED> instruction: 0xf8df8904
   1f734:			; <UNDEFINED> instruction: 0xf8df0bf8
   1f738:			; <UNDEFINED> instruction: 0xf8df2bf8
   1f73c:	ldrbtmi	r1, [r8], #-3064	; 0xfffff408
   1f740:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1f744:	ldrbtmi	r8, [r9], #-2304	; 0xfffff700
   1f748:			; <UNDEFINED> instruction: 0xf0279009
   1f74c:	ldmdb	r6, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   1f750:			; <UNDEFINED> instruction: 0xf8df6702
   1f754:	strtmi	r2, [r1], -r4, ror #23
   1f758:	ldrbtmi	r9, [sl], #-2057	; 0xfffff7f7
   1f75c:	strvs	lr, [r0, -sp, asr #19]
   1f760:	cdp2	0, 1, cr15, cr14, cr7, {1}
   1f764:	bleq	ff55dae8 <strspn@plt+0xff5450e0>
   1f768:			; <UNDEFINED> instruction: 0xf0274478
   1f76c:			; <UNDEFINED> instruction: 0xf7fefe3f
   1f770:			; <UNDEFINED> instruction: 0xf8dfbf2d
   1f774:	vsubge.f64	d10, d16, d12
   1f778:	ldrbtmi	sl, [sl], #3890	; 0xf32
   1f77c:			; <UNDEFINED> instruction: 0xf0274650
   1f780:	cmpcs	r8, r5, lsr lr	; <UNPREDICTABLE>
   1f784:	movwcs	r4, #1602	; 0x642
   1f788:	strls	r4, [r1], -r8, lsr #12
   1f78c:			; <UNDEFINED> instruction: 0xf02d9100
   1f790:			; <UNDEFINED> instruction: 0x4604ff97
   1f794:			; <UNDEFINED> instruction: 0xf47e2800
   1f798:			; <UNDEFINED> instruction: 0xf8dfaf19
   1f79c:			; <UNDEFINED> instruction: 0xf8df2ba8
   1f7a0:			; <UNDEFINED> instruction: 0xf8df1ba8
   1f7a4:	ldrbtmi	r0, [sl], #-2984	; 0xfffff458
   1f7a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1f7ac:	ldc2l	0, cr15, [r8, #156]!	; 0x9c
   1f7b0:	stcne	8, cr15, [r8], {87}	; 0x57
   1f7b4:			; <UNDEFINED> instruction: 0xf02d4628
   1f7b8:	ldmib	r6, {r0, r3, sl, fp, ip, sp, lr, pc}^
   1f7bc:			; <UNDEFINED> instruction: 0xf8df8902
   1f7c0:			; <UNDEFINED> instruction: 0x46512b90
   1f7c4:	bleq	fe35db48 <strspn@plt+0xfe345140>
   1f7c8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1f7cc:	ldrbtmi	r8, [r8], #-2304	; 0xfffff700
   1f7d0:	stc2l	0, cr15, [r6, #156]!	; 0x9c
   1f7d4:	bleq	fe05db58 <strspn@plt+0xfe045150>
   1f7d8:			; <UNDEFINED> instruction: 0xf0274478
   1f7dc:	stmiavs	fp!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
   1f7e0:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   1f7e4:	sbchi	pc, pc, #0
   1f7e8:			; <UNDEFINED> instruction: 0x46216930
   1f7ec:			; <UNDEFINED> instruction: 0xffd4f02c
   1f7f0:	blhi	1a5db74 <strspn@plt+0x1a4516c>
   1f7f4:			; <UNDEFINED> instruction: 0xf8df2500
   1f7f8:	ldrbtmi	r7, [r8], #2920	; 0xb68
   1f7fc:	blcs	195db80 <strspn@plt+0x1945178>
   1f800:			; <UNDEFINED> instruction: 0xf8df447f
   1f804:	strbmi	r4, [r1], -r4, ror #22
   1f808:			; <UNDEFINED> instruction: 0x4638447a
   1f80c:			; <UNDEFINED> instruction: 0xf027447c
   1f810:	stmib	sp, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1f814:	strtmi	r4, [sl], -r0, lsl #10
   1f818:	ldrdeq	lr, [r6, -r6]
   1f81c:			; <UNDEFINED> instruction: 0xf5042304
   1f820:			; <UNDEFINED> instruction: 0xf030748a
   1f824:			; <UNDEFINED> instruction: 0xf8dfff63
   1f828:	strbmi	r2, [r1], -r4, asr #22
   1f82c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1f830:	ldc2	0, cr15, [r6, #156]!	; 0x9c
   1f834:	blcs	e5dbb8 <strspn@plt+0xe451b0>
   1f838:	strtmi	r9, [fp], -r1, lsl #10
   1f83c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   1f840:	ldrdeq	lr, [r8, -r6]
   1f844:	stc2l	0, cr15, [r4, #196]!	; 0xc4
   1f848:	bleq	a5dbcc <strspn@plt+0xa451c4>
   1f84c:			; <UNDEFINED> instruction: 0xf0274478
   1f850:			; <UNDEFINED> instruction: 0xf7fefdcd
   1f854:	stmdavs	ip!, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}
   1f858:	streq	pc, [r4], #-20	; 0xffffffec
   1f85c:	mrcge	4, 5, APSR_nzcv, cr7, cr14, {1}
   1f860:	blvc	55dbe4 <strspn@plt+0x5451dc>
   1f864:			; <UNDEFINED> instruction: 0xf10dae30
   1f868:	ldrbtmi	r0, [pc], #-2504	; 1f870 <strspn@plt+0x6e68>
   1f86c:			; <UNDEFINED> instruction: 0xf0274638
   1f870:	movtcs	pc, #3517	; 0xdbd	; <UNPREDICTABLE>
   1f874:	movwls	r4, #1602	; 0x642
   1f878:	movwcs	r4, #1576	; 0x628
   1f87c:			; <UNDEFINED> instruction: 0xf02d9601
   1f880:			; <UNDEFINED> instruction: 0x4604ff1f
   1f884:			; <UNDEFINED> instruction: 0xf47e2800
   1f888:	ldmdb	r9, {r0, r5, r7, r9, sl, fp, sp, pc}^
   1f88c:			; <UNDEFINED> instruction: 0xf8df8902
   1f890:			; <UNDEFINED> instruction: 0xf8df2aec
   1f894:			; <UNDEFINED> instruction: 0xf8df1aec
   1f898:	ldrbtmi	r0, [sl], #-2796	; 0xfffff514
   1f89c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1f8a0:	ldrbtmi	r8, [r8], #-2304	; 0xfffff700
   1f8a4:	bpl	ff85dc28 <strspn@plt+0xff845220>
   1f8a8:	ldc2l	0, cr15, [sl, #-156]!	; 0xffffff64
   1f8ac:	bcs	ff75dc30 <strspn@plt+0xff745228>
   1f8b0:	beq	ff75dc34 <strspn@plt+0xff74522c>
   1f8b4:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   1f8b8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   1f8bc:	ldc2l	0, cr15, [r0, #-156]!	; 0xffffff64
   1f8c0:	strtmi	r9, [r2], -r1, lsl #8
   1f8c4:	ldrdeq	lr, [r2, -r6]
   1f8c8:	strls	r2, [r0, #-772]	; 0xfffffcfc
   1f8cc:			; <UNDEFINED> instruction: 0xff0ef030
   1f8d0:	beq	ff05dc54 <strspn@plt+0xff04524c>
   1f8d4:			; <UNDEFINED> instruction: 0xf0274478
   1f8d8:			; <UNDEFINED> instruction: 0xf7fefd89
   1f8dc:	stmdavs	ip!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, pc}
   1f8e0:	streq	pc, [r4], #-20	; 0xffffffec
   1f8e4:	mrcge	4, 3, APSR_nzcv, cr3, cr14, {1}
   1f8e8:	beq	feb5dc6c <strspn@plt+0xfeb45264>
   1f8ec:	ldrbtmi	sl, [r8], #-3086	; 0xfffff3f2
   1f8f0:	ldc2l	0, cr15, [ip, #-156]!	; 0xffffff64
   1f8f4:			; <UNDEFINED> instruction: 0x46422118
   1f8f8:	movwcs	r4, #1576	; 0x628
   1f8fc:	tstls	r0, r1, lsl #8
   1f900:	cdp2	0, 13, cr15, cr14, cr13, {1}
   1f904:			; <UNDEFINED> instruction: 0xf47e2800
   1f908:	strtmi	sl, [r0], -r1, ror #28
   1f90c:	mcrr2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   1f910:	mrclt	7, 2, APSR_nzcv, cr12, cr14, {7}
   1f914:			; <UNDEFINED> instruction: 0xf014682c
   1f918:			; <UNDEFINED> instruction: 0xf0000404
   1f91c:	stmiavs	fp!, {r3, r5, r9, pc}^
   1f920:			; <UNDEFINED> instruction: 0xf47e2b00
   1f924:			; <UNDEFINED> instruction: 0xf8dfae53
   1f928:	ldrbtmi	r0, [r8], #-2676	; 0xfffff58c
   1f92c:	stmialt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f930:	beq	1b5dcb4 <strspn@plt+0x1b452ac>
   1f934:			; <UNDEFINED> instruction: 0xf0274478
   1f938:			; <UNDEFINED> instruction: 0xf7fffd59
   1f93c:			; <UNDEFINED> instruction: 0xf8dfbb70
   1f940:	ldrbtmi	r0, [r8], #-2660	; 0xfffff59c
   1f944:	ldc2l	0, cr15, [r2, #-156]	; 0xffffff64
   1f948:	bllt	feedd94c <strspn@plt+0xfeec4f44>
   1f94c:	beq	165dcd0 <strspn@plt+0x16452c8>
   1f950:			; <UNDEFINED> instruction: 0xf0274478
   1f954:			; <UNDEFINED> instruction: 0xf04ffd4b
   1f958:			; <UNDEFINED> instruction: 0xac300900
   1f95c:			; <UNDEFINED> instruction: 0x46422170
   1f960:	strtmi	r4, [r8], -fp, asr #12
   1f964:	tstls	r0, r1, lsl #8
   1f968:	cdp2	0, 10, cr15, cr10, cr13, {1}
   1f96c:			; <UNDEFINED> instruction: 0xf47e2800
   1f970:			; <UNDEFINED> instruction: 0xf118ae2d
   1f974:	ldmib	r4, {r4, r5, r6, r9}^
   1f978:			; <UNDEFINED> instruction: 0xf04f671a
   1f97c:	bl	125f988 <strspn@plt+0x1246f80>
   1f980:	strtmi	r0, [r1], -r9, lsl #6
   1f984:			; <UNDEFINED> instruction: 0xf7ff9002
   1f988:			; <UNDEFINED> instruction: 0xf8dfb948
   1f98c:	ldrbtmi	r0, [r8], #-2592	; 0xfffff5e0
   1f990:	stc2	0, cr15, [ip, #-156]!	; 0xffffff64
   1f994:			; <UNDEFINED> instruction: 0xf8dfe636
   1f998:	ldrbtmi	r0, [r8], #-2584	; 0xfffff5e8
   1f99c:	stc2	0, cr15, [r6, #-156]!	; 0xffffff64
   1f9a0:			; <UNDEFINED> instruction: 0xf8dfe66d
   1f9a4:	ldrbtmi	r0, [r8], #-2576	; 0xfffff5f0
   1f9a8:	stc2	0, cr15, [r0, #-156]!	; 0xffffff64
   1f9ac:	blt	f5d9b0 <strspn@plt+0xf44fa8>
   1f9b0:	beq	15dd34 <strspn@plt+0x14532c>
   1f9b4:			; <UNDEFINED> instruction: 0xf0274478
   1f9b8:	strb	pc, [pc, #3353]!	; 206d9 <strspn@plt+0x7cd1>	; <UNPREDICTABLE>
   1f9bc:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f9c0:			; <UNDEFINED> instruction: 0xf0274478
   1f9c4:	bfi	pc, r3, (invalid: 26:6)	; <UNPREDICTABLE>
   1f9c8:	ldmibpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f9cc:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f9d0:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f9d4:			; <UNDEFINED> instruction: 0xf8df447d
   1f9d8:	ldrbtmi	r1, [ip], #-2548	; 0xfffff60c
   1f9dc:			; <UNDEFINED> instruction: 0x4628447a
   1f9e0:			; <UNDEFINED> instruction: 0xf0274479
   1f9e4:			; <UNDEFINED> instruction: 0xf104fcdd
   1f9e8:	andls	r0, r0, #192, 4
   1f9ec:			; <UNDEFINED> instruction: 0xf8df4643
   1f9f0:			; <UNDEFINED> instruction: 0xf8cd29e0
   1f9f4:	ldrbtmi	r8, [sl], #-4
   1f9f8:	ldrdeq	lr, [r2, -r6]
   1f9fc:	mrc2	0, 3, pc, cr6, cr0, {1}
   1fa00:	movwcs	lr, #2518	; 0x9d6
   1fa04:	svclt	0x00082b00
   1fa08:			; <UNDEFINED> instruction: 0xf0002a01
   1fa0c:			; <UNDEFINED> instruction: 0xf8df83e4
   1fa10:	ldrbtmi	r0, [r8], #-2500	; 0xfffff63c
   1fa14:	stc2l	0, cr15, [sl], #156	; 0x9c
   1fa18:	ldcllt	7, cr15, [r8, #1016]	; 0x3f8
   1fa1c:	ldmibvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fa20:	strmi	lr, [r8, #-2518]	; 0xfffff62a
   1fa24:			; <UNDEFINED> instruction: 0xf8df447f
   1fa28:			; <UNDEFINED> instruction: 0xf8df29b4
   1fa2c:			; <UNDEFINED> instruction: 0x463819b4
   1fa30:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fa34:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fa38:	stmibhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fa3c:	ldc2	0, cr15, [r0], #156	; 0x9c
   1fa40:	strmi	lr, [sl, #-2518]	; 0xfffff62a
   1fa44:	ldrbtmi	r4, [r8], #1592	; 0x638
   1fa48:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fa4c:	stmib	sp, {r0, r6, r9, sl, lr}^
   1fa50:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fa54:	stc2	0, cr15, [r4], #156	; 0x9c
   1fa58:	strmi	lr, [ip, #-2518]	; 0xfffff62a
   1fa5c:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fa60:	ldrtmi	r4, [r8], -r1, asr #12
   1fa64:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fa68:			; <UNDEFINED> instruction: 0xf027447a
   1fa6c:	ldmib	r6, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   1fa70:			; <UNDEFINED> instruction: 0xf8df450e
   1fa74:			; <UNDEFINED> instruction: 0x4641297c
   1fa78:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1fa7c:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fa80:	stc2	0, cr15, [lr], {39}	; 0x27
   1fa84:	ldrmi	lr, [r0, #-2518]	; 0xfffff62a
   1fa88:	stmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fa8c:	ldrtmi	r4, [r8], -r1, asr #12
   1fa90:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fa94:			; <UNDEFINED> instruction: 0xf027447a
   1fa98:	ldmib	r6, {r0, r1, r7, sl, fp, ip, sp, lr, pc}^
   1fa9c:			; <UNDEFINED> instruction: 0xf8df4512
   1faa0:			; <UNDEFINED> instruction: 0x46412958
   1faa4:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1faa8:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1faac:	ldc2l	0, cr15, [r8], #-156	; 0xffffff64
   1fab0:	ldrmi	lr, [r4, #-2518]	; 0xfffff62a
   1fab4:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fab8:	ldrtmi	r4, [r8], -r1, asr #12
   1fabc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fac0:			; <UNDEFINED> instruction: 0xf027447a
   1fac4:	ldmib	r6, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   1fac8:			; <UNDEFINED> instruction: 0xf8df4516
   1facc:			; <UNDEFINED> instruction: 0x46412934
   1fad0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1fad4:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fad8:	stc2l	0, cr15, [r2], #-156	; 0xffffff64
   1fadc:	ldrmi	lr, [r8, #-2518]	; 0xfffff62a
   1fae0:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fae4:	ldrtmi	r4, [r8], -r1, asr #12
   1fae8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1faec:			; <UNDEFINED> instruction: 0xf027447a
   1faf0:	ldmib	r6, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
   1faf4:			; <UNDEFINED> instruction: 0xf8df451a
   1faf8:			; <UNDEFINED> instruction: 0x46412910
   1fafc:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1fb00:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fb04:	mcrr2	0, 2, pc, ip, cr7	; <UNPREDICTABLE>
   1fb08:	ldrmi	lr, [ip, #-2518]	; 0xfffff62a
   1fb0c:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fb10:	ldrtmi	r4, [r8], -r1, asr #12
   1fb14:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fb18:			; <UNDEFINED> instruction: 0xf027447a
   1fb1c:	ldmib	r6, {r0, r6, sl, fp, ip, sp, lr, pc}^
   1fb20:			; <UNDEFINED> instruction: 0xf8df451e
   1fb24:	strbmi	r2, [r1], -ip, ror #17
   1fb28:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1fb2c:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fb30:	ldc2	0, cr15, [r6], #-156	; 0xffffff64
   1fb34:	strmi	lr, [r0, #-2518]!	; 0xfffff62a
   1fb38:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fb3c:	ldrtmi	r4, [r8], -r1, asr #12
   1fb40:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fb44:			; <UNDEFINED> instruction: 0xf027447a
   1fb48:	ldmib	r6, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}^
   1fb4c:			; <UNDEFINED> instruction: 0xf8df4522
   1fb50:	strbmi	r2, [r1], -r8, asr #17
   1fb54:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   1fb58:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fb5c:	stc2	0, cr15, [r0], #-156	; 0xffffff64
   1fb60:	strmi	lr, [r4, #-2518]!	; 0xfffff62a
   1fb64:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fb68:			; <UNDEFINED> instruction: 0x46414638
   1fb6c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1fb70:			; <UNDEFINED> instruction: 0xf0274500
   1fb74:			; <UNDEFINED> instruction: 0xf8dffc15
   1fb78:	ldrbtmi	r0, [r8], #-2216	; 0xfffff758
   1fb7c:	ldc2	0, cr15, [r6], #-156	; 0xffffff64
   1fb80:	stclt	7, cr15, [r4, #-1016]!	; 0xfffffc08
   1fb84:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fb88:	ldrbtmi	sl, [r8], #-3870	; 0xfffff0e2
   1fb8c:	stc2	0, cr15, [lr], #-156	; 0xffffff64
   1fb90:	ldrsbtmi	pc, [r0], -r8	; <UNPREDICTABLE>
   1fb94:	smladls	r1, r0, r2, r2
   1fb98:	ldrtmi	r9, [r3], -r0, lsl #4
   1fb9c:	strtmi	r4, [r8], -r2, lsr #12
   1fba0:	ldrsbthi	pc, [r4], -r8	; <UNPREDICTABLE>
   1fba4:	stc2	0, cr15, [ip, #180]	; 0xb4
   1fba8:	ldrtmi	fp, [r8], -r8, lsl #19
   1fbac:	mcr2	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   1fbb0:			; <UNDEFINED> instruction: 0xf01368ab
   1fbb4:			; <UNDEFINED> instruction: 0xf0000602
   1fbb8:			; <UNDEFINED> instruction: 0xf8df82c9
   1fbbc:	ldrbtmi	r0, [r8], #-2156	; 0xfffff794
   1fbc0:	ldc2	0, cr15, [r4], {39}	; 0x27
   1fbc4:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fbc8:			; <UNDEFINED> instruction: 0xf0274478
   1fbcc:			; <UNDEFINED> instruction: 0xf8dffc0f
   1fbd0:	ldrbtmi	r0, [r8], #-2144	; 0xfffff7a0
   1fbd4:	stc2	0, cr15, [sl], {39}	; 0x27
   1fbd8:	ldcllt	7, cr15, [r8], #1016	; 0x3f8
   1fbdc:	strmi	lr, [r2, #-2520]	; 0xfffff628
   1fbe0:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fbe4:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fbe8:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1fbec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fbf0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fbf4:			; <UNDEFINED> instruction: 0xf0274478
   1fbf8:			; <UNDEFINED> instruction: 0xf8dffbd3
   1fbfc:	ldrbtmi	r0, [r8], #-2116	; 0xfffff7bc
   1fc00:	blx	ffd5bca6 <strspn@plt+0xffd4329e>
   1fc04:	stcllt	7, cr15, [r2], #1016	; 0x3f8
   1fc08:	blge	da368 <strspn@plt+0xc1960>
   1fc0c:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fc10:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fc14:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fc18:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fc1c:	blge	5a358 <strspn@plt+0x41950>
   1fc20:			; <UNDEFINED> instruction: 0xf0274478
   1fc24:	ldmib	r6, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   1fc28:	tstmi	r3, #0, 6
   1fc2c:	ldmib	r6, {r0, r1, r8, ip, lr, pc}^
   1fc30:	tstmi	r3, #134217728	; 0x8000000
   1fc34:	stmiavs	fp!, {r0, r3, r8, ip, lr, pc}
   1fc38:	streq	pc, [r2], #-19	; 0xffffffed
   1fc3c:	cmphi	pc, r0	; <UNPREDICTABLE>
   1fc40:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1fc44:			; <UNDEFINED> instruction: 0xf0274478
   1fc48:			; <UNDEFINED> instruction: 0xf8dffbd1
   1fc4c:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
   1fc50:	blx	ff35bcf6 <strspn@plt+0xff3432ee>
   1fc54:	ldclt	7, cr15, [sl], #1016	; 0x3f8
   1fc58:	strmi	lr, [r6, #-2518]	; 0xfffff62a
   1fc5c:	ubfxcs	pc, pc, #17, #25
   1fc60:	ubfxne	pc, pc, #17, #25
   1fc64:	ubfxeq	pc, pc, #17, #25
   1fc68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fc6c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   1fc70:			; <UNDEFINED> instruction: 0xf0274478
   1fc74:	blvs	fec9ead0 <strspn@plt+0xfec860c8>
   1fc78:	ubfxeq	pc, pc, #17, #9
   1fc7c:	movwcs	lr, #51670	; 0xc9d6
   1fc80:	tstls	r0, r8, ror r4
   1fc84:	mcr2	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   1fc88:			; <UNDEFINED> instruction: 0x07dcf8df
   1fc8c:			; <UNDEFINED> instruction: 0xf0274478
   1fc90:			; <UNDEFINED> instruction: 0xf7fefbad
   1fc94:			; <UNDEFINED> instruction: 0xf8dfbc9b
   1fc98:	ldrbtmi	r0, [r8], #-2004	; 0xfffff82c
   1fc9c:	blx	fe9dbd42 <strspn@plt+0xfe9c333a>
   1fca0:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   1fca4:			; <UNDEFINED> instruction: 0xf813463b
   1fca8:	bcs	2a8b4 <strspn@plt+0x11eac>
   1fcac:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   1fcb0:	mvnsle	r4, fp, lsl #5
   1fcb4:	strmi	lr, [r6, #-2518]	; 0xfffff62a
   1fcb8:	sbfxeq	pc, pc, #17, #21
   1fcbc:	sbfxcs	pc, pc, #17, #21
   1fcc0:	sbfxne	pc, pc, #17, #21
   1fcc4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1fcc8:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   1fccc:	andls	r4, r9, r9, ror r4
   1fcd0:	blx	19dbd76 <strspn@plt+0x19c336e>
   1fcd4:	strmi	lr, [r8, #-2518]	; 0xfffff62a
   1fcd8:	sbfxne	pc, pc, #17, #1
   1fcdc:	sbfxcs	pc, pc, #17, #1
   1fce0:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   1fce4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1fce8:	tstls	r9, r0, lsl #10
   1fcec:	blx	165bd92 <strspn@plt+0x164338a>
   1fcf0:			; <UNDEFINED> instruction: 0x2790f8df
   1fcf4:			; <UNDEFINED> instruction: 0x0790f8df
   1fcf8:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   1fcfc:			; <UNDEFINED> instruction: 0xf0274478
   1fd00:			; <UNDEFINED> instruction: 0xf607fb4f
   1fd04:	vst4.<illegal width 64>	{d19-d22}, [pc :256], r8
   1fd08:			; <UNDEFINED> instruction: 0xf02d6180
   1fd0c:			; <UNDEFINED> instruction: 0xf8dffa47
   1fd10:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
   1fd14:	blx	1adbdba <strspn@plt+0x1ac33b2>
   1fd18:	mrrclt	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   1fd1c:			; <UNDEFINED> instruction: 0x0770f8df
   1fd20:	ldrbtmi	sl, [r8], #-3098	; 0xfffff3e6
   1fd24:	blx	18dbdca <strspn@plt+0x18c33c2>
   1fd28:	andscs	r6, r0, #56320	; 0xdc00
   1fd2c:	andls	r4, r0, #70254592	; 0x4300000
   1fd30:	ldrtmi	r4, [sl], -r8, lsr #12
   1fd34:			; <UNDEFINED> instruction: 0xf02d9401
   1fd38:	stmiblt	r8, {r0, r1, r6, r7, sl, fp, ip, sp, lr, pc}
   1fd3c:			; <UNDEFINED> instruction: 0xf7fd4620
   1fd40:	stmiavs	fp!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1fd44:			; <UNDEFINED> instruction: 0x0602f013
   1fd48:	eorhi	pc, r6, #0
   1fd4c:			; <UNDEFINED> instruction: 0x0744f8df
   1fd50:			; <UNDEFINED> instruction: 0xf0274478
   1fd54:			; <UNDEFINED> instruction: 0xf8dffb4b
   1fd58:	ldrbtmi	r0, [r8], #-1856	; 0xfffff8c0
   1fd5c:	blx	11dbe02 <strspn@plt+0x11c33fa>
   1fd60:			; <UNDEFINED> instruction: 0x0738f8df
   1fd64:			; <UNDEFINED> instruction: 0xf0274478
   1fd68:			; <UNDEFINED> instruction: 0xf7fefb41
   1fd6c:			; <UNDEFINED> instruction: 0xf8dfbc2f
   1fd70:	ldrbtmi	r0, [r8], #-1840	; 0xfffff8d0
   1fd74:	blx	edbe1a <strspn@plt+0xec3412>
   1fd78:	strbmi	r4, [r1], -r2, lsr #12
   1fd7c:			; <UNDEFINED> instruction: 0xf7fe4628
   1fd80:			; <UNDEFINED> instruction: 0xf7fefad1
   1fd84:			; <UNDEFINED> instruction: 0xf8dfbc24
   1fd88:	strcs	r1, [r8], #-1820	; 0xfffff8e4
   1fd8c:			; <UNDEFINED> instruction: 0x2718f8df
   1fd90:	stmib	sp, {r3, r5, r9, sl, lr}^
   1fd94:	ldrbtmi	r3, [r9], #-773	; 0xfffffcfb
   1fd98:	movwcc	lr, #14797	; 0x39cd
   1fd9c:	strls	r4, [r0], #-1146	; 0xfffffb86
   1fda0:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
   1fda4:	ldmvs	r2!, {r0, r8, sp}
   1fda8:			; <UNDEFINED> instruction: 0xf02d6931
   1fdac:	ldr	pc, [pc, #-3807]	; 1eed5 <strspn@plt+0x64cd>
   1fdb0:	usateq	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   1fdb4:			; <UNDEFINED> instruction: 0xf0274478
   1fdb8:	ldmib	r6, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1fdbc:	tstmi	r3, #134217728	; 0x8000000
   1fdc0:			; <UNDEFINED> instruction: 0xf8dfd032
   1fdc4:			; <UNDEFINED> instruction: 0xf107a6ec
   1fdc8:			; <UNDEFINED> instruction: 0xf1090810
   1fdcc:			; <UNDEFINED> instruction: 0xf8df07e4
   1fdd0:	ldrbtmi	r9, [sl], #1764	; 0x6e4
   1fdd4:	ldrbtmi	r2, [r9], #1024	; 0x400
   1fdd8:	ldrbmi	r2, [r0], -r0, lsl #10
   1fddc:	blx	1dbe82 <strspn@plt+0x1c347a>
   1fde0:	strtmi	r2, [r9], -r0, lsl #4
   1fde4:	strtmi	r2, [r0], -r4, lsl #6
   1fde8:	andvc	lr, r0, #3358720	; 0x334000
   1fdec:	ldc2l	0, cr15, [lr], #-192	; 0xffffff40
   1fdf0:	movwcs	lr, #10488	; 0x28f8
   1fdf4:			; <UNDEFINED> instruction: 0xf0274648
   1fdf8:	strcc	pc, [r1], #-2771	; 0xfffff52d
   1fdfc:	movwcs	lr, #10710	; 0x29d6
   1fe00:	streq	pc, [r0, #-325]	; 0xfffffebb
   1fe04:	svclt	0x0008429d
   1fe08:	andle	r4, sp, #148, 4	; 0x40000009
   1fe0c:	ssateq	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   1fe10:			; <UNDEFINED> instruction: 0xf0274478
   1fe14:	vstrcs	s30, [r0, #-940]	; 0xfffffc54
   1fe18:	stccs	15, cr11, [r5], {8}
   1fe1c:			; <UNDEFINED> instruction: 0xf8dfd1dd
   1fe20:	ldrbtmi	r0, [r8], #-1692	; 0xfffff964
   1fe24:	blx	ff8dbec8 <strspn@plt+0xff8c34c0>
   1fe28:			; <UNDEFINED> instruction: 0x0694f8df
   1fe2c:			; <UNDEFINED> instruction: 0xf0274478
   1fe30:			; <UNDEFINED> instruction: 0xf7fefadd
   1fe34:			; <UNDEFINED> instruction: 0xf8dfbbcb
   1fe38:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
   1fe3c:	blx	ff5dbee0 <strspn@plt+0xff5c34d8>
   1fe40:			; <UNDEFINED> instruction: 0xf0284628
   1fe44:	bicslt	pc, r8, pc, ror sl	; <UNPREDICTABLE>
   1fe48:			; <UNDEFINED> instruction: 0x267cf8df
   1fe4c:			; <UNDEFINED> instruction: 0x167cf8df
   1fe50:			; <UNDEFINED> instruction: 0x067cf8df
   1fe54:			; <UNDEFINED> instruction: 0xf8df447a
   1fe58:	ldrbtmi	r4, [r9], #-1660	; 0xfffff984
   1fe5c:			; <UNDEFINED> instruction: 0xf0274478
   1fe60:	ldrbtmi	pc, [ip], #-2719	; 0xfffff561	; <UNPREDICTABLE>
   1fe64:	andhi	pc, r4, sp, asr #17
   1fe68:	ldmib	r6, {r1, r6, r9, sl, lr}^
   1fe6c:	movwcs	r0, #16640	; 0x4100
   1fe70:			; <UNDEFINED> instruction: 0xf0309400
   1fe74:			; <UNDEFINED> instruction: 0xf8dffc3b
   1fe78:	ldrbtmi	r0, [r8], #-1632	; 0xfffff9a0
   1fe7c:	blx	feddbf20 <strspn@plt+0xfedc3518>
   1fe80:			; <UNDEFINED> instruction: 0x2658f8df
   1fe84:			; <UNDEFINED> instruction: 0x1658f8df
   1fe88:			; <UNDEFINED> instruction: 0x0658f8df
   1fe8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fe90:			; <UNDEFINED> instruction: 0xf0274478
   1fe94:			; <UNDEFINED> instruction: 0xf107fa85
   1fe98:	vst4.8	{d16-d19}, [pc], r8
   1fe9c:			; <UNDEFINED> instruction: 0xf02d617f
   1fea0:			; <UNDEFINED> instruction: 0xf8dff97d
   1fea4:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
   1fea8:	blx	fe85bf4c <strspn@plt+0xfe843544>
   1feac:	bllt	fe3ddeac <strspn@plt+0xfe3c54a4>
   1feb0:			; <UNDEFINED> instruction: 0xf8df4610
   1feb4:			; <UNDEFINED> instruction: 0x46192638
   1feb8:	ldrbtmi	r2, [sl], #-772	; 0xfffffcfc
   1febc:	stc2l	0, cr15, [ip, #-196]	; 0xffffff3c
   1fec0:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fec4:			; <UNDEFINED> instruction: 0x2628f8df
   1fec8:			; <UNDEFINED> instruction: 0x1628f8df
   1fecc:			; <UNDEFINED> instruction: 0x0628f8df
   1fed0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1fed4:			; <UNDEFINED> instruction: 0xf0274478
   1fed8:	ldmib	r6, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}^
   1fedc:			; <UNDEFINED> instruction: 0xf0170100
   1fee0:			; <UNDEFINED> instruction: 0xf8dffb41
   1fee4:	ldrbtmi	r0, [r8], #-1560	; 0xfffff9e8
   1fee8:	blx	fe05bf8c <strspn@plt+0xfe043584>
   1feec:	stclt	7, cr15, [r9], {254}	; 0xfe
   1fef0:	strtmi	r4, [r2], -r8, lsr #12
   1fef4:			; <UNDEFINED> instruction: 0xf0282101
   1fef8:			; <UNDEFINED> instruction: 0xf7fffa27
   1fefc:			; <UNDEFINED> instruction: 0xf8dfb8aa
   1ff00:			; <UNDEFINED> instruction: 0xf8df0600
   1ff04:	ldrbtmi	r7, [r8], #-1536	; 0xfffffa00
   1ff08:	blx	1c5bfac <strspn@plt+0x1c435a4>
   1ff0c:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ff10:	strls	r4, [r6], #-1151	; 0xfffffb81
   1ff14:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1ff18:	strls	r4, [r3], #-1028	; 0xfffffbfc
   1ff1c:	tsteq	r0, r8, lsl #2	; <UNPREDICTABLE>
   1ff20:			; <UNDEFINED> instruction: 0x462868b2
   1ff24:	ldrcs	r9, [r8, #-770]	; 0xfffffcfe
   1ff28:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
   1ff2c:			; <UNDEFINED> instruction: 0xf02d5700
   1ff30:	pkhbt	pc, sl, sp, lsl #28	; <UNPREDICTABLE>
   1ff34:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ff38:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ff3c:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ff40:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ff44:			; <UNDEFINED> instruction: 0xf0274478
   1ff48:	ldrtmi	pc, [r8], -fp, lsr #20	; <UNPREDICTABLE>
   1ff4c:	ldc2	0, cr15, [r0], {44}	; 0x2c
   1ff50:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ff54:			; <UNDEFINED> instruction: 0xf0274478
   1ff58:	strt	pc, [fp], r9, asr #20
   1ff5c:	ldrcs	pc, [ip, #2271]!	; 0x8df
   1ff60:	ldrne	pc, [ip, #2271]!	; 0x8df
   1ff64:	ldreq	pc, [ip, #2271]!	; 0x8df
   1ff68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ff6c:			; <UNDEFINED> instruction: 0xf0274478
   1ff70:			; <UNDEFINED> instruction: 0x4638fa17
   1ff74:	ldc2l	0, cr15, [ip], #-176	; 0xffffff50
   1ff78:	blt	ffb1df78 <strspn@plt+0xffb05570>
   1ff7c:	streq	pc, [r8, #2271]!	; 0x8df
   1ff80:			; <UNDEFINED> instruction: 0xf8df3708
   1ff84:	strcs	sl, [r0, #-1448]	; 0xfffffa58
   1ff88:			; <UNDEFINED> instruction: 0xf8df4478
   1ff8c:			; <UNDEFINED> instruction: 0xf02795a4
   1ff90:			; <UNDEFINED> instruction: 0xf8dffa2d
   1ff94:	ldrbtmi	r8, [sl], #1440	; 0x5a0
   1ff98:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1ff9c:	movwcs	lr, #10487	; 0x28f7
   1ffa0:			; <UNDEFINED> instruction: 0xf8dfb175
   1ffa4:			; <UNDEFINED> instruction: 0x46410594
   1ffa8:			; <UNDEFINED> instruction: 0xf0274478
   1ffac:	vstrcs.16	s30, [r1, #-498]	; 0xfffffe0e	; <UNPREDICTABLE>
   1ffb0:			; <UNDEFINED> instruction: 0xf8dfd00a
   1ffb4:	ldrbtmi	r0, [r8], #-1416	; 0xfffffa78
   1ffb8:	blx	65c05c <strspn@plt+0x643654>
   1ffbc:	ldclt	7, cr15, [r6], #1016	; 0x3f8
   1ffc0:			; <UNDEFINED> instruction: 0x46484651
   1ffc4:			; <UNDEFINED> instruction: 0xf9ecf027
   1ffc8:	strb	r3, [r7, r1, lsl #10]!
   1ffcc:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ffd0:			; <UNDEFINED> instruction: 0xf8df4628
   1ffd4:	ldrbtmi	r1, [sl], #-1392	; 0xfffffa90
   1ffd8:	strbls	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ffdc:			; <UNDEFINED> instruction: 0xf0274479
   1ffe0:	ldmib	r6, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   1ffe4:			; <UNDEFINED> instruction: 0xf0170104
   1ffe8:	ldrbtmi	pc, [r9], #2749	; 0xabd	; <UNPREDICTABLE>
   1ffec:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1fff0:	strbmi	r4, [r9], -r8, lsr #12
   1fff4:			; <UNDEFINED> instruction: 0xf027447a
   1fff8:			; <UNDEFINED> instruction: 0xf108f9d3
   1fffc:	andls	r0, r0, #180, 4	; 0x4000000b
   20000:			; <UNDEFINED> instruction: 0xf8df4623
   20004:	strls	r2, [r1], #-1356	; 0xfffffab4
   20008:	ldmib	r6, {r1, r3, r4, r5, r6, sl, lr}^
   2000c:			; <UNDEFINED> instruction: 0xf0300106
   20010:			; <UNDEFINED> instruction: 0xf8dffb6d
   20014:	strbmi	r2, [r9], -r0, asr #10
   20018:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   2001c:			; <UNDEFINED> instruction: 0xf9c0f027
   20020:	andseq	pc, r8, r7, lsl #2
   20024:	tstmi	r1, r0, asr #4	; <UNPREDICTABLE>
   20028:			; <UNDEFINED> instruction: 0xf8b8f02d
   2002c:	strcs	pc, [r8, #-2271]!	; 0xfffff721
   20030:	strtmi	r4, [r8], -r9, asr #12
   20034:			; <UNDEFINED> instruction: 0xf027447a
   20038:	vmul.i8	d15, d29, d19
   2003c:	vhadd.s8	q10, q8, <illegal reg q8.5>
   20040:			; <UNDEFINED> instruction: 0xf02d4101
   20044:			; <UNDEFINED> instruction: 0xf8dff8ab
   20048:	ldrbtmi	r0, [r8], #-1300	; 0xfffffaec
   2004c:			; <UNDEFINED> instruction: 0xf9cef027
   20050:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20054:			; <UNDEFINED> instruction: 0xbc06e9d8
   20058:			; <UNDEFINED> instruction: 0xf8df4651
   2005c:	blge	8a1474 <strspn@plt+0x888a6c>
   20060:	strcs	pc, [r0, #-2271]	; 0xfffff721
   20064:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   20068:	ldrbtmi	fp, [sl], #-3072	; 0xfffff400
   2006c:	ldfeqp	f7, [r8], #-52	; 0xffffffcc
   20070:	cdp	3, 0, cr9, cr8, cr11, {0}
   20074:			; <UNDEFINED> instruction: 0xf8cd0a10
   20078:			; <UNDEFINED> instruction: 0xf027c028
   2007c:			; <UNDEFINED> instruction: 0xf8dff991
   20080:	ldrbtmi	r0, [r8], #-1256	; 0xfffffb18
   20084:			; <UNDEFINED> instruction: 0xf9b2f027
   20088:	ldrdhi	pc, [r0], -r8	; <UNPREDICTABLE>
   2008c:	subcs	r9, r8, #10240	; 0x2800
   20090:	andls	r4, r0, #40, 12	; 0x2800000
   20094:	movwls	r4, #5698	; 0x1642
   20098:			; <UNDEFINED> instruction: 0xf02d4623
   2009c:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
   200a0:	svcge	0x0012f47e
   200a4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   200a8:	vmov	r2, s19
   200ac:			; <UNDEFINED> instruction: 0xf0271a10
   200b0:	bls	29e694 <strspn@plt+0x285c8c>
   200b4:	strtmi	r9, [r3], -fp, lsl #18
   200b8:	addsvc	pc, r0, #8388608	; 0x800000
   200bc:			; <UNDEFINED> instruction: 0xf8df9200
   200c0:	strls	r2, [r1], #-1196	; 0xfffffb54
   200c4:	ldmdb	r1, {r1, r3, r4, r5, r6, sl, lr}^
   200c8:			; <UNDEFINED> instruction: 0xf0310104
   200cc:	blls	2de758 <strspn@plt+0x2c5d50>
   200d0:	ldrcs	pc, [ip], #2271	; 0x8df
   200d4:	mrc	6, 0, r4, cr8, cr1, {2}
   200d8:	ldmib	r3, {r4, r9, fp}^
   200dc:	ldrbtmi	fp, [sl], #-3074	; 0xfffff3fe
   200e0:			; <UNDEFINED> instruction: 0xbc00e9cd
   200e4:			; <UNDEFINED> instruction: 0xf95cf027
   200e8:			; <UNDEFINED> instruction: 0xf8df9b0a
   200ec:	ldrbmi	r2, [r1], -r8, lsl #9
   200f0:	beq	45b958 <strspn@plt+0x442f50>
   200f4:			; <UNDEFINED> instruction: 0xbc04e9d3
   200f8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   200fc:			; <UNDEFINED> instruction: 0xf027bc00
   20100:	blls	2de644 <strspn@plt+0x2c5c3c>
   20104:	mrc	6, 0, r4, cr8, cr1, {2}
   20108:	ldmib	r3, {r4, r9, fp}^
   2010c:	ldrmi	r2, [r3], r6, lsl #6
   20110:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20114:			; <UNDEFINED> instruction: 0x46d9469a
   20118:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2011c:			; <UNDEFINED> instruction: 0xf0279a00
   20120:	blls	31e624 <strspn@plt+0x305c1c>
   20124:	andseq	pc, r0, r3, lsl #2
   20128:			; <UNDEFINED> instruction: 0xf89af7fe
   2012c:	ldreq	r6, [fp, fp, lsr #17]
   20130:	addhi	pc, r1, #64, 2
   20134:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20138:			; <UNDEFINED> instruction: 0xf0274478
   2013c:			; <UNDEFINED> instruction: 0xf8dff957
   20140:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
   20144:			; <UNDEFINED> instruction: 0xf952f027
   20148:	mrclt	7, 5, APSR_nzcv, cr14, cr14, {7}
   2014c:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20150:			; <UNDEFINED> instruction: 0xf1483410
   20154:			; <UNDEFINED> instruction: 0xf10d0300
   20158:	ldrbtmi	r0, [r8], #-2376	; 0xfffff6b8
   2015c:	movwls	r9, #54284	; 0xd40c
   20160:			; <UNDEFINED> instruction: 0xf944f027
   20164:	strtmi	pc, [r0], #-2271	; 0xfffff721
   20168:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2016c:	ldrgt	pc, [ip], #-2271	; 0xfffff721
   20170:	tsteq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   20174:	ldrbtmi	r9, [ip], #-1540	; 0xfffff9fc
   20178:	strvs	lr, [r5], -sp, asr #19
   2017c:	ldmvs	sl!, {r2, r3, r4, r5, r6, r7, sl, lr}
   20180:			; <UNDEFINED> instruction: 0xf8cd2608
   20184:	strtmi	r8, [r8], -ip
   20188:	ldcne	8, cr15, [r8], {89}	; 0x59
   2018c:			; <UNDEFINED> instruction: 0x4c01e9cd
   20190:			; <UNDEFINED> instruction: 0xf02d9600
   20194:	ldr	pc, [r5, #-3307]	; 0xfffff315
   20198:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
   2019c:			; <UNDEFINED> instruction: 0xf926f027
   201a0:			; <UNDEFINED> instruction: 0xf64a68a2
   201a4:			; <UNDEFINED> instruction: 0xf6ca23ab
   201a8:	ldclmi	3, cr2, [sl], #680	; 0x2a8
   201ac:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   201b0:	andcc	pc, r2, #166912	; 0x28c00
   201b4:	ldrbtmi	r4, [ip], #-3064	; 0xfffff408
   201b8:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   201bc:	stmib	sp, {r3, r4, r8, sl, sp}^
   201c0:	blge	7ad1cc <strspn@plt+0x7947c4>
   201c4:	ldmdaeq	r2, {r1, r2, r9, sl, ip, pc}^
   201c8:	strvs	lr, [r4], -sp, asr #19
   201cc:	strls	r9, [r0, #-1539]	; 0xfffff9fd
   201d0:	stc2l	0, cr15, [ip], {45}	; 0x2d
   201d4:	bmi	ffc998d8 <strspn@plt+0xffc80ed0>
   201d8:	ldmibmi	r1!, {r3, r5, r9, sl, lr}^
   201dc:	ldrbtmi	r3, [sl], #-1228	; 0xfffffb34
   201e0:			; <UNDEFINED> instruction: 0xf0274479
   201e4:	bmi	ffc1e560 <strspn@plt+0xffc05b58>
   201e8:	strls	r4, [r0], #-1603	; 0xfffff9bd
   201ec:			; <UNDEFINED> instruction: 0xf8cd447a
   201f0:	ldmib	r6, {r2, pc}^
   201f4:			; <UNDEFINED> instruction: 0xf0300104
   201f8:	ldmib	r6, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   201fc:	bmi	ffab161c <strspn@plt+0xffa98c14>
   20200:	stmiami	fp!, {r1, r3, r5, r6, r7, r8, fp, lr}^
   20204:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   20208:	ldrbtmi	r4, [r9], #-1280	; 0xfffffb00
   2020c:			; <UNDEFINED> instruction: 0xf0274478
   20210:	ldmib	r6, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}^
   20214:	movwcs	r4, #1286	; 0x506
   20218:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2021c:	svclt	0x000842ab
   20220:			; <UNDEFINED> instruction: 0xf08042a2
   20224:			; <UNDEFINED> instruction: 0xf8df822d
   20228:	svcmi	0x00e3838c
   2022c:	strmi	lr, [r8, #-2518]	; 0xfffff62a
   20230:	ldrbtmi	r4, [pc], #-1272	; 20238 <strspn@plt+0x7830>
   20234:	strbmi	r4, [r1], -r1, ror #21
   20238:			; <UNDEFINED> instruction: 0x4638447a
   2023c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   20240:			; <UNDEFINED> instruction: 0xf8aef027
   20244:	ldrdeq	lr, [r8, -r6]
   20248:	blx	fee5c300 <strspn@plt+0xfee438f8>
   2024c:			; <UNDEFINED> instruction: 0xf8eef027
   20250:	strmi	lr, [sl, #-2518]	; 0xfffff62a
   20254:			; <UNDEFINED> instruction: 0x46414ada
   20258:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   2025c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   20260:			; <UNDEFINED> instruction: 0xf89ef027
   20264:	ldrdeq	lr, [sl, -r6]
   20268:	blx	fea5c320 <strspn@plt+0xfea43918>
   2026c:			; <UNDEFINED> instruction: 0xf8def027
   20270:	strmi	lr, [ip, #-2518]	; 0xfffff62a
   20274:			; <UNDEFINED> instruction: 0x46414ad3
   20278:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2027c:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   20280:			; <UNDEFINED> instruction: 0xf88ef027
   20284:	strmi	lr, [lr, #-2518]	; 0xfffff62a
   20288:	strbmi	r4, [r1], -pc, asr #21
   2028c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   20290:	strmi	lr, [r0, #-2509]	; 0xfffff633
   20294:			; <UNDEFINED> instruction: 0xf884f027
   20298:	bllt	fee9e29c <strspn@plt+0xfee85894>
   2029c:	andeq	r7, r6, lr, ror #12
   202a0:	andeq	r2, r4, ip, ror #22
   202a4:	andeq	r5, r3, r0, ror #17
   202a8:	ldrdeq	r5, [r3], -r4
   202ac:	andeq	r5, r3, r8, asr #17
   202b0:	andeq	r7, r4, sl, lsr #30
   202b4:	strdeq	r7, [r6], -r2
   202b8:			; <UNDEFINED> instruction: 0x0004b6b2
   202bc:	andeq	r5, r4, r4, lsr #12
   202c0:	andeq	r3, r3, r2, lsl #14
   202c4:	andeq	lr, r3, r4, ror r8
   202c8:	andeq	r4, r3, sl, ror #3
   202cc:	muleq	r3, r6, fp
   202d0:	andeq	r5, r4, r0, asr #11
   202d4:	muleq	r3, lr, r6
   202d8:	andeq	lr, r3, r0, lsl r8
   202dc:	andeq	r4, r3, lr, lsl #3
   202e0:	muleq	r3, r6, sl
   202e4:	andeq	r5, r4, r8, asr r5
   202e8:	andeq	r3, r3, r6, lsr r6
   202ec:	andeq	lr, r3, r8, lsr #15
   202f0:	andeq	r4, r3, r6, lsr #2
   202f4:	andeq	r3, r3, r8, asr #12
   202f8:	andeq	r5, r3, sl, asr #7
   202fc:	strdeq	r5, [r4], -r0
   20300:	andeq	lr, r3, lr, lsr #14
   20304:	andeq	r4, r3, ip, lsr #1
   20308:	andeq	r3, r3, r8, asr r5
   2030c:	andeq	r5, r3, r2, lsl r2
   20310:	andeq	r5, r4, ip, ror #8
   20314:	strdeq	r7, [r6], -r2
   20318:	andeq	ip, r3, r0, ror sl
   2031c:	andeq	r5, r3, r2, lsr #14
   20320:	muleq	r3, r0, r5
   20324:	andeq	lr, r3, sl, lsl #13
   20328:			; <UNDEFINED> instruction: 0x000673b4
   2032c:	andeq	r3, r3, lr, asr #9
   20330:	andeq	r4, r6, r0, asr #6
   20334:	andeq	r5, r4, r2, ror #7
   20338:	andeq	r5, r3, sl, lsr #14
   2033c:	andeq	lr, r3, r0, lsr #12
   20340:	andeq	r7, r6, sl, asr #6
   20344:	andeq	r5, r3, sl, ror #16
   20348:	andeq	r5, r4, r0, lsl #7
   2034c:	ldrdeq	r3, [r3], -r2
   20350:	andeq	r5, r3, r0, asr r8
   20354:	andeq	r3, r3, lr, lsr r4
   20358:	andeq	r5, r3, r4, asr r8
   2035c:	andeq	r7, r6, sl, asr #5
   20360:	andeq	r3, r3, ip, ror r4
   20364:	andeq	r5, r3, r8, lsr r8
   20368:	andeq	lr, r7, r8, asr ip
   2036c:	andeq	fp, r4, r6, lsl #7
   20370:	andeq	r5, r3, lr, lsl #16
   20374:	andeq	lr, r3, ip, lsr r5
   20378:	andeq	r7, r6, sl, asr r2
   2037c:	andeq	fp, r4, sl, lsl r3
   20380:	andeq	r5, r4, ip, lsl #5
   20384:	andeq	r3, r3, sl, ror #6
   20388:	andeq	lr, r7, ip, lsr #23
   2038c:	andeq	r5, r3, lr, ror #11
   20390:	andeq	r3, r3, r2, asr #7
   20394:			; <UNDEFINED> instruction: 0x0003e4b4
   20398:	ldrdeq	r7, [r6], -r6
   2039c:	strdeq	r3, [r3], -sl
   203a0:	muleq	r6, r0, r1
   203a4:	andeq	r7, r6, r2, lsl #3
   203a8:	andeq	r7, r6, r4, ror r1
   203ac:	andeq	r7, r6, r6, lsr r1
   203b0:	andeq	r7, r6, sl, lsr #2
   203b4:	andeq	r7, r6, lr, lsl r1
   203b8:	andeq	r7, r6, r0, lsl r1
   203bc:	andeq	r3, r3, r4, ror #26
   203c0:	andeq	r3, r3, r8, lsr #5
   203c4:	andeq	lr, r7, sl, lsl #21
   203c8:			; <UNDEFINED> instruction: 0x000352b4
   203cc:	andeq	r5, r4, r8, asr #2
   203d0:	andeq	r5, r3, r2, lsr #5
   203d4:	andeq	lr, r3, r6, ror r3
   203d8:	andeq	r3, r3, r8, ror #3
   203dc:	andeq	r5, r3, r4, asr #9
   203e0:	ldrdeq	r5, [r3], -sl
   203e4:	andeq	r7, r6, lr, ror r0
   203e8:	andeq	r5, r3, sl, asr #9
   203ec:	andeq	r5, r3, ip, asr #9
   203f0:	andeq	r5, r3, sl, asr #9
   203f4:	andeq	r5, r3, r8, asr #9
   203f8:			; <UNDEFINED> instruction: 0x000354be
   203fc:			; <UNDEFINED> instruction: 0x000354b4
   20400:	andeq	r5, r3, lr, lsr #9
   20404:	andeq	r5, r3, r0, lsr #9
   20408:	muleq	r3, sl, r4
   2040c:	muleq	r3, r4, r4
   20410:	andeq	r5, r3, lr, lsl #9
   20414:	muleq	r3, r0, r4
   20418:	andeq	r5, r3, lr, lsl #9
   2041c:	andeq	r5, r3, ip, lsl #9
   20420:	muleq	r3, r2, r4
   20424:	andeq	r5, r3, sl, lsl #5
   20428:	ldrdeq	r4, [r3], -r6
   2042c:	andeq	lr, r3, r0, asr #3
   20430:			; <UNDEFINED> instruction: 0x0003e1b6
   20434:	andeq	r4, r3, r0, ror #26
   20438:	andeq	r4, r4, sl, lsr pc
   2043c:	andeq	r3, r3, r8, lsl r0
   20440:	andeq	lr, r3, sl, lsl #3
   20444:	andeq	r5, r3, r8, asr r4
   20448:	andeq	r4, r4, lr, lsl #30
   2044c:	andeq	r2, r3, ip, ror #31
   20450:	andeq	r4, r3, r0, asr sp
   20454:	andeq	lr, r3, sl, lsr r1
   20458:	andeq	r5, r3, r8, ror #4
   2045c:			; <UNDEFINED> instruction: 0x00044ebe
   20460:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   20464:	andeq	r5, r3, ip, asr r2
   20468:	strdeq	lr, [r3], -ip
   2046c:	andeq	r4, r4, lr, lsl #29
   20470:	andeq	r2, r3, r8, asr #30
   20474:	andeq	r4, r3, r2, lsl #30
   20478:	andeq	r3, r5, r0, lsl #3
   2047c:	andeq	r6, r6, r2, ror #27
   20480:	ldrdeq	r4, [r3], -r8
   20484:	ldrdeq	r4, [r3], -lr
   20488:	andeq	r2, r3, r0, lsl #31
   2048c:	andeq	lr, r3, r6, ror r0
   20490:	andeq	r5, r3, r6, asr #2
   20494:	andeq	r4, r3, r4, asr #24
   20498:	andeq	lr, r3, lr, lsr #32
   2049c:	andeq	lr, r3, r4, lsr #32
   204a0:	andeq	r6, r6, r2, asr sp
   204a4:			; <UNDEFINED> instruction: 0xffffdb63
   204a8:			; <UNDEFINED> instruction: 0xffffdb81
   204ac:	andeq	r5, r3, r0, asr #32
   204b0:	andeq	r2, r4, r2, lsl r2
   204b4:	andeq	r5, r3, r2, lsr #32
   204b8:			; <UNDEFINED> instruction: 0x00066cb4
   204bc:	andeq	r3, r3, sl, ror #6
   204c0:			; <UNDEFINED> instruction: 0x0003deb4
   204c4:	andeq	r4, r4, lr, ror #25
   204c8:			; <UNDEFINED> instruction: 0x00034fb0
   204cc:	strdeq	r2, [r5], -r2	; <UNPREDICTABLE>
   204d0:	andeq	r2, r3, r0, lsr #28
   204d4:	andeq	lr, r7, r2, lsl #12
   204d8:	andeq	r6, r6, sl, asr #24
   204dc:	andeq	sp, r3, ip, asr #29
   204e0:			; <UNDEFINED> instruction: 0x00052fbe
   204e4:	andeq	r2, r3, ip, ror #27
   204e8:	andeq	sp, r3, r2, ror #29
   204ec:	andeq	r4, r3, r6, ror sl
   204f0:	andeq	r4, r3, r0, lsr fp
   204f4:	andeq	r2, r5, sl, ror pc
   204f8:	andeq	r2, r3, r8, lsr #27
   204fc:	ldrdeq	r6, [r6], -lr
   20500:	andeq	r5, r3, sl, ror r1
   20504:			; <UNDEFINED> instruction: 0xffffda0d
   20508:			; <UNDEFINED> instruction: 0xffffdf81
   2050c:	andeq	r4, r3, r0, ror pc
   20510:	andeq	r2, r5, sl, lsl #30
   20514:	andeq	r2, r3, r8, lsr sp
   20518:	andeq	r6, r6, r0, ror fp
   2051c:	andeq	r4, r3, r8, asr #30
   20520:	andeq	r6, r6, sl, asr fp
   20524:	andeq	r2, r3, r0, lsl sp
   20528:	andeq	r5, r3, ip, ror #2
   2052c:			; <UNDEFINED> instruction: 0x00052eb6
   20530:	muleq	r3, r8, lr
   20534:	andeq	r6, r6, sl, lsr #22
   20538:	andeq	r4, r3, r8, lsl #29
   2053c:	andeq	r7, r4, r6, lsr r4
   20540:	andeq	r4, r3, lr, lsr #24
   20544:	andeq	r4, r3, r4, lsr ip
   20548:	ldrdeq	r6, [r6], -sl
   2054c:	andeq	r4, r3, r8, lsr #24
   20550:	andeq	r4, r3, r4, lsr ip
   20554:	andeq	r4, r3, lr, asr ip
   20558:	andeq	r4, r3, r0, asr ip
   2055c:	andeq	sp, r3, lr, lsr sp
   20560:	andeq	r2, r3, r8, lsr #23
   20564:	ldrdeq	ip, [r3], -sl
   20568:	andeq	r5, r3, sl
   2056c:	ldrdeq	r4, [r3], -ip
   20570:	ldrdeq	r4, [r3], -lr
   20574:	ldrdeq	r4, [r3], -r0
   20578:	andeq	r4, r3, r0, asr #31
   2057c:	andeq	r4, r3, ip, asr r8
   20580:	andeq	sp, r3, r6, asr #24
   20584:	andeq	r4, r3, r6, asr #25
   20588:			; <UNDEFINED> instruction: 0xffffd7a7
   2058c:			; <UNDEFINED> instruction: 0xffffd7b9
   20590:	andeq	r4, r3, r6, lsl #25
   20594:			; <UNDEFINED> instruction: 0xffffd6cb
   20598:			; <UNDEFINED> instruction: 0xffffd763
   2059c:	ldrdeq	r4, [r3], -lr
   205a0:	andeq	r4, r3, ip, ror #21
   205a4:	andeq	r4, r3, ip, ror #21
   205a8:	strdeq	r4, [r3], -r8
   205ac:			; <UNDEFINED> instruction: 0x000668ba
   205b0:	andeq	r2, r3, r0, lsl #20
   205b4:	muleq	r6, r4, r8
   205b8:	ldrdeq	r2, [r3], -sl
   205bc:	ldrdeq	r4, [r3], -ip
   205c0:	andeq	r4, r3, sl, asr #21
   205c4:			; <UNDEFINED> instruction: 0x00034ab6
   205c8:			; <UNDEFINED> instruction: 0x00034aba
   205cc:	stmdbhi	r2, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   205d0:	bmi	d72aa8 <strspn@plt+0xd5a0a0>
   205d4:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
   205d8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   205dc:	ldrbtmi	r8, [r8], #-2304	; 0xfffff700
   205e0:			; <UNDEFINED> instruction: 0xf0269109
   205e4:	bmi	ce0160 <strspn@plt+0xcc7758>
   205e8:	stmdbls	r9, {r3, r5, r9, sl, lr}
   205ec:			; <UNDEFINED> instruction: 0xf026447a
   205f0:	ldmib	r6, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   205f4:	mrrcne	3, 0, r2, sp, cr4
   205f8:			; <UNDEFINED> instruction: 0xf1b2bf08
   205fc:	ldrshtle	r3, [r5], -pc
   20600:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   20604:	cdp2	0, 12, cr15, cr12, cr6, {1}
   20608:	stmdbmi	ip!, {r0, r1, r3, r5, r9, fp, lr}
   2060c:	ldrbtmi	r4, [sl], #-2092	; 0xfffff7d4
   20610:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20614:	cdp2	0, 12, cr15, cr4, cr6, {1}
   20618:	bmi	af2ac8 <strspn@plt+0xada0c0>
   2061c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   20620:	orrvc	pc, r4, r1, lsl #10
   20624:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   20628:	ldmib	r6, {r8, r9, ip}^
   2062c:			; <UNDEFINED> instruction: 0xf0300106
   20630:			; <UNDEFINED> instruction: 0xf7fffeef
   20634:	stmdami	r5!, {r4, fp, ip, sp, pc}
   20638:			; <UNDEFINED> instruction: 0xf0264478
   2063c:	blmi	9601a0 <strspn@plt+0x947798>
   20640:	strtmi	r9, [r8], -r6, lsl #8
   20644:			; <UNDEFINED> instruction: 0xf04f9405
   20648:	strls	r0, [r4], #-3080	; 0xfffff3f8
   2064c:	cmpeq	r8, r8, lsl #2	; <UNPREDICTABLE>
   20650:	bls	2c5664 <strspn@plt+0x2acc5c>
   20654:	blge	3b6a34 <strspn@plt+0x39e02c>
   20658:	ldmvs	r2, {r1, r2, r3, r4, r8, sl, fp, lr}
   2065c:			; <UNDEFINED> instruction: 0xf8cd447d
   20660:	stmib	sp, {lr, pc}^
   20664:			; <UNDEFINED> instruction: 0xf02d5601
   20668:	strb	pc, [r8, #-2689]!	; 0xfffff57f	; <UNPREDICTABLE>
   2066c:	bmi	6b1eb4 <strspn@plt+0x6994ac>
   20670:	movwcs	r4, #17945	; 0x4619
   20674:			; <UNDEFINED> instruction: 0xf031447a
   20678:	strb	pc, [r5, pc, ror #18]	; <UNPREDICTABLE>
   2067c:	svc	0x0098f7f7
   20680:	tstcs	sl, r0, lsr #12
   20684:			; <UNDEFINED> instruction: 0xffc6f031
   20688:	bicmi	pc, sp, #76, 12	; 0x4c00000
   2068c:	bicmi	pc, ip, #204, 12	; 0xcc00000
   20690:	blx	fe9326e2 <strspn@plt+0xfe919cda>
   20694:	ldrbtmi	r4, [r8], #-1283	; 0xfffffafd
   20698:	stmiaeq	r9!, {r1, r3, r9, sl, lr}^
   2069c:	cdp2	0, 13, cr15, cr2, cr6, {1}
   206a0:	svclt	0x0000e5c1
   206a4:	andeq	r6, r6, lr, ror #9
   206a8:	andeq	sl, r4, r0, asr #28
   206ac:	andeq	r2, r3, lr, lsr #12
   206b0:	andeq	sl, r4, r8, lsr lr
   206b4:	strdeq	r4, [r3], -sl
   206b8:	andeq	sl, r4, r6, lsr #11
   206bc:			; <UNDEFINED> instruction: 0x000664b4
   206c0:	andeq	r2, r3, sl, ror #12
   206c4:	andeq	sp, r7, r6, asr #28
   206c8:	andeq	r4, r3, r4, asr #17
   206cc:			; <UNDEFINED> instruction: 0x00034ab0
   206d0:	andeq	r0, r0, r4, lsr #4
   206d4:			; <UNDEFINED> instruction: 0xffffd2c1
   206d8:			; <UNDEFINED> instruction: 0x000342bc
   206dc:	andeq	r4, r3, r6, ror r6
   206e0:			; <UNDEFINED> instruction: 0xf281fab1
   206e4:	ldmdbeq	r2, {r4, r5, r8, sl, ip, sp, pc}^
   206e8:	svclt	0x00142800
   206ec:	strcs	r4, [r1], #-1556	; 0xfffff9ec
   206f0:	ldmiblt	ip!, {r0, r1, r7, ip, sp, pc}
   206f4:	strmi	r4, [sp], -lr, lsl #16
   206f8:			; <UNDEFINED> instruction: 0xf0264478
   206fc:	stmdami	sp, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   20700:	strtmi	r4, [r1], -sp, lsl #20
   20704:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
   20708:	andls	r4, r0, sl, ror r4
   2070c:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   20710:			; <UNDEFINED> instruction: 0xffecf02f
   20714:	stmdavs	r9!, {r0, r3, fp, lr}^
   20718:	andlt	r4, r3, r8, ror r4
   2071c:	ldrhtmi	lr, [r0], -sp
   20720:	cdplt	0, 3, cr15, cr14, cr6, {1}
   20724:	andlt	r2, r3, r0, lsl #2
   20728:	ldrhtmi	lr, [r0], -sp
   2072c:	ldmdalt	r4!, {r2, r3, r5, ip, sp, lr, pc}
   20730:	andeq	r5, r3, ip, lsr #20
   20734:	andeq	lr, r7, lr, ror r7
   20738:	andeq	r5, r3, r8, lsr #20
   2073c:	andeq	r5, r3, r8, lsr sl
   20740:	andcs	fp, r8, #16, 10	; 0x4000000
   20744:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
   20748:			; <UNDEFINED> instruction: 0xf02a4623
   2074c:	stmdacs	r0, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
   20750:	strtmi	fp, [r0], -ip, lsr #31
   20754:	ldclt	0, cr2, [r0, #-0]
   20758:	andeq	r2, sl, lr, asr r9
   2075c:			; <UNDEFINED> instruction: 0xf381fab1
   20760:	ldmdbeq	fp, {r4, r5, r8, sl, ip, sp, pc}^
   20764:	svclt	0x00182800
   20768:	addlt	r2, r3, r1, lsl #6
   2076c:	stmdblt	fp!, {r2, r3, r9, sl, lr}^
   20770:	movwcs	r4, #2577	; 0xa11
   20774:	ldrmi	r4, [r9], -r0, lsr #12
   20778:	movwls	r4, #5242	; 0x147a
   2077c:	andls	r3, r0, #24, 4	; 0x80000001
   20780:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   20784:	mcr2	0, 2, pc, cr4, cr0, {1}	; <UNPREDICTABLE>
   20788:	ldclt	0, cr11, [r0, #-12]!
   2078c:	movwcs	r4, #2572	; 0xa0c
   20790:	movwls	r4, #5657	; 0x1619
   20794:			; <UNDEFINED> instruction: 0x4605447a
   20798:	andls	r3, r0, #12, 4	; 0xc0000000
   2079c:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   207a0:	mrc2	0, 1, pc, cr6, cr0, {1}
   207a4:	rscle	r2, pc, r0, lsl #24
   207a8:	rscle	r2, r1, r0, lsl #26
   207ac:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   207b0:	cdp2	0, 1, cr15, cr12, cr6, {1}
   207b4:	svclt	0x0000e7dc
   207b8:	andeq	lr, r7, ip, lsl #14
   207bc:	andeq	ip, r3, lr, lsl #4
   207c0:	strdeq	lr, [r7], -r0
   207c4:	strdeq	ip, [r3], -r2
   207c8:	andeq	sl, r3, sl, lsl r7
   207cc:	blx	feccdc94 <strspn@plt+0xfecb528c>
   207d0:	ldcmi	3, cr15, [fp, #-520]!	; 0xfffffdf8
   207d4:	ldcmi	0, cr11, [fp], #-556	; 0xfffffdd4
   207d8:	ldrbtmi	r0, [sp], #-2395	; 0xfffff6a5
   207dc:	svclt	0x00082900
   207e0:	stmdbpl	ip!, {r0, r8, r9, sp}
   207e4:	strls	r6, [r9], #-2084	; 0xfffff7dc
   207e8:	streq	pc, [r0], #-79	; 0xffffffb1
   207ec:	cmnle	r0, r0, lsl #22
   207f0:	vtst.8	d22, d1, d4
   207f4:	vrshl.s8	d16, d22, d0
   207f8:	vsubl.s8	<illegal reg q10.5>, d2, d18
   207fc:	vabal.s8	q8, d2, d7
   20800:	addsmi	r0, r4, #8, 4	; 0x80000000
   20804:	adcmi	fp, ip, #24, 30	; 0x60
   20808:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   2080c:	eorsle	r2, r0, r0, lsl #8
   20810:	tstcs	ip, sl, lsl #12
   20814:	movweq	lr, #6925	; 0x1b0d
   20818:	movwne	lr, #2509	; 0x9cd
   2081c:			; <UNDEFINED> instruction: 0xf02c4623
   20820:	strmi	pc, [r4], -pc, asr #30
   20824:	stmdami	r8!, {r3, r4, r6, r7, r8, fp, ip, sp, pc}
   20828:			; <UNDEFINED> instruction: 0xf0264478
   2082c:			; <UNDEFINED> instruction: 0x4621fddf
   20830:			; <UNDEFINED> instruction: 0xf7ff9803
   20834:	stmdami	r5!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20838:			; <UNDEFINED> instruction: 0xf0264478
   2083c:			; <UNDEFINED> instruction: 0x4621fdd7
   20840:			; <UNDEFINED> instruction: 0xf7ff9804
   20844:	stmdami	r2!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20848:			; <UNDEFINED> instruction: 0xf0264478
   2084c:	stmdals	r5, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   20850:			; <UNDEFINED> instruction: 0xf7ff4621
   20854:	ldmdami	pc, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   20858:			; <UNDEFINED> instruction: 0xf0264478
   2085c:	bmi	7dff80 <strspn@plt+0x7c7578>
   20860:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   20864:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20868:	subsmi	r9, sl, r9, lsl #22
   2086c:	andlt	sp, fp, r6, lsr #2
   20870:			; <UNDEFINED> instruction: 0x460abd30
   20874:	stmdbge	r3, {r3, r4, sl, sp}
   20878:	smlabtmi	r0, sp, r9, lr
   2087c:			; <UNDEFINED> instruction: 0xff20f02c
   20880:	mvnle	r2, r0, lsl #16
   20884:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   20888:	ldc2	0, cr15, [r0, #152]!	; 0x98
   2088c:	stmdals	r3, {r1, r2, r8, fp, ip, pc}
   20890:			; <UNDEFINED> instruction: 0xff64f7ff
   20894:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   20898:	stc2	0, cr15, [r8, #152]!	; 0x98
   2089c:	stmdals	r4, {r0, r1, r2, r8, fp, ip, pc}
   208a0:			; <UNDEFINED> instruction: 0xff5cf7ff
   208a4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   208a8:	stc2	0, cr15, [r0, #152]!	; 0x98
   208ac:	stmdbls	r8, {r0, r2, fp, ip, pc}
   208b0:	strmi	lr, [r8], -pc, asr #15
   208b4:			; <UNDEFINED> instruction: 0xf02b2100
   208b8:	ldrb	pc, [r0, pc, ror #30]	; <UNPREDICTABLE>
   208bc:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
   208c0:	andeq	r2, sl, r6, lsl #9
   208c4:	andeq	r0, r0, r8, asr #4
   208c8:	andeq	r5, r3, r4, lsr r9
   208cc:	andeq	r5, r3, r0, lsr r9
   208d0:	andeq	r5, r3, r0, lsr r9
   208d4:	andeq	sp, r3, r0, lsr r5
   208d8:	strdeq	r2, [sl], -lr
   208dc:	ldrdeq	r5, [r3], -r6
   208e0:	ldrdeq	r5, [r3], -r2
   208e4:	ldrdeq	r5, [r3], -r2
   208e8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   208ec:			; <UNDEFINED> instruction: 0x4604075b
   208f0:	stmdbvs	r3, {r2, r4, sl, ip, lr, pc}^
   208f4:	cmplt	r3, r9, lsl r6
   208f8:			; <UNDEFINED> instruction: 0xf0116881
   208fc:	andle	r0, r4, r4, lsl #2
   20900:			; <UNDEFINED> instruction: 0xf7ff4619
   20904:	stmdbvs	r3!, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   20908:	ldrmi	r4, [r8], -r1, lsl #12
   2090c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   20910:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   20914:	stc2l	0, cr15, [sl, #-152]!	; 0xffffff68
   20918:	ldclt	0, cr2, [r0, #-0]
   2091c:	andcs	r6, r0, #12779520	; 0xc30000
   20920:	stmdbvs	r1, {r0, r1, r3, r6, r8, fp, ip, sp, pc}^
   20924:	teqlt	r1, sl, lsl #12
   20928:			; <UNDEFINED> instruction: 0xf0136883
   2092c:	andle	r0, r2, r4, lsl #4
   20930:			; <UNDEFINED> instruction: 0xff06f7ff
   20934:	strtmi	r4, [r0], -r2, lsl #12
   20938:			; <UNDEFINED> instruction: 0xf7ff69a1
   2093c:	andcs	pc, r0, r7, asr #30
   20940:	svclt	0x0000bd10
   20944:			; <UNDEFINED> instruction: 0x000661b2
   20948:	ldrlt	r6, [r0, #-2369]	; 0xfffff6bf
   2094c:	addlt	r4, r2, r4, lsl #12
   20950:	teqlt	r9, sl, lsl #12
   20954:			; <UNDEFINED> instruction: 0xf0126882
   20958:	andle	r0, r3, r4, lsl #4
   2095c:	mrc2	7, 7, pc, cr0, cr15, {7}
   20960:	strmi	r6, [r2], -r1, ror #18
   20964:	ldrmi	r4, [r1], -r8, lsl #12
   20968:			; <UNDEFINED> instruction: 0xf7ff9201
   2096c:	stmdami	r6, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   20970:			; <UNDEFINED> instruction: 0xf0264478
   20974:			; <UNDEFINED> instruction: 0x4620fd3b
   20978:	stmibvs	r1!, {r0, r9, fp, ip, pc}
   2097c:			; <UNDEFINED> instruction: 0xff26f7ff
   20980:	andlt	r2, r2, r0, asr #32
   20984:	svclt	0x0000bd10
   20988:	andeq	r6, r6, r4, asr r1
   2098c:	strlt	r6, [r8, #-2369]	; 0xfffff6bf
   20990:	stc2l	0, cr15, [r6], #-176	; 0xffffff50
   20994:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   20998:			; <UNDEFINED> instruction: 0x4604b510
   2099c:			; <UNDEFINED> instruction: 0xf02c6941
   209a0:	stmdami	r4, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   209a4:			; <UNDEFINED> instruction: 0xf0264478
   209a8:	blhi	85fe34 <strspn@plt+0x84742c>
   209ac:			; <UNDEFINED> instruction: 0xff22f018
   209b0:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   209b4:	andeq	r6, r6, r0, lsr #2
   209b8:			; <UNDEFINED> instruction: 0x4604b538
   209bc:	stmdbvs	r1, {r0, r3, r8, sl, fp, lr}^
   209c0:			; <UNDEFINED> instruction: 0xf014447d
   209c4:	strtmi	pc, [r8], -r7, lsl #17
   209c8:	ldc2	0, cr15, [r0, #-152]	; 0xffffff68
   209cc:	strtmi	r6, [r0], -r1, lsr #19
   209d0:	mcrr2	0, 2, pc, r6, cr12	; <UNPREDICTABLE>
   209d4:			; <UNDEFINED> instruction: 0xf0264628
   209d8:	blhi	fe85fe04 <strspn@plt+0xfe8473fc>
   209dc:			; <UNDEFINED> instruction: 0xff0af018
   209e0:	ldclt	0, cr2, [r8, #-256]!	; 0xffffff00
   209e4:	andeq	r6, r6, r4, lsl #2
   209e8:	ldrlt	r6, [r0, #-2369]	; 0xfffff6bf
   209ec:			; <UNDEFINED> instruction: 0xf02c4604
   209f0:	stmdami	r4, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   209f4:			; <UNDEFINED> instruction: 0xf0264478
   209f8:	blhi	85fde4 <strspn@plt+0x8473dc>
   209fc:	mrc2	0, 7, pc, cr10, cr8, {0}
   20a00:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   20a04:	ldrdeq	r6, [r6], -r0
   20a08:	addlt	fp, r3, r0, lsl #10
   20a0c:	strmi	r9, [sl], -r0, lsl #4
   20a10:	movwcs	r9, #769	; 0x301
   20a14:	cdp2	0, 2, cr15, cr2, cr12, {1}
   20a18:			; <UNDEFINED> instruction: 0xf85db003
   20a1c:	svclt	0x0000fb04
   20a20:	svcmi	0x00f0e92d
   20a24:	stcmi	0, cr11, [sp], #-524	; 0xfffffdf4
   20a28:	stcmi	6, cr4, [sp, #-120]!	; 0xffffff88
   20a2c:			; <UNDEFINED> instruction: 0xf8dd4683
   20a30:	ldrbtmi	r9, [ip], #-48	; 0xffffffd0
   20a34:	ldmne	r1!, {r3, r7, r9, sl, lr}
   20a38:	streq	lr, [r3, -r9, lsr #23]
   20a3c:	stmdbpl	r4!, {r0, r1, r5, r9, sl, lr}^
   20a40:	tstls	r1, r8, lsr r6
   20a44:	ldrdge	pc, [r0], -r4
   20a48:	mrc	7, 2, APSR_nzcv, cr10, cr7, {7}
   20a4c:			; <UNDEFINED> instruction: 0xb3b89901
   20a50:	ldrtmi	r4, [sl], -r5, lsl #12
   20a54:	ldrbmi	r4, [r8], -fp, lsr #12
   20a58:	stc2l	0, cr15, [r0], {42}	; 0x2a
   20a5c:	strtmi	r1, [sl], -fp, ror #19
   20a60:			; <UNDEFINED> instruction: 0xf812b958
   20a64:	ldmdblt	ip!, {r0, r8, r9, fp, lr}^
   20a68:			; <UNDEFINED> instruction: 0xd1fa429a
   20a6c:			; <UNDEFINED> instruction: 0xf7f74628
   20a70:	strtmi	lr, [r0], -ip, asr #26
   20a74:	pop	{r0, r1, ip, sp, pc}
   20a78:	ldmdami	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a7c:	strcs	r4, [r1], #-1601	; 0xfffff9bf
   20a80:			; <UNDEFINED> instruction: 0xf0264478
   20a84:	ldrb	pc, [r1, sp, lsl #25]!	; <UNPREDICTABLE>
   20a88:			; <UNDEFINED> instruction: 0x464045ba
   20a8c:	ldrtmi	fp, [sl], r8, lsr #30
   20a90:	stc2	0, cr15, [ip], #152	; 0x98
   20a94:			; <UNDEFINED> instruction: 0xf1094814
   20a98:			; <UNDEFINED> instruction: 0x463132ff
   20a9c:			; <UNDEFINED> instruction: 0xf0264478
   20aa0:			; <UNDEFINED> instruction: 0x4651fc7f
   20aa4:			; <UNDEFINED> instruction: 0x46282210
   20aa8:	blx	1d5cb62 <strspn@plt+0x1d4415a>
   20aac:	svclt	0x00984557
   20ab0:	ldmible	fp, {r0, sl, sp}^
   20ab4:	strcs	r4, [r1], #-2061	; 0xfffff7f3
   20ab8:			; <UNDEFINED> instruction: 0xf0264478
   20abc:	bfi	pc, r7, (invalid: 25:21)	; <UNPREDICTABLE>
   20ac0:	ldrtmi	r4, [sl], -fp, lsl #18
   20ac4:	strcs	r4, [r1], #-2059	; 0xfffff7f5
   20ac8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20acc:	ldc2l	0, cr15, [lr, #8]
   20ad0:	strbmi	r4, [r1], -r9, lsl #16
   20ad4:			; <UNDEFINED> instruction: 0xf0264478
   20ad8:	strb	pc, [sl, r3, ror #24]	; <UNPREDICTABLE>
   20adc:	andeq	r2, sl, lr, lsr #4
   20ae0:	andeq	r0, r0, r8, lsl r3
   20ae4:	andeq	r5, r3, r4, ror #20
   20ae8:	andeq	r5, r3, r0, asr sl
   20aec:	ldrdeq	r2, [r3], -r4
   20af0:	muleq	r3, r0, ip
   20af4:	andeq	r5, r3, r2, ror #19
   20af8:	andeq	r5, r3, r0, lsl sl
   20afc:	ldrblt	r6, [r0, #2051]!	; 0x803
   20b00:	streq	pc, [r4, #-19]	; 0xffffffed
   20b04:	addlt	r6, r3, r6, asr #18
   20b08:	eorsle	r4, r2, r4, lsl #12
   20b0c:	orrpl	pc, r0, #1325400064	; 0x4f000000
   20b10:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   20b14:	tstle	ip, lr, lsl r2
   20b18:	strle	r0, [lr], #-819	; 0xfffffccd
   20b1c:	svcvc	0x0090f016
   20b20:	andcs	sp, r0, r2, lsl #2
   20b24:	ldcllt	0, cr11, [r0, #12]!
   20b28:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   20b2c:	mrrc2	0, 2, pc, lr, cr6	; <UNPREDICTABLE>
   20b30:	tstcs	r0, r0, ror #20
   20b34:	cdp2	0, 3, cr15, cr0, cr11, {1}
   20b38:	stmdami	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20b3c:			; <UNDEFINED> instruction: 0xf0264478
   20b40:	bvs	85fc9c <strspn@plt+0x847294>
   20b44:			; <UNDEFINED> instruction: 0xf02b2100
   20b48:			; <UNDEFINED> instruction: 0xf016fe27
   20b4c:	smlalle	r7, r8, r0, pc	; <UNPREDICTABLE>
   20b50:	stmdami	r9!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20b54:	ldrbtmi	r6, [r8], #-2533	; 0xfffff61b
   20b58:	mcrr2	0, 2, pc, r8, cr6	; <UNPREDICTABLE>
   20b5c:			; <UNDEFINED> instruction: 0x462902f2
   20b60:	bmi	9d6044 <strspn@plt+0x9bd63c>
   20b64:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   20b68:	stc2l	0, cr15, [r0, #176]	; 0xb0
   20b6c:	ldrble	r0, [r5, #819]	; 0x333
   20b70:	stmdami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20b74:	ldrbeq	pc, [pc, r6, lsr #32]!	; <UNPREDICTABLE>
   20b78:			; <UNDEFINED> instruction: 0xf0264478
   20b7c:	stmibvs	r0!, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
   20b80:	rscslt	r4, r4, #42991616	; 0x2900000
   20b84:	cdp2	0, 0, cr15, cr8, cr11, {1}
   20b88:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   20b8c:	stc2	0, cr15, [lr], #-152	; 0xffffff68
   20b90:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   20b94:	stc2	0, cr15, [sl], #-152	; 0xffffff68
   20b98:			; <UNDEFINED> instruction: 0xf8dfb1af
   20b9c:			; <UNDEFINED> instruction: 0x4638c070
   20ba0:			; <UNDEFINED> instruction: 0x462b4a1b
   20ba4:			; <UNDEFINED> instruction: 0x462944fc
   20ba8:	strls	r4, [r1, #-1146]	; 0xfffffb86
   20bac:	andgt	pc, r0, sp, asr #17
   20bb0:	stc2	0, cr15, [lr], #-192	; 0xffffff40
   20bb4:	vst2.32	{d27,d29}, [pc :64], ip
   20bb8:	vsubw.s8	<illegal reg q10.5>, q8, d0
   20bbc:	andsmi	r1, lr, #56, 6	; 0xe0000000
   20bc0:	subcs	sp, r0, pc, lsr #3
   20bc4:	strtmi	lr, [r0], -lr, lsr #15
   20bc8:	blx	feedcc56 <strspn@plt+0xfeec424e>
   20bcc:	andlt	r2, r3, r0, asr #32
   20bd0:			; <UNDEFINED> instruction: 0x4620bdf0
   20bd4:			; <UNDEFINED> instruction: 0xff42f02c
   20bd8:	ldrle	r0, [pc, #819]	; 20f13 <strspn@plt+0x850b>
   20bdc:	stmdami	sp, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   20be0:			; <UNDEFINED> instruction: 0xf0264478
   20be4:	strtmi	pc, [r0], -r3, lsl #24
   20be8:	blx	feadcc76 <strspn@plt+0xfeac426e>
   20bec:	svclt	0x0000e7e3
   20bf0:	andeq	r5, r3, sl, lsl #20
   20bf4:	strdeq	r5, [r3], -r0
   20bf8:	andeq	r5, r3, r6, asr #19
   20bfc:	andeq	r2, r5, sl, lsr #18
   20c00:	andeq	r5, r3, r8, lsl #19
   20c04:	andeq	r5, r6, sl, lsr pc
   20c08:	andeq	sp, r4, r6, ror pc
   20c0c:	muleq	r7, r8, r5
   20c10:	andeq	r5, r3, r8, ror #18
   20c14:	andeq	sl, r3, r8, ror #5
   20c18:	svcmi	0x00f0e92d
   20c1c:	cdpmi	0, 13, cr11, cr7, cr3, {5}
   20c20:	blmi	ff5f2438 <strspn@plt+0xff5d9a30>
   20c24:	ldrbtmi	sl, [lr], #-3340	; 0xfffff2f4
   20c28:	subscs	r2, r0, #0, 2
   20c2c:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
   20c30:			; <UNDEFINED> instruction: 0x9605e9d4
   20c34:			; <UNDEFINED> instruction: 0x9321681b
   20c38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20c3c:	mcr	7, 0, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   20c40:	stmdavs	r1!, {r4, r6, r9, sl, fp, sp}
   20c44:	teqhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   20c48:	svclt	0x00284637
   20c4c:			; <UNDEFINED> instruction: 0xf0112750
   20c50:	ldrbtmi	r0, [r8], #772	; 0x304
   20c54:	adchi	pc, lr, r0, asr #32
   20c58:			; <UNDEFINED> instruction: 0xf2402e3f
   20c5c:	stmib	sp, {r8, pc}^
   20c60:	strbmi	r7, [sl], -r0, lsl #10
   20c64:			; <UNDEFINED> instruction: 0xf02c4620
   20c68:	strmi	pc, [r5], -fp, lsr #26
   20c6c:			; <UNDEFINED> instruction: 0xf0402800
   20c70:	stmiami	r5, {r1, r2, r3, r7, pc}^
   20c74:			; <UNDEFINED> instruction: 0xf0264478
   20c78:	stmibmi	r4, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   20c7c:	strtmi	r4, [fp], -r4, asr #21
   20c80:	strls	r4, [r2, #-1145]	; 0xfffffb87
   20c84:	andeq	pc, ip, r1, lsl #2
   20c88:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   20c8c:	ldmib	sp, {ip}^
   20c90:			; <UNDEFINED> instruction: 0xf030010c
   20c94:	blls	35fb90 <strspn@plt+0x347188>
   20c98:	vst1.8	{d4-d6}, [r3 :128], r9
   20c9c:	b	1434ea4 <strspn@plt+0x141c49c>
   20ca0:			; <UNDEFINED> instruction: 0xf0400201
   20ca4:			; <UNDEFINED> instruction: 0xf0038116
   20ca8:	swpcs	r7, r0, [r0]	; <UNPREDICTABLE>
   20cac:	andeq	lr, r1, #80, 20	; 0x50000
   20cb0:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   20cb4:	addne	pc, r0, r3, lsl #8
   20cb8:	b	14290c0 <strspn@plt+0x14106b8>
   20cbc:			; <UNDEFINED> instruction: 0xf0400301
   20cc0:	ldmmi	r4!, {r0, r1, r4, r6, r7, pc}
   20cc4:			; <UNDEFINED> instruction: 0xf0264478
   20cc8:	ldmib	sp, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   20ccc:	tstcs	r0, r4, lsl r3
   20cd0:	andmi	pc, r0, pc, rrx
   20cd4:	svclt	0x0008428b
   20cd8:			; <UNDEFINED> instruction: 0xf0c04282
   20cdc:	stmiami	lr!, {r1, r2, r4, r7, pc}
   20ce0:			; <UNDEFINED> instruction: 0xf0264478
   20ce4:			; <UNDEFINED> instruction: 0xf8dffb5d
   20ce8:			; <UNDEFINED> instruction: 0xf04fb2b4
   20cec:	bmi	feb234f4 <strspn@plt+0xfeb0aaec>
   20cf0:	stmiami	ip!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   20cf4:			; <UNDEFINED> instruction: 0x4659447a
   20cf8:			; <UNDEFINED> instruction: 0xf0264478
   20cfc:	ldmib	sp, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   20d00:			; <UNDEFINED> instruction: 0xf02b0116
   20d04:	ldrbmi	pc, [r9], -r9, asr #26	; <UNPREDICTABLE>
   20d08:			; <UNDEFINED> instruction: 0xbc18e9dd
   20d0c:	stmiami	r7!, {r1, r2, r5, r7, r9, fp, lr}
   20d10:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   20d14:	ldrbtmi	fp, [r8], #-3072	; 0xfffff400
   20d18:	blx	10dcdba <strspn@plt+0x10c43b2>
   20d1c:	ldrbmi	r9, [r3], -ip, lsl #18
   20d20:	andcs	pc, r0, #16777216	; 0x1000000
   20d24:			; <UNDEFINED> instruction: 0xf0404313
   20d28:	ldmib	sp, {r0, r2, r3, r4, r5, r7, pc}^
   20d2c:	ldmib	sp, {r2, r3, r4, r8, r9, sp}^
   20d30:	tstmi	r3, #-2147483641	; 0x80000007
   20d34:	b	14552f0 <strspn@plt+0x143c8e8>
   20d38:	andsle	r0, r7, r1, lsl #6
   20d3c:	ldmibmi	sp, {r2, r3, r4, r7, r9, fp, lr}
   20d40:	ldrbtmi	r4, [sl], #-2205	; 0xfffff763
   20d44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20d48:	blx	adcdea <strspn@plt+0xac43e2>
   20d4c:			; <UNDEFINED> instruction: 0x011ce9dd
   20d50:	stc2	0, cr15, [r2, #-172]!	; 0xffffff54
   20d54:	blge	7db4d0 <strspn@plt+0x7c2ac8>
   20d58:	ldmibmi	r9, {r3, r4, r7, r9, fp, lr}
   20d5c:	ldrbtmi	r4, [sl], #-2201	; 0xfffff767
   20d60:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   20d64:	ldrbtmi	sl, [r8], #-2816	; 0xfffff500
   20d68:	blx	6dce0a <strspn@plt+0x6c4402>
   20d6c:	vqsub.s8	d4, d16, d30
   20d70:	ldmmi	r5, {r3, r7, pc}
   20d74:			; <UNDEFINED> instruction: 0xf0264478
   20d78:	stmdals	ip, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   20d7c:	orrpl	pc, r0, pc, asr #8
   20d80:	tsteq	r0, r0, asr #5	; <UNPREDICTABLE>
   20d84:	andeq	lr, r0, #4096	; 0x1000
   20d88:	tstmi	r3, #0, 6
   20d8c:	stmmi	pc, {r0, r2, r8, ip, lr, pc}	; <UNPREDICTABLE>
   20d90:	strbcs	r4, [r0, #-1585]	; 0xfffff9cf
   20d94:			; <UNDEFINED> instruction: 0xf0264478
   20d98:	bmi	fe39f9ac <strspn@plt+0xfe386fa4>
   20d9c:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   20da0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20da4:	subsmi	r9, sl, r1, lsr #22
   20da8:	rschi	pc, r6, r0, asr #32
   20dac:	eorlt	r4, r3, r8, lsr #12
   20db0:	svchi	0x00f0e8bd
   20db4:	ldrdhi	pc, [ip], -r4
   20db8:	svceq	0x0000f1b8
   20dbc:	strtmi	sp, [fp], -r7, ror #3
   20dc0:			; <UNDEFINED> instruction: 0x4649463a
   20dc4:			; <UNDEFINED> instruction: 0xf02a4620
   20dc8:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   20dcc:	sbchi	pc, r5, r0, asr #32
   20dd0:	strmi	r9, [r3], -ip, lsl #18
   20dd4:	addpl	pc, r0, #16777216	; 0x1000000
   20dd8:			; <UNDEFINED> instruction: 0xf0404313
   20ddc:	ldclmi	0, cr8, [sp, #-700]!	; 0xfffffd44
   20de0:	ldrcc	r4, [r4, #-1149]	; 0xfffffb83
   20de4:	addne	pc, r0, #16777216	; 0x1000000
   20de8:	tstmi	r3, #0, 6
   20dec:	addshi	pc, r8, r0, asr #32
   20df0:	vqsub.s8	d4, d16, d30
   20df4:	blmi	1e41004 <strspn@plt+0x1e285fc>
   20df8:	tstcc	r4, #2063597568	; 0x7b000000
   20dfc:	smullle	r4, r6, sp, r2
   20e00:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   20e04:	blx	ffcdcea4 <strspn@plt+0xffcc449c>
   20e08:	ldrmi	lr, [r0], -r1, asr #15
   20e0c:	blx	fe65ce98 <strspn@plt+0xfe644490>
   20e10:			; <UNDEFINED> instruction: 0xf110e769
   20e14:	movwls	r3, #33791	; 0x83ff
   20e18:	mvnscc	pc, #1073741840	; 0x40000010
   20e1c:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   20e20:	blcs	29a48 <strspn@plt+0x11040>
   20e24:	bcs	850a4c <strspn@plt+0x838044>
   20e28:	stmdami	sp!, {r3, r7, r9, ip, lr, pc}^
   20e2c:			; <UNDEFINED> instruction: 0xf0264478
   20e30:	stmdbmi	ip!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   20e34:	movwls	r2, #25344	; 0x6300
   20e38:	movwcc	lr, #18893	; 0x49cd
   20e3c:	stceq	0, cr15, [r4], {79}	; 0x4f
   20e40:	strtmi	r9, [r0], -r3, lsl #6
   20e44:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   20e48:	bmi	1a0ba7c <strspn@plt+0x19f3074>
   20e4c:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
   20e50:	stmib	sp, {r2, r3, r4, r8, fp, ip, pc}^
   20e54:	bls	7d165c <strspn@plt+0x7b8c54>
   20e58:	cdp2	0, 8, cr15, cr8, cr12, {1}
   20e5c:			; <UNDEFINED> instruction: 0x4648e77a
   20e60:			; <UNDEFINED> instruction: 0xf02b4619
   20e64:			; <UNDEFINED> instruction: 0xe792fc99
   20e68:	stmdbmi	r1!, {r5, r6, r9, fp, lr}^
   20e6c:	ldrbtmi	r4, [sl], #-2145	; 0xfffff79f
   20e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   20e74:	blx	fe55cf14 <strspn@plt+0xfe54450c>
   20e78:			; <UNDEFINED> instruction: 0x0112e9dd
   20e7c:	stc2	0, cr15, [ip], {43}	; 0x2b
   20e80:			; <UNDEFINED> instruction: 0xf00ae71f
   20e84:	adcsmi	pc, r0, #61696	; 0xf100
   20e88:	ldmdbmi	fp, {r0, r4, r5, r8, fp, ip, lr, pc}^
   20e8c:			; <UNDEFINED> instruction: 0x464a463b
   20e90:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   20e94:			; <UNDEFINED> instruction: 0xf7ff9600
   20e98:	ldmdami	r8, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   20e9c:			; <UNDEFINED> instruction: 0xf0264478
   20ea0:	ldrb	pc, [sl, -r5, lsr #21]!	; <UNPREDICTABLE>
   20ea4:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
   20ea8:	blx	fe85cf48 <strspn@plt+0xfe844540>
   20eac:			; <UNDEFINED> instruction: 0x4651981a
   20eb0:	ldc2l	0, cr15, [r2], #-172	; 0xffffff54
   20eb4:	bmi	151aba0 <strspn@plt+0x1502198>
   20eb8:	ldmdami	r4, {r0, r1, r4, r6, r8, fp, lr}^
   20ebc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   20ec0:			; <UNDEFINED> instruction: 0xf0264478
   20ec4:	ldmib	sp, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
   20ec8:			; <UNDEFINED> instruction: 0xf02b0110
   20ecc:	blls	360068 <strspn@plt+0x347660>
   20ed0:	bmi	141aa98 <strspn@plt+0x1402090>
   20ed4:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
   20ed8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   20edc:			; <UNDEFINED> instruction: 0xf0264478
   20ee0:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   20ee4:			; <UNDEFINED> instruction: 0xf02b010e
   20ee8:	blls	36004c <strspn@plt+0x347644>
   20eec:			; <UNDEFINED> instruction: 0xf00ae6db
   20ef0:	addmi	pc, r7, #47872	; 0xbb00
   20ef4:	sbcsle	r4, r0, #6291456	; 0x600000
   20ef8:			; <UNDEFINED> instruction: 0xf00ae7c7
   20efc:	adcsmi	pc, r0, #46336	; 0xb500
   20f00:	ldrtmi	fp, [r0], -r8, lsl #31
   20f04:	andls	sp, r0, r2, lsr r9
   20f08:			; <UNDEFINED> instruction: 0x464a463b
   20f0c:	strtmi	r4, [r9], -r0, lsr #12
   20f10:	stc2	7, cr15, [r6, #1020]	; 0x3fc
   20f14:			; <UNDEFINED> instruction: 0xf43f2800
   20f18:	stclmi	15, cr10, [r0, #-440]	; 0xfffffe48
   20f1c:			; <UNDEFINED> instruction: 0xe76a447d
   20f20:			; <UNDEFINED> instruction: 0x4629483f
   20f24:	ldrbtmi	r4, [r8], #-3391	; 0xfffff2c1
   20f28:	blx	edcfc8 <strspn@plt+0xec45c0>
   20f2c:	ldmdbls	r2, {r1, r2, r3, r4, r5, r9, fp, lr}
   20f30:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   20f34:			; <UNDEFINED> instruction: 0xf02c447d
   20f38:	smmls	r9, r9, fp, pc	; <UNPREDICTABLE>
   20f3c:	ldmdami	ip!, {r0, r1, r3, r4, r5, r8, fp, lr}
   20f40:	cfldrsmi	mvf4, [ip, #-484]!	; 0xfffffe1c
   20f44:	tstcc	r4, r8, ror r4
   20f48:	blx	adcfe8 <strspn@plt+0xac45e0>
   20f4c:	strtmi	r9, [r0], -lr, lsl #18
   20f50:			; <UNDEFINED> instruction: 0xf02c447d
   20f54:	stmdbls	ip, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   20f58:	ldmdami	r7!, {r2, r6, r8, r9, sl, sp, lr, pc}
   20f5c:			; <UNDEFINED> instruction: 0xf0264478
   20f60:	strbmi	pc, [r8], -r5, asr #20	; <UNPREDICTABLE>
   20f64:			; <UNDEFINED> instruction: 0xf02b4641
   20f68:	sdiv	r0, r7, ip
   20f6c:	ldc2l	0, cr15, [ip], #-40	; 0xffffffd8
   20f70:			; <UNDEFINED> instruction: 0xf4bf4287
   20f74:	strb	sl, [r6, r0, asr #30]
   20f78:	bl	6def5c <strspn@plt+0x6c6554>
   20f7c:	andeq	r2, sl, sl, lsr r0
   20f80:	andeq	r0, r0, r8, asr #4
   20f84:	andeq	r2, sl, lr
   20f88:	ldrdeq	r5, [r3], -r0
   20f8c:			; <UNDEFINED> instruction: 0x0007e4bc
   20f90:	andeq	r5, r3, r8, lsl #17
   20f94:	andeq	r5, r3, r8, lsr #17
   20f98:	andeq	r4, r3, ip, lsl r1
   20f9c:	ldrdeq	r5, [r6], -r4
   20fa0:	andeq	r5, r3, r8, lsl #17
   20fa4:	andeq	r1, r3, r4, lsl #31
   20fa8:	andeq	r5, r3, r4, ror r8
   20fac:			; <UNDEFINED> instruction: 0x00031ebe
   20fb0:	andeq	r5, r3, lr, asr #16
   20fb4:	andeq	r5, r6, r0, lsl #27
   20fb8:	andeq	r1, r3, r6, lsr pc
   20fbc:	andeq	r5, r3, r6, asr #16
   20fc0:	andeq	r5, r6, r4, ror #26
   20fc4:	andeq	r1, r3, r6, lsr #29
   20fc8:	andeq	sp, r3, r4, lsl r0
   20fcc:	andeq	r2, r3, r8, lsl r3
   20fd0:	andeq	r1, sl, r2, asr #29
   20fd4:	andeq	r5, r3, r8, ror r9
   20fd8:	andeq	r5, r3, r0, ror #18
   20fdc:	andeq	ip, r3, r6, lsl #31
   20fe0:	andeq	r5, r3, ip, ror #14
   20fe4:	andeq	r0, r0, ip, lsr #4
   20fe8:			; <UNDEFINED> instruction: 0xfffffbb7
   20fec:	strdeq	r5, [r3], -r2
   20ff0:	andeq	r5, r6, r4, asr ip
   20ff4:	andeq	r1, r3, sl, lsl #28
   20ff8:	andeq	r5, r6, r2, lsr ip
   20ffc:	andeq	ip, r3, ip, ror #29
   21000:	andeq	r5, r3, r6, lsl #13
   21004:	muleq	r3, r8, r6
   21008:	andeq	r5, r6, r6, lsl #24
   2100c:			; <UNDEFINED> instruction: 0x00031dbc
   21010:	andeq	r5, r3, r4, ror r6
   21014:	andeq	r5, r6, sl, ror #23
   21018:	andeq	r1, r3, r0, lsr #27
   2101c:	andeq	r5, r6, r8, lsr #23
   21020:	muleq	r3, sl, r6
   21024:	muleq	r6, r0, fp
   21028:	andeq	sl, r3, sl, lsr #21
   2102c:	andeq	r5, r3, r8, lsl r8
   21030:	andeq	r5, r3, r0, ror r6
   21034:	andeq	r5, r6, r4, ror fp
   21038:	andeq	r2, r3, r8, asr #15
   2103c:	addlt	fp, r2, r0, lsl r5
   21040:	strmi	r6, [r4], -r1, asr #18
   21044:			; <UNDEFINED> instruction: 0xffc2f02b
   21048:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2104c:			; <UNDEFINED> instruction: 0xf9cef026
   21050:	movwcs	r4, #2568	; 0xa08
   21054:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   21058:	andscc	r4, r8, #26214400	; 0x1900000
   2105c:	movwcs	lr, #2509	; 0x9cd
   21060:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   21064:	blx	10dd12a <strspn@plt+0x10c4722>
   21068:	andlt	r2, r2, r0, asr #32
   2106c:	svclt	0x0000bd10
   21070:	andeq	r5, r6, sl, ror sl
   21074:	andeq	lr, r7, r6, ror #1
   21078:	andeq	r5, r3, lr, ror #10
   2107c:	movwcs	r4, #2568	; 0xa08
   21080:	addlt	fp, r3, r0, lsl #10
   21084:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   21088:	stmib	sp, {r2, r5, r9, ip, sp}^
   2108c:	bmi	169c94 <strspn@plt+0x15128c>
   21090:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   21094:			; <UNDEFINED> instruction: 0xf9bcf030
   21098:	andlt	r2, r3, r0, asr #32
   2109c:	blx	15f21a <strspn@plt+0x146812>
   210a0:	strheq	lr, [r7], -r8
   210a4:	andeq	r5, r3, lr, ror r4
   210a8:	ldrbmi	r2, [r0, -r0, asr #32]!
   210ac:	addlt	fp, r2, r0, ror r5
   210b0:			; <UNDEFINED> instruction: 0x46044d17
   210b4:	ldrbtmi	r4, [sp], #-3607	; 0xfffff1e9
   210b8:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   210bc:			; <UNDEFINED> instruction: 0xff86f02b
   210c0:			; <UNDEFINED> instruction: 0xf0264628
   210c4:			; <UNDEFINED> instruction: 0x4632f993
   210c8:	strtmi	r6, [r0], -r1, lsr #19
   210cc:			; <UNDEFINED> instruction: 0xf02c9601
   210d0:	strtmi	pc, [r8], -r5, lsl #24
   210d4:			; <UNDEFINED> instruction: 0xf98af026
   210d8:	strtmi	r6, [r0], -r1, ror #19
   210dc:			; <UNDEFINED> instruction: 0xff76f02b
   210e0:			; <UNDEFINED> instruction: 0xf0264628
   210e4:	bls	9f6f8 <strspn@plt+0x86cf0>
   210e8:	strtmi	r6, [r0], -r1, lsr #20
   210ec:	blx	ffddd1a6 <strspn@plt+0xffdc479e>
   210f0:			; <UNDEFINED> instruction: 0xf0264628
   210f4:	stmdami	r8, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   210f8:	ldrbtmi	r6, [r8], #-2657	; 0xfffff59f
   210fc:			; <UNDEFINED> instruction: 0xf950f026
   21100:	bvs	fe873120 <strspn@plt+0xfe85a718>
   21104:			; <UNDEFINED> instruction: 0xf0264478
   21108:	subcs	pc, r0, fp, asr #18
   2110c:	ldcllt	0, cr11, [r0, #-8]!
   21110:	andeq	r5, r6, lr, lsl #20
   21114:	andeq	r5, r6, sl, asr #21
   21118:	strdeq	r4, [r4], -r6
   2111c:	andeq	r2, r5, ip, lsl #7
   21120:	cfstrsmi	mvf11, [fp], {16}
   21124:	ldrbtmi	r6, [ip], #-2050	; 0xfffff7fe
   21128:	stmdavs	r3!, {r0, r3, fp, sp, lr}
   2112c:	andne	lr, r2, #3072	; 0xc00
   21130:	movwne	lr, #6915	; 0x1b03
   21134:	ldmvs	fp, {r1, r4, r7, fp, sp, lr}
   21138:	svclt	0x0038429a
   2113c:	movwle	r2, #12289	; 0x3001
   21140:			; <UNDEFINED> instruction: 0xf04fbf8c
   21144:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   21148:	blmi	15f2c4 <strspn@plt+0x1468bc>
   2114c:	svclt	0x00004770
   21150:	andeq	r1, sl, r6, lsl #31
   21154:	cfstrsmi	mvf11, [fp], {16}
   21158:	ldrbtmi	r6, [ip], #-2050	; 0xfffff7fe
   2115c:	stmdavs	r3!, {r0, r3, fp, sp, lr}
   21160:	andne	lr, r2, #3072	; 0xc00
   21164:	movwne	lr, #6915	; 0x1b03
   21168:	ldmvs	fp, {r1, r4, r6, r7, fp, sp, lr}^
   2116c:	svclt	0x0038429a
   21170:	movwle	r2, #12289	; 0x3001
   21174:			; <UNDEFINED> instruction: 0xf04fbf8c
   21178:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   2117c:	blmi	15f2f8 <strspn@plt+0x1468f0>
   21180:	svclt	0x00004770
   21184:	andeq	r1, sl, r2, asr pc
   21188:	ldrtlt	r4, [r0], #-2829	; 0xfffff4f3
   2118c:	cfstrsmi	mvf4, [sp], {123}	; 0x7b
   21190:	stmdavs	r0, {r2, r4, r8, sl, sp}
   21194:	ldmdbpl	fp, {r1, r3, fp, sp, lr}
   21198:	andcc	pc, r0, r5, lsl #22
   2119c:	movwcc	pc, #11013	; 0x2b05	; <UNPREDICTABLE>
   211a0:	ldmdbvs	r9, {r8, fp, sp, lr}
   211a4:	teqlt	r1, r8, lsl r1
   211a8:			; <UNDEFINED> instruction: 0xf7f7bc30
   211ac:	stmdami	r6, {r0, r5, r6, r8, fp, ip, sp, pc}
   211b0:	stmdbcs	r0, {r3, r4, r5, r6, sl, lr}
   211b4:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   211b8:	ldrbtmi	fp, [r9], #-3120	; 0xfffff3d0
   211bc:	ldmdblt	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   211c0:	ldrdeq	r1, [sl], -r4
   211c4:	ldrdeq	r0, [r0], -r4
   211c8:	muleq	r5, ip, ip
   211cc:	muleq	r5, r2, ip
   211d0:	blmi	1ce5f8 <strspn@plt+0x1b5bf0>
   211d4:	ldrbtmi	r6, [fp], #-2048	; 0xfffff800
   211d8:	ldmdavs	fp, {r0, r3, fp, sp, lr}
   211dc:	tstne	r1, r3, lsl #22
   211e0:	andne	lr, r0, r3, lsl #22
   211e4:			; <UNDEFINED> instruction: 0xf8f6f02b
   211e8:	sfmlt	f4, 4, [r8, #-256]	; 0xffffff00
   211ec:	ldrdeq	r1, [sl], -r6
   211f0:	blmi	c73ab8 <strspn@plt+0xc5b0b0>
   211f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   211f8:	strdlt	r4, [r6], r0
   211fc:			; <UNDEFINED> instruction: 0x460458d3
   21200:	ldmdavs	fp, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
   21204:			; <UNDEFINED> instruction: 0xf04f9305
   21208:	blmi	b61e10 <strspn@plt+0xb49408>
   2120c:	stmdbvs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   21210:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   21214:	eorle	r4, pc, #536870920	; 0x20000008
   21218:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   2121c:	ldrbtmi	r4, [r8], #1550	; 0x60e
   21220:	ldrdpl	pc, [r0], -r8
   21224:	eorsle	r2, sl, r0, lsl #26
   21228:	strne	lr, [r2, #-2821]	; 0xfffff4fb
   2122c:	stmiavs	fp!, {r1, r5, r6, r7, fp, sp, lr}
   21230:	adcvs	r3, fp, r1, lsl #6
   21234:	stmiavs	fp!, {r1, r4, r8, ip, sp, pc}^
   21238:	rscvs	r3, fp, r1, lsl #6
   2123c:	stmdage	r3, {r1, r5, r8, r9, fp, lr}
   21240:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   21244:			; <UNDEFINED> instruction: 0xf104bb1b
   21248:			; <UNDEFINED> instruction: 0xf1040260
   2124c:	andls	r0, r1, r8, asr r1
   21250:			; <UNDEFINED> instruction: 0xf900f02b
   21254:	bmi	787260 <strspn@plt+0x76e858>
   21258:	andls	r4, r1, r1, lsl #12
   2125c:	andcc	r4, r4, #2046820352	; 0x7a000000
   21260:			; <UNDEFINED> instruction: 0xf8f8f02b
   21264:	stmdals	r1, {r1, r3, r4, r8, fp, lr}
   21268:			; <UNDEFINED> instruction: 0xf02b4479
   2126c:			; <UNDEFINED> instruction: 0x4629f971
   21270:	strtmi	r4, [r8], -r2, lsl #12
   21274:			; <UNDEFINED> instruction: 0xf8d4f02b
   21278:	blmi	3f3ad8 <strspn@plt+0x3db0d0>
   2127c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21280:	blls	17b2f0 <strspn@plt+0x1628e8>
   21284:	tstle	r2, sl, asr r0
   21288:	pop	{r1, r2, ip, sp, pc}
   2128c:			; <UNDEFINED> instruction: 0xf10481f0
   21290:			; <UNDEFINED> instruction: 0x46310270
   21294:			; <UNDEFINED> instruction: 0xf02b9001
   21298:	stmdals	r1, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2129c:			; <UNDEFINED> instruction: 0x2110e7db
   212a0:	mrrc2	0, 3, pc, lr, cr0	; <UNPREDICTABLE>
   212a4:	strmi	r6, [r5], -r2, lsr #18
   212a8:	andeq	pc, r0, r8, asr #17
   212ac:			; <UNDEFINED> instruction: 0xf7f7e7bc
   212b0:	svclt	0x0000e980
   212b4:	andeq	r1, sl, ip, ror #20
   212b8:	andeq	r0, r0, r8, asr #4
   212bc:	andeq	r1, sl, r4, asr sl
   212c0:	andeq	r0, r0, r0, asr r2
   212c4:	andeq	r1, sl, lr, lsl #29
   212c8:	andeq	r0, r0, r0, lsl #6
   212cc:	andeq	r1, sl, r0, asr lr
   212d0:	andeq	r5, r3, r8, lsl #11
   212d4:	andeq	r1, sl, r4, ror #19
   212d8:			; <UNDEFINED> instruction: 0x4605b570
   212dc:	strcs	r4, [r0], #-2830	; 0xfffff4f2
   212e0:	ldrbtmi	r4, [fp], #-3598	; 0xfffff1f2
   212e4:	and	r4, r2, lr, ror r4
   212e8:	biceq	lr, r4, #6144	; 0x1800
   212ec:			; <UNDEFINED> instruction: 0x4618685b
   212f0:			; <UNDEFINED> instruction: 0xf7f74629
   212f4:	teqlt	r8, r0, asr #17
   212f8:	cfstrscs	mvf3, [ip], {1}
   212fc:	stmdami	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   21300:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   21304:	blx	1dd314 <strspn@plt+0x1c490c>
   21308:	bmi	1f3f28 <strspn@plt+0x1db520>
   2130c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   21310:	eorscc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   21314:	ldcllt	0, cr6, [r0, #-844]!	; 0xfffffcb4
   21318:	andeq	sl, r4, sl, lsr #2
   2131c:	andeq	lr, r7, r8, asr r1
   21320:	andeq	r5, r3, r2, ror r4
   21324:	andeq	lr, r7, r0, lsr r1
   21328:	muleq	sl, lr, sp
   2132c:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
   21330:			; <UNDEFINED> instruction: 0xf02b3104
   21334:	svclt	0x0000b91b
   21338:	andeq	r1, sl, lr, ror sp
   2133c:	svcmi	0x00f0e92d
   21340:	vpush	{s8-s148}
   21344:	blmi	fe383f54 <strspn@plt+0xfe36b54c>
   21348:			; <UNDEFINED> instruction: 0xf8df447a
   2134c:			; <UNDEFINED> instruction: 0xf8df9234
   21350:	ldmpl	r3, {r2, r4, r5, r9, ip, sp, pc}^
   21354:			; <UNDEFINED> instruction: 0xb09544f9
   21358:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   2135c:			; <UNDEFINED> instruction: 0xf04f9313
   21360:			; <UNDEFINED> instruction: 0xf8d90300
   21364:	blcs	2d36c <strspn@plt+0x14964>
   21368:	rschi	pc, sp, r0
   2136c:	strmi	r4, [r2], r6, lsl #23
   21370:	andsgt	pc, r8, #14614528	; 0xdf0000
   21374:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   21378:			; <UNDEFINED> instruction: 0xf1034f85
   2137c:	cdpmi	2, 8, cr0, cr5, cr8, {0}
   21380:	blmi	fe172bf8 <strspn@plt+0xfe15a1f0>
   21384:	ldrbtmi	r4, [ip], #3461	; 0xd85
   21388:	movwls	r4, #1147	; 0x47b
   2138c:	ldrbtmi	r4, [pc], #-2948	; 21394 <strspn@plt+0x898c>
   21390:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   21394:	ldrbtmi	r7, [sp], #-3075	; 0xfffff3fd
   21398:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2139c:	strcs	r5, [r0, #-1537]	; 0xfffff9ff
   213a0:			; <UNDEFINED> instruction: 0xf7f79209
   213a4:			; <UNDEFINED> instruction: 0xf104ea7c
   213a8:	bls	262070 <strspn@plt+0x249668>
   213ac:	stmib	sp, {r0, r8, sp}^
   213b0:	movwls	r3, #8963	; 0x2303
   213b4:	movwls	r4, #5712	; 0x1650
   213b8:			; <UNDEFINED> instruction: 0xf7f79300
   213bc:	blmi	1e9bd84 <strspn@plt+0x1e8337c>
   213c0:			; <UNDEFINED> instruction: 0xf85b2004
   213c4:	ldmdavs	r1!, {r0, r1, sp, lr}
   213c8:	blx	ff2dd492 <strspn@plt+0xff2c4a8a>
   213cc:	stmib	sp, {r0, r1, r2, r4, r5, fp, sp, lr}^
   213d0:	strmi	r5, [r0], pc, lsl #10
   213d4:			; <UNDEFINED> instruction: 0xf0002f00
   213d8:	svcne	0x000380c3
   213dc:	cdp	8, 0, cr10, cr8, cr15, {0}
   213e0:			; <UNDEFINED> instruction: 0x462faa10
   213e4:			; <UNDEFINED> instruction: 0x462c46b2
   213e8:	ldrmi	r4, [r9], lr, asr #12
   213ec:			; <UNDEFINED> instruction: 0xf8496832
   213f0:	cmnlt	r2, r4, lsl #30
   213f4:	andne	lr, r4, #2048	; 0x800
   213f8:	ldrdgt	pc, [r8], -r2
   213fc:	svceq	0x0000f1bc
   21400:	ldmvs	r3, {r0, r1, r2, ip, lr, pc}^
   21404:	andls	r4, r9, r1, lsl #12
   21408:	ldrmi	r4, [sp], #-1127	; 0xfffffb99
   2140c:			; <UNDEFINED> instruction: 0xf808f02b
   21410:			; <UNDEFINED> instruction: 0xf8da9809
   21414:	strcc	r3, [r1], #-0
   21418:	mvnle	r4, #156, 4	; 0xc0000009
   2141c:	mrc	6, 0, r4, cr8, cr6, {2}
   21420:			; <UNDEFINED> instruction: 0xf02aaa10
   21424:	blmi	18613c8 <strspn@plt+0x18489c0>
   21428:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2142c:	blhi	105cef4 <strspn@plt+0x10444ec>
   21430:	rsble	r2, r4, r0, lsl #20
   21434:	ldmdavs	r1!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
   21438:	andcs	fp, r4, #-1073741816	; 0xc0000008
   2143c:			; <UNDEFINED> instruction: 0xf7f74640
   21440:	ldmdavs	r1!, {r5, r7, r9, fp, sp, lr, pc}
   21444:	subsle	r2, sl, r0, lsl #18
   21448:			; <UNDEFINED> instruction: 0xf04f4b58
   2144c:	stmib	sp, {r8, fp}^
   21450:			; <UNDEFINED> instruction: 0xf1a8870b
   21454:	ldrbtmi	r0, [fp], #-260	; 0xfffffefc
   21458:	sbcspl	pc, r3, #68, 12	; 0x4400000
   2145c:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[6]
   21460:	strls	r0, [sp, #-610]	; 0xfffffd9e
   21464:	andls	r4, sl, #32505856	; 0x1f00000
   21468:	blls	285894 <strspn@plt+0x26ce8c>
   2146c:	ldrbtmi	r4, [sl], #-2640	; 0xfffff5b0
   21470:	svchi	0x0004f853
   21474:	movwls	r6, #38932	; 0x9814
   21478:	strne	lr, [r8], #-2820	; 0xfffff4fc
   2147c:	bcs	3b70c <strspn@plt+0x22d04>
   21480:			; <UNDEFINED> instruction: 0x4621d035
   21484:			; <UNDEFINED> instruction: 0xf02aa811
   21488:	qsub8mi	pc, r0, sp	; <UNPREDICTABLE>
   2148c:			; <UNDEFINED> instruction: 0xffb2f02a
   21490:	blvc	e1cb14 <strspn@plt+0xe0410c>
   21494:	andscs	r4, r4, r7, asr #20
   21498:	vmul.i8	d25, d4, d2
   2149c:	stcls	12, cr2, [sl, #-256]	; 0xffffff00
   214a0:	sfmeq	f7, 1, [pc], {192}	; 0xc0
   214a4:	andcc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   214a8:	blx	32d9a <strspn@plt+0x1a392>
   214ac:	strbne	r3, [r8, r8, lsl #6]
   214b0:	smlabbpl	r1, r5, fp, pc	; <UNPREDICTABLE>
   214b4:	movwls	r6, #31003	; 0x791b
   214b8:			; <UNDEFINED> instruction: 0x11a1ebc0
   214bc:	stmiavs	r0!, {r0, r4, r8, r9, fp, ip, pc}^
   214c0:	movwne	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
   214c4:	stmiavs	r4!, {r1, r2, ip, pc}
   214c8:	ldrbmi	r2, [r0], -r1, lsl #2
   214cc:	movwls	r9, #17413	; 0x4405
   214d0:	blvc	21cd58 <strspn@plt+0x204350>
   214d4:	bleq	dcb10 <strspn@plt+0xc4108>
   214d8:	blvc	105cfb4 <strspn@plt+0x10445ac>
   214dc:	blx	45d0a8 <strspn@plt+0x4446a0>
   214e0:	mcr	15, 4, fp, cr7, cr8, {0}
   214e4:	vstr	d7, [sp, #32]
   214e8:			; <UNDEFINED> instruction: 0xf7f77b00
   214ec:	ldmdavs	r3!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   214f0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   214f4:			; <UNDEFINED> instruction: 0xd3b84599
   214f8:			; <UNDEFINED> instruction: 0x870be9dd
   214fc:	stcmi	13, cr9, [lr], #-52	; 0xffffffcc
   21500:			; <UNDEFINED> instruction: 0xf7f74640
   21504:	tstcs	r1, r2, lsl #16
   21508:			; <UNDEFINED> instruction: 0x4650447c
   2150c:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
   21510:	andeq	pc, r8, #4, 2
   21514:	stmib	sp, {r2, r8, r9, ip, pc}^
   21518:	stmib	sp, {r1, r8, r9, ip, sp}^
   2151c:			; <UNDEFINED> instruction: 0xf7f73300
   21520:	blmi	9dbc20 <strspn@plt+0x9c3218>
   21524:			; <UNDEFINED> instruction: 0xf1044e26
   21528:	ldrbtmi	r0, [fp], #-580	; 0xfffffdbc
   2152c:	blmi	98613c <strspn@plt+0x96d734>
   21530:	cfstrs	mvf4, [sp, #504]	; 0x1f8
   21534:	ldrbmi	r8, [r0], -r0, lsl #22
   21538:	tstcs	r1, fp, ror r4
   2153c:	strls	r9, [r3, -r4, lsl #10]
   21540:			; <UNDEFINED> instruction: 0xf7f79605
   21544:	bmi	85bbfc <strspn@plt+0x8431f4>
   21548:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2154c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21550:	subsmi	r9, sl, r3, lsl fp
   21554:	andslt	sp, r5, r7, lsl #2
   21558:	blhi	dc854 <strspn@plt+0xc3e4c>
   2155c:	svchi	0x00f0e8bd
   21560:	ldrtmi	sl, [sp], -pc, lsl #16
   21564:			; <UNDEFINED> instruction: 0xf7f7e75d
   21568:	svclt	0x0000e824
   2156c:	andhi	pc, r0, pc, lsr #7
   21570:	andeq	r0, r0, r0
   21574:	subsmi	r0, r9, r0
   21578:	andeq	r1, sl, r8, lsl r9
   2157c:	andeq	r0, r0, r8, asr #4
   21580:	andeq	r1, sl, r8, asr sp
   21584:	andeq	r1, sl, r8, lsl #18
   21588:	andeq	r5, r3, sl, ror r4
   2158c:	andeq	r1, r6, lr, lsl #27
   21590:	andeq	r9, r4, sl, lsr #29
   21594:	andeq	r5, r3, r4, lsl #8
   21598:	andeq	r5, r3, r0, lsr #8
   2159c:	andeq	r5, r3, r6, lsl #8
   215a0:	strdeq	r5, [r3], -r4
   215a4:	andeq	r0, r0, r0, asr r2
   215a8:	andeq	r1, sl, r4, lsl #25
   215ac:	muleq	r3, sl, r3
   215b0:	andeq	r1, sl, lr, lsr ip
   215b4:	ldrdeq	r0, [r0], -r4
   215b8:	andeq	r5, r3, r8, ror #5
   215bc:	andeq	r1, r5, r2, lsr #18
   215c0:	andeq	r5, r3, r8, lsl #5
   215c4:	andeq	r5, r3, r8, ror r2
   215c8:	andeq	r1, sl, r6, lsl r7
   215cc:	cfldr32mi	mvfx11, [r3, #-448]	; 0xfffffe40
   215d0:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   215d4:	addsmi	fp, ip, #805306378	; 0x3000000a
   215d8:			; <UNDEFINED> instruction: 0x461ed819
   215dc:	addsmi	r6, ip, #7012352	; 0x6b0000
   215e0:	blmi	4155fc <strspn@plt+0x3fcbf4>
   215e4:	ldrtmi	r3, [r0], -r1, lsl #8
   215e8:	andsvs	r4, ip, fp, ror r4
   215ec:	stcne	13, cr11, [r9, #-448]!	; 0xfffffe40
   215f0:	stmiavs	r8!, {r4, r9, sp}
   215f4:	blx	ff6dd6bc <strspn@plt+0xff6c4cb4>
   215f8:	tstcs	r0, sl, ror #16
   215fc:	tsteq	r2, r2, lsl fp
   21600:	bl	398a8 <strspn@plt+0x20ea0>
   21604:			; <UNDEFINED> instruction: 0xf7f71004
   21608:	stmdavs	ip!, {r1, r2, r5, r8, fp, sp, lr, pc}
   2160c:	stmdbmi	r5, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   21610:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   21614:			; <UNDEFINED> instruction: 0xf0024478
   21618:	svclt	0x0000f863
   2161c:	andeq	r1, sl, ip, ror #21
   21620:	ldrdeq	r1, [sl], -r4
   21624:	andeq	r5, r3, lr, lsr #6
   21628:	andeq	r5, r3, r4, ror #4
   2162c:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
   21630:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   21634:	andle	r4, ip, #160, 4
   21638:	bl	fb8ac <strspn@plt+0xe2ea4>
   2163c:	tstlt	sl, r0, lsl #6
   21640:	stm	r3, {r0, r1, r8, fp, lr, pc}
   21644:	ldclt	0, cr0, [r0, #-12]
   21648:	movwcc	ip, #35075	; 0x8903
   2164c:	andeq	lr, r3, r3, lsl #17
   21650:	stmdbmi	r4, {r4, r8, sl, fp, ip, sp, pc}
   21654:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   21658:	tstcc	r4, r8, ror r4
   2165c:			; <UNDEFINED> instruction: 0xf840f002
   21660:	andeq	r1, sl, ip, lsl #21
   21664:	andeq	r5, r3, sl, ror #5
   21668:	andeq	r5, r3, ip, lsr r2
   2166c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   21670:			; <UNDEFINED> instruction: 0x47707b18
   21674:	andeq	r1, sl, lr, asr #20
   21678:	andcs	r4, r0, #2048	; 0x800
   2167c:	tstvc	sl, #2063597568	; 0x7b000000
   21680:	svclt	0x00004770
   21684:	andeq	r1, sl, r0, asr #20
   21688:	blmi	8b3f14 <strspn@plt+0x89b50c>
   2168c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   21690:	addlt	r4, r8, r1, lsr #28
   21694:	strmi	r6, [r4], -r1, asr #31
   21698:	ldrbtmi	r6, [lr], #-3968	; 0xfffff080
   2169c:	stcge	8, cr5, [r5, #-844]	; 0xfffffcb4
   216a0:	ldmdavs	fp, {r0, r1, r9, fp, sp, pc}
   216a4:			; <UNDEFINED> instruction: 0xf04f9307
   216a8:	movwcs	r0, #768	; 0x300
   216ac:	subsvs	r9, r3, r3, lsl #6
   216b0:	andeq	lr, r3, r5, lsl #17
   216b4:	ldmdavs	r0!, {r0, r8, sp}
   216b8:	svc	0x00bcf7f6
   216bc:	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
   216c0:	bmi	60fea8 <strspn@plt+0x5f74a0>
   216c4:	blmi	5e96d0 <strspn@plt+0x5d0cc8>
   216c8:	tstvc	r0, #2046820352	; 0x7a000000
   216cc:	ldmdavc	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   216d0:	bmi	58fc04 <strspn@plt+0x5771fc>
   216d4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   216d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   216dc:	subsmi	r9, sl, r7, lsl #22
   216e0:	andlt	sp, r8, r3, lsl r1
   216e4:	ldmib	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   216e8:	stmdavs	r3!, {r1, r2, r3, r4, sp}^
   216ec:	andls	r4, r0, pc, lsl #18
   216f0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   216f4:			; <UNDEFINED> instruction: 0x31249301
   216f8:	ldrbtmi	r1, [r8], #-2003	; 0xfffff82d
   216fc:			; <UNDEFINED> instruction: 0xffc6f001
   21700:	stmdami	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   21704:			; <UNDEFINED> instruction: 0xf0024478
   21708:			; <UNDEFINED> instruction: 0xf7f6f85f
   2170c:	svclt	0x0000ef52
   21710:	ldrdeq	r1, [sl], -r2
   21714:	andeq	r0, r0, r8, asr #4
   21718:	andeq	r1, sl, sl, ror #18
   2171c:	andeq	r1, sl, r2, lsr #11
   21720:	strdeq	r1, [sl], -r4
   21724:	andeq	r0, r0, r4, lsl #4
   21728:	andeq	r1, sl, sl, lsl #11
   2172c:	andeq	r5, r3, lr, asr #4
   21730:	ldrdeq	r5, [r3], -r2
   21734:			; <UNDEFINED> instruction: 0x000351b8
   21738:			; <UNDEFINED> instruction: 0x4616b5f0
   2173c:			; <UNDEFINED> instruction: 0x460d4f3a
   21740:	addlt	r4, fp, sl, lsr sl
   21744:	ldrbtmi	r4, [pc], #-2874	; 2174c <strspn@plt+0x8d44>
   21748:	ldmdavs	r9!, {r1, r3, r4, r5, r6, sl, lr}
   2174c:	addmi	r5, sp, #13828096	; 0xd30000
   21750:	movwls	r6, #38939	; 0x981b
   21754:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21758:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   2175c:	bmi	dd60c4 <strspn@plt+0xdbd6bc>
   21760:	ldmpl	fp, {r2, r9, sl, lr}
   21764:	cmplt	fp, fp, lsl r8
   21768:	cdpcs	8, 0, cr6, cr0, cr2, {2}
   2176c:	blmi	d15ca0 <strspn@plt+0xcfd298>
   21770:	ldmdbmi	r3!, {r0, r1, r3, r4, r5, r6, sl, lr}
   21774:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
   21778:	teqcc	r4, r8, ror r4
   2177c:			; <UNDEFINED> instruction: 0xff86f001
   21780:	stmdavs	r2!, {r0, r4, r5, r8, r9, fp, lr}
   21784:	vst3.16	{d20-d22}, [r2 :256], fp
   21788:	eorvs	r5, r2, r0, lsl #4
   2178c:	bl	fba00 <strspn@plt+0xe2ff8>
   21790:			; <UNDEFINED> instruction: 0xb32e1505
   21794:	andcs	sl, r1, r3, lsl #18
   21798:			; <UNDEFINED> instruction: 0xf7f69101
   2179c:			; <UNDEFINED> instruction: 0xf104eec8
   217a0:			; <UNDEFINED> instruction: 0x462a0078
   217a4:			; <UNDEFINED> instruction: 0xf02a9901
   217a8:	bmi	a6109c <strspn@plt+0xa48694>
   217ac:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   217b0:	andsle	r1, lr, r3, asr #24
   217b4:			; <UNDEFINED> instruction: 0xf7f6a905
   217b8:	bllt	fe05d710 <strspn@plt+0xfe044d08>
   217bc:	ldrtmi	sl, [r0], -r7, lsl #28
   217c0:	ldc2l	0, cr15, [lr, #168]!	; 0xa8
   217c4:			; <UNDEFINED> instruction: 0x4620b970
   217c8:			; <UNDEFINED> instruction: 0xff5ef7ff
   217cc:	blmi	634054 <strspn@plt+0x61b64c>
   217d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   217d4:	blls	27b844 <strspn@plt+0x262e3c>
   217d8:	tstle	r7, sl, asr r0
   217dc:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   217e0:	ldrb	r3, [r7, r8, lsl #10]
   217e4:			; <UNDEFINED> instruction: 0x46284631
   217e8:	ldc2l	0, cr15, [r4, #168]!	; 0xa8
   217ec:	stclle	8, cr2, [sl]
   217f0:	smlattcs	r0, ip, r7, lr
   217f4:			; <UNDEFINED> instruction: 0xf7f62001
   217f8:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   217fc:	ldmdami	r5, {r0, r1, r5, r6, r7, ip, lr, pc}
   21800:			; <UNDEFINED> instruction: 0xf0014478
   21804:	blmi	561790 <strspn@plt+0x548d88>
   21808:			; <UNDEFINED> instruction: 0xe7b2447b
   2180c:	mrc	7, 6, APSR_nzcv, cr0, cr6, {7}
   21810:	ldmdami	r3, {r1, r4, r8, fp, lr}
   21814:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21818:			; <UNDEFINED> instruction: 0xf0013134
   2181c:	ldmdami	r1, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21820:			; <UNDEFINED> instruction: 0xf0014478
   21824:	svclt	0x0000ffd1
   21828:	andeq	r1, sl, r6, ror r9
   2182c:	andeq	r1, sl, r8, lsl r5
   21830:	andeq	r0, r0, r8, asr #4
   21834:	andeq	r1, sl, r6, lsl #10
   21838:	andeq	r0, r0, r4, lsl #4
   2183c:	andeq	r5, r3, ip, lsl #3
   21840:	andeq	r5, r3, sl, asr #3
   21844:	andeq	r5, r3, ip, lsl #3
   21848:	andeq	r1, sl, r8, lsr r9
   2184c:	andeq	r1, sl, r8, asr r8
   21850:	muleq	sl, r0, r4
   21854:	andeq	r5, r3, r0, lsr r1
   21858:	andeq	r5, r3, ip, ror #1
   2185c:	andeq	r5, r3, ip, lsr #2
   21860:	andeq	r5, r3, lr, ror r0
   21864:	andeq	r5, r3, r0, lsl #2
   21868:	blmi	6b40d4 <strspn@plt+0x69b6cc>
   2186c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   21870:	ldmdami	r9, {r2, r9, sl, lr}
   21874:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   21878:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   2187c:			; <UNDEFINED> instruction: 0xf04f9305
   21880:			; <UNDEFINED> instruction: 0xf0250300
   21884:	blge	120f58 <strspn@plt+0x108550>
   21888:	smlatbcs	r8, r2, sl, r6
   2188c:	stmib	sp, {r5, r9, sl, lr}^
   21890:	movwcs	r1, #768	; 0x300
   21894:			; <UNDEFINED> instruction: 0xff14f02b
   21898:	bmi	44ddc0 <strspn@plt+0x4353b8>
   2189c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   218a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   218a4:	subsmi	r9, sl, r5, lsl #22
   218a8:	andlt	sp, r6, r0, lsl r1
   218ac:	stmdami	ip, {r4, r8, sl, fp, ip, sp, pc}
   218b0:			; <UNDEFINED> instruction: 0xf0254478
   218b4:	ldmib	sp, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   218b8:	strtmi	r1, [r0], -r3, lsl #4
   218bc:	ldc2l	0, cr15, [lr, #-128]!	; 0xffffff80
   218c0:	stmdbls	r4, {r3, fp, lr}
   218c4:			; <UNDEFINED> instruction: 0xf0254478
   218c8:	strb	pc, [r6, fp, ror #26]!	; <UNPREDICTABLE>
   218cc:	mrc	7, 3, APSR_nzcv, cr0, cr6, {7}
   218d0:	strdeq	r1, [sl], -r4
   218d4:	andeq	r0, r0, r8, asr #4
   218d8:	andeq	r5, r6, ip, asr #4
   218dc:	andeq	r1, sl, r2, asr #7
   218e0:	andeq	r3, r4, r8, ror r2
   218e4:	strheq	r5, [r3], -ip
   218e8:	strdlt	fp, [r5], r0
   218ec:	stcge	13, cr4, [sl], {24}
   218f0:			; <UNDEFINED> instruction: 0x461e4a18
   218f4:			; <UNDEFINED> instruction: 0xf854447d
   218f8:			; <UNDEFINED> instruction: 0xf04f7b04
   218fc:	stmiapl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   21900:	ldmdavs	r2, {r0, r2, r3, r9, sl, lr}
   21904:			; <UNDEFINED> instruction: 0xf04f9203
   21908:	andcs	r0, r1, #0, 4
   2190c:	strvc	lr, [r0], #-2509	; 0xfffff633
   21910:			; <UNDEFINED> instruction: 0xf7f69402
   21914:	addmi	lr, r5, #24, 28	; 0x180
   21918:	movwcs	fp, #3980	; 0xf8c
   2191c:	b	14ea528 <strspn@plt+0x14d1b20>
   21920:	ldrdle	r7, [r9, -r0]
   21924:	blmi	2f415c <strspn@plt+0x2db754>
   21928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2192c:	blls	fb99c <strspn@plt+0xe2f94>
   21930:	qaddle	r4, sl, sl
   21934:	ldcllt	0, cr11, [r0, #20]!
   21938:	strmi	r4, [r2], -r8, lsl #18
   2193c:	strtmi	r4, [fp], -r8, lsl #16
   21940:			; <UNDEFINED> instruction: 0x96004479
   21944:			; <UNDEFINED> instruction: 0xf0014478
   21948:			; <UNDEFINED> instruction: 0xf7f6fecb
   2194c:	svclt	0x0000ee32
   21950:	andeq	r1, sl, ip, ror #6
   21954:	andeq	r0, r0, r8, asr #4
   21958:	andeq	r1, sl, r8, lsr r3
   2195c:	andeq	r5, r3, ip, lsl #3
   21960:	ldrdeq	r1, [r3], -r0
   21964:	svcmi	0x00f0e92d
   21968:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   2196c:	stmdavs	r4, {r1, r8, r9, fp, pc}
   21970:	swpls	fp, r1, [r6]
   21974:	movwls	r6, #22537	; 0x5809
   21978:	svcne	0x0080f5b1
   2197c:	strmi	r9, [r8], -r7, lsl #4
   21980:			; <UNDEFINED> instruction: 0xf44fbfa8
   21984:			; <UNDEFINED> instruction: 0xf0141080
   21988:	b	8229a0 <strspn@plt+0x809f98>
   2198c:			; <UNDEFINED> instruction: 0xf10b7be0
   21990:	b	13e25b4 <strspn@plt+0x13c9bac>
   21994:			; <UNDEFINED> instruction: 0xf10303e3
   21998:			; <UNDEFINED> instruction: 0xf0230303
   2199c:	movwls	r0, #17155	; 0x4303
   219a0:			; <UNDEFINED> instruction: 0xf8d7d018
   219a4:			; <UNDEFINED> instruction: 0xf1b9900c
   219a8:	tstle	ip, r0, lsl #30
   219ac:			; <UNDEFINED> instruction: 0x2e006afe
   219b0:	blmi	ff755f98 <strspn@plt+0xff73d590>
   219b4:			; <UNDEFINED> instruction: 0x46202410
   219b8:	ldrtvs	r4, [fp], #-1147	; 0xfffffb85
   219bc:	ldc	0, cr11, [sp], #68	; 0x44
   219c0:	pop	{r1, r8, r9, fp, pc}
   219c4:	strcs	r8, [r0], #-4080	; 0xfffff010
   219c8:	andslt	r4, r1, r0, lsr #12
   219cc:	blhi	dccc8 <strspn@plt+0xc42c0>
   219d0:	svchi	0x00f0e8bd
   219d4:	ldrbtmi	r4, [r8], #-2260	; 0xfffff72c
   219d8:	stc2l	0, cr15, [r2], #148	; 0x94
   219dc:	ldmvs	sl!, {r2, r8, r9, fp, ip, pc}
   219e0:	svclt	0x00183b00
   219e4:	b	4ea5f0 <strspn@plt+0x4d1be8>
   219e8:	svclt	0x00080392
   219ec:			; <UNDEFINED> instruction: 0xf0404625
   219f0:	blmi	ff3c1e50 <strspn@plt+0xff3a9448>
   219f4:	ldrbtmi	r9, [fp], #-1033	; 0xfffffbf7
   219f8:	bcc	45d220 <strspn@plt+0x444818>
   219fc:	ldrmi	r9, [sl], -r6, lsl #22
   21a00:	andls	r3, r8, #12, 4	; 0xc0000000
   21a04:	bmi	ff2b346c <strspn@plt+0xff29aa64>
   21a08:			; <UNDEFINED> instruction: 0x4691447a
   21a0c:	svccs	0x0004f858
   21a10:	beq	45d278 <strspn@plt+0x444870>
   21a14:			; <UNDEFINED> instruction: 0xf0259205
   21a18:	bls	1a0dc4 <strspn@plt+0x1883bc>
   21a1c:	eorsle	r2, ip, r0, lsl #26
   21a20:	ldrtmi	r9, [r8], -r4, lsl #22
   21a24:	movwls	r9, #1281	; 0x501
   21a28:			; <UNDEFINED> instruction: 0xf02b2300
   21a2c:	strmi	pc, [r4], -r9, asr #28
   21a30:	blls	24e0d8 <strspn@plt+0x2356d0>
   21a34:	mvnle	r4, r3, asr #10
   21a38:	stcls	6, cr4, [r9], {40}	; 0x28
   21a3c:	stcl	7, cr15, [r4, #-984]!	; 0xfffffc28
   21a40:	ldrbtmi	r4, [r8], #-2236	; 0xfffff744
   21a44:	ldc2l	0, cr15, [r2], {37}	; 0x25
   21a48:	ldrtmi	r9, [r8], -r6, lsl #22
   21a4c:	blls	1fbeb8 <strspn@plt+0x1e34b0>
   21a50:			; <UNDEFINED> instruction: 0x46204798
   21a54:	ldc	0, cr11, [sp], #68	; 0x44
   21a58:	pop	{r1, r8, r9, fp, pc}
   21a5c:	ldmmi	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21a60:	ldrbtmi	r4, [r8], #-3766	; 0xfffff14a
   21a64:	stc2l	0, cr15, [r2], {37}	; 0x25
   21a68:	and	r4, r9, lr, ror r4
   21a6c:			; <UNDEFINED> instruction: 0xf10a4630
   21a70:			; <UNDEFINED> instruction: 0xf0250401
   21a74:			; <UNDEFINED> instruction: 0x4651fcbb
   21a78:			; <UNDEFINED> instruction: 0x464e4638
   21a7c:	blx	fe9ddb30 <strspn@plt+0xfe9c5128>
   21a80:	ldrbmi	r4, [sl], -r1, lsr #12
   21a84:			; <UNDEFINED> instruction: 0xf02a4628
   21a88:			; <UNDEFINED> instruction: 0xf1b0fe3f
   21a8c:	ble	ffb64294 <strspn@plt+0xffb4b88c>
   21a90:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
   21a94:	stc2	0, cr15, [sl], #148	; 0x94
   21a98:	ldrmi	lr, [r0], -fp, asr #15
   21a9c:			; <UNDEFINED> instruction: 0xf02a4629
   21aa0:			; <UNDEFINED> instruction: 0xe7c6fe7b
   21aa4:			; <UNDEFINED> instruction: 0xf7f69804
   21aa8:	cdpcs	14, 0, cr14, cr0, cr12, {1}
   21aac:	vmax.u8	d20, d16, d2
   21ab0:	blx	fec41e60 <strspn@plt+0xfec29458>
   21ab4:	stmdbls	r6, {r7, r9, ip, sp, lr, pc}
   21ab8:	ldmdbeq	r2, {r1, r5, r7, r8, r9, fp, lr}^
   21abc:	bmi	fe8c62e8 <strspn@plt+0xfe8ad8e0>
   21ac0:	cfstrsmi	mvf4, [r2, #492]!	; 0x1ec
   21ac4:	tstls	r7, sl, ror r4
   21ac8:	stmibmi	r1!, {r0, r2, r3, r4, r5, r6, sl, lr}
   21acc:	bcs	45d2f4 <strspn@plt+0x4448ec>
   21ad0:	rsccc	pc, r7, #805306368	; 0x30000000
   21ad4:	ldrmi	r9, [r8], ip, lsl #4
   21ad8:	ldrbtmi	r4, [r9], #-2718	; 0xfffff562
   21adc:	ldrbtmi	r9, [sl], #-783	; 0xfffffcf1
   21ae0:	andls	r9, lr, #8, 2
   21ae4:	blls	207718 <strspn@plt+0x1eed10>
   21ae8:	svcne	0x0004f853
   21aec:	blls	286710 <strspn@plt+0x26dd08>
   21af0:	svclt	0x00082900
   21af4:	ldrmi	r2, [pc], -r1, lsl #6
   21af8:	cmple	sl, r0, lsl #22
   21afc:	ldrbmi	r9, [r3], -r4, lsl #20
   21b00:			; <UNDEFINED> instruction: 0xf029980b
   21b04:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   21b08:	movwcs	sp, #6995	; 0x1b53
   21b0c:			; <UNDEFINED> instruction: 0xf8cd4639
   21b10:	strls	r9, [sp, -r8, lsr #32]
   21b14:			; <UNDEFINED> instruction: 0xf8dd461f
   21b18:	eor	r9, r7, r0, lsr r0
   21b1c:	vqsub.s8	d4, d16, d13
   21b20:	strbmi	r8, [r5, #-220]	; 0xffffff24
   21b24:	sbchi	pc, lr, r0, asr #1
   21b28:	bl	fe988758 <strspn@plt+0xfe96fd50>
   21b2c:			; <UNDEFINED> instruction: 0xf5c10108
   21b30:	blcs	3a138 <strspn@plt+0x21730>
   21b34:	blcs	95cfc <strspn@plt+0x7d2f4>
   21b38:	adchi	pc, r2, r0
   21b3c:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
   21b40:	strtmi	r9, [r8], -r2, lsl #4
   21b44:	strcs	r9, [r0, -r8, lsl #20]
   21b48:	strls	r4, [r3], #-2948	; 0xfffff47c
   21b4c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   21b50:	blmi	fe0ee358 <strspn@plt+0xfe0d5950>
   21b54:	ldrbtmi	r4, [fp], #-2691	; 0xfffff57d
   21b58:			; <UNDEFINED> instruction: 0xf7ff447a
   21b5c:	blmi	fe0e1678 <strspn@plt+0xfe0c8c70>
   21b60:	movwls	r4, #33915	; 0x847b
   21b64:	cdpcc	4, 0, cr4, cr1, cr5, {0}
   21b68:	stclne	0, cr13, [r1], #-432	; 0xfffffe50
   21b6c:			; <UNDEFINED> instruction: 0x4650465a
   21b70:	stc2l	0, cr15, [sl, #168]	; 0xa8
   21b74:	blle	15e938c <strspn@plt+0x15d0984>
   21b78:	rscsle	r4, r4, #322961408	; 0x13400000
   21b7c:	orrvs	pc, r0, #8, 10	; 0x2000000
   21b80:	bicle	r2, fp, r0, lsl #30
   21b84:	vqsub.s8	d4, d16, d13
   21b88:	strbmi	r8, [r5, #-143]	; 0xffffff71
   21b8c:	addhi	pc, r1, r0, asr #1
   21b90:	bl	fe973d70 <strspn@plt+0xfe95b368>
   21b94:	bmi	1da1fbc <strspn@plt+0x1d895b4>
   21b98:	orrvs	pc, r0, r1, asr #11
   21b9c:	mrc	4, 0, r4, cr8, cr8, {3}
   21ba0:	andls	r3, r0, r0, lsl sl
   21ba4:			; <UNDEFINED> instruction: 0x4628447a
   21ba8:			; <UNDEFINED> instruction: 0xf7ff9401
   21bac:	strmi	pc, [r5], #-3741	; 0xfffff163
   21bb0:			; <UNDEFINED> instruction: 0xf1b9e7d9
   21bb4:	svclt	0x00d40f01
   21bb8:	strcs	r2, [r0, -r1, lsl #14]
   21bbc:	svclt	0x00d82e00
   21bc0:			; <UNDEFINED> instruction: 0xf1092700
   21bc4:	svccs	0x00000901
   21bc8:	svcls	0x000bd18d
   21bcc:			; <UNDEFINED> instruction: 0xf7f64650
   21bd0:	blls	1dce48 <strspn@plt+0x1c4440>
   21bd4:	orrslt	r6, r9, r9, lsl r9
   21bd8:	ldrtmi	r9, [r8], -r5, lsl #22
   21bdc:			; <UNDEFINED> instruction: 0x46064798
   21be0:			; <UNDEFINED> instruction: 0xf7f69808
   21be4:			; <UNDEFINED> instruction: 0x4604edf4
   21be8:			; <UNDEFINED> instruction: 0xf7f64630
   21bec:	blmi	189d3b4 <strspn@plt+0x18849ac>
   21bf0:			; <UNDEFINED> instruction: 0xf503447b
   21bf4:	stmdane	r2!, {r7, r8, sp, lr}
   21bf8:	strtmi	r3, [sl], #-518	; 0xfffffdfa
   21bfc:			; <UNDEFINED> instruction: 0xd329428a
   21c00:	ldrcs	r4, [r0], #-2909	; 0xfffff4a3
   21c04:	strtmi	r2, [r0], -r0, lsl #4
   21c08:	eorvc	r4, sl, fp, ror r4
   21c0c:	andslt	r6, r1, fp, lsr r4
   21c10:	blhi	dcf0c <strspn@plt+0xc4504>
   21c14:	svchi	0x00f0e8bd
   21c18:	ldrbtmi	r4, [sl], #-2648	; 0xfffff5a8
   21c1c:	stmdals	r4, {r4, r7, r8, r9, sl, sp, lr, pc}
   21c20:	stcl	7, cr15, [lr, #-984]!	; 0xfffffc28
   21c24:	strbt	r4, [r4], r5, lsl #12
   21c28:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   21c2c:			; <UNDEFINED> instruction: 0xf1b99b0e
   21c30:	svclt	0x00cc0f01
   21c34:	strcs	r2, [r1, -r0, lsl #14]
   21c38:	smullle	r4, r2, sp, r2
   21c3c:			; <UNDEFINED> instruction: 0xf805235d
   21c40:	ldr	r3, [lr, r1, lsl #22]!
   21c44:			; <UNDEFINED> instruction: 0xf8dd4b4e
   21c48:	ldrbtmi	r9, [fp], #-40	; 0xffffffd8
   21c4c:	addsmi	r9, sp, #13, 30	; 0x34
   21c50:			; <UNDEFINED> instruction: 0xe7bad1f4
   21c54:	ldmdale	r8, {r0, r2, r3, r7, r9, lr}^
   21c58:	movtle	r4, #49821	; 0xc29d
   21c5c:	bmi	1268810 <strspn@plt+0x124fe08>
   21c60:	orrvs	pc, r0, r3, asr #11
   21c64:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
   21c68:	bmi	1206470 <strspn@plt+0x11eda68>
   21c6c:	movwls	r4, #5672	; 0x1628
   21c70:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   21c74:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
   21c78:	mrc2	7, 1, pc, cr6, cr15, {7}
   21c7c:	ldr	r4, [pc, r5, lsl #8]!
   21c80:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
   21c84:	stclmi	7, cr14, [r3, #-368]	; 0xfffffe90
   21c88:	ldrbtmi	r4, [sp], #-2883	; 0xfffff4bd
   21c8c:	movwls	r4, #33915	; 0x847b
   21c90:	mcrrmi	7, 9, lr, r2, cr12
   21c94:	stmdbmi	r2, {r1, r3, r5, r9, sl, lr}^
   21c98:	ldrbtmi	r4, [ip], #-2114	; 0xfffff7be
   21c9c:	ldrbtmi	r9, [r9], #-2831	; 0xfffff4f1
   21ca0:	strls	r4, [r0], #-1144	; 0xfffffb88
   21ca4:	ldc2	0, cr15, [ip, #-4]
   21ca8:	vst2.8	{d20-d21}, [pc :256]
   21cac:	ldmdbmi	pc!, {r7, sl, sp, lr}	; <UNPREDICTABLE>
   21cb0:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   21cb4:	andmi	lr, r0, sp, asr #19
   21cb8:	ldrbtmi	r4, [r9], #-2109	; 0xfffff7c3
   21cbc:	ldrbtmi	r9, [r8], #-2831	; 0xfffff4f1
   21cc0:	stc2	0, cr15, [lr, #-4]
   21cc4:			; <UNDEFINED> instruction: 0x462a4c3b
   21cc8:	ldmdami	ip!, {r0, r1, r3, r4, r5, r8, fp, lr}
   21ccc:	blls	3f2ec4 <strspn@plt+0x3da4bc>
   21cd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21cd4:			; <UNDEFINED> instruction: 0xf0019400
   21cd8:	ldmdami	r9!, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
   21cdc:	strvs	pc, [r0], #1103	; 0x44f
   21ce0:			; <UNDEFINED> instruction: 0x462a4938
   21ce4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   21ce8:	ldmdami	r7!, {lr}
   21cec:	blls	3f2ed8 <strspn@plt+0x3da4d0>
   21cf0:			; <UNDEFINED> instruction: 0xf0014478
   21cf4:	ldcmi	12, cr15, [r5], #-980	; 0xfffffc2c
   21cf8:	ldmdbmi	r5!, {r1, r3, r5, r9, sl, lr}
   21cfc:	ldrbtmi	r4, [ip], #-2101	; 0xfffff7cb
   21d00:	strls	r4, [r0], #-1145	; 0xfffffb87
   21d04:			; <UNDEFINED> instruction: 0xf0014478
   21d08:	ldmdami	r3!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   21d0c:	strvs	pc, [r0], #1103	; 0x44f
   21d10:			; <UNDEFINED> instruction: 0x462a4932
   21d14:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   21d18:	ldmdami	r1!, {lr}
   21d1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21d20:	ldc2l	0, cr15, [lr], {1}
   21d24:	ldrdeq	r4, [r3], -r8
   21d28:	andeq	sl, r3, r6
   21d2c:	andeq	r5, r6, lr, asr #1
   21d30:	andeq	sl, r3, r4, asr #4
   21d34:	andeq	r5, r6, r2, lsl #1
   21d38:	andeq	r0, r4, r2, lsl #11
   21d3c:	andeq	r1, r5, r4, ror #7
   21d40:	andeq	r5, r4, sl, asr r9
   21d44:	andeq	r1, sl, ip, lsl #12
   21d48:	andeq	r4, r3, r4, lsr #31
   21d4c:	andeq	r1, sl, r4, lsl #12
   21d50:	andeq	r1, r5, r2, ror r3
   21d54:	andeq	r1, sl, lr, ror #11
   21d58:	andeq	r4, r3, sl, asr #28
   21d5c:	andeq	r4, r3, r8, ror #29
   21d60:	muleq	r3, lr, lr
   21d64:	andeq	r4, r3, r4, ror pc
   21d68:	andeq	r4, r6, r4, ror #30
   21d6c:	muleq	r5, r8, r3
   21d70:	andeq	r4, r3, r8, lsr #30
   21d74:	ldrdeq	r1, [sl], -ip
   21d78:	andeq	r1, sl, r4, asr #9
   21d7c:	andeq	r1, r3, lr, lsl r6
   21d80:	andeq	r1, sl, r2, lsl #9
   21d84:	andeq	r4, r3, sl, asr lr
   21d88:	andeq	r4, r3, sl, asr lr
   21d8c:	andeq	r4, r3, r2, lsr lr
   21d90:			; <UNDEFINED> instruction: 0x000315be
   21d94:	andeq	r1, sl, r2, asr #8
   21d98:	andeq	r1, r5, r0, asr #3
   21d9c:	andeq	r4, r3, r6, lsr #27
   21da0:	andeq	r4, r3, lr, lsr #28
   21da4:	andeq	r1, r3, r0, ror r2
   21da8:	andeq	r4, r3, lr, lsl #27
   21dac:	andeq	r4, r3, r2, lsl lr
   21db0:	ldrdeq	r1, [r3], -lr
   21db4:	andeq	r4, r3, ip, asr #25
   21db8:	strdeq	r4, [r3], -ip
   21dbc:	andeq	r1, r3, lr, lsr r2
   21dc0:			; <UNDEFINED> instruction: 0x00034cb4
   21dc4:	andeq	r4, r3, r0, ror #27
   21dc8:	andeq	r1, r3, ip, lsr #3
   21dcc:	andeq	r4, r3, r6, ror sp
   21dd0:	andeq	r4, r3, ip, asr #27
   21dd4:	andeq	r1, r3, ip, lsl #4
   21dd8:	andeq	r4, r3, r0, ror #26
   21ddc:			; <UNDEFINED> instruction: 0x00034db0
   21de0:	andeq	r1, r3, lr, ror r1
   21de4:	strlt	r6, [r8, #-2369]	; 0xfffff6bf
   21de8:			; <UNDEFINED> instruction: 0xf8f0f02b
   21dec:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   21df0:	strlt	r6, [r8, #-2369]	; 0xfffff6bf
   21df4:			; <UNDEFINED> instruction: 0xf8eaf02b
   21df8:	stclt	0, cr2, [r8, #-288]	; 0xfffffee0
   21dfc:			; <UNDEFINED> instruction: 0x4604b510
   21e00:			; <UNDEFINED> instruction: 0xf02b6941
   21e04:	stmdami	r5, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   21e08:			; <UNDEFINED> instruction: 0xf0254478
   21e0c:	strtmi	pc, [r0], -pc, ror #21
   21e10:			; <UNDEFINED> instruction: 0xf02b69a1
   21e14:	ldrdcs	pc, [r8], #-139	; 0xffffff75
   21e18:	svclt	0x0000bd10
   21e1c:			; <UNDEFINED> instruction: 0x00064cbc
   21e20:	addlt	fp, r2, r0, ror r5
   21e24:	strmi	r4, [r4], -pc, lsl #28
   21e28:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   21e2c:			; <UNDEFINED> instruction: 0xf8cef02b
   21e30:	ldrtmi	r4, [r0], -sp, lsl #26
   21e34:	blx	ff6dded0 <strspn@plt+0xff6c54c8>
   21e38:	strtmi	r6, [r0], -r1, lsr #19
   21e3c:			; <UNDEFINED> instruction: 0xf02b447d
   21e40:	ldrtmi	pc, [r0], -r5, asr #17	; <UNPREDICTABLE>
   21e44:	blx	ff4ddee0 <strspn@plt+0xff4c54d8>
   21e48:	movwcs	r4, #2568	; 0xa08
   21e4c:	stmibvs	r0!, {r0, r8, r9, ip, pc}^
   21e50:	stmiapl	ip!, {r0, r3, r4, r9, sl, lr}
   21e54:	strls	r4, [r0], #-2566	; 0xfffff5fa
   21e58:			; <UNDEFINED> instruction: 0xf02f447a
   21e5c:	ldrdcs	pc, [r8], #-169	; 0xffffff57
   21e60:	ldcllt	0, cr11, [r0, #-8]!
   21e64:	muleq	r6, sl, ip
   21e68:	andeq	r0, sl, r4, lsr #28
   21e6c:	andeq	r0, r0, r8, lsl #5
   21e70:	andeq	r9, r4, r0, ror #9
   21e74:	andcs	fp, r5, #112, 10	; 0x1c000000
   21e78:	strmi	r4, [r4], -sp, lsl #26
   21e7c:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   21e80:	cdp2	0, 12, cr15, cr6, cr15, {1}
   21e84:	blmi	30e38c <strspn@plt+0x2f5984>
   21e88:	bmi	2f3694 <strspn@plt+0x2dac8c>
   21e8c:	stmiapl	fp!, {r5, r9, sl, lr}^
   21e90:	pop	{r1, r3, r5, r7, fp, ip, lr}
   21e94:	strb	r4, [r5, #-112]!	; 0xffffff90
   21e98:			; <UNDEFINED> instruction: 0xf0116821
   21e9c:	andle	r0, r1, r4, lsl #2
   21ea0:	ldcllt	0, cr2, [r0, #-256]!	; 0xffffff00
   21ea4:			; <UNDEFINED> instruction: 0xf02a6960
   21ea8:	subcs	pc, r0, r7, ror ip	; <UNPREDICTABLE>
   21eac:	svclt	0x0000bd70
   21eb0:	andeq	r0, sl, r2, ror #27
   21eb4:	andeq	r0, r0, r4, lsr #6
   21eb8:			; <UNDEFINED> instruction: 0x000002bc
   21ebc:			; <UNDEFINED> instruction: 0xf1004a05
   21ec0:	ldrlt	r0, [r0], #-276	; 0xfffffeec
   21ec4:	cfstrsmi	mvf4, [r4], {122}	; 0x7a
   21ec8:	ldmpl	r3, {r2, r8, r9, fp, lr}^
   21ecc:			; <UNDEFINED> instruction: 0xf85d5912
   21ed0:	strb	r4, [r7, #-2820]	; 0xfffff4fc
   21ed4:	muleq	sl, ip, sp
   21ed8:			; <UNDEFINED> instruction: 0x000002bc
   21edc:	andeq	r0, r0, r4, lsr #6
   21ee0:			; <UNDEFINED> instruction: 0xf1004a0d
   21ee4:	ldrlt	r0, [r0, #-276]!	; 0xfffffeec
   21ee8:	cfstrsmi	mvf4, [ip, #-488]	; 0xfffffe18
   21eec:	blmi	34e100 <strspn@plt+0x3356f8>
   21ef0:	andls	r4, r1, r4, lsl #12
   21ef4:	ldmdbpl	r2, {r0, r1, r4, r6, r7, fp, ip, lr}^
   21ef8:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   21efc:	ldrbeq	r6, [fp, -r3, lsr #16]
   21f00:	strle	r4, [r2, #-1541]	; 0xfffff9fb
   21f04:	andlt	r4, r3, r8, lsr #12
   21f08:			; <UNDEFINED> instruction: 0x4620bd30
   21f0c:	stc2	7, cr15, [ip], #1020	; 0x3fc
   21f10:	andlt	r4, r3, r8, lsr #12
   21f14:	svclt	0x0000bd30
   21f18:	andeq	r0, sl, r8, ror sp
   21f1c:	strdeq	r0, [r0], -r4
   21f20:	muleq	r0, r0, r2
   21f24:			; <UNDEFINED> instruction: 0xf1004a0b
   21f28:	ldrlt	r0, [r8, #-276]!	; 0xfffffeec
   21f2c:	cfstrsmi	mvf4, [sl, #-488]	; 0xfffffe18
   21f30:	blmi	2b3748 <strspn@plt+0x29ad40>
   21f34:	ldmdbpl	r2, {r0, r1, r4, r6, r7, fp, ip, lr}^
   21f38:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   21f3c:	ldrbeq	r6, [fp, -r3, lsr #16]
   21f40:	strle	r4, [r1, #-1541]	; 0xfffff9fb
   21f44:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   21f48:			; <UNDEFINED> instruction: 0xf7ff4620
   21f4c:	strtmi	pc, [r8], -sp, lsl #25
   21f50:	svclt	0x0000bd38
   21f54:	andeq	r0, sl, r4, lsr sp
   21f58:	andeq	r0, r0, r4, asr #5
   21f5c:	andeq	r0, r0, r8, asr #5
   21f60:	blmi	b74818 <strspn@plt+0xb5be10>
   21f64:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   21f68:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   21f6c:	ldmdavs	fp, {r2, r9, sl, lr}
   21f70:			; <UNDEFINED> instruction: 0xf04f9307
   21f74:	stmdavs	r3, {r8, r9}
   21f78:	strble	r0, [r0, #-1883]	; 0xfffff8a5
   21f7c:	stmibvs	r5, {r0, r6, r7, r9, fp, sp, lr}
   21f80:	strtmi	fp, [r8], -r1, lsr #19
   21f84:	stc2	0, cr15, [r8], {42}	; 0x2a
   21f88:	stmdbcs	r1, {r0, r5, r6, r7, r8, fp, sp, lr}
   21f8c:	stmdami	r3!, {r0, r1, ip, lr, pc}
   21f90:			; <UNDEFINED> instruction: 0xf0254478
   21f94:	bmi	8e07b0 <strspn@plt+0x8c7da8>
   21f98:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   21f9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21fa0:	subsmi	r9, sl, r7, lsl #22
   21fa4:	andcs	sp, r0, r3, lsr r1
   21fa8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   21fac:	tstcs	ip, r4, lsl #22
   21fb0:	strtmi	r9, [sl], -r1, lsl #6
   21fb4:	mrsls	r2, LR_irq
   21fb8:	blx	fe0de06e <strspn@plt+0xfe0c5666>
   21fbc:	mvnle	r2, r0, lsl #16
   21fc0:			; <UNDEFINED> instruction: 0x1018f8bd
   21fc4:	bls	1737d8 <strspn@plt+0x15add0>
   21fc8:	smlabteq	r1, sp, r9, lr
   21fcc:	andls	r4, r0, #1376256	; 0x150000
   21fd0:	bls	1331b8 <strspn@plt+0x11a7b0>
   21fd4:			; <UNDEFINED> instruction: 0xf9e4f025
   21fd8:			; <UNDEFINED> instruction: 0x2018f8bd
   21fdc:	tsteq	sl, r5, lsl #2	; <UNPREDICTABLE>
   21fe0:			; <UNDEFINED> instruction: 0xf5b24620
   21fe4:	svclt	0x00847f80
   21fe8:	addvc	pc, r0, #1325400064	; 0x4f000000
   21fec:	andscs	pc, r8, sp, lsr #17
   21ff0:			; <UNDEFINED> instruction: 0xf8e6f02b
   21ff4:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   21ff8:			; <UNDEFINED> instruction: 0xf9f8f025
   21ffc:	stmdbvs	r1, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   22000:			; <UNDEFINED> instruction: 0xffe4f02a
   22004:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   22008:			; <UNDEFINED> instruction: 0xf9f0f025
   2200c:			; <UNDEFINED> instruction: 0xf7f6e7c3
   22010:	svclt	0x0000ead0
   22014:	strdeq	r0, [sl], -ip
   22018:	andeq	r0, r0, r8, asr #4
   2201c:	andeq	r1, r3, ip, lsl r1
   22020:	andeq	r0, sl, r6, asr #25
   22024:	andeq	r4, r3, ip, lsl #22
   22028:	muleq	r3, r2, sp
   2202c:			; <UNDEFINED> instruction: 0x00064abe
   22030:	svcmi	0x00f0e92d
   22034:	blmi	fe90e268 <strspn@plt+0xfe8f5860>
   22038:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
   2203c:	stmdavs	r3, {r1, r2, r8, r9, ip, pc}
   22040:			; <UNDEFINED> instruction: 0xf1400759
   22044:	stmibvs	r3, {r0, r1, r2, r3, r6, r7, pc}^
   22048:	movwls	r6, #30919	; 0x78c7
   2204c:	cmple	lr, r0, lsl #30
   22050:	ldrbeq	r6, [sl, -r3, lsl #17]
   22054:	bvs	ff1175c8 <strspn@plt+0xff0febc0>
   22058:	svcne	0x0080f5b3
   2205c:	mrshi	pc, LR_und	; <UNPREDICTABLE>
   22060:	svclt	0x00c82b0b
   22064:	vmin.u8	d20, d16, d10
   22068:	ldrbmi	r8, [r0], -sl, ror #1
   2206c:	bl	126004c <strspn@plt+0x1247644>
   22070:	stmdacs	r0, {r0, r7, r9, sl, lr}
   22074:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   22078:	ldmibvs	r1!, {r0, r1, r9, sl, lr}
   2207c:			; <UNDEFINED> instruction: 0x46304652
   22080:			; <UNDEFINED> instruction: 0xf9acf029
   22084:	vmlal.s8	q9, d0, d0
   22088:	stmmi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, pc}	; <UNPREDICTABLE>
   2208c:			; <UNDEFINED> instruction: 0xf0254478
   22090:	ldmvs	r3!, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   22094:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   22098:	rschi	pc, r0, r0
   2209c:			; <UNDEFINED> instruction: 0xf1aa4a8b
   220a0:	stmibmi	fp, {r2, r3, r8, r9, fp}
   220a4:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   220a8:	bvs	15c7e4 <strspn@plt+0x143ddc>
   220ac:	tstls	r8, r9, ror r4
   220b0:	ldrmi	r4, [r2], r8, lsl #19
   220b4:	tstls	r9, r9, ror r4
   220b8:	streq	lr, [r4, #-2825]	; 0xfffff4f7
   220bc:	blcs	44568 <strspn@plt+0x2bb60>
   220c0:	stmdbcs	fp, {r0, r2, r3, r4, r6, r8, ip, lr, pc}
   220c4:	stmdals	r5, {r2, r4, r5, r8, fp, ip, lr, pc}
   220c8:	strmi	r1, [sl], #-3682	; 0xfffff19e
   220cc:	eorle	r4, pc, #536870920	; 0x20000008
   220d0:	stmdaeq	fp, {r0, r5, r7, r8, ip, sp, lr, pc}
   220d4:	svcvc	0x0080f5b8
   220d8:			; <UNDEFINED> instruction: 0xf44fbfa8
   220dc:	stccs	8, cr7, [r0], {128}	; 0x80
   220e0:	addhi	pc, r7, r0
   220e4:	tstls	r2, sl, lsr #16
   220e8:	ldmdbmi	fp!, {r3, r5, r6, fp, sp, lr}^
   220ec:	andls	r9, r0, r1, lsl #6
   220f0:	ldmdami	sl!, {r0, r3, r4, r5, r6, sl, lr}^
   220f4:			; <UNDEFINED> instruction: 0xf0254478
   220f8:			; <UNDEFINED> instruction: 0xf105f953
   220fc:	strbmi	r0, [r1], -sl
   22100:			; <UNDEFINED> instruction: 0xf84cf02b
   22104:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   22108:			; <UNDEFINED> instruction: 0xf970f025
   2210c:	ldmdami	r5!, {r1, r2, r7, sp, lr, pc}^
   22110:			; <UNDEFINED> instruction: 0xf0254478
   22114:	ldmibvs	r0!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   22118:			; <UNDEFINED> instruction: 0xf02a2100
   2211c:	ldmdami	r2!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   22120:	ldrbtmi	r9, [r8], #-2311	; 0xfffff6f9
   22124:			; <UNDEFINED> instruction: 0xf93cf025
   22128:	andlt	r2, fp, r0
   2212c:	svchi	0x00f0e8bd
   22130:	bl	fe908d4c <strspn@plt+0xfe8f0344>
   22134:			; <UNDEFINED> instruction: 0xf1a80804
   22138:			; <UNDEFINED> instruction: 0xf5b8080b
   2213c:	svclt	0x00a87f80
   22140:	stmvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   22144:	teqle	r7, r0, lsl #24
   22148:	strtmi	r6, [r3], -sl, lsr #16
   2214c:	stmdavs	r8!, {r1, r8, ip, pc}^
   22150:	strls	r9, [r1], #-2312	; 0xfffff6f8
   22154:	stmdals	r9, {ip, pc}
   22158:			; <UNDEFINED> instruction: 0xf922f025
   2215c:	andeq	pc, sl, r5, lsl #2
   22160:			; <UNDEFINED> instruction: 0xf02b4641
   22164:	stmdami	r1!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}^
   22168:			; <UNDEFINED> instruction: 0xf0254478
   2216c:	stmdami	r0!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   22170:			; <UNDEFINED> instruction: 0xf0254478
   22174:			; <UNDEFINED> instruction: 0x4650f93b
   22178:			; <UNDEFINED> instruction: 0xf938f025
   2217c:	stmdbcs	fp, {r0, r3, r5, r8, fp, pc}
   22180:	streq	pc, [r1, -r7, lsl #2]
   22184:	blls	158760 <strspn@plt+0x13fd58>
   22188:	ldrbmi	r4, [ip, #-1036]	; 0xfffffbf4
   2218c:			; <UNDEFINED> instruction: 0xf003689b
   22190:	ldmible	r1, {r1, r8, r9}
   22194:	cmple	fp, r0, lsl #22
   22198:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
   2219c:			; <UNDEFINED> instruction: 0xf926f025
   221a0:	stmdbls	r7, {r0, r2, r4, r6, fp, lr}
   221a4:			; <UNDEFINED> instruction: 0xf0254478
   221a8:			; <UNDEFINED> instruction: 0x4648f8fb
   221ac:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   221b0:	andlt	r2, fp, r0
   221b4:	svchi	0x00f0e8bd
   221b8:	movwcs	r6, #2090	; 0x82a
   221bc:	stmdavs	r8!, {r1, r8, ip, pc}^
   221c0:	movwls	r4, #6478	; 0x194e
   221c4:	ldrbtmi	r9, [r9], #-0
   221c8:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   221cc:			; <UNDEFINED> instruction: 0xf8e8f025
   221d0:	andeq	pc, sl, r5, lsl #2
   221d4:			; <UNDEFINED> instruction: 0xf02a4641
   221d8:	stmdami	sl, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   221dc:			; <UNDEFINED> instruction: 0xf0254478
   221e0:	strb	pc, [r4, r5, lsl #18]	; <UNPREDICTABLE>
   221e4:			; <UNDEFINED> instruction: 0xf02a6941
   221e8:	strdcs	pc, [r0], -r1
   221ec:	pop	{r0, r1, r3, ip, sp, pc}
   221f0:	stmdavs	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   221f4:	tstls	r2, r3, lsr #12
   221f8:	stmdbmi	r3, {r3, r5, r6, fp, sp, lr}^
   221fc:	andls	r9, r0, r1, lsl #8
   22200:	stmdami	r2, {r0, r3, r4, r5, r6, sl, lr}^
   22204:			; <UNDEFINED> instruction: 0xf0254478
   22208:			; <UNDEFINED> instruction: 0xf109f8cb
   2220c:	strbmi	r0, [r1], -sl
   22210:			; <UNDEFINED> instruction: 0xffc4f02a
   22214:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   22218:			; <UNDEFINED> instruction: 0xf8e8f025
   2221c:	movwcs	r8, #2345	; 0x929
   22220:	bmi	f49a40 <strspn@plt+0xf31038>
   22224:			; <UNDEFINED> instruction: 0xf8114429
   22228:	tstcs	r0, r1, lsl #24
   2222c:	ldmpl	r2!, {r0, r8, r9, ip, pc}
   22230:	bmi	e73a90 <strspn@plt+0xe5b088>
   22234:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
   22238:	blx	165e2f8 <strspn@plt+0x16458f0>
   2223c:	ldmdami	r7!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   22240:			; <UNDEFINED> instruction: 0xf0254478
   22244:	ldmvs	r3!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   22248:	svclt	0x0048079b
   2224c:	strle	r4, [ip, #-1721]!	; 0xfffff947
   22250:			; <UNDEFINED> instruction: 0x46394833
   22254:			; <UNDEFINED> instruction: 0xf0254478
   22258:			; <UNDEFINED> instruction: 0xe7a1f8f5
   2225c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   22260:			; <UNDEFINED> instruction: 0xf8c4f025
   22264:			; <UNDEFINED> instruction: 0xf00368b3
   22268:	ldr	r0, [r7, -r2, lsl #6]
   2226c:	bne	fe05f3b0 <strspn@plt+0xfe0469a8>
   22270:	mcrls	6, 0, lr, cr4, cr11, {7}
   22274:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   22278:			; <UNDEFINED> instruction: 0xf8d8f025
   2227c:			; <UNDEFINED> instruction: 0xf00368b3
   22280:	blcs	22e90 <strspn@plt+0xa488>
   22284:	strb	sp, [r3, r8, lsl #1]!
   22288:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   2228c:			; <UNDEFINED> instruction: 0xf8aef025
   22290:			; <UNDEFINED> instruction: 0x210069b0
   22294:	blx	fe05e344 <strspn@plt+0xfe04593c>
   22298:	stmdbls	r7, {r0, r2, r5, fp, lr}
   2229c:			; <UNDEFINED> instruction: 0xf0254478
   222a0:			; <UNDEFINED> instruction: 0x4648f87f
   222a4:	ldmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   222a8:	stmdami	r2!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   222ac:	ldrbtmi	r4, [r8], #-1721	; 0xfffff947
   222b0:			; <UNDEFINED> instruction: 0xf89cf025
   222b4:			; <UNDEFINED> instruction: 0xf00368b3
   222b8:	blcs	22ec8 <strspn@plt+0xa4c0>
   222bc:	svcge	0x006cf43f
   222c0:	svclt	0x0000e7c6
   222c4:	andeq	r0, sl, r6, lsr #24
   222c8:	andeq	r0, r5, r8, lsl #29
   222cc:	andeq	fp, r3, r2, ror #25
   222d0:	andeq	r0, r5, r0, lsr #27
   222d4:	muleq	r3, r0, sl
   222d8:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   222dc:	andeq	r4, r3, r0, asr sl
   222e0:	andeq	r4, r3, lr, ror #20
   222e4:			; <UNDEFINED> instruction: 0x000649b4
   222e8:	andeq	r1, r3, r6, ror #13
   222ec:	andeq	r4, r3, ip, lsl #20
   222f0:	strdeq	r9, [r3], -ip
   222f4:	andeq	r5, r4, r2, asr r2
   222f8:	andeq	r1, r3, r4, ror #12
   222fc:	strdeq	r4, [r6], -lr
   22300:	andeq	r4, r3, sl, ror r9
   22304:	muleq	r3, r8, r9
   22308:	andeq	r0, r5, ip, asr #24
   2230c:	andeq	r4, r3, r0, asr #18
   22310:	andeq	r4, r3, lr, asr r9
   22314:	andeq	r0, r0, ip, lsr #6
   22318:	ldrdeq	r4, [r3], -r6
   2231c:	ldrdeq	r0, [r5], -r4
   22320:	andeq	r4, r3, r4, ror #17
   22324:	andeq	r4, r3, r2, lsr #18
   22328:	muleq	r3, lr, r8
   2232c:	andeq	r4, r6, sl, lsr r8
   22330:	andeq	r1, r3, ip, ror #10
   22334:	ldrdeq	r4, [r3], -r2
   22338:	svcmi	0x00f0e92d
   2233c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   22340:	stmdavs	r3, {r1, r8, r9, fp, pc}
   22344:	addlt	r0, r9, r9, asr r7
   22348:	addshi	pc, r7, r0, asr #2
   2234c:	stmiavs	r4, {r0, r1, r6, r7, r8, fp, sp, lr}^
   22350:	stccs	3, cr9, [r0], {7}
   22354:	stmvs	r3, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
   22358:	ldrble	r0, [fp, #-1882]!	; 0xfffff8a6
   2235c:			; <UNDEFINED> instruction: 0xf5b36ac3
   22360:	vpmax.f32	d1, d16, d0
   22364:	blcs	4c2648 <strspn@plt+0x4a9c40>
   22368:	addshi	pc, r0, r0, asr #6
   2236c:	stmdals	r5, {r0, r2, r8, r9, ip, pc}
   22370:	stmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22374:	stmdacs	r0, {r0, r7, r9, sl, lr}
   22378:	sbchi	pc, r0, r0
   2237c:	bls	173b90 <strspn@plt+0x15b188>
   22380:			; <UNDEFINED> instruction: 0x463069b1
   22384:			; <UNDEFINED> instruction: 0xf82af029
   22388:	vmlal.s8	q9, d0, d0
   2238c:	stmdami	r8!, {r0, r1, r2, r4, r5, r7, pc}^
   22390:			; <UNDEFINED> instruction: 0xf0254478
   22394:	ldmvs	r3!, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   22398:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   2239c:	addshi	pc, r2, r0
   223a0:	strcs	r9, [r0, -r5, lsl #20]
   223a4:	ldrdlt	pc, [ip, pc]
   223a8:	beq	51ea38 <strspn@plt+0x506030>
   223ac:	ldrbtmi	r4, [fp], #2658	; 0xa62
   223b0:	mcr	4, 0, r4, cr8, cr10, {3}
   223b4:	vmov	s17, fp
   223b8:	bmi	182cc00 <strspn@plt+0x18141f8>
   223bc:	andls	r4, r6, #2046820352	; 0x7a000000
   223c0:	ldmdbmi	pc, {r1, r2, r3, r5, sp, lr, pc}^	; <UNPREDICTABLE>
   223c4:	ldmib	r5, {r0, r3, r4, r5, r6, sl, lr}^
   223c8:	andls	r2, r2, r0, lsl #6
   223cc:			; <UNDEFINED> instruction: 0xbc02e9d5
   223d0:	beq	fe45dc38 <strspn@plt+0xfe445230>
   223d4:			; <UNDEFINED> instruction: 0xbc00e9cd
   223d8:			; <UNDEFINED> instruction: 0xffe2f024
   223dc:	movwcs	r9, #2566	; 0xa06
   223e0:	stfvcs	f2, [r8]
   223e4:	movwcs	lr, #2509	; 0x9cd
   223e8:	bcs	45dc50 <strspn@plt+0x445248>
   223ec:			; <UNDEFINED> instruction: 0xf97ef02e
   223f0:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
   223f4:			; <UNDEFINED> instruction: 0xfffaf024
   223f8:			; <UNDEFINED> instruction: 0xf1054641
   223fc:			; <UNDEFINED> instruction: 0xf02a0013
   22400:	ldmdami	r1, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   22404:			; <UNDEFINED> instruction: 0xf0244478
   22408:	bhi	a623d4 <strspn@plt+0xa499cc>
   2240c:	stmdble	r4!, {r1, r4, fp, sp}^
   22410:	ldmvs	r3!, {r2, sl, lr}
   22414:			; <UNDEFINED> instruction: 0xf1074554
   22418:			; <UNDEFINED> instruction: 0xf0030701
   2241c:	stmdale	fp!, {r1, r8, r9}^
   22420:	streq	lr, [r4, #-2825]	; 0xfffff4f7
   22424:	blcs	44ccc <strspn@plt+0x2c2c4>
   22428:	ldmdacs	r2, {r4, r5, r6, r7, r8, ip, lr, pc}
   2242c:	bls	19884c <strspn@plt+0x17fe44>
   22430:	addsmi	r1, r3, #49152	; 0xc000
   22434:			; <UNDEFINED> instruction: 0xf1a0bf98
   22438:	stmdble	r1, {r0, r1, r4, fp}
   2243c:	stmdaeq	r4, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   22440:	svcvc	0x0080f5b8
   22444:			; <UNDEFINED> instruction: 0xf44fbfa8
   22448:	stccs	8, cr7, [r0], {128}	; 0x80
   2244c:	ldmdbmi	pc!, {r0, r3, r4, r5, r7, ip, lr, pc}	; <UNPREDICTABLE>
   22450:			; <UNDEFINED> instruction: 0xe7b84479
   22454:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   22458:			; <UNDEFINED> instruction: 0xffc8f024
   2245c:			; <UNDEFINED> instruction: 0x210069b0
   22460:			; <UNDEFINED> instruction: 0xf99af02a
   22464:	stmdbls	r7, {r0, r1, r3, r4, r5, fp, lr}
   22468:			; <UNDEFINED> instruction: 0xf0244478
   2246c:	mulcs	r0, r9, pc	; <UNPREDICTABLE>
   22470:	ldc	0, cr11, [sp], #36	; 0x24
   22474:	pop	{r1, r8, r9, fp, pc}
   22478:	stmdbvs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2247c:	stc2	0, cr15, [r6, #168]!	; 0xa8
   22480:	andlt	r2, r9, r0
   22484:	blhi	dd780 <strspn@plt+0xc4d78>
   22488:	svchi	0x00f0e8bd
   2248c:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   22490:			; <UNDEFINED> instruction: 0xffacf024
   22494:			; <UNDEFINED> instruction: 0x079b68b3
   22498:	strtmi	fp, [r1], r8, asr #30
   2249c:	stmdami	pc!, {r0, r1, r2, r3, r4, r5, r8, sl, ip, lr, pc}	; <UNPREDICTABLE>
   224a0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   224a4:			; <UNDEFINED> instruction: 0xffcef024
   224a8:	stmdbls	r7, {r0, r2, r3, r5, fp, lr}
   224ac:			; <UNDEFINED> instruction: 0xf0244478
   224b0:			; <UNDEFINED> instruction: 0x4648ff77
   224b4:	stmda	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   224b8:	andlt	r2, r9, r0
   224bc:	blhi	dd7b8 <strspn@plt+0xc4db0>
   224c0:	svchi	0x00f0e8bd
   224c4:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   224c8:			; <UNDEFINED> instruction: 0xff90f024
   224cc:			; <UNDEFINED> instruction: 0xf00368b3
   224d0:	strb	r0, [r5, -r2, lsl #6]!
   224d4:	orrne	pc, r0, #1325400064	; 0x4f000000
   224d8:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
   224dc:	ldrbtmi	r4, [r8], #-1596	; 0xfffff9c4
   224e0:			; <UNDEFINED> instruction: 0xffa4f024
   224e4:			; <UNDEFINED> instruction: 0xf00368b3
   224e8:	blcs	230f8 <strspn@plt+0xa6f0>
   224ec:	ldmdami	pc, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   224f0:			; <UNDEFINED> instruction: 0xf0244478
   224f4:			; <UNDEFINED> instruction: 0xe7d7ff7b
   224f8:			; <UNDEFINED> instruction: 0xe7f6463c
   224fc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   22500:			; <UNDEFINED> instruction: 0xff74f024
   22504:			; <UNDEFINED> instruction: 0x210069b0
   22508:			; <UNDEFINED> instruction: 0xf946f02a
   2250c:	stmdbls	r7, {r0, r3, r4, fp, lr}
   22510:			; <UNDEFINED> instruction: 0xf0244478
   22514:	strbmi	pc, [r8], -r5, asr #30	; <UNPREDICTABLE>
   22518:	svc	0x00f6f7f5
   2251c:	ldmdami	r6, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   22520:	ldrbtmi	r4, [r8], #-1697	; 0xfffff95f
   22524:			; <UNDEFINED> instruction: 0xff62f024
   22528:			; <UNDEFINED> instruction: 0xf00368b3
   2252c:	ldrb	r0, [ip, r2, lsl #6]
   22530:	andeq	r0, r5, r4, lsl #23
   22534:	ldrdeq	r4, [r3], -r6
   22538:	andeq	r4, r3, ip, asr r7
   2253c:	andeq	sp, r7, r0, ror #1
   22540:	andeq	r0, r5, r8, lsl #21
   22544:	andeq	r4, r3, lr, lsl #14
   22548:	andeq	fp, r3, r4, lsl #19
   2254c:	andeq	r4, r6, r4, ror r6
   22550:	andeq	r4, r6, lr, ror #12
   22554:	andeq	r1, r3, r0, lsr #7
   22558:	andeq	r0, r5, r6, lsl #21
   2255c:	muleq	r3, r6, r6
   22560:	andeq	r1, r3, ip, asr r3
   22564:			; <UNDEFINED> instruction: 0x000346ba
   22568:	ldrdeq	r4, [r3], -r6
   2256c:	strdeq	r4, [r4], -ip
   22570:	andeq	r4, r6, r6, asr #11
   22574:	strdeq	r1, [r3], -r8
   22578:	andeq	r4, r3, lr, asr r6
   2257c:	ldrdeq	lr, [r0, -r1]
   22580:			; <UNDEFINED> instruction: 0xf014b508
   22584:	andcs	pc, r1, pc, ror #31
   22588:	svclt	0x0000bd08
   2258c:	svcmi	0x00f0e92d
   22590:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   22594:	bmi	19051a4 <strspn@plt+0x18ec79c>
   22598:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
   2259c:			; <UNDEFINED> instruction: 0xf8df6886
   225a0:	addslt	fp, r1, ip, lsl #3
   225a4:			; <UNDEFINED> instruction: 0xf01658d3
   225a8:	ldrbtmi	r0, [fp], #1538	; 0x602
   225ac:	movwls	r6, #63515	; 0xf81b
   225b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   225b4:			; <UNDEFINED> instruction: 0x3014f8d8
   225b8:	addshi	pc, r1, r0, asr #32
   225bc:			; <UNDEFINED> instruction: 0xf0002b00
   225c0:			; <UNDEFINED> instruction: 0x46078093
   225c4:			; <UNDEFINED> instruction: 0xf8d8485a
   225c8:	pkhbtmi	r5, r9, r0
   225cc:			; <UNDEFINED> instruction: 0xf8df4478
   225d0:			; <UNDEFINED> instruction: 0xf024a164
   225d4:	blmi	1662208 <strspn@plt+0x1649800>
   225d8:			; <UNDEFINED> instruction: 0xf8cd44fa
   225dc:	ldrbtmi	fp, [fp], #-12
   225e0:	bcc	45de08 <strspn@plt+0x445400>
   225e4:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
   225e8:	bcc	fe45de10 <strspn@plt+0xfe445408>
   225ec:	bmi	155a6c8 <strspn@plt+0x1541cc0>
   225f0:	ldmdbmi	r4, {r0, r9, sl, ip, sp}^
   225f4:	ldrbtmi	r4, [sl], #-2132	; 0xfffff7ac
   225f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   225fc:	cdp2	0, 13, cr15, cr0, cr4, {1}
   22600:	stmdage	sl, {r4, r8, sp}
   22604:	stc2l	0, cr15, [sl, #168]	; 0xa8
   22608:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   2260c:	cdp2	0, 14, cr15, cr14, cr4, {1}
   22610:	ldrdcs	pc, [ip], -r8
   22614:	bl	12b220 <strspn@plt+0x112818>
   22618:	blne	4a2a44 <strspn@plt+0x48a03c>
   2261c:			; <UNDEFINED> instruction: 0xf02a4638
   22620:	stmdami	fp, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}^
   22624:			; <UNDEFINED> instruction: 0xf0244478
   22628:	ldmdavs	fp!, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2262c:	blls	2643a0 <strspn@plt+0x24b998>
   22630:			; <UNDEFINED> instruction: 0xf8d8bf48
   22634:	ldrmi	r5, [sp], #-16
   22638:			; <UNDEFINED> instruction: 0x3014f8d8
   2263c:	ldmdble	r3, {r0, r1, r4, r5, r7, r9, lr}^
   22640:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   22644:	cdp2	0, 13, cr15, cr2, cr4, {1}
   22648:	svclt	0x008c42a5
   2264c:	strcs	r2, [r1], #-1024	; 0xfffffc00
   22650:	svclt	0x00082e00
   22654:	cfstrscs	mvf2, [r0], {-0}
   22658:			; <UNDEFINED> instruction: 0xf105d153
   2265c:	adcmi	r0, ip, #40, 8	; 0x28000000
   22660:			; <UNDEFINED> instruction: 0xf8d8d94f
   22664:	adcmi	r3, r3, #12
   22668:	blmi	f1739c <strspn@plt+0xefe994>
   2266c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   22670:	adcsmi	r6, r3, #1769472	; 0x1b0000
   22674:	blge	158bb4 <strspn@plt+0x1401ac>
   22678:	movwls	r2, #4392	; 0x1128
   2267c:	andeq	lr, r5, #9216	; 0x2400
   22680:	ldrtmi	r2, [r8], -r0, lsl #6
   22684:			; <UNDEFINED> instruction: 0xf02b9100
   22688:	bllt	1a606fc <strspn@plt+0x1a47cf4>
   2268c:			; <UNDEFINED> instruction: 0xbc04e9dd
   22690:	mrc	6, 0, r4, cr8, cr0, {2}
   22694:	vmov	r2, s16
   22698:	stmib	sp, {r4, r7, r9, fp, ip}^
   2269c:			; <UNDEFINED> instruction: 0xf024bc00
   226a0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   226a4:	pushmi	{r1, r2, sl, fp, ip, sp, pc}
   226a8:	bmi	b73ff0 <strspn@plt+0xb5b5e8>
   226ac:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   226b0:	ldrbtmi	fp, [sl], #-3072	; 0xfffff400
   226b4:			; <UNDEFINED> instruction: 0xf0249102
   226b8:	ldmdavs	fp!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   226bc:			; <UNDEFINED> instruction: 0xf0139902
   226c0:	addsle	r0, r4, r4, lsl #30
   226c4:	bmi	a092ec <strspn@plt+0x9f08e4>
   226c8:	b	13f476c <strspn@plt+0x13dbd64>
   226cc:	ldrmi	r7, [fp], r3, ror #25
   226d0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   226d4:			; <UNDEFINED> instruction: 0xbc00e9cd
   226d8:	cdp2	0, 6, cr15, cr2, cr4, {1}
   226dc:	tstlt	fp, r7, lsl #15
   226e0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   226e4:	cdp2	0, 8, cr15, cr2, cr4, {1}
   226e8:	blmi	3f4f74 <strspn@plt+0x3dc56c>
   226ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   226f0:	blls	3fc760 <strspn@plt+0x3e3d58>
   226f4:	tstle	r2, sl, asr r0
   226f8:	ldc	0, cr11, [sp], #68	; 0x44
   226fc:	pop	{r1, r8, r9, fp, pc}
   22700:	ldmdami	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22704:			; <UNDEFINED> instruction: 0xf0244478
   22708:	ldmdami	fp, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2270c:			; <UNDEFINED> instruction: 0xf0244478
   22710:	strb	pc, [r9, sp, lsl #29]!	; <UNPREDICTABLE>
   22714:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   22718:	cdp2	0, 6, cr15, cr8, cr4, {1}
   2271c:			; <UNDEFINED> instruction: 0xf7f5e7e4
   22720:	svclt	0x0000ef48
   22724:	andeq	r0, sl, r6, asr #13
   22728:	andeq	r0, r0, r8, asr #4
   2272c:			; <UNDEFINED> instruction: 0x000a06b6
   22730:	strdeq	r4, [r6], -r8
   22734:	andeq	r0, r3, r4, lsr r6
   22738:	andeq	r4, r3, r2, asr r6
   2273c:	andeq	r2, r4, r2, asr #10
   22740:	andeq	r4, r3, sl, asr #12
   22744:	andeq	r4, r6, ip, asr #9
   22748:	andeq	r0, r3, r2, lsl #13
   2274c:	andeq	r4, r3, r2, asr #12
   22750:	andeq	fp, r3, r4, ror #14
   22754:	andeq	r4, r6, r2, lsl #9
   22758:	andeq	r0, r0, r8, lsl r3
   2275c:	andeq	r4, r6, r8, lsl r4
   22760:	andeq	r0, r3, r2, lsr #20
   22764:	andeq	ip, r4, r0, lsl #16
   22768:	andeq	r0, r3, r2, lsl r5
   2276c:			; <UNDEFINED> instruction: 0x000322b2
   22770:	andeq	r0, sl, r4, ror r5
   22774:	andeq	r0, r3, ip, asr #11
   22778:	andeq	r4, r3, ip, asr #10
   2277c:	andeq	r0, r3, r6, ror sl
   22780:	addlt	fp, r3, r0, lsl #10
   22784:	strmi	r9, [sl], -r0, lsl #4
   22788:	movwcs	r9, #769	; 0x301
   2278c:			; <UNDEFINED> instruction: 0xff66f02a
   22790:			; <UNDEFINED> instruction: 0xf85db003
   22794:	svclt	0x0000fb04
   22798:	mvnsmi	lr, sp, lsr #18
   2279c:	ldmdami	r5, {r2, r9, sl, lr}
   227a0:			; <UNDEFINED> instruction: 0x460f461e
   227a4:	ldrbtmi	r4, [r8], #-1557	; 0xfffff9eb
   227a8:	cdp2	0, 2, cr15, cr0, cr4, {1}
   227ac:	ldreq	r6, [fp, r3, lsr #17]
   227b0:	ldmdavs	r6!, {r1, r3, r4, sl, ip, lr, pc}
   227b4:	addsmi	r6, lr, #2818048	; 0x2b0000
   227b8:	stmdami	pc, {r2, r3, fp, ip, lr, pc}	; <UNPREDICTABLE>
   227bc:			; <UNDEFINED> instruction: 0xf0244478
   227c0:	stmdavs	sl!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   227c4:			; <UNDEFINED> instruction: 0x462019f1
   227c8:	movwcs	r1, #7058	; 0x1b92
   227cc:	ldrhmi	lr, [r0, #141]!	; 0x8d
   227d0:	stcllt	0, cr15, [sl, #-168]	; 0xffffff58
   227d4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   227d8:	cdp2	0, 0, cr15, cr8, cr4, {1}
   227dc:	pop	{r3, fp, lr}
   227e0:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   227e4:	cdplt	0, 2, cr15, cr2, cr4, {1}
   227e8:	pop	{r1, r2, fp, lr}
   227ec:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   227f0:	ldcllt	0, cr15, [ip, #144]!	; 0x90
   227f4:	andeq	r4, r6, lr, lsl r3
   227f8:			; <UNDEFINED> instruction: 0x000344bc
   227fc:	strdeq	r0, [r3], -sl
   22800:	muleq	r3, lr, r4
   22804:	muleq	r3, lr, r9
   22808:	svcmi	0x00f0e92d
   2280c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   22810:	ldrmi	r8, [r1], r4, lsl #22
   22814:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22818:			; <UNDEFINED> instruction: 0xf8df4604
   2281c:	ldrbtmi	r2, [r9], #-2200	; 0xfffff768
   22820:	ldmge	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22824:	stmdavs	r3, {r0, r1, r4, r7, ip, sp, pc}
   22828:	stmpl	sl, {r3, r8, r9, sl, fp, sp, pc}
   2282c:	smmlsreq	lr, sl, r4, r4
   22830:	sbclt	fp, lr, r8, asr #30
   22834:	rsbsvs	r6, sl, #1179648	; 0x120000
   22838:	andeq	pc, r0, #79	; 0x4f
   2283c:			; <UNDEFINED> instruction: 0xf10dbf48
   22840:	ldrble	r0, [r3, #-2080]	; 0xfffff7e0
   22844:	vmax.s8	q10, q0, <illegal reg q1.5>
   22848:			; <UNDEFINED> instruction: 0x46491231
   2284c:			; <UNDEFINED> instruction: 0xf0284620
   22850:	stmdavs	r6!, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   22854:	svclt	0x00b82800
   22858:	streq	pc, [r4], -r6
   2285c:			; <UNDEFINED> instruction: 0xf8d8db32
   22860:			; <UNDEFINED> instruction: 0xf006300c
   22864:	blcs	2e407c <strspn@plt+0x2cb674>
   22868:	vmlacs.f16	s26, s0, s25	; <UNPREDICTABLE>
   2286c:			; <UNDEFINED> instruction: 0xf8dfd146
   22870:	strbmi	r3, [r1], -ip, asr #16
   22874:			; <UNDEFINED> instruction: 0xf85a4620
   22878:			; <UNDEFINED> instruction: 0xf0252003
   2287c:	stmdavs	r3!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   22880:	ldrble	r0, [r8], #-1880	; 0xfffff8a8
   22884:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22888:	movwcs	lr, #2520	; 0x9d8
   2288c:	ldrdvs	pc, [r8], -r8
   22890:			; <UNDEFINED> instruction: 0xf8df4479
   22894:			; <UNDEFINED> instruction: 0x96000830
   22898:			; <UNDEFINED> instruction: 0xf0244478
   2289c:			; <UNDEFINED> instruction: 0xf8d8fd81
   228a0:	blcs	12e8a8 <strspn@plt+0x115ea0>
   228a4:			; <UNDEFINED> instruction: 0xf8dfd056
   228a8:	ldrbtmi	r0, [r8], #-2080	; 0xfffff7e0
   228ac:	ldc2	0, cr15, [lr, #144]!	; 0x90
   228b0:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228b4:			; <UNDEFINED> instruction: 0xf0244478
   228b8:	stmdavs	r3!, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   228bc:	strle	r0, [r2, #-1882]	; 0xfffff8a6
   228c0:	and	r2, r1, r0, lsl #13
   228c4:			; <UNDEFINED> instruction: 0x2600b39e
   228c8:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   228cc:	ubfxcc	pc, pc, #17, #5
   228d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   228d4:	bvs	1efc944 <strspn@plt+0x1ee3f3c>
   228d8:			; <UNDEFINED> instruction: 0xf040405a
   228dc:			; <UNDEFINED> instruction: 0x463083d8
   228e0:	ldrtmi	r3, [sp], ip, lsr #14
   228e4:	blhi	15dbe0 <strspn@plt+0x1451d8>
   228e8:	svchi	0x00f0e8bd
   228ec:	addsvc	pc, ip, pc, asr #8
   228f0:	svc	0x0006f7f5
   228f4:	stmdacs	r0, {r7, r9, sl, lr}
   228f8:	strb	sp, [r4, r4, lsr #3]!
   228fc:			; <UNDEFINED> instruction: 0xf0254620
   22900:	stmdavs	r3!, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
   22904:	ldrdcs	pc, [r0], -r8
   22908:	cdpeq	0, 0, cr15, cr4, cr3, {0}
   2290c:			; <UNDEFINED> instruction: 0x3601e9d8
   22910:	stmdavs	r1, {r4, r5, r8, ip, sp, pc}
   22914:	smlabble	r3, sl, r2, r4
   22918:	addsmi	r6, r9, #4259840	; 0x410000
   2291c:	cmnhi	r5, r0	; <UNPREDICTABLE>
   22920:	svceq	0x0000f1be
   22924:			; <UNDEFINED> instruction: 0xf8dfd012
   22928:	ldrbtmi	r1, [r9], #-1964	; 0xfffff854
   2292c:			; <UNDEFINED> instruction: 0x4640e7b1
   22930:	stcl	7, cr15, [sl, #980]!	; 0x3d4
   22934:	stmiavs	r3!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   22938:	bicle	r2, r1, r0, lsl #22
   2293c:			; <UNDEFINED> instruction: 0x1798f8df
   22940:	movwcs	lr, #2520	; 0x9d8
   22944:	ldrdvs	pc, [r8], -r8
   22948:			; <UNDEFINED> instruction: 0xe7a24479
   2294c:			; <UNDEFINED> instruction: 0x178cf8df
   22950:			; <UNDEFINED> instruction: 0xe79e4479
   22954:	ldrdcc	pc, [ip], -r8
   22958:			; <UNDEFINED> instruction: 0xf8df2100
   2295c:			; <UNDEFINED> instruction: 0xf8df2784
   22960:	stmib	sp, {r2, r7, r8, r9, sl}^
   22964:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   22968:			; <UNDEFINED> instruction: 0x177cf8df
   2296c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   22970:	ldc2	0, cr15, [r6, #-144]	; 0xffffff70
   22974:	ldrdcc	pc, [ip], -r8
   22978:	svcvc	0x0098f5b3
   2297c:	rschi	pc, r9, #64, 4
   22980:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   22984:	bicvs	pc, r7, #204472320	; 0xc300000
   22988:	blcs	433a3c <strspn@plt+0x41b034>
   2298c:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22990:	ldmdbne	r9, {r0, r1, ip, sp, lr, pc}
   22994:	ldmdbeq	r9, {r0, r3, r8, fp, ip}
   22998:	stmdbeq	r9, {r0, r3, r4, r8, fp, ip}
   2299c:	stmdbeq	r9, {r0, r3, r4, r8, fp}
   229a0:	andseq	r0, r9, r9, lsl #18
   229a4:			; <UNDEFINED> instruction: 0x3010f8d8
   229a8:			; <UNDEFINED> instruction: 0xf8df2100
   229ac:			; <UNDEFINED> instruction: 0xf8df2740
   229b0:	stmib	sp, {r6, r8, r9, sl}^
   229b4:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   229b8:			; <UNDEFINED> instruction: 0x1738f8df
   229bc:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   229c0:	stc2l	0, cr15, [lr], #144	; 0x90
   229c4:	movwpl	pc, #9807	; 0x264f	; <UNPREDICTABLE>
   229c8:	teqne	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   229cc:	stmdale	r3!, {r0, r2, r3, r4, r7, r9, lr}
   229d0:	cmnmi	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   229d4:	teqne	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   229d8:	stmdale	lr, {r0, r2, r3, r4, r7, r9, lr}
   229dc:	movwcs	lr, #43480	; 0xa9d8
   229e0:			; <UNDEFINED> instruction: 0xf0404313
   229e4:			; <UNDEFINED> instruction: 0xf89882d7
   229e8:	blcs	2eab0 <strspn@plt+0x160a8>
   229ec:	sbchi	pc, r4, #64	; 0x40
   229f0:	umlalscc	pc, r0, r8, r8	; <UNPREDICTABLE>
   229f4:			; <UNDEFINED> instruction: 0xf0402b00
   229f8:	stmdavs	r3!, {r0, r4, r5, r7, r9, pc}
   229fc:	ldrle	r0, [r4], #-1881	; 0xfffff8a7
   22a00:	teqvc	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   22a04:	bicvs	pc, r7, #204472320	; 0xc300000
   22a08:	blcs	173abc <strspn@plt+0x15b0b4>
   22a0c:	ldm	pc, {r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22a10:	strhi	pc, [r5, #3]
   22a14:	strls	r4, [r5], r8, asr #7
   22a18:	movwpl	pc, #54863	; 0xd64f	; <UNPREDICTABLE>
   22a1c:	teqne	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   22a20:			; <UNDEFINED> instruction: 0xd1db429d
   22a24:	ldrbeq	r6, [fp, -r3, lsr #16]
   22a28:	stmiavs	r6!, {r1, r2, r4, r5, r8, sl, ip, lr, pc}^
   22a2c:	vqdmulh.s<illegal width 8>	d27, d16, d22
   22a30:			; <UNDEFINED> instruction: 0xf6c323fd
   22a34:	strtmi	r6, [fp], #-967	; 0xfffffc39
   22a38:	stmdale	sp!, {r0, r1, r3, r8, r9, fp, sp}
   22a3c:			; <UNDEFINED> instruction: 0xf6402201
   22a40:	blx	af23c <strspn@plt+0x96834>
   22a44:	andmi	pc, fp, #201326592	; 0xc000000
   22a48:			; <UNDEFINED> instruction: 0xf8d8d026
   22a4c:			; <UNDEFINED> instruction: 0xf8df3014
   22a50:			; <UNDEFINED> instruction: 0xf8df16a8
   22a54:			; <UNDEFINED> instruction: 0xf8df06a8
   22a58:	ldrbtmi	r2, [r9], #-1704	; 0xfffff958
   22a5c:	movwls	r4, #1144	; 0x478
   22a60:			; <UNDEFINED> instruction: 0x9601447a
   22a64:	rsbsvs	r6, r8, r9, lsr r0
   22a68:	ldc2	0, cr15, [sl], {36}	; 0x24
   22a6c:			; <UNDEFINED> instruction: 0x3018f8d8
   22a70:			; <UNDEFINED> instruction: 0x2690f8df
   22a74:	ldrdne	lr, [r0], -r7
   22a78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   22a7c:			; <UNDEFINED> instruction: 0xf0243600
   22a80:			; <UNDEFINED> instruction: 0xf8d8fc8f
   22a84:			; <UNDEFINED> instruction: 0xf8df3020
   22a88:	ldmib	r7, {r7, r9, sl, sp}^
   22a8c:	ldrbtmi	r1, [sl], #-0
   22a90:	strcc	lr, [r0], -sp, asr #19
   22a94:	stc2	0, cr15, [r4], {36}	; 0x24
   22a98:			; <UNDEFINED> instruction: 0x2670f8df
   22a9c:			; <UNDEFINED> instruction: 0x1670f8df
   22aa0:			; <UNDEFINED> instruction: 0x0670f8df
   22aa4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   22aa8:			; <UNDEFINED> instruction: 0xf0244478
   22aac:			; <UNDEFINED> instruction: 0xf8dffc79
   22ab0:			; <UNDEFINED> instruction: 0xf8d82668
   22ab4:	movwcs	r0, #28
   22ab8:	andls	r4, r0, #2046820352	; 0x7a000000
   22abc:			; <UNDEFINED> instruction: 0x265cf8df
   22ac0:	movwls	r4, #5657	; 0x1619
   22ac4:			; <UNDEFINED> instruction: 0xf02e447a
   22ac8:			; <UNDEFINED> instruction: 0xf240fca3
   22acc:			; <UNDEFINED> instruction: 0xf6c323fe
   22ad0:	strtmi	r6, [fp], #-967	; 0xfffffc39
   22ad4:			; <UNDEFINED> instruction: 0xf63f2b0d
   22ad8:	andge	sl, r2, #3760	; 0xeb0
   22adc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   22ae0:			; <UNDEFINED> instruction: 0x4710441a
   22ae4:	andeq	r0, r0, fp, lsl #3
   22ae8:			; <UNDEFINED> instruction: 0xfffffdcd
   22aec:			; <UNDEFINED> instruction: 0xfffffdcd
   22af0:	andeq	r0, r0, sp, lsl #2
   22af4:			; <UNDEFINED> instruction: 0xfffffdcd
   22af8:			; <UNDEFINED> instruction: 0xfffffdcd
   22afc:	strdeq	r0, [r0], -fp
   22b00:	andeq	r0, r0, fp, lsr #1
   22b04:			; <UNDEFINED> instruction: 0xfffffdcd
   22b08:	andeq	r0, r0, pc, lsr #7
   22b0c:	strdeq	r0, [r0], -fp
   22b10:	andeq	r0, r0, sp, asr #5
   22b14:	andeq	r0, r0, pc, ror #2
   22b18:	andeq	r0, r0, sp, lsl #2
   22b1c:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
   22b20:			; <UNDEFINED> instruction: 0xf8df2100
   22b24:			; <UNDEFINED> instruction: 0xf8df25fc
   22b28:	stmib	sp, {r2, r3, r4, r5, r6, r7, r8, sl}^
   22b2c:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   22b30:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   22b34:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   22b38:	ldc2	0, cr15, [r2], #-144	; 0xffffff70
   22b3c:			; <UNDEFINED> instruction: 0xf8d8e7ac
   22b40:			; <UNDEFINED> instruction: 0x26000014
   22b44:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   22b48:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   22b4c:	streq	lr, [r0], -sp, asr #19
   22b50:			; <UNDEFINED> instruction: 0xf8df4479
   22b54:	ldrbtmi	r0, [sl], #-1504	; 0xfffffa20
   22b58:	ldrbtmi	r6, [r8], #-121	; 0xffffff87
   22b5c:	ldrbpl	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   22b60:	ldc2	0, cr15, [lr], {36}	; 0x24
   22b64:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   22b68:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   22b6c:	ldmdavs	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   22b70:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   22b74:	ldc2	0, cr15, [r4], {36}	; 0x24
   22b78:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   22b7c:			; <UNDEFINED> instruction: 0x001cf8d8
   22b80:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   22b84:			; <UNDEFINED> instruction: 0x96014631
   22b88:			; <UNDEFINED> instruction: 0xf02e9500
   22b8c:	stmdavs	r3!, {r0, r6, sl, fp, ip, sp, lr, pc}
   22b90:			; <UNDEFINED> instruction: 0xf53f075e
   22b94:	strbmi	sl, [r2], -sp, lsl #29
   22b98:	strtmi	r4, [r0], -r9, asr #12
   22b9c:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   22ba0:			; <UNDEFINED> instruction: 0xf8d8e686
   22ba4:			; <UNDEFINED> instruction: 0x079a301c
   22ba8:			; <UNDEFINED> instruction: 0xf8dfd5b8
   22bac:			; <UNDEFINED> instruction: 0xf8df259c
   22bb0:			; <UNDEFINED> instruction: 0xf8df159c
   22bb4:	ldrbtmi	r0, [sl], #-1436	; 0xfffffa64
   22bb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   22bbc:	blx	ffc5ec56 <strspn@plt+0xffc4624e>
   22bc0:	ldrcs	pc, [r0, #2271]	; 0x8df
   22bc4:			; <UNDEFINED> instruction: 0x001cf8d8
   22bc8:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   22bcc:			; <UNDEFINED> instruction: 0xf8df9200
   22bd0:	ldrmi	r2, [r9], -r8, lsl #11
   22bd4:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   22bd8:	ldc2	0, cr15, [sl], {46}	; 0x2e
   22bdc:	stmdavs	r3!, {r3, r5, r6, r9, sl, sp, lr, pc}
   22be0:			; <UNDEFINED> instruction: 0xf57f075b
   22be4:	stmiavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, pc}^
   22be8:			; <UNDEFINED> instruction: 0xf47f2b00
   22bec:	ldrb	sl, [r2, r1, ror #28]
   22bf0:	ldrbeq	r6, [r9, -r3, lsr #16]
   22bf4:	mrcge	5, 2, APSR_nzcv, cr12, cr15, {1}
   22bf8:	tsteq	r0, #8, 2	; <UNPREDICTABLE>
   22bfc:	andeq	pc, ip, #8, 2
   22c00:	strtmi	r4, [r0], -r9, asr #12
   22c04:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
   22c08:	stmvs	r1, {r1, r4, r6, r9, sl, sp, lr, pc}
   22c0c:			; <UNDEFINED> instruction: 0xf47f42b1
   22c10:			; <UNDEFINED> instruction: 0xf8d8ae87
   22c14:	strmi	r1, [ip], ip
   22c18:	strmi	r6, [ip, #2241]	; 0x8c1
   22c1c:	mcrge	4, 4, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   22c20:			; <UNDEFINED> instruction: 0x1010f8d8
   22c24:	stmdbvs	r1, {r2, r3, r7, r9, sl, lr}
   22c28:			; <UNDEFINED> instruction: 0xf47f458c
   22c2c:	stmibvs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
   22c30:			; <UNDEFINED> instruction: 0x101cf8d8
   22c34:			; <UNDEFINED> instruction: 0xf47f4281
   22c38:			; <UNDEFINED> instruction: 0xf1beae73
   22c3c:			; <UNDEFINED> instruction: 0xf0000f00
   22c40:	stmiavs	r1!, {r1, r4, r5, r9, pc}^
   22c44:			; <UNDEFINED> instruction: 0xf47f2900
   22c48:			; <UNDEFINED> instruction: 0xf8dfae3b
   22c4c:	ldrbtmi	r1, [r9], #-1296	; 0xfffffaf0
   22c50:	stmdavs	r3!, {r0, r1, r2, r3, r4, r9, sl, sp, lr, pc}
   22c54:			; <UNDEFINED> instruction: 0xf140075d
   22c58:	stmiavs	r3!, {r1, r3, r5, r7, r8, pc}^
   22c5c:			; <UNDEFINED> instruction: 0xf47f2b00
   22c60:			; <UNDEFINED> instruction: 0xf8d8ae27
   22c64:	bicseq	r3, r8, #28
   22c68:	mcrge	5, 1, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   22c6c:	stmdavs	r3!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   22c70:			; <UNDEFINED> instruction: 0xf57f0758
   22c74:			; <UNDEFINED> instruction: 0xf8d4ae1d
   22c78:			; <UNDEFINED> instruction: 0xf1bbb00c
   22c7c:			; <UNDEFINED> instruction: 0xf47f0f00
   22c80:	ldmib	r8, {r0, r1, r2, r4, r9, sl, fp, sp, pc}^
   22c84:	addsmi	r3, lr, #3145728	; 0x300000
   22c88:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   22c8c:	ldreq	r6, [r9, r3, lsr #17]
   22c90:	mvnshi	pc, r0, lsl #2
   22c94:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   22c98:			; <UNDEFINED> instruction: 0xf0244478
   22c9c:			; <UNDEFINED> instruction: 0xf8dffba7
   22ca0:	stmib	r7, {r2, r6, r7, sl, ip, sp}^
   22ca4:	ldrbtmi	sl, [fp], #-2304	; 0xfffff700
   22ca8:	bcc	45e4d0 <strspn@plt+0x445ac8>
   22cac:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   22cb0:	mcr	4, 0, r4, cr8, cr11, {3}
   22cb4:			; <UNDEFINED> instruction: 0xf8df3a90
   22cb8:	ldrbtmi	r3, [fp], #-1204	; 0xfffffb4c
   22cbc:	bcc	45e4e8 <strspn@plt+0x445ae0>
   22cc0:			; <UNDEFINED> instruction: 0xf8dfe01b
   22cc4:	ldrbtmi	r0, [r8], #-1196	; 0xfffffb54
   22cc8:	blx	fe45ed62 <strspn@plt+0xfe44635a>
   22ccc:	blcs	3d3c0 <strspn@plt+0x249b8>
   22cd0:	cfstrdge	mvd15, [lr, #252]!	; 0xfc
   22cd4:	ldreq	pc, [ip], #2271	; 0x8df
   22cd8:			; <UNDEFINED> instruction: 0xf10b441e
   22cdc:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
   22ce0:	blx	fe15ed7a <strspn@plt+0xfe146372>
   22ce4:	svclt	0x003442b5
   22ce8:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   22cec:	svceq	0x0000f1bb
   22cf0:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   22cf4:			; <UNDEFINED> instruction: 0xf0402d00
   22cf8:			; <UNDEFINED> instruction: 0xf1068183
   22cfc:	adcsmi	r0, r5, #12, 10	; 0x3000000
   22d00:	cmnhi	lr, r0, asr #4	; <UNPREDICTABLE>
   22d04:	ldrdcc	pc, [ip], -r8
   22d08:	vqsub.s8	d4, d16, d13
   22d0c:			; <UNDEFINED> instruction: 0xf8df8179
   22d10:	ldmdavs	sl!, {r3, r5, r6, sl, ip, sp}
   22d14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   22d18:	vqrshl.s8	q10, <illegal reg q5.5>, q0
   22d1c:	ldmdavs	fp!, {r1, r3, r4, r5, r7, r8, pc}^
   22d20:			; <UNDEFINED> instruction: 0x46202110
   22d24:	bl	10712c <strspn@plt+0xee724>
   22d28:	ldmdane	fp!, {r1, r2, r9, fp}^
   22d2c:	movwcs	r9, #769	; 0x301
   22d30:			; <UNDEFINED> instruction: 0xf02a4652
   22d34:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   22d38:	cfldrsge	mvf15, [sl, #508]!	; 0x1fc
   22d3c:	mrc	8, 0, r6, cr8, cr11, {3}
   22d40:	vmov	r2, s16
   22d44:	bl	e978c <strspn@plt+0xd0d84>
   22d48:	vnmls.f16	s0, s18, s10
   22d4c:			; <UNDEFINED> instruction: 0xf0240a10
   22d50:	ldmib	r7, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
   22d54:			; <UNDEFINED> instruction: 0xf0140104
   22d58:			; <UNDEFINED> instruction: 0xf8dffc05
   22d5c:	ldrbtmi	r0, [r8], #-1056	; 0xfffffbe0
   22d60:	blx	115edfa <strspn@plt+0x11463f2>
   22d64:	ldrdcs	pc, [ip], -r8
   22d68:	movwcs	r4, #5705	; 0x1649
   22d6c:			; <UNDEFINED> instruction: 0x46201b52
   22d70:	blx	1edee20 <strspn@plt+0x1ec6418>
   22d74:	stcle	8, cr2, [r4]
   22d78:	ldrdcc	pc, [r4], -r8
   22d7c:	stmible	r0!, {r2, r5, r8, r9, fp, sp}
   22d80:	tsteq	r7, r9, lsl #2	; <UNPREDICTABLE>
   22d84:	strmi	r6, [r8], #-2491	; 0xfffff645
   22d88:	tsteq	r7, r0, lsr #32	; <UNPREDICTABLE>
   22d8c:	cfstrsne	mvf4, [sl, #-332]	; 0xfffffeb4
   22d90:	ldmle	r6, {r1, r3, r4, r7, r9, lr}
   22d94:	movweq	pc, #33031	; 0x8107	; <UNPREDICTABLE>
   22d98:	strtmi	r2, [r0], -r4, lsl #4
   22d9c:	blx	7dee46 <strspn@plt+0x7c643e>
   22da0:	orrle	r2, lr, r0, lsl #16
   22da4:	ldmvs	r9!, {r1, r2, r4, r5, r6, r7, fp, lr}
   22da8:			; <UNDEFINED> instruction: 0xf0244478
   22dac:			; <UNDEFINED> instruction: 0xe788faf9
   22db0:	ldrbeq	r6, [sl, -r3, lsr #16]
   22db4:	cfldr64ge	mvdx15, [ip, #-508]!	; 0xfffffe04
   22db8:	ldrdlt	pc, [ip], -r4
   22dbc:	svceq	0x0000f1bb
   22dc0:	cfldrdge	mvd15, [r6, #-508]!	; 0xfffffe04
   22dc4:			; <UNDEFINED> instruction: 0x3603e9d8
   22dc8:			; <UNDEFINED> instruction: 0xf43f429e
   22dcc:	stmiavs	r3!, {r0, r4, r5, r6, r8, sl, fp, sp, pc}
   22dd0:			; <UNDEFINED> instruction: 0xf100079b
   22dd4:	stmiami	fp!, {r0, r2, r3, r6, r8, pc}^
   22dd8:			; <UNDEFINED> instruction: 0xf0244478
   22ddc:	blmi	ffae1a00 <strspn@plt+0xffac8ff8>
   22de0:	mcr	4, 0, r4, cr8, cr11, {3}
   22de4:	blmi	ffa7162c <strspn@plt+0xffa58c24>
   22de8:	mcr	4, 0, r4, cr8, cr11, {3}
   22dec:	blmi	ffa31834 <strspn@plt+0xffa18e2c>
   22df0:	mcr	4, 0, r4, cr9, cr11, {3}
   22df4:			; <UNDEFINED> instruction: 0xf1063a10
   22df8:	adcsmi	r0, r5, #16, 10	; 0x4000000
   22dfc:			; <UNDEFINED> instruction: 0xf8d8d940
   22e00:	addsmi	r3, sp, #12
   22e04:	blmi	ff758efc <strspn@plt+0xff7404f4>
   22e08:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   22e0c:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   22e10:	cmphi	r4, r0, asr #4	; <UNPREDICTABLE>
   22e14:	bl	26b25c <strspn@plt+0x252854>
   22e18:	ldmdane	fp!, {r1, r2, r9}^
   22e1c:	movwls	r4, #5664	; 0x1620
   22e20:	mrsls	r2, LR_irq
   22e24:	mcrr2	0, 2, pc, ip, cr10	; <UNPREDICTABLE>
   22e28:			; <UNDEFINED> instruction: 0xf47f2800
   22e2c:	cdp	13, 1, cr10, cr8, cr1, {2}
   22e30:			; <UNDEFINED> instruction: 0xf0240a10
   22e34:			; <UNDEFINED> instruction: 0xf8d8fadb
   22e38:	bl	26ae70 <strspn@plt+0x252468>
   22e3c:	movwcs	r0, #4357	; 0x1105
   22e40:			; <UNDEFINED> instruction: 0x46201b52
   22e44:	blx	45eef4 <strspn@plt+0x4464ec>
   22e48:	movwcs	lr, #27095	; 0x69d7
   22e4c:	beq	fe45e6b4 <strspn@plt+0xfe445cac>
   22e50:			; <UNDEFINED> instruction: 0xf0246979
   22e54:	ldmdbvs	fp!, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   22e58:			; <UNDEFINED> instruction: 0xf43f2b00
   22e5c:	ldrmi	sl, [lr], #-3369	; 0xfffff2d7
   22e60:	beq	45e6cc <strspn@plt+0x445cc4>
   22e64:	blx	ff0deefc <strspn@plt+0xff0c64f4>
   22e68:			; <UNDEFINED> instruction: 0xf10b42b5
   22e6c:	svclt	0x00340b01
   22e70:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   22e74:	svceq	0x0000f1bb
   22e78:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   22e7c:	adcsle	r2, sl, r0, lsl #26
   22e80:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
   22e84:	blx	fecdef1c <strspn@plt+0xfecc6514>
   22e88:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   22e8c:	blx	ff3def24 <strspn@plt+0xff3c651c>
   22e90:	stmdavs	r3!, {r1, r2, r3, r8, sl, sp, lr, pc}
   22e94:			; <UNDEFINED> instruction: 0xf57f075d
   22e98:	stmiavs	r3!, {r0, r1, r3, r8, sl, fp, sp, pc}^
   22e9c:			; <UNDEFINED> instruction: 0xf47f2b00
   22ea0:	ldmib	r8, {r0, r1, r2, r8, sl, fp, sp, pc}^
   22ea4:	addsmi	r3, sl, #805306368	; 0x30000000
   22ea8:	cfstrsge	mvf15, [r2, #-252]	; 0xffffff04
   22eac:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
   22eb0:	blx	fe75ef48 <strspn@plt+0xfe746540>
   22eb4:			; <UNDEFINED> instruction: 0xf01368a3
   22eb8:			; <UNDEFINED> instruction: 0xf0400302
   22ebc:			; <UNDEFINED> instruction: 0xf8d880e3
   22ec0:			; <UNDEFINED> instruction: 0xf1022010
   22ec4:	adcsmi	r0, r2, #8, 12	; 0x800000
   22ec8:	addshi	pc, r1, r0, lsl #1
   22ecc:	ldrdne	pc, [ip], -r8
   22ed0:	vhsub.s8	d4, d16, d14
   22ed4:			; <UNDEFINED> instruction: 0xf107808c
   22ed8:	strbmi	r0, [sl], #-272	; 0xfffffef0
   22edc:	beq	25f020 <strspn@plt+0x246618>
   22ee0:	tstls	r1, r0, lsr #12
   22ee4:	andge	pc, r0, sp, asr #17
   22ee8:	blx	ffadef9a <strspn@plt+0xffac6592>
   22eec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22ef0:	cfldrdge	mvd15, [lr], {127}	; 0x7f
   22ef4:	ldrdcc	pc, [ip], -r8
   22ef8:	blne	fe6fd3e8 <strspn@plt+0xfe6e49e0>
   22efc:	svceq	0x00d3ebb2
   22f00:	stmib	sp, {r0, r2, r4, r5, r6, fp, ip, lr, pc}^
   22f04:	stmibmi	r6!, {sp}
   22f08:	stmiami	r7!, {r1, r2, r5, r7, r9, fp, lr}
   22f0c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   22f10:			; <UNDEFINED> instruction: 0xf0244478
   22f14:	stmiami	r5!, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
   22f18:			; <UNDEFINED> instruction: 0xf0244478
   22f1c:			; <UNDEFINED> instruction: 0xf8dffa67
   22f20:	bmi	fe953968 <strspn@plt+0xfe93af60>
   22f24:	tsteq	r6, r9, lsl #22
   22f28:	bl	1f4320 <strspn@plt+0x1db918>
   22f2c:	ldrbtmi	r0, [sl], #-778	; 0xfffffcf6
   22f30:	stmib	sp, {r5, r9, sl, lr}^
   22f34:	strls	r2, [r6, #-3073]	; 0xfffff3ff
   22f38:	strls	r6, [r5, #-2362]	; 0xfffff6c6
   22f3c:	strpl	lr, [r3, #-2509]	; 0xfffff633
   22f40:	andge	pc, r0, sp, asr #17
   22f44:	cdp2	0, 1, cr15, cr2, cr10, {1}
   22f48:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
   22f4c:	blx	13defe4 <strspn@plt+0x13c65dc>
   22f50:	ldmmi	sl, {r1, r2, r3, r5, r7, sl, sp, lr, pc}
   22f54:			; <UNDEFINED> instruction: 0xf0244478
   22f58:	strt	pc, [r9], #2665	; 0xa69
   22f5c:	ldmibmi	r9, {r3, r4, r7, r9, fp, lr}
   22f60:	ldrbtmi	r4, [sl], #-2201	; 0xfffff767
   22f64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   22f68:	blx	6df000 <strspn@plt+0x6c65f8>
   22f6c:	adcseq	pc, r0, r8, lsl #2
   22f70:			; <UNDEFINED> instruction: 0xf02a2181
   22f74:	strb	pc, [r0, #-2323]	; 0xfffff6ed	; <UNPREDICTABLE>
   22f78:	ldmibmi	r5, {r2, r4, r7, r9, fp, lr}
   22f7c:	ldrbtmi	r4, [sl], #-2197	; 0xfffff76b
   22f80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   22f84:	blx	35f01c <strspn@plt+0x346614>
   22f88:	eorseq	pc, r0, r8, lsl #2
   22f8c:			; <UNDEFINED> instruction: 0xf02a2180
   22f90:	str	pc, [sp, #-2309]!	; 0xfffff6fb
   22f94:	ldmibmi	r1, {r4, r7, r9, fp, lr}
   22f98:	ldrbtmi	r4, [sl], #-2193	; 0xfffff76f
   22f9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   22fa0:			; <UNDEFINED> instruction: 0xf9fef024
   22fa4:	ldrdeq	lr, [sl, -r8]
   22fa8:	blx	ff75f000 <strspn@plt+0xff7465f8>
   22fac:	ldmib	r8, {r0, r1, r3, r4, r8, sl, sp, lr, pc}^
   22fb0:	addsmi	r3, sl, #805306368	; 0x30000000
   22fb4:	cfldrdge	mvd15, [ip], #-252	; 0xffffff04
   22fb8:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   22fbc:	blx	5df054 <strspn@plt+0x5c664c>
   22fc0:			; <UNDEFINED> instruction: 0xf01368a3
   22fc4:			; <UNDEFINED> instruction: 0xd1240302
   22fc8:			; <UNDEFINED> instruction: 0x2010f8d8
   22fcc:	streq	pc, [r8, #-258]	; 0xfffffefe
   22fd0:	andle	r4, r3, #-1610612726	; 0xa000000a
   22fd4:	ldrdne	pc, [ip], -r8
   22fd8:	ldmdble	pc, {r0, r2, r3, r7, r9, lr}	; <UNPREDICTABLE>
   22fdc:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
   22fe0:	blx	15f078 <strspn@plt+0x146670>
   22fe4:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
   22fe8:	blx	85f080 <strspn@plt+0x846678>
   22fec:	stmmi	r0, {r5, r6, sl, sp, lr, pc}
   22ff0:			; <UNDEFINED> instruction: 0xf0244478
   22ff4:	ldmdami	pc!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   22ff8:			; <UNDEFINED> instruction: 0xf0244478
   22ffc:	ldrb	pc, [r7], #-2583	; 0xfffff5e9	; <UNPREDICTABLE>
   23000:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   23004:			; <UNDEFINED> instruction: 0xf9f2f024
   23008:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
   2300c:	blx	3df0a4 <strspn@plt+0x3c669c>
   23010:	ldmdami	fp!, {r1, r2, r3, r6, sl, sp, lr, pc}^
   23014:			; <UNDEFINED> instruction: 0xf0244478
   23018:	strb	pc, [r9], #-2537	; 0xfffff617	; <UNPREDICTABLE>
   2301c:	tsteq	r0, r7, lsl #2	; <UNPREDICTABLE>
   23020:	tstls	r1, sl, asr #8
   23024:	tstcs	r8, r0, lsr #12
   23028:			; <UNDEFINED> instruction: 0xf02a9100
   2302c:	stmdacs	r0, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   23030:	cfldrsge	mvf15, [lr], #-508	; 0xfffffe04
   23034:	blge	15d798 <strspn@plt+0x144d90>
   23038:	ldmdbmi	r3!, {r1, r4, r5, r6, r9, fp, lr}^
   2303c:	ldrbtmi	r4, [sl], #-2163	; 0xfffff78d
   23040:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   23044:	ldrbtmi	sl, [r8], #-2816	; 0xfffff500
   23048:			; <UNDEFINED> instruction: 0xf9aaf024
   2304c:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   23050:			; <UNDEFINED> instruction: 0xf9ccf024
   23054:	ldrdcs	pc, [ip], -r8
   23058:	tsteq	r5, r9, lsl #22
   2305c:	blne	14abc68 <strspn@plt+0x1493260>
   23060:			; <UNDEFINED> instruction: 0xf02a4620
   23064:	stmdami	fp!, {r0, r8, fp, ip, sp, lr, pc}^
   23068:			; <UNDEFINED> instruction: 0xf0244478
   2306c:	ldr	pc, [pc], #-2495	; 23074 <strspn@plt+0xa66c>
   23070:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   23074:			; <UNDEFINED> instruction: 0xf9baf024
   23078:	stmdami	r8!, {r1, r3, r4, sl, sp, lr, pc}^
   2307c:			; <UNDEFINED> instruction: 0xf0244478
   23080:	ldr	pc, [r5], #-2485	; 0xfffff64b
   23084:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   23088:			; <UNDEFINED> instruction: 0xf9b0f024
   2308c:			; <UNDEFINED> instruction: 0xf7f5e410
   23090:	stmdami	r4!, {r4, r7, r9, fp, sp, lr, pc}^
   23094:			; <UNDEFINED> instruction: 0xf0244478
   23098:	str	pc, [r9], #-2473	; 0xfffff657
   2309c:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
   230a0:			; <UNDEFINED> instruction: 0xf9a4f024
   230a4:	stmdbmi	r1!, {r2, sl, sp, lr, pc}^
   230a8:			; <UNDEFINED> instruction: 0xf7ff4479
   230ac:	svclt	0x0000bbf2
   230b0:	andeq	r0, sl, r2, asr #8
   230b4:	andeq	r0, r0, r8, asr #4
   230b8:	andeq	r0, sl, r4, lsr r4
   230bc:	andeq	r0, r0, r8, lsr r2
   230c0:	andeq	r4, r6, r4, lsr r2
   230c4:	strdeq	r4, [r3], -ip
   230c8:	strdeq	r4, [r3], -lr
   230cc:	ldrdeq	fp, [r3], -r4
   230d0:	muleq	sl, r0, r3
   230d4:	strdeq	r0, [r3], -sl
   230d8:	ldrdeq	r0, [r3], -ip
   230dc:	andeq	r4, r6, r4, ror r1
   230e0:	andeq	r9, r3, sl, lsr #15
   230e4:	andeq	r0, r3, r0, lsr #5
   230e8:	andeq	r4, r6, r6, asr r1
   230ec:	andeq	r4, r3, lr, lsr #6
   230f0:	andeq	r0, r3, r0, asr r2
   230f4:	andeq	r4, r6, r6, lsl #2
   230f8:	andeq	r4, r6, sl, rrx
   230fc:			; <UNDEFINED> instruction: 0x000301b0
   23100:	muleq	r3, r0, r2
   23104:	muleq	r3, ip, r2
   23108:	andeq	r4, r3, sl, ror r2
   2310c:	andeq	r8, r4, r0, lsl r1
   23110:	andeq	r4, r6, lr, lsl r0
   23114:	ldrdeq	r0, [r3], -r4
   23118:	andeq	ip, r7, r4, lsl #21
   2311c:	andeq	r4, r3, ip, lsr r2
   23120:	ldrdeq	r4, [r3], -sl
   23124:	ldrdeq	r0, [r3], -r8
   23128:	andeq	r3, r6, lr, lsl #31
   2312c:	andeq	r3, r6, r4, ror pc
   23130:	muleq	r3, sl, r1
   23134:	strheq	r0, [r3], -r2
   23138:	ldrdeq	ip, [r7], -r0
   2313c:	andeq	r8, r4, r4, asr #32
   23140:	andeq	r0, r3, sl, lsl #2
   23144:	andeq	r4, r3, lr, ror r1
   23148:	strdeq	r7, [r4], -lr
   2314c:	andeq	r3, r6, ip, lsl #30
   23150:	andeq	r0, r3, r2, asr #1
   23154:	andeq	ip, r7, r2, ror r9
   23158:	andeq	r4, r3, sl, lsr #2
   2315c:	ldrdeq	r0, [r3], -r6
   23160:	andeq	r3, r6, ip, lsr #28
   23164:	andeq	r1, r4, lr, asr #5
   23168:	andeq	r1, r4, r8, ror lr
   2316c:	andeq	pc, r2, r2, asr #31
   23170:	andeq	fp, r3, r2, asr #1
   23174:	andeq	r3, r6, r6, ror #27
   23178:	andeq	r0, r0, r8, lsl r3
   2317c:	andeq	r4, r3, sl
   23180:	andeq	r3, r3, r8, asr #31
   23184:	andeq	r3, r6, ip, ror #25
   23188:	andeq	r0, r3, r4, lsr r6
   2318c:			; <UNDEFINED> instruction: 0x00033fbc
   23190:	ldrdeq	r3, [r6], -r4
   23194:	andeq	pc, r2, lr, asr #28
   23198:	strdeq	r3, [r3], -r6
   2319c:	andeq	r3, r6, r6, lsl ip
   231a0:	andeq	r1, r4, ip, lsl ip
   231a4:	andeq	r7, r4, sl, lsr #14
   231a8:	strdeq	pc, [r2], -ip
   231ac:	andeq	r3, r3, r8, lsl #28
   231b0:			; <UNDEFINED> instruction: 0xfffff651
   231b4:			; <UNDEFINED> instruction: 0xfffff84f
   231b8:	andeq	sl, r3, lr, lsr lr
   231bc:	andeq	r3, r3, ip, ror sp
   231c0:	andeq	r1, r3, lr, asr #30
   231c4:	andeq	r3, r6, r0, ror #22
   231c8:	andeq	pc, r2, r6, lsl sp	; <UNPREDICTABLE>
   231cc:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   231d0:	andeq	r3, r6, r4, asr #22
   231d4:	strdeq	pc, [r2], -sl
   231d8:	ldrdeq	r0, [r4], -sl
   231dc:	andeq	r3, r6, r8, lsr #22
   231e0:	ldrdeq	pc, [r2], -lr
   231e4:	andeq	r3, r6, sl, lsl #22
   231e8:	strdeq	pc, [r2], -r2
   231ec:	andeq	r3, r3, r6, ror #27
   231f0:	andeq	pc, r2, r0, ror #25
   231f4:	andeq	r3, r3, r0, lsr sp
   231f8:	andeq	pc, r2, lr, asr #25
   231fc:	andeq	r3, r3, lr, lsr sp
   23200:	andeq	r0, r3, r8, ror r1
   23204:	andeq	r3, r3, sl, ror sp
   23208:	andeq	r1, r4, r8, ror #21
   2320c:	andeq	pc, r2, r6, asr #23
   23210:	andeq	r3, r3, r2, ror sp
   23214:	andeq	sl, r3, r0, lsr #26
   23218:	andeq	r1, r3, r2, lsr #18
   2321c:	andeq	r1, r3, r8, lsl r9
   23220:	andeq	r0, r3, r6, lsl #2
   23224:	strdeq	r0, [r3], -r8
   23228:	andeq	r0, r3, lr, ror #1
   2322c:	andeq	r3, r6, ip, lsl sl
   23230:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   23234:	bicvs	pc, r7, #204472320	; 0xc300000
   23238:	blcs	43426c <strspn@plt+0x41b864>
   2323c:	subcs	sp, r0, r1, lsl #18
   23240:			; <UNDEFINED> instruction: 0xf7ff4770
   23244:	svclt	0x0000bae1
   23248:			; <UNDEFINED> instruction: 0x4605b538
   2324c:			; <UNDEFINED> instruction: 0xf02e2014
   23250:	movwcs	pc, #3199	; 0xc7f	; <UNPREDICTABLE>
   23254:			; <UNDEFINED> instruction: 0x46042210
   23258:			; <UNDEFINED> instruction: 0x46214618
   2325c:	movwcc	lr, #10692	; 0x29c4
   23260:			; <UNDEFINED> instruction: 0xf02e6025
   23264:	strmi	pc, [r3], -r3, lsr #25
   23268:			; <UNDEFINED> instruction: 0x61234620
   2326c:	ldclt	0, cr6, [r8, #-396]!	; 0xfffffe74
   23270:			; <UNDEFINED> instruction: 0x4606b5f8
   23274:	stmdbvs	r0, {r0, r1, r7, fp, sp, lr}
   23278:	strcs	fp, [r0, #-363]	; 0xfffffe95
   2327c:			; <UNDEFINED> instruction: 0x012c462f
   23280:	stmdbne	r3, {r0, r8, sl, ip, sp}
   23284:			; <UNDEFINED> instruction: 0xf7f56898
   23288:	ldmdbvs	r0!, {r6, r8, fp, sp, lr, pc}
   2328c:	strmi	r6, [r4], #-2227	; 0xfffff74d
   23290:	adcvs	r4, r7, fp, lsr #5
   23294:			; <UNDEFINED> instruction: 0xf7f5d8f3
   23298:			; <UNDEFINED> instruction: 0x4630e938
   2329c:	ldrhtmi	lr, [r8], #141	; 0x8d
   232a0:	ldmdblt	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   232a4:	ldrbmi	r3, [r0, -r4]!
   232a8:	blmi	ffc5d764 <strspn@plt+0xffc44d5c>
   232ac:	stmvs	r4, {r7, r9, sl, lr}
   232b0:			; <UNDEFINED> instruction: 0xf8d04616
   232b4:			; <UNDEFINED> instruction: 0x461fc010
   232b8:	stmdbpl	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   232bc:			; <UNDEFINED> instruction: 0x4662b33c
   232c0:	and	r2, r3, r0, lsl #6
   232c4:			; <UNDEFINED> instruction: 0xf102429c
   232c8:	eorle	r0, r0, r0, lsl r2
   232cc:	ldrdeq	lr, [r0, -r2]
   232d0:	blne	11dc14 <strspn@plt+0x10520c>
   232d4:	adcsmi	r3, r9, #67108864	; 0x4000000
   232d8:	adcsmi	fp, r0, #8, 30
   232dc:	ldmvs	r4, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   232e0:	strbmi	r4, [sl], -r9, lsr #12
   232e4:			; <UNDEFINED> instruction: 0xf7f54620
   232e8:	ldmdblt	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   232ec:	andcc	pc, r9, r4, lsl r8	; <UNPREDICTABLE>
   232f0:			; <UNDEFINED> instruction: 0x4620b1fb
   232f4:	stmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   232f8:			; <UNDEFINED> instruction: 0x3010f8d8
   232fc:	strtmi	r4, [r8], -r9, asr #12
   23300:			; <UNDEFINED> instruction: 0xf02e449b
   23304:			; <UNDEFINED> instruction: 0xf8cbfc7d
   23308:	ldmfd	sp!, {r3}
   2330c:			; <UNDEFINED> instruction: 0xf8d88bf0
   23310:	adcmi	r3, r3, #0
   23314:	bl	359758 <strspn@plt+0x340d50>
   23318:	strbmi	r1, [r9], -r4, lsl #8
   2331c:	stmib	r4, {r3, r5, r9, sl, lr}^
   23320:			; <UNDEFINED> instruction: 0xf02e6700
   23324:			; <UNDEFINED> instruction: 0xf8d8fc6d
   23328:	movwcc	r3, #4104	; 0x1008
   2332c:			; <UNDEFINED> instruction: 0xf8c860a0
   23330:	pop	{r3, ip, sp}
   23334:			; <UNDEFINED> instruction: 0x46608bf0
   23338:			; <UNDEFINED> instruction: 0x46412210
   2333c:	ldc2	0, cr15, [r6], #-184	; 0xffffff48
   23340:	ldrdmi	pc, [r8], -r8
   23344:			; <UNDEFINED> instruction: 0xf8c84684
   23348:			; <UNDEFINED> instruction: 0xf8c80010
   2334c:	strb	r0, [r2, r4]!
   23350:	ldrlt	r4, [r0, #-2061]	; 0xfffff7f3
   23354:	addlt	r4, r2, r8, ror r4
   23358:			; <UNDEFINED> instruction: 0xf024460c
   2335c:	bmi	321480 <strspn@plt+0x308a78>
   23360:	movwcs	r6, #2080	; 0x820
   23364:	andls	r4, r0, #2046820352	; 0x7a000000
   23368:	ldrmi	r4, [r9], -r9, lsl #20
   2336c:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   23370:			; <UNDEFINED> instruction: 0xf84ef02e
   23374:	ldmib	r4, {r0, r1, r2, fp, lr}^
   23378:	stmiavs	r1!, {r1, r8, r9, sp}
   2337c:			; <UNDEFINED> instruction: 0xf0244478
   23380:	andcs	pc, r1, pc, lsl #16
   23384:	ldclt	0, cr11, [r0, #-8]
   23388:	ldrdeq	r1, [r4], -r4
   2338c:	andeq	ip, r7, r8, lsl #6
   23390:	andeq	r3, r3, r6, lsl #24
   23394:	andeq	r3, r3, r4, lsl #24
   23398:	addlt	fp, r3, r0, lsl #10
   2339c:	strmi	r9, [sl], -r0, lsl #4
   233a0:	movwcs	r9, #769	; 0x301
   233a4:			; <UNDEFINED> instruction: 0xf95af02a
   233a8:			; <UNDEFINED> instruction: 0xf85db003
   233ac:	svclt	0x0000fb04
   233b0:	blmi	775c28 <strspn@plt+0x75d220>
   233b4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   233b8:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   233bc:	ldmdavs	fp, {r2, r9, sl, lr}
   233c0:			; <UNDEFINED> instruction: 0xf04f930d
   233c4:	stmdavs	r3, {r8, r9}
   233c8:	ldrle	r0, [r0], #-1883	; 0xfffff8a5
   233cc:			; <UNDEFINED> instruction: 0xf0296941
   233d0:	ldmdami	r6, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   233d4:			; <UNDEFINED> instruction: 0xf0244478
   233d8:	bmi	5a1404 <strspn@plt+0x5889fc>
   233dc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   233e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   233e4:	subsmi	r9, sl, sp, lsl #22
   233e8:	andlt	sp, pc, sl, lsl r1	; <UNPREDICTABLE>
   233ec:	blmi	4928b4 <strspn@plt+0x479eac>
   233f0:	ldmdbmi	r1, {r9, sp}
   233f4:	andls	r2, r6, #16, 10	; 0x4000000
   233f8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   233fc:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
   23400:	blge	248010 <strspn@plt+0x22f608>
   23404:	andls	r9, r3, #1073741824	; 0x40000000
   23408:	bvs	ff0c8810 <strspn@plt+0xff0afe08>
   2340c:			; <UNDEFINED> instruction: 0xf02a6981
   23410:	stmdami	sl, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   23414:	andne	lr, r7, #212, 18	; 0x350000
   23418:			; <UNDEFINED> instruction: 0xf0234478
   2341c:	ldrb	pc, [ip, r1, asr #31]	; <UNPREDICTABLE>
   23420:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23424:	andeq	pc, r9, ip, lsr #17
   23428:	andeq	r0, r0, r8, asr #4
   2342c:	strdeq	r3, [r6], -r0
   23430:	andeq	pc, r9, r2, lsl #17
   23434:			; <UNDEFINED> instruction: 0xffffff55
   23438:			; <UNDEFINED> instruction: 0xffffff97
   2343c:	andeq	r3, r3, r0, lsl #23
   23440:	strmi	fp, [r3], -r8, lsl #10
   23444:	ldmdbvs	r9, {r0, r1, fp, lr}^
   23448:			; <UNDEFINED> instruction: 0xf0234478
   2344c:	subcs	pc, r8, r9, lsr #31
   23450:	svclt	0x0000bd08
   23454:	muleq	r3, r4, r5
   23458:	movwcs	r4, #2568	; 0xa08
   2345c:	addlt	fp, r3, r0, lsl #10
   23460:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   23464:	stmib	sp, {r2, r3, r9, ip, sp}^
   23468:	bmi	16c070 <strspn@plt+0x153668>
   2346c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   23470:			; <UNDEFINED> instruction: 0xffcef02d
   23474:	andlt	r2, r3, r8, asr #32
   23478:	blx	1615f6 <strspn@plt+0x148bee>
   2347c:	andeq	ip, r7, ip, lsl #4
   23480:	andeq	r3, r3, r6, lsr fp
   23484:	blmi	a35d28 <strspn@plt+0xa1d320>
   23488:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   2348c:	addlt	r4, r9, r7, lsr #26
   23490:			; <UNDEFINED> instruction: 0x460458d3
   23494:	stmdbvs	r1, {r0, r2, r3, r4, r5, r6, sl, lr}^
   23498:	movwls	r6, #30747	; 0x781b
   2349c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   234a0:	ldc2	0, cr15, [r4, #164]	; 0xa4
   234a4:	strcs	r4, [r0], -r8, lsr #12
   234a8:			; <UNDEFINED> instruction: 0xffa0f023
   234ac:	stmibvs	r7!, {r5, r9, fp, lr}
   234b0:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   234b4:	andscc	r4, r8, #51380224	; 0x3100000
   234b8:	bmi	7c7cc0 <strspn@plt+0x7af2b8>
   234bc:			; <UNDEFINED> instruction: 0x96014638
   234c0:			; <UNDEFINED> instruction: 0xf02d447a
   234c4:			; <UNDEFINED> instruction: 0x4628f913
   234c8:			; <UNDEFINED> instruction: 0xff90f023
   234cc:	strtmi	r6, [r0], -r1, ror #19
   234d0:	ldc2l	0, cr15, [ip, #-164]!	; 0xffffff5c
   234d4:			; <UNDEFINED> instruction: 0xf0234628
   234d8:	svccs	0x0002ff89
   234dc:	stcge	0, cr13, [r2, #-108]	; 0xffffff94
   234e0:			; <UNDEFINED> instruction: 0x46204633
   234e4:	stmib	sp, {r4, r9, sl, sp}^
   234e8:	bvs	8bc8f0 <strspn@plt+0x8a3ee8>
   234ec:			; <UNDEFINED> instruction: 0xf8e8f02a
   234f0:	bmi	48fa38 <strspn@plt+0x477030>
   234f4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   234f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   234fc:	subsmi	r9, sl, r7, lsl #22
   23500:	subcs	sp, r0, lr, lsl #2
   23504:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   23508:	ldrtmi	r4, [r2], -r3, lsl #12
   2350c:	strtmi	r4, [r0], -r9, lsr #12
   23510:			; <UNDEFINED> instruction: 0xff1ef7ff
   23514:	bvs	85d4d0 <strspn@plt+0x844ac8>
   23518:			; <UNDEFINED> instruction: 0xf0294631
   2351c:			; <UNDEFINED> instruction: 0xe7e8f93d
   23520:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23524:	ldrdeq	pc, [r9], -r6
   23528:	andeq	r0, r0, r8, asr #4
   2352c:	andeq	r3, r6, r0, lsr r6
   23530:			; <UNDEFINED> instruction: 0x0007c1ba
   23534:	strdeq	r3, [r3], -r0
   23538:	andeq	pc, r9, sl, ror #14
   2353c:			; <UNDEFINED> instruction: 0xf7ffb508
   23540:	andcs	pc, r0, r7, lsr pc	; <UNPREDICTABLE>
   23544:	svclt	0x0000bd08
   23548:			; <UNDEFINED> instruction: 0x4604b510
   2354c:			; <UNDEFINED> instruction: 0xff30f7ff
   23550:	ldrbeq	r6, [fp, -r3, lsr #16]
   23554:	andcs	sp, r0, r1, lsl #8
   23558:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
   2355c:			; <UNDEFINED> instruction: 0xf0234478
   23560:	ldmib	r4, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   23564:	strtmi	r1, [r0], -r9, lsl #4
   23568:			; <UNDEFINED> instruction: 0xff28f01e
   2356c:	bvs	fe875584 <strspn@plt+0xfe85cb7c>
   23570:			; <UNDEFINED> instruction: 0xf0234478
   23574:	andcs	pc, r0, r5, lsl pc	; <UNPREDICTABLE>
   23578:	svclt	0x0000bd10
   2357c:	andeq	r3, r6, r8, ror #10
   23580:	andeq	pc, r2, ip, lsr fp	; <UNPREDICTABLE>
   23584:	mvnsmi	lr, sp, lsr #18
   23588:	bmi	db4de8 <strspn@plt+0xd9c3e0>
   2358c:	blmi	dcf7a4 <strspn@plt+0xdb6d9c>
   23590:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   23594:	andcs	r4, r0, r4, lsl #12
   23598:	ldmpl	r3, {r8, r9, sl, sp}^
   2359c:	movwls	r6, #14363	; 0x381b
   235a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   235a4:	svc	0x0096f7f4
   235a8:	ldrtmi	sl, [r3], -r2, lsl #16
   235ac:	tstcs	r1, sl, lsr #12
   235b0:			; <UNDEFINED> instruction: 0xf7f59702
   235b4:	svcmi	0x002de93c
   235b8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   235bc:	bmi	b5a278 <strspn@plt+0xb41870>
   235c0:			; <UNDEFINED> instruction: 0xf8dd4b2c
   235c4:	ldmpl	sl!, {r3, pc}
   235c8:	ldmdavs	r5, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   235cc:	ldmiblt	r4!, {r1, r2, r3, r4, fp, sp, lr}
   235d0:	ldrtmi	r4, [r3], -r9, lsr #20
   235d4:	tstcs	r1, r8, lsr #12
   235d8:			; <UNDEFINED> instruction: 0xf8cd447a
   235dc:			; <UNDEFINED> instruction: 0xf7f58000
   235e0:	stmdals	r2, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
   235e4:	svc	0x0090f7f4
   235e8:	blmi	7f5e80 <strspn@plt+0x7dd478>
   235ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   235f0:	blls	fd660 <strspn@plt+0xe4c58>
   235f4:	teqle	r3, sl, asr r0
   235f8:	pop	{r2, ip, sp, pc}
   235fc:			; <UNDEFINED> instruction: 0x462081f0
   23600:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23604:			; <UNDEFINED> instruction: 0x46334a1e
   23608:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   2360c:	andhi	pc, r0, sp, asr #17
   23610:	strtmi	r9, [r8], -r1
   23614:	stmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23618:	blmi	59d5ac <strspn@plt+0x584ba4>
   2361c:	ldmdami	r5, {r0, r8, sp}
   23620:	ldmdapl	r8!, {r3, r4, r9, fp, lr}
   23624:	ldmpl	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   23628:	ldmdavs	r8!, {r0, r1, fp, sp, lr}
   2362c:	ldmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23630:			; <UNDEFINED> instruction: 0x46336838
   23634:	tstcs	r1, sl, lsr #12
   23638:	stm	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2363c:			; <UNDEFINED> instruction: 0x4620b15c
   23640:			; <UNDEFINED> instruction: 0xf7f5683d
   23644:	bmi	45d80c <strspn@plt+0x444e04>
   23648:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   2364c:	strtmi	r4, [r8], -r3, lsl #12
   23650:	stmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23654:	ldmdavs	r9!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   23658:			; <UNDEFINED> instruction: 0xf7f5200a
   2365c:	strb	lr, [r3, r0, lsl #19]
   23660:	svc	0x00a6f7f4
   23664:	andeq	pc, r9, lr, asr #13
   23668:	andeq	r0, r0, r8, asr #4
   2366c:	andeq	pc, r9, r8, lsr #13
   23670:	muleq	r0, r4, r2
   23674:	andeq	r0, r0, r4, lsr r3
   23678:	andeq	r3, r3, ip, ror #21
   2367c:	andeq	pc, r9, r4, ror r6	; <UNPREDICTABLE>
   23680:			; <UNDEFINED> instruction: 0x00033ab6
   23684:	andeq	r3, r3, r8, lsr #21
   23688:	andeq	r3, r3, sl, lsl #21
   2368c:	andcs	fp, r0, pc, lsl #8
   23690:	addlt	fp, r3, r0, lsl #10
   23694:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   23698:	blmi	40deb0 <strspn@plt+0x3f54a8>
   2369c:			; <UNDEFINED> instruction: 0xf85244fc
   236a0:			; <UNDEFINED> instruction: 0xf85c1b04
   236a4:	ldmdavs	fp, {r0, r1, ip, sp}
   236a8:			; <UNDEFINED> instruction: 0xf04f9301
   236ac:	andls	r0, r0, #0, 6
   236b0:			; <UNDEFINED> instruction: 0xff68f7ff
   236b4:	blmi	235ee0 <strspn@plt+0x21d4d8>
   236b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   236bc:	blls	7d72c <strspn@plt+0x64d24>
   236c0:	qaddle	r4, sl, r4
   236c4:			; <UNDEFINED> instruction: 0xf85db003
   236c8:	andlt	lr, r4, r4, lsl #22
   236cc:			; <UNDEFINED> instruction: 0xf7f44770
   236d0:	svclt	0x0000ef70
   236d4:	andeq	pc, r9, r4, asr #11
   236d8:	andeq	r0, r0, r8, asr #4
   236dc:	andeq	pc, r9, r8, lsr #11
   236e0:	andcs	fp, r0, pc, lsl #8
   236e4:	addlt	fp, r3, r0, lsl #10
   236e8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
   236ec:	blmi	24df04 <strspn@plt+0x2354fc>
   236f0:			; <UNDEFINED> instruction: 0xf85244fc
   236f4:			; <UNDEFINED> instruction: 0xf85c1b04
   236f8:	ldmdavs	fp, {r0, r1, ip, sp}
   236fc:			; <UNDEFINED> instruction: 0xf04f9301
   23700:	andls	r0, r0, #0, 6
   23704:			; <UNDEFINED> instruction: 0xff3ef7ff
   23708:			; <UNDEFINED> instruction: 0xf8a8f024
   2370c:	andeq	pc, r9, r0, ror r5	; <UNPREDICTABLE>
   23710:	andeq	r0, r0, r8, asr #4
   23714:	bmi	450758 <strspn@plt+0x437d50>
   23718:	addlt	fp, r3, r0, lsl #10
   2371c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   23720:			; <UNDEFINED> instruction: 0x4c0f9904
   23724:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   23728:	movwls	r6, #6171	; 0x181b
   2372c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23730:	bge	18fbbc <strspn@plt+0x1771b4>
   23734:	andls	r2, r0, #0
   23738:			; <UNDEFINED> instruction: 0xff24f7ff
   2373c:	tstcs	r1, r9, lsl #16
   23740:	bmi	2b636c <strspn@plt+0x29d964>
   23744:	stmiapl	r0!, {r0, r2, r5, fp, ip, lr}^
   23748:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
   2374c:			; <UNDEFINED> instruction: 0xf7f56800
   23750:			; <UNDEFINED> instruction: 0xf024e8a6
   23754:	svclt	0x0000f883
   23758:	andeq	pc, r9, r2, asr #10
   2375c:	andeq	r0, r0, r8, asr #4
   23760:	andeq	pc, r9, sl, lsr r5	; <UNPREDICTABLE>
   23764:	andeq	r0, r0, r4, lsr r3
   23768:	muleq	r0, r4, r2
   2376c:	muleq	r3, r4, r9
   23770:	bmi	4d07b4 <strspn@plt+0x4b7dac>
   23774:	addlt	fp, r4, r0, lsl r5
   23778:	blmi	48e798 <strspn@plt+0x475d90>
   2377c:			; <UNDEFINED> instruction: 0xf854447a
   23780:	ldmpl	r3, {r2, r8, r9, fp, ip}^
   23784:	movwls	r6, #14363	; 0x381b
   23788:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2378c:	strne	lr, [r1], #-2509	; 0xfffff633
   23790:	ldmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23794:	stmdbls	r1, {r1, r5, r9, sl, lr}
   23798:			; <UNDEFINED> instruction: 0xf7ff6800
   2379c:	bmi	2a3370 <strspn@plt+0x28a968>
   237a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   237a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   237a8:	subsmi	r9, sl, r3, lsl #22
   237ac:	andlt	sp, r4, r4, lsl #2
   237b0:			; <UNDEFINED> instruction: 0x4010e8bd
   237b4:	ldrbmi	fp, [r0, -r4]!
   237b8:	mrc	7, 7, APSR_nzcv, cr10, cr4, {7}
   237bc:	andeq	pc, r9, r4, ror #9
   237c0:	andeq	r0, r0, r8, asr #4
   237c4:			; <UNDEFINED> instruction: 0x0009f4be
   237c8:	bmi	35080c <strspn@plt+0x337e04>
   237cc:	addlt	fp, r5, r0, lsl #10
   237d0:	blmi	30e7f0 <strspn@plt+0x2f5de8>
   237d4:			; <UNDEFINED> instruction: 0xf854447a
   237d8:	ldmpl	r3, {r2, r8, r9, fp, ip}^
   237dc:	movwls	r6, #14363	; 0x381b
   237e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   237e4:	strne	lr, [r1], #-2509	; 0xfffff633
   237e8:	stmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   237ec:	strtmi	r9, [r2], -r1, lsl #18
   237f0:			; <UNDEFINED> instruction: 0xf7ff6800
   237f4:			; <UNDEFINED> instruction: 0xf024fec7
   237f8:	svclt	0x0000f831
   237fc:	andeq	pc, r9, ip, lsl #9
   23800:	andeq	r0, r0, r8, asr #4
   23804:	blmi	7f6084 <strspn@plt+0x7dd67c>
   23808:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   2380c:	strmi	fp, [r4], -r8, lsl #1
   23810:	tstls	r3, sp, lsl r8
   23814:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   23818:	movwls	r6, #30747	; 0x781b
   2381c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23820:	stc2l	0, cr15, [r4, #140]!	; 0x8c
   23824:	tstcs	r8, r5, lsl #22
   23828:	strtmi	r9, [r0], -r3, lsl #20
   2382c:	movwne	lr, #2509	; 0x9cd
   23830:			; <UNDEFINED> instruction: 0xf0292300
   23834:	cmplt	r0, r5, asr #30	; <UNPREDICTABLE>
   23838:	blmi	4b6090 <strspn@plt+0x49d688>
   2383c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23840:	blls	1fd8b0 <strspn@plt+0x1e4ea8>
   23844:	tstle	r8, sl, asr r0
   23848:	andlt	r2, r8, r0, lsl #1
   2384c:			; <UNDEFINED> instruction: 0x4604bd10
   23850:	stmdbls	r5, {r0, r1, r2, r3, fp, lr}
   23854:			; <UNDEFINED> instruction: 0xf0234478
   23858:	stmdami	lr, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2385c:	strtmi	r4, [r3], -lr, lsl #20
   23860:			; <UNDEFINED> instruction: 0x46214478
   23864:	ldrbtmi	r9, [sl], #-0
   23868:	strls	r9, [r1], #-2054	; 0xfffff7fa
   2386c:			; <UNDEFINED> instruction: 0xff3ef02c
   23870:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   23874:	ldc2	0, cr15, [sl, #140]!	; 0x8c
   23878:			; <UNDEFINED> instruction: 0xf7f4e7de
   2387c:	svclt	0x0000ee9a
   23880:	andeq	pc, r9, r6, asr r4	; <UNPREDICTABLE>
   23884:	andeq	r0, r0, r8, asr #4
   23888:	andeq	r3, r6, lr, lsr #5
   2388c:	andeq	pc, r9, r4, lsr #8
   23890:	andeq	r3, r3, ip, lsr #17
   23894:	andeq	fp, r7, r4, lsl #31
   23898:	andeq	r3, r3, r2, lsr #17
   2389c:	andeq	r3, r4, sl, ror fp
   238a0:	blmi	eb618c <strspn@plt+0xe9d784>
   238a4:	mvnsmi	lr, sp, lsr #18
   238a8:	addslt	r4, r0, sl, ror r4
   238ac:	ldmdami	r8!, {r2, r9, sl, lr}
   238b0:	tstls	r3, r5, lsl #28
   238b4:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   238b8:	movwls	r6, #63515	; 0xf81b
   238bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   238c0:	ldc2	0, cr15, [r4, #140]	; 0x8c
   238c4:	bls	ec56c <strspn@plt+0xd3b64>
   238c8:	strtmi	r9, [r0], -r0, lsl #6
   238cc:	strls	r2, [r1], -r0, lsl #6
   238d0:	cdp2	0, 15, cr15, cr6, cr9, {1}
   238d4:	bmi	c0fe3c <strspn@plt+0xbf7434>
   238d8:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   238dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   238e0:	subsmi	r9, sl, pc, lsl #22
   238e4:	addcs	sp, r0, lr, asr #2
   238e8:	pop	{r4, ip, sp, pc}
   238ec:	stmdami	sl!, {r4, r5, r6, r7, r8, pc}
   238f0:	mulscs	r5, sp, r8
   238f4:	mulsne	r4, sp, r8
   238f8:			; <UNDEFINED> instruction: 0xf0234478
   238fc:	stmiavs	r5!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   23900:	streq	pc, [r2, #-21]	; 0xffffffeb
   23904:	stmdami	r5!, {r0, r3, r4, r5, r8, ip, lr, pc}
   23908:			; <UNDEFINED> instruction: 0xf8bdac07
   2390c:	ldrbtmi	r1, [r8], #-22	; 0xffffffea
   23910:			; <UNDEFINED> instruction: 0xf0234f23
   23914:	stmdami	r3!, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   23918:	strtmi	r4, [fp], -r3, lsr #20
   2391c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   23920:	strls	r4, [r1, #-1146]	; 0xfffffb86
   23924:			; <UNDEFINED> instruction: 0xf06f9000
   23928:	stmdals	r6, {r0, r1, r2, r8, sl}
   2392c:			; <UNDEFINED> instruction: 0xf02c447f
   23930:	ldmdami	lr, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   23934:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   23938:	ldrbtmi	r1, [r8], #-2989	; 0xfffff453
   2393c:	ldc2l	0, cr15, [r6, #-140]	; 0xffffff74
   23940:	strd	r4, [r4], -r8
   23944:	ldrtmi	r7, [r8], -r1, lsr #16
   23948:	stc2	0, cr15, [sl, #-140]!	; 0xffffff74
   2394c:	rscmi	r3, r5, #16777216	; 0x1000000
   23950:			; <UNDEFINED> instruction: 0x4640d0f8
   23954:	stc2l	0, cr15, [sl, #-140]	; 0xffffff74
   23958:	stmdavc	r1!, {r1, r2, r4, fp, lr}
   2395c:			; <UNDEFINED> instruction: 0xf0234478
   23960:	blne	fe922de4 <strspn@plt+0xfe90a3dc>
   23964:	mvnsle	r2, r7, lsr #22
   23968:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2396c:	ldc2	0, cr15, [lr, #-140]!	; 0xffffff74
   23970:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   23974:	ldc2	0, cr15, [sl, #-140]!	; 0xffffff74
   23978:	ldmdami	r1, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2397c:			; <UNDEFINED> instruction: 0xf0234478
   23980:			; <UNDEFINED> instruction: 0xe7f5fd35
   23984:	mrc	7, 0, APSR_nzcv, cr4, cr4, {7}
   23988:			; <UNDEFINED> instruction: 0x0009f3b8
   2398c:	andeq	r0, r0, r8, asr #4
   23990:	andeq	r3, r6, lr, lsl #4
   23994:	andeq	pc, r9, r6, lsl #7
   23998:	andeq	r3, r3, r8, lsl r8
   2399c:	andeq	r3, r3, r6, lsl r8
   239a0:	andeq	r3, r3, ip, lsl r8
   239a4:	andeq	fp, r7, r6, asr #29
   239a8:	andeq	r3, r3, r8, ror #15
   239ac:	strdeq	r3, [r3], -lr
   239b0:	andeq	r3, r6, r4, lsl #3
   239b4:	andeq	r3, r3, ip, ror #15
   239b8:	andeq	r3, r4, r2, lsl #21
   239bc:	andeq	sl, r3, r6, lsl r4
   239c0:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
   239c4:			; <UNDEFINED> instruction: 0x4616b570
   239c8:	vmlsl.u8	q10, d1, d31
   239cc:	blmi	bf4a08 <strspn@plt+0xbdc000>
   239d0:	ldrbtmi	r2, [sl], #-3091	; 0xfffff3ed
   239d4:	svclt	0x0098b08a
   239d8:	ldmpl	r3, {r6, sp}^
   239dc:	movwls	r6, #38939	; 0x981b
   239e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   239e4:	bmi	ad9a10 <strspn@plt+0xac1008>
   239e8:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   239ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   239f0:	subsmi	r9, sl, r9, lsl #22
   239f4:	andlt	sp, sl, r5, asr #2
   239f8:			; <UNDEFINED> instruction: 0x4605bd70
   239fc:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   23a00:	ldc2l	0, cr15, [r4], #140	; 0x8c
   23a04:	blge	eea6c <strspn@plt+0xd6064>
   23a08:	movwls	r4, #5665	; 0x1621
   23a0c:	tstcs	r8, r8, lsr #30
   23a10:	movwcs	r4, #1586	; 0x632
   23a14:	tstls	r0, r8, lsr #12
   23a18:	cdp2	0, 5, cr15, cr2, cr9, {1}
   23a1c:	ldmdami	lr, {r3, r4, r6, r7, r8, fp, ip, sp, pc}
   23a20:	andne	lr, r3, #3620864	; 0x374000
   23a24:			; <UNDEFINED> instruction: 0xf0234478
   23a28:	stmiavs	fp!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   23a2c:	ldrle	r0, [r4], #-1947	; 0xfffff865
   23a30:	ldmib	sp, {r1, r3, r4, fp, lr}^
   23a34:	stmdbls	r5, {r1, r2, r8, r9, sp}
   23a38:			; <UNDEFINED> instruction: 0xf0234478
   23a3c:	ldccs	12, cr15, [r7], {177}	; 0xb1
   23a40:			; <UNDEFINED> instruction: 0x2c18d915
   23a44:	andsle	r9, r9, r8, lsl #18
   23a48:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   23a4c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   23a50:	stc2	0, cr15, [r6], #140	; 0x8c
   23a54:	addcs	lr, r0, r5
   23a58:	ldmdami	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   23a5c:			; <UNDEFINED> instruction: 0xf0234478
   23a60:	ldmdami	r2, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   23a64:			; <UNDEFINED> instruction: 0xf0234478
   23a68:	addcs	pc, r0, r1, asr #25
   23a6c:	ldccs	7, cr14, [r4], {187}	; 0xbb
   23a70:	stmdami	pc, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   23a74:			; <UNDEFINED> instruction: 0xf0234478
   23a78:			; <UNDEFINED> instruction: 0xe7f2fcb9
   23a7c:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   23a80:			; <UNDEFINED> instruction: 0xf7f4e7e4
   23a84:	svclt	0x0000ed96
   23a88:	andeq	pc, r9, lr, lsl #5
   23a8c:	andeq	r0, r0, r8, asr #4
   23a90:	andeq	pc, r9, r6, ror r2	; <UNPREDICTABLE>
   23a94:	andeq	r3, r6, r6, asr #1
   23a98:	andeq	r3, r3, r8, lsr #14
   23a9c:	andeq	r3, r3, ip, lsr #14
   23aa0:	andeq	r0, r3, sl, asr #30
   23aa4:	andeq	r3, r3, r6, lsr r7
   23aa8:	andeq	pc, r2, r0, lsr r7	; <UNPREDICTABLE>
   23aac:	andeq	sl, r3, r4, lsr #6
   23ab0:	andeq	r0, r3, r0, lsr #30
   23ab4:	andeq	pc, r4, lr, asr #7
   23ab8:	stmdalt	r2, {r1, r3, r5, ip, sp, lr, pc}^
   23abc:	svcmi	0x00f0e92d
   23ac0:	bmi	1bb5508 <strspn@plt+0x1b9cb00>
   23ac4:	blmi	1bb5340 <strspn@plt+0x1b9c938>
   23ac8:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
   23acc:	strmi	sl, [r6], -r8, lsl #30
   23ad0:	pkhtbmi	r5, r9, r3, asr #17
   23ad4:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, lr}
   23ad8:			; <UNDEFINED> instruction: 0xf04f61fb
   23adc:	ldcvs	3, cr0, [fp]
   23ae0:	cmnvs	fp, r8, ror r4
   23ae4:	stc2	0, cr15, [r2], {35}	; 0x23
   23ae8:	stmdbmi	r7!, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}^
   23aec:	svceq	0x00d5ebb3
   23af0:	smullseq	fp, sp, r8, pc	; <UNPREDICTABLE>
   23af4:	stclne	8, cr6, [ip, #972]!	; 0x3cc
   23af8:	stmiaeq	r4!, {r0, r3, r4, r5, r6, sl, lr}^
   23afc:	teqvs	sl, r2, ror #25
   23b00:	stceq	0, cr15, [r3], {50}	; 0x32
   23b04:	andcs	fp, r1, #12, 30	; 0x30
   23b08:	blcs	2c310 <strspn@plt+0x13908>
   23b0c:	ldrmi	fp, [r3], -ip, lsl #30
   23b10:	orrlt	r2, fp, r1, lsl #6
   23b14:	tstcs	r0, r8, asr #12
   23b18:	cdp2	0, 3, cr15, cr14, cr8, {1}
   23b1c:	blmi	1636490 <strspn@plt+0x161da88>
   23b20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23b24:	ldmibvs	fp!, {r1, r3, r4, fp, sp, lr}^
   23b28:			; <UNDEFINED> instruction: 0xf040405a
   23b2c:	addcs	r8, r0, r4, lsr #1
   23b30:	ldrtmi	r3, [sp], r4, lsr #14
   23b34:	svchi	0x00f0e8bd
   23b38:	andeq	pc, r7, ip, lsl #2
   23b3c:			; <UNDEFINED> instruction: 0xf020464a
   23b40:	rscsvs	r0, r9, r7
   23b44:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
   23b48:			; <UNDEFINED> instruction: 0xf10d4630
   23b4c:	stmib	sp, {r5, r9, fp}^
   23b50:			; <UNDEFINED> instruction: 0xf029ca00
   23b54:			; <UNDEFINED> instruction: 0x4681fdb5
   23b58:	bicsle	r2, pc, r0, lsl #16
   23b5c:	blmi	133df48 <strspn@plt+0x1325540>
   23b60:	rscsvs	r5, fp, fp, asr #17
   23b64:			; <UNDEFINED> instruction: 0xf003681b
   23b68:	blcs	6477c <strspn@plt+0x4bd74>
   23b6c:	ldmdbvs	sl!, {r0, r1, r3, r4, r8, ip, lr, pc}
   23b70:	stclmi	3, cr2, [r8, #-0]
   23b74:	movwls	r4, #26193	; 0x6651
   23b78:	movwls	r4, #22064	; 0x5630
   23b7c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   23b80:	ldmeq	r2, {r0, r1, r8, r9, ip, sp}
   23b84:	strls	r2, [r2, #-1028]	; 0xfffffbfc
   23b88:	movwmi	lr, #2509	; 0x9cd
   23b8c:			; <UNDEFINED> instruction: 0xffeef029
   23b90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}
   23b94:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   23b98:			; <UNDEFINED> instruction: 0xd1bf2b03
   23b9c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   23ba0:	stc2	0, cr15, [r4], #-140	; 0xffffff74
   23ba4:	ldmdami	sp!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   23ba8:			; <UNDEFINED> instruction: 0xf0234478
   23bac:			; <UNDEFINED> instruction: 0x462afc1f
   23bb0:	ldrbmi	r4, [r0], -r9, asr #12
   23bb4:	stc2	0, cr15, [r8, #160]!	; 0xa0
   23bb8:	adcsvs	r1, fp, r3, lsl #28
   23bbc:	ldmvs	r9!, {r1, r2, r4, r6, r8, r9, fp, ip, lr, pc}
   23bc0:	ldcmi	6, cr4, [r7], #-300	; 0xfffffed4
   23bc4:	b	13fe1b4 <strspn@plt+0x13e57ac>
   23bc8:	strmi	r7, [r8], -r1, ror #25
   23bcc:	andhi	pc, r0, sp, asr #17
   23bd0:			; <UNDEFINED> instruction: 0x4661447c
   23bd4:	andls	pc, r4, sp, asr #17
   23bd8:			; <UNDEFINED> instruction: 0xf02c607c
   23bdc:	ldmvs	ip!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   23be0:	ldrbmi	r4, [r0], -sl, lsr #12
   23be4:	andhi	pc, r8, r7, asr #17
   23be8:			; <UNDEFINED> instruction: 0xf8d71c61
   23bec:			; <UNDEFINED> instruction: 0xf8d7b014
   23bf0:			; <UNDEFINED> instruction: 0xf0288004
   23bf4:	cdpne	13, 0, cr15, cr4, cr9, {4}
   23bf8:	ldmvs	r2!, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   23bfc:	svceq	0x0002f1b9
   23c00:	movwcs	fp, #4052	; 0xfd4
   23c04:	b	4ec810 <strspn@plt+0x4d3e08>
   23c08:			; <UNDEFINED> instruction: 0xd12a0352
   23c0c:	cmnvs	fp, r0, asr #12
   23c10:	blx	ffb5fca6 <strspn@plt+0xffb4729e>
   23c14:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}
   23c18:	strtmi	r1, [r0], -r1, ror #15
   23c1c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   23c20:	andls	r9, r0, #67108864	; 0x4000000
   23c24:			; <UNDEFINED> instruction: 0xf02c465a
   23c28:	stclne	13, cr15, [r1], #-388	; 0xfffffe7c
   23c2c:	ldrbmi	r4, [r0], -sl, lsr #12
   23c30:	stc2l	0, cr15, [sl, #-160]!	; 0xffffff60
   23c34:	stclle	14, cr1, [r0], #16
   23c38:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   23c3c:	blx	ff5dfcd2 <strspn@plt+0xff5c72ca>
   23c40:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, fp, sp, lr}
   23c44:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   23c48:	tstle	r6, r3, lsl #22
   23c4c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   23c50:	blx	ff35fce6 <strspn@plt+0xff3472de>
   23c54:			; <UNDEFINED> instruction: 0xf003682b
   23c58:	blcs	a486c <strspn@plt+0x8be64>
   23c5c:	svcge	0x005ef43f
   23c60:	ldmdami	r2, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   23c64:			; <UNDEFINED> instruction: 0xf0234478
   23c68:	strb	pc, [r5, r1, asr #23]!	; <UNPREDICTABLE>
   23c6c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   23c70:	blx	fef5fd06 <strspn@plt+0xfef472fe>
   23c74:			; <UNDEFINED> instruction: 0xf7f4e7e0
   23c78:	svclt	0x0000ec9c
   23c7c:	muleq	r9, r6, r1
   23c80:	andeq	r0, r0, r8, asr #4
   23c84:	andeq	r2, r6, r4, ror #31
   23c88:	andeq	pc, r9, r8, ror #2
   23c8c:	andeq	pc, r9, r0, asr #2
   23c90:	andeq	r0, r0, ip, ror #4
   23c94:			; <UNDEFINED> instruction: 0xffffff39
   23c98:	muleq	r4, lr, lr
   23c9c:	andeq	lr, r3, ip, lsr r4
   23ca0:	strdeq	r2, [r6], -r4
   23ca4:			; <UNDEFINED> instruction: 0x000437b2
   23ca8:	andeq	r3, r3, lr, asr #10
   23cac:	andeq	r0, r3, r0, lsr sp
   23cb0:	andeq	r3, r3, sl, lsr #10
   23cb4:	movwcs	r4, #2567	; 0xa07
   23cb8:	addlt	fp, r3, r0, lsl #10
   23cbc:			; <UNDEFINED> instruction: 0x4619447a
   23cc0:	andls	r3, r0, #12, 4	; 0xc0000000
   23cc4:	movwls	r4, #6660	; 0x1a04
   23cc8:			; <UNDEFINED> instruction: 0xf02c447a
   23ccc:	andlt	pc, r3, pc, lsl #26
   23cd0:	blx	161e4e <strspn@plt+0x149446>
   23cd4:	andeq	fp, r7, r8, lsr #22
   23cd8:	ldrdeq	r3, [r3], -ip
   23cdc:	mvnsmi	lr, #737280	; 0xb4000
   23ce0:			; <UNDEFINED> instruction: 0xf8df4615
   23ce4:	svceq	0x008b4564
   23ce8:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   23cec:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   23cf0:	svcge	0x00022b01
   23cf4:	strmi	r5, [r4], -r2, lsr #17
   23cf8:	cmnvs	sl, r2, lsl r8
   23cfc:	andeq	pc, r0, #79	; 0x4f
   23d00:	blcs	d7d64 <strspn@plt+0xbf35c>
   23d04:	movtcs	fp, #3864	; 0xf18
   23d08:	stmdavs	r3, {r0, r1, r8, ip, lr, pc}
   23d0c:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   23d10:			; <UNDEFINED> instruction: 0xf8dfd15a
   23d14:			; <UNDEFINED> instruction: 0xf8df153c
   23d18:	ldrbtmi	r2, [r9], #-1332	; 0xfffffacc
   23d1c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   23d20:	subsmi	r6, r1, sl, ror r9
   23d24:	bicshi	pc, sp, r0, asr #32
   23d28:			; <UNDEFINED> instruction: 0x371c4618
   23d2c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   23d30:	vcge.s8	q12, q10, q8
   23d34:	vsubw.s8	<illegal reg q10.5>, q2, d3
   23d38:	addsmi	r0, r9, #8, 6	; 0x20000000
   23d3c:	adchi	pc, r0, r0
   23d40:	vtst.8	d29, d4, d11
   23d44:	vrsra.s64	d21, d1, #60
   23d48:	addsmi	r0, r9, #4, 6	; 0x10000000
   23d4c:	vadd.i8	d29, d4, d24
   23d50:	vsubw.s8	<illegal reg q10.5>, q10, d15
   23d54:	addsmi	r0, r9, #4, 6	; 0x10000000
   23d58:	addshi	pc, lr, r0, lsl #4
   23d5c:	orrpl	pc, r1, #68, 4	; 0x40000004
   23d60:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   23d64:			; <UNDEFINED> instruction: 0xf0404299
   23d68:			; <UNDEFINED> instruction: 0xf8df809e
   23d6c:	strtmi	r0, [r9], -r8, ror #9
   23d70:			; <UNDEFINED> instruction: 0xf0234478
   23d74:	biccs	pc, r0, #21504	; 0x5400
   23d78:	vabd.s8	q15, q10, <illegal reg q5.5>
   23d7c:	vsubw.s8	<illegal reg q10.5>, q2, d4
   23d80:	addsmi	r0, r9, #8, 6	; 0x20000000
   23d84:	vhadd.s8	<illegal reg q14.5>, q2, q14
   23d88:	vsubw.s8	<illegal reg q10.5>, q2, d4
   23d8c:	addsmi	r0, r9, #40, 6	; 0xa0000000
   23d90:	addhi	pc, r9, r0, asr #32
   23d94:			; <UNDEFINED> instruction: 0xf7ff4629
   23d98:			; <UNDEFINED> instruction: 0xf040fd83
   23d9c:	ldr	r0, [r8, r0, asr #6]!
   23da0:	movpl	pc, #68, 4	; 0x40000004
   23da4:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   23da8:			; <UNDEFINED> instruction: 0xd17c4299
   23dac:	strteq	pc, [r8], #2271	; 0x8df
   23db0:			; <UNDEFINED> instruction: 0xf0234478
   23db4:			; <UNDEFINED> instruction: 0xf8dffb1b
   23db8:	strtmi	r2, [r9], -r4, lsr #9
   23dbc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   23dc0:	ldc2	0, cr15, [r4], {41}	; 0x29
   23dc4:	str	r2, [r4, r0, asr #7]!
   23dc8:	movwpl	pc, #12868	; 0x3244	; <UNPREDICTABLE>
   23dcc:	movweq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   23dd0:			; <UNDEFINED> instruction: 0xf0004299
   23dd4:	ldmdale	r1!, {r0, r2, r3, r7, pc}
   23dd8:	orrpl	pc, r4, #68, 4	; 0x40000004
   23ddc:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   23de0:			; <UNDEFINED> instruction: 0xd0794299
   23de4:	movwpl	pc, #8772	; 0x2244	; <UNPREDICTABLE>
   23de8:	movweq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   23dec:			; <UNDEFINED> instruction: 0xd1114299
   23df0:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   23df4:			; <UNDEFINED> instruction: 0xf0234478
   23df8:			; <UNDEFINED> instruction: 0xf107faf9
   23dfc:	tstcs	r8, ip, lsl #6
   23e00:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   23e04:	strtmi	r1, [r0], -r0, lsl #6
   23e08:			; <UNDEFINED> instruction: 0xf0292300
   23e0c:	msrlt	SPSR_f, #22784	; 0x5900
   23e10:	ldrb	r2, [lr, -r0, lsl #7]!
   23e14:	movwpl	pc, #4676	; 0x1244	; <UNPREDICTABLE>
   23e18:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   23e1c:			; <UNDEFINED> instruction: 0xd1774299
   23e20:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   23e24:			; <UNDEFINED> instruction: 0xf0234478
   23e28:			; <UNDEFINED> instruction: 0xf8dffae1
   23e2c:			; <UNDEFINED> instruction: 0x4629243c
   23e30:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   23e34:	mrrc2	0, 2, pc, sl, cr9	; <UNPREDICTABLE>
   23e38:	strb	r2, [sl, -r0, lsl #7]!
   23e3c:	movwpl	pc, #16964	; 0x4244	; <UNPREDICTABLE>
   23e40:	movweq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   23e44:			; <UNDEFINED> instruction: 0xd05e4299
   23e48:	movwpl	pc, #16964	; 0x4244	; <UNPREDICTABLE>
   23e4c:	msreq	CPSR_f, #200, 4	; 0x8000000c
   23e50:			; <UNDEFINED> instruction: 0xf0404299
   23e54:	strtmi	r8, [r9], -lr, asr #2
   23e58:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   23e5c:	ldrb	r4, [r8, -r3, lsl #12]
   23e60:			; <UNDEFINED> instruction: 0xf7ff4629
   23e64:			; <UNDEFINED> instruction: 0xf040fccf
   23e68:	ldrb	r0, [r2, -r0, asr #6]
   23e6c:	ldmmi	pc!, {r2, r3, r4, r5, r6, r9, fp, pc}^	; <UNPREDICTABLE>
   23e70:	ldmibhi	sl!, {r0, r1, r3, r4, r5, r9, fp, pc}^
   23e74:	ldmibhi	r9!, {r3, r4, r5, r6, sl, lr}
   23e78:			; <UNDEFINED> instruction: 0xf0239400
   23e7c:	bfi	pc, r1, (invalid: 21:7)	; <UNPREDICTABLE>
   23e80:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
   23e84:	blx	fecdff18 <strspn@plt+0xfecc7510>
   23e88:			; <UNDEFINED> instruction: 0x46294afa
   23e8c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   23e90:	stc2	0, cr15, [r2], #164	; 0xa4
   23e94:	ldr	r2, [ip, -r0, asr #7]!
   23e98:			; <UNDEFINED> instruction: 0x462948f7
   23e9c:			; <UNDEFINED> instruction: 0xf0234478
   23ea0:	biccs	pc, r0, #520192	; 0x7f000
   23ea4:			; <UNDEFINED> instruction: 0x462ae735
   23ea8:	rsbsvs	r4, r9, r0, lsr #12
   23eac:	blx	edfeb4 <strspn@plt+0xec74ac>
   23eb0:	stmdacs	r0, {r0, r3, r4, r5, r6, fp, sp, lr}^
   23eb4:	svclt	0x00184603
   23eb8:	movteq	pc, #64	; 0x40	; <UNPREDICTABLE>
   23ebc:	svcge	0x0029f47f
   23ec0:	sbceq	pc, r0, #1
   23ec4:			; <UNDEFINED> instruction: 0xf47f2ac0
   23ec8:	strtmi	sl, [sl], -r4, lsr #30
   23ecc:			; <UNDEFINED> instruction: 0xf7ff4620
   23ed0:			; <UNDEFINED> instruction: 0xf040fd79
   23ed4:	ldr	r0, [ip, -r0, asr #6]
   23ed8:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
   23edc:	blx	fe1dff70 <strspn@plt+0xfe1c7568>
   23ee0:	strtmi	r4, [r9], -r7, ror #21
   23ee4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   23ee8:	stc2	0, cr15, [r0], {41}	; 0x29
   23eec:	ldr	r2, [r0, -r0, lsl #7]
   23ef0:	ldrbtmi	r4, [r8], #-2276	; 0xfffff71c
   23ef4:	blx	1edff88 <strspn@plt+0x1ec7580>
   23ef8:	strtmi	r4, [r9], -r3, ror #21
   23efc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   23f00:	stc2l	0, cr15, [sl], #-164	; 0xffffff5c
   23f04:	strtmi	lr, [r9], -r4, lsl #15
   23f08:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   23f0c:	str	r4, [r0, -r3, lsl #12]
   23f10:	blcc	1d0a44 <strspn@plt+0x1b803c>
   23f14:	stmdale	ip, {r0, r2, r4, r8, r9, fp, sp}
   23f18:			; <UNDEFINED> instruction: 0xf003e8df
   23f1c:	eorspl	r3, r6, #56623104	; 0x3600000
   23f20:	bleq	2e6d40 <strspn@plt+0x2ce338>
   23f24:	bleq	2e6b58 <strspn@plt+0x2ce150>
   23f28:	bleq	2e6b5c <strspn@plt+0x2ce154>
   23f2c:			; <UNDEFINED> instruction: 0x6c790b0b
   23f30:			; <UNDEFINED> instruction: 0xf001455f
   23f34:	blcs	1024e3c <strspn@plt+0x100c434>
   23f38:	sbcshi	pc, r5, r0
   23f3c:	mvneq	pc, #1
   23f40:	svclt	0x00182b20
   23f44:			; <UNDEFINED> instruction: 0xf47f2300
   23f48:			; <UNDEFINED> instruction: 0xf001aee4
   23f4c:	ldmdbcs	r7, {r0, r1, r2, r3, r4, r8}
   23f50:	adcshi	pc, r9, r0, lsl #4
   23f54:			; <UNDEFINED> instruction: 0xf011e8df
   23f58:	subseq	r0, fp, lr, asr r1
   23f5c:	teqeq	r8, r4, lsl #2
   23f60:	eoreq	r0, r7, fp, lsr #2
   23f64:	ldrhteq	r0, [r7], r7
   23f68:	ldrhteq	r0, [r7], r7
   23f6c:	ldrhteq	r0, [r7], r7
   23f70:	ldrhteq	r0, [r7], r7
   23f74:	ldrhteq	r0, [r7], r7
   23f78:	strheq	r0, [lr], #-7
   23f7c:	adcseq	r0, r7, r1, asr #32
   23f80:	tsteq	r1, lr, lsl r1
   23f84:	cmpeq	r5, r2, asr r1
   23f88:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
   23f8c:	blx	be0020 <strspn@plt+0xbc7618>
   23f90:	blcs	3e324 <strspn@plt+0x2591c>
   23f94:	addshi	pc, fp, r0, asr #32
   23f98:	strtmi	r6, [r9], -r2, ror #21
   23f9c:			; <UNDEFINED> instruction: 0xf0294620
   23fa0:	orrcs	pc, r0, #1622016	; 0x18c000
   23fa4:	bmi	feedda80 <strspn@plt+0xfeec5078>
   23fa8:	cdpmi	3, 11, cr2, cr10, cr15, {0}
   23fac:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   23fb0:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   23fb4:			; <UNDEFINED> instruction: 0x9600323c
   23fb8:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   23fbc:	strt	r4, [r8], r3, lsl #12
   23fc0:	tstcs	pc, #741376	; 0xb5000
   23fc4:			; <UNDEFINED> instruction: 0x46294eb5
   23fc8:			; <UNDEFINED> instruction: 0x4620447a
   23fcc:	eorcc	r4, r4, #2113929216	; 0x7e000000
   23fd0:			; <UNDEFINED> instruction: 0xf7ff9600
   23fd4:			; <UNDEFINED> instruction: 0x4603fd73
   23fd8:	bmi	fec9da4c <strspn@plt+0xfec85044>
   23fdc:	cdpmi	3, 11, cr2, cr1, cr7, {0}
   23fe0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   23fe4:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   23fe8:			; <UNDEFINED> instruction: 0x96003230
   23fec:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   23ff0:	str	r4, [lr], r3, lsl #12
   23ff4:	movwcs	r4, #64172	; 0xfaac
   23ff8:	strtmi	r4, [r9], -ip, lsr #29
   23ffc:			; <UNDEFINED> instruction: 0x4620447a
   24000:	subcc	r4, r8, #2113929216	; 0x7e000000
   24004:			; <UNDEFINED> instruction: 0xf7ff9600
   24008:			; <UNDEFINED> instruction: 0x4603fd59
   2400c:	cdpmi	6, 10, cr14, cr8, cr1, {4}
   24010:	mvnscs	pc, #64, 4
   24014:	strtmi	r4, [r9], -r7, lsr #21
   24018:			; <UNDEFINED> instruction: 0x4620447e
   2401c:			; <UNDEFINED> instruction: 0x9600447a
   24020:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   24024:	ldrbt	r4, [r4], -r3, lsl #12
   24028:			; <UNDEFINED> instruction: 0xf64348a3
   2402c:	ldrshtvs	r7, [r9], #-140	; 0xffffff74
   24030:	ldrbtmi	r4, [r8], #-1646	; 0xfffff992
   24034:			; <UNDEFINED> instruction: 0xf9daf023
   24038:	b	63e224 <strspn@plt+0x62581c>
   2403c:	suble	r4, fp, r1, lsl r8
   24040:	movweq	pc, #28936	; 0x7108	; <UNPREDICTABLE>
   24044:			; <UNDEFINED> instruction: 0xf023462a
   24048:	strtmi	r0, [r0], -r7, lsl #6
   2404c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   24050:	stcge	3, cr2, [r2], {-0}
   24054:	strhi	lr, [r0], #-2509	; 0xfffff633
   24058:	blx	ce0106 <strspn@plt+0xcc76fe>
   2405c:	bllt	1e35878 <strspn@plt+0x1e1ce70>
   24060:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
   24064:			; <UNDEFINED> instruction: 0xf9c2f023
   24068:	stmdavs	r0!, {r0, r2, r4, r7, r9, fp, lr}
   2406c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   24070:	andscc	r4, r8, #42991616	; 0x2900000
   24074:	bmi	fe50887c <strspn@plt+0xfe4efe74>
   24078:	b	1409484 <strspn@plt+0x13f0a7c>
   2407c:	ldrbtmi	r0, [sl], #-1432	; 0xfffffa68
   24080:	blx	d6013a <strspn@plt+0xd47732>
   24084:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
   24088:			; <UNDEFINED> instruction: 0xf9b0f023
   2408c:	svceq	0x0004f1b8
   24090:	stmibmi	lr, {r1, r4, r8, fp, ip, lr, pc}
   24094:	streq	lr, [r5, #2820]	; 0xb04
   24098:	eorsls	pc, r4, #14614528	; 0xdf0000
   2409c:			; <UNDEFINED> instruction: 0xf8df3404
   240a0:	ldrbtmi	r8, [r9], #-564	; 0xfffffdcc
   240a4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   240a8:	blcs	162200 <strspn@plt+0x1497f8>
   240ac:			; <UNDEFINED> instruction: 0xf0234648
   240b0:			; <UNDEFINED> instruction: 0x4641f977
   240b4:	mvnsle	r4, r5, lsr #5
   240b8:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
   240bc:			; <UNDEFINED> instruction: 0xf996f023
   240c0:	ldrtmi	r2, [r5], r0, lsl #7
   240c4:	stmmi	r5, {r0, r2, r5, r9, sl, sp, lr, pc}
   240c8:			; <UNDEFINED> instruction: 0xf0234478
   240cc:	strtmi	pc, [r8], -pc, lsl #19
   240d0:			; <UNDEFINED> instruction: 0xf0282100
   240d4:	ldr	pc, [fp], r1, ror #22
   240d8:	strbmi	r4, [r1], -r8, lsr #12
   240dc:	blx	1760186 <strspn@plt+0x174777e>
   240e0:			; <UNDEFINED> instruction: 0xf7f4e7ee
   240e4:	strtmi	lr, [sl], -r6, ror #20
   240e8:			; <UNDEFINED> instruction: 0xf7ff4620
   240ec:	strmi	pc, [r3], -fp, ror #24
   240f0:	sbclt	lr, fp, #15728640	; 0xf00000
   240f4:	blcs	572d14 <strspn@plt+0x55a30c>
   240f8:	svcge	0x001bf63f
   240fc:			; <UNDEFINED> instruction: 0xf852a202
   24100:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   24104:	svclt	0x00004710
   24108:			; <UNDEFINED> instruction: 0xfffffe81
   2410c:			; <UNDEFINED> instruction: 0xfffffe81
   24110:			; <UNDEFINED> instruction: 0xfffffe81
   24114:			; <UNDEFINED> instruction: 0xfffffeb9
   24118:	andeq	r0, r0, r7, lsr #2
   2411c:			; <UNDEFINED> instruction: 0xfffffe2b
   24120:			; <UNDEFINED> instruction: 0xfffffe2b
   24124:			; <UNDEFINED> instruction: 0xfffffe2b
   24128:			; <UNDEFINED> instruction: 0xfffffe2b
   2412c:			; <UNDEFINED> instruction: 0xfffffe2b
   24130:			; <UNDEFINED> instruction: 0xfffffe2b
   24134:			; <UNDEFINED> instruction: 0xfffffe2b
   24138:			; <UNDEFINED> instruction: 0xfffffe2b
   2413c:			; <UNDEFINED> instruction: 0xfffffe2b
   24140:			; <UNDEFINED> instruction: 0xfffffe2b
   24144:			; <UNDEFINED> instruction: 0xfffffe2b
   24148:			; <UNDEFINED> instruction: 0xfffffe2b
   2414c:			; <UNDEFINED> instruction: 0xfffffe2b
   24150:			; <UNDEFINED> instruction: 0xffffff07
   24154:			; <UNDEFINED> instruction: 0xfffffeed
   24158:			; <UNDEFINED> instruction: 0xfffffed3
   2415c:			; <UNDEFINED> instruction: 0xfffffe9f
   24160:	movwcs	r4, #64095	; 0xfa5f
   24164:			; <UNDEFINED> instruction: 0x46294e5f
   24168:			; <UNDEFINED> instruction: 0x4620447a
   2416c:	rsbcc	r4, r0, #2113929216	; 0x7e000000
   24170:			; <UNDEFINED> instruction: 0xf7ff9600
   24174:	strmi	pc, [r3], -r3, lsr #25
   24178:	bmi	171d8ac <strspn@plt+0x1704ea4>
   2417c:	mrcmi	3, 2, r2, cr11, cr15, {3}
   24180:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   24184:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   24188:	strls	r3, [r0], -ip, lsl #4
   2418c:	ldc2	7, cr15, [r6], {255}	; 0xff
   24190:	ldr	r4, [lr, #1539]!	; 0x603
   24194:	movwcs	r4, #6742	; 0x1a56
   24198:			; <UNDEFINED> instruction: 0x46294e56
   2419c:			; <UNDEFINED> instruction: 0x4620447a
   241a0:	addcc	r4, r4, #2113929216	; 0x7e000000
   241a4:			; <UNDEFINED> instruction: 0xf7ff9600
   241a8:	strmi	pc, [r3], -r9, lsl #25
   241ac:	bmi	14dd878 <strspn@plt+0x14c4e70>
   241b0:	cdpmi	3, 5, cr2, cr2, cr7, {0}
   241b4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   241b8:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   241bc:			; <UNDEFINED> instruction: 0x96003278
   241c0:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   241c4:	str	r4, [r4, #1539]!	; 0x603
   241c8:	teqcs	pc, #315392	; 0x4d000
   241cc:	strtmi	r4, [r9], -sp, asr #28
   241d0:			; <UNDEFINED> instruction: 0x4620447a
   241d4:	rsbcc	r4, ip, #2113929216	; 0x7e000000
   241d8:			; <UNDEFINED> instruction: 0xf7ff9600
   241dc:	strmi	pc, [r3], -pc, ror #24
   241e0:	bmi	129d844 <strspn@plt+0x1284e3c>
   241e4:	cdpmi	3, 4, cr2, cr9, cr1, {0}
   241e8:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   241ec:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   241f0:			; <UNDEFINED> instruction: 0x96003290
   241f4:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   241f8:	str	r4, [sl, #1539]	; 0x603
   241fc:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   24200:			; <UNDEFINED> instruction: 0xf8f4f023
   24204:	strtmi	r4, [r9], -r3, asr #20
   24208:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2420c:	blx	1be02b8 <strspn@plt+0x1bc78b0>
   24210:	ldrb	r2, [lr, #-896]!	; 0xfffffc80
   24214:	tstcs	pc, #64, 20	; 0x40000
   24218:	strtmi	r4, [r9], -r0, asr #28
   2421c:			; <UNDEFINED> instruction: 0x4620447a
   24220:	subscc	r4, r4, #2113929216	; 0x7e000000
   24224:			; <UNDEFINED> instruction: 0xf7ff9600
   24228:	strmi	pc, [r3], -r9, asr #24
   2422c:	ldmdami	ip!, {r0, r4, r5, r6, r8, sl, sp, lr, pc}
   24230:	ldmvc	ip!, {r0, r1, r6, r9, sl, ip, sp, lr, pc}^
   24234:			; <UNDEFINED> instruction: 0x466e6079
   24238:			; <UNDEFINED> instruction: 0xf0234478
   2423c:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   24240:	ldmdami	r1, {r3, r9, fp, sp, lr, pc}
   24244:	svclt	0x0000e6fc
   24248:	andeq	lr, r9, r2, ror pc
   2424c:	andeq	r0, r0, r8, asr #4
   24250:	andeq	lr, r9, r6, asr #30
   24254:	andeq	r3, r3, ip, lsr #4
   24258:	andeq	r2, r6, r4, lsl sp
   2425c:	ldrdeq	pc, [r4], -r2
   24260:	ldrdeq	r2, [r6], -r0
   24264:	andeq	r2, r6, r0, lsr #25
   24268:	andeq	lr, r4, r2, asr #22
   2426c:	andeq	r3, r3, r8, lsr r3
   24270:	andeq	r2, r6, r2, asr #24
   24274:	andeq	pc, r4, r2, lsl #12
   24278:	andeq	pc, r2, r0, lsl r2	; <UNPREDICTABLE>
   2427c:	andeq	r2, r6, sl, ror #23
   24280:	andeq	pc, r4, sl, lsr #11
   24284:	ldrdeq	r2, [r6], -r2	; <UNPREDICTABLE>
   24288:	muleq	r4, r2, r5
   2428c:	andeq	r2, r6, sl, lsr fp
   24290:	andeq	fp, r7, r6, lsr r8
   24294:	andeq	r3, r3, r2, asr r2
   24298:	andeq	fp, r7, ip, lsl r8
   2429c:	andeq	r2, r6, r8, lsl #5
   242a0:	andeq	fp, r7, r2, lsl #16
   242a4:	andeq	r3, r3, r6, lsl r2
   242a8:	andeq	fp, r7, r8, ror #15
   242ac:	andeq	r3, r3, ip, lsl #4
   242b0:	strdeq	r3, [r3], -r0
   242b4:	andeq	fp, r7, r8, asr #15
   242b8:	muleq	r6, r2, sl
   242bc:	andeq	pc, r2, sl, ror #6
   242c0:	andeq	fp, r7, r6, ror r7
   242c4:	andeq	r3, r3, r6, ror #2
   242c8:	andeq	r3, r3, sl, ror #2
   242cc:	andeq	lr, r4, sl, lsr #27
   242d0:	andeq	lr, r2, r4, lsl fp
   242d4:	andeq	r2, r6, lr, lsl sl
   242d8:	andeq	r9, r3, r6, lsr #24
   242dc:	strdeq	r2, [r6], -ip
   242e0:	andeq	fp, r7, ip, ror r6
   242e4:	strheq	r3, [r3], -r0
   242e8:	andeq	fp, r7, r2, ror #12
   242ec:	andeq	r3, r3, lr, lsl r0
   242f0:	andeq	fp, r7, r8, asr #12
   242f4:	muleq	r3, r4, r0
   242f8:	andeq	fp, r7, lr, lsr #12
   242fc:	andeq	r3, r3, r2, ror r0
   24300:	andeq	fp, r7, r4, lsl r6
   24304:	andeq	r3, r3, r0, asr r0
   24308:	strdeq	fp, [r7], -sl
   2430c:	andeq	r3, r3, lr, asr #32
   24310:	andeq	r2, r6, r6, asr #17
   24314:	ldrdeq	r7, [r3], -r2
   24318:	andeq	fp, r7, r8, asr #11
   2431c:	strdeq	r2, [r3], -r4
   24320:	andeq	r2, r6, ip, lsl #17
   24324:			; <UNDEFINED> instruction: 0x4604b530
   24328:	ldrmi	r4, [r5], -r4, ror #16
   2432c:	vst1.16	{d20-d21}, [pc :128], r4
   24330:	ldrbtmi	r4, [r8], #-907	; 0xfffffc75
   24334:	msreq	CPSR_fs, #196, 4	; 0x4000000c
   24338:	umulllt	r4, pc, r9, r2	; <UNPREDICTABLE>
   2433c:	svclt	0x00185882
   24340:	ldmdavs	r2, {r6, sp}
   24344:			; <UNDEFINED> instruction: 0xf04f920d
   24348:	andle	r0, sl, r0, lsl #4
   2434c:	blmi	1736cc8 <strspn@plt+0x171e2c0>
   24350:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24354:	blls	37e3c4 <strspn@plt+0x3659bc>
   24358:			; <UNDEFINED> instruction: 0xf040405a
   2435c:	andlt	r8, pc, sp, lsr #1
   24360:	ldmdami	r9, {r4, r5, r8, sl, fp, ip, sp, pc}^
   24364:			; <UNDEFINED> instruction: 0xf0234478
   24368:	blge	e2474 <strspn@plt+0xc9a6c>
   2436c:	movwls	r2, #4396	; 0x112c
   24370:	movwcs	r4, #1578	; 0x62a
   24374:	tstls	r0, r0, lsr #12
   24378:			; <UNDEFINED> instruction: 0xf9a2f029
   2437c:	addcs	fp, r0, r8, lsl #2
   24380:	ldmdami	r2, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   24384:			; <UNDEFINED> instruction: 0xf0234478
   24388:			; <UNDEFINED> instruction: 0xf8bdf831
   2438c:			; <UNDEFINED> instruction: 0xf7ff0008
   24390:	stmdami	pc, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   24394:			; <UNDEFINED> instruction: 0x200cf8bd
   24398:			; <UNDEFINED> instruction: 0x100af9bd
   2439c:			; <UNDEFINED> instruction: 0xf0224478
   243a0:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   243a4:	strtle	r0, [r5], #-1947	; 0xfffff865
   243a8:			; <UNDEFINED> instruction: 0x1014f8bd
   243ac:			; <UNDEFINED> instruction: 0xf8bd4849
   243b0:	tstls	r0, r2, lsl r0
   243b4:			; <UNDEFINED> instruction: 0xf8bd4478
   243b8:			; <UNDEFINED> instruction: 0xf8bd2010
   243bc:			; <UNDEFINED> instruction: 0xf022100e
   243c0:			; <UNDEFINED> instruction: 0xf8bdffef
   243c4:	blcc	14303ec <strspn@plt+0x14179e4>
   243c8:	stmdale	sp, {r0, r1, r2, r8, r9, fp, sp}
   243cc:			; <UNDEFINED> instruction: 0xf003e8df
   243d0:			; <UNDEFINED> instruction: 0x0c314904
   243d4:	strne	r0, [ip, -ip, lsl #24]
   243d8:			; <UNDEFINED> instruction: 0xf8bd483f
   243dc:			; <UNDEFINED> instruction: 0xf8bd201a
   243e0:	ldrbtmi	r1, [r8], #-24	; 0xffffffe8
   243e4:			; <UNDEFINED> instruction: 0xffdcf022
   243e8:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   243ec:			; <UNDEFINED> instruction: 0xfffef022
   243f0:	str	r2, [fp, r0, lsl #1]!
   243f4:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   243f8:			; <UNDEFINED> instruction: 0xfff8f022
   243fc:	ldmdami	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   24400:			; <UNDEFINED> instruction: 0x201af9bd
   24404:			; <UNDEFINED> instruction: 0x1018f9bd
   24408:			; <UNDEFINED> instruction: 0xf0224478
   2440c:			; <UNDEFINED> instruction: 0xf8bdffc9
   24410:	ldmdami	r5!, {r1, r5, ip}
   24414:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
   24418:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2441c:			; <UNDEFINED> instruction: 0x201ef8bd
   24420:			; <UNDEFINED> instruction: 0x101cf8bd
   24424:			; <UNDEFINED> instruction: 0xffbcf022
   24428:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   2442c:			; <UNDEFINED> instruction: 0xffdef022
   24430:	stmdami	pc!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   24434:			; <UNDEFINED> instruction: 0x1018f9bd
   24438:			; <UNDEFINED> instruction: 0xf0224478
   2443c:			; <UNDEFINED> instruction: 0xf8bdffb1
   24440:	stmdami	ip!, {r5, ip}
   24444:			; <UNDEFINED> instruction: 0x301ef8bd
   24448:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2444c:			; <UNDEFINED> instruction: 0x201cf8bd
   24450:			; <UNDEFINED> instruction: 0x101af8bd
   24454:			; <UNDEFINED> instruction: 0xffa4f022
   24458:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   2445c:			; <UNDEFINED> instruction: 0xffc6f022
   24460:			; <UNDEFINED> instruction: 0xf8bde7c2
   24464:			; <UNDEFINED> instruction: 0xf9bd1020
   24468:	stmdami	r4!, {r1, r2, r3, r4, sp}
   2446c:			; <UNDEFINED> instruction: 0x301cf9bd
   24470:	smlabtcs	r0, sp, r9, lr
   24474:			; <UNDEFINED> instruction: 0xf8bd4478
   24478:			; <UNDEFINED> instruction: 0xf8bd201a
   2447c:			; <UNDEFINED> instruction: 0xf0221018
   24480:			; <UNDEFINED> instruction: 0xf8bdff8f
   24484:	ldmdami	lr, {r3, r5, ip}
   24488:	strhtcc	pc, [r6], -sp	; <UNPREDICTABLE>
   2448c:	strhtcs	pc, [r4], -sp	; <UNPREDICTABLE>
   24490:	tstls	r0, r8, ror r4
   24494:	strhtne	pc, [r2], -sp	; <UNPREDICTABLE>
   24498:			; <UNDEFINED> instruction: 0xff82f022
   2449c:	stmdbls	fp, {r0, r3, r4, fp, lr}
   244a0:			; <UNDEFINED> instruction: 0xf0224478
   244a4:	stmdals	ip, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   244a8:			; <UNDEFINED> instruction: 0xf0282100
   244ac:	ldmdami	r6, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   244b0:			; <UNDEFINED> instruction: 0xf0224478
   244b4:			; <UNDEFINED> instruction: 0xe797ff9b
   244b8:	ldmda	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   244bc:	andeq	lr, r9, lr, lsr #18
   244c0:	andeq	r0, r0, r8, asr #4
   244c4:	andeq	lr, r9, r0, lsl r9
   244c8:	andeq	r2, r6, r0, ror #14
   244cc:	andeq	r5, r3, ip, lsr #10
   244d0:	andeq	r5, r3, ip, lsl r5
   244d4:	andeq	r5, r3, ip, lsl r5
   244d8:	andeq	r5, r3, r6, lsr #12
   244dc:	muleq	r3, lr, r9
   244e0:	andeq	r1, r6, sl, ror #16
   244e4:	andeq	r5, r3, r0, ror r5
   244e8:	andeq	r5, r3, lr, lsl #10
   244ec:	andeq	r9, r3, lr, asr r9
   244f0:	ldrdeq	r5, [r3], -r8
   244f4:	ldrdeq	r5, [r3], -lr
   244f8:	andeq	r9, r3, lr, lsr #18
   244fc:	andeq	r5, r3, ip, lsr #10
   24500:	muleq	r3, r8, r4
   24504:	andeq	r5, r3, r8, asr #10
   24508:	ldrdeq	r9, [r3], -r8
   2450c:	strmi	fp, [r3], -r8, lsl #10
   24510:	ldmdbvs	r9, {r0, r1, fp, lr}^
   24514:			; <UNDEFINED> instruction: 0xf0224478
   24518:	subcs	pc, r8, r3, asr #30
   2451c:	svclt	0x0000bd08
   24520:	andeq	lr, r4, ip, ror pc
   24524:			; <UNDEFINED> instruction: 0x4604b510
   24528:	addlt	r4, r2, fp, lsl #16
   2452c:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   24530:			; <UNDEFINED> instruction: 0xff36f022
   24534:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   24538:			; <UNDEFINED> instruction: 0xff58f022
   2453c:	movwcs	r4, #2568	; 0xa08
   24540:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   24544:	movwcs	lr, #2509	; 0x9cd
   24548:	ldrmi	r4, [r9], -r6, lsl #20
   2454c:			; <UNDEFINED> instruction: 0xf02c447a
   24550:	subcs	pc, r8, pc, asr pc	; <UNPREDICTABLE>
   24554:	ldclt	0, cr11, [r0, #-8]
   24558:	andeq	lr, r4, r2, ror #30
   2455c:	andeq	r2, r6, lr, lsl #11
   24560:	andeq	lr, r7, r2, lsl ip
   24564:	strdeq	r5, [r3], -r0
   24568:	blmi	a76e10 <strspn@plt+0xa5e408>
   2456c:	push	{r1, r3, r4, r5, r6, sl, lr}
   24570:			; <UNDEFINED> instruction: 0x460c41f0
   24574:			; <UNDEFINED> instruction: 0xf04f58d3
   24578:	addlt	r0, r2, r0, lsl #16
   2457c:	strbmi	r4, [r1], -r6, lsl #12
   24580:	ldmdavs	fp, {r5, r9, sl, lr}
   24584:			; <UNDEFINED> instruction: 0xf04f9301
   24588:			; <UNDEFINED> instruction: 0xf0280300
   2458c:	mvnslt	pc, r5, lsl #18
   24590:			; <UNDEFINED> instruction: 0x075b68b3
   24594:			; <UNDEFINED> instruction: 0x466fd51b
   24598:			; <UNDEFINED> instruction: 0xf8cd4645
   2459c:	ldrtmi	r8, [fp], -r0
   245a0:	strtmi	r2, [r1], -r4, lsl #4
   245a4:			; <UNDEFINED> instruction: 0xf0264630
   245a8:	ldmiblt	r8!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   245ac:	tstlt	sl, r0, lsl #20
   245b0:			; <UNDEFINED> instruction: 0xf1053404
   245b4:	mvnsle	r0, r1, lsl #10
   245b8:	andsle	r2, r3, r1, lsl #26
   245bc:	blmi	5b6e18 <strspn@plt+0x59e410>
   245c0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   245c4:			; <UNDEFINED> instruction: 0x46294815
   245c8:			; <UNDEFINED> instruction: 0xf0224478
   245cc:	bmi	5642c0 <strspn@plt+0x54b8b8>
   245d0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   245d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   245d8:	subsmi	r9, sl, r1, lsl #22
   245dc:	andlt	sp, r2, r4, lsl r1
   245e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   245e4:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   245e8:			; <UNDEFINED> instruction: 0xe7eb4613
   245ec:	rscle	r2, lr, r0, lsl #26
   245f0:	andle	r2, r4, r1, lsl #26
   245f4:	blmi	376e2c <strspn@plt+0x35e424>
   245f8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   245fc:	bmi	35e58c <strspn@plt+0x345b84>
   24600:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   24604:			; <UNDEFINED> instruction: 0xe7dd447b
   24608:	svc	0x00d2f7f3
   2460c:	strdeq	lr, [r9], -r4
   24610:	andeq	r0, r0, r8, asr #4
   24614:	andeq	r8, r6, r0, asr r1
   24618:	andeq	lr, r4, sl, lsl #17
   2461c:			; <UNDEFINED> instruction: 0x000354b8
   24620:	andeq	lr, r9, lr, lsl #13
   24624:	andeq	lr, r4, r6, ror #16
   24628:	andeq	r8, r6, r8, lsl r1
   2462c:	andeq	r5, r3, r6, ror r4
   24630:	andeq	lr, r4, sl, asr #16
   24634:	andeq	r5, r3, ip, ror #8
   24638:	blmi	eb6f24 <strspn@plt+0xe9e51c>
   2463c:	push	{r1, r3, r4, r5, r6, sl, lr}
   24640:	strdlt	r4, [r2], r0
   24644:			; <UNDEFINED> instruction: 0x460c58d3
   24648:	ldrsbge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2464c:	movwls	r6, #6171	; 0x181b
   24650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24654:	orrlt	r4, r1, #-100663296	; 0xfa000000
   24658:	strmi	r6, [r5], -r3, lsl #17
   2465c:	strle	r0, [ip, #-1882]!	; 0xfffff8a6
   24660:	usat16mi	r4, #8, r2
   24664:	ldrdls	pc, [r8], #143	; 0x8f
   24668:	ldrbtmi	r2, [pc], #-1536	; 24670 <strspn@plt+0xbc68>
   2466c:			; <UNDEFINED> instruction: 0x464344f9
   24670:	strtmi	r2, [r1], -r4, lsl #4
   24674:			; <UNDEFINED> instruction: 0xf0264628
   24678:	bllt	1a64144 <strspn@plt+0x1a4b73c>
   2467c:	blcs	4b284 <strspn@plt+0x3287c>
   24680:	stmiavs	fp!, {r0, r2, r3, r4, r5, ip, lr, pc}
   24684:	strle	r0, [r5, #-1947]	; 0xfffff865
   24688:			; <UNDEFINED> instruction: 0xf85a4b2a
   2468c:	ldmdavs	fp, {r0, r1, ip, sp}
   24690:	ldmdble	ip!, {r0, r1, r4, r5, r7, r9, lr}
   24694:			; <UNDEFINED> instruction: 0x36014638
   24698:	cdp2	0, 10, cr15, cr8, cr2, {1}
   2469c:	movwcs	r9, #6400	; 0x1900
   246a0:	rscscc	pc, pc, #79	; 0x4f
   246a4:	strbmi	r4, [pc], -r8, lsr #12
   246a8:	ldc2l	0, cr15, [lr, #160]	; 0xa0
   246ac:	bicsle	r3, lr, r4, lsl #8
   246b0:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   246b4:	cdp2	0, 9, cr15, cr10, cr2, {1}
   246b8:	strtmi	lr, [r0], -r3
   246bc:			; <UNDEFINED> instruction: 0xf0282100
   246c0:	bmi	7e2874 <strspn@plt+0x7c9e6c>
   246c4:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   246c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   246cc:	subsmi	r9, sl, r1, lsl #22
   246d0:	andlt	sp, r2, r3, lsr #2
   246d4:			; <UNDEFINED> instruction: 0x87f0e8bd
   246d8:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   246dc:	smlalle	r4, ip, pc, r2	; <UNPREDICTABLE>
   246e0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   246e4:	cdp2	0, 8, cr15, cr2, cr2, {1}
   246e8:			; <UNDEFINED> instruction: 0x46224817
   246ec:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   246f0:	cdp2	0, 10, cr15, cr8, cr2, {1}
   246f4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   246f8:	cdp2	0, 7, cr15, cr8, cr2, {1}
   246fc:	blmi	55e688 <strspn@plt+0x545c80>
   24700:	addsmi	r4, pc, #2063597568	; 0x7b000000
   24704:			; <UNDEFINED> instruction: 0x4638d1d4
   24708:	cdp2	0, 7, cr15, cr0, cr2, {1}
   2470c:	ldmdami	r1, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   24710:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   24714:	cdp2	0, 4, cr15, cr4, cr2, {1}
   24718:			; <UNDEFINED> instruction: 0xf7f3e7ca
   2471c:	svclt	0x0000ef4a
   24720:	andeq	lr, r9, r4, lsr #12
   24724:	andeq	r0, r0, r8, asr #4
   24728:	andeq	lr, r9, ip, lsl #12
   2472c:	andeq	sp, r3, sl, ror r9
   24730:	andeq	r2, r6, r8, asr r4
   24734:	andeq	r0, r0, r8, lsl r3
   24738:	andeq	r2, r4, sl, lsr sp
   2473c:	muleq	r9, sl, r5
   24740:	andeq	sp, r3, sl, lsl #18
   24744:			; <UNDEFINED> instruction: 0x000302b2
   24748:	andeq	r5, r4, r6, lsr r8
   2474c:	strdeq	r2, [r4], -r6
   24750:	andeq	sp, r3, r4, ror #17
   24754:	andeq	lr, r2, lr, lsr #9
   24758:	bl	51d20 <strspn@plt+0x39318>
   2475c:	cdpmi	5, 1, cr0, cr0, cr1, {4}
   24760:	stmdbvs	r9!, {r2, r9, sl, lr}^
   24764:			; <UNDEFINED> instruction: 0xf028447e
   24768:			; <UNDEFINED> instruction: 0x4630fd7b
   2476c:	cdp2	0, 3, cr15, cr14, cr2, {1}
   24770:	strtmi	r6, [r0], -r9, lsr #19
   24774:			; <UNDEFINED> instruction: 0xff60f7ff
   24778:			; <UNDEFINED> instruction: 0xf0224630
   2477c:	stmiavs	r3!, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   24780:	strle	r0, [r6], #-1947	; 0xfffff865
   24784:	strtmi	r4, [r0], -r7, lsl #22
   24788:	ldrbtmi	r6, [fp], #-2537	; 0xfffff617
   2478c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   24790:	blmi	1763f8 <strspn@plt+0x15d9f0>
   24794:	stmibvs	r9!, {r5, r9, sl, lr}^
   24798:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
   2479c:			; <UNDEFINED> instruction: 0x47184070
   247a0:	andeq	r2, r6, r0, ror #6
   247a4:			; <UNDEFINED> instruction: 0xfffffeab
   247a8:			; <UNDEFINED> instruction: 0xfffffdcd
   247ac:	strlt	r2, [r8, #-256]	; 0xffffff00
   247b0:			; <UNDEFINED> instruction: 0xffd2f7ff
   247b4:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   247b8:	addlt	fp, r2, r0, ror r5
   247bc:	strmi	r4, [r4], -pc, lsl #28
   247c0:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   247c4:			; <UNDEFINED> instruction: 0xf986f010
   247c8:	ldrtmi	r4, [r0], -sp, lsl #26
   247cc:	cdp2	0, 0, cr15, cr14, cr2, {1}
   247d0:	tstcs	r1, r0, lsr #12
   247d4:			; <UNDEFINED> instruction: 0xf7ff447d
   247d8:			; <UNDEFINED> instruction: 0x4630ffbf
   247dc:	cdp2	0, 0, cr15, cr6, cr2, {1}
   247e0:	movwcs	r4, #2568	; 0xa08
   247e4:	bvs	18493f0 <strspn@plt+0x18309e8>
   247e8:	stmiapl	ip!, {r0, r3, r4, r9, sl, lr}
   247ec:	strls	r4, [r0], #-2566	; 0xfffff5fa
   247f0:			; <UNDEFINED> instruction: 0xf02c447a
   247f4:	subcs	pc, r0, sp, lsl #28
   247f8:	ldcllt	0, cr11, [r0, #-8]!
   247fc:	andeq	r2, r6, r2, lsl #6
   24800:	andeq	lr, r9, ip, lsl #9
   24804:	andeq	r0, r0, ip, asr #4
   24808:	ldrdeq	r0, [r3], -r4
   2480c:	addlt	fp, r2, r0, lsl r5
   24810:	strmi	r6, [r4], -r1, asr #18
   24814:	blx	ff6e08be <strspn@plt+0xff6c7eb6>
   24818:	andcs	r4, r1, #212992	; 0x34000
   2481c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   24820:			; <UNDEFINED> instruction: 0xffacf027
   24824:	streq	lr, [r0], #2820	; 0xb04
   24828:	stmdbvs	r1!, {r1, r3, fp, lr}^
   2482c:			; <UNDEFINED> instruction: 0xf0224478
   24830:	bmi	2a3f14 <strspn@plt+0x28b50c>
   24834:	stmibvs	r0!, {r8, r9, sp}
   24838:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2483c:	bmi	1ed444 <strspn@plt+0x1d4a3c>
   24840:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   24844:			; <UNDEFINED> instruction: 0xff52f02b
   24848:	andlt	r2, r2, r0, asr #32
   2484c:	svclt	0x0000bd10
   24850:	andeq	r5, r3, lr, ror #4
   24854:	andeq	lr, r2, r8, lsl r8
   24858:	andeq	lr, r7, ip, asr r9
   2485c:	andeq	r5, r3, r2, asr r2
   24860:	addlt	fp, r2, r0, lsl r5
   24864:	strmi	r6, [r4], -r1, asr #18
   24868:	blx	fec60912 <strspn@plt+0xfec47f0a>
   2486c:	strtmi	r4, [r0], -ip, lsl #18
   24870:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   24874:			; <UNDEFINED> instruction: 0xff82f027
   24878:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   2487c:	strtmi	r4, [r0], -r2, lsl #12
   24880:			; <UNDEFINED> instruction: 0xff7cf027
   24884:	movwcs	r4, #2568	; 0xa08
   24888:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   2488c:	movwcs	lr, #2509	; 0x9cd
   24890:	ldrmi	r4, [r9], -r6, lsl #20
   24894:			; <UNDEFINED> instruction: 0xf02b447a
   24898:	subcs	pc, r0, r9, lsr #30
   2489c:	ldclt	0, cr11, [r0, #-8]
   248a0:	andeq	r5, r3, r2, lsr r2
   248a4:	andeq	r5, r3, r6, lsr r2
   248a8:	andeq	lr, r7, sl, lsl #18
   248ac:	andeq	r5, r3, r0, lsl #4
   248b0:	addlt	fp, r3, r0, lsr r5
   248b4:			; <UNDEFINED> instruction: 0x46044d12
   248b8:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   248bc:	blx	fe1e0966 <strspn@plt+0xfe1c7f5e>
   248c0:			; <UNDEFINED> instruction: 0xf0224628
   248c4:	bmi	423f18 <strspn@plt+0x40b510>
   248c8:	stmibvs	r0!, {r8, r9, sp}
   248cc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   248d0:	bmi	36d4d8 <strspn@plt+0x354ad0>
   248d4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   248d8:	ldc2	0, cr15, [sl, #176]	; 0xb0
   248dc:			; <UNDEFINED> instruction: 0xf0224628
   248e0:	stmdbmi	sl, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   248e4:	andcs	r4, r2, #32, 12	; 0x2000000
   248e8:			; <UNDEFINED> instruction: 0xf0274479
   248ec:	stmdbmi	r8, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   248f0:			; <UNDEFINED> instruction: 0x46024479
   248f4:			; <UNDEFINED> instruction: 0xf0274620
   248f8:	subcs	pc, r0, r1, asr #30
   248fc:	ldclt	0, cr11, [r0, #-12]!
   24900:	andeq	r2, r6, sl, lsl #4
   24904:	andeq	lr, r7, r8, lsr r9
   24908:	andeq	r5, r3, lr, asr r2
   2490c:	andeq	r5, r3, r8, asr #3
   24910:	muleq	r6, r4, r2
   24914:	strdlt	fp, [r3], r0
   24918:	strcs	r6, [r0], -r4, asr #18
   2491c:			; <UNDEFINED> instruction: 0x46054f14
   24920:			; <UNDEFINED> instruction: 0xf0044a14
   24924:	ldrbtmi	r0, [pc], #-12	; 2492c <strspn@plt+0xbf24>
   24928:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   2492c:	smladxls	r0, r1, r6, r4
   24930:			; <UNDEFINED> instruction: 0xf02b9601
   24934:			; <UNDEFINED> instruction: 0xf034fedb
   24938:	tstle	r9, ip, lsl #8
   2493c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   24940:	ldc2l	0, cr15, [r4, #-136]	; 0xffffff78
   24944:			; <UNDEFINED> instruction: 0xf01069a8
   24948:	subcs	pc, r8, r7, lsl r9	; <UNPREDICTABLE>
   2494c:	ldcllt	0, cr11, [r0, #12]!
   24950:	strcc	r4, [ip, -sl, lsl #16]
   24954:			; <UNDEFINED> instruction: 0xf0224478
   24958:	bmi	2a3e84 <strspn@plt+0x28b47c>
   2495c:	ldrtmi	r4, [r3], -r0, lsr #12
   24960:			; <UNDEFINED> instruction: 0x4631447a
   24964:	strls	r9, [r0, -r1, lsl #12]
   24968:	ldc2l	0, cr15, [r2, #-176]	; 0xffffff50
   2496c:	svclt	0x0000e7e6
   24970:	andeq	lr, r7, lr, asr r9
   24974:	andeq	r5, r3, r2, asr #5
   24978:	andeq	r2, r6, r6, lsl #3
   2497c:	andeq	r6, r3, r4, ror r5
   24980:	muleq	r3, ip, r2
   24984:	blmi	cb7250 <strspn@plt+0xc9e848>
   24988:	cmnmi	r0, #737280	; 0xb4000
   2498c:	mrcmi	4, 1, r4, cr1, cr10, {3}
   24990:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   24994:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   24998:	stmdbvs	r1, {r0, r1, r2, r3, r5, r8, sl, fp, lr}^
   2499c:	movwls	r6, #22555	; 0x581b
   249a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   249a4:			; <UNDEFINED> instruction: 0xf028447d
   249a8:			; <UNDEFINED> instruction: 0x4630fb11
   249ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   249b0:	ldc2	0, cr15, [ip, #-136]	; 0xffffff78
   249b4:			; <UNDEFINED> instruction: 0xf1052300
   249b8:	stmibvs	r0!, {r3, r4, r9}
   249bc:	movwcs	lr, #2509	; 0x9cd
   249c0:	bmi	9b622c <strspn@plt+0x99d824>
   249c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   249c8:	ldrbtmi	r3, [sl], #-1316	; 0xfffffadc
   249cc:	stc2	0, cr15, [r0, #-176]!	; 0xffffff50
   249d0:			; <UNDEFINED> instruction: 0xf0224630
   249d4:	stmdbge	r2, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   249d8:	strtmi	r2, [r0], -r2, lsl #4
   249dc:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   249e0:	cdp2	0, 11, cr15, cr12, cr7, {1}
   249e4:	movwcs	r4, #2590	; 0xa1e
   249e8:	movwpl	lr, #2509	; 0x9cd
   249ec:	bl	135bdc <strspn@plt+0x11d1d4>
   249f0:	ldmib	sp, {r7, r8, sl}^
   249f4:			; <UNDEFINED> instruction: 0xf02c0102
   249f8:	ldrtmi	pc, [r0], -fp, lsl #26	; <UNPREDICTABLE>
   249fc:	ldc2l	0, cr15, [r6], #136	; 0x88
   24a00:	mcrrne	9, 6, r6, fp, cr9	; <UNPREDICTABLE>
   24a04:			; <UNDEFINED> instruction: 0x4620d016
   24a08:			; <UNDEFINED> instruction: 0xf864f010
   24a0c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   24a10:	stc2l	0, cr15, [ip], #136	; 0x88
   24a14:	strtmi	r6, [r0], -r9, lsr #19
   24a18:	stc2	0, cr15, [r2], #-160	; 0xffffff60
   24a1c:	blmi	33726c <strspn@plt+0x31e864>
   24a20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24a24:	blls	17ea94 <strspn@plt+0x16608c>
   24a28:	qaddle	r4, sl, sp
   24a2c:	andlt	r2, r6, r0, asr #32
   24a30:	cmnhi	r0, #12386304	; 0xbd0000
   24a34:	movwcs	r4, #35341	; 0x8a0d
   24a38:	rscscc	pc, pc, pc, asr #32
   24a3c:	mvnscc	pc, pc, asr #32
   24a40:			; <UNDEFINED> instruction: 0xf02c447a
   24a44:	strb	pc, [r1, r9, lsl #31]!	; <UNPREDICTABLE>
   24a48:	ldc	7, cr15, [r2, #972]!	; 0x3cc
   24a4c:	ldrdeq	lr, [r9], -r4
   24a50:	andeq	r0, r0, r8, asr #4
   24a54:	andeq	r2, r6, lr, lsr #2
   24a58:	andeq	lr, r7, r0, ror #17
   24a5c:	andeq	r5, r3, sl, lsr r2
   24a60:	andeq	r5, r3, r0, lsl r2
   24a64:	strheq	r2, [r6], -r6
   24a68:	andeq	lr, r9, r0, asr #4
   24a6c:	ldrdeq	r5, [r3], -r4
   24a70:	addlt	fp, r2, r0, ror r5
   24a74:			; <UNDEFINED> instruction: 0x46044d13
   24a78:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   24a7c:			; <UNDEFINED> instruction: 0xf82af010
   24a80:			; <UNDEFINED> instruction: 0x46284e11
   24a84:	ldc2	0, cr15, [r2], #136	; 0x88
   24a88:	strtmi	r6, [r0], -r1, lsr #19
   24a8c:			; <UNDEFINED> instruction: 0xf028447e
   24a90:	stmibvs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   24a94:			; <UNDEFINED> instruction: 0xf0264628
   24a98:	bvs	8a4244 <strspn@plt+0x88b83c>
   24a9c:			; <UNDEFINED> instruction: 0xf0264628
   24aa0:	strtmi	pc, [r8], -r5, ror #27
   24aa4:	stc2	0, cr15, [r2], #136	; 0x88
   24aa8:	movwcs	r4, #2568	; 0xa08
   24aac:	bvs	18496b8 <strspn@plt+0x1830cb0>
   24ab0:	ldmpl	r4!, {r0, r3, r4, r9, sl, lr}
   24ab4:	strls	r4, [r0], #-2566	; 0xfffff5fa
   24ab8:			; <UNDEFINED> instruction: 0xf02c447a
   24abc:	subcs	pc, r0, r9, lsr #25
   24ac0:	ldcllt	0, cr11, [r0, #-8]!
   24ac4:	andeq	r2, r6, sl, asr #32
   24ac8:	ldrdeq	lr, [r9], -r4
   24acc:	andeq	r0, r0, ip, asr #4
   24ad0:	andeq	r0, r3, ip
   24ad4:	mvnsmi	lr, sp, lsr #18
   24ad8:	ldmdami	lr, {r2, r9, sl, lr}
   24adc:	strmi	fp, [r8], r2, lsl #1
   24ae0:	ldrbtmi	r4, [r8], #-3357	; 0xfffff2e3
   24ae4:			; <UNDEFINED> instruction: 0xf0222600
   24ae8:	bmi	763cf4 <strspn@plt+0x74b2ec>
   24aec:	stmdahi	r0!, {r0, r1, r4, r5, r9, sl, lr}
   24af0:	tstcs	r0, sl, ror r4
   24af4:			; <UNDEFINED> instruction: 0x9601447d
   24af8:			; <UNDEFINED> instruction: 0xf02b9500
   24afc:	ldcmi	13, cr15, [r8, #-988]	; 0xfffffc24
   24b00:	svcmi	0x00194818
   24b04:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   24b08:	ldc2l	0, cr15, [r0], #-136	; 0xffffff78
   24b0c:	stmibpl	sp!, {r0, r9, sl, ip, pc}^
   24b10:	bmi	5b63e4 <strspn@plt+0x59d9dc>
   24b14:	stmdahi	r0!, {r8, sp}^
   24b18:	strls	r4, [r0, #-1146]	; 0xfffffb86
   24b1c:	stc2l	0, cr15, [r6, #172]!	; 0xac
   24b20:			; <UNDEFINED> instruction: 0x6704e9d4
   24b24:	ldmib	r4, {r1, r4, fp, lr}^
   24b28:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
   24b2c:	strvs	lr, [r0, -sp, asr #19]
   24b30:	ldc2	0, cr15, [r6], #-136	; 0xffffff78
   24b34:	svceq	0x0000f1b8
   24b38:	stmdami	lr, {r1, r2, r8, ip, lr, pc}
   24b3c:	andlt	r4, r2, r8, ror r4
   24b40:	ldrhmi	lr, [r0, #141]!	; 0x8d
   24b44:	mrrclt	0, 2, pc, r2, cr2	; <UNPREDICTABLE>
   24b48:	stmibvs	r1!, {r0, r1, r3, fp, lr}
   24b4c:			; <UNDEFINED> instruction: 0xf0224478
   24b50:	ldrb	pc, [r2, r7, lsr #24]!	; <UNPREDICTABLE>
   24b54:	andeq	r5, r3, sl, asr #7
   24b58:	andeq	lr, r7, r0, lsr #20
   24b5c:	andeq	pc, r5, ip, lsr r5	; <UNPREDICTABLE>
   24b60:	andeq	lr, r9, ip, asr r1
   24b64:			; <UNDEFINED> instruction: 0x000353b2
   24b68:	andeq	r0, r0, r0, lsl r2
   24b6c:	andeq	r5, r3, ip, lsr #7
   24b70:	andeq	r5, r3, r6, lsr #7
   24b74:	andeq	r9, r3, ip, asr #4
   24b78:	andeq	r5, r3, r0, lsr #7
   24b7c:			; <UNDEFINED> instruction: 0x4614b530
   24b80:	addlt	r4, fp, pc, lsl #20
   24b84:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   24b88:	ldmpl	r3, {r0, r2, r3, r5, r6, r9, sl, lr}^
   24b8c:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   24b90:			; <UNDEFINED> instruction: 0xf04f9309
   24b94:			; <UNDEFINED> instruction: 0xf0000300
   24b98:	stmdblt	r8, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   24b9c:	blmi	2773cc <strspn@plt+0x25e9c4>
   24ba0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24ba4:	blls	27ec14 <strspn@plt+0x26620c>
   24ba8:	qaddle	r4, sl, r6
   24bac:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   24bb0:	strtmi	r4, [r8], -r1, lsr #12
   24bb4:			; <UNDEFINED> instruction: 0xff8ef7ff
   24bb8:			; <UNDEFINED> instruction: 0xf7f3e7f0
   24bbc:	svclt	0x0000ecfa
   24bc0:	ldrdeq	lr, [r9], -sl
   24bc4:	andeq	r0, r0, r8, asr #4
   24bc8:	andeq	lr, r9, r0, asr #1
   24bcc:	addlt	fp, r6, r0, lsl r5
   24bd0:			; <UNDEFINED> instruction: 0x460a4c19
   24bd4:	tstls	r0, r8, lsl #2
   24bd8:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
   24bdc:	movwls	sl, #6915	; 0x1b03
   24be0:	stmdapl	r1!, {r8, r9, sp}^
   24be4:	tstls	r5, r9, lsl #16
   24be8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   24bec:	stc2l	0, cr15, [r8, #-160]!	; 0xffffff60
   24bf0:	strmi	fp, [r4], -r8, lsr #19
   24bf4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   24bf8:	blx	ffe60c8a <strspn@plt+0xffe48282>
   24bfc:			; <UNDEFINED> instruction: 0x46214a11
   24c00:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   24c04:	andcc	r4, ip, #36700160	; 0x2300000
   24c08:	bmi	409410 <strspn@plt+0x3f0a08>
   24c0c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   24c10:	stc2l	0, cr15, [ip, #-172]!	; 0xffffff54
   24c14:	stmdbls	r4, {r0, r2, r3, fp, lr}
   24c18:			; <UNDEFINED> instruction: 0xf0224478
   24c1c:	bmi	363b28 <strspn@plt+0x34b120>
   24c20:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   24c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24c28:	subsmi	r9, sl, r5, lsl #22
   24c2c:	andlt	sp, r6, r1, lsl #2
   24c30:			; <UNDEFINED> instruction: 0xf7f3bd10
   24c34:	svclt	0x0000ecbe
   24c38:	andeq	lr, r9, r6, lsl #1
   24c3c:	andeq	r0, r0, r8, asr #4
   24c40:			; <UNDEFINED> instruction: 0x00034cba
   24c44:	andeq	lr, r7, r2, lsl r9
   24c48:	andeq	r5, r3, sl, ror #5
   24c4c:	andeq	r1, r3, r8, lsr r5
   24c50:	andeq	lr, r9, lr, lsr r0
   24c54:	blmi	ff27777c <strspn@plt+0xff25ed74>
   24c58:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   24c5c:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   24c60:	ldmdavs	fp, {r2, r9, sl, lr}
   24c64:			; <UNDEFINED> instruction: 0xf04f930b
   24c68:	stmibvs	r3, {r8, r9}
   24c6c:	stmdale	sl, {r1, r2, r5, r8, r9, fp, sp}^
   24c70:	vqdmulh.s<illegal width 8>	d2, d0, d22
   24c74:	ldm	pc, {r0, r1, r2, r3, r5, r6, r8, pc}^	; <UNPREDICTABLE>
   24c78:	msreq	SPSR_sx, r3, lsl r0
   24c7c:	teqeq	r9, fp, asr #2
   24c80:			; <UNDEFINED> instruction: 0x01200129
   24c84:	tsteq	lr, r7, lsr #32
   24c88:	tsteq	r7, lr, lsl #2
   24c8c:	rscseq	r0, lr, sl, lsr r0
   24c90:	smultteq	sp, ip, r0
   24c94:	cmneq	sp, sp, ror #2
   24c98:	sbcseq	r0, fp, r9, ror #1
   24c9c:	cmneq	sp, sp, ror #2
   24ca0:	cmneq	sp, sp, ror #2
   24ca4:	cmneq	sp, sp, ror #2
   24ca8:	cmneq	sp, sp, ror #2
   24cac:	cmneq	sp, sp, ror #2
   24cb0:	cmneq	sp, sp, ror #2
   24cb4:	cmneq	sp, sp, ror #2
   24cb8:	cmneq	sp, sp, ror #2
   24cbc:	cmneq	sp, sp, ror #2
   24cc0:	sbceq	r0, fp, sp, ror #2
   24cc4:	sbceq	r0, r0, r0, asr #1
   24cc8:			; <UNDEFINED> instruction: 0xf0106800
   24ccc:	andle	r0, pc, r4
   24cd0:	stcge	8, cr4, [r2, #-684]	; 0xfffffd54
   24cd4:			; <UNDEFINED> instruction: 0xf0224478
   24cd8:	stmibvs	r1!, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   24cdc:	strtmi	r4, [r0], -sl, lsr #12
   24ce0:	blx	4e0ce8 <strspn@plt+0x4c82e0>
   24ce4:			; <UNDEFINED> instruction: 0x4628b118
   24ce8:			; <UNDEFINED> instruction: 0xf7ff2101
   24cec:	strdcs	pc, [r0], #-227	; 0xffffff1d
   24cf0:	blmi	fe8b7788 <strspn@plt+0xfe89ed80>
   24cf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24cf8:	blls	2fed68 <strspn@plt+0x2e6360>
   24cfc:			; <UNDEFINED> instruction: 0xf040405a
   24d00:	andlt	r8, sp, r8, lsr r1
   24d04:			; <UNDEFINED> instruction: 0xf5a3bd30
   24d08:	blcs	2bdb10 <strspn@plt+0x2a5108>
   24d0c:	msrhi	R10_usr, r0
   24d10:	vqdmulh.s<illegal width 8>	d2, d0, d10
   24d14:	andge	r8, r2, #-1073741817	; 0xc0000007
   24d18:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   24d1c:			; <UNDEFINED> instruction: 0x4710441a
   24d20:	strheq	r0, [r0], -r9
   24d24:	andeq	r0, r0, r5, lsr #1
   24d28:	andeq	r0, r0, r1, lsl #1
   24d2c:	andeq	r0, r0, r5, lsr r2
   24d30:	andeq	r0, r0, r5, lsr r2
   24d34:	andeq	r0, r0, r5, lsr r2
   24d38:	andeq	r0, r0, r7, lsr #4
   24d3c:	andeq	r0, r0, r9, ror #2
   24d40:			; <UNDEFINED> instruction: 0xffffffcf
   24d44:	andeq	r0, r0, sp, asr r0
   24d48:	andeq	r0, r0, sp, lsr #32
   24d4c:			; <UNDEFINED> instruction: 0xf0106820
   24d50:	sbcle	r0, sp, r4
   24d54:	blcs	3f0e8 <strspn@plt+0x266e0>
   24d58:	bvs	ff859250 <strspn@plt+0xff840848>
   24d5c:	sbcle	r2, r7, r0, lsl #16
   24d60:	strmi	r4, [r2], -r9, lsl #19
   24d64:	ldrbtmi	r4, [r9], #-2185	; 0xfffff777
   24d68:	movwcc	lr, #2509	; 0x9cd
   24d6c:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
   24d70:			; <UNDEFINED> instruction: 0xf836f02c
   24d74:	andscs	r4, r1, r3, lsl #12
   24d78:	ldr	r6, [r9, r3, lsr #8]!
   24d7c:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   24d80:	blx	d60e12 <strspn@plt+0xd4840a>
   24d84:	movwcs	r4, #2691	; 0xa83
   24d88:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   24d8c:	eorscc	r4, r0, #26214400	; 0x1900000
   24d90:	movwcs	lr, #2509	; 0x9cd
   24d94:	ldrbtmi	r4, [sl], #-2688	; 0xfffff580
   24d98:	blx	ee0e52 <strspn@plt+0xec844a>
   24d9c:	str	r2, [r7, r0, asr #32]!
   24da0:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
   24da4:	blx	8e0e36 <strspn@plt+0x8c842e>
   24da8:	movwcs	r4, #2685	; 0xa7d
   24dac:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   24db0:	eorcc	r4, r4, #26214400	; 0x1900000
   24db4:	movwcs	lr, #2509	; 0x9cd
   24db8:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
   24dbc:	blx	a60e76 <strspn@plt+0xa4846e>
   24dc0:	ldr	r2, [r5, r0, asr #32]
   24dc4:			; <UNDEFINED> instruction: 0xf0106820
   24dc8:	addsle	r0, r1, r4
   24dcc:	blcs	3f160 <strspn@plt+0x26758>
   24dd0:	sbchi	pc, r6, r0
   24dd4:	str	r2, [fp, r0]
   24dd8:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   24ddc:	blx	1e0e6e <strspn@plt+0x1c8466>
   24de0:	movwcs	r4, #2674	; 0xa72
   24de4:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   24de8:	movwcs	lr, #2509	; 0x9cd
   24dec:			; <UNDEFINED> instruction: 0x46194a70
   24df0:			; <UNDEFINED> instruction: 0xf02b447a
   24df4:	subcs	pc, r0, fp, ror ip	; <UNPREDICTABLE>
   24df8:	stmdami	lr!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   24dfc:			; <UNDEFINED> instruction: 0xf0224478
   24e00:			; <UNDEFINED> instruction: 0x4620faf5
   24e04:	andcs	r6, r0, #3686400	; 0x384000
   24e08:	mrc2	7, 5, pc, cr8, cr15, {7}
   24e0c:	strb	r2, [pc, -r0, asr #32]!
   24e10:			; <UNDEFINED> instruction: 0xf0106800
   24e14:			; <UNDEFINED> instruction: 0xf43f0004
   24e18:	stmdami	r7!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   24e1c:			; <UNDEFINED> instruction: 0xf0224478
   24e20:	strtmi	pc, [r0], -r5, ror #21
   24e24:	andcs	r6, r1, #3686400	; 0x384000
   24e28:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   24e2c:	ldrb	r2, [pc, -r0, asr #32]
   24e30:			; <UNDEFINED> instruction: 0xf0106800
   24e34:			; <UNDEFINED> instruction: 0xf43f0004
   24e38:	stmdami	r0!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   24e3c:			; <UNDEFINED> instruction: 0xf0224478
   24e40:	stmibvs	r1!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   24e44:			; <UNDEFINED> instruction: 0xf7ff4620
   24e48:	ldrb	pc, [r0, -r1, asr #29]	; <UNPREDICTABLE>
   24e4c:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
   24e50:	stmdavs	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   24e54:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
   24e58:	svcge	0x004af43f
   24e5c:	blcs	3f1f0 <strspn@plt+0x267e8>
   24e60:	bvs	ff859548 <strspn@plt+0xff840b40>
   24e64:			; <UNDEFINED> instruction: 0xf43f2800
   24e68:			; <UNDEFINED> instruction: 0xf01caf43
   24e6c:	strmi	pc, [r3], -r3, asr #30
   24e70:	strtvs	r2, [r3], #-16
   24e74:	ldmdami	r3, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   24e78:			; <UNDEFINED> instruction: 0xf0224478
   24e7c:	stmibvs	r0!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   24e80:	blx	17e0efc <strspn@plt+0x17c84f4>
   24e84:	ldr	r2, [r3, -r0, asr #32]!
   24e88:	stmibvs	r1!, {r0, r1, r2, r3, r6, fp, lr}^
   24e8c:			; <UNDEFINED> instruction: 0xf0224478
   24e90:	subcs	pc, r0, r7, lsl #21
   24e94:	stmdami	sp, {r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   24e98:	ldrbtmi	sl, [r8], #-3330	; 0xfffff2fe
   24e9c:	blx	fe9e0f2c <strspn@plt+0xfe9c8524>
   24ea0:	strtmi	r6, [sl], -r1, ror #19
   24ea4:			; <UNDEFINED> instruction: 0xf0004620
   24ea8:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   24eac:	svcge	0x001ff43f
   24eb0:	tstcs	r0, r8, lsr #12
   24eb4:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   24eb8:	stmdami	r5, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
   24ebc:			; <UNDEFINED> instruction: 0xf0224478
   24ec0:	stmibvs	r0!, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
   24ec4:	cdp2	0, 5, cr15, cr8, cr15, {0}
   24ec8:	ldr	r2, [r1, -r0, asr #32]
   24ecc:			; <UNDEFINED> instruction: 0xf0106800
   24ed0:			; <UNDEFINED> instruction: 0xf43f0004
   24ed4:	stmiavs	r3!, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
   24ed8:			; <UNDEFINED> instruction: 0xf47f2b00
   24edc:	bvs	ff850cd0 <strspn@plt+0xff8382c8>
   24ee0:	cdp2	0, 0, cr15, cr8, cr15, {0}
   24ee4:	andscs	r4, r1, r3, lsl #12
   24ee8:	str	r6, [r1, -r3, lsr #8]
   24eec:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   24ef0:	blx	1f60f80 <strspn@plt+0x1f48578>
   24ef4:	movwcs	r4, #2616	; 0xa38
   24ef8:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   24efc:	andscc	r4, r8, #26214400	; 0x1900000
   24f00:	movwcs	lr, #2509	; 0x9cd
   24f04:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   24f08:	blx	fe0e0fc0 <strspn@plt+0xfe0c85b8>
   24f0c:	strbt	r2, [pc], r0, asr #32
   24f10:			; <UNDEFINED> instruction: 0xf0106800
   24f14:			; <UNDEFINED> instruction: 0xf43f0004
   24f18:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
   24f1c:			; <UNDEFINED> instruction: 0xf47f2b00
   24f20:	bvs	ff850c8c <strspn@plt+0xff838284>
   24f24:			; <UNDEFINED> instruction: 0xf43f2800
   24f28:	pushmi	{r0, r1, r5, r6, r7, r9, sl, fp, sp, pc}
   24f2c:	stmdami	sp!, {r1, r9, sl, lr}
   24f30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   24f34:	tstcc	r8, r0, lsl #6
   24f38:			; <UNDEFINED> instruction: 0xf02b4478
   24f3c:			; <UNDEFINED> instruction: 0x4603ff51
   24f40:	strtvs	r2, [r3], #-17	; 0xffffffef
   24f44:	stmdami	r8!, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
   24f48:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   24f4c:	blx	a60fdc <strspn@plt+0xa485d4>
   24f50:	strb	r2, [sp], r8, asr #32
   24f54:	stmibvs	r1!, {r0, r2, r5, fp, lr}^
   24f58:			; <UNDEFINED> instruction: 0xf0224478
   24f5c:	strb	pc, [r6], r1, lsr #20	; <UNPREDICTABLE>
   24f60:	bvs	ff8b6ff4 <strspn@plt+0xff89e5ec>
   24f64:			; <UNDEFINED> instruction: 0xf02b4478
   24f68:			; <UNDEFINED> instruction: 0x4603fad5
   24f6c:	strtvs	r2, [r3], #-17	; 0xffffffef
   24f70:			; <UNDEFINED> instruction: 0xf7f3e6be
   24f74:	svclt	0x0000eb1e
   24f78:	andeq	lr, r9, r8
   24f7c:	andeq	r0, r0, r8, asr #4
   24f80:	strdeq	r1, [r6], -r0
   24f84:	andeq	sp, r9, ip, ror #30
   24f88:	andeq	lr, r7, lr, lsr #15
   24f8c:	andeq	r5, r3, r2, asr #3
   24f90:	andeq	r1, r6, r6, asr #26
   24f94:	andeq	lr, r7, sl, lsl #15
   24f98:	andeq	r5, r3, r6, lsl #3
   24f9c:	andeq	r1, r6, r2, lsr #26
   24fa0:	andeq	lr, r7, r6, ror #14
   24fa4:	andeq	r5, r3, sl, asr r1
   24fa8:	andeq	r1, r6, sl, ror #25
   24fac:	andeq	lr, r7, lr, lsr #14
   24fb0:	andeq	pc, r5, ip, lsr r2	; <UNPREDICTABLE>
   24fb4:	andeq	r1, r6, r8, asr #25
   24fb8:	andeq	r1, r6, r8, lsr #25
   24fbc:	andeq	r1, r6, r8, lsl #25
   24fc0:	andeq	r1, r6, r6, ror ip
   24fc4:	andeq	r1, r6, ip, asr #24
   24fc8:	andeq	r5, r3, r0, lsl #1
   24fcc:	andeq	r1, r6, sl, lsr #24
   24fd0:	andeq	r1, r6, r8, lsl #24
   24fd4:	ldrdeq	r1, [r6], -r6
   24fd8:	andeq	lr, r7, sl, lsl r6
   24fdc:	strdeq	r4, [r3], -lr
   24fe0:	andeq	lr, r7, r4, ror #11
   24fe4:	strdeq	r4, [r3], -r0
   24fe8:	andeq	r4, r3, r2, asr #31
   24fec:	andeq	r7, r3, r4, lsl r2
   24ff0:			; <UNDEFINED> instruction: 0x0007e5b0
   24ff4:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   24ff8:	streq	pc, [r4, #-19]	; 0xffffffed
   24ffc:	strmi	fp, [r4], -r3, lsl #1
   25000:	strtmi	sp, [r0], -r4
   25004:	pop	{r0, r1, ip, sp, pc}
   25008:			; <UNDEFINED> instruction: 0xe6234030
   2500c:			; <UNDEFINED> instruction: 0xf0276941
   25010:	stmdami	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   25014:			; <UNDEFINED> instruction: 0xf0224478
   25018:	bmi	2a37c4 <strspn@plt+0x28adbc>
   2501c:	strtmi	r9, [fp], -r1, lsl #10
   25020:			; <UNDEFINED> instruction: 0x4629447a
   25024:	andls	r3, r0, #60, 4	; 0xc0000003
   25028:	stmibvs	r0!, {r1, r2, r9, fp, lr}
   2502c:			; <UNDEFINED> instruction: 0xf02b447a
   25030:			; <UNDEFINED> instruction: 0x4620fb5d
   25034:	pop	{r0, r1, ip, sp, pc}
   25038:			; <UNDEFINED> instruction: 0xe60b4030
   2503c:			; <UNDEFINED> instruction: 0x00061ab0
   25040:	strdeq	lr, [r7], -r4
   25044:	andeq	pc, r5, r0
   25048:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   2504c:			; <UNDEFINED> instruction: 0x0604f013
   25050:	addlt	r6, r2, r5, lsl #19
   25054:	andsle	r4, r5, r4, lsl #12
   25058:	eorle	r2, ip, ip, lsl #26
   2505c:	stccs	13, cr3, [r1, #-52]	; 0xffffffcc
   25060:	ldmdami	fp, {r0, r1, r3, fp, ip, lr, pc}
   25064:			; <UNDEFINED> instruction: 0xf0224478
   25068:	strtmi	pc, [r0], -r1, asr #19
   2506c:	andcs	r6, r0, #3686400	; 0x384000
   25070:	stc2	7, cr15, [r4, #1020]	; 0x3fc
   25074:	andlt	r2, r2, r0, asr #32
   25078:			; <UNDEFINED> instruction: 0x4620bd70
   2507c:	pop	{r1, ip, sp, pc}
   25080:	strb	r4, [r7, #112]!	; 0x70
   25084:			; <UNDEFINED> instruction: 0xf0276941
   25088:	ldmdami	r2, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2508c:			; <UNDEFINED> instruction: 0xf0224478
   25090:	bmi	4a374c <strspn@plt+0x48ad44>
   25094:			; <UNDEFINED> instruction: 0x46314633
   25098:			; <UNDEFINED> instruction: 0x4628447a
   2509c:	andls	r3, r0, #60, 4	; 0xc0000003
   250a0:	strls	r4, [r1], -lr, lsl #20
   250a4:			; <UNDEFINED> instruction: 0xf02b447a
   250a8:	vstrcs	d15, [ip, #-132]	; 0xffffff7c
   250ac:	stmdavs	r0!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
   250b0:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
   250b4:	stmdami	sl, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
   250b8:			; <UNDEFINED> instruction: 0xf0224478
   250bc:			; <UNDEFINED> instruction: 0x4620f997
   250c0:	andcs	r6, r1, #3686400	; 0x384000
   250c4:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   250c8:	andlt	r2, r2, r0
   250cc:	svclt	0x0000bd70
   250d0:	andeq	r1, r6, r0, ror #20
   250d4:	andeq	r1, r6, r8, lsr sl
   250d8:	andeq	lr, r7, ip, ror r4
   250dc:	andeq	lr, r5, r8, lsl #31
   250e0:	andeq	r1, r6, ip, lsl #20
   250e4:	ldrbmi	r2, [r0, -r8]!
   250e8:	addlt	fp, r3, r0, lsl #10
   250ec:	andls	r2, r1, #8, 6	; 0x20000000
   250f0:	movwls	r4, #1546	; 0x60a
   250f4:			; <UNDEFINED> instruction: 0xf0282300
   250f8:	blx	fec63c8c <strspn@plt+0xfec4b284>
   250fc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   25100:			; <UNDEFINED> instruction: 0xf85db003
   25104:	svclt	0x0000fb04
   25108:	ldrdlt	fp, [r8], r0
   2510c:			; <UNDEFINED> instruction: 0x46144e16
   25110:	tstcs	r0, sl, lsl #12
   25114:	ldrbtmi	r9, [lr], #-256	; 0xffffff00
   25118:	blge	f7570 <strspn@plt+0xdeb68>
   2511c:	movwcs	r9, #769	; 0x301
   25120:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   25124:			; <UNDEFINED> instruction: 0xf04f9107
   25128:			; <UNDEFINED> instruction: 0xf0280100
   2512c:	ldmiblt	r0!, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   25130:	andvs	lr, r4, #3620864	; 0x374000
   25134:	blls	ed140 <strspn@plt+0xd4738>
   25138:	ldrbne	r9, [r7, r6, lsl #18]!
   2513c:	strvs	lr, [r2, -r4, asr #19]
   25140:	ldrbne	r6, [r3, r3, lsr #32]
   25144:	stmib	r4, {r0, r5, r7, r8, sp, lr}^
   25148:	bmi	26dd60 <strspn@plt+0x255358>
   2514c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   25150:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25154:	subsmi	r9, sl, r7, lsl #22
   25158:	andlt	sp, r8, r3, lsl #2
   2515c:	ldrdcs	fp, [r0], -r0
   25160:			; <UNDEFINED> instruction: 0xf7f3e7f3
   25164:	svclt	0x0000ea26
   25168:	andeq	sp, r9, sl, asr #22
   2516c:	andeq	r0, r0, r8, asr #4
   25170:	andeq	sp, r9, r2, lsl fp
   25174:	addlt	fp, r3, r0, lsl #10
   25178:	andls	r2, r1, #32, 6	; 0x80000000
   2517c:	movwls	r4, #1546	; 0x60a
   25180:			; <UNDEFINED> instruction: 0xf0282300
   25184:	blx	fec63c00 <strspn@plt+0xfec4b1f8>
   25188:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2518c:			; <UNDEFINED> instruction: 0xf85db003
   25190:	svclt	0x0000fb04
   25194:	strdlt	fp, [sp], r0
   25198:			; <UNDEFINED> instruction: 0x46144e16
   2519c:			; <UNDEFINED> instruction: 0x466b4d16
   251a0:	eorcs	r4, ip, #2113929216	; 0x7e000000
   251a4:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   251a8:			; <UNDEFINED> instruction: 0xf04f950b
   251ac:			; <UNDEFINED> instruction: 0xf0260500
   251b0:			; <UNDEFINED> instruction: 0x4606f915
   251b4:	vstrge.16	s22, [r3, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   251b8:	stcgt	15, cr9, [pc, #-0]	; 251c0 <strspn@plt+0xc7b8>
   251bc:	svcls	0x00016027
   251c0:			; <UNDEFINED> instruction: 0x612160e0
   251c4:			; <UNDEFINED> instruction: 0x61a36162
   251c8:	stcls	13, cr12, [r2, #-60]	; 0xffffffc4
   251cc:	mvnvs	r6, r7, rrx
   251d0:	rsbvs	r6, r2, #268435458	; 0x10000002
   251d4:	adcvs	r6, r5, r3, lsr #5
   251d8:	blmi	1f7a00 <strspn@plt+0x1deff8>
   251dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   251e0:	blls	2ff250 <strspn@plt+0x2e6848>
   251e4:	qaddle	r4, sl, r2
   251e8:	andlt	r4, sp, r0, lsr r6
   251ec:			; <UNDEFINED> instruction: 0xf7f3bdf0
   251f0:	svclt	0x0000e9e0
   251f4:	andeq	sp, r9, r0, asr #21
   251f8:	andeq	r0, r0, r8, asr #4
   251fc:	andeq	sp, r9, r4, lsl #21
   25200:	ldrmi	fp, [r3], -r8, lsl #10
   25204:			; <UNDEFINED> instruction: 0xf0262220
   25208:	stmdacs	r0, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   2520c:	eorcs	fp, r0, ip, lsl #30
   25210:	stclt	0, cr2, [r8, #-0]
   25214:	ldrbmi	r2, [r0, -r0, lsr #32]!
   25218:	ldrmi	fp, [r3], -r8, lsl #10
   2521c:			; <UNDEFINED> instruction: 0xf026221c
   25220:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25224:	andscs	fp, ip, ip, lsl #30
   25228:	stclt	0, cr2, [r8, #-0]
   2522c:			; <UNDEFINED> instruction: 0xb095b5f0
   25230:	ldrmi	r4, [r4], -pc, lsr #26
   25234:	cmpcs	r0, sl, lsl #12
   25238:	ldrbtmi	r9, [sp], #-256	; 0xffffff00
   2523c:	blge	f76f8 <strspn@plt+0xdecf0>
   25240:	movwcs	r9, #769	; 0x301
   25244:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
   25248:			; <UNDEFINED> instruction: 0xf04f9113
   2524c:			; <UNDEFINED> instruction: 0xf0280100
   25250:	movwcs	pc, #2615	; 0xa37	; <UNPREDICTABLE>
   25254:	teqle	lr, r0, lsl #16
   25258:	strcs	r9, [r0, -fp, lsl #20]
   2525c:	strcs	r9, [r1, #-3587]	; 0xfffff1fd
   25260:	ldrbne	r9, [r3, r4, lsl #18]
   25264:	tstcs	r4, #196, 18	; 0x310000
   25268:	bls	3fd308 <strspn@plt+0x3e4900>
   2526c:	adcvs	r9, r1, r7, lsl #28
   25270:	stmib	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   25274:			; <UNDEFINED> instruction: 0x61262316
   25278:	vmlals.f32	s18, s20, s26
   2527c:	ldrbne	r9, [r3, r8, lsl #18]
   25280:	tstcs	r8, #196, 18	; 0x310000
   25284:	movwcs	r6, #550	; 0x226
   25288:			; <UNDEFINED> instruction: 0x2014f8bd
   2528c:			; <UNDEFINED> instruction: 0x6016f8bd
   25290:	stmib	r4, {r0, r5, r7, r8, sp, lr}^
   25294:	movwcs	r2, #780	; 0x30c
   25298:			; <UNDEFINED> instruction: 0xf8bd9909
   2529c:	stmib	r4, {r3, r4, sp}^
   252a0:	strcs	r6, [r0, -lr, lsl #14]
   252a4:			; <UNDEFINED> instruction: 0x601af8bd
   252a8:	tstcs	r0, #196, 18	; 0x310000
   252ac:	adcvs	r4, r1, #45088768	; 0x2b00000
   252b0:	rscvs	r6, r0, r0, rrx
   252b4:	mvnvs	r6, r0, ror #2
   252b8:	rscvs	r6, r0, #96, 4
   252bc:	ldrvs	lr, [r2, -r4, asr #19]
   252c0:	ldmdbls	r0, {r2, r3, r9, sl, fp, ip, pc}
   252c4:	stmib	r4, {r1, r2, r3, r9, fp, ip, pc}^
   252c8:			; <UNDEFINED> instruction: 0x6760601a
   252cc:	strvs	r6, [r1, -r0, ror #15]!
   252d0:			; <UNDEFINED> instruction: 0xf88467a2
   252d4:	stmdbmi	r8, {r7, ip, lr}
   252d8:	ldrbtmi	r4, [r9], #-2566	; 0xfffff5fa
   252dc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   252e0:	subsmi	r9, r1, r3, lsl sl
   252e4:	ldrmi	sp, [r8], -r2, lsl #2
   252e8:	ldcllt	0, cr11, [r0, #84]!	; 0x54
   252ec:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   252f0:	andeq	sp, r9, r6, lsr #20
   252f4:	andeq	r0, r0, r8, asr #4
   252f8:	andeq	sp, r9, r6, lsl #19
   252fc:			; <UNDEFINED> instruction: 0xb09fb5f0
   25300:	ldrmi	r4, [r4], -pc, lsr #26
   25304:	cmncs	r8, sl, lsl #12
   25308:	ldrbtmi	r9, [sp], #-256	; 0xffffff00
   2530c:	blge	b77c8 <strspn@plt+0x9edc0>
   25310:	movwcs	r9, #769	; 0x301
   25314:	strcs	r5, [r0, #-2153]	; 0xfffff797
   25318:	tstls	sp, r9, lsl #16
   2531c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   25320:			; <UNDEFINED> instruction: 0xf9cef028
   25324:	teqle	lr, r0, lsl #16
   25328:			; <UNDEFINED> instruction: 0xf04f9e14
   2532c:	ldmdbls	r8, {r0, sl, fp}
   25330:	movwcs	lr, #10717	; 0x29dd
   25334:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}^
   25338:	bfine	r6, r4, #14, #2
   2533c:	stmib	r4, {r1, r2, r3, r9, sl, lr}^
   25340:	ldmdbls	r6, {r8, r9, sp}
   25344:	tstcs	sl, #3620864	; 0x374000
   25348:	ldrvs	lr, [r6, -r4, asr #19]
   2534c:			; <UNDEFINED> instruction: 0x670ae9dd
   25350:	movwcs	lr, #10692	; 0x29c4
   25354:	strmi	r1, [sl], -fp, asr #15
   25358:	tstcs	r8, #196, 18	; 0x310000
   2535c:	movwcs	lr, #59869	; 0xe9dd
   25360:	strvs	lr, [r4, -r4, asr #19]
   25364:			; <UNDEFINED> instruction: 0x6712e9dd
   25368:	movwcs	lr, #27076	; 0x69c4
   2536c:	vldrls	d9, [r0, #-24]	; 0xffffffe8
   25370:	stmib	r4, {r0, r3, r9, fp, ip, pc}^
   25374:			; <UNDEFINED> instruction: 0x63236708
   25378:	ldrdvs	lr, [r7, -sp]
   2537c:	adcvs	r9, r5, #21504	; 0x5400
   25380:	strtvs	r4, [r2], #1637	; 0x665
   25384:	cmnvs	r0, #224, 4
   25388:	strbtvs	r6, [r0], #-992	; 0xfffffc20
   2538c:			; <UNDEFINED> instruction: 0x63a664e0
   25390:	strtvs	r6, [r3], r1, lsr #8
   25394:	blls	60bc00 <strspn@plt+0x5f31f8>
   25398:	strbvs	r6, [r0, -r0, ror #13]!
   2539c:	strvs	r6, [r2, -r0, ror #15]!
   253a0:			; <UNDEFINED> instruction: 0xf88467a3
   253a4:	bmi	2555ac <strspn@plt+0x23cba4>
   253a8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   253ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   253b0:	subsmi	r9, sl, sp, lsl fp
   253b4:	strtmi	sp, [r8], -r2, lsl #2
   253b8:	ldcllt	0, cr11, [r0, #124]!	; 0x7c
   253bc:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   253c0:	andeq	sp, r9, r6, asr r9
   253c4:	andeq	r0, r0, r8, asr #4
   253c8:			; <UNDEFINED> instruction: 0x0009d8b6
   253cc:	addslt	fp, r4, r0, ror r5
   253d0:	ldrmi	r4, [r4], -r1, lsr #26
   253d4:	cmpcs	r0, sl, lsl #12
   253d8:	ldrbtmi	r9, [sp], #-256	; 0xffffff00
   253dc:	blge	f7860 <strspn@plt+0xdee58>
   253e0:	movwcs	r9, #769	; 0x301
   253e4:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
   253e8:			; <UNDEFINED> instruction: 0xf04f9113
   253ec:			; <UNDEFINED> instruction: 0xf0280100
   253f0:	movwcs	pc, #2407	; 0x967	; <UNPREDICTABLE>
   253f4:	ldmib	sp, {r4, r8, r9, fp, ip, sp, pc}^
   253f8:	movwcs	r5, #4356	; 0x1104
   253fc:	bls	1ccc10 <strspn@plt+0x1b4208>
   25400:	eorvs	r6, r6, r5, lsr #1
   25404:	cdpls	13, 0, cr9, cr7, cr8, {0}
   25408:			; <UNDEFINED> instruction: 0x61a26121
   2540c:	bls	2cb838 <strspn@plt+0x2b2e30>
   25410:	adcvs	r6, r5, #1610612738	; 0x60000002
   25414:	stcls	14, cr9, [ip, #-44]	; 0xffffffd4
   25418:			; <UNDEFINED> instruction: 0x63a26321
   2541c:	bls	3cb858 <strspn@plt+0x3b2e50>
   25420:	rscvs	r6, r0, r0, rrx
   25424:	mvnvs	r6, r0, ror #2
   25428:	rscvs	r6, r0, #96, 4
   2542c:	strbtvs	r6, [r0], #-864	; 0xfffffca0
   25430:	stmib	r4, {r5, r6, r7, sl, sp, lr}^
   25434:	strtvs	r6, [r1], #1295	; 0x50f
   25438:	andscs	lr, r4, r4, asr #19
   2543c:	bmi	1f7864 <strspn@plt+0x1dee5c>
   25440:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   25444:	bls	4ff490 <strspn@plt+0x4e6a88>
   25448:	qaddle	r4, r1, r2
   2544c:	andslt	r4, r4, r8, lsl r6
   25450:			; <UNDEFINED> instruction: 0xf7f3bd70
   25454:	svclt	0x0000e8ae
   25458:	andeq	sp, r9, r6, lsl #17
   2545c:	andeq	r0, r0, r8, asr #4
   25460:	andeq	sp, r9, r0, lsr #16
   25464:			; <UNDEFINED> instruction: 0x461eb570
   25468:	bcs	153850c <strspn@plt+0x151fb04>
   2546c:	addslt	r4, r8, r7, lsr #22
   25470:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   25474:	tstls	r7, #1769472	; 0x1b0000
   25478:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2547c:	strmi	sp, [r8], -lr
   25480:			; <UNDEFINED> instruction: 0xf0272100
   25484:	andcs	pc, r0, r9, lsl #19
   25488:	blmi	837d14 <strspn@plt+0x81f30c>
   2548c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25490:	blls	5ff500 <strspn@plt+0x5e6af8>
   25494:	teqle	r5, sl, asr r0
   25498:	ldcllt	0, cr11, [r0, #-96]!	; 0xffffffa0
   2549c:	andls	r2, r0, #0, 6
   254a0:	stmdbge	r2, {r1, r3, r9, sl, lr}
   254a4:			; <UNDEFINED> instruction: 0xf0289101
   254a8:	strmi	pc, [r3], -fp, lsl #18
   254ac:	blcs	2d4b4 <strspn@plt+0x14aac>
   254b0:	ldmib	sp, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   254b4:	andcs	r4, r1, r4, lsl #10
   254b8:	bls	10b8c8 <strspn@plt+0xf2ec0>
   254bc:	rscsvs	r6, r3, r3, ror r0
   254c0:	ldrbtvs	r6, [r3], #1139	; 0x473
   254c4:	stmib	r6, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
   254c8:	blls	3b68e0 <strspn@plt+0x39ded8>
   254cc:	strmi	lr, [r6, #-2525]	; 0xfffff623
   254d0:	adcsvs	r6, r2, r1, lsr r0
   254d4:	bls	44b918 <strspn@plt+0x432f10>
   254d8:	stmib	r6, {r0, r1, r4, r5, r7, r8, r9, sp, lr}^
   254dc:	blls	4768fc <strspn@plt+0x45def4>
   254e0:	strmi	lr, [r8, #-2525]	; 0xfffff623
   254e4:	ldrtvs	r6, [r2], #-1009	; 0xfffffc0f
   254e8:	stmib	r6, {r1, r4, r8, fp, ip, pc}^
   254ec:	ldrtvs	r4, [r3], #1288	; 0x508
   254f0:	strmi	lr, [sl, #-2525]	; 0xfffff623
   254f4:	movwcs	lr, #51677	; 0xc9dd
   254f8:	stmib	r6, {r0, r4, r5, r8, sl, sp, lr}^
   254fc:	stmib	r6, {r1, r3, r8, sl, lr}^
   25500:	strb	r2, [r1, ip, lsl #6]
   25504:	ldmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25508:	strdeq	sp, [r9], -r0
   2550c:	andeq	r0, r0, r8, asr #4
   25510:	ldrdeq	sp, [r9], -r4
   25514:			; <UNDEFINED> instruction: 0xb099b5f0
   25518:	ldrmi	r4, [r6], -r4, lsr #24
   2551c:	cmpcs	r0, sl, lsl #12
   25520:	ldrbtmi	r9, [ip], #-256	; 0xffffff00
   25524:	blge	b79b4 <strspn@plt+0x9efac>
   25528:	movwcs	r9, #769	; 0x301
   2552c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   25530:			; <UNDEFINED> instruction: 0xf04f9117
   25534:			; <UNDEFINED> instruction: 0xf0280100
   25538:	stmdacs	r0, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   2553c:	ldmib	sp, {r0, r4, r5, r8, ip, lr, pc}^
   25540:	andcs	r4, r1, r4, lsl #10
   25544:	mulcs	r8, sp, r8
   25548:			; <UNDEFINED> instruction: 0x100af8bd
   2554c:	mulcc	ip, sp, r8
   25550:	strmi	lr, [r2, #-2502]	; 0xfffff63a
   25554:	strmi	lr, [r6, #-2525]	; 0xfffff623
   25558:	rsbshi	r7, r1, r2, lsr r0
   2555c:	stmdbls	lr, {r3, r9, fp, ip, pc}
   25560:	stmib	r6, {r0, r1, r4, r5, r8, ip, sp, lr}^
   25564:	blls	47697c <strspn@plt+0x45df74>
   25568:	strmi	lr, [sl, #-2525]	; 0xfffff623
   2556c:			; <UNDEFINED> instruction: 0x61b29f10
   25570:	bls	4be23c <strspn@plt+0x4a5834>
   25574:	stmib	r6, {r0, r1, r4, r8, fp, ip, pc}^
   25578:	mvnsvs	r4, #8, 10	; 0x2000000
   2557c:	strmi	lr, [ip, #-2525]	; 0xfffff623
   25580:	stmib	r6, {r2, r4, r8, r9, fp, ip, pc}^
   25584:	stmib	r6, {r4, r8, sp}^
   25588:			; <UNDEFINED> instruction: 0x63b7450a
   2558c:	bmi	27e860 <strspn@plt+0x265e58>
   25590:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   25594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25598:	subsmi	r9, sl, r7, lsl fp
   2559c:	andslt	sp, r9, r3, lsl #2
   255a0:	strdcs	fp, [r0], -r0
   255a4:			; <UNDEFINED> instruction: 0xf7f3e7f3
   255a8:	svclt	0x0000e804
   255ac:	andeq	sp, r9, lr, lsr r7
   255b0:	andeq	r0, r0, r8, asr #4
   255b4:	andeq	sp, r9, lr, asr #13
   255b8:	blmi	17b7f34 <strspn@plt+0x179f52c>
   255bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   255c0:	strdlt	r4, [r6], r0	; <UNPREDICTABLE>
   255c4:			; <UNDEFINED> instruction: 0x460458d3
   255c8:	ldmdavs	fp, {r1, r2, r6, r7, r8, fp, sp, lr}
   255cc:			; <UNDEFINED> instruction: 0xf04f9325
   255d0:	stmdavs	r3, {r8, r9}
   255d4:	streq	pc, [r4, #-19]	; 0xffffffed
   255d8:	svcmi	0x0057d125
   255dc:	ldrbtmi	r6, [pc], #-2369	; 255e4 <strspn@plt+0xcbdc>
   255e0:	blx	1e61624 <strspn@plt+0x1e48c1c>
   255e4:			; <UNDEFINED> instruction: 0xf0214638
   255e8:	stmibvs	r1!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   255ec:			; <UNDEFINED> instruction: 0xf0274620
   255f0:			; <UNDEFINED> instruction: 0x4638fe37
   255f4:	cdp2	0, 15, cr15, cr10, cr1, {1}
   255f8:	ldrtmi	sl, [r2], -r3, lsl #22
   255fc:	movwls	r2, #4360	; 0x1108
   25600:	strtmi	r4, [fp], -r0, lsr #12
   25604:			; <UNDEFINED> instruction: 0xf0289100
   25608:			; <UNDEFINED> instruction: 0x4606f85b
   2560c:	teqle	r8, r0, lsl #16
   25610:	stmdbls	r3, {r1, r3, r6, fp, lr}
   25614:			; <UNDEFINED> instruction: 0xf0214478
   25618:	stmdbls	r3, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2561c:			; <UNDEFINED> instruction: 0x46204632
   25620:	cdp2	0, 9, cr15, cr2, cr2, {1}
   25624:			; <UNDEFINED> instruction: 0xf022e021
   25628:	stmiavs	r3!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
   2562c:	svclt	0x00182b4b
   25630:	strmi	r2, [r5], -r0, lsl #22
   25634:	stmdami	r2, {r2, r3, r4, r5, ip, lr, pc}^
   25638:			; <UNDEFINED> instruction: 0xf0214478
   2563c:	bmi	10a51a0 <strspn@plt+0x108c798>
   25640:	strtmi	r6, [r0], -r1, lsr #20
   25644:			; <UNDEFINED> instruction: 0xf028447a
   25648:	ldmdami	pc!, {r0, r4, r6, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2564c:			; <UNDEFINED> instruction: 0xf0214478
   25650:	bmi	fe518c <strspn@plt+0xfcc784>
   25654:	movwcs	r6, #2656	; 0xa60
   25658:	andls	r4, r0, #2046820352	; 0x7a000000
   2565c:			; <UNDEFINED> instruction: 0x46194a3c
   25660:	ldrmi	r9, [lr], -r1, lsl #6
   25664:			; <UNDEFINED> instruction: 0xf02b447a
   25668:	bmi	ee51bc <strspn@plt+0xecc7b4>
   2566c:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   25670:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25674:	subsmi	r9, sl, r5, lsr #22
   25678:			; <UNDEFINED> instruction: 0x4630d158
   2567c:	pop	{r1, r2, r5, ip, sp, pc}
   25680:			; <UNDEFINED> instruction: 0x463881f0
   25684:			; <UNDEFINED> instruction: 0xf0212640
   25688:			; <UNDEFINED> instruction: 0x4629feb1
   2568c:			; <UNDEFINED> instruction: 0xf0276a20
   25690:	ldrtmi	pc, [r8], -r3, lsl #17	; <UNPREDICTABLE>
   25694:	cdp2	0, 10, cr15, cr10, cr1, {1}
   25698:	strls	r4, [r1, #-2607]	; 0xfffff5d1
   2569c:	bvs	1836f50 <strspn@plt+0x181e548>
   256a0:	andls	r4, r0, #2046820352	; 0x7a000000
   256a4:	bmi	b76f50 <strspn@plt+0xb5e548>
   256a8:			; <UNDEFINED> instruction: 0xf02b447a
   256ac:			; <UNDEFINED> instruction: 0xe7dcfeb1
   256b0:	andcs	sl, r8, #3072	; 0xc00
   256b4:			; <UNDEFINED> instruction: 0x46204631
   256b8:	cdp2	0, 9, cr15, cr0, cr5, {1}
   256bc:			; <UNDEFINED> instruction: 0xd1ba2800
   256c0:	addmi	r9, sp, #49152	; 0xc000
   256c4:	stmiavs	r3!, {r0, r2, r3, r5, r8, ip, lr, pc}^
   256c8:			; <UNDEFINED> instruction: 0xd1b42b00
   256cc:	svcge	0x00054824
   256d0:	ldrbtmi	r9, [r8], #-2308	; 0xfffff6fc
   256d4:	cdp2	0, 6, cr15, cr4, cr1, {1}
   256d8:			; <UNDEFINED> instruction: 0xf1069a03
   256dc:	strtmi	r0, [r0], -r8, lsl #2
   256e0:	ldrtmi	r2, [fp], -r0, lsl #21
   256e4:	addcs	fp, r0, #132, 30	; 0x210
   256e8:			; <UNDEFINED> instruction: 0xf0259203
   256ec:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   256f0:	ldmdami	ip, {r0, r5, r7, r8, ip, lr, pc}
   256f4:			; <UNDEFINED> instruction: 0xf0214478
   256f8:	blls	1250e4 <strspn@plt+0x10c6dc>
   256fc:	addsle	r2, sl, r0, lsl #22
   25700:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   25704:	ldreq	pc, [r3], -sp, lsl #2
   25708:			; <UNDEFINED> instruction: 0x463544f8
   2570c:			; <UNDEFINED> instruction: 0xf8164640
   25710:	strcc	r1, [r2, #-3841]	; 0xfffff0ff
   25714:	cdp2	0, 4, cr15, cr4, cr1, {1}
   25718:	blne	ffb8c32c <strspn@plt+0xffb73924>
   2571c:	ldmle	r4!, {r0, r1, r3, r5, r7, r9, lr}^
   25720:	ldmdami	r2, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
   25724:			; <UNDEFINED> instruction: 0xf0214478
   25728:			; <UNDEFINED> instruction: 0xe7ccfe3b
   2572c:	svc	0x0040f7f2
   25730:	andeq	sp, r9, r4, lsr #13
   25734:	andeq	r0, r0, r8, asr #4
   25738:	andeq	r1, r6, r6, ror #9
   2573c:	andeq	r4, r3, r8, ror fp
   25740:	andeq	r4, r3, r0, lsl #23
   25744:	muleq	r3, r8, r3
   25748:	andeq	r1, r6, r8, ror r4
   2574c:	andeq	lr, r7, r4, lsr r2
   25750:	andeq	pc, r2, r0, ror #8
   25754:	strdeq	sp, [r9], -r2
   25758:	andeq	lr, r7, ip, ror #3
   2575c:	andeq	pc, r2, ip, lsl r4	; <UNPREDICTABLE>
   25760:	strdeq	r4, [r3], -sl
   25764:	andeq	r4, r3, ip, lsr #21
   25768:	andeq	r4, r3, r8, lsr #21
   2576c:	andeq	sp, r2, ip, asr #23
   25770:	blmi	cb803c <strspn@plt+0xc9f634>
   25774:	push	{r1, r3, r4, r5, r6, sl, lr}
   25778:	strdlt	r4, [r6], r0	; <UNPREDICTABLE>
   2577c:			; <UNDEFINED> instruction: 0x460458d3
   25780:	strne	lr, [r5, #-2512]	; 0xfffff630
   25784:			; <UNDEFINED> instruction: 0x9325681b
   25788:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2578c:	ldc2	0, cr15, [lr], {39}	; 0x27
   25790:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   25794:	cdp2	0, 2, cr15, cr10, cr1, {1}
   25798:	strtmi	sl, [sl], -r3, lsl #22
   2579c:	strtmi	r9, [r0], -r1, lsl #6
   257a0:	movwls	r2, #776	; 0x308
   257a4:			; <UNDEFINED> instruction: 0xf0272300
   257a8:	orrslt	pc, r0, fp, lsl #31
   257ac:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   257b0:	cdp2	0, 1, cr15, cr12, cr1, {1}
   257b4:			; <UNDEFINED> instruction: 0xf00f69e0
   257b8:	bmi	923f3c <strspn@plt+0x90b534>
   257bc:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   257c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   257c4:	subsmi	r9, sl, r5, lsr #22
   257c8:	subcs	sp, r0, r3, lsr r1
   257cc:	pop	{r1, r2, r5, ip, sp, pc}
   257d0:	ldmdami	lr, {r4, r5, r6, r7, r8, pc}
   257d4:	ldmib	sp, {r0, r2, r8, r9, sl, fp, sp, pc}^
   257d8:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   257dc:	stc2l	0, cr15, [r0, #132]!	; 0x84
   257e0:			; <UNDEFINED> instruction: 0xf1059a03
   257e4:	strtmi	r0, [r0], -r8, lsl #2
   257e8:	ldrtmi	r2, [fp], -r0, lsl #21
   257ec:	addcs	fp, r0, #132, 30	; 0x210
   257f0:			; <UNDEFINED> instruction: 0xf0259203
   257f4:	strdlt	pc, [r0, -r3]!
   257f8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   257fc:	ldc2l	0, cr15, [r6, #132]!	; 0x84
   25800:	ldmdami	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   25804:			; <UNDEFINED> instruction: 0xf0214478
   25808:	blls	124fd4 <strspn@plt+0x10c5cc>
   2580c:	rscsle	r2, r3, r0, lsl #22
   25810:	ldrdhi	pc, [r4], #-143	; 0xffffff71
   25814:	ldreq	pc, [r3], -sp, lsl #2
   25818:			; <UNDEFINED> instruction: 0x463544f8
   2581c:			; <UNDEFINED> instruction: 0xf8164640
   25820:	strcc	r1, [r2, #-3841]	; 0xfffff0ff
   25824:	ldc2	0, cr15, [ip, #132]!	; 0x84
   25828:	blne	ffb8c43c <strspn@plt+0xffb73a34>
   2582c:	ldmle	r4!, {r0, r1, r3, r5, r7, r9, lr}^
   25830:			; <UNDEFINED> instruction: 0xf7f2e7e2
   25834:	svclt	0x0000eebe
   25838:	andeq	sp, r9, ip, ror #9
   2583c:	andeq	r0, r0, r8, asr #4
   25840:	andeq	r1, r6, r2, lsr r3
   25844:	andeq	r1, r6, r6, lsl r3
   25848:	andeq	sp, r9, r2, lsr #9
   2584c:	andeq	r4, r3, r2, ror #19
   25850:	andeq	r8, r3, lr, lsl #11
   25854:	muleq	r3, ip, r9
   25858:	muleq	r3, r8, r9
   2585c:	addlt	fp, r3, r0, lsl #10
   25860:	strmi	r9, [sl], -r0, lsl #4
   25864:	movwcs	r9, #769	; 0x301
   25868:	cdp2	0, 15, cr15, cr8, cr7, {1}
   2586c:			; <UNDEFINED> instruction: 0xf85db003
   25870:	svclt	0x0000fb04
   25874:	ldrdlt	fp, [r4], r0
   25878:	movwcs	lr, #18897	; 0x49d1
   2587c:	ldmib	r1, {r2, r3, r9, sl, lr}^
   25880:	stmdami	lr, {r1, r8, r9, sl, sp, lr}
   25884:	movwcs	lr, #10701	; 0x29cd
   25888:	strvs	lr, [r0, -sp, asr #19]
   2588c:	ldmib	r1, {r3, r4, r5, r6, sl, lr}^
   25890:			; <UNDEFINED> instruction: 0xf0212300
   25894:	bmi	2e4eb0 <strspn@plt+0x2cc4a8>
   25898:	bvs	fe82e4a0 <strspn@plt+0xfe815a98>
   2589c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   258a0:	bmi	22e4a8 <strspn@plt+0x215aa0>
   258a4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   258a8:	ldc2	0, cr15, [r2, #172]!	; 0xac
   258ac:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   258b0:	ldc2	0, cr15, [ip, #132]	; 0x84
   258b4:	andlt	r2, r4, r1
   258b8:	svclt	0x0000bdd0
   258bc:	andeq	r4, r3, r8, ror r9
   258c0:	andeq	lr, r7, r0, lsr #32
   258c4:	muleq	r3, r6, r9
   258c8:	ldrdeq	r8, [r3], -sl
   258cc:			; <UNDEFINED> instruction: 0x4606b570
   258d0:	strmi	fp, [sp], -r2, lsl #1
   258d4:	ldmdavs	ip, {r0, r1, r3, r4, r8, ip, sp, pc}
   258d8:	stccc	3, cr11, [r1], {4}
   258dc:	ldmdavs	r3!, {r2, r3, r4, sp, lr}
   258e0:	strle	r0, [sl, #-1883]	; 0xfffff8a5
   258e4:	ldmdami	r1, {r0, r3, r5, r7, r8, fp, sp, lr}
   258e8:	movwcs	lr, #18901	; 0x49d5
   258ec:	tstls	r0, r8, ror r4
   258f0:	ldc2l	0, cr15, [r6, #-132]	; 0xffffff7c
   258f4:	andlt	r2, r2, r1
   258f8:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   258fc:			; <UNDEFINED> instruction: 0xf0214478
   25900:	stmdavs	r9!, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   25904:			; <UNDEFINED> instruction: 0xf0274630
   25908:	stmdami	sl, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2590c:	movwcs	lr, #10709	; 0x29d5
   25910:			; <UNDEFINED> instruction: 0xf0214478
   25914:	andcs	pc, r1, r5, asr #26
   25918:	ldcllt	0, cr11, [r0, #-8]!
   2591c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   25920:	stc2l	0, cr15, [r4, #-132]!	; 0xffffff7c
   25924:	andlt	r4, r2, r0, lsr #12
   25928:	svclt	0x0000bd70
   2592c:	andeq	r4, r3, r4, lsl #19
   25930:	andeq	r4, r3, r4, asr r9
   25934:	andeq	r4, r3, ip, asr #18
   25938:	andeq	sp, r2, lr, ror #16
   2593c:			; <UNDEFINED> instruction: 0x4604b5f0
   25940:			; <UNDEFINED> instruction: 0x4616489d
   25944:	vpmin.s8	d20, d25, d13
   25948:	ldrbtmi	r4, [r8], #-822	; 0xfffffcca
   2594c:	tsteq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   25950:	umlallt	r4, fp, r9, r2
   25954:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   25958:			; <UNDEFINED> instruction: 0xf04f9229
   2595c:			; <UNDEFINED> instruction: 0xf0000200
   25960:	stmdale	r8!, {r2, r3, r7, pc}
   25964:	movwmi	pc, #37449	; 0x9249	; <UNPREDICTABLE>
   25968:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   2596c:			; <UNDEFINED> instruction: 0xf0004299
   25970:	vqadd.s8	q12, <illegal reg q12.5>, <illegal reg q1.5>
   25974:	vsubw.s8	q10, q2, d13
   25978:	addsmi	r0, r9, #32, 6	; 0x80000000
   2597c:	ldmmi	r0, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   25980:			; <UNDEFINED> instruction: 0xf0214478
   25984:	blge	2e4e58 <strspn@plt+0x2cc450>
   25988:	movwls	r2, #4384	; 0x1120
   2598c:	movwcs	r4, #1586	; 0x632
   25990:	tstls	r0, r0, lsr #12
   25994:	cdp2	0, 9, cr15, cr4, cr7, {1}
   25998:	subsle	r2, r2, r0, lsl #16
   2599c:	bmi	fe26efa4 <strspn@plt+0xfe25659c>
   259a0:	ldrbtmi	r4, [sl], #-2950	; 0xfffff47a
   259a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   259a8:	subsmi	r9, sl, r9, lsr #22
   259ac:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   259b0:	eorlt	r4, fp, r8, lsr #12
   259b4:	vmla.f32	<illegal reg q13.5>, q11, q8
   259b8:	vsubw.s8	q11, q6, d11
   259bc:	addsmi	r0, r9, #32, 6	; 0x80000000
   259c0:	stmdavs	r3!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   259c4:	ldrble	r0, [r3, #-1883]	; 0xfffff8a5
   259c8:	blcs	3fd5c <strspn@plt+0x27354>
   259cc:	ldmdami	lr!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   259d0:			; <UNDEFINED> instruction: 0xf0214478
   259d4:	blge	4e4e08 <strspn@plt+0x4cc400>
   259d8:	movwls	r2, #4384	; 0x1120
   259dc:	movwcs	r4, #1586	; 0x632
   259e0:	tstls	r0, r0, lsr #12
   259e4:	cdp2	0, 6, cr15, cr12, cr7, {1}
   259e8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   259ec:	stmdavs	r5!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
   259f0:	streq	pc, [r4, #-21]	; 0xffffffeb
   259f4:	addshi	pc, ip, r0
   259f8:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
   259fc:	ldc2l	0, cr15, [r6], #132	; 0x84
   25a00:			; <UNDEFINED> instruction: 0x463b4a73
   25a04:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   25a08:	andcc	r9, ip, #1441792	; 0x160000
   25a0c:	bmi	1c8a214 <strspn@plt+0x1c7180c>
   25a10:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
   25a14:	ldc2l	0, cr15, [ip], #172	; 0xac
   25a18:	ldmdbls	r7, {r0, r1, r2, r3, r5, r6, fp, lr}
   25a1c:			; <UNDEFINED> instruction: 0xf0214478
   25a20:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   25a24:	streq	pc, [r2, #-19]	; 0xffffffed
   25a28:	adchi	pc, ip, r0
   25a2c:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   25a30:	ldc2l	0, cr15, [ip], {33}	; 0x21
   25a34:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
   25a38:	ldc2l	0, cr15, [r8], {33}	; 0x21
   25a3c:	strbcs	lr, [r0, #-1966]	; 0xfffff852
   25a40:	stmdami	r8!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   25a44:			; <UNDEFINED> instruction: 0xf0214478
   25a48:			; <UNDEFINED> instruction: 0x4620fcd1
   25a4c:			; <UNDEFINED> instruction: 0xf027990a
   25a50:	ldmib	sp, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   25a54:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
   25a58:	stmdami	r3!, {r4, r8, sl, lr}^
   25a5c:	movwcs	lr, #2509	; 0x9cd
   25a60:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
   25a64:	stmib	sp, {r2, r3, r8, r9, sp}^
   25a68:			; <UNDEFINED> instruction: 0xf0214502
   25a6c:			; <UNDEFINED> instruction: 0xe795fc99
   25a70:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   25a74:	ldc2	0, cr15, [sl], #132	; 0x84
   25a78:	stmdavs	r3!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   25a7c:	andls	r2, r9, #536870912	; 0x20000000
   25a80:	ldrble	r0, [r0, #-1881]	; 0xfffff8a7
   25a84:	blcs	3fe18 <strspn@plt+0x27410>
   25a88:	ldmdami	r9, {r3, r7, r8, ip, lr, pc}^
   25a8c:			; <UNDEFINED> instruction: 0xf0214478
   25a90:	blge	6e4d4c <strspn@plt+0x6cc344>
   25a94:	movwls	r2, #4376	; 0x1118
   25a98:	movwcs	r4, #1586	; 0x632
   25a9c:	tstls	r0, r0, lsr #12
   25aa0:	cdp2	0, 0, cr15, cr14, cr7, {1}
   25aa4:			; <UNDEFINED> instruction: 0xf47f2800
   25aa8:	ldmdami	r2, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   25aac:			; <UNDEFINED> instruction: 0xf0214478
   25ab0:	stmdavs	r3!, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   25ab4:	ldrble	r0, [r7, #-1882]	; 0xfffff8a6
   25ab8:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
   25abc:	ldc2	0, cr15, [r6], {33}	; 0x21
   25ac0:			; <UNDEFINED> instruction: 0xf8bd68a3
   25ac4:			; <UNDEFINED> instruction: 0xf0132078
   25ac8:	andle	r0, r4, r2, lsl #6
   25acc:	addsmi	r9, sl, #9216	; 0x2400
   25ad0:	blge	295908 <strspn@plt+0x27cf00>
   25ad4:	svcmi	0x00492300
   25ad8:	stclmi	0, cr2, [r9, #-0]
   25adc:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   25ae0:	ldrbtmi	r9, [pc], #-771	; 25ae8 <strspn@plt+0xd0e0>
   25ae4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   25ae8:	strls	r0, [r1, #-5]
   25aec:	andls	sl, r4, sl, lsl #22
   25af0:	strtmi	r2, [r0], -r0, lsr #12
   25af4:	strls	r9, [r0], -r2, lsl #14
   25af8:			; <UNDEFINED> instruction: 0xf838f028
   25afc:	stmdami	r1, {r0, r2, r9, sl, lr}^
   25b00:			; <UNDEFINED> instruction: 0xf0214478
   25b04:	stccs	12, cr15, [r0, #-460]	; 0xfffffe34
   25b08:	svcge	0x0048f43f
   25b0c:			; <UNDEFINED> instruction: 0xf0156825
   25b10:			; <UNDEFINED> instruction: 0xf43f0504
   25b14:	strb	sl, [r1, -r4, asr #30]
   25b18:			; <UNDEFINED> instruction: 0x4631483b
   25b1c:	ldrbtmi	r2, [r8], #-1408	; 0xfffffa80
   25b20:	ldc2	0, cr15, [lr], #-132	; 0xffffff7c
   25b24:	ldmdami	r9!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   25b28:			; <UNDEFINED> instruction: 0xf0214478
   25b2c:	sbfx	pc, pc, #24, #17
   25b30:			; <UNDEFINED> instruction: 0x6714e9dd
   25b34:	ldmib	sp, {r1, r2, r4, r5, fp, lr}^
   25b38:	ldrbtmi	r2, [r8], #-786	; 0xfffffcee
   25b3c:	strvs	lr, [r0, -sp, asr #19]
   25b40:	stc2	0, cr15, [lr], #-132	; 0xffffff7c
   25b44:	bmi	d38018 <strspn@plt+0xd1f610>
   25b48:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   25b4c:	tstcc	ip, r6, lsl r8
   25b50:	tstls	r0, sl, ror r4
   25b54:	strls	r4, [r1, #-1577]	; 0xfffff9d7
   25b58:	mrrc2	0, 2, pc, sl, cr11	; <UNPREDICTABLE>
   25b5c:	ldmdbls	r8, {r0, r1, r2, r3, r5, fp, lr}
   25b60:			; <UNDEFINED> instruction: 0xf0214478
   25b64:	sdiv	sl, sp, ip
   25b68:	tstcs	ip, #3620864	; 0x374000
   25b6c:	ldrhtne	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   25b70:	stmib	sp, {r0, r1, r3, r5, fp, lr}^
   25b74:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   25b78:	tstcs	sl, #3620864	; 0x374000
   25b7c:			; <UNDEFINED> instruction: 0xf0219102
   25b80:	ldr	pc, [r9, pc, lsl #24]
   25b84:	svcmi	0x00284827
   25b88:			; <UNDEFINED> instruction: 0xf0214478
   25b8c:	bmi	a24c50 <strspn@plt+0xa0c248>
   25b90:			; <UNDEFINED> instruction: 0xf106447f
   25b94:	ldrbtmi	r0, [sl], #-288	; 0xfffffee0
   25b98:	stmib	sp, {r3, r4, r5, r9, sl, sp}^
   25b9c:	blge	6af7a8 <strspn@plt+0x696da0>
   25ba0:			; <UNDEFINED> instruction: 0x46209a17
   25ba4:	strls	r9, [r5, #-1286]	; 0xfffffafa
   25ba8:	strpl	lr, [r3, #-2509]	; 0xfffff633
   25bac:			; <UNDEFINED> instruction: 0xf0279600
   25bb0:			; <UNDEFINED> instruction: 0xe73fffdd
   25bb4:	ldcl	7, cr15, [ip], #968	; 0x3c8
   25bb8:	andeq	sp, r9, r6, lsl r3
   25bbc:	andeq	r0, r0, r8, asr #4
   25bc0:	andeq	r1, r6, r4, asr #2
   25bc4:			; <UNDEFINED> instruction: 0x0009d2be
   25bc8:	andeq	sp, r2, r4, asr sp
   25bcc:	andeq	r4, r3, r2, ror #18
   25bd0:			; <UNDEFINED> instruction: 0x0007deb6
   25bd4:	andeq	r4, r3, r2, lsr #18
   25bd8:	andeq	r4, r3, ip, asr #18
   25bdc:	andeq	lr, r2, r6, ror #30
   25be0:	andeq	r8, r3, r2, asr r3
   25be4:	andeq	r4, r3, ip, asr #16
   25be8:	andeq	r4, r3, ip, lsr r8
   25bec:	andeq	r1, r6, r2, asr r0
   25bf0:	muleq	r2, r8, ip
   25bf4:	andeq	pc, r3, ip, ror r0	; <UNPREDICTABLE>
   25bf8:	andeq	sp, r2, r2, ror #25
   25bfc:			; <UNDEFINED> instruction: 0xfffffde7
   25c00:			; <UNDEFINED> instruction: 0xfffffd75
   25c04:	andeq	r8, r3, r8, lsl #5
   25c08:	andeq	r1, r3, lr, ror r4
   25c0c:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   25c10:	andeq	r4, r3, lr, asr #15
   25c14:	andeq	sp, r7, r2, ror sp
   25c18:	andeq	r4, r3, r4, ror #15
   25c1c:	andeq	r4, r3, r4, ror #15
   25c20:	andeq	r4, r3, lr, asr r7
   25c24:	strdeq	r4, [r3], -r8
   25c28:			; <UNDEFINED> instruction: 0xfffffce1
   25c2c:			; <UNDEFINED> instruction: 0xfffffcc3
   25c30:	bmi	338864 <strspn@plt+0x31fe5c>
   25c34:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   25c38:	ldmpl	sp, {r2, r9, sl, lr}
   25c3c:	cmplt	r1, r9, lsr #16
   25c40:	strtmi	r4, [r0], -r9, lsl #22
   25c44:	pop	{r0, r3, r9, fp, lr}
   25c48:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
   25c4c:			; <UNDEFINED> instruction: 0xf7f4447a
   25c50:	mulcs	r1, sp, fp
   25c54:	cdp2	0, 9, cr15, cr10, cr14, {0}
   25c58:	eorvs	r4, r8, r1, lsl #12
   25c5c:	svclt	0x0000e7f0
   25c60:	andeq	sp, r9, ip, lsr #32
   25c64:	andeq	r0, r0, r0, lsl #4
   25c68:	muleq	r3, r6, r8
   25c6c:	andeq	r0, r0, r1, ror #1
   25c70:	bmi	3388a4 <strspn@plt+0x31fe9c>
   25c74:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   25c78:	ldmpl	sp, {r2, r9, sl, lr}
   25c7c:	cmplt	r1, r9, lsr #16
   25c80:	strtmi	r4, [r0], -r9, lsl #22
   25c84:	pop	{r0, r3, r9, fp, lr}
   25c88:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
   25c8c:			; <UNDEFINED> instruction: 0xf7f4447a
   25c90:	andcs	fp, r1, sp, ror fp
   25c94:	cdp2	0, 7, cr15, cr10, cr14, {0}
   25c98:	eorvs	r4, r8, r1, lsl #12
   25c9c:	svclt	0x0000e7f0
   25ca0:	andeq	ip, r9, ip, ror #31
   25ca4:	andeq	r0, r0, r4, asr r2
   25ca8:	andeq	r4, r3, r6, asr r8
   25cac:	andeq	r0, r0, r1, lsr #1
   25cb0:	bmi	3388e4 <strspn@plt+0x31fedc>
   25cb4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   25cb8:	ldmpl	sp, {r2, r9, sl, lr}
   25cbc:	cmplt	r1, r9, lsr #16
   25cc0:	strtmi	r4, [r0], -r9, lsl #22
   25cc4:	pop	{r0, r3, r9, fp, lr}
   25cc8:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
   25ccc:			; <UNDEFINED> instruction: 0xf7f4447a
   25cd0:	andcs	fp, r1, sp, asr fp
   25cd4:	cdp2	0, 5, cr15, cr10, cr14, {0}
   25cd8:	eorvs	r4, r8, r1, lsl #12
   25cdc:	svclt	0x0000e7f0
   25ce0:	andeq	ip, r9, ip, lsr #31
   25ce4:	andeq	r0, r0, r0, lsr #6
   25ce8:	andeq	sp, r2, lr, asr #6
   25cec:	ldrdeq	r0, [r0], -r1
   25cf0:	bmi	338924 <strspn@plt+0x31ff1c>
   25cf4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   25cf8:	ldmpl	sp, {r2, r9, sl, lr}
   25cfc:	cmplt	r1, r9, lsr #16
   25d00:	strtmi	r4, [r0], -r9, lsl #22
   25d04:	pop	{r0, r3, r9, fp, lr}
   25d08:	ldrbtmi	r4, [fp], #-112	; 0xffffff90
   25d0c:			; <UNDEFINED> instruction: 0xf7f4447a
   25d10:	andcs	fp, r1, sp, lsr fp
   25d14:	cdp2	0, 3, cr15, cr10, cr14, {0}
   25d18:	eorvs	r4, r8, r1, lsl #12
   25d1c:	svclt	0x0000e7f0
   25d20:	andeq	ip, r9, ip, ror #30
   25d24:	andeq	r0, r0, r0, asr r3
   25d28:	andeq	r9, r4, r6, asr #3
   25d2c:	andeq	r0, r0, r9, lsr r0
   25d30:	addlt	fp, r3, r0, lsl #10
   25d34:			; <UNDEFINED> instruction: 0xf06f2100
   25d38:	movwcs	r4, #512	; 0x200
   25d3c:			; <UNDEFINED> instruction: 0xf0229100
   25d40:	andlt	pc, r3, r9, lsl fp	; <UNPREDICTABLE>
   25d44:	blx	163ec2 <strspn@plt+0x14b4ba>
   25d48:			; <UNDEFINED> instruction: 0x4606b570
   25d4c:	ldrtmi	r4, [r0], -ip, lsl #26
   25d50:	strcs	r4, [r0], #-2316	; 0xfffff6f4
   25d54:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   25d58:			; <UNDEFINED> instruction: 0xf7f23504
   25d5c:	cmplt	r8, r0, ror #24
   25d60:	cfstrscs	mvf3, [r5], {1}
   25d64:			; <UNDEFINED> instruction: 0xf855d008
   25d68:	ldrtmi	r1, [r0], -r4, lsl #22
   25d6c:	mrrc	7, 15, pc, r6, cr2	; <UNPREDICTABLE>
   25d70:	mvnsle	r2, r0, lsl #16
   25d74:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   25d78:	rscscc	pc, pc, pc, asr #32
   25d7c:	svclt	0x0000bd70
   25d80:	andeq	sp, r7, r0, ror #24
   25d84:	muleq	r3, r6, r7
   25d88:			; <UNDEFINED> instruction: 0x4604b538
   25d8c:	bmi	2f89bc <strspn@plt+0x2dffb4>
   25d90:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   25d94:			; <UNDEFINED> instruction: 0xb1216829
   25d98:	pop	{r5, r9, sl, lr}
   25d9c:			; <UNDEFINED> instruction: 0xf7f44038
   25da0:	andcs	fp, r1, r5, lsr #17
   25da4:	ldc2l	0, cr15, [r2, #56]!	; 0x38
   25da8:	strmi	r6, [r1], -r8, lsr #32
   25dac:	pop	{r5, r9, sl, lr}
   25db0:			; <UNDEFINED> instruction: 0xf7f44038
   25db4:	svclt	0x0000b89b
   25db8:	ldrdeq	ip, [r9], -r0
   25dbc:	ldrdeq	r0, [r0], -r8
   25dc0:			; <UNDEFINED> instruction: 0x4604b538
   25dc4:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
   25dc8:			; <UNDEFINED> instruction: 0xb1216829
   25dcc:	pop	{r5, r9, sl, lr}
   25dd0:			; <UNDEFINED> instruction: 0xf7f44038
   25dd4:	andcs	fp, r1, fp, lsl #17
   25dd8:	ldc2l	0, cr15, [r8, #56]	; 0x38
   25ddc:	strmi	r6, [r1], -r8, lsr #32
   25de0:	pop	{r5, r9, sl, lr}
   25de4:			; <UNDEFINED> instruction: 0xf7f44038
   25de8:	svclt	0x0000b881
   25dec:	andeq	sp, r9, r6, lsl #14
   25df0:			; <UNDEFINED> instruction: 0x4604b538
   25df4:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
   25df8:			; <UNDEFINED> instruction: 0xb1216869
   25dfc:	pop	{r5, r9, sl, lr}
   25e00:			; <UNDEFINED> instruction: 0xf7f44038
   25e04:	andcs	fp, r1, r3, ror r8
   25e08:	stc2l	0, cr15, [r0, #56]	; 0x38
   25e0c:	strmi	r6, [r1], -r8, rrx
   25e10:	pop	{r5, r9, sl, lr}
   25e14:			; <UNDEFINED> instruction: 0xf7f44038
   25e18:	svclt	0x0000b869
   25e1c:	ldrdeq	sp, [r9], -r6
   25e20:			; <UNDEFINED> instruction: 0x4604b538
   25e24:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
   25e28:			; <UNDEFINED> instruction: 0xb12168a9
   25e2c:	pop	{r5, r9, sl, lr}
   25e30:			; <UNDEFINED> instruction: 0xf7f44038
   25e34:	andcs	fp, r1, fp, asr r8
   25e38:	stc2	0, cr15, [r8, #56]!	; 0x38
   25e3c:	strmi	r6, [r1], -r8, lsr #1
   25e40:	pop	{r5, r9, sl, lr}
   25e44:			; <UNDEFINED> instruction: 0xf7f44038
   25e48:	svclt	0x0000b851
   25e4c:	andeq	sp, r9, r6, lsr #13
   25e50:	ldrlt	r4, [r0, #-2318]	; 0xfffff6f2
   25e54:			; <UNDEFINED> instruction: 0x46044479
   25e58:	bl	363e28 <strspn@plt+0x34b420>
   25e5c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   25e60:	bmi	354448 <strspn@plt+0x33ba40>
   25e64:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   25e68:	svccs	0x0082f5b3
   25e6c:	pop	{r0, r1, r8, r9, ip, lr, pc}
   25e70:			; <UNDEFINED> instruction: 0xf0054010
   25e74:	stmdami	r8, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, pc}
   25e78:			; <UNDEFINED> instruction: 0x4010e8bd
   25e7c:			; <UNDEFINED> instruction: 0xf7fd4478
   25e80:	stmdami	r6, {r0, r2, sl, fp, ip, sp, pc}
   25e84:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   25e88:	stc2	7, cr15, [sl], #-1012	; 0xfffffc0c
   25e8c:	andeq	r4, r3, r4, lsr #13
   25e90:	andeq	ip, r9, r2, lsl #28
   25e94:	andeq	r0, r0, r4, asr #6
   25e98:	andeq	r4, r3, r4, lsl #13
   25e9c:	andeq	r4, r3, sl, lsr #13
   25ea0:	strdlt	fp, [r3], r0
   25ea4:	blcc	c43eb8 <strspn@plt+0xc2b4b0>
   25ea8:	stmdble	r5!, {r0, r3, r8, r9, fp, sp}
   25eac:	andcs	r4, r3, #376832	; 0x5c000
   25eb0:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
   25eb4:	stc	7, cr15, [lr], #968	; 0x3c8
   25eb8:	svcmi	0x0015b1e0
   25ebc:	ldrbtmi	r2, [pc], #-1281	; 25ec4 <strspn@plt+0xd4bc>
   25ec0:			; <UNDEFINED> instruction: 0xf01b4628
   25ec4:	andcs	pc, r3, #23, 30	; 0x5c
   25ec8:			; <UNDEFINED> instruction: 0x46044639
   25ecc:			; <UNDEFINED> instruction: 0xf7f2b158
   25ed0:	ldrtmi	lr, [r1], -r2, lsr #25
   25ed4:	stclne	6, cr4, [r0], #12
   25ed8:			; <UNDEFINED> instruction: 0xf7f2b92b
   25edc:	ldmdblt	r0, {r5, r7, r8, r9, fp, sp, lr, pc}
   25ee0:	andlt	r4, r3, r8, lsr #12
   25ee4:	strcc	fp, [r1, #-3568]	; 0xfffff210
   25ee8:	svcvc	0x0080f5b5
   25eec:			; <UNDEFINED> instruction: 0xf04fd1e8
   25ef0:	udf	#21343	; 0x535f
   25ef4:	strb	r3, [r0, r3, lsl #12]!
   25ef8:	rscscs	r2, pc, #0, 2
   25efc:	mrsls	r2, LR_irq
   25f00:	blx	e61f90 <strspn@plt+0xe49588>
   25f04:	strtmi	r4, [r8], -r5, lsl #12
   25f08:	ldcllt	0, cr11, [r0, #12]!
   25f0c:	andeq	r2, r5, r2, lsr r1
   25f10:	andeq	r2, r5, r6, lsr #2
   25f14:	mrcne	5, 0, fp, cr14, cr0, {7}
   25f18:	stmdavc	fp, {r2, r3, r9, sl, lr}
   25f1c:			; <UNDEFINED> instruction: 0x4615491a
   25f20:	svclt	0x00184a1a
   25f24:	ldrbtmi	r2, [r9], #-1800	; 0xfffff8f8
   25f28:	ldrcs	fp, [r0, -r8, lsl #30]
   25f2c:	addlt	r4, r7, fp, lsr r2
   25f30:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   25f34:			; <UNDEFINED> instruction: 0xf04f9205
   25f38:	andle	r0, sl, r0, lsl #4
   25f3c:	bmi	52df44 <strspn@plt+0x51553c>
   25f40:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   25f44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25f48:	subsmi	r9, sl, r5, lsl #22
   25f4c:	andlt	sp, r7, sl, lsl r1
   25f50:	stmdbge	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   25f54:			; <UNDEFINED> instruction: 0xf0269101
   25f58:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   25f5c:	stmdahi	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   25f60:	mvnsvc	pc, #82837504	; 0x4f00000
   25f64:	addsmi	r9, r8, #16384	; 0x4000
   25f68:	ldrtmi	sp, [r2], -r7
   25f6c:	blx	17e3f62 <strspn@plt+0x17cb55a>
   25f70:	andcs	r7, r1, r3, lsr #16
   25f74:	eorvc	r4, r7, pc, lsl r3
   25f78:			; <UNDEFINED> instruction: 0xf7fbe7e1
   25f7c:	stmdbls	r1, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   25f80:	ldrb	r8, [r2, r8, lsr #32]!
   25f84:	bl	563f54 <strspn@plt+0x54b54c>
   25f88:	andeq	ip, r9, sl, lsr sp
   25f8c:	andeq	r0, r0, r8, asr #4
   25f90:	andeq	ip, r9, lr, lsl sp
   25f94:	svcmi	0x00f0e92d
   25f98:	blge	4921f4 <strspn@plt+0x4797ec>
   25f9c:	stmib	sp, {sl, sp}^
   25fa0:			; <UNDEFINED> instruction: 0xf64f1304
   25fa4:			; <UNDEFINED> instruction: 0xf8df73ff
   25fa8:	andls	r1, r7, #28, 8	; 0x1c000000
   25fac:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   25fb0:			; <UNDEFINED> instruction: 0xf8df4479
   25fb4:	stmpl	sl, {r3, r4, sl, ip, lr}
   25fb8:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   25fbc:			; <UNDEFINED> instruction: 0xf04f9213
   25fc0:			; <UNDEFINED> instruction: 0xf04f0200
   25fc4:	stmib	sp, {r0, r9, ip}^
   25fc8:	andsls	r4, r0, #285212672	; 0x11000000
   25fcc:	subcc	pc, r8, sp, lsr #17
   25fd0:			; <UNDEFINED> instruction: 0xf02b9006
   25fd4:	stmdavc	r2, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   25fd8:			; <UNDEFINED> instruction: 0xf1a29003
   25fdc:	blx	fece6ccc <strspn@plt+0xfecce2c4>
   25fe0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   25fe4:	svclt	0x000842a2
   25fe8:	blcs	2ebf4 <strspn@plt+0x161ec>
   25fec:	blmi	ffe5a1dc <strspn@plt+0xffe417d4>
   25ff0:	movwls	r4, #9339	; 0x247b
   25ff4:			; <UNDEFINED> instruction: 0xf00e2001
   25ff8:	strmi	pc, [r6], -r9, asr #25
   25ffc:	ldrtmi	r9, [r1], -r2, lsl #16
   26000:			; <UNDEFINED> instruction: 0xff74f7f3
   26004:			; <UNDEFINED> instruction: 0xf7f29803
   26008:			; <UNDEFINED> instruction: 0xf89dea80
   2600c:	ldrbeq	r3, [fp], r4, asr #32
   26010:	qaddcs	sp, r8, r0
   26014:			; <UNDEFINED> instruction: 0xf00e4630
   26018:	ldrhlt	pc, [r8, #-189]!	; 0xffffff43	; <UNPREDICTABLE>
   2601c:	tstcs	r1, r0, lsr r6
   26020:	ldc2	0, cr15, [r8], #56	; 0x38
   26024:	blmi	ffa38bd8 <strspn@plt+0xffa201d0>
   26028:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2602c:	blls	50009c <strspn@plt+0x4e7694>
   26030:			; <UNDEFINED> instruction: 0xf040405a
   26034:	andslt	r8, r5, r5, asr #3
   26038:	svchi	0x00f0e8bd
   2603c:	ldrbtmi	r4, [pc], #-4070	; 26044 <strspn@plt+0xd63c>
   26040:	blcs	40434 <strspn@plt+0x27a2c>
   26044:	bmi	ff99a130 <strspn@plt+0xff981728>
   26048:			; <UNDEFINED> instruction: 0xf8554be5
   2604c:	stmiapl	sl!, {r1, pc}^
   26050:	ldrdcc	pc, [r0], -r8
   26054:	movtlt	r6, #47127	; 0xb817
   26058:	sbcsle	r2, pc, r0, lsl #30
   2605c:	orrge	pc, r4, #14614528	; 0xdf0000
   26060:			; <UNDEFINED> instruction: 0xf04f2500
   26064:	ldrbtmi	r0, [sl], #2316	; 0x90c
   26068:	strcc	lr, [r1, #-2]
   2606c:	ldrhle	r4, [r5], #45	; 0x2d
   26070:	ldrtmi	r2, [r1], -r0, lsl #4
   26074:			; <UNDEFINED> instruction: 0xf00e4628
   26078:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2607c:			; <UNDEFINED> instruction: 0xf8dad0f5
   26080:	andcs	r1, r0, #12
   26084:			; <UNDEFINED> instruction: 0xf00e4628
   26088:	blx	2a51d6 <strspn@plt+0x28c7ce>
   2608c:	blge	4650a8 <strspn@plt+0x44c6a0>
   26090:	ldrd	pc, [r0], -r8
   26094:	strbtmi	ip, [r3], -r7, lsl #22
   26098:			; <UNDEFINED> instruction: 0xf84e44f4
   2609c:			; <UNDEFINED> instruction: 0xf8cc0003
   260a0:			; <UNDEFINED> instruction: 0xf8cc2008
   260a4:			; <UNDEFINED> instruction: 0xf8ac1004
   260a8:	ldrb	r4, [lr, sl]
   260ac:	ldrtmi	r2, [r8], -ip, lsl #2
   260b0:	ldc2l	0, cr15, [r6, #-172]	; 0xffffff54
   260b4:	andeq	pc, r0, r8, asr #17
   260b8:	andcs	lr, r1, lr, asr #15
   260bc:	stc2l	0, cr15, [r6], #-56	; 0xffffffc8
   260c0:			; <UNDEFINED> instruction: 0xe7c060f8
   260c4:	blcs	4ccdc <strspn@plt+0x342d4>
   260c8:	sbcshi	pc, r2, r0
   260cc:			; <UNDEFINED> instruction: 0xf0162026
   260d0:			; <UNDEFINED> instruction: 0xf89dfc29
   260d4:			; <UNDEFINED> instruction: 0xf0433044
   260d8:			; <UNDEFINED> instruction: 0xf88d0302
   260dc:			; <UNDEFINED> instruction: 0xf8ad3044
   260e0:	ldr	r0, [r6, r6, asr #32]
   260e4:	vmlsge.f16	s8, s29, s0	; <UNPREDICTABLE>
   260e8:	movwls	r4, #58908	; 0xe61c
   260ec:			; <UNDEFINED> instruction: 0x46324479
   260f0:	rscslt	pc, r8, #14614528	; 0xdf0000
   260f4:			; <UNDEFINED> instruction: 0xf7f2460f
   260f8:			; <UNDEFINED> instruction: 0xf8dfeae0
   260fc:	ldrbtmi	sl, [fp], #756	; 0x2f4
   26100:	strdls	r4, [r2], -sl
   26104:			; <UNDEFINED> instruction: 0x46394632
   26108:			; <UNDEFINED> instruction: 0xf7f22000
   2610c:	pkhtbmi	lr, r0, r6, asr #21
   26110:			; <UNDEFINED> instruction: 0xf0002800
   26114:	andcs	r8, r5, #147	; 0x93
   26118:			; <UNDEFINED> instruction: 0xf7f24659
   2611c:	pkhtbmi	lr, r1, r0, asr #24
   26120:	rsble	r2, r8, r0, lsl #16
   26124:	ldrbmi	r2, [r1], -r8, lsl #4
   26128:			; <UNDEFINED> instruction: 0xf7f24640
   2612c:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
   26130:	addhi	pc, r9, r0
   26134:	andcs	r4, r6, #2867200	; 0x2bc000
   26138:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2613c:	ldc	7, cr15, [lr], #-968	; 0xfffffc38
   26140:			; <UNDEFINED> instruction: 0xf0002800
   26144:	blls	1463e4 <strspn@plt+0x12d9dc>
   26148:			; <UNDEFINED> instruction: 0xf0402b00
   2614c:	stmibmi	sl!, {r0, r4, r7, pc}
   26150:	strbmi	r2, [r0], -r7, lsl #4
   26154:			; <UNDEFINED> instruction: 0xf7f24479
   26158:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
   2615c:	rschi	pc, r4, r0, asr #32
   26160:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   26164:	svceq	0x0006f013
   26168:	addhi	pc, r2, r0, asr #32
   2616c:	bl	136413c <strspn@plt+0x134b734>
   26170:			; <UNDEFINED> instruction: 0x9010f8dd
   26174:	stmdaeq	r7, {r3, r8, ip, sp, lr, pc}
   26178:	andls	r4, ip, sl, asr #12
   2617c:	stmdbls	ip, {r6, r9, sl, lr}
   26180:	andls	pc, r0, r1, asr #17
   26184:			; <UNDEFINED> instruction: 0xf7f2a90f
   26188:			; <UNDEFINED> instruction: 0xf8ddeb6c
   2618c:	strbmi	ip, [r0, #60]!	; 0x3c
   26190:	strmi	r4, [fp], -r2, lsl #12
   26194:			; <UNDEFINED> instruction: 0xf89cd06c
   26198:	stmdbcs	r0, {ip}
   2619c:	andls	sp, r8, #104, 2
   261a0:	eorls	pc, r4, sp, asr #17
   261a4:	ldrdeq	lr, [r8, -sp]
   261a8:	svclt	0x0008428b
   261ac:	cmple	pc, r2, lsl #5
   261b0:	mvnscc	pc, r2, lsl r1	; <UNPREDICTABLE>
   261b4:			; <UNDEFINED> instruction: 0xf143910a
   261b8:	strdls	r3, [fp, -pc]
   261bc:	ldrdeq	lr, [sl, -sp]
   261c0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   261c4:	stmdaeq	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   261c8:	svclt	0x00084589
   261cc:			; <UNDEFINED> instruction: 0xf0804580
   261d0:	blls	346588 <strspn@plt+0x32db80>
   261d4:	ldrdhi	pc, [r0], -r3
   261d8:	svceq	0x0000f1b8
   261dc:	strbmi	sp, [r0], -r8, asr #2
   261e0:	blx	fe862242 <strspn@plt+0xfe84983a>
   261e4:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   261e8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   261ec:	subcc	pc, r4, sp, lsl #17
   261f0:	subeq	pc, r6, sp, lsr #17
   261f4:			; <UNDEFINED> instruction: 0xf8dfe786
   261f8:			; <UNDEFINED> instruction: 0xf108c204
   261fc:	stmdbge	pc, {r0, r2}	; <UNPREDICTABLE>
   26200:	rscsvc	pc, pc, #82837504	; 0x4f00000
   26204:	movwcs	r4, #1276	; 0x4fc
   26208:	andgt	pc, r0, sp, asr #17
   2620c:			; <UNDEFINED> instruction: 0xf8b2f022
   26210:	stcle	8, cr2, [sp, #-0]
   26214:			; <UNDEFINED> instruction: 0xf8ad9b0f
   26218:	ldmdavc	sl, {r6}
   2621c:	ldmdavc	sl, {r1, r4, r5, r6, r8, r9, ip, sp, pc}^
   26220:	cmple	r3, r0, lsl #20
   26224:			; <UNDEFINED> instruction: 0x46394632
   26228:	movwcs	r2, #4096	; 0x1000
   2622c:	subcc	pc, r2, sp, lsr #17
   26230:	b	10e4200 <strspn@plt+0x10cb7f8>
   26234:	stmdacs	r0, {r7, r9, sl, lr}
   26238:	svcge	0x006df47f
   2623c:	blcs	4ce4c <strspn@plt+0x34444>
   26240:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
   26244:			; <UNDEFINED> instruction: 0xf89de014
   26248:			; <UNDEFINED> instruction: 0xf0122044
   2624c:	tstle	pc, r0, lsr #4
   26250:	andeq	pc, r8, r8, lsl #2
   26254:			; <UNDEFINED> instruction: 0xf7f34611
   26258:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   2625c:	bmi	1a5ce84 <strspn@plt+0x1a4447c>
   26260:	stmiapl	sl!, {r2, r4, r8, r9, sp}
   26264:	blx	1002b6 <strspn@plt+0xe78ae>
   26268:	ldmdavs	fp, {r8, r9, sp}^
   2626c:	strle	r0, [r8], #-793	; 0xfffffce7
   26270:	ldmib	sp, {r2, r5, r6, fp, lr}^
   26274:	ldrbtmi	r2, [r8], #-262	; 0xfffffefa
   26278:	blx	ce4274 <strspn@plt+0xccb86c>
   2627c:	subcs	pc, r2, sp, lsr #17
   26280:			; <UNDEFINED> instruction: 0xf89de740
   26284:	addlt	r3, r4, #68	; 0x44
   26288:	nopeq	{67}	; 0x43
   2628c:	subcc	pc, r4, sp, lsl #17
   26290:			; <UNDEFINED> instruction: 0xf89de738
   26294:			; <UNDEFINED> instruction: 0xf0133044
   26298:	mvnle	r0, r6, lsl #2
   2629c:	stmdaeq	r6, {r3, r8, ip, sp, lr, pc}
   262a0:	rscsvc	pc, pc, #64, 12	; 0x4000000
   262a4:	mrsls	r2, LR_irq
   262a8:			; <UNDEFINED> instruction: 0xf0224640
   262ac:	stmdacs	r0, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   262b0:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
   262b4:			; <UNDEFINED> instruction: 0xf016dddc
   262b8:			; <UNDEFINED> instruction: 0xf89dfb35
   262bc:			; <UNDEFINED> instruction: 0xf0433044
   262c0:			; <UNDEFINED> instruction: 0xf88d0302
   262c4:			; <UNDEFINED> instruction: 0xf8ad3044
   262c8:	ldr	r0, [fp, -r6, asr #32]
   262cc:			; <UNDEFINED> instruction: 0x46491c58
   262d0:	rscsvc	pc, pc, #82837504	; 0x4f00000
   262d4:			; <UNDEFINED> instruction: 0xf8cd2300
   262d8:			; <UNDEFINED> instruction: 0xf0229000
   262dc:	stmdacs	r0, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
   262e0:			; <UNDEFINED> instruction: 0xf8adddc6
   262e4:	str	r0, [sp, -r2, asr #32]
   262e8:	stmiapl	fp!, {r0, r1, r2, r6, r8, r9, fp, lr}^
   262ec:	bcs	8035c <strspn@plt+0x67954>
   262f0:	blmi	11dc9f0 <strspn@plt+0x11c3fe8>
   262f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   262f8:	strls	r5, [ip], #-2283	; 0xfffff715
   262fc:	strls	r3, [sp, #-772]	; 0xfffffcfc
   26300:			; <UNDEFINED> instruction: 0x461c4615
   26304:			; <UNDEFINED> instruction: 0xf109e003
   26308:	strmi	r0, [r9, #2305]!	; 0x901
   2630c:			; <UNDEFINED> instruction: 0xf854d0b0
   26310:	stmdbcs	r0, {r2, r8, r9, fp, ip}
   26314:			; <UNDEFINED> instruction: 0x4640d0f7
   26318:	stmib	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2631c:	mvnsle	r2, r0, lsl #16
   26320:	strmi	lr, [ip, #-2525]	; 0xfffff623
   26324:	strb	r4, [r4, r8, asr #12]
   26328:	andcs	r4, r7, #933888	; 0xe4000
   2632c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   26330:	bl	1164300 <strspn@plt+0x114b8f8>
   26334:			; <UNDEFINED> instruction: 0xf89db998
   26338:	ldrbeq	r3, [sl, r4, asr #32]
   2633c:			; <UNDEFINED> instruction: 0xf108d498
   26340:			; <UNDEFINED> instruction: 0xf7ff0007
   26344:	cdpne	13, 4, cr15, cr3, cr13, {5}
   26348:	ldmle	r1, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp}
   2634c:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   26350:	subeq	pc, r5, sp, lsl #17
   26354:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   26358:	subcc	pc, r4, sp, lsl #17
   2635c:	pushmi	{r1, r4, r6, r7, r9, sl, sp, lr, pc}
   26360:	strbmi	r2, [r0], -ip, lsl #4
   26364:			; <UNDEFINED> instruction: 0xf7f24479
   26368:	ldmdblt	r0, {r1, r3, r5, r8, r9, fp, sp, lr, pc}^
   2636c:			; <UNDEFINED> instruction: 0xf1089905
   26370:	bge	4a63a8 <strspn@plt+0x48d9a0>
   26374:			; <UNDEFINED> instruction: 0xf7ff2301
   26378:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2637c:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   26380:	stmdbmi	r5!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26384:	strbmi	r2, [r0], -fp, lsl #4
   26388:			; <UNDEFINED> instruction: 0xf7f24479
   2638c:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   26390:	svcge	0x006ef47f
   26394:			; <UNDEFINED> instruction: 0xf1089b04
   26398:	stmdbls	r5, {r0, r1, r3}
   2639c:			; <UNDEFINED> instruction: 0xf7ffaa12
   263a0:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   263a4:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   263a8:			; <UNDEFINED> instruction: 0xf512e762
   263ac:	ldrmi	r5, [r0], r0, lsl #31
   263b0:	svcge	0x0015f67f
   263b4:	subsmi	r4, r1, #1638400	; 0x190000
   263b8:			; <UNDEFINED> instruction: 0xf7fd4478
   263bc:	str	pc, [lr, -r7, ror #18]
   263c0:	ldm	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   263c4:			; <UNDEFINED> instruction: 0x0009ccb0
   263c8:	andeq	r0, r0, r8, asr #4
   263cc:	andeq	ip, r9, r8, lsr #25
   263d0:	andeq	ip, r4, ip, asr lr
   263d4:	andeq	ip, r9, r8, lsr ip
   263d8:	andeq	sp, r9, lr, lsl #9
   263dc:	andeq	r0, r0, ip, ror #5
   263e0:	strdeq	r0, [r0], -ip
   263e4:	andeq	sp, r9, r6, ror #8
   263e8:	andeq	r4, r3, r4, ror #8
   263ec:	andeq	r4, r3, r6, asr r4
   263f0:	andeq	r4, r3, ip, asr r4
   263f4:	andeq	r4, r3, lr, lsr #8
   263f8:	andeq	r4, r3, ip, lsl r4
   263fc:	andeq	lr, r2, r8, asr r5
   26400:	muleq	r0, r0, r3
   26404:	andeq	ip, r2, sl, ror #25
   26408:	andeq	r0, r0, r0, ror r3
   2640c:	andeq	r0, r0, r4, lsr #5
   26410:	andeq	r4, r3, sl, lsl #5
   26414:	andeq	r4, r3, ip, asr r2
   26418:	andeq	r4, r3, r8, asr #4
   2641c:	andeq	r4, r3, r0, asr #3
   26420:	tstcs	r1, r1, lsl #20
   26424:	ldr	r4, [r5, #1146]!	; 0x47a
   26428:			; <UNDEFINED> instruction: 0x000341b8
   2642c:	tstcs	r0, r1, lsl #20
   26430:	str	r4, [pc, #1146]!	; 268b2 <strspn@plt+0xdeaa>
   26434:			; <UNDEFINED> instruction: 0x000341bc
   26438:	ldrblt	r4, [r0, #2332]!	; 0x91c
   2643c:	strcs	r4, [r5, #-1540]	; 0xfffff9fc
   26440:	strtmi	fp, [sl], -r3, lsl #1
   26444:			; <UNDEFINED> instruction: 0x46204479
   26448:			; <UNDEFINED> instruction: 0xf7f24f19
   2644c:			; <UNDEFINED> instruction: 0x2600eab8
   26450:	stmdbne	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   26454:	orrlt	r3, r8, r4, lsl r7
   26458:	cfmsub32cs	mvax0, mvfx3, mvfx5, mvfx1
   2645c:			; <UNDEFINED> instruction: 0xf857d01e
   26460:			; <UNDEFINED> instruction: 0x46081036
   26464:			; <UNDEFINED> instruction: 0xf7f29101
   26468:	stmdbls	r1, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
   2646c:	strtmi	r4, [r0], -r5, lsl #12
   26470:			; <UNDEFINED> instruction: 0xf7f2462a
   26474:	stmdbne	r2!, {r2, r5, r7, r9, fp, sp, lr, pc}^
   26478:	mvnle	r2, r0, lsl #16
   2647c:	smlalle	r4, fp, r4, r2
   26480:	blcs	f7da14 <strspn@plt+0xf6500c>
   26484:	blmi	31ac2c <strspn@plt+0x302224>
   26488:	ldrbtmi	r1, [fp], #-3156	; 0xfffff3ac
   2648c:	bl	f7d14 <strspn@plt+0xdf30c>
   26490:	ldmibvs	r3!, {r1, r2, r6, r7, r9, sl}
   26494:	pop	{r0, r1, ip, sp, pc}
   26498:			; <UNDEFINED> instruction: 0x471840f0
   2649c:	strtmi	r4, [r0], -r6, lsl #22
   264a0:	andlt	r4, r3, fp, ror r4
   264a4:	ldrhtmi	lr, [r0], #141	; 0x8d
   264a8:	svclt	0x00004718
   264ac:	andeq	ip, r4, r0, lsr #2
   264b0:	andeq	sp, r7, r4, ror #10
   264b4:	andeq	sp, r7, sl, lsr #10
   264b8:			; <UNDEFINED> instruction: 0xfffff8e5
   264bc:	andcs	fp, r0, #56, 10	; 0xe000000
   264c0:			; <UNDEFINED> instruction: 0x46054b19
   264c4:	ldrbtmi	r4, [fp], #-2329	; 0xfffff6e7
   264c8:	ldmdavs	r9, {r0, r1, r3, r4, r6, fp, ip, lr}
   264cc:			; <UNDEFINED> instruction: 0xf992f00e
   264d0:	andcs	r4, r0, #23552	; 0x5c00
   264d4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   264d8:	strtmi	r4, [r8], -r4, lsl #12
   264dc:			; <UNDEFINED> instruction: 0xf98af00e
   264e0:			; <UNDEFINED> instruction: 0xf044b108
   264e4:	blmi	4e74f4 <strspn@plt+0x4ceaec>
   264e8:	strtmi	r2, [r8], -r0, lsl #4
   264ec:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   264f0:			; <UNDEFINED> instruction: 0xf980f00e
   264f4:			; <UNDEFINED> instruction: 0xf044b108
   264f8:	blmi	3e7510 <strspn@plt+0x3ceb08>
   264fc:	strtmi	r2, [r8], -r0, lsl #4
   26500:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   26504:			; <UNDEFINED> instruction: 0xf976f00e
   26508:			; <UNDEFINED> instruction: 0xf044b108
   2650c:	blmi	2e7534 <strspn@plt+0x2ceb2c>
   26510:	andcs	r4, r0, #40, 12	; 0x2800000
   26514:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26518:			; <UNDEFINED> instruction: 0xf96cf00e
   2651c:			; <UNDEFINED> instruction: 0xf044b108
   26520:			; <UNDEFINED> instruction: 0x46200410
   26524:	svclt	0x0000bd38
   26528:	muleq	r9, sl, r7
   2652c:	ldrdeq	r0, [r0], -r8
   26530:	strdeq	ip, [r9], -r8
   26534:	andeq	ip, r9, r0, ror #31
   26538:	andeq	ip, r9, ip, asr #31
   2653c:			; <UNDEFINED> instruction: 0x0009cfb8
   26540:	ldrcs	fp, [r4, #-1072]	; 0xfffffbd0
   26544:			; <UNDEFINED> instruction: 0xf44f4c0b
   26548:	stmdbmi	fp, {r7, r9, sp, lr}
   2654c:	andseq	pc, r0, #192, 4
   26550:	stmdapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   26554:	blx	1805ca <strspn@plt+0x167bc2>
   26558:	ldmdavs	fp, {r8, r9, ip, sp}^
   2655c:	andle	r4, r2, sl, lsl r0
   26560:	ldclt	0, cr2, [r0], #-4
   26564:	blmi	17832c <strspn@plt+0x15f924>
   26568:	ldclt	8, cr5, [r0], #-908	; 0xfffffc74
   2656c:			; <UNDEFINED> instruction: 0xf00e6819
   26570:	svclt	0x0000b941
   26574:	andeq	ip, r9, r0, lsl r7
   26578:	muleq	r0, r0, r3
   2657c:	ldrdeq	r0, [r0], -r8
   26580:	bmi	1db935c <strspn@plt+0x1da0954>
   26584:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   26588:			; <UNDEFINED> instruction: 0x46044ff0
   2658c:	eorcs	r2, r0, r0, lsl #10
   26590:	streq	lr, [r0, #-2500]	; 0xfffff63c
   26594:	ldmpl	sl, {r0, r1, r7, ip, sp, pc}
   26598:	ldmdavs	r7, {r0, r8, ip, pc}
   2659c:			; <UNDEFINED> instruction: 0xf0002f00
   265a0:			; <UNDEFINED> instruction: 0xf04f80c4
   265a4:	tstcs	r5, #868352	; 0xd4000
   265a8:	vmlsl.s<illegal width 8>	q10, d16, d0[2]
   265ac:	vrsra.s64	q8, q15, #64
   265b0:			; <UNDEFINED> instruction: 0xf6cf1900
   265b4:			; <UNDEFINED> instruction: 0xf04f6800
   265b8:			; <UNDEFINED> instruction: 0x26013bff
   265bc:	beq	262700 <strspn@plt+0x249cf8>
   265c0:	ands	r9, ip, r0, lsl #6
   265c4:	svccc	0x00fff1bb
   265c8:	andeq	pc, r2, pc, asr #32
   265cc:	strmi	sp, [lr, #20]!
   265d0:	stmib	ip, {r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   265d4:	stmib	ip, {r8, r9, fp, ip, pc}^
   265d8:	andcs	r8, r1, r2, lsl #10
   265dc:	svclt	0x00084406
   265e0:	adcslt	r9, r6, #0, 22
   265e4:	beq	ff1e0f28 <strspn@plt+0xff1c8520>
   265e8:	stmib	ip, {r3, r8, r9, sl, fp, ip, sp, pc}^
   265ec:	bl	1351f4 <strspn@plt+0x11c7ec>
   265f0:			; <UNDEFINED> instruction: 0xf04f0c0a
   265f4:			; <UNDEFINED> instruction: 0x46323bff
   265f8:	adcmi	r3, pc, #4194304	; 0x400000
   265fc:			; <UNDEFINED> instruction: 0x4628d010
   26600:			; <UNDEFINED> instruction: 0xff9ef7ff
   26604:	mvfeqs	f7, #3.0
   26608:			; <UNDEFINED> instruction: 0x0c0aeb04
   2660c:	stmdacs	r0, {r1, r4, r5, r9, sl, lr}
   26610:			; <UNDEFINED> instruction: 0xf1bbd0d8
   26614:	svclt	0x00083fff
   26618:	strcc	r4, [r1, #-1707]	; 0xfffff955
   2661c:	mvnle	r4, pc, lsr #5
   26620:	svccc	0x00fff1bb
   26624:			; <UNDEFINED> instruction: 0xf10bd078
   26628:	addsmi	r0, r7, #268435456	; 0x10000000
   2662c:	andcs	sp, r2, #98	; 0x62
   26630:			; <UNDEFINED> instruction: 0xf8cc2335
   26634:	vaddl.s8	<illegal reg q13.5>, d0, d4
   26638:			; <UNDEFINED> instruction: 0xf8cc1300
   2663c:			; <UNDEFINED> instruction: 0xf8cc700c
   26640:	teqcs	r5, #0
   26644:	movwvs	pc, #1743	; 0x6cf	; <UNPREDICTABLE>
   26648:	andcc	pc, r8, ip, asr #17
   2664c:	adcslt	r4, r2, #369098752	; 0x16000000
   26650:	ldcne	12, cr1, [r3], {86}	; 0x56
   26654:	bl	12d9b0 <strspn@plt+0x114fa8>
   26658:	adcslt	r0, r6, #49664	; 0xc200
   2665c:	adclt	fp, sp, #-1342177271	; 0xb0000009
   26660:	ldrsheq	r0, [fp], #6
   26664:	eorscs	r4, r5, lr, lsr r9
   26668:	andvc	pc, r4, ip, asr #17
   2666c:	andeq	pc, r1, r0, asr #5
   26670:			; <UNDEFINED> instruction: 0xf8cc4479
   26674:	strtmi	r0, [r6], #-0
   26678:	strmi	r4, [pc], -r3, lsr #8
   2667c:	ldrdeq	lr, [r0, -r1]
   26680:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp}
   26684:	ldmib	r7, {r0, r1}^
   26688:	stm	r3, {r1, r8}
   2668c:	ldmdale	sl!, {r0, r1}
   26690:	eorsle	r2, fp, r0, lsl #20
   26694:	bl	12e248 <strspn@plt+0x115840>
   26698:	strtmi	r0, [r0], -r2, asr #5
   2669c:	ldrd	fp, [r8], -fp	; <UNPREDICTABLE>
   266a0:	svceq	0x00f0f017
   266a4:	subvs	fp, r1, r8, lsl #30
   266a8:	blcc	726d0 <strspn@plt+0x59cc8>
   266ac:	sbcslt	r4, fp, #536870920	; 0x20000008
   266b0:	stmdahi	r7, {r2, r3, r5, ip, lr, pc}
   266b4:	tsteq	r7, r7	; <UNPREDICTABLE>
   266b8:	mvnsle	r2, r5, lsl #18
   266bc:	ldcne	8, cr7, [r9], {134}	; 0x86
   266c0:	mrccs	12, 7, r1, cr14, cr12, {2}
   266c4:	rsclt	fp, r4, #-1879048180	; 0x9000000c
   266c8:	addvc	fp, r4, r8, lsl #30
   266cc:	cdpcs	0, 15, cr13, cr15, cr5, {0}
   266d0:	addvc	fp, r1, r8, lsl #30
   266d4:	cdpcs	0, 15, cr13, cr13, cr1, {0}
   266d8:	stmiavc	r6, {r2, r3, r4, ip, lr, pc}^
   266dc:	svclt	0x00082efe
   266e0:	sbcsle	r7, sp, r4, asr #1
   266e4:	svclt	0x00082eff
   266e8:	sbcsle	r7, r9, r1, asr #1
   266ec:	ldrshle	r2, [r7, #237]	; 0xed
   266f0:	ldrb	r7, [r5, r3, asr #1]
   266f4:	andcs	r2, r1, #1409286144	; 0x54000000
   266f8:	mvnseq	pc, #192, 4
   266fc:	andlt	pc, r4, ip, asr #17
   26700:	andcc	pc, r0, ip, asr #17
   26704:	bls	a0594 <strspn@plt+0x87b8c>
   26708:	andsvc	r2, r3, r1, lsl #6
   2670c:	andlt	r4, r3, r8, lsr #12
   26710:	svchi	0x00f0e8bd
   26714:	strb	r7, [r0, r3, lsl #1]!
   26718:	ldclne	12, cr1, [r1], #-716	; 0xfffffd34
   2671c:	addslt	r1, fp, #62720	; 0xf500
   26720:	adclt	fp, sp, #-536870904	; 0xe0000008
   26724:	ldrsheq	r0, [fp], #6
   26728:	blmi	3e05a0 <strspn@plt+0x3c7b98>
   2672c:	vbic.i32	d18, #5	; 0x00000005
   26730:	adcvs	r0, r1, r1, lsl #2
   26734:			; <UNDEFINED> instruction: 0xf104447b
   26738:	rscvs	r0, r7, r0, lsl r2
   2673c:	ldreq	pc, [r8], -r4, lsl #2
   26740:	muleq	r3, r3, r8
   26744:	stm	r2, {r2, r8, sl, sp}
   26748:	andcs	r0, r1, #3
   2674c:	ldrdeq	lr, [r2, -r3]
   26750:	smlabteq	r0, r6, r9, lr
   26754:	svclt	0x0000e79e
   26758:	ldrdeq	ip, [r9], -ip	; <UNPREDICTABLE>
   2675c:	strdeq	r0, [r0], -ip
   26760:	andeq	r4, r3, r4, asr #9
   26764:	andeq	r4, r3, r0, lsl #8
   26768:	eorcs	r4, r0, #144, 22	; 0x24000
   2676c:	svcmi	0x00f0e92d
   26770:			; <UNDEFINED> instruction: 0x4604447b
   26774:	streq	pc, [r8], -r0, lsl #2
   26778:	ldmdbvs	r8, {r0, r1, r2, r3, r9, sl, lr}
   2677c:	strcs	r6, [r0, #-2393]	; 0xfffff6a7
   26780:	addlt	r6, r3, r2, lsr #32
   26784:			; <UNDEFINED> instruction: 0xf04f6065
   26788:	stm	r6, {r2, r3, r5, r6, sl, fp}
   2678c:			; <UNDEFINED> instruction: 0xf04f0003
   26790:	cdpmi	14, 8, cr0, cr7, cr1, {0}
   26794:	andpl	lr, fp, #196, 18	; 0x310000
   26798:	ldrbtmi	r6, [lr], #-2521	; 0xfffff627
   2679c:	bmi	fe180e04 <strspn@plt+0xfe1683fc>
   267a0:			; <UNDEFINED> instruction: 0xf1049701
   267a4:			; <UNDEFINED> instruction: 0xf8c40738
   267a8:			; <UNDEFINED> instruction: 0xf04fc020
   267ac:	stmib	r4, {r0, r1, r2, sl, fp}^
   267b0:	rsbvs	r5, r5, #20971520	; 0x1400000
   267b4:			; <UNDEFINED> instruction: 0xf8c46365
   267b8:			; <UNDEFINED> instruction: 0xf8c4e01c
   267bc:			; <UNDEFINED> instruction: 0xf8c4c010
   267c0:	stm	r7, {r3, r5, lr, pc}
   267c4:	ldmpl	r2!, {r0, r1}
   267c8:	mcrcs	8, 0, r6, cr0, cr6, {0}
   267cc:	sbcshi	pc, lr, r0
   267d0:	beq	5a2914 <strspn@plt+0x589f0c>
   267d4:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   267d8:	vorr.i32	d18, #1280	; 0x00000500
   267dc:	vmlsl.s8	q9, d0, d0
   267e0:			; <UNDEFINED> instruction: 0xf6cf03fe
   267e4:			; <UNDEFINED> instruction: 0x462f59fe
   267e8:	bleq	26292c <strspn@plt+0x249f24>
   267ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   267f0:	and	r9, r8, r0, lsl #6
   267f4:			; <UNDEFINED> instruction: 0xf5bb3501
   267f8:	svclt	0x00985f80
   267fc:	svclt	0x003442b5
   26800:	andcs	r2, r0, #268435456	; 0x10000000
   26804:	strtmi	sp, [r8], -lr, lsr #4
   26808:	mrc2	7, 4, pc, cr10, cr15, {7}
   2680c:	andseq	pc, pc, #5
   26810:	bl	12f41c <strspn@plt+0x116a14>
   26814:	addsmi	r0, r3, r8, lsl #28
   26818:	ldrdlt	r4, [r0, -ip]
   2681c:	bcs	7f74a0 <strspn@plt+0x7dea98>
   26820:	stmdbeq	sl!, {r3, r5, r6, r7, r8, ip, lr, pc}^
   26824:	svccs	0x00002303
   26828:	ldclne	0, cr13, [r8], #-416	; 0xfffffe60
   2682c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   26830:	addeq	pc, r7, pc, asr #32
   26834:			; <UNDEFINED> instruction: 0xf8cebf07
   26838:	blls	2e850 <strspn@plt+0x15e48>
   2683c:	andge	lr, r0, #3375104	; 0x338000
   26840:	smlabteq	r2, lr, r9, lr
   26844:			; <UNDEFINED> instruction: 0xf8cebf06
   26848:	movwcs	r3, #4096	; 0x1000
   2684c:	strls	lr, [r4, -lr, asr #19]
   26850:			; <UNDEFINED> instruction: 0x2700449b
   26854:	blx	fe3250da <strspn@plt+0xfe30c6d2>
   26858:	stmiaeq	fp, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2685c:	bl	1383d4 <strspn@plt+0x11f9cc>
   26860:	strb	r0, [r7, r8, lsl #28]
   26864:	cmple	r2, r9, ror #13
   26868:	andeq	pc, r1, #-1073741822	; 0xc0000002
   2686c:	streq	pc, [r2, #-267]	; 0xfffffef5
   26870:	adclt	fp, sp, #805306377	; 0x30000009
   26874:	bmi	1426be8 <strspn@plt+0x140e1e0>
   26878:	strtmi	r2, [r3], #-3583	; 0xfffff201
   2687c:	ldm	r2, {r1, r3, r4, r5, r6, sl, lr}
   26880:	stm	lr, {r0, r1}
   26884:	ldmib	r2, {r0, r1}^
   26888:	svclt	0x00880102
   2688c:	stm	r3, {r0, r9, fp, ip, pc}
   26890:	svclt	0x00840003
   26894:	andsvc	r2, r3, r1, lsl #6
   26898:	cdpne	8, 14, cr13, cr10, cr0, {3}
   2689c:	vstmiaeq	ip, {d30-d31}
   268a0:			; <UNDEFINED> instruction: 0xe013b2d2
   268a4:	cdpcs	8, 15, cr7, cr14, cr6, {7}
   268a8:	rscvc	fp, r1, r8, lsl #30
   268ac:	cdpcs	0, 15, cr13, cr15, cr5, {0}
   268b0:	rscvc	fp, r3, r8, lsl #30
   268b4:	cdpcs	0, 15, cr13, cr13, cr1, {0}
   268b8:			; <UNDEFINED> instruction: 0xf010d01e
   268bc:	svclt	0x00080ff0
   268c0:	strcc	r6, [r8], #-99	; 0xffffff9d
   268c4:	strmi	r3, [r4, #2561]!	; 0xa01
   268c8:	ldrdle	fp, [r7], #-34	; 0xffffffde
   268cc:			; <UNDEFINED> instruction: 0xf0008820
   268d0:	blcs	1674f4 <strspn@plt+0x14eaec>
   268d4:	stmiavc	r6!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   268d8:	mrrcne	12, 9, r1, r1, cr3	; <UNPREDICTABLE>
   268dc:	sbcslt	r2, fp, #4064	; 0xfe0
   268e0:	svclt	0x0008b2c9
   268e4:	sbcsle	r7, sp, r1, lsr #1
   268e8:	svclt	0x00082eff
   268ec:	sbcsle	r7, r9, r3, lsr #1
   268f0:	ldrshle	r2, [r7, #237]	; 0xed
   268f4:	ldrb	r7, [r5, r2, lsr #1]
   268f8:	ldrb	r7, [lr, r2, ror #1]
   268fc:	andcs	pc, r4, lr, asr #17
   26900:	andscs	r2, r5, #67108864	; 0x4000000
   26904:	rscseq	pc, sp, #192, 4
   26908:	andcs	pc, r0, lr, asr #17
   2690c:	stmdbeq	sp!, {r5, r7, r8, r9, sl, sp, lr, pc}^
   26910:	ldclne	3, cr11, [fp], #-284	; 0xfffffee4
   26914:			; <UNDEFINED> instruction: 0xf04fd030
   26918:	tstcs	r5, r3, lsl #24
   2691c:	andcs	pc, ip, lr, asr #17
   26920:	smlabtcs	r0, r0, r2, pc	; <UNPREDICTABLE>
   26924:			; <UNDEFINED> instruction: 0xf8ce2245
   26928:			; <UNDEFINED> instruction: 0xf6cf1000
   2692c:	strdcs	r5, [r7, lr]
   26930:	andpl	pc, r4, lr, asr #17
   26934:	andsvc	pc, r4, lr, asr #17
   26938:	andscs	pc, r0, lr, asr #17
   2693c:	andne	pc, r8, lr, asr #17
   26940:	movweq	lr, #51979	; 0xcb0b
   26944:	stc2	10, cr15, [r3], {31}	; <UNPREDICTABLE>
   26948:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
   2694c:	streq	pc, [r2, #-268]	; 0xfffffef4
   26950:	vdiveq.f64	d30, d12, d4
   26954:	adclt	fp, sp, #-1342177271	; 0xb0000009
   26958:			; <UNDEFINED> instruction: 0xe78c00db
   2695c:	andlt	r4, r3, r8, lsr #12
   26960:	svchi	0x00f0e8bd
   26964:			; <UNDEFINED> instruction: 0xf04f2215
   26968:	vmull.s8	q8, d0, d1
   2696c:			; <UNDEFINED> instruction: 0xf8ce02fd
   26970:			; <UNDEFINED> instruction: 0xf8ce5004
   26974:	strb	r2, [r3, r0]!
   26978:			; <UNDEFINED> instruction: 0xf04f2215
   2697c:	vmull.s8	q8, d0, d1
   26980:			; <UNDEFINED> instruction: 0xf8ce02fe
   26984:			; <UNDEFINED> instruction: 0xf8ce5004
   26988:	ldrb	r2, [r9, r0]
   2698c:	muleq	r3, r3, r8
   26990:	strbeq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
   26994:	subeq	pc, r8, #4, 2
   26998:			; <UNDEFINED> instruction: 0xf04f250a
   2699c:	stm	r6, {r3, sl, fp}
   269a0:	ldmib	r3, {r0, r1}^
   269a4:	stmib	r2, {r1, r8}^
   269a8:	ldrb	r0, [r6, -r0, lsl #2]!
   269ac:	andeq	r4, r3, r4, asr #7
   269b0:	andeq	ip, r9, r6, asr #9
   269b4:	strdeq	r0, [r0], -ip
   269b8:			; <UNDEFINED> instruction: 0x000342b8
   269bc:	mvnsmi	lr, #737280	; 0xb4000
   269c0:	strcs	fp, [r0, #-131]	; 0xffffff7d
   269c4:	strtmi	r2, [fp], -r1, lsl #2
   269c8:	eorcs	r4, r6, sl, lsr #12
   269cc:			; <UNDEFINED> instruction: 0xf7f19500
   269d0:	blmi	1ba2728 <strspn@plt+0x1b89d20>
   269d4:	adcmi	r4, r8, #2063597568	; 0x7b000000
   269d8:	sbchi	pc, lr, r0, asr #5
   269dc:	ldmpl	fp, {r0, r1, r3, r5, r6, r9, fp, lr}
   269e0:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
   269e4:	tstcs	r2, sl, ror #20
   269e8:	ldrbtmi	r2, [sl], #-22	; 0xffffffea
   269ec:	svc	0x0044f7f1
   269f0:	vmlal.s8	q9, d0, d0
   269f4:	strhlt	r8, [r3], -sl
   269f8:	mvnshi	lr, #12386304	; 0xbd0000
   269fc:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   26a00:	ldmdavs	ip, {r1, r3, r4, fp, pc}^
   26a04:	rscle	r2, sp, r0, lsl #20
   26a08:			; <UNDEFINED> instruction: 0xf8df8821
   26a0c:	lgnmid	f0, #4.0
   26a10:			; <UNDEFINED> instruction: 0xf8df2935
   26a14:	ldrbtmi	r9, [r8], #396	; 0x18c
   26a18:	ldrbtmi	r4, [r9], #1150	; 0x47e
   26a1c:	ldmdbcs	r5!, {r0, r1, r2, r3, r5, fp, ip, lr, pc}
   26a20:	ldm	pc, {r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   26a24:	blvs	19a2a30 <strspn@plt+0x198a028>
   26a28:	svcpl	0x006b6b6b
   26a2c:	blvs	1af9370 <strspn@plt+0x1ae0968>
   26a30:	blvs	1b017e4 <strspn@plt+0x1ae8ddc>
   26a34:	blvs	1b017e8 <strspn@plt+0x1ae8de0>
   26a38:	rsbmi	r6, fp, #109568	; 0x1ac00
   26a3c:	blvs	1b017f0 <strspn@plt+0x1ae8de8>
   26a40:	blvs	1b017f4 <strspn@plt+0x1ae8dec>
   26a44:	blvs	e417f8 <strspn@plt+0xe28df0>
   26a48:	blvs	1b017fc <strspn@plt+0x1ae8df4>
   26a4c:	blvs	1b01800 <strspn@plt+0x1ae8df8>
   26a50:	blvs	1b01804 <strspn@plt+0x1ae8dfc>
   26a54:	blvs	1b01808 <strspn@plt+0x1ae8e00>
   26a58:	blne	1b0180c <strspn@plt+0x1ae8e04>
   26a5c:	stmdavs	r3!, {r0, r4, r6, fp, lr}^
   26a60:	ldrbtmi	r7, [r8], #-2274	; 0xfffff71e
   26a64:			; <UNDEFINED> instruction: 0xf7fc78a1
   26a68:	blmi	14262b4 <strspn@plt+0x140d8ac>
   26a6c:	strcc	r3, [r8], #-1281	; 0xfffffaff
   26a70:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   26a74:	adcsle	r4, r5, #-805306359	; 0xd0000009
   26a78:	ldmdbcs	r5!, {r0, r5, fp, pc}
   26a7c:	stmdbcs	ip!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, lr, pc}^
   26a80:	stmdble	r3, {r1, r2, r3, r6, ip, lr, pc}^
   26a84:	suble	r2, pc, r4, ror r9	; <UNPREDICTABLE>
   26a88:	teqle	r7, r7, lsl #19
   26a8c:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   26a90:	ldc2l	7, cr15, [ip, #1008]!	; 0x3f0
   26a94:	stmdavs	r1!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   26a98:	rsble	r2, r1, r0, lsl #18
   26a9c:	subsle	r2, r5, r4, lsl #18
   26aa0:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   26aa4:	ldc2l	7, cr15, [r2, #1008]!	; 0x3f0
   26aa8:	stmdami	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   26aac:	stmiavc	r2!, {r0, r1, r5, r6, fp, sp, lr}^
   26ab0:	stmiavc	r1!, {r3, r4, r5, r6, sl, lr}
   26ab4:	stc2l	7, cr15, [sl, #1008]!	; 0x3f0
   26ab8:	ldmdami	pc!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   26abc:			; <UNDEFINED> instruction: 0xf7fc4478
   26ac0:	ldrb	pc, [r2, r5, ror #27]	; <UNPREDICTABLE>
   26ac4:	movwcs	r6, #2145	; 0x861
   26ac8:	mvnsvc	pc, #208666624	; 0xc700000
   26acc:	umaalle	r4, r2, r9, r2
   26ad0:			; <UNDEFINED> instruction: 0xf6c72300
   26ad4:	addsmi	r7, r9, #-67108861	; 0xfc000003
   26ad8:	ldmdami	r8!, {r0, r1, r4, r5, ip, lr, pc}
   26adc:			; <UNDEFINED> instruction: 0xf7fc4478
   26ae0:			; <UNDEFINED> instruction: 0xe7c2fdd5
   26ae4:	stmdavs	r1!, {r1, r2, r4, r5, fp, lr}^
   26ae8:			; <UNDEFINED> instruction: 0xf7fc4478
   26aec:	ldr	pc, [ip, pc, asr #27]!
   26af0:	stmdavs	r1!, {r2, r4, r5, fp, lr}^
   26af4:			; <UNDEFINED> instruction: 0xf7fc4478
   26af8:	ldr	pc, [r6, r9, asr #27]!
   26afc:	strbmi	r6, [r0], -r7, ror #16
   26b00:	stmiavc	r2!, {r0, r1, r5, r6, r7, fp, ip, sp, lr}
   26b04:			; <UNDEFINED> instruction: 0xf7fc9700
   26b08:	str	pc, [lr, r1, asr #27]!
   26b0c:	andsle	r2, r0, r5, asr #18
   26b10:	mvnsle	r2, r4, asr r9
   26b14:	stmdavs	r1!, {r2, r3, r5, fp, lr}^
   26b18:			; <UNDEFINED> instruction: 0xf7fc4478
   26b1c:			; <UNDEFINED> instruction: 0xe7a4fdb7
   26b20:			; <UNDEFINED> instruction: 0xf7fc4630
   26b24:			; <UNDEFINED> instruction: 0xe7a0fdb3
   26b28:	strbmi	r6, [r8], -r1, ror #16
   26b2c:	stc2	7, cr15, [lr, #1008]!	; 0x3f0
   26b30:	stmdami	r6!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   26b34:	stmiavc	r2!, {r0, r1, r5, r6, fp, sp, lr}^
   26b38:	stmiavc	r1!, {r3, r4, r5, r6, sl, lr}
   26b3c:	stc2	7, cr15, [r6, #1008]!	; 0x3f0
   26b40:	stmdami	r3!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
   26b44:			; <UNDEFINED> instruction: 0xf7fc4478
   26b48:	str	pc, [lr, r1, lsr #27]
   26b4c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   26b50:	ldc2	7, cr15, [ip, #1008]	; 0x3f0
   26b54:	stmdami	r0!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
   26b58:			; <UNDEFINED> instruction: 0xf7fc4478
   26b5c:			; <UNDEFINED> instruction: 0xe784fd97
   26b60:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   26b64:	ldc2	7, cr15, [r2, #1008]	; 0x3f0
   26b68:	ldmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26b6c:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
   26b70:			; <UNDEFINED> instruction: 0x31204478
   26b74:	mcr2	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   26b78:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, lr}
   26b7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26b80:			; <UNDEFINED> instruction: 0xf7fc3120
   26b84:	svclt	0x0000fe21
   26b88:	andeq	ip, r9, ip, lsl #5
   26b8c:	andeq	r0, r0, r4, lsl #4
   26b90:	andeq	ip, r9, lr, lsl r6
   26b94:	andeq	ip, r9, sl, lsl #12
   26b98:	strdeq	r3, [r3], -lr
   26b9c:			; <UNDEFINED> instruction: 0x00033db4
   26ba0:	muleq	r3, lr, sp
   26ba4:	andeq	r3, r3, r6, lsl #26
   26ba8:	muleq	r9, r8, r5
   26bac:	andeq	r3, r3, r6, ror sp
   26bb0:	andeq	r3, r3, lr, lsl ip
   26bb4:	muleq	r3, ip, ip
   26bb8:	andeq	r3, r3, r8, lsr sp
   26bbc:	andeq	r3, r3, ip, asr ip
   26bc0:			; <UNDEFINED> instruction: 0x00033cbc
   26bc4:	andeq	r3, r3, r4, ror #23
   26bc8:	andeq	r3, r3, r8, asr #25
   26bcc:	andeq	r3, r3, ip, asr #24
   26bd0:	ldrdeq	r3, [r3], -r0
   26bd4:	andeq	r3, r3, r6, lsr fp
   26bd8:	muleq	r3, r8, fp
   26bdc:	andeq	r3, r3, r2, asr #22
   26be0:	andeq	r3, r3, r6, asr #31
   26be4:	andeq	r3, r3, r0, asr #25
   26be8:			; <UNDEFINED> instruction: 0x00033fb8
   26bec:	andeq	r3, r3, r6, ror #21
   26bf0:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   26bf4:	blmi	228944 <strspn@plt+0x20ff3c>
   26bf8:	strle	r4, [r5, #-1147]	; 0xfffffb85
   26bfc:	stmdbvs	r0, {r0, r1, r2, r9, fp, lr}
   26c00:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   26c04:	movwle	r4, #4760	; 0x1298
   26c08:	stclt	0, cr2, [r8, #-28]	; 0xffffffe4
   26c0c:	ldc2	7, cr15, [r8], {255}	; 0xff
   26c10:	rscsle	r2, r9, r0, lsl #16
   26c14:	stclt	0, cr2, [r8, #-96]	; 0xffffffa0
   26c18:	andeq	ip, r9, r8, rrx
   26c1c:	strdeq	r0, [r0], -ip
   26c20:	blmi	ffdf9800 <strspn@plt+0xffde0df8>
   26c24:	ldmibmi	r7!, {r1, r3, r4, r5, r6, sl, lr}^
   26c28:	svcmi	0x00f0e92d
   26c2c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   26c30:	lfmmi	f2, 2, [r5], #4
   26c34:	movwls	r6, #14363	; 0x381b
   26c38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c3c:	ldrbtmi	r4, [ip], #-3059	; 0xfffff40d
   26c40:	stmdapl	r1!, {r0, r1, r5, r6, r7, fp, ip, lr}^
   26c44:			; <UNDEFINED> instruction: 0xf00d6818
   26c48:	blmi	ffca649c <strspn@plt+0xffc8da94>
   26c4c:			; <UNDEFINED> instruction: 0xf08058e5
   26c50:	sbclt	r0, r0, #1
   26c54:	stmdacs	r0, {r3, r5, ip, sp, lr}
   26c58:	adchi	pc, r3, r0
   26c5c:	tstcs	r2, r0, lsl #12
   26c60:			; <UNDEFINED> instruction: 0x46324633
   26c64:			; <UNDEFINED> instruction: 0x96002016
   26c68:	mcr	7, 0, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   26c6c:	blle	5f7734 <strspn@plt+0x5ded2c>
   26c70:	andcs	r4, r0, #232, 22	; 0x3a000
   26c74:	stmiapl	r3!, {r1, r3, r5, ip, sp, lr}^
   26c78:	blcs	44cec <strspn@plt+0x2c2e4>
   26c7c:	adcshi	pc, r4, r0, asr #32
   26c80:	ldrbtmi	r4, [r8], #-2277	; 0xfffff71b
   26c84:	stc2	7, cr15, [r2, #-1008]	; 0xfffffc10
   26c88:	blmi	ff779820 <strspn@plt+0xff760e18>
   26c8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26c90:	blls	100d00 <strspn@plt+0xe82f8>
   26c94:			; <UNDEFINED> instruction: 0xf040405a
   26c98:	andlt	r8, r5, r3, ror r1
   26c9c:	svchi	0x00f0e8bd
   26ca0:	ldc	7, cr15, [r2, #964]!	; 0x3c4
   26ca4:	strmi	r6, [r0], r3, lsl #16
   26ca8:	rscle	r2, r1, r6, lsl fp
   26cac:	cmnls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   26cb0:	movwcs	sl, #7938	; 0x1f02
   26cb4:	andvs	pc, r8, sp, lsl #17
   26cb8:			; <UNDEFINED> instruction: 0x463944f9
   26cbc:	strbmi	r7, [r8], -fp, lsr #32
   26cc0:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   26cc4:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
   26cc8:	addmi	r8, r2, #1703936	; 0x1a0000
   26ccc:			; <UNDEFINED> instruction: 0xf89dd904
   26cd0:	bcs	2ecf8 <strspn@plt+0x162f0>
   26cd4:	addhi	pc, r4, r0
   26cd8:			; <UNDEFINED> instruction: 0x46394ed3
   26cdc:			; <UNDEFINED> instruction: 0xf88d2300
   26ce0:	ldrbtmi	r3, [lr], #-8
   26ce4:	strcc	pc, [r0], r6, lsl #10
   26ce8:			; <UNDEFINED> instruction: 0xf7ff4630
   26cec:	blmi	ff4261e8 <strspn@plt+0xff40d7e0>
   26cf0:	ldmdahi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   26cf4:	andle	r4, r3, #136, 4	; 0x80000008
   26cf8:	mulcs	r8, sp, r8
   26cfc:	subsle	r2, lr, r0, lsl #20
   26d00:	mvnsvc	pc, #82837504	; 0x4f00000
   26d04:	mlsle	r1, r9, r2, r4
   26d08:	svcpl	0x0080f5b1
   26d0c:	stmdavc	fp!, {r1, r2, r3, r6, fp, ip, lr, pc}
   26d10:	adcsle	r2, r5, r0, lsl #22
   26d14:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26d18:	andls	pc, r0, r5, lsl #17
   26d1c:	ldcl	7, cr15, [r4, #964]!	; 0x3c4
   26d20:	beq	633e8 <strspn@plt+0x4a9e0>
   26d24:	sbcshi	pc, r9, r0, asr #5
   26d28:			; <UNDEFINED> instruction: 0x46cbbf18
   26d2c:	msrhi	CPSR_fx, r0
   26d30:	ldrtmi	r2, [r9], -r0, lsl #4
   26d34:			; <UNDEFINED> instruction: 0xf7f14650
   26d38:	mcrne	12, 0, lr, cr6, cr4, {5}
   26d3c:	ldrmi	sp, [r2, #2912]!	; 0xb60
   26d40:	bls	db2d0 <strspn@plt+0xc28c8>
   26d44:	cmneq	pc, #18	; <UNPREDICTABLE>
   26d48:	sbchi	pc, pc, r0
   26d4c:	vqrdmlsh.s<illegal width 8>	<illegal reg q8.5>, <illegal reg q0.5>, <illegal reg q4.5>
   26d50:	stmdbcs	r0, {r1, r2, r6, r8}
   26d54:	sbcshi	pc, r4, r0, lsl #6
   26d58:	blcs	20138ac <strspn@plt+0x1ffaea4>
   26d5c:	sbcshi	pc, r9, r0, asr #32
   26d60:	movwcs	pc, #29634	; 0x73c2	; <UNPREDICTABLE>
   26d64:	subsle	r2, r9, r3, lsl fp
   26d68:			; <UNDEFINED> instruction: 0xf0002b85
   26d6c:	blcs	186f7c <strspn@plt+0x16e574>
   26d70:	stmibmi	pc!, {r0, r2, r3, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
   26d74:	stmiami	pc!, {r1, r3, r6, r9, sl, lr}	; <UNPREDICTABLE>
   26d78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26d7c:			; <UNDEFINED> instruction: 0xf7fc3188
   26d80:	smlabbcs	r9, r5, ip, pc	; <UNPREDICTABLE>
   26d84:			; <UNDEFINED> instruction: 0xf7f14650
   26d88:	andcs	lr, r0, #65024	; 0xfe00
   26d8c:			; <UNDEFINED> instruction: 0x46114650
   26d90:	stc	7, cr15, [r6], {241}	; 0xf1
   26d94:	ble	bb0d9c <strspn@plt+0xb98394>
   26d98:	ldrdcc	pc, [r0], -r8
   26d9c:			; <UNDEFINED> instruction: 0xd12a2b04
   26da0:	stmiami	r5!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26da4:			; <UNDEFINED> instruction: 0xf7fc4478
   26da8:			; <UNDEFINED> instruction: 0xe76dfc71
   26dac:	stmiapl	r3!, {r0, r3, r4, r7, r8, r9, fp, lr}^
   26db0:	blcs	44e24 <strspn@plt+0x2c41c>
   26db4:	addhi	pc, sl, r0, asr #32
   26db8:	eorvc	r2, fp, r0, lsl #6
   26dbc:	strmi	lr, [r1], -r0, ror #14
   26dc0:	subsvs	r8, lr, r8, lsl r0
   26dc4:	mvnsvc	pc, #82837504	; 0x4f00000
   26dc8:			; <UNDEFINED> instruction: 0xd19d4299
   26dcc:	stmiapl	r3!, {r0, r4, r7, r8, r9, fp, lr}^
   26dd0:	blcs	44e44 <strspn@plt+0x2c43c>
   26dd4:	ldmmi	r9, {r4, r5, r6, r7, ip, lr, pc}
   26dd8:			; <UNDEFINED> instruction: 0xf7fc4478
   26ddc:	ubfx	pc, r7, #24, #12
   26de0:			; <UNDEFINED> instruction: 0xf8c38018
   26de4:	ldrb	r9, [r7, -r4]!
   26de8:	ldmmi	r6, {r0, r2, r4, r7, r8, fp, lr}
   26dec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26df0:			; <UNDEFINED> instruction: 0xf7fc3134
   26df4:	stmdavc	fp!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   26df8:			; <UNDEFINED> instruction: 0xf47f2b00
   26dfc:	ldr	sl, [pc, -r5, asr #30]!
   26e00:	ldrdcc	pc, [r0], -r8
   26e04:	addsle	r2, r3, r4, lsl #22
   26e08:	ldrtmi	r4, [r3], -pc, lsl #19
   26e0c:	strbmi	r4, [sl], -pc, lsl #17
   26e10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26e14:			; <UNDEFINED> instruction: 0xf7fc3188
   26e18:	ldr	pc, [r2, fp, lsr #25]!
   26e1c:	svceq	0x0000f1b9
   26e20:	adchi	pc, r5, r0, asr #32
   26e24:	strbmi	r2, [sl], -r1, lsl #7
   26e28:	vst1.16	{d20-d22}, [pc :64], r1
   26e2c:			; <UNDEFINED> instruction: 0xf7f14084
   26e30:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
   26e34:	addshi	pc, r3, r0, asr #5
   26e38:	ldrtmi	r2, [r1], -r0, lsl #6
   26e3c:	andscs	r4, r8, sl, lsl r6
   26e40:	ldcl	7, cr15, [r6, #964]	; 0x3c4
   26e44:	blle	1bb0e4c <strspn@plt+0x1b98444>
   26e48:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   26e4c:	ldceq	7, cr14, [r2], {112}	; 0x70
   26e50:	cmnle	sl, r7, lsl #20
   26e54:	svceq	0x0001f1b9
   26e58:			; <UNDEFINED> instruction: 0xf1b9d02d
   26e5c:	andsle	r0, r9, r2, lsl #30
   26e60:			; <UNDEFINED> instruction: 0x464a497b
   26e64:	ldrbtmi	r4, [r9], #-2171	; 0xfffff785
   26e68:	orrcc	r4, r8, r8, ror r4
   26e6c:	stc2	7, cr15, [lr], {252}	; 0xfc
   26e70:			; <UNDEFINED> instruction: 0xf1b9e787
   26e74:	eorle	r0, r3, r2, lsl #30
   26e78:			; <UNDEFINED> instruction: 0xf1b9d807
   26e7c:	tstle	pc, r1, lsl #30
   26e80:	stmiapl	r3!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   26e84:	andlt	pc, r0, r3, lsl #17
   26e88:			; <UNDEFINED> instruction: 0xf1a9e7d6
   26e8c:	blcs	67aa0 <strspn@plt+0x4f098>
   26e90:	ldrd	sp, [r7], -r2
   26e94:	stmiapl	r3!, {r4, r5, r6, r8, r9, fp, lr}^
   26e98:	blcs	44f0c <strspn@plt+0x2c504>
   26e9c:	ldrb	sp, [pc, ip, asr #1]
   26ea0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26ea4:	strbmi	r4, [sl], -sp, ror #18
   26ea8:	ldrbtmi	r4, [r9], #-2157	; 0xfffff793
   26eac:	orrcc	r4, r8, r8, ror r4
   26eb0:	blx	ffb64eaa <strspn@plt+0xffb4c4a2>
   26eb4:	blmi	1a60c50 <strspn@plt+0x1a48248>
   26eb8:	stmiapl	r3!, {r0, r9, sp}^
   26ebc:			; <UNDEFINED> instruction: 0xe7bb701a
   26ec0:	stmiapl	r3!, {r0, r2, r5, r6, r8, r9, fp, lr}^
   26ec4:	blcs	44f38 <strspn@plt+0x2c530>
   26ec8:			; <UNDEFINED> instruction: 0xe7ebd1b6
   26ecc:	vst2.16	{d20-d21}, [pc :128], r5
   26ed0:	ldrbtmi	r5, [r8], #-640	; 0xfffffd80
   26ed4:	blx	ff6e4ece <strspn@plt+0xff6cc4c6>
   26ed8:	stmdbmi	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   26edc:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
   26ee0:	cmpcc	r4, r8, ror r4
   26ee4:	mcrr2	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
   26ee8:	vabdl.u8	q15, d18, d5
   26eec:			; <UNDEFINED> instruction: 0xf1b92107
   26ef0:	svclt	0x00080f05
   26ef4:	strmi	r2, [fp], -r0, lsl #18
   26ef8:	movwcs	sp, #4382	; 0x111e
   26efc:	strb	r7, [r3], fp, lsr #32
   26f00:			; <UNDEFINED> instruction: 0x464a495b
   26f04:	ldrbtmi	r4, [r9], #-2139	; 0xfffff7a5
   26f08:	orrcc	r4, r8, r8, ror r4
   26f0c:	blx	fefe4f06 <strspn@plt+0xfefcc4fe>
   26f10:	ldmdbmi	r9, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   26f14:	ldmdami	r9, {r0, r1, r4, r9, sl, lr}^
   26f18:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   26f1c:	orrcc	r4, r8, r8, ror r4
   26f20:	blx	fed64f1a <strspn@plt+0xfed4c512>
   26f24:	ldmdbmi	r6, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   26f28:	ldmdami	r6, {r1, r3, r6, r9, sl, lr}^
   26f2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26f30:			; <UNDEFINED> instruction: 0xf7fc3188
   26f34:			; <UNDEFINED> instruction: 0xe724fc1d
   26f38:			; <UNDEFINED> instruction: 0x464a4953
   26f3c:	ldrbtmi	r4, [r9], #-2131	; 0xfffff7ad
   26f40:	orrcc	r4, r8, r8, ror r4
   26f44:	blx	fe8e4f3e <strspn@plt+0xfe8cc536>
   26f48:	ldmdbmi	r1, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   26f4c:	ldmdami	r1, {r0, r1, r4, r9, sl, lr}^
   26f50:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   26f54:	orrcc	r4, r8, r8, ror r4
   26f58:	blx	fe664f52 <strspn@plt+0xfe64c54a>
   26f5c:	stmdbmi	lr, {r0, r4, r8, r9, sl, sp, lr, pc}^
   26f60:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
   26f64:	orrcc	r4, r8, r8, ror r4
   26f68:	stc2	7, cr15, [r2], {252}	; 0xfc
   26f6c:	stmdbmi	ip, {r0, r3, r8, r9, sl, sp, lr, pc}^
   26f70:	stmdami	ip, {r1, r3, r6, r9, sl, lr}^
   26f74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26f78:			; <UNDEFINED> instruction: 0xf7fc3188
   26f7c:	str	pc, [r0, -r7, lsl #23]
   26f80:	bl	5e4f4c <strspn@plt+0x5cc544>
   26f84:			; <UNDEFINED> instruction: 0x46524653
   26f88:	eorcs	r2, r6, r1, lsl #2
   26f8c:	andge	pc, r0, sp, asr #17
   26f90:	ldcl	7, cr15, [r2], #-964	; 0xfffffc3c
   26f94:	blle	730f9c <strspn@plt+0x718594>
   26f98:	tstcs	r2, r3, asr #20
   26f9c:	ldrbtmi	r2, [sl], #-22	; 0xffffffea
   26fa0:	stcl	7, cr15, [sl], #-964	; 0xfffffc3c
   26fa4:	blle	8b0fac <strspn@plt+0x8985a4>
   26fa8:	bl	ffe64f74 <strspn@plt+0xffe4c56c>
   26fac:			; <UNDEFINED> instruction: 0x46524653
   26fb0:			; <UNDEFINED> instruction: 0x46044651
   26fb4:			; <UNDEFINED> instruction: 0xf7f14650
   26fb8:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
   26fbc:	tstcs	r3, r0, lsl fp
   26fc0:			; <UNDEFINED> instruction: 0xf7f14620
   26fc4:	rsccs	lr, r0, r0, ror #23
   26fc8:	bl	ffd64f94 <strspn@plt+0xffd4c58c>
   26fcc:			; <UNDEFINED> instruction: 0xf7f14650
   26fd0:	ldmdbmi	r6!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   26fd4:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
   26fd8:	smccc	33864	; 0x8448
   26fdc:	blx	ffd64fd6 <strspn@plt+0xffd4c5ce>
   26fe0:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
   26fe4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26fe8:			; <UNDEFINED> instruction: 0xf7fc3168
   26fec:	ldmdbmi	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   26ff0:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
   26ff4:	smccc	33864	; 0x8448
   26ff8:	blx	ff9e4ff2 <strspn@plt+0xff9cc5ea>
   26ffc:	andeq	ip, r9, ip, lsr r0
   27000:	andeq	r0, r0, r8, asr #4
   27004:	strdeq	r0, [r0], -ip
   27008:	andeq	ip, r9, r2, lsr #32
   2700c:	ldrdeq	r0, [r0], -r8
   27010:	andeq	r0, r0, r8, ror r3
   27014:	andeq	r0, r0, r4, lsl #4
   27018:	andeq	r3, r3, r6, lsl #29
   2701c:	ldrdeq	fp, [r9], -r4
   27020:	andeq	ip, r9, r4, lsr #16
   27024:	andeq	ip, r9, r2, asr #6
   27028:	strdeq	ip, [r9], -sl
   2702c:	andeq	ip, r9, r8, lsl r3
   27030:			; <UNDEFINED> instruction: 0x00033dbc
   27034:	andeq	r3, r3, r2, asr sp
   27038:			; <UNDEFINED> instruction: 0x00033abc
   2703c:	andeq	r3, r3, ip, ror #21
   27040:	andeq	r3, r3, r8, asr #26
   27044:	andeq	r3, r3, r2, asr #20
   27048:	andeq	r3, r3, r4, lsr #26
   2704c:	andeq	r3, r3, lr, lsl #23
   27050:	andeq	r3, r3, lr, asr #25
   27054:	andeq	r3, r3, ip, lsl ip
   27058:	andeq	r0, r0, r0, ror #5
   2705c:	andeq	r3, r3, sl, lsl #25
   27060:	strdeq	r3, [r3], -ip
   27064:	andeq	r3, r3, r6, lsr #20
   27068:	andeq	r3, r3, r6, asr ip
   2706c:	andeq	r3, r3, r0, ror #20
   27070:	andeq	r3, r3, lr, lsr #24
   27074:	andeq	r3, r3, r0, ror #21
   27078:	andeq	r3, r3, sl, lsl ip
   2707c:	andeq	r3, r3, ip, ror #21
   27080:	andeq	r3, r3, r8, lsl #24
   27084:	andeq	r3, r3, r2, asr #23
   27088:	strdeq	r3, [r3], -r6
   2708c:	andeq	r3, r3, r4, lsl #21
   27090:	andeq	r3, r3, r2, ror #23
   27094:	andeq	r3, r3, r0, lsl fp
   27098:	ldrdeq	r3, [r3], -r2
   2709c:	andeq	r3, r3, r8, ror #21
   270a0:	andeq	r3, r3, r0, asr #23
   270a4:			; <UNDEFINED> instruction: 0x00033ab6
   270a8:	ldrdeq	ip, [r7], -r2
   270ac:	andeq	r3, r3, lr, asr fp
   270b0:	andeq	r3, r3, r4, ror r9
   270b4:	andeq	r3, r3, r0, asr fp
   270b8:	andeq	r3, r3, r6, lsr #19
   270bc:	andeq	r3, r3, r2, asr #22
   270c0:	andeq	r3, r3, ip, ror r9
   270c4:	addlt	fp, r2, r0, lsl r5
   270c8:	strmi	r6, [r4], -r1, asr #18
   270cc:			; <UNDEFINED> instruction: 0xff7ef025
   270d0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   270d4:			; <UNDEFINED> instruction: 0xf98af020
   270d8:	movwcs	r4, #2567	; 0xa07
   270dc:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   270e0:	movwcs	lr, #2509	; 0x9cd
   270e4:	ldrmi	r4, [r9], -r5, lsl #20
   270e8:			; <UNDEFINED> instruction: 0xf02a447a
   270ec:	umaalcs	pc, r0, r1, r9	; <UNPREDICTABLE>
   270f0:	ldclt	0, cr11, [r0, #-8]
   270f4:	strdeq	pc, [r5], -r2
   270f8:	muleq	r7, lr, r9
   270fc:	andeq	r3, r3, r0, lsl fp
   27100:			; <UNDEFINED> instruction: 0x4604b530
   27104:	ldrmi	r4, [r5], -r5, lsr #16
   27108:			; <UNDEFINED> instruction: 0xf6454a25
   2710c:	ldrbtmi	r0, [r8], #-888	; 0xfffffc88
   27110:	movweq	pc, #17100	; 0x42cc	; <UNPREDICTABLE>
   27114:	umulllt	r4, sp, r9, r2
   27118:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   2711c:			; <UNDEFINED> instruction: 0xf04f920b
   27120:	ldmdble	r7, {r9}
   27124:	cmneq	r9, #72351744	; 0x4500000	; <UNPREDICTABLE>
   27128:	tsteq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   2712c:	svclt	0x00184299
   27130:	tstle	r7, r0, asr #32
   27134:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   27138:			; <UNDEFINED> instruction: 0xf958f020
   2713c:	tstcs	r8, r4, lsl #22
   27140:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   27144:	strtmi	r1, [r0], -r0, lsl #6
   27148:			; <UNDEFINED> instruction: 0xf0262300
   2714c:			; <UNDEFINED> instruction: 0xb198fab9
   27150:	and	r2, r7, r0, lsl #1
   27154:	rsbseq	pc, r6, r5, asr #12
   27158:	andeq	pc, r4, ip, asr #5
   2715c:	svclt	0x00944281
   27160:	addcs	r2, r0, r0, asr #32
   27164:	blmi	3b99ac <strspn@plt+0x3a0fa4>
   27168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2716c:	blls	3011dc <strspn@plt+0x2e87d4>
   27170:	tstle	r1, sl, asr r0
   27174:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   27178:	movwcs	lr, #27101	; 0x69dd
   2717c:	strmi	lr, [r8, #-2525]	; 0xfffff623
   27180:	stmib	sp, {r1, r3, fp, lr}^
   27184:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   27188:	movwcs	lr, #18909	; 0x49dd
   2718c:	strmi	lr, [r2, #-2509]	; 0xfffff633
   27190:			; <UNDEFINED> instruction: 0xf906f020
   27194:	strb	r2, [r5, r0, lsl #1]!
   27198:	b	2e5164 <strspn@plt+0x2cc75c>
   2719c:	andeq	fp, r9, r2, asr fp
   271a0:	andeq	r0, r0, r8, asr #4
   271a4:	andeq	pc, r5, lr, lsl #19
   271a8:	strdeq	fp, [r9], -r8
   271ac:	andeq	r3, r3, sl, asr #21
   271b0:	ldrbmi	lr, [r0, sp, lsr #18]!
   271b4:	cdpmi	0, 4, cr11, cr1, cr2, {4}
   271b8:	ldmib	r0, {r2, r9, sl, lr}^
   271bc:	strcs	r1, [r0, -r5, lsl #10]
   271c0:	ldmib	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
   271c4:			; <UNDEFINED> instruction: 0xf8d09a07
   271c8:			; <UNDEFINED> instruction: 0xf0258024
   271cc:			; <UNDEFINED> instruction: 0x4630feff
   271d0:			; <UNDEFINED> instruction: 0xf90cf020
   271d4:			; <UNDEFINED> instruction: 0x463b4a3a
   271d8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   271dc:	bmi	e8b9e4 <strspn@plt+0xe72fdc>
   271e0:	strls	r4, [r1, -r8, lsr #12]
   271e4:			; <UNDEFINED> instruction: 0xf029447a
   271e8:	ldrtmi	pc, [r0], -r1, lsl #21	; <UNPREDICTABLE>
   271ec:			; <UNDEFINED> instruction: 0xf8fef020
   271f0:	ldmdble	r7, {r0, r2, r8, sl, fp, sp}
   271f4:			; <UNDEFINED> instruction: 0x46484639
   271f8:	blx	ff3e3294 <strspn@plt+0xff3ca88c>
   271fc:			; <UNDEFINED> instruction: 0xf0204630
   27200:			; <UNDEFINED> instruction: 0x4650f8f5
   27204:			; <UNDEFINED> instruction: 0xf0254639
   27208:	ldrtmi	pc, [r0], -r7, asr #21	; <UNPREDICTABLE>
   2720c:			; <UNDEFINED> instruction: 0xf8eef020
   27210:	teqle	r2, r5, lsl #26
   27214:	strbmi	r4, [r1], -r0, lsr #12
   27218:	cdp2	0, 13, cr15, cr8, cr5, {1}
   2721c:	andlt	r2, r2, r0, asr #32
   27220:			; <UNDEFINED> instruction: 0x87f0e8bd
   27224:	movwcs	r4, #5705	; 0x1649
   27228:	addvc	pc, r0, #1325400064	; 0x4f000000
   2722c:			; <UNDEFINED> instruction: 0xf0264620
   27230:			; <UNDEFINED> instruction: 0x4630f81b
   27234:			; <UNDEFINED> instruction: 0xf8daf020
   27238:	eorle	r2, r7, r2, lsl #26
   2723c:	vstrcs.16	s26, [r5, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   27240:	ldrbmi	sp, [r1], -r7, lsr #32
   27244:			; <UNDEFINED> instruction: 0xf0264620
   27248:	ldrtmi	pc, [r0], -fp, lsl #16	; <UNPREDICTABLE>
   2724c:			; <UNDEFINED> instruction: 0xf8cef020
   27250:	strbmi	r4, [r1], -r0, lsr #12
   27254:	ldc2	0, cr15, [lr], #-52	; 0xffffffcc
   27258:	andlt	r2, r2, r0, asr #32
   2725c:			; <UNDEFINED> instruction: 0x87f0e8bd
   27260:	tstle	r6, r1, lsl #26
   27264:	ldrbmi	r4, [r1], -fp, lsr #12
   27268:	vst1.8	{d20-d22}, [pc :128], r0
   2726c:			; <UNDEFINED> instruction: 0xf0257280
   27270:	ldmdami	r5, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27274:			; <UNDEFINED> instruction: 0xf0204478
   27278:	ldmdami	r4, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   2727c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   27280:			; <UNDEFINED> instruction: 0xf88ef020
   27284:	andlt	r2, r2, r0, asr #32
   27288:			; <UNDEFINED> instruction: 0x87f0e8bd
   2728c:	svcne	0x0080f5b8
   27290:	ldrbmi	sp, [r0], -ip, lsl #18
   27294:			; <UNDEFINED> instruction: 0xf0252100
   27298:	stmdami	sp, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2729c:			; <UNDEFINED> instruction: 0xf0204478
   272a0:	stccs	8, cr15, [r4, #-660]	; 0xfffffd6c
   272a4:	stccs	8, cr13, [r2, #-720]	; 0xfffffd30
   272a8:	ldrb	sp, [r1, r7, ror #19]
   272ac:			; <UNDEFINED> instruction: 0x46204651
   272b0:			; <UNDEFINED> instruction: 0x46422310
   272b4:			; <UNDEFINED> instruction: 0xffd8f025
   272b8:	svclt	0x0000e7db
   272bc:	andeq	pc, r5, r4, lsl #18
   272c0:	andeq	ip, r7, r2, lsr r9
   272c4:	muleq	r3, r4, sl
   272c8:	andeq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   272cc:	andeq	r4, r3, lr, asr r7
   272d0:	andeq	pc, r5, r8, lsr #16
   272d4:	addlt	fp, r2, r0, ror r5
   272d8:			; <UNDEFINED> instruction: 0x46054e11
   272dc:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   272e0:	cdp2	0, 7, cr15, cr4, cr5, {1}
   272e4:	ldrtmi	r4, [r0], -pc, lsl #24
   272e8:			; <UNDEFINED> instruction: 0xf880f020
   272ec:	movwcs	r4, #2574	; 0xa0e
   272f0:	ldrmi	r6, [r9], -r8, lsr #19
   272f4:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   272f8:	strls	r4, [r0], #-1148	; 0xfffffb84
   272fc:			; <UNDEFINED> instruction: 0xf02a340c
   27300:	ldrtmi	pc, [r0], -r7, lsl #17	; <UNPREDICTABLE>
   27304:			; <UNDEFINED> instruction: 0xf872f020
   27308:	movwcs	r4, #2568	; 0xa08
   2730c:	ldrbtmi	r6, [sl], #-2536	; 0xfffff618
   27310:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   27314:			; <UNDEFINED> instruction: 0xf02a4300
   27318:	subcs	pc, r8, fp, ror r8	; <UNPREDICTABLE>
   2731c:	ldcllt	0, cr11, [r0, #-8]!
   27320:	andeq	pc, r5, r6, ror #15
   27324:	andeq	ip, r7, r4, lsr #17
   27328:	andeq	r3, r3, sl, lsr sl
   2732c:	andeq	r3, r3, lr, lsr #20
   27330:	movwcs	fp, #5392	; 0x1510
   27334:	stmdbvs	r1, {r1, r7, ip, sp, pc}^
   27338:	rscscc	pc, pc, #79	; 0x4f
   2733c:			; <UNDEFINED> instruction: 0xf0254604
   27340:	stmdami	r9, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27344:			; <UNDEFINED> instruction: 0xf0204478
   27348:	bmi	265494 <strspn@plt+0x24ca8c>
   2734c:	stmibvs	r0!, {r8, r9, sp}
   27350:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   27354:	bmi	1aff5c <strspn@plt+0x197554>
   27358:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2735c:			; <UNDEFINED> instruction: 0xf858f02a
   27360:	andlt	r2, r2, r8, asr #32
   27364:	svclt	0x0000bd10
   27368:	andeq	pc, r5, r0, lsl #15
   2736c:	andeq	ip, r7, r4, ror #17
   27370:	muleq	r3, r6, sl
   27374:	addlt	fp, r3, r0, lsr r5
   27378:	strmi	r4, [r4], -lr, lsl #26
   2737c:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   27380:	blx	fea633be <strspn@plt+0xfea4a9b6>
   27384:			; <UNDEFINED> instruction: 0xf0204628
   27388:	stmibvs	r1!, {r0, r4, r5, fp, ip, sp, lr, pc}
   2738c:			; <UNDEFINED> instruction: 0xf0254620
   27390:	strtmi	pc, [r8], -r7, ror #30
   27394:			; <UNDEFINED> instruction: 0xf82af020
   27398:	movwcs	r4, #2567	; 0xa07
   2739c:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   273a0:	movwcs	lr, #2509	; 0x9cd
   273a4:	ldrmi	r4, [r9], -r5, lsl #20
   273a8:			; <UNDEFINED> instruction: 0xf02a447a
   273ac:	subcs	pc, r8, r1, lsr r8	; <UNPREDICTABLE>
   273b0:	ldclt	0, cr11, [r0, #-12]!
   273b4:	andeq	pc, r5, r6, asr #14
   273b8:			; <UNDEFINED> instruction: 0x0007c8b6
   273bc:	andeq	r3, r3, r4, ror #20
   273c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   273c4:	strmi	r2, [r4], -r0, lsl #6
   273c8:	ldreq	pc, [r8, #-260]	; 0xfffffefc
   273cc:	stmdbvs	r0, {r1, r7, ip, sp, pc}^
   273d0:	ldrmi	r4, [r9], -lr, lsl #12
   273d4:			; <UNDEFINED> instruction: 0x0720e895
   273d8:			; <UNDEFINED> instruction: 0xf0256aa7
   273dc:	stmmi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   273e0:			; <UNDEFINED> instruction: 0xf0204478
   273e4:	bmi	fe2a53f8 <strspn@plt+0xfe28c9f0>
   273e8:	strtmi	r2, [r8], -r0, lsl #6
   273ec:	andls	r4, r0, #2046820352	; 0x7a000000
   273f0:	ldrmi	r4, [r9], -r7, lsl #21
   273f4:			; <UNDEFINED> instruction: 0xf0059301
   273f8:	ldrbtmi	r0, [sl], #-1407	; 0xfffffa81
   273fc:			; <UNDEFINED> instruction: 0xf976f029
   27400:	vadd.f32	d2, d0, d12
   27404:	ldm	pc, {r1, r2, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   27408:	bcc	1963424 <strspn@plt+0x194aa1c>
   2740c:			; <UNDEFINED> instruction: 0x7126403a
   27410:	streq	r2, [r2, -r1, asr #5]!
   27414:	eoreq	r4, r6, r9, asr #31
   27418:			; <UNDEFINED> instruction: 0x46414d7e
   2741c:	ldrbtmi	r4, [sp], #-2174	; 0xfffff782
   27420:			; <UNDEFINED> instruction: 0xf01f4478
   27424:			; <UNDEFINED> instruction: 0x4628ffbd
   27428:			; <UNDEFINED> instruction: 0xffe0f01f
   2742c:	strtmi	r4, [r0], -r9, asr #12
   27430:			; <UNDEFINED> instruction: 0x462847b0
   27434:			; <UNDEFINED> instruction: 0xffdaf01f
   27438:	ldrbtmi	r4, [sl], #-2680	; 0xfffff588
   2743c:	andcc	r2, ip, #0, 6
   27440:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   27444:	ldrmi	r2, [r9], -r0, lsl #6
   27448:			; <UNDEFINED> instruction: 0xf029461a
   2744c:	subcs	pc, r0, pc, asr #18
   27450:	pop	{r1, ip, sp, pc}
   27454:	ldclmi	7, cr8, [r2], #-960	; 0xfffffc40
   27458:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
   2745c:			; <UNDEFINED> instruction: 0xf01f4620
   27460:	ldmdami	r0!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   27464:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   27468:			; <UNDEFINED> instruction: 0xff9af01f
   2746c:	tstcs	r0, r0, asr r6
   27470:			; <UNDEFINED> instruction: 0xf992f025
   27474:			; <UNDEFINED> instruction: 0x46204639
   27478:			; <UNDEFINED> instruction: 0xff92f01f
   2747c:	stmdami	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   27480:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   27484:			; <UNDEFINED> instruction: 0xff8cf01f
   27488:	stmdami	r8!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2748c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   27490:			; <UNDEFINED> instruction: 0xff86f01f
   27494:	strbmi	r4, [r9], -r6, ror #16
   27498:			; <UNDEFINED> instruction: 0xf01f4478
   2749c:	ldrbmi	pc, [r0], -r1, lsl #31	; <UNPREDICTABLE>
   274a0:			; <UNDEFINED> instruction: 0xf0252100
   274a4:			; <UNDEFINED> instruction: 0xe7d2f979
   274a8:	strbmi	r4, [r1], -r2, ror #26
   274ac:	ldrbtmi	r4, [sp], #-2146	; 0xfffff79e
   274b0:			; <UNDEFINED> instruction: 0xf01f4478
   274b4:	qsub16mi	pc, r8, r5	; <UNPREDICTABLE>
   274b8:			; <UNDEFINED> instruction: 0xff98f01f
   274bc:	strtmi	r4, [r0], -r9, asr #12
   274c0:			; <UNDEFINED> instruction: 0x462847b0
   274c4:			; <UNDEFINED> instruction: 0xff92f01f
   274c8:	tstcs	r0, r0, asr r6
   274cc:			; <UNDEFINED> instruction: 0xf964f025
   274d0:	ldmdami	sl, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   274d4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   274d8:			; <UNDEFINED> instruction: 0xff62f01f
   274dc:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
   274e0:			; <UNDEFINED> instruction: 0xff84f01f
   274e4:	strtmi	r4, [r0], -r9, asr #12
   274e8:			; <UNDEFINED> instruction: 0xe7b047b0
   274ec:			; <UNDEFINED> instruction: 0x46414855
   274f0:	ldrbtmi	r0, [r8], #-3901	; 0xfffff0c3
   274f4:			; <UNDEFINED> instruction: 0xff54f01f
   274f8:			; <UNDEFINED> instruction: 0x46494853
   274fc:			; <UNDEFINED> instruction: 0xf01f4478
   27500:	ldrbmi	pc, [r0], -pc, asr #30	; <UNPREDICTABLE>
   27504:			; <UNDEFINED> instruction: 0xf0252100
   27508:	ldmdami	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}^
   2750c:			; <UNDEFINED> instruction: 0xf01f4478
   27510:	svccs	0x0000ff6d
   27514:	bmi	13de260 <strspn@plt+0x13c5858>
   27518:			; <UNDEFINED> instruction: 0xf0052400
   2751c:	strtmi	r0, [r3], -r7
   27520:			; <UNDEFINED> instruction: 0x4621447a
   27524:	strls	r3, [r1], #-536	; 0xfffffde8
   27528:	strtmi	r9, [r2], -r0, lsl #4
   2752c:			; <UNDEFINED> instruction: 0xf8def029
   27530:	stmdacs	r0, {r0, r2, r5, r9, sl, lr}
   27534:	stmdami	r7, {r1, r2, r3, r4, r5, ip, lr, pc}^
   27538:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   2753c:			; <UNDEFINED> instruction: 0xff56f01f
   27540:			; <UNDEFINED> instruction: 0xf01f4628
   27544:	stmdami	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   27548:	smlabtcc	fp, r7, r3, pc	; <UNPREDICTABLE>
   2754c:			; <UNDEFINED> instruction: 0xf01f4478
   27550:	stmdbmi	r2, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   27554:	andvs	pc, r3, r7, asr #7
   27558:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   2755c:			; <UNDEFINED> instruction: 0x31244622
   27560:	tstls	r0, r1, lsl #8
   27564:			; <UNDEFINED> instruction: 0xf0294621
   27568:	stmdblt	r8, {r0, r6, r7, fp, ip, sp, lr, pc}
   2756c:	ldrbtmi	r4, [ip], #-3132	; 0xfffff3c4
   27570:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   27574:			; <UNDEFINED> instruction: 0xff3af01f
   27578:			; <UNDEFINED> instruction: 0xf01f4620
   2757c:	ldmdami	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   27580:	smlabteq	fp, r7, r3, pc	; <UNPREDICTABLE>
   27584:			; <UNDEFINED> instruction: 0xf01f4478
   27588:	strb	pc, [r0, -fp, lsl #30]!	; <UNPREDICTABLE>
   2758c:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   27590:			; <UNDEFINED> instruction: 0xff2cf01f
   27594:	strtmi	r4, [r0], -r9, asr #12
   27598:			; <UNDEFINED> instruction: 0xe75847b0
   2759c:			; <UNDEFINED> instruction: 0x46414834
   275a0:			; <UNDEFINED> instruction: 0xf01f4478
   275a4:	ldmdami	r3!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   275a8:			; <UNDEFINED> instruction: 0xf01f4478
   275ac:	bmi	ce7230 <strspn@plt+0xcce828>
   275b0:	smlsldx	r4, r3, sl, r4
   275b4:	ldrbtmi	r4, [sp], #-3377	; 0xfffff2cf
   275b8:	bmi	ca14b4 <strspn@plt+0xc88aac>
   275bc:	andcs	r2, r8, r0, lsl #6
   275c0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   275c4:			; <UNDEFINED> instruction: 0xf9c8f02a
   275c8:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   275cc:			; <UNDEFINED> instruction: 0xff0ef01f
   275d0:	stcmi	7, cr14, [sp], #-644	; 0xfffffd7c
   275d4:	stmdami	sp!, {r0, r6, r9, sl, lr}
   275d8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   275dc:	mcr2	0, 7, pc, cr0, cr15, {0}	; <UNPREDICTABLE>
   275e0:			; <UNDEFINED> instruction: 0xf01f4620
   275e4:	strbmi	pc, [r8], -r3, lsl #30	; <UNPREDICTABLE>
   275e8:			; <UNDEFINED> instruction: 0xf0252100
   275ec:			; <UNDEFINED> instruction: 0x4620f8d5
   275f0:	mrc2	0, 7, pc, cr12, cr15, {0}
   275f4:	tstcs	r0, r0, asr r6
   275f8:			; <UNDEFINED> instruction: 0xf8cef025
   275fc:	ldrtmi	r4, [r9], -r4, lsr #16
   27600:			; <UNDEFINED> instruction: 0xf01f4478
   27604:	str	pc, [r2, -sp, asr #29]!
   27608:	andeq	pc, r5, r4, ror #13
   2760c:			; <UNDEFINED> instruction: 0x0007c8b8
   27610:	muleq	r3, r2, sl
   27614:	andeq	pc, r5, r6, lsr #13
   27618:	andeq	ip, r2, r8, ror #7
   2761c:	andeq	ip, r7, sl, ror #16
   27620:	andeq	ip, r2, lr, lsr #7
   27624:	andeq	r4, r3, r2, lsr #3
   27628:	andeq	ip, r2, r6, lsl #7
   2762c:	andeq	ip, r2, sl, ror r3
   27630:	andeq	r4, r3, r0, ror r1
   27634:	andeq	pc, r5, r6, lsl r6	; <UNPREDICTABLE>
   27638:	andeq	ip, r2, r8, asr r3
   2763c:	andeq	ip, r2, r2, lsr r3
   27640:	andeq	pc, r5, r6, ror #11
   27644:	andeq	ip, r2, r6, lsl r3
   27648:	andeq	r4, r3, ip, lsl #2
   2764c:			; <UNDEFINED> instruction: 0x0005f5b8
   27650:	andeq	ip, r7, r4, lsl #15
   27654:	andeq	r3, r3, lr, ror r9
   27658:	andeq	r3, r3, r4, ror r9
   2765c:	andeq	ip, r7, sl, asr #14
   27660:	andeq	r3, r3, sl, lsl #18
   27664:	andeq	r3, r3, sl, asr r9
   27668:	andeq	ip, r2, r8, ror #29
   2766c:	andeq	pc, r5, r6, lsr r5	; <UNPREDICTABLE>
   27670:	andeq	ip, r2, r8, ror #4
   27674:	andeq	pc, r5, ip, lsl r5	; <UNPREDICTABLE>
   27678:	strdeq	ip, [r7], -r4
   2767c:			; <UNDEFINED> instruction: 0x000338b2
   27680:	ldrdeq	r3, [r3], -r6
   27684:	andeq	r3, r3, r6, ror #17
   27688:	andeq	pc, r5, ip, ror #9
   2768c:	andeq	ip, r2, lr, lsr #4
   27690:	ldrdeq	r3, [r3], -r4
   27694:	bmi	fa2a4 <strspn@plt+0xe189c>
   27698:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2769c:	svclt	0x0000e690
   276a0:	andeq	fp, r9, r8, asr #11
   276a4:	strdeq	r0, [r0], -r4
   276a8:	bmi	fa2b8 <strspn@plt+0xe18b0>
   276ac:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   276b0:	svclt	0x0000e686
   276b4:			; <UNDEFINED> instruction: 0x0009b5b4
   276b8:	andeq	r0, r0, r4, asr #5
   276bc:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   276c0:			; <UNDEFINED> instruction: 0x4604075b
   276c4:	stmdbvs	r1, {r1, r2, sl, ip, lr, pc}^
   276c8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   276cc:	mcr2	0, 3, pc, cr8, cr15, {0}	; <UNPREDICTABLE>
   276d0:	ldclt	0, cr2, [r0, #-0]
   276d4:			; <UNDEFINED> instruction: 0xf0266981
   276d8:	stmdami	r7, {r0, r2, r6, fp, ip, sp, lr, pc}
   276dc:			; <UNDEFINED> instruction: 0xf01f4478
   276e0:	bmi	1e70fc <strspn@plt+0x1ce6f4>
   276e4:	strtmi	r6, [r0], -r1, ror #19
   276e8:			; <UNDEFINED> instruction: 0xf025447a
   276ec:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   276f0:	svclt	0x0000bd10
   276f4:	muleq	r3, r2, r5
   276f8:	andeq	pc, r5, r8, ror #7
   276fc:	andeq	fp, r4, r8, lsr #27
   27700:	ldrbeq	r6, [fp, -r3, lsl #16]
   27704:	andcs	sp, r0, r1, lsl #8
   27708:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   2770c:	stcmi	0, cr11, [sp, #-524]	; 0xfffffdf4
   27710:	bmi	378f28 <strspn@plt+0x360520>
   27714:	stmdbvs	r1, {r0, r2, r3, r4, r5, r6, sl, lr}^
   27718:	andls	r4, r1, #2046820352	; 0x7a000000
   2771c:			; <UNDEFINED> instruction: 0xffe6f025
   27720:			; <UNDEFINED> instruction: 0xf01f4628
   27724:	bls	a70b8 <strspn@plt+0x8e6b0>
   27728:	strtmi	r6, [r0], -r1, lsr #19
   2772c:			; <UNDEFINED> instruction: 0xffdef025
   27730:			; <UNDEFINED> instruction: 0xf01f4628
   27734:	stmibvs	r0!, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   27738:			; <UNDEFINED> instruction: 0xf0252100
   2773c:	andcs	pc, r0, sp, lsr #16
   27740:	ldclt	0, cr11, [r0, #-12]!
   27744:			; <UNDEFINED> instruction: 0x0005f3b0
   27748:	andeq	fp, r4, r8, ror sp
   2774c:	ldrbeq	r6, [fp, -r3, lsl #16]
   27750:	stmiavs	r3, {r0, r1, r2, r3, r8, sl, ip, lr, pc}^
   27754:			; <UNDEFINED> instruction: 0x4604b510
   27758:	stmdblt	r3!, {r0, r6, r8, fp, sp, lr}^
   2775c:	bcc	8226c <strspn@plt+0x69864>
   27760:	stc2	0, cr15, [lr, #-148]!	; 0xffffff6c
   27764:	stmibvs	r1!, {r1, r2, fp, lr}
   27768:			; <UNDEFINED> instruction: 0xf01f4478
   2776c:	andcs	pc, r0, r9, lsl lr	; <UNPREDICTABLE>
   27770:	andcs	fp, r0, r0, lsl sp
   27774:			; <UNDEFINED> instruction: 0x46084770
   27778:			; <UNDEFINED> instruction: 0xf0252100
   2777c:	ldrb	pc, [r1, sp, lsl #16]!	; <UNPREDICTABLE>
   27780:	andeq	fp, r2, r4, asr #18
   27784:	ldrbeq	r6, [fp, -r3, lsl #16]
   27788:	stmiavs	r3, {r2, r3, r4, r8, sl, ip, lr, pc}^
   2778c:			; <UNDEFINED> instruction: 0x4604b510
   27790:	addlt	r6, r2, r1, asr #18
   27794:	bvs	ff0d5ea8 <strspn@plt+0xff0bd4a0>
   27798:			; <UNDEFINED> instruction: 0xf0252310
   2779c:	stmdami	sp, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   277a0:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   277a4:	ldc2l	0, cr15, [ip, #124]!	; 0x7c
   277a8:	movwcs	r4, #2571	; 0xa0b
   277ac:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   277b0:	movwcs	lr, #2509	; 0x9cd
   277b4:	ldrmi	r4, [r9], -r9, lsl #20
   277b8:			; <UNDEFINED> instruction: 0xf029447a
   277bc:	andcs	pc, r0, r9, lsr #28
   277c0:	ldclt	0, cr11, [r0, #-8]
   277c4:	ldrbmi	r2, [r0, -r0]!
   277c8:	tstcs	r0, r8, lsl #12
   277cc:			; <UNDEFINED> instruction: 0xffe4f024
   277d0:	svclt	0x0000e7e5
   277d4:	andeq	fp, r2, r2, lsr #17
   277d8:	andeq	ip, r7, r6, ror #15
   277dc:	andeq	r3, r3, r0, lsr #22
   277e0:			; <UNDEFINED> instruction: 0x4615b530
   277e4:	addlt	r4, r7, lr, lsl sl
   277e8:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   277ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   277f0:			; <UNDEFINED> instruction: 0xf04f9305
   277f4:	vcgt.s8	d16, d0, d0
   277f8:	addsmi	r3, r9, #67108864	; 0x4000000
   277fc:	subcs	fp, r0, r8, lsl pc
   27800:	bmi	69b82c <strspn@plt+0x682e24>
   27804:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   27808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2780c:	subsmi	r9, sl, r5, lsl #22
   27810:	andlt	sp, r7, r3, lsr #2
   27814:			; <UNDEFINED> instruction: 0x4604bd30
   27818:			; <UNDEFINED> instruction: 0xf0106800
   2781c:	rscsle	r0, r0, r4
   27820:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   27824:	stc2l	0, cr15, [r2, #124]!	; 0x7c
   27828:	tstcs	r8, r3, lsl #22
   2782c:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   27830:	strtmi	r1, [r0], -r0, lsl #6
   27834:			; <UNDEFINED> instruction: 0xf0252300
   27838:	tstlt	r8, r3, asr #30	; <UNPREDICTABLE>
   2783c:	strb	r2, [r0, r0, lsl #1]!
   27840:	stmdami	fp, {r2, r8, fp, ip, pc}
   27844:			; <UNDEFINED> instruction: 0x300ef8bd
   27848:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2784c:	mulcs	sp, sp, r8
   27850:	mulne	ip, sp, r8
   27854:	stc2	0, cr15, [r4, #124]!	; 0x7c
   27858:			; <UNDEFINED> instruction: 0xf7f0e7f0
   2785c:	svclt	0x0000eeaa
   27860:	andeq	fp, r9, r6, ror r4
   27864:	andeq	r0, r0, r8, asr #4
   27868:	andeq	fp, r9, sl, asr r4
   2786c:	andeq	pc, r5, r2, lsr #5
   27870:			; <UNDEFINED> instruction: 0x00033ab6
   27874:	ldmib	r0, {r4, r8, sl, ip, sp, pc}^
   27878:	cfstrdcs	mvd1, [r0], {5}
   2787c:	strmi	sp, [r8], -sl, lsl #18
   27880:			; <UNDEFINED> instruction: 0xf0242100
   27884:	stmdami	r6, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27888:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2788c:	stc2	0, cr15, [r8, #124]	; 0x7c
   27890:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   27894:	strtmi	r2, [r2], -r0, lsl #6
   27898:	stc2l	0, cr15, [r6], #148	; 0x94
   2789c:	svclt	0x0000e7f3
   278a0:	andeq	fp, r2, lr, ror pc
   278a4:	addlt	fp, r3, r0, lsr r5
   278a8:	strmi	r4, [r4], -lr, lsl #26
   278ac:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   278b0:	blx	fe36394e <strspn@plt+0xfe34af46>
   278b4:			; <UNDEFINED> instruction: 0xf01f4628
   278b8:	stmibvs	r1!, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   278bc:			; <UNDEFINED> instruction: 0xf0254620
   278c0:	strtmi	pc, [r8], -pc, asr #25
   278c4:	ldc2	0, cr15, [r2, #124]	; 0x7c
   278c8:	movwcs	r4, #2567	; 0xa07
   278cc:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   278d0:	movwcs	lr, #2509	; 0x9cd
   278d4:	ldrmi	r4, [r9], -r5, lsl #20
   278d8:			; <UNDEFINED> instruction: 0xf029447a
   278dc:	umaalcs	pc, r0, r9, sp	; <UNPREDICTABLE>
   278e0:	ldclt	0, cr11, [r0, #-12]!
   278e4:	andeq	pc, r5, r6, lsl r2	; <UNPREDICTABLE>
   278e8:	strdeq	ip, [r7], -r6
   278ec:	andeq	r3, r3, ip, asr sl
   278f0:			; <UNDEFINED> instruction: 0x4604b510
   278f4:			; <UNDEFINED> instruction: 0xf0256941
   278f8:	stmdami	r3, {r0, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   278fc:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   27900:	stc2l	0, cr15, [lr, #-124]	; 0xffffff84
   27904:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   27908:	muleq	r2, lr, r6
   2790c:	ldrbmi	r2, [r0, -r8, asr #32]!
   27910:	movwcs	r4, #2568	; 0xa08
   27914:	addlt	fp, r3, r0, lsl #10
   27918:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   2791c:	stmib	sp, {r2, r3, r9, ip, sp}^
   27920:	bmi	170528 <strspn@plt+0x157b20>
   27924:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   27928:	ldc2l	0, cr15, [r2, #-164]!	; 0xffffff5c
   2792c:	andlt	r2, r3, r8, asr #32
   27930:	blx	165aae <strspn@plt+0x14d0a6>
   27934:	andeq	ip, r7, ip, lsr #13
   27938:	andeq	r3, r3, lr, lsl #20
   2793c:	vst3.8	{d27,d29,d31}, [pc], r8
   27940:	vrsra.s64	d20, d2, #60
   27944:	addsmi	r0, r9, #4, 6	; 0x10000000
   27948:	subcs	fp, r0, r8, lsl pc
   2794c:	stclt	0, cr13, [r8, #-0]
   27950:	ldrmi	r4, [r1], -r3, lsl #16
   27954:			; <UNDEFINED> instruction: 0xf01f4478
   27958:	addcs	pc, r0, r3, lsr #26
   2795c:	svclt	0x0000bd08
   27960:	andeq	pc, r2, r8, asr #12
   27964:			; <UNDEFINED> instruction: 0x460cb570
   27968:	ldrmi	r4, [sp], -r8, lsr #18
   2796c:	bcs	1fa614 <strspn@plt+0x1e1c0c>
   27970:	addlt	r4, r4, r9, ror r4
   27974:	stmdami	r7!, {r1, r2, r9, sl, lr}
   27978:	ldrbtmi	r5, [r8], #-2251	; 0xfffff735
   2797c:	movwls	r6, #14363	; 0x381b
   27980:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27984:	ldmib	r4, {r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   27988:	stcge	3, cr2, [r1], {-0}
   2798c:	movwcs	lr, #6605	; 0x19cd
   27990:	stc2	0, cr15, [ip, #-124]!	; 0xffffff84
   27994:	stmdavs	r3!, {r1, r3, r5, fp, sp, lr}^
   27998:	andsle	r2, r5, r1, lsl #20
   2799c:	eorle	r2, r3, r2, lsl #20
   279a0:	tstcs	r0, r0, lsr #16
   279a4:	cdp2	0, 15, cr15, cr8, cr4, {1}
   279a8:	stmdavs	r1!, {r0, r1, r3, r4, fp, lr}^
   279ac:			; <UNDEFINED> instruction: 0xf01f4478
   279b0:	bmi	6e6d94 <strspn@plt+0x6ce38c>
   279b4:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   279b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   279bc:	subsmi	r9, sl, r3, lsl #22
   279c0:	andcs	sp, r1, r1, lsr #2
   279c4:	ldcllt	0, cr11, [r0, #-16]!
   279c8:	addmi	r6, fp, #6881280	; 0x690000
   279cc:	strmi	fp, [fp], -r8, lsr #30
   279d0:	svclt	0x00181c48
   279d4:	ldrmi	r1, [sl], -r9, asr #21
   279d8:	rsbvs	fp, r9, r8, lsl pc
   279dc:	stmdavs	r1!, {r4, r5, r9, sl, lr}
   279e0:			; <UNDEFINED> instruction: 0xf0252300
   279e4:	ldrb	pc, [pc, r1, asr #24]	; <UNPREDICTABLE>
   279e8:	ldrtmi	r6, [r0], -sl, ror #16
   279ec:	svclt	0x00284293
   279f0:	mrrcne	6, 1, r4, r1, cr3
   279f4:	bne	ff4d765c <strspn@plt+0xff4bec54>
   279f8:	svclt	0x00186971
   279fc:	stmdavs	r2!, {r1, r3, r5, r6, sp, lr}
   27a00:			; <UNDEFINED> instruction: 0xf8a8f008
   27a04:			; <UNDEFINED> instruction: 0xf7f0e7d0
   27a08:	svclt	0x0000edd4
   27a0c:	strdeq	fp, [r9], -r0
   27a10:	andeq	r0, r0, r8, asr #4
   27a14:	andeq	r3, r3, r6, lsl #22
   27a18:	andeq	r3, r3, r0, ror #21
   27a1c:	andeq	fp, r9, sl, lsr #5
   27a20:	addlt	fp, r3, r0, lsl #10
   27a24:	strmi	r9, [sl], -r0, lsl #4
   27a28:	movwcs	r9, #769	; 0x301
   27a2c:	cdp2	0, 3, cr15, cr0, cr5, {1}
   27a30:			; <UNDEFINED> instruction: 0xf85db003
   27a34:	svclt	0x0000fb04
   27a38:			; <UNDEFINED> instruction: 0x4604b570
   27a3c:	addlt	r4, r2, sl, lsl #16
   27a40:	stcmi	6, cr4, [sl, #-56]	; 0xffffffc8
   27a44:			; <UNDEFINED> instruction: 0xf01f4478
   27a48:	bl	166d94 <strspn@plt+0x14e38c>
   27a4c:	bmi	22806c <strspn@plt+0x20f664>
   27a50:	stmdbvs	r8, {r8, r9, sp}^
   27a54:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   27a58:	strls	r4, [r0, #-1561]	; 0xfffff9e7
   27a5c:			; <UNDEFINED> instruction: 0xf0299301
   27a60:	ldrdlt	pc, [r2], -r7
   27a64:	svclt	0x0000bd70
   27a68:	andeq	pc, r5, r0, lsl #1
   27a6c:	andeq	ip, r7, r8, lsl #14
   27a70:	ldrdeq	fp, [r2], -r2
   27a74:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   27a78:			; <UNDEFINED> instruction: 0x4604075b
   27a7c:	stmiavs	r3, {r0, r4, r8, sl, ip, lr, pc}^
   27a80:	stmdblt	fp, {r0, r7, r8, fp, sp, lr}^
   27a84:			; <UNDEFINED> instruction: 0xf0256ac2
   27a88:	stmdami	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   27a8c:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27a90:	stc2	0, cr15, [r6], {31}
   27a94:	ldclt	0, cr2, [r0, #-0]
   27a98:	tstcs	r0, r8, lsl #12
   27a9c:	cdp2	0, 7, cr15, cr12, cr4, {1}
   27aa0:	stmdbvs	r1, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   27aa4:	blx	fe4e3b40 <strspn@plt+0xfe4cb138>
   27aa8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   27aac:	ldc2	0, cr15, [lr], {31}
   27ab0:	ldclt	0, cr2, [r0, #-0]
   27ab4:	andeq	fp, r2, lr, lsl r6
   27ab8:	andeq	pc, r5, sl, lsl r0	; <UNPREDICTABLE>
   27abc:			; <UNDEFINED> instruction: 0x4604b510
   27ac0:			; <UNDEFINED> instruction: 0xf0256941
   27ac4:	stmdami	r8, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   27ac8:			; <UNDEFINED> instruction: 0xf01f4478
   27acc:	ldmib	r4, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   27ad0:	movwcs	r1, #518	; 0x206
   27ad4:			; <UNDEFINED> instruction: 0xf0254620
   27ad8:	stmdami	r4, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   27adc:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27ae0:	mrrc2	0, 1, pc, lr, cr15	; <UNPREDICTABLE>
   27ae4:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   27ae8:	strdeq	lr, [r5], -ip
   27aec:	andeq	fp, r2, lr, asr #11
   27af0:	strdlt	fp, [pc], r0
   27af4:			; <UNDEFINED> instruction: 0x460f4e15
   27af8:			; <UNDEFINED> instruction: 0x463a4611
   27afc:			; <UNDEFINED> instruction: 0x9602447e
   27b00:			; <UNDEFINED> instruction: 0x461f4e13
   27b04:	ldrbtmi	r4, [lr], #-2835	; 0xfffff4ed
   27b08:	ldcmi	13, cr9, [r3], {20}
   27b0c:	ldrbtmi	r5, [ip], #-2291	; 0xfffff70d
   27b10:	movwls	r6, #55323	; 0xd81b
   27b14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27b18:	strls	r2, [r1], #-768	; 0xfffffd00
   27b1c:	movwcc	lr, #22989	; 0x59cd
   27b20:	blge	28c738 <strspn@plt+0x273d30>
   27b24:	movwcs	r9, #33539	; 0x8303
   27b28:	blge	30c730 <strspn@plt+0x2f3d28>
   27b2c:	strvc	lr, [r9, #-2509]	; 0xfffff633
   27b30:			; <UNDEFINED> instruction: 0xf81cf026
   27b34:	blmi	1fa360 <strspn@plt+0x1e1958>
   27b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27b3c:	blls	381bac <strspn@plt+0x3691a4>
   27b40:	qaddle	r4, sl, r1
   27b44:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   27b48:	ldc	7, cr15, [r2, #-960]!	; 0xfffffc40
   27b4c:			; <UNDEFINED> instruction: 0xfffffe65
   27b50:	andeq	fp, r9, sl, asr r1
   27b54:	andeq	r0, r0, r8, asr #4
   27b58:			; <UNDEFINED> instruction: 0xffffff0f
   27b5c:	andeq	fp, r9, r8, lsr #2
   27b60:			; <UNDEFINED> instruction: 0x460db570
   27b64:	stmdbvs	r1, {r1, r7, ip, sp, pc}^
   27b68:	stmibvs	r6, {r2, r9, sl, lr}^
   27b6c:	blx	be3c08 <strspn@plt+0xbcb200>
   27b70:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   27b74:	ldc2	0, cr15, [sl], #-124	; 0xffffff84
   27b78:	ldrtmi	r6, [r1], -r2, lsr #19
   27b7c:			; <UNDEFINED> instruction: 0xf04f4620
   27b80:	movwls	r3, #1023	; 0x3ff
   27b84:			; <UNDEFINED> instruction: 0xf7ff2301
   27b88:	stmdami	fp, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27b8c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   27b90:	stc2	0, cr15, [r6], {31}
   27b94:	ldmib	r4, {r0, r3, fp, lr}^
   27b98:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
   27b9c:	stc2	0, cr15, [r0], {31}
   27ba0:	andle	r1, r3, fp, ror #24
   27ba4:	strtmi	r4, [r0], -r9, lsr #12
   27ba8:			; <UNDEFINED> instruction: 0xff46f7ff
   27bac:	andlt	r2, r2, r0, asr #32
   27bb0:	svclt	0x0000bd70
   27bb4:	andeq	lr, r5, r2, asr pc
   27bb8:			; <UNDEFINED> instruction: 0x0002b4b6
   27bbc:	andeq	lr, r5, sl, ror #31
   27bc0:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   27bc4:	addlt	r0, r4, sl, asr r7
   27bc8:	strle	r4, [r9], #-1540	; 0xfffff9fc
   27bcc:			; <UNDEFINED> instruction: 0xf0256941
   27bd0:	ldmdami	r3, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   27bd4:			; <UNDEFINED> instruction: 0xf01f4478
   27bd8:	andcs	pc, r0, r9, lsl #24
   27bdc:	ldcllt	0, cr11, [r0, #-16]!
   27be0:	strmi	r6, [sp], -r3, asr #17
   27be4:	stmibvs	r1, {r1, r2, r6, r7, r9, fp, sp, lr}^
   27be8:			; <UNDEFINED> instruction: 0xf383fab3
   27bec:	ldmdbeq	fp, {r1, r7, r8, fp, sp, lr}^
   27bf0:	tstls	r3, r0, lsl #12
   27bf4:			; <UNDEFINED> instruction: 0xff7cf7ff
   27bf8:	stmdbls	r3, {r1, r3, fp, lr}
   27bfc:			; <UNDEFINED> instruction: 0xf01f4478
   27c00:	stmdami	r9, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   27c04:	movwcs	lr, #35284	; 0x89d4
   27c08:			; <UNDEFINED> instruction: 0xf01f4478
   27c0c:			; <UNDEFINED> instruction: 0x1c6bfbc9
   27c10:	strtmi	sp, [r0], -r3, ror #1
   27c14:			; <UNDEFINED> instruction: 0xf7ff4629
   27c18:	andcs	pc, r0, pc, lsl #30
   27c1c:	ldcllt	0, cr11, [r0, #-16]!
   27c20:	strdeq	lr, [r5], -r0
   27c24:	andeq	fp, r2, r8, asr #8
   27c28:	andeq	lr, r5, ip, ror pc
   27c2c:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   27c30:	addlt	r0, r3, fp, asr r7
   27c34:	strle	r4, [r9], #-1540	; 0xfffff9fc
   27c38:			; <UNDEFINED> instruction: 0xf0256941
   27c3c:	stmdami	ip, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   27c40:			; <UNDEFINED> instruction: 0xf01f4478
   27c44:	ldrdcs	pc, [r0], -r3
   27c48:	ldclt	0, cr11, [r0, #-12]!
   27c4c:	bvs	ff181f60 <strspn@plt+0xff169558>
   27c50:			; <UNDEFINED> instruction: 0xf383fab3
   27c54:	ldrdcs	lr, [r6, -r0]
   27c58:	strls	r0, [r0, #-2395]	; 0xfffff6a5
   27c5c:			; <UNDEFINED> instruction: 0xff48f7ff
   27c60:	stmibvs	r1!, {r2, fp, lr}^
   27c64:			; <UNDEFINED> instruction: 0xf01f4478
   27c68:	mulcs	r0, fp, fp
   27c6c:	ldclt	0, cr11, [r0, #-12]!
   27c70:	andeq	lr, r5, r4, lsl #29
   27c74:	andeq	fp, r2, r8, asr #8
   27c78:	addlt	fp, r2, r0, lsl r5
   27c7c:	strmi	r6, [r4], -r1, asr #18
   27c80:			; <UNDEFINED> instruction: 0xf9a4f025
   27c84:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   27c88:	blx	fec63d0e <strspn@plt+0xfec4b306>
   27c8c:	ldrdcs	lr, [r6, -r4]
   27c90:			; <UNDEFINED> instruction: 0xf04f4620
   27c94:	movwls	r3, #1023	; 0x3ff
   27c98:			; <UNDEFINED> instruction: 0xf7ff2301
   27c9c:	stmdami	r5, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   27ca0:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27ca4:	blx	1f63d2a <strspn@plt+0x1f4b322>
   27ca8:	andlt	r2, r2, r0, asr #32
   27cac:	svclt	0x0000bd10
   27cb0:	andeq	lr, r5, lr, lsr lr
   27cb4:	andeq	fp, r2, sl, lsl #8
   27cb8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   27cbc:			; <UNDEFINED> instruction: 0x4604075b
   27cc0:	stmiavs	r3, {r0, r1, r2, r4, r8, sl, ip, lr, pc}^
   27cc4:	ldmdblt	fp!, {r0, r7, r8, fp, sp, lr}^
   27cc8:			; <UNDEFINED> instruction: 0xf0256ac2
   27ccc:	stmdami	sp, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   27cd0:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27cd4:	blx	1963d5a <strspn@plt+0x194b352>
   27cd8:	strtmi	r4, [r0], -fp, lsl #18
   27cdc:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
   27ce0:	stc2l	0, cr15, [ip, #-144]	; 0xffffff70
   27ce4:	ldclt	0, cr2, [r0, #-0]
   27ce8:	tstcs	r0, r8, lsl #12
   27cec:	ldc2l	0, cr15, [r4, #-144]	; 0xffffff70
   27cf0:	stmdbvs	r1, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   27cf4:			; <UNDEFINED> instruction: 0xf96af025
   27cf8:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   27cfc:	blx	1de3d82 <strspn@plt+0x1dcb37a>
   27d00:	ldclt	0, cr2, [r0, #-0]
   27d04:	andeq	fp, r2, r2, ror r3
   27d08:	andeq	lr, r5, r6, lsr #29
   27d0c:	andeq	lr, r5, sl, asr #27
   27d10:			; <UNDEFINED> instruction: 0x4604b510
   27d14:			; <UNDEFINED> instruction: 0xf0256941
   27d18:	stmdami	fp, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   27d1c:			; <UNDEFINED> instruction: 0xf01f4478
   27d20:	ldmib	r4, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   27d24:	movwcs	r1, #518	; 0x206
   27d28:			; <UNDEFINED> instruction: 0xf0254620
   27d2c:	stmdami	r7, {r0, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   27d30:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27d34:	blx	d63dba <strspn@plt+0xd4b3b2>
   27d38:	strtmi	r4, [r0], -r5, lsl #18
   27d3c:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
   27d40:	ldc2	0, cr15, [ip, #-144]	; 0xffffff70
   27d44:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   27d48:	andeq	lr, r5, r8, lsr #27
   27d4c:	andeq	fp, r2, r2, lsl r3
   27d50:	andeq	lr, r5, r6, asr #28
   27d54:	mvnscc	pc, pc, asr #32
   27d58:	svclt	0x0000e732
   27d5c:	mvnscc	pc, pc, asr #32
   27d60:	svclt	0x0000e6fe
   27d64:	str	r2, [fp, -r5, lsl #2]!
   27d68:	ldrbt	r2, [r9], r5, lsl #2
   27d6c:	addlt	fp, r3, r0, lsr r5
   27d70:			; <UNDEFINED> instruction: 0x46044d11
   27d74:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   27d78:			; <UNDEFINED> instruction: 0xf928f025
   27d7c:			; <UNDEFINED> instruction: 0xf01f4628
   27d80:	stmibvs	r1!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   27d84:			; <UNDEFINED> instruction: 0xf0254620
   27d88:	strtmi	pc, [r8], -r1, lsr #18
   27d8c:	blx	be3e12 <strspn@plt+0xbcb40a>
   27d90:	stmibvs	r1!, {r1, r3, fp, lr}^
   27d94:			; <UNDEFINED> instruction: 0xf01f4478
   27d98:	bmi	2a69ac <strspn@plt+0x28dfa4>
   27d9c:	bvs	8309a4 <strspn@plt+0x817f9c>
   27da0:			; <UNDEFINED> instruction: 0x4619447a
   27da4:	stmib	sp, {r2, r3, r9, ip, sp}^
   27da8:	bmi	1b09b0 <strspn@plt+0x197fa8>
   27dac:			; <UNDEFINED> instruction: 0xf029447a
   27db0:	subcs	pc, r0, pc, lsr #22
   27db4:	ldclt	0, cr11, [r0, #-12]!
   27db8:	andeq	lr, r5, lr, asr #26
   27dbc:	andeq	sp, r3, ip, asr r5
   27dc0:			; <UNDEFINED> instruction: 0x0007c3bc
   27dc4:	strdeq	r3, [r3], -r0
   27dc8:	addlt	fp, r4, r0, ror r5
   27dcc:			; <UNDEFINED> instruction: 0x46044d1b
   27dd0:	ldrbtmi	r4, [sp], #-3611	; 0xfffff1e5
   27dd4:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   27dd8:			; <UNDEFINED> instruction: 0xf8f8f025
   27ddc:			; <UNDEFINED> instruction: 0xf01f4628
   27de0:	ldrtmi	pc, [r2], -r5, lsl #22	; <UNPREDICTABLE>
   27de4:	strtmi	r6, [r0], -r1, lsr #19
   27de8:			; <UNDEFINED> instruction: 0xf0259603
   27dec:			; <UNDEFINED> instruction: 0x4628fd77
   27df0:	blx	fff63e74 <strspn@plt+0xfff4b46c>
   27df4:	strtmi	r6, [r0], -r1, ror #19
   27df8:			; <UNDEFINED> instruction: 0xf8e8f025
   27dfc:			; <UNDEFINED> instruction: 0xf01f4628
   27e00:	bls	1269dc <strspn@plt+0x10dfd4>
   27e04:	strtmi	r6, [r0], -r1, lsr #20
   27e08:	stc2l	0, cr15, [r8, #-148]!	; 0xffffff6c
   27e0c:			; <UNDEFINED> instruction: 0xf01f4628
   27e10:	stmdami	ip, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   27e14:	ldrbtmi	r6, [r8], #-2657	; 0xfffff59f
   27e18:	blx	ff0e3e9c <strspn@plt+0xff0cb494>
   27e1c:	movwcs	r4, #2570	; 0xa0a
   27e20:	ldrbtmi	r6, [sl], #-2720	; 0xfffff560
   27e24:	andcc	r4, ip, #26214400	; 0x1900000
   27e28:	movwcs	lr, #2509	; 0x9cd
   27e2c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   27e30:	blx	ffbe3edc <strspn@plt+0xffbcb4d4>
   27e34:	andlt	r2, r4, r0, asr #32
   27e38:	svclt	0x0000bd70
   27e3c:	strdeq	lr, [r5], -r2
   27e40:	andeq	lr, r5, lr, lsr #27
   27e44:	ldrdeq	sp, [r3], -sl
   27e48:	andeq	ip, r7, sl, lsr r3
   27e4c:	andeq	r3, r3, lr, ror #12
   27e50:	addlt	fp, r2, r0, lsl r5
   27e54:	strmi	r6, [r4], -r1, asr #18
   27e58:			; <UNDEFINED> instruction: 0xf8b8f025
   27e5c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   27e60:	blx	ff163ee4 <strspn@plt+0xff14b4dc>
   27e64:	ldrdcs	lr, [r6, -r4]
   27e68:			; <UNDEFINED> instruction: 0xf04f4620
   27e6c:	movwls	r3, #1023	; 0x3ff
   27e70:			; <UNDEFINED> instruction: 0xf7ff2301
   27e74:	stmdami	fp, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   27e78:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   27e7c:	blx	fe463f00 <strspn@plt+0xfe44b4f8>
   27e80:	movwcs	r4, #2569	; 0xa09
   27e84:	ldrbtmi	r6, [sl], #-2592	; 0xfffff5e0
   27e88:	andcc	r4, ip, #26214400	; 0x1900000
   27e8c:	movwcs	lr, #2509	; 0x9cd
   27e90:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   27e94:	blx	fef63f40 <strspn@plt+0xfef4b538>
   27e98:	andlt	r2, r2, r0, asr #32
   27e9c:	svclt	0x0000bd10
   27ea0:	andeq	lr, r5, r6, ror #24
   27ea4:	andeq	fp, r2, sl, asr #3
   27ea8:	ldrdeq	ip, [r7], -r6
   27eac:	andeq	r3, r3, sl, lsl #12
   27eb0:	strlt	r6, [r8, #-2057]	; 0xfffff7f7
   27eb4:			; <UNDEFINED> instruction: 0xf88af025
   27eb8:	stclt	0, cr2, [r8, #-4]
   27ebc:	addlt	fp, r3, r0, lsl #10
   27ec0:	strmi	r9, [sl], -r0, lsl #4
   27ec4:	movwcs	r9, #769	; 0x301
   27ec8:	blx	ff263f66 <strspn@plt+0xff24b55e>
   27ecc:			; <UNDEFINED> instruction: 0xf85db003
   27ed0:	svclt	0x0000fb04
   27ed4:	blmi	ff27a9fc <strspn@plt+0xff261ff4>
   27ed8:	push	{r1, r3, r4, r5, r6, sl, lr}
   27edc:	strdlt	r4, [ip], r0	; <UNPREDICTABLE>
   27ee0:			; <UNDEFINED> instruction: 0x460458d3
   27ee4:	ldmdavs	fp, {r1, r2, r6, r7, r8, sl, fp, lr}
   27ee8:			; <UNDEFINED> instruction: 0xf04f932b
   27eec:	stmdavs	r3, {r8, r9}
   27ef0:	stmibvs	r7, {r0, r2, r3, r4, r5, r6, sl, lr}
   27ef4:			; <UNDEFINED> instruction: 0x0604f013
   27ef8:	stmiavs	r3, {r2, r4, ip, lr, pc}^
   27efc:	rsbsle	r2, r5, r0, lsl #22
   27f00:	strbcs	r4, [r8], -r0, asr #17
   27f04:			; <UNDEFINED> instruction: 0xf01f4478
   27f08:	bmi	ff0268d4 <strspn@plt+0xff00decc>
   27f0c:	ldrbtmi	r4, [sl], #-3003	; 0xfffff445
   27f10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27f14:	subsmi	r9, sl, fp, lsr #22
   27f18:	msrhi	SPSR_fxc, r0, asr #32
   27f1c:	eorlt	r4, ip, r0, lsr r6
   27f20:	ldrhhi	lr, [r0, #141]!	; 0x8d
   27f24:	ldmmi	r9!, {r0, r6, r8, fp, sp, lr}
   27f28:			; <UNDEFINED> instruction: 0xf01f4478
   27f2c:	stmdbge	ip, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   27f30:	rsbscs	r4, r8, r3, lsr r6
   27f34:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   27f38:	strtmi	r0, [r0], -r0, lsl #2
   27f3c:	blx	ff063fda <strspn@plt+0xff04b5d2>
   27f40:	stmdacs	r0, {r1, r2, r9, sl, lr}
   27f44:			; <UNDEFINED> instruction: 0xf8dfd150
   27f48:	bmi	fecc8a70 <strspn@plt+0xfecb0068>
   27f4c:	ldrbtmi	r4, [r8], #2482	; 0x9b2
   27f50:	svcmi	0x00b2447a
   27f54:			; <UNDEFINED> instruction: 0x46404479
   27f58:	blx	8e3fdc <strspn@plt+0x8cb5d4>
   27f5c:	bmi	fec7a224 <strspn@plt+0xfec6181c>
   27f60:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   27f64:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   27f68:	strls	r9, [r1], -r0
   27f6c:	stmdals	lr, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   27f70:	blx	13e401c <strspn@plt+0x13cb614>
   27f74:	bmi	feb4ebb8 <strspn@plt+0xfeb361b0>
   27f78:	stmiami	ip!, {r0, r3, r4, r5, r9, sl, lr}
   27f7c:	movwls	r4, #1146	; 0x47a
   27f80:			; <UNDEFINED> instruction: 0x96014478
   27f84:	blx	364008 <strspn@plt+0x34b600>
   27f88:	bmi	fea8ebd0 <strspn@plt+0xfea761c8>
   27f8c:	stmiami	r9!, {r0, r3, r4, r5, r9, sl, lr}
   27f90:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   27f94:			; <UNDEFINED> instruction: 0x96014478
   27f98:	blx	e401c <strspn@plt+0xcb614>
   27f9c:	ldreq	r9, [fp], lr, lsl #22
   27fa0:	svcge	0x0013d430
   27fa4:			; <UNDEFINED> instruction: 0x463ba916
   27fa8:	addmi	lr, fp, #1
   27fac:			; <UNDEFINED> instruction: 0xf813d0ad
   27fb0:	bcs	32bbc <strspn@plt+0x1a1b4>
   27fb4:	bmi	fe85c3a0 <strspn@plt+0xfe843998>
   27fb8:	stmiami	r1!, {r5, r7, r8, fp, lr}
   27fbc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   27fc0:			; <UNDEFINED> instruction: 0xf01f4478
   27fc4:	bmi	fe826780 <strspn@plt+0xfe80dd78>
   27fc8:	strtmi	r2, [r0], -r0, lsl #6
   27fcc:	movwcc	lr, #22989	; 0x59cd
   27fd0:	movwls	r4, #17977	; 0x4639
   27fd4:	stmiapl	ip!, {r0, r1, r8, r9, ip, pc}
   27fd8:	andcs	r2, r3, #4, 10	; 0x1000000
   27fdc:	strls	r9, [r0, #-769]	; 0xfffffcff
   27fe0:			; <UNDEFINED> instruction: 0xf0259402
   27fe4:	ldr	pc, [r0, r3, asr #27]
   27fe8:	str	r2, [lr, r8, asr #12]
   27fec:	ldrtmi	sl, [r9], -ip, lsl #22
   27ff0:			; <UNDEFINED> instruction: 0xf0232278
   27ff4:			; <UNDEFINED> instruction: 0x4606f9f3
   27ff8:	ldmmi	r3, {r3, r4, r5, r6, r8, ip, sp, pc}
   27ffc:			; <UNDEFINED> instruction: 0xf01f4478
   28000:			; <UNDEFINED> instruction: 0xe77df9f5
   28004:			; <UNDEFINED> instruction: 0x46394a91
   28008:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   2800c:			; <UNDEFINED> instruction: 0xf9c8f01f
   28010:			; <UNDEFINED> instruction: 0x46209912
   28014:			; <UNDEFINED> instruction: 0xffdaf024
   28018:			; <UNDEFINED> instruction: 0xf8dfe7c3
   2801c:	svcmi	0x008d8234
   28020:	ldrbtmi	r9, [r8], #2828	; 0xb0c
   28024:	bmi	fe339228 <strspn@plt+0xfe320820>
   28028:	andls	r4, r1, r1, asr #12
   2802c:			; <UNDEFINED> instruction: 0x4638447a
   28030:			; <UNDEFINED> instruction: 0xf01f9300
   28034:	blls	3a6710 <strspn@plt+0x38dd08>
   28038:	strbmi	r4, [r1], -r8, lsl #21
   2803c:			; <UNDEFINED> instruction: 0x96014638
   28040:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   28044:			; <UNDEFINED> instruction: 0xf9acf01f
   28048:	stmmi	r6, {r0, r2, r7, r9, fp, lr}
   2804c:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   28050:			; <UNDEFINED> instruction: 0xf01f4478
   28054:	stmibmi	r4, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
   28058:	ldrtmi	r4, [r3], -r4, lsl #21
   2805c:	ldmdals	r1, {r0, r3, r4, r5, r6, sl, lr}
   28060:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
   28064:	ldrtmi	r9, [r1], -r0, lsl #2
   28068:			; <UNDEFINED> instruction: 0xf0299601
   2806c:	blls	5e67b8 <strspn@plt+0x5cddb0>
   28070:			; <UNDEFINED> instruction: 0x46384a7f
   28074:	ldrbtmi	r4, [sl], #-2431	; 0xfffff681
   28078:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   2807c:			; <UNDEFINED> instruction: 0xf01f9601
   28080:	blls	6266c4 <strspn@plt+0x60dcbc>
   28084:			; <UNDEFINED> instruction: 0x46414a7c
   28088:			; <UNDEFINED> instruction: 0x96014638
   2808c:	movwls	r4, #1146	; 0x47a
   28090:			; <UNDEFINED> instruction: 0xf986f01f
   28094:	bmi	1e8ecfc <strspn@plt+0x1e762f4>
   28098:	ldrtmi	r4, [r8], -r1, asr #12
   2809c:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   280a0:			; <UNDEFINED> instruction: 0xf01f9300
   280a4:	blls	6a66a0 <strspn@plt+0x68dc98>
   280a8:			; <UNDEFINED> instruction: 0x46414a75
   280ac:			; <UNDEFINED> instruction: 0x96014638
   280b0:	movwls	r4, #1146	; 0x47a
   280b4:			; <UNDEFINED> instruction: 0xf974f01f
   280b8:	bmi	1cced28 <strspn@plt+0x1cb6320>
   280bc:	ldrtmi	r4, [r8], -r1, asr #12
   280c0:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   280c4:			; <UNDEFINED> instruction: 0xf01f9300
   280c8:	blls	72667c <strspn@plt+0x70dc74>
   280cc:	strbmi	r4, [r1], -lr, ror #20
   280d0:			; <UNDEFINED> instruction: 0x96014638
   280d4:	movwls	r4, #1146	; 0x47a
   280d8:			; <UNDEFINED> instruction: 0xf962f01f
   280dc:	bmi	1b0ed54 <strspn@plt+0x1af634c>
   280e0:			; <UNDEFINED> instruction: 0x46414638
   280e4:	movwls	r9, #1537	; 0x601
   280e8:			; <UNDEFINED> instruction: 0xf01f447a
   280ec:	blls	7a6658 <strspn@plt+0x78dc50>
   280f0:	cmple	r0, r0, lsl #22
   280f4:	tstcs	lr, #3620864	; 0x374000
   280f8:	tsteq	r3, r2, asr sl
   280fc:	blls	85c6bc <strspn@plt+0x843cb4>
   28100:	stmdami	r3!, {r9, sl, sp}^
   28104:	bmi	1913da4 <strspn@plt+0x18fb39c>
   28108:	ldrbtmi	r4, [r8], #-2403	; 0xfffff69d
   2810c:	movwls	r4, #1146	; 0x47a
   28110:			; <UNDEFINED> instruction: 0x96014479
   28114:			; <UNDEFINED> instruction: 0xf01f9009
   28118:	blls	8a662c <strspn@plt+0x88dc24>
   2811c:	ldmdbmi	pc, {r0, r3, fp, ip, pc}^	; <UNPREDICTABLE>
   28120:	ldrbtmi	r4, [r9], #-2655	; 0xfffff5a1
   28124:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   28128:	andls	r9, fp, r1, lsl #12
   2812c:			; <UNDEFINED> instruction: 0xf01f9109
   28130:	blls	8e6614 <strspn@plt+0x8cdc0c>
   28134:	stmdals	fp, {r0, r3, r8, fp, ip, pc}
   28138:	movwls	r4, #2650	; 0xa5a
   2813c:			; <UNDEFINED> instruction: 0x9601447a
   28140:	andls	r9, r9, sl, lsl #2
   28144:			; <UNDEFINED> instruction: 0xf92cf01f
   28148:	bmi	160eddc <strspn@plt+0x15f63d4>
   2814c:	ldrdeq	lr, [r9, -sp]
   28150:	movwls	r4, #1146	; 0x47a
   28154:			; <UNDEFINED> instruction: 0xf01f9601
   28158:	blls	9665ec <strspn@plt+0x94dbe4>
   2815c:	ldmib	sp, {r0, r1, r4, r6, r9, fp, lr}^
   28160:	ldrbtmi	r0, [sl], #-265	; 0xfffffef7
   28164:	strls	r9, [r1], -r0, lsl #6
   28168:			; <UNDEFINED> instruction: 0xf91af01f
   2816c:	bmi	144ee08 <strspn@plt+0x1436400>
   28170:	ldrdeq	lr, [r9, -sp]
   28174:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   28178:			; <UNDEFINED> instruction: 0xf01f9601
   2817c:	stmdbge	sl!, {r0, r4, r8, fp, ip, sp, lr, pc}
   28180:			; <UNDEFINED> instruction: 0xf813463b
   28184:	stmiblt	r2, {r0, r8, r9, fp, sp}
   28188:	mvnsle	r4, fp, lsl #5
   2818c:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   28190:			; <UNDEFINED> instruction: 0xf92cf01f
   28194:	bmi	1261c6c <strspn@plt+0x1249264>
   28198:	stmdami	r8, {r0, r6, r9, sl, lr}^
   2819c:	movwls	r4, #1146	; 0x47a
   281a0:			; <UNDEFINED> instruction: 0x96014478
   281a4:			; <UNDEFINED> instruction: 0xf8fcf01f
   281a8:	bmi	11a2040 <strspn@plt+0x1189638>
   281ac:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   281b0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   281b4:			; <UNDEFINED> instruction: 0xf01f4478
   281b8:	bmi	116658c <strspn@plt+0x114db84>
   281bc:	strtmi	r2, [r0], -r0, lsl #6
   281c0:	movwcc	lr, #22989	; 0x59cd
   281c4:	movwls	r4, #17977	; 0x4639
   281c8:	stmiapl	ip!, {r0, r1, r8, r9, ip, pc}
   281cc:	andcs	r2, r2, #8, 10	; 0x2000000
   281d0:	strls	r9, [r0, #-769]	; 0xfffffcff
   281d4:			; <UNDEFINED> instruction: 0xf0259402
   281d8:	ldrb	pc, [r7, r9, asr #25]	; <UNPREDICTABLE>
   281dc:	movwcs	lr, #2509	; 0x9cd
   281e0:	bmi	f3a6d4 <strspn@plt+0xf21ccc>
   281e4:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
   281e8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   281ec:			; <UNDEFINED> instruction: 0xf8d8f01f
   281f0:			; <UNDEFINED> instruction: 0xf7f0e785
   281f4:	svclt	0x0000e9de
   281f8:	andeq	sl, r9, r8, lsl #27
   281fc:	andeq	r0, r0, r8, asr #4
   28200:	andeq	sl, r9, r0, ror sp
   28204:	andeq	r5, r3, r4, lsl #29
   28208:	andeq	sl, r9, r2, asr sp
   2820c:	andeq	sl, r2, r4, lsr #25
   28210:	andeq	sl, r2, lr, lsr #26
   28214:	andeq	r2, r4, r4, ror #24
   28218:	ldrdeq	ip, [r3], -r4
   2821c:	andeq	lr, r5, r8, asr fp
   28220:	andeq	ip, r7, r2, lsr #5
   28224:	andeq	r3, r3, r6, asr #11
   28228:	andeq	r3, r3, r4, asr #11
   2822c:	andeq	sl, r2, r4, asr ip
   28230:			; <UNDEFINED> instruction: 0x000335be
   28234:	andeq	sl, r2, r8, ror ip
   28238:	andeq	r3, r3, r0, asr #12
   2823c:	andeq	lr, r5, r6, lsl #22
   28240:			; <UNDEFINED> instruction: 0x0002acbc
   28244:	andeq	r0, r0, ip, lsr r3
   28248:	andeq	r3, r3, ip, ror #10
   2824c:	andeq	r3, r3, r6, asr r5
   28250:	andeq	lr, r5, r2, lsr #21
   28254:	andeq	sl, r2, r8, ror #23
   28258:	andeq	r3, r3, r4, asr #10
   2825c:	andeq	r3, r3, sl, lsr r5
   28260:	andeq	ip, r3, lr, ror #7
   28264:	andeq	sl, r2, ip, lsr #24
   28268:	andeq	ip, r7, r8, lsr #3
   2826c:	andeq	r3, r3, r6, lsr #10
   28270:	andeq	r6, r4, sl, ror r7
   28274:	andeq	r3, r3, lr, lsl r5
   28278:	andeq	r3, r3, r8, lsl r5
   2827c:	andeq	r3, r3, lr, lsl #10
   28280:	andeq	r3, r3, r8, lsl #10
   28284:	strdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   28288:	strdeq	r3, [r3], -r4
   2828c:	andeq	r3, r3, r8, ror #9
   28290:	andeq	sl, r2, r2, lsl #22
   28294:	andeq	r6, r4, r4, ror #13
   28298:	ldrdeq	r3, [r3], -r8
   2829c:	andeq	lr, r5, r2, lsr #19
   282a0:	andeq	r3, r3, lr, ror r4
   282a4:	andeq	r3, r3, r0, ror r4
   282a8:	andeq	r3, r3, r8, ror #8
   282ac:	andeq	lr, r2, r6, lsr #14
   282b0:	andeq	r3, r3, lr, ror r4
   282b4:	strdeq	r5, [r3], -sl
   282b8:	andeq	r3, r3, ip, lsr r4
   282bc:	andeq	sl, r2, r4, lsr sl
   282c0:	andeq	r3, r3, ip, asr #8
   282c4:	andeq	lr, r5, r2, lsl r9
   282c8:	andeq	sl, r2, r8, asr #21
   282cc:	andeq	r0, r0, ip, lsl #5
   282d0:	ldrdeq	lr, [r5], -lr	; <UNPREDICTABLE>
   282d4:	strdeq	r3, [r3], -r8
   282d8:	andeq	sl, r2, sl, ror #19
   282dc:	mvnsmi	lr, sp, lsr #18
   282e0:	ldmib	r0, {r2, r7, ip, sp, pc}^
   282e4:	strmi	r8, [r4], -r6, lsl #4
   282e8:	ldmib	r0, {r0, r6, r8, fp, sp, lr}^
   282ec:	bvs	fe185b14 <strspn@plt+0xfe16d10c>
   282f0:			; <UNDEFINED> instruction: 0xf0249203
   282f4:	ldmdami	r2, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   282f8:	bls	f9c04 <strspn@plt+0xe11fc>
   282fc:			; <UNDEFINED> instruction: 0xf01f4478
   28300:	bmi	466444 <strspn@plt+0x44da3c>
   28304:	ldrtmi	r2, [r8], -r0, lsl #6
   28308:			; <UNDEFINED> instruction: 0x4619447a
   2830c:	stmib	sp, {r3, r4, r9, ip, sp}^
   28310:	bmi	370f18 <strspn@plt+0x358510>
   28314:			; <UNDEFINED> instruction: 0xf029447a
   28318:	stmdami	ip, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   2831c:			; <UNDEFINED> instruction: 0xf01f4478
   28320:	strtmi	pc, [sl], -r5, ror #16
   28324:			; <UNDEFINED> instruction: 0x46204631
   28328:			; <UNDEFINED> instruction: 0xf848f01a
   2832c:	strtmi	r4, [r9], -r8, lsl #16
   28330:			; <UNDEFINED> instruction: 0xf01f4478
   28334:	subcs	pc, r0, r5, lsr r8	; <UNPREDICTABLE>
   28338:	pop	{r2, ip, sp, pc}
   2833c:	svclt	0x000081f0
   28340:	andeq	r3, r3, r8, lsl #6
   28344:	strdeq	fp, [r7], -ip
   28348:	strdeq	r3, [r3], -ip
   2834c:	andeq	lr, r5, r8, lsr #15
   28350:	andeq	sl, r2, ip, ror sp
   28354:	blmi	167acbc <strspn@plt+0x16622b4>
   28358:	mvnsmi	lr, sp, lsr #18
   2835c:	cfldrdmi	mvd4, [r8, #-488]	; 0xfffffe18
   28360:	ldmpl	r3, {r4, r7, ip, sp, pc}^
   28364:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   28368:			; <UNDEFINED> instruction: 0x1605e9d0
   2836c:	movwls	r6, #63515	; 0xf81b
   28370:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28374:			; <UNDEFINED> instruction: 0x8707e9d0
   28378:	cdp2	0, 2, cr15, cr8, cr4, {1}
   2837c:			; <UNDEFINED> instruction: 0xf01f4628
   28380:	bmi	146645c <strspn@plt+0x144da54>
   28384:	ldrtmi	r2, [r0], -r0, lsl #6
   28388:			; <UNDEFINED> instruction: 0x4619447a
   2838c:	stmib	sp, {r2, r5, r9, ip, sp}^
   28390:	bmi	1370f98 <strspn@plt+0x1358590>
   28394:			; <UNDEFINED> instruction: 0xf028447a
   28398:	strtmi	pc, [r8], -r9, lsr #19
   2839c:			; <UNDEFINED> instruction: 0xf826f01f
   283a0:	stmdale	r9!, {r1, r2, r9, sl, fp, sp}
   283a4:			; <UNDEFINED> instruction: 0xf006e8df
   283a8:	stmdacs	r4, {r0, r2, r3, r5, fp, sp}
   283ac:	eorseq	r2, r7, r4, lsl #16
   283b0:	andcs	r4, r0, #4480	; 0x1180
   283b4:	strtmi	r4, [r0], -r6, asr #22
   283b8:	strcs	r4, [r4], #-1149	; 0xfffffb83
   283bc:	andls	r4, r6, #2063597568	; 0x7b000000
   283c0:	strbmi	r9, [r1], -r1, lsl #6
   283c4:	andcs	lr, r4, #3358720	; 0x334000
   283c8:	andls	sl, r3, #10240	; 0x2800
   283cc:	strls	r4, [r2, #-1594]	; 0xfffff9c6
   283d0:			; <UNDEFINED> instruction: 0xf0259400
   283d4:	ldmdami	pc!, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   283d8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   283dc:			; <UNDEFINED> instruction: 0xffe0f01e
   283e0:	blmi	dbacdc <strspn@plt+0xda22d4>
   283e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   283e8:	blls	402458 <strspn@plt+0x3e9a50>
   283ec:	qdsuble	r4, sl, r1
   283f0:	andslt	r2, r0, r0, asr #32
   283f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   283f8:	tstcs	r0, r0, asr #12
   283fc:			; <UNDEFINED> instruction: 0xf9ccf024
   28400:			; <UNDEFINED> instruction: 0xf04fe7e9
   28404:			; <UNDEFINED> instruction: 0x464231ff
   28408:	strtmi	r9, [r0], -r0, lsl #2
   2840c:	ldrtmi	r2, [r9], -r0, lsl #6
   28410:	blx	1be6416 <strspn@plt+0x1bcda0e>
   28414:	blge	2e2398 <strspn@plt+0x2c9990>
   28418:			; <UNDEFINED> instruction: 0x46422110
   2841c:	movwne	lr, #2509	; 0x9cd
   28420:	movwcs	r4, #1568	; 0x620
   28424:			; <UNDEFINED> instruction: 0xf94cf025
   28428:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2842c:	blls	2dcb80 <strspn@plt+0x2c4178>
   28430:	bmi	acc43c <strspn@plt+0xab3a34>
   28434:	stmdami	fp!, {r1, r3, r5, r8, fp, lr}
   28438:	movwls	r4, #1146	; 0x47a
   2843c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   28440:			; <UNDEFINED> instruction: 0xffaef01e
   28444:	bllt	30f078 <strspn@plt+0x2f6670>
   28448:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   2844c:			; <UNDEFINED> instruction: 0xffcef01e
   28450:	ldrdeq	lr, [ip, -sp]
   28454:	svclt	0x00082901
   28458:	eorle	r2, r2, #0, 16
   2845c:	andcs	r4, r0, #2240	; 0x8c0
   28460:	strmi	r4, [r1], -r3, lsr #22
   28464:	ldrbtmi	r9, [sp], #-518	; 0xfffffdfa
   28468:	andcs	lr, r4, #3358720	; 0x334000
   2846c:	andls	r4, r3, #2063597568	; 0x7b000000
   28470:	movwls	r4, #5664	; 0x1620
   28474:	blge	27148c <strspn@plt+0x258a84>
   28478:	strls	r4, [r2, #-1594]	; 0xfffff9c6
   2847c:			; <UNDEFINED> instruction: 0xf0259400
   28480:	ldmdami	ip, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   28484:			; <UNDEFINED> instruction: 0xf01e4478
   28488:			; <UNDEFINED> instruction: 0xe7a4ffb1
   2848c:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
   28490:	ldrbtmi	r4, [sl], #-2075	; 0xfffff7e5
   28494:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   28498:	ldrbtmi	r3, [r8], #-1280	; 0xfffffb00
   2849c:			; <UNDEFINED> instruction: 0xff80f01e
   284a0:			; <UNDEFINED> instruction: 0xf024e7d2
   284a4:	ldmdami	r7, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   284a8:			; <UNDEFINED> instruction: 0xf01e4478
   284ac:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   284b0:	ldrb	r0, [r3, ip, lsl #2]
   284b4:	ldmda	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   284b8:	andeq	sl, r9, r4, lsl #18
   284bc:	andeq	r0, r0, r8, asr #4
   284c0:	andeq	lr, r5, lr, asr r7
   284c4:	andeq	fp, r7, ip, ror lr
   284c8:	muleq	r3, r0, r2
   284cc:			; <UNDEFINED> instruction: 0xfffffaf5
   284d0:			; <UNDEFINED> instruction: 0xfffffafd
   284d4:	andeq	fp, r2, lr, lsr #8
   284d8:	andeq	sl, r9, ip, ror r8
   284dc:	strdeq	ip, [r2], -r0
   284e0:	andeq	ip, r3, ip, ror #13
   284e4:	andeq	sl, r2, lr, asr #15
   284e8:	andeq	r3, r3, lr, ror #3
   284ec:			; <UNDEFINED> instruction: 0xfffffa47
   284f0:			; <UNDEFINED> instruction: 0xfffffa4d
   284f4:	andeq	r5, r3, r4, lsl #18
   284f8:	andeq	r3, r3, sl, ror #2
   284fc:	andeq	lr, r5, r0, lsr r6
   28500:	andeq	sl, r2, sl, lsr r7
   28504:	andeq	sl, r2, r4, asr pc
   28508:	andne	lr, r6, #208, 18	; 0x340000
   2850c:	movwcs	pc, #29633	; 0x73c1	; <UNPREDICTABLE>
   28510:	stmdale	r5!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, sp}^
   28514:	vqdmulh.s<illegal width 8>	d18, d0, d2
   28518:	blcc	108898 <strspn@plt+0xefe90>
   2851c:			; <UNDEFINED> instruction: 0x4604b410
   28520:	vpadd.i8	d2, d16, d20
   28524:	ldm	pc, {r2, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   28528:	addsle	pc, r1, #3
   2852c:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28530:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28534:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28538:	sbcsle	r8, r2, #53760	; 0xd200
   2853c:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28540:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28544:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28548:	sbcshi	r8, r2, #55050240	; 0x3480000
   2854c:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28550:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28554:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28558:	sbcsle	sp, r2, #536870925	; 0x2000000d
   2855c:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28560:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28564:	sbcsle	sp, r2, #-805306361	; 0xd0000007
   28568:	sbcsle	sp, r2, #536870925	; 0x2000000d
   2856c:	sbcsle	sp, r2, #120, 4	; 0x80000007
   28570:	mrcvs	2, 6, sp, cr2, cr3, {3}
   28574:	subsle	sp, pc, #-1879048186	; 0x90000006
   28578:	cfldrdgt	mvd6, [r2, #840]	; 0x348
   2857c:	mcrlt	8, 6, ip, cr3, cr2, {6}
   28580:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28584:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28588:	sbcsle	sp, r2, #536870925	; 0x2000000d
   2858c:	sbcsle	fp, r2, #3440640	; 0x348000
   28590:	sbcsle	sp, r2, #536870925	; 0x2000000d
   28594:	ldrblt	sp, [pc], #-722	; 2859c <strspn@plt+0xfb94>
   28598:	sbcsle	sp, r2, #536870925	; 0x2000000d
   2859c:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285a0:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285a4:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285a8:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285ac:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285b0:	sbcsle	sp, r2, #-268435446	; 0xf000000a
   285b4:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285b8:	bge	ff4dd108 <strspn@plt+0xff4c4700>
   285bc:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285c0:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285c4:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285c8:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285cc:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285d0:	adcle	sl, r0, #880803840	; 0x34800000
   285d4:	sbcsle	r9, r2, #215040	; 0x34800
   285d8:	sbcsle	sp, r2, #536870925	; 0x2000000d
   285dc:			; <UNDEFINED> instruction: 0x0096d2d2
   285e0:	ldrshle	r2, [r8, #-189]!	; 0xffffff43
   285e4:	mcrlt	7, 1, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
   285e8:			; <UNDEFINED> instruction: 0xf85d4620
   285ec:			; <UNDEFINED> instruction: 0xf0224b04
   285f0:			; <UNDEFINED> instruction: 0x4620bad9
   285f4:	blmi	166770 <strspn@plt+0x14dd68>
   285f8:	ldclt	0, cr15, [r2, #76]	; 0x4c
   285fc:			; <UNDEFINED> instruction: 0xf85d4620
   28600:			; <UNDEFINED> instruction: 0xf0044b04
   28604:	strtmi	fp, [r0], -r3, asr #28
   28608:	blmi	166784 <strspn@plt+0x14dd7c>
   2860c:	ldcllt	0, cr15, [ip, #8]!
   28610:			; <UNDEFINED> instruction: 0xf85d4620
   28614:			; <UNDEFINED> instruction: 0xf7ff4b04
   28618:			; <UNDEFINED> instruction: 0x4620b991
   2861c:	blmi	166798 <strspn@plt+0x14dd90>
   28620:	bllt	1766614 <strspn@plt+0x174dc0c>
   28624:			; <UNDEFINED> instruction: 0xf85d4620
   28628:			; <UNDEFINED> instruction: 0xf0114b04
   2862c:	qsaxmi	fp, r0, r7
   28630:	blmi	1667ac <strspn@plt+0x14dda4>
   28634:	ldcllt	0, cr15, [sl], #52	; 0x34
   28638:			; <UNDEFINED> instruction: 0xf85d4620
   2863c:			; <UNDEFINED> instruction: 0xf0184b04
   28640:			; <UNDEFINED> instruction: 0x4620bb51
   28644:	blmi	1667c0 <strspn@plt+0x14ddb8>
   28648:	svclt	0x00acf7f1
   2864c:			; <UNDEFINED> instruction: 0xf85d4620
   28650:			; <UNDEFINED> instruction: 0xf7ff4b04
   28654:	strtmi	fp, [r0], -r5, asr #17
   28658:	blmi	1667d4 <strspn@plt+0x14ddcc>
   2865c:	ldclt	0, cr15, [lr, #44]!	; 0x2c
   28660:			; <UNDEFINED> instruction: 0xf85d4620
   28664:			; <UNDEFINED> instruction: 0xf0024b04
   28668:			; <UNDEFINED> instruction: 0x4620bb73
   2866c:	blmi	1667e8 <strspn@plt+0x14dde0>
   28670:	stmiblt	r6, {r0, r2, ip, sp, lr, pc}^
   28674:			; <UNDEFINED> instruction: 0xf85d4620
   28678:			; <UNDEFINED> instruction: 0xf0234b04
   2867c:			; <UNDEFINED> instruction: 0x4620bb5f
   28680:	blmi	1667fc <strspn@plt+0x14ddf4>
   28684:	mcrlt	7, 7, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   28688:			; <UNDEFINED> instruction: 0xf85d4620
   2868c:			; <UNDEFINED> instruction: 0xf01a4b04
   28690:			; <UNDEFINED> instruction: 0x4620bb75
   28694:	blmi	166810 <strspn@plt+0x14de08>
   28698:	ldmiblt	ip!, {r2, r4, ip, sp, lr, pc}^
   2869c:			; <UNDEFINED> instruction: 0xf85d4620
   286a0:			; <UNDEFINED> instruction: 0xf7fd4b04
   286a4:	strtmi	fp, [r0], -fp, asr #18
   286a8:	blmi	166824 <strspn@plt+0x14de1c>
   286ac:	stclt	7, cr15, [r8, #-1016]!	; 0xfffffc08
   286b0:			; <UNDEFINED> instruction: 0xf85d4620
   286b4:			; <UNDEFINED> instruction: 0xf0274b04
   286b8:	strtmi	fp, [r0], -r9, lsl #27
   286bc:	blmi	166838 <strspn@plt+0x14de30>
   286c0:	stmdalt	r4!, {r1, r2, r5, ip, sp, lr, pc}^
   286c4:			; <UNDEFINED> instruction: 0xf85d4620
   286c8:			; <UNDEFINED> instruction: 0xf0214b04
   286cc:			; <UNDEFINED> instruction: 0x2000bbbf
   286d0:	blmi	16684c <strspn@plt+0x14de44>
   286d4:	andcs	r4, r0, r0, ror r7
   286d8:	svclt	0x00004770
   286dc:	svcmi	0x00f0e92d
   286e0:	stmdavs	r5, {r2, r9, sl, lr}
   286e4:			; <UNDEFINED> instruction: 0xf8dfb087
   286e8:			; <UNDEFINED> instruction: 0xf0156530
   286ec:	ldrbtmi	r0, [lr], #-1284	; 0xfffffafc
   286f0:	stmdbvs	r1, {r3, r4, r6, r8, ip, lr, pc}^
   286f4:	stc2l	0, cr15, [sl], #-144	; 0xffffff70
   286f8:	streq	pc, [r0, #-2271]!	; 0xfffff721
   286fc:			; <UNDEFINED> instruction: 0xf01e4478
   28700:			; <UNDEFINED> instruction: 0xf8dffe75
   28704:			; <UNDEFINED> instruction: 0xf856351c
   28708:			; <UNDEFINED> instruction: 0xf8d88003
   2870c:	bcs	b0714 <strspn@plt+0x97d0c>
   28710:	stmibvs	r7!, {r4, r5, r8, ip, lr, pc}
   28714:	movwcs	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
   28718:	b	13f7434 <strspn@plt+0x13dea2c>
   2871c:	blcs	9b3380 <strspn@plt+0x99a978>
   28720:	ldm	pc, {r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   28724:	sbceq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   28728:	subeq	r0, sp, sp, asr #32
   2872c:	subeq	r0, sp, r9, asr #2
   28730:	subeq	r0, sp, sp, asr #32
   28734:	cmpeq	sp, sp, asr #32
   28738:	subeq	r0, sp, sp, asr #32
   2873c:	subeq	r0, sp, sp, asr #32
   28740:	subeq	r0, sp, sp, asr #32
   28744:	cmneq	sl, sp, asr #32
   28748:	subeq	r0, sp, sp, asr #32
   2874c:	subeq	r0, sp, sp, asr #32
   28750:	subeq	r0, sp, sp, asr #32
   28754:	subeq	r0, sp, sp, asr #32
   28758:	subeq	r0, sp, sp, asr #32
   2875c:	subeq	r0, sp, sp, asr #32
   28760:	subeq	r0, sp, sp, asr #32
   28764:	subeq	r0, sp, sp, asr #32
   28768:	subeq	r0, sp, sp, asr #32
   2876c:	subeq	r0, sp, sp, asr #32
   28770:	orreq	r0, sl, sl, ror r1
   28774:	strteq	pc, [ip], #2271	; 0x8df
   28778:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   2877c:	mrc2	0, 0, pc, cr0, cr14, {0}
   28780:	ldrdcs	pc, [r0], -r8
   28784:	rsbsle	r2, fp, r3, lsl #20
   28788:	bicle	r2, r2, r1, lsl #20
   2878c:			; <UNDEFINED> instruction: 0xf7ff4620
   28790:			; <UNDEFINED> instruction: 0x0601febb
   28794:	strle	r4, [fp], #-1541	; 0xfffff9fb
   28798:	ldrbtle	r0, [r8], #-1603	; 0xfffff9bd
   2879c:	andlt	r4, r7, r8, lsr #12
   287a0:	svchi	0x00f0e8bd
   287a4:	mrc2	7, 5, pc, cr0, cr15, {7}
   287a8:			; <UNDEFINED> instruction: 0xf0400602
   287ac:	strble	r0, [lr, #-1344]!	; 0xfffffac0
   287b0:	streq	pc, [r0, #37]	; 0x25
   287b4:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
   287b8:	andlt	r4, r7, r8, lsr #12
   287bc:	svchi	0x00f0e8bd
   287c0:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   287c4:	ldmdavs	r1, {r1, r4, r5, r6, r7, fp, ip, lr}
   287c8:			; <UNDEFINED> instruction: 0xf0002900
   287cc:			; <UNDEFINED> instruction: 0xf8df81e3
   287d0:			; <UNDEFINED> instruction: 0xf04f345c
   287d4:	ldmpl	r6!, {sl, fp}^
   287d8:	strmi	lr, [ip, #2]
   287dc:	andshi	pc, r0, #128	; 0x80
   287e0:	movweq	lr, #51969	; 0xcb01
   287e4:	bl	1aa958 <strspn@plt+0x191f50>
   287e8:			; <UNDEFINED> instruction: 0xf8d909c3
   287ec:	adcsmi	r0, r8, #4
   287f0:			; <UNDEFINED> instruction: 0xf103bf38
   287f4:	mvnsle	r0, #256	; 0x100
   287f8:	stmdble	r1, {r0, r3, r4, r9, sl, lr}
   287fc:	strmi	lr, [r9], sp, ror #15
   28800:			; <UNDEFINED> instruction: 0xf1a945b1
   28804:	stmdble	r2, {r3, r8}
   28808:	adcsmi	r6, fp, #4915200	; 0x4b0000
   2880c:			; <UNDEFINED> instruction: 0xf1b9d0f7
   28810:			; <UNDEFINED> instruction: 0xf0000f00
   28814:	stfcsd	f0, [r0, #-980]	; 0xfffffc2c
   28818:	strbmi	sp, [sp], -r2, asr #2
   2881c:			; <UNDEFINED> instruction: 0xf8559203
   28820:			; <UNDEFINED> instruction: 0xf01e0b08
   28824:	bls	127fb8 <strspn@plt+0x10f5b0>
   28828:	bl	1c287c <strspn@plt+0x1a9e74>
   2882c:	adcmi	r0, fp, #201326595	; 0xc000003
   28830:			; <UNDEFINED> instruction: 0xf8d9d91d
   28834:			; <UNDEFINED> instruction: 0xf1093004
   28838:			; <UNDEFINED> instruction: 0x4dfd0910
   2883c:	stcne	8, cr15, [r4], {89}	; 0x59
   28840:	addsmi	r4, r9, #2097152000	; 0x7d000000
   28844:			; <UNDEFINED> instruction: 0xf859d113
   28848:	strtmi	r1, [r8], -r8, lsl #24
   2884c:			; <UNDEFINED> instruction: 0xf01e9203
   28850:	bls	127ef4 <strspn@plt+0x10f4ec>
   28854:	bl	1c28a8 <strspn@plt+0x1a9ea0>
   28858:	ldrmi	r0, [r9, #963]	; 0x3c3
   2885c:			; <UNDEFINED> instruction: 0xf859d207
   28860:			; <UNDEFINED> instruction: 0xf1093c04
   28864:			; <UNDEFINED> instruction: 0xf8590908
   28868:	addsmi	r1, r9, #4, 24	; 0x400
   2886c:			; <UNDEFINED> instruction: 0xf8d8d0eb
   28870:	cdpcs	0, 0, cr6, cr3, cr0, {0}
   28874:	stmiami	pc!, {r1, r3, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   28878:			; <UNDEFINED> instruction: 0xf01e4478
   2887c:			; <UNDEFINED> instruction: 0xe785fdb7
   28880:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
   28884:	ldc2	0, cr15, [r2, #120]!	; 0x78
   28888:	ldrdcs	pc, [r0], -r8
   2888c:	stmiami	fp!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   28890:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   28894:	stc2	0, cr15, [r4, #120]	; 0x78
   28898:	andlt	r4, r7, r8, lsr #12
   2889c:	svchi	0x00f0e8bd
   288a0:	andls	r4, r3, #15138816	; 0xe70000
   288a4:			; <UNDEFINED> instruction: 0xf01e4478
   288a8:	bls	127f34 <strspn@plt+0x10f52c>
   288ac:	b	1422788 <strspn@plt+0x1409d80>
   288b0:			; <UNDEFINED> instruction: 0xf0027a97
   288b4:			; <UNDEFINED> instruction: 0xf1ba0203
   288b8:	blx	17ec4c4 <strspn@plt+0x17d3abc>
   288bc:			; <UNDEFINED> instruction: 0xf000f987
   288c0:			; <UNDEFINED> instruction: 0xf1ba80d4
   288c4:	tstle	sl, r2, lsl #30
   288c8:	msreq	CPSR_, r9, lsr #3
   288cc:	vmul.i8	d18, d0, d15
   288d0:			; <UNDEFINED> instruction: 0xf1a9813d
   288d4:	ldmdbcs	pc!, {r6, r8}	; <UNPREDICTABLE>
   288d8:	msrhi	(UNDEF: 107), r0
   288dc:	movweq	pc, #25001	; 0x61a9	; <UNPREDICTABLE>
   288e0:	stmdale	ip, {r0, r2, r4, r8, r9, fp, sp}
   288e4:			; <UNDEFINED> instruction: 0xf003e8df
   288e8:	bmi	13fda54 <strspn@plt+0x13e504c>
   288ec:	bleq	2eb608 <strspn@plt+0x2d2c00>
   288f0:	bleq	2eb524 <strspn@plt+0x2d2b1c>
   288f4:	bleq	2eb528 <strspn@plt+0x2d2b20>
   288f8:	movtvs	r0, #2827	; 0xb0b
   288fc:	blmi	ff2b4e7c <strspn@plt+0xff29c474>
   28900:	ldmdavs	r1, {r1, r4, r5, r6, r7, fp, ip, lr}
   28904:			; <UNDEFINED> instruction: 0xf47f2900
   28908:			; <UNDEFINED> instruction: 0xf8d8af62
   2890c:	stmiami	sp, {sp, lr}^
   28910:	streq	pc, [r3], -r6
   28914:			; <UNDEFINED> instruction: 0xf01e4478
   28918:	cdpcs	13, 0, cr15, cr3, cr9, {3}
   2891c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   28920:	movwcs	r4, #2761	; 0xac9
   28924:	cfstrdmi	mvd4, [r9, #488]	; 0x1e8
   28928:	ldrbmi	r2, [r0], -r0, lsl #2
   2892c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   28930:			; <UNDEFINED> instruction: 0xf0285100
   28934:	stmiami	r6, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   28938:	movwmi	pc, #54215	; 0xd3c7	; <UNPREDICTABLE>
   2893c:			; <UNDEFINED> instruction: 0xf18bfa5f
   28940:			; <UNDEFINED> instruction: 0x464a4478
   28944:	stc2	0, cr15, [ip, #-120]!	; 0xffffff88
   28948:	stmiami	r2, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
   2894c:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28950:			; <UNDEFINED> instruction: 0xf01e4478
   28954:	blmi	fed67df0 <strspn@plt+0xfed4f3e8>
   28958:	stmibvs	r7!, {r0, r8, sl, sp}
   2895c:	ldmdavs	r1, {r1, r4, r5, r6, r7, fp, ip, lr}
   28960:			; <UNDEFINED> instruction: 0xf47f2900
   28964:			; <UNDEFINED> instruction: 0xe782af34
   28968:			; <UNDEFINED> instruction: 0xf3c748bb
   2896c:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28970:	ldmmi	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28974:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28978:			; <UNDEFINED> instruction: 0xe7ea4478
   2897c:			; <UNDEFINED> instruction: 0xf3c748b8
   28980:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28984:	ldmmi	r7!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28988:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   2898c:			; <UNDEFINED> instruction: 0xe7e04478
   28990:			; <UNDEFINED> instruction: 0xf3c748b5
   28994:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28998:	ldmmi	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2899c:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   289a0:			; <UNDEFINED> instruction: 0xe7d64478
   289a4:			; <UNDEFINED> instruction: 0xf3c748b2
   289a8:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   289ac:	ldmmi	r1!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   289b0:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   289b4:			; <UNDEFINED> instruction: 0xe7cc4478
   289b8:	bvc	fe6232fc <strspn@plt+0xfe60a8f4>
   289bc:	svceq	0x0002f1ba
   289c0:			; <UNDEFINED> instruction: 0xf1bad074
   289c4:			; <UNDEFINED> instruction: 0xf0000f03
   289c8:	blmi	fe608c8c <strspn@plt+0xfe5f0284>
   289cc:	ldmdavs	r1, {r1, r4, r5, r6, r7, fp, ip, lr}
   289d0:			; <UNDEFINED> instruction: 0xf47f2900
   289d4:			; <UNDEFINED> instruction: 0xf8d8aefc
   289d8:	blx	18009e0 <strspn@plt+0x17e7fd8>
   289dc:	ldr	pc, [r6, r7, lsl #19]
   289e0:	bvc	fe623324 <strspn@plt+0xfe60a91c>
   289e4:	svceq	0x0001f1ba
   289e8:	adchi	pc, ip, r0
   289ec:	svceq	0x0002f1ba
   289f0:	stmiami	r1!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   289f4:	ldrbtmi	fp, [r8], #-761	; 0xfffffd07
   289f8:	b	14228ac <strspn@plt+0x1409ea4>
   289fc:			; <UNDEFINED> instruction: 0xf1ba7a97
   28a00:	mvnle	r0, r2, lsl #30
   28a04:			; <UNDEFINED> instruction: 0xf987fa5f
   28a08:	svceq	0x002cf1b9
   28a0c:	svcge	0x0077f47f
   28a10:			; <UNDEFINED> instruction: 0xf3c7489a
   28a14:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28a18:	b	142288c <strspn@plt+0x1409e84>
   28a1c:			; <UNDEFINED> instruction: 0xf1ba7a97
   28a20:	bicsle	r0, r2, r2, lsl #30
   28a24:			; <UNDEFINED> instruction: 0xf987fa5f
   28a28:	svceq	0x0013f1b9
   28a2c:	svcge	0x0067f47f
   28a30:			; <UNDEFINED> instruction: 0xf3c74893
   28a34:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28a38:	b	142286c <strspn@plt+0x1409e64>
   28a3c:			; <UNDEFINED> instruction: 0xf1ba7a97
   28a40:	bicle	r0, r2, r1, lsl #30
   28a44:	ldmibeq	pc!, {r0, r1, r2, r4, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   28a48:	svcge	0x0059f47f
   28a4c:	vmlal.u8	q10, d23, d13
   28a50:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28a54:	stc2	0, cr15, [r4], #120	; 0x78
   28a58:	stmibvs	r7!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}
   28a5c:	ldmpl	r2!, {r0, r2, r4, r6, r9, sl, lr}^
   28a60:	stmdbcs	r0, {r0, r4, fp, sp, lr}
   28a64:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {3}
   28a68:			; <UNDEFINED> instruction: 0xf1a9e701
   28a6c:	ldmdbcs	pc!, {r6, r7, r8}	; <UNPREDICTABLE>
   28a70:	svcge	0x0045f63f
   28a74:	stmib	sp, {r2, r7, fp, lr}^
   28a78:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
   28a7c:	ldc2	0, cr15, [r6], #120	; 0x78
   28a80:	stmdbls	r4, {r0, r1, r9, fp, ip, pc}
   28a84:			; <UNDEFINED> instruction: 0xf0002a03
   28a88:	bmi	fe048d5c <strspn@plt+0xfe030354>
   28a8c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   28a90:	smlsdxcs	r0, pc, sp, r4	; <UNPREDICTABLE>
   28a94:	strmi	r9, [r8], -r1, lsl #14
   28a98:	ldmdbpl	r5!, {r0, r3, r4, r5, r9, sl, lr}^
   28a9c:			; <UNDEFINED> instruction: 0xf0279500
   28aa0:	ldmdami	ip!, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
   28aa4:			; <UNDEFINED> instruction: 0xf01e4478
   28aa8:	ldrb	pc, [r4, -r1, lsr #25]	; <UNPREDICTABLE>
   28aac:			; <UNDEFINED> instruction: 0xf987fa5f
   28ab0:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
   28ab4:			; <UNDEFINED> instruction: 0xf63f2b0e
   28ab8:	andge	sl, r2, #34, 30	; 0x88
   28abc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   28ac0:			; <UNDEFINED> instruction: 0x4710441a
   28ac4:	andeq	r0, r0, fp, asr r0
   28ac8:	andeq	r0, r0, r1, asr r0
   28acc:	andeq	r0, r0, r7, asr #32
   28ad0:			; <UNDEFINED> instruction: 0xfffffe3b
   28ad4:			; <UNDEFINED> instruction: 0xfffffe3b
   28ad8:			; <UNDEFINED> instruction: 0xfffffe3b
   28adc:			; <UNDEFINED> instruction: 0xfffffe3b
   28ae0:			; <UNDEFINED> instruction: 0xfffffe3b
   28ae4:			; <UNDEFINED> instruction: 0xfffffe3b
   28ae8:			; <UNDEFINED> instruction: 0xfffffe3b
   28aec:			; <UNDEFINED> instruction: 0xfffffe3b
   28af0:			; <UNDEFINED> instruction: 0xfffffe3b
   28af4:			; <UNDEFINED> instruction: 0xfffffe3b
   28af8:			; <UNDEFINED> instruction: 0xfffffe3b
   28afc:	andeq	r0, r0, sp, lsr r0
   28b00:	vmul.i<illegal width 8>	q10, <illegal reg q3.5>, d1[5]
   28b04:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28b08:	stmdami	r4!, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
   28b0c:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28b10:			; <UNDEFINED> instruction: 0xe71e4478
   28b14:	vmul.i<illegal width 8>	q10, <illegal reg q3.5>, d2[4]
   28b18:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28b1c:	stmdami	r1!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
   28b20:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28b24:			; <UNDEFINED> instruction: 0xe7144478
   28b28:			; <UNDEFINED> instruction: 0xf987fa5f
   28b2c:	svceq	0x0006f1b9
   28b30:			; <UNDEFINED> instruction: 0xf1b9d03a
   28b34:			; <UNDEFINED> instruction: 0xf47f0f07
   28b38:	ldmdami	fp, {r1, r5, r6, r7, r9, sl, fp, sp, pc}^
   28b3c:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28b40:	smlsdx	r6, r8, r4, r4
   28b44:	rscslt	r4, r9, #5832704	; 0x590000
   28b48:			; <UNDEFINED> instruction: 0xe7834478
   28b4c:	stmib	sp, {r3, r4, r6, fp, lr}^
   28b50:	ldrbtmi	sl, [r8], #-260	; 0xfffffefc
   28b54:			; <UNDEFINED> instruction: 0xf01e9203
   28b58:			; <UNDEFINED> instruction: 0xf1b9fc49
   28b5c:	ldmib	sp, {r5, r8, r9, sl, fp}^
   28b60:	stmdbls	r5, {r0, r1, r8, r9, sp}
   28b64:	bcs	11cc88 <strspn@plt+0x104280>
   28b68:	andcs	fp, r0, #8, 30
   28b6c:	bmi	149cb7c <strspn@plt+0x1484174>
   28b70:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   28b74:			; <UNDEFINED> instruction: 0xf04f4d50
   28b78:			; <UNDEFINED> instruction: 0xf8cd0c00
   28b7c:	strmi	ip, [r8], -r4
   28b80:	ldmdbpl	r5!, {r0, r5, r6, r9, sl, lr}^
   28b84:			; <UNDEFINED> instruction: 0xf0279500
   28b88:	stmdami	ip, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   28b8c:	smlabtmi	sp, r7, r3, pc	; <UNPREDICTABLE>
   28b90:			; <UNDEFINED> instruction: 0xe6de4478
   28b94:	ldrdvs	pc, [r0], -r8
   28b98:			; <UNDEFINED> instruction: 0xf987fa5f
   28b9c:	bvc	fe6234e0 <strspn@plt+0xfe60aad8>
   28ba0:	andcs	lr, r0, #189792256	; 0xb500000
   28ba4:	ldrt	r2, [lr], r2, lsl #6
   28ba8:	vmul.i<illegal width 8>	q10, <illegal reg q3.5>, d1[1]
   28bac:	ldrbtmi	r4, [r8], #-269	; 0xfffffef3
   28bb0:	stmdami	r4, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   28bb4:	smlabtge	r4, sp, r9, lr
   28bb8:	andls	r4, r3, #120, 8	; 0x78000000
   28bbc:	ldc2	0, cr15, [r6], {30}
   28bc0:	ldmib	sp, {r0, r1, r9, fp, ip, pc}^
   28bc4:	bcs	f4fdc <strspn@plt+0xdc5d4>
   28bc8:	andcs	fp, r0, #8, 30
   28bcc:	bmi	fdcbdc <strspn@plt+0xfc41d4>
   28bd0:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   28bd4:	strcs	r4, [r0, -lr, lsr #26]
   28bd8:	strmi	r9, [r8], -r1, lsl #14
   28bdc:	ldmdbpl	r5!, {r0, r3, r4, r5, r9, sl, lr}^
   28be0:			; <UNDEFINED> instruction: 0xf0279500
   28be4:	ldmdami	r9!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   28be8:			; <UNDEFINED> instruction: 0xf01e4478
   28bec:			; <UNDEFINED> instruction: 0xe6b2fbff
   28bf0:	movwcs	r2, #8704	; 0x2200
   28bf4:	ldmdami	r6!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
   28bf8:			; <UNDEFINED> instruction: 0xf01e4478
   28bfc:			; <UNDEFINED> instruction: 0xe7c4fbd1
   28c00:	ldrdvs	pc, [r0], -r8
   28c04:			; <UNDEFINED> instruction: 0xf47f2d00
   28c08:	b	14144e0 <strspn@plt+0x13fbad8>
   28c0c:	blx	17f3870 <strspn@plt+0x17dae68>
   28c10:	b	1427234 <strspn@plt+0x140e82c>
   28c14:			; <UNDEFINED> instruction: 0xe67a7a97
   28c18:	andeq	sl, r9, r2, ror r5
   28c1c:	andeq	lr, r5, r8, asr #7
   28c20:	andeq	r0, r0, ip, ror #4
   28c24:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   28c28:	andeq	r0, r0, r0, lsr #5
   28c2c:			; <UNDEFINED> instruction: 0x000002b8
   28c30:	andeq	r3, r3, ip, asr r1
   28c34:	andeq	r7, r4, r4, asr #3
   28c38:	andeq	lr, r2, sl, lsl r9
   28c3c:	ldrdeq	r3, [r3], -sl
   28c40:	andeq	sl, r2, r8, asr fp
   28c44:	muleq	r3, r0, r0
   28c48:	strdeq	r2, [r3], -ip
   28c4c:	andeq	fp, r7, r8, asr #20
   28c50:	andeq	fp, r2, r0, asr #22
   28c54:	andeq	r2, r3, r4, lsl #31
   28c58:	andeq	r2, r3, r6, lsr pc
   28c5c:	andeq	r2, r3, r8, lsl pc
   28c60:	strdeq	r2, [r3], -lr
   28c64:	andeq	r2, r3, r4, ror #29
   28c68:	andeq	r2, r3, sl, asr #29
   28c6c:			; <UNDEFINED> instruction: 0x00032eb0
   28c70:	andeq	r2, r3, sl, lsl pc
   28c74:	andeq	r2, r3, r0, lsl #30
   28c78:	andeq	r2, r3, lr, asr pc
   28c7c:	andeq	r2, r3, lr, asr #30
   28c80:	andeq	r2, r3, r2, asr #30
   28c84:	andeq	r2, r3, r6, lsr pc
   28c88:			; <UNDEFINED> instruction: 0x00032db2
   28c8c:	muleq	r2, r6, r7
   28c90:	andeq	r0, r0, r0, ror #6
   28c94:	andeq	fp, r3, r0, ror r2
   28c98:	andeq	r2, r3, sl, lsl lr
   28c9c:	strdeq	r2, [r3], -ip
   28ca0:	ldrdeq	r2, [r3], -lr
   28ca4:	andeq	r2, r3, r0, asr #27
   28ca8:	strdeq	r2, [r3], -r0
   28cac:	strdeq	r2, [r3], -ip
   28cb0:	andeq	r2, r3, r6, ror #25
   28cb4:	andeq	lr, r2, r2, lsr #13
   28cb8:	andeq	r0, r0, r4, ror #4
   28cbc:	andeq	r1, r3, r4, lsr ip
   28cc0:	andeq	r2, r3, lr, asr sp
   28cc4:	andeq	r2, r3, ip, lsl #25
   28cc8:	andeq	lr, r2, r2, asr r6
   28ccc:	andeq	fp, r3, ip, lsr #2
   28cd0:	andeq	ip, r2, r0, lsl r1
   28cd4:	stmdami	r5, {r0, r9, sl, lr}
   28cd8:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   28cdc:	movwcs	lr, #27089	; 0x69d1
   28ce0:			; <UNDEFINED> instruction: 0xf01e6949
   28ce4:	subcs	pc, r0, sp, asr fp	; <UNPREDICTABLE>
   28ce8:	svclt	0x0000bd08
   28cec:	strdeq	r2, [r3], -r6
   28cf0:	strmi	fp, [r3], -r8, lsl #10
   28cf4:	ldmdbvs	r9, {r0, r1, fp, lr}^
   28cf8:			; <UNDEFINED> instruction: 0xf01e4478
   28cfc:	subcs	pc, r0, r1, asr fp	; <UNPREDICTABLE>
   28d00:	svclt	0x0000bd08
   28d04:	andeq	r2, r3, r4, ror #25
   28d08:	addlt	fp, r4, r0, lsl r5
   28d0c:	stcge	8, cr4, [r7], {24}
   28d10:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   28d14:	orrvc	pc, r0, #1325400064	; 0x4f000000
   28d18:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   28d1c:	ldmdami	r6, {sl}
   28d20:			; <UNDEFINED> instruction: 0x461944fc
   28d24:			; <UNDEFINED> instruction: 0xf85c2201
   28d28:	stmdavs	r0, {}	; <UNPREDICTABLE>
   28d2c:			; <UNDEFINED> instruction: 0xf04f9003
   28d30:	ldmdami	r2, {}	; <UNPREDICTABLE>
   28d34:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
   28d38:	stc	7, cr15, [r4], {239}	; 0xef
   28d3c:	stmdale	r9, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
   28d40:	blmi	37b584 <strspn@plt+0x362b7c>
   28d44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28d48:	blls	102db8 <strspn@plt+0xea3b0>
   28d4c:	qaddle	r4, sl, sp
   28d50:	ldclt	0, cr11, [r0, #-16]
   28d54:	strmi	r4, [r2], -fp, lsl #24
   28d58:	vst2.8	{d20,d22}, [pc], fp
   28d5c:	stmdami	fp, {r7, r8, r9, ip, sp, lr}
   28d60:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   28d64:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   28d68:	ldc2	7, cr15, [sl], #1000	; 0x3e8
   28d6c:	stc	7, cr15, [r0], #-956	; 0xfffffc44
   28d70:	andeq	r2, r3, r8, asr #25
   28d74:	andeq	r9, r9, r0, asr #30
   28d78:	andeq	r0, r0, r8, asr #4
   28d7c:	andeq	sl, fp, r6, lsr #15
   28d80:	andeq	r9, r9, ip, lsl pc
   28d84:	muleq	r3, ip, ip
   28d88:	andeq	r2, r3, sl, ror #26
   28d8c:	andeq	sl, r2, lr, lsr #1
   28d90:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   28d94:	ldrblt	r2, [r0, #-256]!	; 0xffffff00
   28d98:	bmi	714ff8 <strspn@plt+0x6fc5f0>
   28d9c:	mrcmi	4, 0, r4, cr11, cr12, {7}
   28da0:	ldrbtmi	sl, [sl], #-3333	; 0xfffff2fb
   28da4:	bmi	6cd5ac <strspn@plt+0x6b4ba4>
   28da8:	tstls	r1, r3, asr #22
   28dac:			; <UNDEFINED> instruction: 0xf85c4604
   28db0:	ldrbtmi	r6, [sl], #-6
   28db4:	strtmi	r2, [r8], -r0, asr #2
   28db8:			; <UNDEFINED> instruction: 0x96156836
   28dbc:	streq	pc, [r0], -pc, asr #32
   28dc0:			; <UNDEFINED> instruction: 0xf0274e14
   28dc4:	blmi	5685e0 <strspn@plt+0x54fbd8>
   28dc8:	ldrbtmi	r4, [lr], #-2580	; 0xfffff5ec
   28dcc:	movwls	r4, #1147	; 0x47b
   28dd0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   28dd4:	streq	pc, [ip], #-964	; 0xfffffc3c
   28dd8:	orrvc	pc, r0, pc, asr #8
   28ddc:			; <UNDEFINED> instruction: 0x4630447b
   28de0:	strls	r9, [r2], #-1281	; 0xfffffaff
   28de4:			; <UNDEFINED> instruction: 0xff90f7ff
   28de8:	blmi	23b628 <strspn@plt+0x222c20>
   28dec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28df0:	blls	582e60 <strspn@plt+0x56a458>
   28df4:	qaddle	r4, sl, r2
   28df8:	andslt	r4, r6, r0, lsr r6
   28dfc:			; <UNDEFINED> instruction: 0xf7efbd70
   28e00:	svclt	0x0000ebd8
   28e04:	andeq	r9, r9, r4, asr #29
   28e08:	andeq	r2, r3, sl, lsl #25
   28e0c:	andeq	r0, r0, r8, asr #4
   28e10:	andeq	fp, r7, r2, lsl #12
   28e14:	andeq	sl, fp, r2, lsl r7
   28e18:	andeq	r2, r3, r4, lsl ip
   28e1c:	strdeq	r2, [r3], -sl
   28e20:	andeq	r2, r3, r0, lsr #24
   28e24:	andeq	r9, r9, r4, ror lr
   28e28:	addlt	fp, r2, r0, ror r5
   28e2c:			; <UNDEFINED> instruction: 0x46044d15
   28e30:	ldrbtmi	r4, [sp], #-2837	; 0xfffff4eb
   28e34:	stmiapl	lr!, {r0, ip, pc}^
   28e38:			; <UNDEFINED> instruction: 0xf0036833
   28e3c:	blcs	a9a50 <strspn@plt+0x91048>
   28e40:			; <UNDEFINED> instruction: 0x4620d114
   28e44:			; <UNDEFINED> instruction: 0xffa4f7ff
   28e48:			; <UNDEFINED> instruction: 0xf0036833
   28e4c:	blcs	e9a60 <strspn@plt+0xd1058>
   28e50:	andle	r9, r5, r1
   28e54:	stmiapl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
   28e58:	pop	{r1, ip, sp, pc}
   28e5c:			; <UNDEFINED> instruction: 0x47184070
   28e60:	stmiapl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
   28e64:	pop	{r1, ip, sp, pc}
   28e68:			; <UNDEFINED> instruction: 0x47184070
   28e6c:	stmdami	r9, {r0, r9, sl, lr}
   28e70:			; <UNDEFINED> instruction: 0xf01e4478
   28e74:	ldmdavs	r3!, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   28e78:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   28e7c:	mvnle	r2, r1, lsl #22
   28e80:	ldcllt	0, cr11, [r0, #-8]!
   28e84:	andeq	r9, r9, lr, lsr #28
   28e88:	andeq	r0, r0, ip, ror #4
   28e8c:	andeq	r0, r0, r8, lsl #7
   28e90:	andeq	r0, r0, r4, ror r2
   28e94:	andeq	r9, r4, r4, lsl #22
   28e98:			; <UNDEFINED> instruction: 0x4605b530
   28e9c:	addlt	r6, r3, r4, lsl #16
   28ea0:			; <UNDEFINED> instruction: 0xf0144b18
   28ea4:	ldrbtmi	r0, [fp], #-1028	; 0xfffffbfc
   28ea8:	stmiavs	r2, {r0, r1, r2, r4, ip, lr, pc}^
   28eac:	tstlt	r2, r0, lsl #8
   28eb0:	andlt	r4, r3, r0, lsr #12
   28eb4:	ldmdbmi	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
   28eb8:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   28ebc:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   28ec0:	svclt	0x00042b01
   28ec4:	ldrcs	r6, [r0], #-1026	; 0xfffffbfe
   28ec8:	bvs	ff05d298 <strspn@plt+0xff044890>
   28ecc:			; <UNDEFINED> instruction: 0xf7ff2410
   28ed0:	strtvs	pc, [r8], #-3935	; 0xfffff0a1
   28ed4:	andlt	r4, r3, r0, lsr #12
   28ed8:	stmdami	ip, {r4, r5, r8, sl, fp, ip, sp, pc}
   28edc:	bmi	33a770 <strspn@plt+0x321d68>
   28ee0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   28ee4:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   28ee8:	andls	r3, r0, ip
   28eec:			; <UNDEFINED> instruction: 0xf0276968
   28ef0:	stmdami	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   28ef4:	ldrbtmi	r6, [r8], #-2473	; 0xfffff657
   28ef8:	blx	14e4f78 <strspn@plt+0x14cc570>
   28efc:	andlt	r4, r3, r0, lsr #12
   28f00:	svclt	0x0000bd30
   28f04:			; <UNDEFINED> instruction: 0x00099dba
   28f08:	andeq	r0, r0, ip, ror #4
   28f0c:	ldrdeq	fp, [r7], -r2
   28f10:	andeq	r2, r3, sl, asr fp
   28f14:	andeq	lr, r2, r6, lsr #1
   28f18:	movwcs	r4, #2586	; 0xa1a
   28f1c:	addlt	fp, r2, r0, ror r5
   28f20:			; <UNDEFINED> instruction: 0x4604447a
   28f24:	stmdbvs	r0, {r2, r3, r9, ip, sp}^
   28f28:	movwcs	lr, #2509	; 0x9cd
   28f2c:	bmi	5ba798 <strspn@plt+0x5a1d90>
   28f30:	ldrbtmi	r4, [sl], #-3350	; 0xfffff2ea
   28f34:	blx	ff6e4fda <strspn@plt+0xff6cc5d2>
   28f38:	stmibvs	r1!, {r0, r2, r4, fp, lr}
   28f3c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   28f40:	blx	be4fc0 <strspn@plt+0xbcc5b8>
   28f44:	stmiapl	lr!, {r0, r1, r4, r8, r9, fp, lr}^
   28f48:			; <UNDEFINED> instruction: 0xf0036833
   28f4c:	blcs	a9b60 <strspn@plt+0x91158>
   28f50:	blmi	49d378 <strspn@plt+0x484970>
   28f54:	stmibvs	r0!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}^
   28f58:			; <UNDEFINED> instruction: 0xff1af7ff
   28f5c:	subcs	r4, r0, r8, lsr #15
   28f60:	ldcllt	0, cr11, [r0, #-8]!
   28f64:	stmibvs	r1!, {r0, r2, r3, fp, lr}^
   28f68:			; <UNDEFINED> instruction: 0xf01e4478
   28f6c:	ldmdavs	r3!, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
   28f70:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   28f74:	rscsle	r2, r2, r1, lsl #22
   28f78:	mvnle	r2, r3, lsl #22
   28f7c:	stmiapl	sp!, {r3, r8, r9, fp, lr}^
   28f80:	svclt	0x0000e7e9
   28f84:	muleq	r7, r4, r4
   28f88:	andeq	r2, r3, lr, lsl #22
   28f8c:	andeq	r9, r9, r4, lsr #26
   28f90:	andeq	ip, r3, sl, asr sl
   28f94:	andeq	r0, r0, ip, ror #4
   28f98:	andeq	r0, r0, r8, lsl #7
   28f9c:	andeq	r2, r3, r4, ror sl
   28fa0:	andeq	r0, r0, r4, ror r2
   28fa4:	addlt	fp, r3, r0, lsr r5
   28fa8:	movwcs	r4, #3092	; 0xc14
   28fac:			; <UNDEFINED> instruction: 0x4619461a
   28fb0:			; <UNDEFINED> instruction: 0x4605447c
   28fb4:	movwls	r6, #6464	; 0x1940
   28fb8:	strcc	r9, [ip], #-1024	; 0xfffffc00
   28fbc:	blx	fe5e5062 <strspn@plt+0xfe5cc65a>
   28fc0:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   28fc4:	blx	4e5044 <strspn@plt+0x4cc63c>
   28fc8:	movwcs	r6, #2472	; 0x9a8
   28fcc:	vld3.8	{d9-d11}, [r0], r0
   28fd0:			; <UNDEFINED> instruction: 0x461a70ff
   28fd4:	andeq	pc, r1, r0, lsr #32
   28fd8:	movwls	r4, #5657	; 0x1619
   28fdc:	blx	665084 <strspn@plt+0x64c67c>
   28fe0:	stmibvs	r8!, {r3, r4, r5, r8, fp, ip, sp, pc}
   28fe4:	andeq	pc, r8, r0, asr #7
   28fe8:	stc2	0, cr15, [r4], {16}
   28fec:	andlt	r2, r3, r0, asr #32
   28ff0:	stmdami	r4, {r4, r5, r8, sl, fp, ip, sp, pc}
   28ff4:			; <UNDEFINED> instruction: 0xf01e4478
   28ff8:	udf	#12185	; 0x2f99
   28ffc:	muleq	r7, ip, r4
   29000:	andeq	sp, r5, r2, lsl #22
   29004:	ldrdeq	r1, [r3], -r4
   29008:			; <UNDEFINED> instruction: 0x4604b5f0
   2900c:	addlt	r4, r3, sp, lsl r8
   29010:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   29014:			; <UNDEFINED> instruction: 0xf01e4d1c
   29018:			; <UNDEFINED> instruction: 0x6ce3f9c3
   2901c:	cmnlt	fp, #2097152000	; 0x7d000000
   29020:	ldmib	r4, {r0, r2, r3, r4, r6, fp, sp, lr}^
   29024:			; <UNDEFINED> instruction: 0xf4151706
   29028:	bvs	9c2630 <strspn@plt+0x9a9c28>
   2902c:			; <UNDEFINED> instruction: 0x460ad013
   29030:	ldrtmi	r4, [r1], -r0, lsr #12
   29034:	ldc2l	0, cr15, [r4, #56]	; 0x38
   29038:	movwcs	r4, #2580	; 0xa14
   2903c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   29040:	andscc	r4, r8, #26214400	; 0x1900000
   29044:	movwcs	lr, #2509	; 0x9cd
   29048:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   2904c:			; <UNDEFINED> instruction: 0xf9e0f028
   29050:	andlt	r2, r3, r0, asr #32
   29054:			; <UNDEFINED> instruction: 0x463abdf0
   29058:			; <UNDEFINED> instruction: 0xf00e4620
   2905c:	bmi	3a8768 <strspn@plt+0x38fd60>
   29060:			; <UNDEFINED> instruction: 0x462b4630
   29064:			; <UNDEFINED> instruction: 0x4629447a
   29068:	andls	r3, r0, #24, 4	; 0x80000001
   2906c:	strls	r4, [r1, #-2570]	; 0xfffff5f6
   29070:			; <UNDEFINED> instruction: 0xf028447a
   29074:	subcs	pc, r0, sp, asr #19
   29078:	ldcllt	0, cr11, [r0, #12]!
   2907c:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   29080:	svclt	0x0000e7ce
   29084:	andeq	r2, r3, sl, asr #24
   29088:	andeq	r9, r9, r4, asr #24
   2908c:	andeq	fp, r7, lr, lsl #8
   29090:	andeq	r9, r3, lr, rrx
   29094:	andeq	fp, r7, r8, ror #7
   29098:	andeq	r9, r3, r8, asr #32
   2909c:	andeq	r0, r0, r8, lsr r3
   290a0:	blmi	107b9a8 <strspn@plt+0x1062fa0>
   290a4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   290a8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   290ac:	bmi	ffa8c4 <strspn@plt+0xfe1ebc>
   290b0:	movwls	r6, #22555	; 0x581b
   290b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   290b8:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   290bc:	strble	r0, [ip, #-1883]	; 0xfffff8a5
   290c0:	blcs	443d4 <strspn@plt+0x2b9cc>
   290c4:	ldmdavs	sp, {r1, r6, ip, lr, pc}^
   290c8:	strvs	pc, [r0, #1045]	; 0x415
   290cc:			; <UNDEFINED> instruction: 0x4620d01c
   290d0:			; <UNDEFINED> instruction: 0xf938f01f
   290d4:	suble	r2, r6, r0, lsl #16
   290d8:	strtmi	r6, [r0], -r5, ror #20
   290dc:	stmibvs	r2!, {r0, r5, r9, fp, sp, lr}
   290e0:	ldc2l	0, cr15, [lr, #-56]!	; 0xffffffc8
   290e4:			; <UNDEFINED> instruction: 0x46294832
   290e8:			; <UNDEFINED> instruction: 0xf01e4478
   290ec:	bmi	ca7658 <strspn@plt+0xc8ec50>
   290f0:	stmibvs	r0!, {r8, r9, sp}^
   290f4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   290f8:	stmib	sp, {r3, r4, r9, ip, sp}^
   290fc:	bmi	bb1d04 <strspn@plt+0xb992fc>
   29100:			; <UNDEFINED> instruction: 0xf028447a
   29104:	ands	pc, r6, r5, lsl #19
   29108:	andne	lr, r6, #212, 18	; 0x350000
   2910c:	bvs	9ba994 <strspn@plt+0x9a1f8c>
   29110:	stc2l	0, cr15, [r6, #-56]!	; 0xffffffc8
   29114:	ldrtmi	r4, [r1], -r9, lsr #16
   29118:			; <UNDEFINED> instruction: 0xf01e4478
   2911c:	bmi	a67628 <strspn@plt+0xa4ec20>
   29120:	strtmi	r9, [fp], -r1, lsl #10
   29124:	bvs	183a314 <strspn@plt+0x182190c>
   29128:	andls	r3, r0, #24, 4	; 0x80000001
   2912c:	strtmi	r4, [r9], -r5, lsr #20
   29130:			; <UNDEFINED> instruction: 0xf028447a
   29134:	bmi	9676f0 <strspn@plt+0x94ece8>
   29138:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   2913c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29140:	subsmi	r9, sl, r5, lsl #22
   29144:	andcs	sp, r0, fp, lsr #2
   29148:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   2914c:	ldmpl	r3, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   29150:			; <UNDEFINED> instruction: 0xf415685d
   29154:	sbcsle	r6, r7, r0, lsl #11
   29158:	stmdbvs	r1, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2915c:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   29160:			; <UNDEFINED> instruction: 0xf91ef01e
   29164:	bge	123108 <strspn@plt+0x10a700>
   29168:	tstcs	r8, r3, lsl #12
   2916c:	stmib	sp, {r5, r9, sl, lr}^
   29170:	bvs	8ad978 <strspn@plt+0x894f70>
   29174:	blx	fe96520c <strspn@plt+0xfe94c804>
   29178:	vstrls.16	s22, [r4, #-176]	; 0xffffff50	; <UNPREDICTABLE>
   2917c:	stmdbls	r3, {r5, r9, sl, lr}
   29180:			; <UNDEFINED> instruction: 0xf00e69a2
   29184:	ldmdami	r3, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   29188:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2918c:			; <UNDEFINED> instruction: 0xf908f01e
   29190:	ldmdami	r1, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   29194:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   29198:			; <UNDEFINED> instruction: 0xf902f01e
   2919c:			; <UNDEFINED> instruction: 0xf7efe7a7
   291a0:	svclt	0x0000ea08
   291a4:			; <UNDEFINED> instruction: 0x00099bbc
   291a8:	andeq	r0, r0, r8, asr #4
   291ac:	andeq	r9, r9, r6, lsr #23
   291b0:	strdeq	r2, [r3], -r4
   291b4:	andeq	fp, r7, r6, asr r3
   291b8:			; <UNDEFINED> instruction: 0x00038fb8
   291bc:	andeq	r2, r3, r4, asr #19
   291c0:	andeq	fp, r7, r8, lsr #6
   291c4:	andeq	r8, r3, r8, lsl #31
   291c8:	andeq	r9, r9, r6, lsr #22
   291cc:	andeq	r0, r0, r8, lsr r3
   291d0:	strdeq	r2, [r3], -lr
   291d4:	andeq	r2, r3, r2, asr r9
   291d8:	andeq	r9, r2, lr, lsr #29
   291dc:	blmi	187bb64 <strspn@plt+0x186315c>
   291e0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   291e4:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   291e8:	bmi	17faa00 <strspn@plt+0x17e1ff8>
   291ec:	tstls	r9, #1769472	; 0x1b0000
   291f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   291f4:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   291f8:	streq	pc, [r4, #-19]	; 0xffffffed
   291fc:	stclvs	0, cr13, [r3], {75}	; 0x4b
   29200:	suble	r2, r5, r0, lsl #22
   29204:	stmibvs	r5!, {r0, r1, r3, r4, r6, fp, sp, lr}
   29208:	svcvs	0x0080f413
   2920c:	strvc	pc, [r0, #1061]	; 0x425
   29210:	mvnscc	pc, r5, lsl #2
   29214:	tstcs	ip, #20, 30	; 0x50
   29218:	stmdbcs	r1, {r3, r4, r8, r9, sp}
   2921c:	ldmdavs	r8, {r0, r1, r5, sl, lr}^
   29220:	tstcs	r0, lr, lsl #18
   29224:	blx	fee652b8 <strspn@plt+0xfee4c8b0>
   29228:	blmi	13bbb70 <strspn@plt+0x13a3168>
   2922c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29230:	blls	6832a0 <strspn@plt+0x66a898>
   29234:			; <UNDEFINED> instruction: 0xf040405a
   29238:	mulcs	r0, r0, r0
   2923c:	ldclt	0, cr11, [r0, #-108]!	; 0xffffff94
   29240:	strmi	sl, [r2], -r3, lsl #22
   29244:	movwls	r2, #4440	; 0x1158
   29248:	movwcs	r4, #1568	; 0x620
   2924c:			; <UNDEFINED> instruction: 0xf0249100
   29250:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   29254:	stmdami	r6, {r3, r5, r6, r7, r8, ip, lr, pc}^
   29258:			; <UNDEFINED> instruction: 0xf01e4478
   2925c:	stmdami	r5, {r0, r1, r2, r6, r7, fp, ip, sp, lr, pc}^
   29260:	ldrbtmi	r9, [r8], #-2308	; 0xfffff6fc
   29264:	blx	e52f4 <strspn@plt+0xcc8ec>
   29268:	stmdbls	r5, {r0, r1, r6, fp, lr}
   2926c:			; <UNDEFINED> instruction: 0xf0224478
   29270:	stmdami	r2, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   29274:			; <UNDEFINED> instruction: 0xf01e4478
   29278:			; <UNDEFINED> instruction: 0xf8bdf8b9
   2927c:			; <UNDEFINED> instruction: 0xf0100020
   29280:	vstrcs	s30, [r2, #-740]	; 0xfffffd1c
   29284:	ldmdami	lr!, {r1, r2, r3, r5, ip, lr, pc}
   29288:			; <UNDEFINED> instruction: 0xf01e4478
   2928c:	strb	pc, [fp, pc, lsr #17]	; <UNPREDICTABLE>
   29290:	ldmpl	r3, {r2, r3, r4, r5, r8, r9, fp, lr}^
   29294:	stmdbvs	r1, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   29298:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   2929c:			; <UNDEFINED> instruction: 0xf880f01e
   292a0:	strbeq	r6, [r3, #2464]	; 0x9a0
   292a4:	bmi	e9e2ec <strspn@plt+0xe858e4>
   292a8:	ldrmi	r2, [r9], -r0, lsl #6
   292ac:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   292b0:	bmi	e0dab8 <strspn@plt+0xdf50b0>
   292b4:	addvc	pc, r0, r0, lsr #8
   292b8:			; <UNDEFINED> instruction: 0xf027447a
   292bc:	ldmdami	r5!, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
   292c0:			; <UNDEFINED> instruction: 0xf01e4478
   292c4:			; <UNDEFINED> instruction: 0xe7aff893
   292c8:			; <UNDEFINED> instruction: 0x462b4a33
   292cc:	addvc	pc, r0, pc, asr #8
   292d0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   292d4:	blx	106537e <strspn@plt+0x104c976>
   292d8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   292dc:			; <UNDEFINED> instruction: 0xf886f01e
   292e0:	strb	r6, [r0, r0, lsr #19]!
   292e4:	stmdbls	r3, {r1, r2, r3, r5, fp, lr}
   292e8:	cfstrsmi	mvf4, [lr], #-480	; 0xfffffe20
   292ec:			; <UNDEFINED> instruction: 0xf858f01e
   292f0:	stmdbls	r6, {r0, r2, r3, r5, fp, lr}
   292f4:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   292f8:			; <UNDEFINED> instruction: 0xf9b8f022
   292fc:	stmdbls	r7, {r0, r1, r3, r5, fp, lr}
   29300:			; <UNDEFINED> instruction: 0xf0224478
   29304:			; <UNDEFINED> instruction: 0x4620f9b3
   29308:			; <UNDEFINED> instruction: 0xf870f01e
   2930c:	stmdbls	ip, {r3, r5, fp, lr}
   29310:			; <UNDEFINED> instruction: 0xf01e4478
   29314:	stmdami	r7!, {r0, r2, r6, fp, ip, sp, lr, pc}
   29318:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
   2931c:			; <UNDEFINED> instruction: 0xf840f01e
   29320:	ldmdbls	r0, {r0, r2, r5, fp, lr}
   29324:			; <UNDEFINED> instruction: 0xf01e4478
   29328:	stmdami	r4!, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   2932c:	ldrbtmi	r9, [r8], #-2323	; 0xfffff6ed
   29330:			; <UNDEFINED> instruction: 0xf836f01e
   29334:	ldmdbls	r4, {r1, r5, fp, lr}
   29338:			; <UNDEFINED> instruction: 0xf01e4478
   2933c:	stmdami	r1!, {r0, r4, r5, fp, ip, sp, lr, pc}
   29340:	ldrbtmi	r9, [r8], #-2325	; 0xfffff6eb
   29344:			; <UNDEFINED> instruction: 0xf82cf01e
   29348:	ldmdbls	r6, {r0, r1, r2, r3, r4, fp, lr}
   2934c:			; <UNDEFINED> instruction: 0xf01e4478
   29350:	strtmi	pc, [r0], -r7, lsr #16
   29354:			; <UNDEFINED> instruction: 0xf84af01e
   29358:			; <UNDEFINED> instruction: 0xf7efe766
   2935c:	svclt	0x0000e92a
   29360:	andeq	r9, r9, r0, lsl #21
   29364:	andeq	r0, r0, r8, asr #4
   29368:	andeq	r9, r9, sl, ror #20
   2936c:	andeq	r9, r9, r4, lsr sl
   29370:	andeq	r2, r3, r8, ror #17
   29374:	andeq	r2, r3, sl, ror #17
   29378:	andeq	r2, r3, r8, ror #17
   2937c:	muleq	r3, r4, r9
   29380:	ldrdeq	r2, [r3], -r4
   29384:	andeq	r0, r0, r8, lsr r3
   29388:	andeq	r2, r3, r2, asr #19
   2938c:	andeq	fp, r7, r6, asr #4
   29390:	andeq	r8, r3, r0, lsl #28
   29394:	andeq	sp, r5, r4, lsl #16
   29398:	andeq	r2, r3, r6, ror #16
   2939c:	andeq	r1, r3, lr, ror #23
   293a0:	andeq	r2, r3, ip, ror r8
   293a4:	muleq	r3, r4, sl
   293a8:	andeq	r2, r3, sl, ror r8
   293ac:	andeq	r2, r3, r8, ror r8
   293b0:	andeq	r2, r3, r0, ror r8
   293b4:	andeq	r2, r3, r6, ror r8
   293b8:	andeq	r2, r3, ip, ror r8
   293bc:	andeq	r2, r3, r2, lsl #17
   293c0:	andeq	r2, r3, r8, lsl #17
   293c4:	andeq	r2, r3, lr, lsl #17
   293c8:	muleq	r3, r4, r8
   293cc:	ldrlt	r4, [r0, #-2061]	; 0xfffff7f3
   293d0:	addlt	r4, r2, r8, ror r4
   293d4:			; <UNDEFINED> instruction: 0x2002f9b1
   293d8:	stmdahi	r9, {r2, r3, r9, sl, lr}
   293dc:			; <UNDEFINED> instruction: 0xffe0f01d
   293e0:	movwcs	r4, #2569	; 0xa09
   293e4:	ldrbtmi	r8, [sl], #-2208	; 0xfffff760
   293e8:	movwcs	lr, #2509	; 0x9cd
   293ec:	tstcs	r0, r7, lsl #20
   293f0:			; <UNDEFINED> instruction: 0xf028447a
   293f4:	stmdami	r6, {r0, r2, r3, fp, ip, sp, lr, pc}
   293f8:			; <UNDEFINED> instruction: 0xf01d4478
   293fc:	strdcs	pc, [r1], -r7
   29400:	ldclt	0, cr11, [r0, #-8]
   29404:	andeq	r2, r3, r4, ror r8
   29408:	andeq	fp, r7, lr, lsl #3
   2940c:	andeq	r2, r3, r0, ror #16
   29410:	muleq	r3, r0, r9
   29414:	addlt	fp, r3, r0, lsl #10
   29418:	strmi	r9, [sl], -r0, lsl #4
   2941c:	movwcs	r9, #769	; 0x301
   29420:			; <UNDEFINED> instruction: 0xf91cf024
   29424:			; <UNDEFINED> instruction: 0xf85db003
   29428:	svclt	0x0000fb04
   2942c:	addlt	fp, sp, r0, lsr r5
   29430:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   29434:			; <UNDEFINED> instruction: 0xf8df4614
   29438:	ldrbtmi	ip, [lr], #92	; 0x5c
   2943c:	vldrmi	d4, [r7, #-88]	; 0xffffffa8
   29440:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   29444:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   29448:	ldrdgt	pc, [r0], -ip
   2944c:	eorgt	pc, ip, sp, asr #17
   29450:	stceq	0, cr15, [r0], {79}	; 0x4f
   29454:	strls	r9, [r1, #-770]	; 0xfffffcfe
   29458:	strcs	r2, [r6, #-768]	; 0xfffffd00
   2945c:	movwcc	lr, #22989	; 0x59cd
   29460:	movwcc	lr, #14797	; 0x39cd
   29464:	strls	sl, [r0, #-2825]	; 0xfffff4f7
   29468:	blx	fe065502 <strspn@plt+0xfe04cafa>
   2946c:	strtmi	r4, [r1], -ip, lsl #16
   29470:			; <UNDEFINED> instruction: 0xf01d4478
   29474:	bmi	3292d0 <strspn@plt+0x3108c8>
   29478:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2947c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29480:	subsmi	r9, sl, fp, lsl #22
   29484:	andlt	sp, sp, r1, lsl #2
   29488:			; <UNDEFINED> instruction: 0xf7efbd30
   2948c:	svclt	0x0000e892
   29490:	andeq	r9, r9, r6, lsr #16
   29494:	andeq	r0, r0, r8, asr #4
   29498:			; <UNDEFINED> instruction: 0xffffff85
   2949c:			; <UNDEFINED> instruction: 0xffffffcb
   294a0:	muleq	r2, r8, r3
   294a4:	andeq	r9, r9, r6, ror #15
   294a8:			; <UNDEFINED> instruction: 0x4604b538
   294ac:			; <UNDEFINED> instruction: 0x460d4815
   294b0:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   294b4:			; <UNDEFINED> instruction: 0xff74f01d
   294b8:	bmi	50484c <strspn@plt+0x4ebe44>
   294bc:	mvnslt	r4, sl, ror r4
   294c0:	stmibvs	r2!, {r0, r1, r3, r4, r6, fp, sp, lr}
   294c4:	strle	r0, [ip, #-1371]	; 0xfffffaa5
   294c8:	strtmi	r6, [r0], -r1, lsr #20
   294cc:			; <UNDEFINED> instruction: 0xffaef7ff
   294d0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   294d4:			; <UNDEFINED> instruction: 0xff8af01d
   294d8:	strtmi	r6, [r0], -r1, ror #20
   294dc:	subcs	r4, r0, r8, lsr #15
   294e0:			; <UNDEFINED> instruction: 0x4611bd38
   294e4:	stmibvs	r2!, {r5, r9, sl, lr}^
   294e8:			; <UNDEFINED> instruction: 0xffa0f7ff
   294ec:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   294f0:			; <UNDEFINED> instruction: 0xff7cf01d
   294f4:	strtmi	r6, [r0], -r1, lsr #20
   294f8:	subcs	r4, r0, r8, lsr #15
   294fc:	blmi	1989e4 <strspn@plt+0x17ffdc>
   29500:			; <UNDEFINED> instruction: 0xe7dd58d3
   29504:	andeq	r2, r3, sl, lsr #15
   29508:	andeq	r9, r9, r4, lsr #15
   2950c:	strdeq	sp, [r5], -r2
   29510:	ldrdeq	sp, [r5], -r6
   29514:	andeq	r0, r0, r8, lsr r3
   29518:			; <UNDEFINED> instruction: 0x4604b538
   2951c:	stmdbvs	r1!, {r0, r1, r3, fp, lr}^
   29520:	cfstrsmi	mvf4, [fp, #-480]	; 0xfffffe20
   29524:			; <UNDEFINED> instruction: 0xff3cf01d
   29528:	ldrbtmi	r6, [sp], #-3299	; 0xfffff31d
   2952c:	ldmdavs	fp, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   29530:	stmibvs	r2!, {r5, r9, sl, lr}
   29534:	svclt	0x0056055b
   29538:	bvs	87ad84 <strspn@plt+0x86237c>
   2953c:			; <UNDEFINED> instruction: 0xf7ff69e2
   29540:	subcs	pc, r0, r5, ror pc	; <UNPREDICTABLE>
   29544:	blmi	118a2c <strspn@plt+0x100024>
   29548:	ldrb	r5, [r0, fp, ror #17]!
   2954c:	andeq	r2, r3, ip, lsr r7
   29550:	andeq	r9, r9, r6, lsr r7
   29554:	andeq	r0, r0, r8, lsr r3
   29558:	bmi	fc168 <strspn@plt+0xe3760>
   2955c:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   29560:	svclt	0x0000e7a2
   29564:	andeq	r9, r9, r4, lsl #14
   29568:	strdeq	r0, [r0], -r4
   2956c:	bmi	fc17c <strspn@plt+0xe3774>
   29570:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   29574:	svclt	0x0000e798
   29578:	strdeq	r9, [r9], -r0
   2957c:	andeq	r0, r0, r4, asr #5
   29580:	addlt	fp, r2, r0, ror r5
   29584:	movwcs	r4, #3350	; 0xd16
   29588:			; <UNDEFINED> instruction: 0x46194a16
   2958c:	movwls	r4, #5245	; 0x147d
   29590:	stmdbvs	r0, {r2, r9, sl, lr}^
   29594:	ldrmi	r5, [sl], -lr, lsr #17
   29598:			; <UNDEFINED> instruction: 0xf0279600
   2959c:	ldmdami	r2, {r0, r1, r2, r5, r7, fp, ip, sp, lr, pc}
   295a0:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   295a4:	mrc2	0, 7, pc, cr12, cr13, {0}
   295a8:	movwcs	r4, #2320	; 0x910
   295ac:	stmibvs	r0!, {r0, r8, r9, ip, pc}^
   295b0:	stmdapl	sp!, {r1, r3, r4, r9, sl, lr}^
   295b4:	vld1.8	{d4-d6}, [r0 :64], r9
   295b8:			; <UNDEFINED> instruction: 0xf02070ff
   295bc:	strls	r0, [r0, #-1]
   295c0:			; <UNDEFINED> instruction: 0xff26f027
   295c4:	stmibvs	r0!, {r3, r4, r5, r8, fp, ip, sp, pc}^
   295c8:	andeq	pc, r8, r0, asr #7
   295cc:			; <UNDEFINED> instruction: 0xf912f010
   295d0:	andlt	r2, r2, r0, asr #32
   295d4:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   295d8:			; <UNDEFINED> instruction: 0xf01d4478
   295dc:	ldrb	pc, [r2, r7, lsl #30]!	; <UNPREDICTABLE>
   295e0:	ldrdeq	r9, [r9], -r4
   295e4:	andeq	r0, r0, ip, asr #6
   295e8:	strdeq	ip, [r3], -r6
   295ec:			; <UNDEFINED> instruction: 0x000002b4
   295f0:	strdeq	r1, [r3], -r0
   295f4:			; <UNDEFINED> instruction: 0x4604b530
   295f8:	addlt	r4, r3, r0, lsr #16
   295fc:	ldrbtmi	r6, [r8], #-2466	; 0xfffff65e
   29600:			; <UNDEFINED> instruction: 0xf01d6961
   29604:	stmibvs	r0!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   29608:	strbeq	r4, [r3, #3357]	; 0xd1d
   2960c:	strtle	r4, [r4], #-1149	; 0xfffffb83
   29610:	movwcs	r4, #2588	; 0xa1c
   29614:	movwls	r4, #5657	; 0x1619
   29618:	vld3.16	{d4-d6}, [r0 :256], sl
   2961c:	andcc	r7, ip, #128	; 0x80
   29620:	bmi	68de28 <strspn@plt+0x675420>
   29624:			; <UNDEFINED> instruction: 0xf027447a
   29628:	ldmdami	r8, {r0, r5, r6, fp, ip, sp, lr, pc}
   2962c:			; <UNDEFINED> instruction: 0xf01d4478
   29630:	stclvs	14, cr15, [r3], #884	; 0x374
   29634:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   29638:			; <UNDEFINED> instruction: 0xf4136a21
   2963c:	andle	r6, r5, r0, lsl #7
   29640:			; <UNDEFINED> instruction: 0xf0244620
   29644:	subcs	pc, r0, pc, lsl #17
   29648:	ldclt	0, cr11, [r0, #-12]!
   2964c:	ldrmi	r4, [r9], -r8, lsl #12
   29650:			; <UNDEFINED> instruction: 0xf8a2f023
   29654:	andlt	r2, r3, r0, asr #32
   29658:	bmi	398b20 <strspn@plt+0x380118>
   2965c:	vst2.8	{d18-d21}, [pc], r0
   29660:	smlabbcs	r0, r0, r0, r7
   29664:			; <UNDEFINED> instruction: 0xf028447a
   29668:	stmdami	sl, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2966c:			; <UNDEFINED> instruction: 0xf01d4478
   29670:	stmibvs	r0!, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   29674:	blmi	2635ac <strspn@plt+0x24aba4>
   29678:	ldrb	r5, [ip, fp, ror #17]
   2967c:	andeq	r2, r3, sl, asr r6
   29680:	andeq	r9, r9, r4, asr r6
   29684:	andeq	sl, r7, ip, asr pc
   29688:	andeq	r2, r3, ip, lsr #12
   2968c:	muleq	r5, r8, r4
   29690:	ldrdeq	r2, [r3], -r4
   29694:	andeq	r1, r3, ip, asr r8
   29698:	andeq	r0, r0, r8, lsr r3
   2969c:	movwcs	r4, #2347	; 0x92b
   296a0:	ldrblt	r4, [r0, #2603]!	; 0xa2b
   296a4:	addlt	r4, r3, r9, ror r4
   296a8:	vst1.8	{d20-d22}, [pc], r5
   296ac:	vmvn.i32	q10, #234881024	; 0x0e000000
   296b0:	movwls	r3, #5887	; 0x16ff
   296b4:	ldrmi	r5, [sl], -ip, lsl #17
   296b8:	stmdbvs	r0, {r0, r3, r4, r9, sl, lr}^
   296bc:			; <UNDEFINED> instruction: 0xf0279400
   296c0:	stmdami	r4!, {r0, r2, r4, fp, ip, sp, lr, pc}
   296c4:	ldrbtmi	r6, [r8], #-2473	; 0xfffff657
   296c8:	mcr2	0, 3, pc, cr10, cr13, {0}	; <UNPREDICTABLE>
   296cc:			; <UNDEFINED> instruction: 0xf01469ec
   296d0:	b	1bb4c8 <strspn@plt+0x1a2ac0>
   296d4:	vld1.8	{d0-d2}, [r4], r4
   296d8:	svclt	0x000c74ff
   296dc:	andcs	r2, r0, #268435456	; 0x10000000
   296e0:	streq	pc, [r1], #-36	; 0xffffffdc
   296e4:	svclt	0x00182e00
   296e8:	ldmiblt	r2!, {r0, r9, sp}
   296ec:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   296f0:	mrceq	8, 5, r4, cr10, cr10, {0}
   296f4:			; <UNDEFINED> instruction: 0xf01d4478
   296f8:	bmi	6a904c <strspn@plt+0x690644>
   296fc:	andscs	r2, sl, r4, lsl #6
   29700:	tstcs	r0, sl, ror r4
   29704:			; <UNDEFINED> instruction: 0xf928f028
   29708:	stmibvs	r8!, {r2, r4, r6, r7, r8, fp, ip, sp, pc}^
   2970c:	andeq	pc, r8, r0, asr #7
   29710:			; <UNDEFINED> instruction: 0xf870f010
   29714:	andlt	r2, r3, r0, asr #32
   29718:			; <UNDEFINED> instruction: 0xf8dfbdf0
   2971c:	movwcs	ip, #72	; 0x48
   29720:			; <UNDEFINED> instruction: 0x4619461a
   29724:			; <UNDEFINED> instruction: 0x463044fc
   29728:			; <UNDEFINED> instruction: 0xf8cd9301
   2972c:			; <UNDEFINED> instruction: 0xf027c000
   29730:	svccs	0x0000fe6f
   29734:	stmdbmi	ip, {r3, r5, r6, r7, ip, lr, pc}
   29738:	mcrcs	4, 0, r4, cr0, cr9, {3}
   2973c:			; <UNDEFINED> instruction: 0xe7d5d1d8
   29740:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   29744:	mrc2	0, 2, pc, cr2, cr13, {0}
   29748:	svclt	0x0000e7df
   2974c:			; <UNDEFINED> instruction: 0x000995bc
   29750:	andeq	r0, r0, ip, asr #6
   29754:	andeq	r9, r2, lr, ror r9
   29758:	andeq	r9, r4, lr, asr r7
   2975c:	ldrdeq	r2, [r3], -ip
   29760:	ldrdeq	r2, [r3], -r8
   29764:	andeq	sl, r7, r8, ror #30
   29768:	muleq	r3, r0, r7
   2976c:	andeq	r1, r3, r6, lsl #15
   29770:	blmi	f7c068 <strspn@plt+0xf63660>
   29774:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   29778:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   2977c:	ldcmi	6, cr4, [fp, #-16]!
   29780:	movwls	r6, #22555	; 0x581b
   29784:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29788:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   2978c:	strle	r0, [r3, #-1882]!	; 0xfffff8a6
   29790:	ldmiblt	fp!, {r0, r1, r6, r7, fp, sp, lr}^
   29794:	blcs	44aa8 <strspn@plt+0x2c0a0>
   29798:	ldmdavs	fp, {r6, ip, lr, pc}^
   2979c:	svclt	0x0058055b
   297a0:	strle	r2, [sl], #-1281	; 0xfffffaff
   297a4:	blmi	c3c074 <strspn@plt+0xc2366c>
   297a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   297ac:	blls	18381c <strspn@plt+0x16ae14>
   297b0:	cmple	r4, sl, asr r0
   297b4:	andlt	r4, r7, r8, lsr #12
   297b8:	blge	d8c80 <strspn@plt+0xc0278>
   297bc:	andcs	r6, r4, #3686400	; 0x384000
   297c0:			; <UNDEFINED> instruction: 0xf0214620
   297c4:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   297c8:	blls	d9674 <strspn@plt+0xc0c6c>
   297cc:	strcs	r2, [r1, #-1312]	; 0xfffffae0
   297d0:	strb	r6, [r7, r3, ror #5]!
   297d4:	strb	r2, [r5, r0, lsl #10]!
   297d8:	stmdami	r6!, {r0, r6, r8, fp, sp, lr}
   297dc:			; <UNDEFINED> instruction: 0xf01d4478
   297e0:	stclvs	13, cr15, [r3], #892	; 0x37c
   297e4:	eorsle	r2, r7, r0, lsl #22
   297e8:			; <UNDEFINED> instruction: 0xf415685d
   297ec:	andsle	r6, sp, r0, lsl #11
   297f0:	bvs	831bf8 <strspn@plt+0x8191f0>
   297f4:			; <UNDEFINED> instruction: 0xf022460d
   297f8:	ldmdami	pc, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   297fc:			; <UNDEFINED> instruction: 0xf01d4478
   29800:	bmi	7e8fdc <strspn@plt+0x7d05d4>
   29804:	strtmi	r9, [r9], -r1, lsl #10
   29808:	stmibvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   2980c:	andls	r3, r0, #12, 4	; 0xc0000000
   29810:			; <UNDEFINED> instruction: 0x462b4a1b
   29814:			; <UNDEFINED> instruction: 0xf027447a
   29818:			; <UNDEFINED> instruction: 0xe7c3fdfb
   2981c:	stmiapl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
   29820:	ldrbeq	r6, [fp, #-2139]	; 0xfffff7a5
   29824:	strcs	fp, [r1, #-3928]	; 0xfffff0a8
   29828:			; <UNDEFINED> instruction: 0xe7c6d5bc
   2982c:	stmibvs	r0!, {r0, r3, r5, r9, sl, lr}
   29830:			; <UNDEFINED> instruction: 0xffb2f022
   29834:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   29838:	ldc2l	0, cr15, [r8, #116]	; 0x74
   2983c:	strls	r4, [r1, #-2579]	; 0xfffff5ed
   29840:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   29844:	strtmi	r6, [r9], -r0, ror #19
   29848:	bmi	47b0a0 <strspn@plt+0x462698>
   2984c:	strls	r3, [r0], #-1036	; 0xfffffbf4
   29850:			; <UNDEFINED> instruction: 0xf027447a
   29854:	sbfx	pc, sp, #27, #6
   29858:	stmiapl	fp!, {r1, r3, r8, r9, fp, lr}^
   2985c:			; <UNDEFINED> instruction: 0xf7eee7c4
   29860:	svclt	0x0000eea8
   29864:	andeq	r9, r9, ip, ror #9
   29868:	andeq	r0, r0, r8, asr #4
   2986c:	ldrdeq	r9, [r9], -r6
   29870:			; <UNDEFINED> instruction: 0x000994b8
   29874:	andeq	r2, r3, r0, lsl #9
   29878:	andeq	sp, r5, r8, asr #5
   2987c:	andeq	sl, r7, r4, lsl #29
   29880:	ldrdeq	r2, [r3], -r4
   29884:	andeq	r0, r0, r8, lsr r3
   29888:	andeq	sp, r5, lr, lsl #5
   2988c:	andeq	sl, r7, sl, asr #28
   29890:	muleq	r3, r8, r4
   29894:	cfstr64vs	mvdx11, [r3], {8}
   29898:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   2989c:	ldmdavs	fp, {r0, r1, r5, r6, r8, ip, sp, pc}^
   298a0:			; <UNDEFINED> instruction: 0xf4132100
   298a4:	svclt	0x00186380
   298a8:	bl	324bc <strspn@plt+0x19ab4>
   298ac:	stmdbvs	r0, {r0, r1, r7}^
   298b0:			; <UNDEFINED> instruction: 0xff72f022
   298b4:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   298b8:	ldmpl	r3, {r1, r8, r9, fp, lr}^
   298bc:	svclt	0x0000e7ef
   298c0:	andeq	r9, r9, r6, asr #7
   298c4:	andeq	r0, r0, r8, lsr r3
   298c8:	blmi	187c250 <strspn@plt+0x1863848>
   298cc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   298d0:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   298d4:	bmi	17fb0ec <strspn@plt+0x17e26e4>
   298d8:	tstls	r7, #1769472	; 0x1b0000
   298dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   298e0:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   298e4:	streq	pc, [r4, #-19]	; 0xffffffed
   298e8:	stclvs	0, cr13, [r3], {75}	; 0x4b
   298ec:	suble	r2, r5, r0, lsl #22
   298f0:	stmibvs	r5!, {r0, r1, r3, r4, r6, fp, sp, lr}
   298f4:	svcvs	0x0080f413
   298f8:	strvc	pc, [r0, #1061]	; 0x425
   298fc:	mvnscc	pc, r5, lsl #2
   29900:	tstcs	ip, #20, 30	; 0x50
   29904:	stmdbcs	r1, {r3, r4, r8, r9, sp}
   29908:	ldmdavs	r8, {r0, r1, r5, sl, lr}^
   2990c:	tstcs	r0, lr, lsl #18
   29910:			; <UNDEFINED> instruction: 0xff42f022
   29914:	blmi	13bc25c <strspn@plt+0x13a3854>
   29918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2991c:	blls	60398c <strspn@plt+0x5eaf84>
   29920:			; <UNDEFINED> instruction: 0xf040405a
   29924:	mulcs	r0, r0, r0
   29928:	ldclt	0, cr11, [r0, #-100]!	; 0xffffff9c
   2992c:	strmi	sl, [r2], -r2, lsl #22
   29930:	movwls	r2, #4436	; 0x1154
   29934:	movwcs	r4, #1568	; 0x620
   29938:			; <UNDEFINED> instruction: 0xf0239100
   2993c:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   29940:	stmdami	r6, {r3, r5, r6, r7, r8, ip, lr, pc}^
   29944:			; <UNDEFINED> instruction: 0xf01d4478
   29948:	stmdami	r5, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   2994c:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   29950:	cdp2	0, 8, cr15, cr12, cr1, {1}
   29954:	stmdbls	r4, {r0, r1, r6, fp, lr}
   29958:			; <UNDEFINED> instruction: 0xf0214478
   2995c:	stmdami	r2, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}^
   29960:			; <UNDEFINED> instruction: 0xf01d4478
   29964:			; <UNDEFINED> instruction: 0xf8bdfd43
   29968:			; <UNDEFINED> instruction: 0xf00f001c
   2996c:	stccs	15, cr15, [r2, #-268]	; 0xfffffef4
   29970:	ldmdami	lr!, {r1, r2, r3, r5, ip, lr, pc}
   29974:			; <UNDEFINED> instruction: 0xf01d4478
   29978:			; <UNDEFINED> instruction: 0xe7cbfd39
   2997c:	ldmpl	r3, {r2, r3, r4, r5, r8, r9, fp, lr}^
   29980:	stmdbvs	r1, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   29984:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   29988:	stc2	0, cr15, [sl, #-116]	; 0xffffff8c
   2998c:	strbeq	r6, [r3, #2464]	; 0x9a0
   29990:	bmi	e9e9d8 <strspn@plt+0xe85fd0>
   29994:	ldrmi	r2, [r9], -r0, lsl #6
   29998:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   2999c:	bmi	e0e1a4 <strspn@plt+0xdf579c>
   299a0:	addvc	pc, r0, r0, lsr #8
   299a4:			; <UNDEFINED> instruction: 0xf026447a
   299a8:	ldmdami	r5!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   299ac:			; <UNDEFINED> instruction: 0xf01d4478
   299b0:			; <UNDEFINED> instruction: 0xe7affd1d
   299b4:			; <UNDEFINED> instruction: 0x462b4a33
   299b8:	addvc	pc, r0, pc, asr #8
   299bc:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   299c0:			; <UNDEFINED> instruction: 0xffcaf027
   299c4:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   299c8:	ldc2	0, cr15, [r0, #-116]	; 0xffffff8c
   299cc:	strb	r6, [r0, r0, lsr #19]!
   299d0:	stmdbls	r2, {r1, r2, r3, r5, fp, lr}
   299d4:	cfstrsmi	mvf4, [lr], #-480	; 0xfffffe20
   299d8:	stc2l	0, cr15, [r2], #116	; 0x74
   299dc:	stmdbls	r5, {r0, r2, r3, r5, fp, lr}
   299e0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   299e4:	cdp2	0, 4, cr15, cr2, cr1, {1}
   299e8:	stmdbls	r6, {r0, r1, r3, r5, fp, lr}
   299ec:			; <UNDEFINED> instruction: 0xf0214478
   299f0:			; <UNDEFINED> instruction: 0x4620fe3d
   299f4:	ldc2l	0, cr15, [sl], #116	; 0x74
   299f8:	stmdbls	fp, {r3, r5, fp, lr}
   299fc:			; <UNDEFINED> instruction: 0xf01d4478
   29a00:	stmdami	r7!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   29a04:	ldrbtmi	r9, [r8], #-2322	; 0xfffff6ee
   29a08:	stc2l	0, cr15, [sl], {29}
   29a0c:	ldmdbls	r3, {r0, r2, r5, fp, lr}
   29a10:			; <UNDEFINED> instruction: 0xf01d4478
   29a14:	stmdami	r4!, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   29a18:	ldrbtmi	r9, [r8], #-2324	; 0xfffff6ec
   29a1c:	stc2l	0, cr15, [r0], {29}
   29a20:	stmdbls	ip, {r1, r5, fp, lr}
   29a24:			; <UNDEFINED> instruction: 0xf01d4478
   29a28:	stmdami	r1!, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   29a2c:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
   29a30:	ldc2	0, cr15, [r6], #116	; 0x74
   29a34:	ldmdbls	r0, {r0, r1, r2, r3, r4, fp, lr}
   29a38:			; <UNDEFINED> instruction: 0xf01d4478
   29a3c:			; <UNDEFINED> instruction: 0x4620fcb1
   29a40:	ldc2l	0, cr15, [r4], {29}
   29a44:			; <UNDEFINED> instruction: 0xf7eee766
   29a48:	svclt	0x0000edb4
   29a4c:	muleq	r9, r4, r3
   29a50:	andeq	r0, r0, r8, asr #4
   29a54:	andeq	r9, r9, lr, ror r3
   29a58:	andeq	r9, r9, r8, asr #6
   29a5c:	strdeq	r2, [r3], -r4
   29a60:	strdeq	r2, [r3], -lr
   29a64:	strdeq	r2, [r3], -ip
   29a68:	andeq	r5, r3, r8, lsr #5
   29a6c:	andeq	r2, r3, r8, ror #3
   29a70:	andeq	r0, r0, r8, lsr r3
   29a74:	ldrdeq	r2, [r3], -r6
   29a78:	andeq	sl, r7, sl, lsl #27
   29a7c:	andeq	r2, r3, r4, asr #6
   29a80:	andeq	sp, r5, r8, lsl r1
   29a84:	andeq	r2, r3, sl, ror r1
   29a88:	andeq	r1, r3, r2, lsl #10
   29a8c:	muleq	r3, r0, r1
   29a90:	andeq	r4, r3, r8, lsr #7
   29a94:	andeq	r2, r3, lr, lsl #3
   29a98:	andeq	r2, r3, ip, lsl #3
   29a9c:	andeq	r2, r3, r8, asr #6
   29aa0:	andeq	r2, r3, lr, asr #6
   29aa4:	andeq	r2, r3, r4, asr r3
   29aa8:	andeq	r2, r3, sl, asr r3
   29aac:	andeq	r2, r3, r0, ror #6
   29ab0:	andeq	r2, r3, r6, ror #6
   29ab4:	andeq	r2, r3, ip, ror #6
   29ab8:	blmi	11fc3d8 <strspn@plt+0x11e39d0>
   29abc:	push	{r1, r3, r4, r5, r6, sl, lr}
   29ac0:			; <UNDEFINED> instruction: 0x460443f0
   29ac4:	addlt	r4, r7, r5, asr #16
   29ac8:			; <UNDEFINED> instruction: 0x260058d3
   29acc:	stmdapl	r7, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   29ad0:	stmibvs	r2!, {r3, r4, r5, r6, sl, lr}
   29ad4:	movwls	r6, #22555	; 0x581b
   29ad8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29adc:			; <UNDEFINED> instruction: 0xf8d46961
   29ae0:			; <UNDEFINED> instruction: 0xf01d9024
   29ae4:	svcmi	0x003efc5d
   29ae8:	bmi	fbb390 <strspn@plt+0xfa2988>
   29aec:	ldrbtmi	r4, [pc], #-1587	; 29af4 <strspn@plt+0x110ec>
   29af0:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   29af4:	strls	r9, [r0, -r1, lsl #12]
   29af8:	ldc2l	0, cr15, [r8, #152]!	; 0x98
   29afc:	ldmdale	lr, {r1, r2, r8, sl, fp, sp}
   29b00:			; <UNDEFINED> instruction: 0x4d39b98d
   29b04:	ldrbtmi	r4, [sp], #-3129	; 0xfffff3c7
   29b08:			; <UNDEFINED> instruction: 0x4628447c
   29b0c:	stc2l	0, cr15, [lr], #-116	; 0xffffff8c
   29b10:	strtmi	r4, [r0], -r1, asr #12
   29b14:	mcrr2	0, 1, pc, r4, cr13	; <UNPREDICTABLE>
   29b18:			; <UNDEFINED> instruction: 0xf01d4628
   29b1c:	strbmi	pc, [r9], -r7, ror #24	; <UNPREDICTABLE>
   29b20:			; <UNDEFINED> instruction: 0xf01d4620
   29b24:	bmi	ce8c20 <strspn@plt+0xcd0218>
   29b28:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   29b2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29b30:	subsmi	r9, sl, r5, lsl #22
   29b34:	subcs	sp, r0, ip, asr #2
   29b38:	pop	{r0, r1, r2, ip, sp, pc}
   29b3c:	stccs	3, cr8, [r7, #-960]	; 0xfffffc40
   29b40:	stfmid	f5, [ip, #-252]!	; 0xffffff04
   29b44:	ldrbtmi	r4, [sp], #-3884	; 0xfffff0d4
   29b48:			; <UNDEFINED> instruction: 0x4628447f
   29b4c:	mcrr2	0, 1, pc, lr, cr13	; <UNPREDICTABLE>
   29b50:	ldrtmi	r4, [r8], -r1, asr #12
   29b54:	stc2	0, cr15, [r4], #-116	; 0xffffff8c
   29b58:			; <UNDEFINED> instruction: 0xf01d4628
   29b5c:	stmdbge	r2, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   29b60:	strbmi	r4, [sl], -r0, lsr #12
   29b64:	ldrtmi	r2, [r3], -ip, lsl #8
   29b68:	smlabtmi	r0, sp, r9, lr
   29b6c:	stc2	0, cr15, [r8, #140]!	; 0x8c
   29b70:	stmdacs	r0, {r2, r9, sl, lr}
   29b74:	mcrmi	1, 1, sp, cr1, cr7, {6}
   29b78:	ldrbtmi	r4, [lr], #-2593	; 0xfffff5df
   29b7c:	ldrbtmi	r4, [sl], #-2337	; 0xfffff6df
   29b80:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   29b84:	stc2	0, cr15, [ip], {29}
   29b88:	ldrtmi	r9, [r8], -r2, lsl #18
   29b8c:	stc2	0, cr15, [r8], {29}
   29b90:			; <UNDEFINED> instruction: 0x46304a1d
   29b94:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   29b98:	stc2	0, cr15, [r2], {29}
   29b9c:	ldrtmi	r9, [r8], -r3, lsl #18
   29ba0:	blx	fffe5c1e <strspn@plt+0xfffcd216>
   29ba4:	bmi	6907bc <strspn@plt+0x677db4>
   29ba8:	ldmdami	r9, {r0, r3, r5, r9, sl, lr}
   29bac:	strls	r4, [r1], #-1146	; 0xfffffb86
   29bb0:	movwls	r4, #1144	; 0x478
   29bb4:	blx	ffd65c32 <strspn@plt+0xffd4d22a>
   29bb8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   29bbc:	ldc2	0, cr15, [r6], {29}
   29bc0:	ldmdami	r5, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   29bc4:	strbmi	r4, [r1], -sl, asr #12
   29bc8:			; <UNDEFINED> instruction: 0xf01d4478
   29bcc:	str	pc, [sl, r9, ror #23]!
   29bd0:	stcl	7, cr15, [lr], #952	; 0x3b8
   29bd4:	andeq	r9, r9, r4, lsr #3
   29bd8:	andeq	r0, r0, r8, asr #4
   29bdc:	andeq	r2, r3, r8, lsl #3
   29be0:	ldrdeq	sl, [r7], -r6
   29be4:	andeq	r2, r3, r2, lsl #6
   29be8:			; <UNDEFINED> instruction: 0x0005cfbe
   29bec:	ldrdeq	r1, [r3], -r4
   29bf0:	andeq	r9, r9, r6, lsr r1
   29bf4:	andeq	ip, r5, lr, ror pc
   29bf8:	muleq	r3, r4, lr
   29bfc:	andeq	r9, r2, r2, lsl #2
   29c00:	andeq	r2, r3, r2, lsl #5
   29c04:	andeq	sl, r3, r6, lsr #31
   29c08:	ldrdeq	sl, [r5], -sl	; <UNPREDICTABLE>
   29c0c:	andeq	r2, r3, r8, asr r2
   29c10:	andeq	r9, r2, ip, asr r0
   29c14:	andeq	r4, r3, lr, asr #3
   29c18:	andeq	r2, r3, r4, asr #4
   29c1c:			; <UNDEFINED> instruction: 0x460cb510
   29c20:	bcs	3fc094 <strspn@plt+0x3e368c>
   29c24:	addlt	r4, r6, fp, lsl fp
   29c28:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   29c2c:	movwls	r6, #22555	; 0x581b
   29c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29c34:	ldmib	r4, {r3, fp, ip, lr, pc}^
   29c38:	ldmib	r4, {r8}^
   29c3c:	stcge	3, cr2, [r1], {2}
   29c40:	smlabteq	r1, sp, r9, lr
   29c44:	movwcs	lr, #14797	; 0x39cd
   29c48:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   29c4c:	blx	ff3e5cca <strspn@plt+0xff3cd2c2>
   29c50:	tstcs	r0, r0, lsr #16
   29c54:	stc2	0, cr15, [r0, #136]!	; 0x88
   29c58:	stmdavs	r1!, {r4, fp, lr}^
   29c5c:			; <UNDEFINED> instruction: 0xf01d4478
   29c60:	stmiavs	r0!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   29c64:			; <UNDEFINED> instruction: 0xf0222100
   29c68:	stmdami	sp, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   29c6c:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
   29c70:	blx	fe5e5cee <strspn@plt+0xfe5cd2e6>
   29c74:	blmi	1fc4a8 <strspn@plt+0x1e3aa0>
   29c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29c7c:	blls	183cec <strspn@plt+0x16b2e4>
   29c80:	qaddle	r4, sl, r2
   29c84:	andlt	r2, r6, r1
   29c88:			; <UNDEFINED> instruction: 0xf7eebd10
   29c8c:	svclt	0x0000ec92
   29c90:	andeq	r9, r9, r8, lsr r0
   29c94:	andeq	r0, r0, r8, asr #4
   29c98:	andeq	r2, r3, r2, lsr r2
   29c9c:	andeq	r2, r3, r8, lsr #4
   29ca0:	andeq	r2, r3, sl, lsr #4
   29ca4:	andeq	r8, r9, r8, ror #31
   29ca8:	addlt	fp, r3, r0, lsl #10
   29cac:	strmi	r9, [sl], -r0, lsl #4
   29cb0:	movwcs	r9, #769	; 0x301
   29cb4:	ldc2l	0, cr15, [r2], {35}	; 0x23
   29cb8:			; <UNDEFINED> instruction: 0xf85db003
   29cbc:	svclt	0x0000fb04
   29cc0:	blmi	bfc580 <strspn@plt+0xbe3b78>
   29cc4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   29cc8:	ldmpl	r3, {r8, sl, sp}^
   29ccc:	strmi	fp, [r4], -lr, lsl #1
   29cd0:	stmdbvs	r0, {r0, r3, r5, r9, sl, lr}^
   29cd4:	movwls	r6, #55323	; 0xd81b
   29cd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29cdc:	ldc2l	0, cr15, [ip, #-136]	; 0xffffff78
   29ce0:	stmibvs	r1!, {r3, r5, fp, lr}
   29ce4:			; <UNDEFINED> instruction: 0xf01d4478
   29ce8:	ldmib	r4, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   29cec:	bcs	43210c <strspn@plt+0x419704>
   29cf0:	blmi	99fdb0 <strspn@plt+0x9873a8>
   29cf4:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx0
   29cf8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   29cfc:	ldrbtmi	r5, [lr], #-1285	; 0xfffffafb
   29d00:	strpl	lr, [r3, #-2509]	; 0xfffff633
   29d04:	ldrcs	r9, [r0, #-770]	; 0xfffffcfe
   29d08:	strls	sl, [r1], -r9, lsl #22
   29d0c:			; <UNDEFINED> instruction: 0xf0239500
   29d10:	ldmdami	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   29d14:	cfmul32mi	mvfx2, mvfx15, mvfx0
   29d18:			; <UNDEFINED> instruction: 0xf01d4478
   29d1c:	bvs	968ac0 <strspn@plt+0x9500b8>
   29d20:	ldrbtmi	r4, [lr], #-2589	; 0xfffff5e3
   29d24:	strtmi	r4, [r9], -fp, lsr #12
   29d28:	adclt	r0, r4, #32, 24	; 0x2000
   29d2c:	strls	r4, [r1, #-1146]	; 0xfffffb86
   29d30:	strls	r0, [r0], -r0, lsl #8
   29d34:	ldc2l	0, cr15, [sl], {38}	; 0x26
   29d38:	bmi	658330 <strspn@plt+0x63f928>
   29d3c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   29d40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29d44:	subsmi	r9, sl, sp, lsl #22
   29d48:	subcs	sp, r0, r6, lsl r1
   29d4c:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   29d50:	strtmi	r4, [r9], -r8, lsl #12
   29d54:	stc2	0, cr15, [r0, #-136]!	; 0xffffff78
   29d58:	ldmdami	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   29d5c:	ldrbtmi	r3, [r8], #-1548	; 0xfffff9f4
   29d60:	blx	1165dde <strspn@plt+0x114d3d6>
   29d64:	strtmi	r4, [r0], -pc, lsl #20
   29d68:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   29d6c:	strls	r4, [r1, #-1577]	; 0xfffff9d7
   29d70:			; <UNDEFINED> instruction: 0xf0279600
   29d74:	strb	pc, [r0, sp, asr #22]!	; <UNPREDICTABLE>
   29d78:	ldc	7, cr15, [sl], {238}	; 0xee
   29d7c:	muleq	r9, ip, pc	; <UNPREDICTABLE>
   29d80:	andeq	r0, r0, r8, asr #4
   29d84:	andeq	r9, r2, r0, ror #6
   29d88:			; <UNDEFINED> instruction: 0xffffff21
   29d8c:			; <UNDEFINED> instruction: 0xffffffa7
   29d90:	andeq	ip, r5, ip, lsr #27
   29d94:	andeq	sl, r7, r2, lsr fp
   29d98:	andeq	r2, r3, ip, ror r1
   29d9c:	andeq	r8, r9, r2, lsr #30
   29da0:	andeq	r1, r3, sl, ror #2
   29da4:	andeq	r2, r3, lr, asr #2
   29da8:	addlt	fp, r3, r0, lsr r5
   29dac:			; <UNDEFINED> instruction: 0x46044d16
   29db0:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   29db4:			; <UNDEFINED> instruction: 0xf90af023
   29db8:			; <UNDEFINED> instruction: 0xf01d4628
   29dbc:	stmibvs	r1!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   29dc0:			; <UNDEFINED> instruction: 0xf0234620
   29dc4:	strtmi	pc, [r8], -r3, lsl #18
   29dc8:	blx	465e46 <strspn@plt+0x44d43e>
   29dcc:	stmibvs	r1!, {r0, r1, r2, r3, fp, lr}^
   29dd0:			; <UNDEFINED> instruction: 0xf01d4478
   29dd4:	ldmib	r4, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   29dd8:	movwcs	r2, #263	; 0x107
   29ddc:			; <UNDEFINED> instruction: 0xf0234620
   29de0:	strtmi	pc, [r8], -r3, asr #20
   29de4:	blx	e5e62 <strspn@plt+0xcd45a>
   29de8:	movwcs	r4, #2569	; 0xa09
   29dec:	ldrbtmi	r6, [sl], #-2656	; 0xfffff5a0
   29df0:	andscc	r4, r8, #26214400	; 0x1900000
   29df4:	movwcs	lr, #2509	; 0x9cd
   29df8:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   29dfc:	blx	265ea2 <strspn@plt+0x24d49a>
   29e00:	andlt	r2, r3, r0, asr #32
   29e04:	svclt	0x0000bd30
   29e08:	andeq	ip, r5, r2, lsl sp
   29e0c:	andeq	fp, r3, r0, lsr #10
   29e10:	andeq	sl, r7, r6, ror #20
   29e14:	andeq	r2, r3, sl, asr #1
   29e18:			; <UNDEFINED> instruction: 0x461cb570
   29e1c:	addlt	r6, r2, sp, lsl r8
   29e20:	stccs	8, cr7, [r1, #-36]	; 0xffffffdc
   29e24:	stmdami	ip, {r0, r3, r8, fp, ip, lr, pc}
   29e28:			; <UNDEFINED> instruction: 0xf01d4478
   29e2c:	stmdavs	r3!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   29e30:	strmi	r2, [r3], #-1
   29e34:	andlt	r6, r2, r3, lsr #32
   29e38:	bmi	259400 <strspn@plt+0x2409f8>
   29e3c:	strmi	r2, [r8], -r0, lsl #6
   29e40:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   29e44:			; <UNDEFINED> instruction: 0xf8522100
   29e48:	bl	c1f24 <strspn@plt+0xa951c>
   29e4c:	ldmdavs	r2, {r0, r2, r6, r7, r9}^
   29e50:			; <UNDEFINED> instruction: 0xf0279600
   29e54:	ubfx	pc, sp, #21, #11
   29e58:	andeq	r2, r3, r0, lsl r2
   29e5c:	andeq	sl, r7, sl, ror #22
   29e60:	addlt	fp, r3, r0, lsl #10
   29e64:	strmi	r9, [sl], -r0, lsl #4
   29e68:	movwcs	r9, #769	; 0x301
   29e6c:	blx	ffde5f02 <strspn@plt+0xffdcd4fa>
   29e70:			; <UNDEFINED> instruction: 0xf85db003
   29e74:	svclt	0x0000fb04
   29e78:	ldrbmi	lr, [r0, sp, lsr #18]!
   29e7c:	bmi	1ebb8c4 <strspn@plt+0x1ea2ebc>
   29e80:	blmi	1ebb704 <strspn@plt+0x1ea2cfc>
   29e84:	ldrbtmi	fp, [sl], #-150	; 0xffffff6a
   29e88:			; <UNDEFINED> instruction: 0xf8df6805
   29e8c:	strmi	sl, [r4], -r4, ror #3
   29e90:			; <UNDEFINED> instruction: 0xf01558d3
   29e94:	ldrbtmi	r0, [sl], #1284	; 0x504
   29e98:			; <UNDEFINED> instruction: 0x907cf89d
   29e9c:	tstls	r5, #1769472	; 0x1b0000
   29ea0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29ea4:			; <UNDEFINED> instruction: 0xf01ed01c
   29ea8:	stmiavs	r3!, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
   29eac:	stmiblt	fp, {r1, r9, sl, lr}
   29eb0:			; <UNDEFINED> instruction: 0x4620991e
   29eb4:			; <UNDEFINED> instruction: 0xf023461e
   29eb8:	bmi	1be861c <strspn@plt+0x1bcfc14>
   29ebc:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
   29ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29ec4:	subsmi	r9, sl, r5, lsl fp
   29ec8:	sbchi	pc, fp, r0, asr #32
   29ecc:	andslt	r4, r6, r0, lsr r6
   29ed0:			; <UNDEFINED> instruction: 0x87f0e8bd
   29ed4:	tstcs	r0, lr, lsl r8
   29ed8:	mrrc2	0, 2, pc, lr, cr2	; <UNPREDICTABLE>
   29edc:	strb	r2, [ip, r0, lsl #12]!
   29ee0:	strmi	sl, [sl], -fp, lsl #22
   29ee4:			; <UNDEFINED> instruction: 0x23289301
   29ee8:	strtmi	r9, [fp], -r0, lsl #6
   29eec:	blx	ffa65f82 <strspn@plt+0xffa4d57a>
   29ef0:	mvnlt	r4, r6, lsl #12
   29ef4:	ldrdls	pc, [r0, pc]
   29ef8:	ldrbtmi	r2, [r9], #1600	; 0x640
   29efc:			; <UNDEFINED> instruction: 0xf01d4648
   29f00:	movwcs	pc, #6773	; 0x1a75	; <UNPREDICTABLE>
   29f04:	rscscc	pc, pc, #79	; 0x4f
   29f08:	strtmi	r4, [r0], -r1, asr #12
   29f0c:			; <UNDEFINED> instruction: 0xf9acf023
   29f10:			; <UNDEFINED> instruction: 0xf01d4648
   29f14:	strtmi	pc, [r9], -fp, ror #20
   29f18:			; <UNDEFINED> instruction: 0xf0224638
   29f1c:			; <UNDEFINED> instruction: 0x4648fc3d
   29f20:	blx	1965f9c <strspn@plt+0x194d594>
   29f24:			; <UNDEFINED> instruction: 0x4629981e
   29f28:	ldc2	0, cr15, [r6], #-136	; 0xffffff78
   29f2c:	ldmdami	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   29f30:	ldrbtmi	r4, [r8], #-3411	; 0xfffff2ad
   29f34:	blx	16e5fb0 <strspn@plt+0x16cd5a8>
   29f38:	bmi	14cff6c <strspn@plt+0x14b7564>
   29f3c:	strls	r2, [r1], -r8, lsl #6
   29f40:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   29f44:	andscc	r1, r0, #50593792	; 0x3040000
   29f48:	ldrtmi	r9, [r2], -r0, lsl #4
   29f4c:	blx	ff3e5fee <strspn@plt+0xff3cd5e6>
   29f50:	stmdami	sp, {r2, r3, r8, r9, fp, ip, pc}^
   29f54:	bmi	137b800 <strspn@plt+0x1362df8>
   29f58:	movwls	r4, #1144	; 0x478
   29f5c:			; <UNDEFINED> instruction: 0x9601447a
   29f60:			; <UNDEFINED> instruction: 0xf01d9009
   29f64:	stmdals	r9, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   29f68:	blls	37b814 <strspn@plt+0x362e0c>
   29f6c:	svceq	0x0000f1b9
   29f70:	bmi	121e0c4 <strspn@plt+0x12056bc>
   29f74:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   29f78:			; <UNDEFINED> instruction: 0xf01d9300
   29f7c:	vstrge	s30, [lr, #-68]	; 0xffffffbc
   29f80:			; <UNDEFINED> instruction: 0x462ba915
   29f84:	blcs	a7fd8 <strspn@plt+0x8f5d0>
   29f88:	cmple	lr, r0, lsl #20
   29f8c:	mvnsle	r4, fp, lsl #5
   29f90:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   29f94:	blx	ae6010 <strspn@plt+0xacd608>
   29f98:	svceq	0x0000f1b9
   29f9c:	ldcmi	0, cr13, [lr, #-116]!	; 0xffffff8c
   29fa0:	stmdbls	sp, {r9, sp}
   29fa4:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
   29fa8:			; <UNDEFINED> instruction: 0xf9cef01e
   29fac:			; <UNDEFINED> instruction: 0xf01d4628
   29fb0:			; <UNDEFINED> instruction: 0x4641fa1d
   29fb4:			; <UNDEFINED> instruction: 0xf04f2301
   29fb8:			; <UNDEFINED> instruction: 0x462032ff
   29fbc:			; <UNDEFINED> instruction: 0xf954f023
   29fc0:			; <UNDEFINED> instruction: 0xf01d4628
   29fc4:	bls	368818 <strspn@plt+0x34fe10>
   29fc8:			; <UNDEFINED> instruction: 0x46204639
   29fcc:			; <UNDEFINED> instruction: 0xf0232300
   29fd0:	strtmi	pc, [r8], -fp, asr #18
   29fd4:	blx	2e6050 <strspn@plt+0x2cd648>
   29fd8:	ldcmi	7, cr14, [r0, #-444]!	; 0xfffffe44
   29fdc:	ldrbtmi	r2, [sp], #-1600	; 0xfffff9c0
   29fe0:			; <UNDEFINED> instruction: 0xf01d4628
   29fe4:	strbmi	pc, [r1], -r3, lsl #20	; <UNPREDICTABLE>
   29fe8:			; <UNDEFINED> instruction: 0xf04f2301
   29fec:			; <UNDEFINED> instruction: 0x462032ff
   29ff0:			; <UNDEFINED> instruction: 0xf93af023
   29ff4:			; <UNDEFINED> instruction: 0xf01d4628
   29ff8:	bls	3687e4 <strspn@plt+0x34fddc>
   29ffc:	ldrtmi	r4, [r9], -fp, asr #12
   2a000:			; <UNDEFINED> instruction: 0xf0234620
   2a004:			; <UNDEFINED> instruction: 0x4628f931
   2a008:			; <UNDEFINED> instruction: 0xf9f0f01d
   2a00c:	ldmdbls	lr, {r0, r2, r3, r9, fp, ip, pc}
   2a010:	strtmi	r4, [r0], -fp, asr #12
   2a014:			; <UNDEFINED> instruction: 0xf928f023
   2a018:	bmi	8a3d5c <strspn@plt+0x88b354>
   2a01c:	andls	pc, r4, sp, asr #17
   2a020:	movwls	r4, #1146	; 0x47a
   2a024:			; <UNDEFINED> instruction: 0xf9bcf01d
   2a028:	bmi	7e3ed4 <strspn@plt+0x7cb4cc>
   2a02c:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
   2a030:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2a034:			; <UNDEFINED> instruction: 0xf01d4478
   2a038:	bmi	7a870c <strspn@plt+0x78fd04>
   2a03c:	stmib	sp, {r8, r9, sp}^
   2a040:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
   2a044:	strtmi	r3, [r9], -r3, lsl #6
   2a048:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2a04c:	strls	r2, [r0, #-1284]	; 0xfffffafc
   2a050:	movwls	r4, #5664	; 0x1620
   2a054:	andcs	r9, r7, #-1879048192	; 0x90000000
   2a058:	strls	r9, [r2, #-3337]	; 0xfffff2f7
   2a05c:	stc2	0, cr15, [r6, #140]	; 0x8c
   2a060:			; <UNDEFINED> instruction: 0xf7eee796
   2a064:	svclt	0x0000eaa6
   2a068:	ldrdeq	r8, [r9], -sl
   2a06c:	andeq	r0, r0, r8, asr #4
   2a070:	andeq	r8, r9, sl, asr #27
   2a074:	andeq	r8, r9, r2, lsr #27
   2a078:	andeq	ip, r5, sl, asr #23
   2a07c:	andeq	r2, r3, lr, lsl #2
   2a080:	andeq	ip, r5, r4, lsl #23
   2a084:	andeq	sl, r7, sl, ror #20
   2a088:			; <UNDEFINED> instruction: 0x00028cb4
   2a08c:	strdeq	r2, [r3], -r0
   2a090:	ldrdeq	r2, [r3], -lr
   2a094:	strdeq	r3, [r3], -r6
   2a098:	andeq	ip, r5, lr, lsl fp
   2a09c:	andeq	ip, r5, r6, ror #21
   2a0a0:	andeq	r2, r3, ip, lsr r0
   2a0a4:	andeq	r2, r3, r4, lsr r0
   2a0a8:	muleq	r5, r2, sl
   2a0ac:	andeq	r8, r2, r8, asr #24
   2a0b0:	andeq	r0, r0, ip, lsr r3
   2a0b4:	movwcs	fp, #5424	; 0x1530
   2a0b8:	addlt	r4, r3, r7, lsl sp
   2a0bc:			; <UNDEFINED> instruction: 0xf04f6941
   2a0c0:	ldrbtmi	r3, [sp], #-767	; 0xfffffd01
   2a0c4:			; <UNDEFINED> instruction: 0xf0234604
   2a0c8:	strtmi	pc, [r8], -pc, asr #17
   2a0cc:			; <UNDEFINED> instruction: 0xf98ef01d
   2a0d0:	movwcs	r6, #6561	; 0x19a1
   2a0d4:	rscscc	pc, pc, #79	; 0x4f
   2a0d8:			; <UNDEFINED> instruction: 0xf0234620
   2a0dc:	strtmi	pc, [r8], -r5, asr #17
   2a0e0:			; <UNDEFINED> instruction: 0xf984f01d
   2a0e4:	andne	lr, r7, #212, 18	; 0x350000
   2a0e8:	strtmi	r2, [r0], -r0, lsl #6
   2a0ec:			; <UNDEFINED> instruction: 0xf8bcf023
   2a0f0:	bvs	87c120 <strspn@plt+0x863718>
   2a0f4:			; <UNDEFINED> instruction: 0xf01d4478
   2a0f8:	bvs	186864c <strspn@plt+0x184fc44>
   2a0fc:	andcs	r4, r0, #8, 22	; 0x2000
   2a100:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
   2a104:	tstcc	r0, #50593792	; 0x3040000
   2a108:	movwcs	r9, #33536	; 0x8300
   2a10c:	blx	ffbe61ac <strspn@plt+0xffbcd7a4>
   2a110:	andlt	r2, r3, r0, asr #32
   2a114:	svclt	0x0000bd30
   2a118:	andeq	ip, r5, r2, lsl #20
   2a11c:	andeq	r8, r2, r0, asr pc
   2a120:	andeq	sl, r7, sl, lsr #17
   2a124:	movwcs	fp, #5424	; 0x1530
   2a128:	addlt	r4, r3, r6, lsl sp
   2a12c:			; <UNDEFINED> instruction: 0xf04f6941
   2a130:	ldrbtmi	r3, [sp], #-767	; 0xfffffd01
   2a134:			; <UNDEFINED> instruction: 0xf0234604
   2a138:			; <UNDEFINED> instruction: 0x4628f897
   2a13c:			; <UNDEFINED> instruction: 0xf956f01d
   2a140:	movwcs	r6, #6561	; 0x19a1
   2a144:	rscscc	pc, pc, #79	; 0x4f
   2a148:			; <UNDEFINED> instruction: 0xf0234620
   2a14c:	strtmi	pc, [r8], -sp, lsl #17
   2a150:			; <UNDEFINED> instruction: 0xf94cf01d
   2a154:	movwcs	r6, #6625	; 0x19e1
   2a158:	rscscc	pc, pc, #79	; 0x4f
   2a15c:			; <UNDEFINED> instruction: 0xf0234620
   2a160:	strtmi	pc, [r8], -r3, lsl #17
   2a164:			; <UNDEFINED> instruction: 0xf942f01d
   2a168:	blmi	2049f0 <strspn@plt+0x1ebfe8>
   2a16c:	andls	r2, r1, #0, 4
   2a170:			; <UNDEFINED> instruction: 0x17c1447b
   2a174:	movwls	r3, #784	; 0x310
   2a178:			; <UNDEFINED> instruction: 0xf0262308
   2a17c:	strhcs	pc, [r0], #-167	; 0xffffff59	; <UNPREDICTABLE>
   2a180:	ldclt	0, cr11, [r0, #-12]!
   2a184:	muleq	r5, r2, r9
   2a188:	andeq	sl, r7, ip, lsr r8
   2a18c:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2a190:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2a194:	push	{r1, r3, r4, r5, r6, sl, lr}
   2a198:			; <UNDEFINED> instruction: 0xb09f4ff0
   2a19c:			; <UNDEFINED> instruction: 0x460458d3
   2a1a0:	ldmvs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2a1a4:	tstls	sp, #1769472	; 0x1b0000
   2a1a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a1ac:	ldrbtmi	r6, [lr], #-2051	; 0xfffff7fd
   2a1b0:	stmdavc	r5, {r4, r6, r7, r8, fp, sp, lr, pc}
   2a1b4:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   2a1b8:	bls	224900 <strspn@plt+0x20bef8>
   2a1bc:	ldrdlt	pc, [r4], -r0	; <UNPREDICTABLE>
   2a1c0:	svccs	0x001fd040
   2a1c4:	strthi	pc, [sl], #-512	; 0xfffffe00
   2a1c8:			; <UNDEFINED> instruction: 0xf017e8df
   2a1cc:	sbceq	r0, sp, #1879048202	; 0x7000000a
   2a1d0:	eoreq	r0, r0, fp, lsl r2
   2a1d4:			; <UNDEFINED> instruction: 0x019701b7
   2a1d8:	eoreq	r0, r0, sp, asr r0
   2a1dc:	rsbseq	r0, ip, ip, ror r0
   2a1e0:	subseq	r0, sp, r5, ror #2
   2a1e4:	tsteq	pc, ip, lsr r1	; <UNPREDICTABLE>
   2a1e8:	tsteq	r0, r4, lsl r1
   2a1ec:	subseq	r0, sp, r0, lsr #32
   2a1f0:	mvnseq	r0, ip, lsr #32
   2a1f4:	ldrdeq	r0, [r0], -r1	; <UNPREDICTABLE>
   2a1f8:	rsbeq	r0, r7, #268435465	; 0x10000009
   2a1fc:	subseq	r0, r1, ip, lsr r2
   2a200:	subseq	r0, r1, r1, asr r0
   2a204:	smullseq	r0, fp, r8, r0
   2a208:	adcseq	r0, r9, #164	; 0xa4
   2a20c:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2a210:	andcs	r2, r0, #8, 6	; 0x20000000
   2a214:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   2a218:			; <UNDEFINED> instruction: 0x46403110
   2a21c:	strbne	r9, [r1, r0, lsl #2]
   2a220:	blx	19662c0 <strspn@plt+0x194d8b8>
   2a224:			; <UNDEFINED> instruction: 0xf8df2540
   2a228:			; <UNDEFINED> instruction: 0xf8df281c
   2a22c:	ldrbtmi	r3, [sl], #-2060	; 0xfffff7f4
   2a230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a234:	subsmi	r9, sl, sp, lsl fp
   2a238:	mvnhi	pc, #64	; 0x40
   2a23c:	andslt	r4, pc, r8, lsr #12
   2a240:	svchi	0x00f0e8bd
   2a244:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2a248:			; <UNDEFINED> instruction: 0xf8df4619
   2a24c:	ldrbtmi	r2, [r8], #-2048	; 0xfffff800
   2a250:	andscc	r9, ip, r1, lsl #6
   2a254:	andls	r4, r0, sl, ror r4
   2a258:			; <UNDEFINED> instruction: 0xf0264638
   2a25c:	svccs	0x0012fa47
   2a260:			; <UNDEFINED> instruction: 0xf8dfd0e0
   2a264:	ldrbtmi	r0, [r8], #-2028	; 0xfffff814
   2a268:			; <UNDEFINED> instruction: 0xf8c0f01d
   2a26c:	strtmi	lr, [r0], -r9, lsr #15
   2a270:			; <UNDEFINED> instruction: 0x464a4653
   2a274:	strcs	r4, [r1], #-1601	; 0xfffff9bf
   2a278:	andlt	pc, r0, sp, asr #17
   2a27c:			; <UNDEFINED> instruction: 0xf7ff9401
   2a280:			; <UNDEFINED> instruction: 0x4605fdfb
   2a284:	stmdavs	r5!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2a288:	streq	pc, [r4, #-21]	; 0xffffffeb
   2a28c:	msrhi	SPSR_fsc, #0
   2a290:	blcs	44624 <strspn@plt+0x2bc1c>
   2a294:	cmnhi	r9, #64	; 0x40	; <UNPREDICTABLE>
   2a298:	bcs	44e28 <strspn@plt+0x2c420>
   2a29c:	ldrbmi	sp, [r2, #-2818]	; 0xfffff4fe
   2a2a0:	ldrbmi	fp, [r2], -r8, lsr #30
   2a2a4:	strbmi	r2, [r9], -fp, lsl #30
   2a2a8:	svclt	0x00184620
   2a2ac:			; <UNDEFINED> instruction: 0xf0222308
   2a2b0:			; <UNDEFINED> instruction: 0xf8dfffdb
   2a2b4:	movwcs	r0, #1952	; 0x7a0
   2a2b8:			; <UNDEFINED> instruction: 0x461d4652
   2a2bc:			; <UNDEFINED> instruction: 0xf01d4478
   2a2c0:	ldr	pc, [r0, pc, ror #16]!
   2a2c4:			; <UNDEFINED> instruction: 0x4790f8df
   2a2c8:	strbmi	r2, [r0], -r0, lsl #10
   2a2cc:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
   2a2d0:	movwcs	r1, #34753	; 0x87c1
   2a2d4:	strls	r3, [r1, #-1040]	; 0xfffffbf0
   2a2d8:			; <UNDEFINED> instruction: 0xf0269400
   2a2dc:			; <UNDEFINED> instruction: 0xf8dffa07
   2a2e0:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
   2a2e4:			; <UNDEFINED> instruction: 0xf882f01d
   2a2e8:	strtmi	r4, [sl], -r8, asr #12
   2a2ec:	strmi	lr, [r0, #-2509]	; 0xfffff633
   2a2f0:	movwcs	r1, #34753	; 0x87c1
   2a2f4:			; <UNDEFINED> instruction: 0xf9faf026
   2a2f8:	ldr	r2, [r4, r0, asr #10]
   2a2fc:			; <UNDEFINED> instruction: 0x464a4653
   2a300:	strtmi	r4, [r0], -r1, asr #12
   2a304:	andlt	pc, r0, sp, asr #17
   2a308:	strls	r2, [r1], #-1024	; 0xfffffc00
   2a30c:			; <UNDEFINED> instruction: 0xf7ff2540
   2a310:			; <UNDEFINED> instruction: 0xe788fdb3
   2a314:			; <UNDEFINED> instruction: 0x5748f8df
   2a318:			; <UNDEFINED> instruction: 0xf8df2400
   2a31c:	strbmi	r6, [r0], -r8, asr #14
   2a320:			; <UNDEFINED> instruction: 0x17c1447d
   2a324:			; <UNDEFINED> instruction: 0xf105447e
   2a328:			; <UNDEFINED> instruction: 0x46220710
   2a32c:	stmib	sp, {r3, r8, r9, sp}^
   2a330:	strbcc	r7, [ip, #-1024]	; 0xfffffc00
   2a334:			; <UNDEFINED> instruction: 0xf9daf026
   2a338:			; <UNDEFINED> instruction: 0xf01d4630
   2a33c:			; <UNDEFINED> instruction: 0x4648f857
   2a340:	strtmi	r1, [r2], -r1, asr #15
   2a344:	stmib	sp, {r3, r8, r9, sp}^
   2a348:			; <UNDEFINED> instruction: 0xf0267400
   2a34c:	ldrtmi	pc, [r0], -pc, asr #19	; <UNPREDICTABLE>
   2a350:			; <UNDEFINED> instruction: 0xf84cf01d
   2a354:			; <UNDEFINED> instruction: 0x17c14650
   2a358:	movwcs	r4, #34338	; 0x8622
   2a35c:	strvc	lr, [r0], #-2509	; 0xfffff633
   2a360:			; <UNDEFINED> instruction: 0xf9c4f026
   2a364:			; <UNDEFINED> instruction: 0xf01d4630
   2a368:			; <UNDEFINED> instruction: 0xf8dff841
   2a36c:	strls	r2, [r0, #-1788]	; 0xfffff904
   2a370:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   2a374:	strtmi	r4, [r1], -r3, lsr #12
   2a378:			; <UNDEFINED> instruction: 0xf0279401
   2a37c:	strbcs	pc, [r0, #-2121]	; 0xfffff7b7	; <UNPREDICTABLE>
   2a380:			; <UNDEFINED> instruction: 0xf8dfe751
   2a384:	strbmi	r3, [r0], -r8, ror #13
   2a388:	usatvs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   2a38c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2a390:	ldrbtmi	r1, [lr], #-1985	; 0xfffff83f
   2a394:	stmib	sp, {r4, r8, r9, ip, sp}^
   2a398:	movwcs	r3, #33280	; 0x8200
   2a39c:			; <UNDEFINED> instruction: 0xf9a6f026
   2a3a0:			; <UNDEFINED> instruction: 0xf01d4630
   2a3a4:	strbmi	pc, [r9], -r3, lsr #16	; <UNPREDICTABLE>
   2a3a8:			; <UNDEFINED> instruction: 0xf04f2301
   2a3ac:			; <UNDEFINED> instruction: 0x462032ff
   2a3b0:			; <UNDEFINED> instruction: 0xf0222540
   2a3b4:	shsaxmi	pc, r0, r9	; <UNPREDICTABLE>
   2a3b8:			; <UNDEFINED> instruction: 0xf818f01d
   2a3bc:			; <UNDEFINED> instruction: 0x46204651
   2a3c0:			; <UNDEFINED> instruction: 0xf04f2301
   2a3c4:			; <UNDEFINED> instruction: 0xf02232ff
   2a3c8:	str	pc, [ip, -pc, asr #30]!
   2a3cc:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   2a3d0:	andcs	r4, r0, #64, 12	; 0x4000000
   2a3d4:	ldrbtmi	r2, [r9], #-776	; 0xfffffcf8
   2a3d8:	tstcc	r0, r1, lsl #4
   2a3dc:	strbne	r9, [r1, r0, lsl #2]
   2a3e0:			; <UNDEFINED> instruction: 0xf0262540
   2a3e4:			; <UNDEFINED> instruction: 0xf8dff983
   2a3e8:			; <UNDEFINED> instruction: 0x46490690
   2a3ec:			; <UNDEFINED> instruction: 0xf01c4478
   2a3f0:			; <UNDEFINED> instruction: 0xe718ffd7
   2a3f4:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   2a3f8:	andls	r2, r1, #0, 4
   2a3fc:			; <UNDEFINED> instruction: 0xf8df2308
   2a400:	ldrbtmi	r2, [r9], #-1664	; 0xfffff980
   2a404:	ldrbtmi	r3, [sl], #-308	; 0xfffffecc
   2a408:			; <UNDEFINED> instruction: 0xf8dfe707
   2a40c:			; <UNDEFINED> instruction: 0x26004678
   2a410:	ldrtmi	r4, [r2], -r0, asr #12
   2a414:	movwcs	r4, #33916	; 0x847c
   2a418:	bfine	r3, r0, (invalid: 8:1)
   2a41c:	strbcs	r9, [r0, #-1537]	; 0xfffff9ff
   2a420:			; <UNDEFINED> instruction: 0xf0269400
   2a424:			; <UNDEFINED> instruction: 0xf8dff963
   2a428:	strbmi	r0, [r9], -r0, ror #12
   2a42c:			; <UNDEFINED> instruction: 0xf01c4478
   2a430:			; <UNDEFINED> instruction: 0x4650ffb7
   2a434:	ldrtmi	r1, [r2], -r1, asr #15
   2a438:	stmib	sp, {r3, r8, r9, sp}^
   2a43c:			; <UNDEFINED> instruction: 0xf0264600
   2a440:	usat	pc, #16, r5, asr #18	; <UNPREDICTABLE>
   2a444:			; <UNDEFINED> instruction: 0x7644f8df
   2a448:	strbmi	r2, [r0], -r0, lsl #12
   2a44c:	ldrbtmi	r4, [pc], #-1586	; 2a454 <strspn@plt+0x11a4c>
   2a450:	ldrcc	r1, [r0, -r1, asr #15]
   2a454:	strls	r2, [r1], -r8, lsl #6
   2a458:	strls	r2, [r0, -r0, asr #10]
   2a45c:			; <UNDEFINED> instruction: 0xf946f026
   2a460:			; <UNDEFINED> instruction: 0x062cf8df
   2a464:			; <UNDEFINED> instruction: 0xf01c4478
   2a468:	strbmi	pc, [r9], -r1, asr #31	; <UNPREDICTABLE>
   2a46c:			; <UNDEFINED> instruction: 0x46524633
   2a470:			; <UNDEFINED> instruction: 0xf0224620
   2a474:			; <UNDEFINED> instruction: 0xf8dffef9
   2a478:			; <UNDEFINED> instruction: 0x4652061c
   2a47c:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   2a480:			; <UNDEFINED> instruction: 0xff8ef01c
   2a484:			; <UNDEFINED> instruction: 0x17c14658
   2a488:	movwcs	r4, #34354	; 0x8632
   2a48c:	strvc	lr, [r0], -sp, asr #19
   2a490:			; <UNDEFINED> instruction: 0xf92cf026
   2a494:			; <UNDEFINED> instruction: 0xf8dfe6c7
   2a498:	strbmi	r6, [r0], -r0, lsl #12
   2a49c:	ldrbpl	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2a4a0:	ldrbtmi	r2, [lr], #-1792	; 0xfffff900
   2a4a4:	ldrbtmi	r1, [sp], #-1985	; 0xfffff83f
   2a4a8:	movwcs	r4, #34362	; 0x863a
   2a4ac:	stmib	sp, {r4, r9, sl, ip, sp}^
   2a4b0:	strtmi	r6, [r8], r0, lsl #14
   2a4b4:			; <UNDEFINED> instruction: 0xf91af026
   2a4b8:			; <UNDEFINED> instruction: 0xf01c4628
   2a4bc:			; <UNDEFINED> instruction: 0x4649ff97
   2a4c0:			; <UNDEFINED> instruction: 0xf04f2301
   2a4c4:			; <UNDEFINED> instruction: 0x462032ff
   2a4c8:			; <UNDEFINED> instruction: 0xf0222540
   2a4cc:	strbmi	pc, [r0], -sp, asr #29	; <UNPREDICTABLE>
   2a4d0:			; <UNDEFINED> instruction: 0xff8cf01c
   2a4d4:			; <UNDEFINED> instruction: 0x46204651
   2a4d8:			; <UNDEFINED> instruction: 0xf04f2301
   2a4dc:			; <UNDEFINED> instruction: 0xf02232ff
   2a4e0:	strbmi	pc, [r0], -r3, asr #29	; <UNPREDICTABLE>
   2a4e4:			; <UNDEFINED> instruction: 0xff82f01c
   2a4e8:			; <UNDEFINED> instruction: 0x463a4658
   2a4ec:	movwcs	r1, #34753	; 0x87c1
   2a4f0:	strvs	lr, [r0, -sp, asr #19]
   2a4f4:			; <UNDEFINED> instruction: 0xf8faf026
   2a4f8:			; <UNDEFINED> instruction: 0xf8dfe695
   2a4fc:	strcs	r4, [r0, #-1444]	; 0xfffffa5c
   2a500:	strtmi	r4, [sl], -r0, asr #12
   2a504:	movwcs	r4, #33916	; 0x847c
   2a508:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
   2a50c:	tstls	r0, r1, lsl #10
   2a510:			; <UNDEFINED> instruction: 0xf02617c1
   2a514:			; <UNDEFINED> instruction: 0xf8dff8eb
   2a518:	strtcc	r0, [r8], #-1420	; 0xfffffa74
   2a51c:			; <UNDEFINED> instruction: 0xf01c4478
   2a520:			; <UNDEFINED> instruction: 0xf8dfff65
   2a524:	strtmi	r2, [fp], -r4, lsl #11
   2a528:	strls	r4, [r1, #-1577]	; 0xfffff9d7
   2a52c:			; <UNDEFINED> instruction: 0x4648447a
   2a530:			; <UNDEFINED> instruction: 0xf0269400
   2a534:	strbcs	pc, [r0, #-3949]	; 0xfffff093	; <UNPREDICTABLE>
   2a538:			; <UNDEFINED> instruction: 0xf8dfe675
   2a53c:			; <UNDEFINED> instruction: 0x46403570
   2a540:	strbmi	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2a544:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   2a548:	ldrbtmi	r1, [ip], #-1985	; 0xfffff83f
   2a54c:	stmib	sp, {r4, r8, r9, ip, sp}^
   2a550:	movwcs	r3, #33280	; 0x8200
   2a554:			; <UNDEFINED> instruction: 0xf8caf026
   2a558:	strtmi	r4, [r0], -r9, asr #12
   2a55c:			; <UNDEFINED> instruction: 0xf0219408
   2a560:	stmdals	r8, {r0, r2, r7, fp, ip, sp, lr, pc}
   2a564:	strbcs	r4, [r0, #-1617]	; 0xfffff9af
   2a568:			; <UNDEFINED> instruction: 0xf880f021
   2a56c:			; <UNDEFINED> instruction: 0xf8dfe65b
   2a570:	strcs	r6, [r0, -r4, asr #10]
   2a574:	ldrtmi	r4, [sl], -r0, asr #12
   2a578:			; <UNDEFINED> instruction: 0x17c1447e
   2a57c:	ldrcc	r2, [r0], -r8, lsl #6
   2a580:	strbcs	r9, [r0, #-1793]	; 0xfffff8ff
   2a584:			; <UNDEFINED> instruction: 0xf0269600
   2a588:			; <UNDEFINED> instruction: 0xf8dff8b1
   2a58c:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
   2a590:			; <UNDEFINED> instruction: 0xff2cf01c
   2a594:	strtmi	r4, [r0], -sl, asr #12
   2a598:	mvnscc	pc, pc, asr #32
   2a59c:	tstls	r0, r1, lsl #6
   2a5a0:			; <UNDEFINED> instruction: 0xf7fd4651
   2a5a4:			; <UNDEFINED> instruction: 0xf8dffaa5
   2a5a8:			; <UNDEFINED> instruction: 0x46520514
   2a5ac:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
   2a5b0:	mrc2	0, 7, pc, cr6, cr12, {0}
   2a5b4:			; <UNDEFINED> instruction: 0xf8dfe798
   2a5b8:	strbmi	r4, [r0], -r8, lsl #10
   2a5bc:	andcs	r2, r0, #8, 6	; 0x20000000
   2a5c0:	andls	r4, r1, #124, 8	; 0x7c000000
   2a5c4:	bfine	r3, r0, (invalid: 8:1)
   2a5c8:	strbcs	r9, [r0, #-1024]	; 0xfffffc00
   2a5cc:			; <UNDEFINED> instruction: 0xf88ef026
   2a5d0:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2a5d4:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   2a5d8:	mcr2	0, 7, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   2a5dc:	ldrmi	r2, [r1], -r0, lsl #4
   2a5e0:			; <UNDEFINED> instruction: 0xf01e4650
   2a5e4:			; <UNDEFINED> instruction: 0xf8dff869
   2a5e8:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
   2a5ec:	mrc2	0, 7, pc, cr14, cr12, {0}
   2a5f0:	andcs	r4, r0, #88, 12	; 0x5800000
   2a5f4:	movwcs	r1, #34753	; 0x87c1
   2a5f8:	andls	r9, r1, #0, 8
   2a5fc:			; <UNDEFINED> instruction: 0xf876f026
   2a600:			; <UNDEFINED> instruction: 0xf8dfe611
   2a604:	strcs	r1, [r0], -r8, asr #9
   2a608:	ldrtmi	r4, [r2], -r0, asr #12
   2a60c:	movwcs	r4, #33913	; 0x8479
   2a610:			; <UNDEFINED> instruction: 0x96013110
   2a614:	strbne	r9, [r1, r0, lsl #2]
   2a618:			; <UNDEFINED> instruction: 0xf868f026
   2a61c:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2a620:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   2a624:	mcr2	0, 7, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   2a628:			; <UNDEFINED> instruction: 0x46524633
   2a62c:	strtmi	r4, [r0], -r9, asr #12
   2a630:	cdp2	0, 1, cr15, cr10, cr2, {1}
   2a634:	ldreq	pc, [ip], #2271	; 0x8df
   2a638:			; <UNDEFINED> instruction: 0x46334652
   2a63c:			; <UNDEFINED> instruction: 0xf01c4478
   2a640:	ldrb	pc, [r0, #3759]!	; 0xeaf	; <UNPREDICTABLE>
   2a644:			; <UNDEFINED> instruction: 0xf0156825
   2a648:			; <UNDEFINED> instruction: 0xf0400504
   2a64c:			; <UNDEFINED> instruction: 0xf8df8095
   2a650:	strbmi	r1, [r0], -r8, lsl #9
   2a654:	strvs	pc, [r4], #2271	; 0x8df
   2a658:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   2a65c:	ldrbtmi	r2, [lr], #-776	; 0xfffffcf8
   2a660:	strls	r3, [r1, #-272]	; 0xfffffef0
   2a664:	strbne	r9, [r1, r0, lsl #2]
   2a668:			; <UNDEFINED> instruction: 0xf840f026
   2a66c:			; <UNDEFINED> instruction: 0xf01c4630
   2a670:			; <UNDEFINED> instruction: 0xf8dffebd
   2a674:	strbmi	r0, [r9], -ip, ror #8
   2a678:			; <UNDEFINED> instruction: 0xf01c4478
   2a67c:			; <UNDEFINED> instruction: 0x4630fe91
   2a680:	mrc2	0, 5, pc, cr4, cr12, {0}
   2a684:			; <UNDEFINED> instruction: 0x46204651
   2a688:			; <UNDEFINED> instruction: 0xf04f2301
   2a68c:			; <UNDEFINED> instruction: 0xf02232ff
   2a690:	ldrtmi	pc, [r0], -fp, ror #27	; <UNPREDICTABLE>
   2a694:	mcr2	0, 5, pc, cr10, cr12, {0}	; <UNPREDICTABLE>
   2a698:	stmdavs	r5!, {r0, r2, r6, r7, r8, sl, sp, lr, pc}
   2a69c:	streq	pc, [r4, #-21]	; 0xffffffeb
   2a6a0:	msrhi	CPSR_fc, r0
   2a6a4:	blcs	44a38 <strspn@plt+0x2c030>
   2a6a8:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   2a6ac:	bcs	4523c <strspn@plt+0x2c834>
   2a6b0:	ldrbmi	sp, [r2, #-2818]	; 0xfffff4fe
   2a6b4:	ldrbmi	fp, [r2], -r8, lsr #30
   2a6b8:	movwcs	r4, #1609	; 0x649
   2a6bc:			; <UNDEFINED> instruction: 0xf0224620
   2a6c0:			; <UNDEFINED> instruction: 0xf8dffdd3
   2a6c4:	ldrbmi	r0, [r2], -r0, lsr #8
   2a6c8:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   2a6cc:	mcr2	0, 3, pc, cr8, cr12, {0}	; <UNPREDICTABLE>
   2a6d0:	ldrbmi	sl, [r9], -pc, lsl #20
   2a6d4:			; <UNDEFINED> instruction: 0xf7fa4620
   2a6d8:			; <UNDEFINED> instruction: 0x4605fd5d
   2a6dc:			; <UNDEFINED> instruction: 0xf0002800
   2a6e0:			; <UNDEFINED> instruction: 0x465880b4
   2a6e4:			; <UNDEFINED> instruction: 0xf0222100
   2a6e8:	strcs	pc, [r0, #-2135]	; 0xfffff7a9
   2a6ec:	ldmmi	lr!, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}^
   2a6f0:	strbcs	r4, [r0, #-1601]	; 0xfffff9bf
   2a6f4:			; <UNDEFINED> instruction: 0xf0204478
   2a6f8:	ldmmi	ip!, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a6fc:			; <UNDEFINED> instruction: 0xf01c4478
   2a700:	ldmibmi	fp!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   2a704:	andcs	r4, r0, #72, 12	; 0x4800000
   2a708:	movwcs	r4, #33913	; 0x8479
   2a70c:	stmib	sp, {r4, r8, ip, sp}^
   2a710:	strbne	r1, [r1, r0, lsl #4]
   2a714:			; <UNDEFINED> instruction: 0xffeaf025
   2a718:	ldmibmi	r6!, {r0, r2, r7, r8, sl, sp, lr, pc}^
   2a71c:	andcs	r4, r0, #64, 12	; 0x4000000
   2a720:	ldrbtmi	r2, [r9], #-776	; 0xfffffcf8
   2a724:	tstcc	r0, r1, lsl #4
   2a728:	strbne	r9, [r1, r0, lsl #2]
   2a72c:			; <UNDEFINED> instruction: 0xf0252540
   2a730:	ldmmi	r1!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a734:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   2a738:	mrc2	0, 1, pc, cr2, cr12, {0}
   2a73c:	stmdavs	r5!, {r0, r1, r4, r5, r6, r8, sl, sp, lr, pc}
   2a740:	mrsls	r2, (UNDEF: 28)
   2a744:	streq	pc, [r4, #-21]	; 0xffffffeb
   2a748:	cfstrdge	mvd15, [sp, #-252]!	; 0xffffff04
   2a74c:	blcs	44ae0 <strspn@plt+0x2c0d8>
   2a750:	adcshi	pc, r8, r0
   2a754:			; <UNDEFINED> instruction: 0xf0224640
   2a758:	stmiami	r8!, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}^
   2a75c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   2a760:	mrc2	0, 0, pc, cr14, cr12, {0}
   2a764:	strbmi	lr, [r1], -r1, asr #15
   2a768:	movwcs	r4, #5664	; 0x1620
   2a76c:	rscscc	pc, pc, #79	; 0x4f
   2a770:	ldc2l	0, cr15, [sl, #-136]!	; 0xffffff78
   2a774:	ldrb	r2, [r6, #-1344]	; 0xfffffac0
   2a778:	teqcs	r8, pc, lsl #22
   2a77c:	stmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
   2a780:	strtmi	r1, [r0], -r0, lsl #6
   2a784:			; <UNDEFINED> instruction: 0xf0222300
   2a788:			; <UNDEFINED> instruction: 0x4605ff9b
   2a78c:			; <UNDEFINED> instruction: 0xd1ac2800
   2a790:	svcge	0x00134adb
   2a794:			; <UNDEFINED> instruction: 0xf04f49db
   2a798:	ldmmi	fp, {r8, fp}^
   2a79c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2a7a0:			; <UNDEFINED> instruction: 0xf01c4478
   2a7a4:	ldmibmi	r9, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   2a7a8:			; <UNDEFINED> instruction: 0x462b4ad9
   2a7ac:	stmdals	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2a7b0:	ldrbtmi	r3, [sl], #-320	; 0xfffffec0
   2a7b4:	strtmi	r9, [r9], -r0, lsl #2
   2a7b8:			; <UNDEFINED> instruction: 0xf0269501
   2a7bc:	blls	46a068 <strspn@plt+0x451660>
   2a7c0:	ldmmi	r5, {r2, r4, r6, r7, r8, fp, lr}^
   2a7c4:	ldrbtmi	r4, [r9], #-2773	; 0xfffff52b
   2a7c8:	movwls	r4, #1144	; 0x478
   2a7cc:	strls	r4, [r1, #-1146]	; 0xfffffb86
   2a7d0:	smlabteq	r8, sp, r9, lr
   2a7d4:	stc2l	0, cr15, [r4, #112]!	; 0x70
   2a7d8:	strhcs	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2a7dc:	ldmib	sp, {r8, r9, sp}^
   2a7e0:	stmib	sp, {r3, r8}^
   2a7e4:	bmi	ff3b33ec <strspn@plt+0xff39a9e4>
   2a7e8:			; <UNDEFINED> instruction: 0xf01c447a
   2a7ec:			; <UNDEFINED> instruction: 0xf8bdfdd9
   2a7f0:	movwcs	r2, #70	; 0x46
   2a7f4:	ldrdeq	lr, [r8, -sp]
   2a7f8:	movwcs	lr, #2509	; 0x9cd
   2a7fc:	ldrbtmi	r4, [sl], #-2761	; 0xfffff537
   2a800:	stc2l	0, cr15, [lr, #112]	; 0x70
   2a804:	strhcs	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2a808:	ldmib	sp, {r8, r9, sp}^
   2a80c:	stmib	sp, {r3, r8}^
   2a810:	bmi	ff173418 <strspn@plt+0xff15aa10>
   2a814:			; <UNDEFINED> instruction: 0xf01c447a
   2a818:			; <UNDEFINED> instruction: 0xf8bdfdc3
   2a81c:	bmi	ff10a94c <strspn@plt+0xff0f1f44>
   2a820:	ldrdeq	lr, [r8, -sp]
   2a824:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2a828:			; <UNDEFINED> instruction: 0xf01c8900
   2a82c:	ldmdbge	sp, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2a830:			; <UNDEFINED> instruction: 0xf813463b
   2a834:	bcs	35440 <strspn@plt+0x1ca38>
   2a838:	sbcshi	pc, r5, r0, asr #32
   2a83c:	mvnsle	r4, fp, lsl #5
   2a840:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
   2a844:	ldc2l	0, cr15, [r2, #112]	; 0x70
   2a848:	svcmi	0x00bae4ed
   2a84c:	ldrbtmi	r4, [pc], #-2746	; 2a854 <strspn@plt+0x11e4c>
   2a850:	ldrbtmi	r4, [sl], #-2490	; 0xfffff646
   2a854:			; <UNDEFINED> instruction: 0x46384479
   2a858:	stc2	0, cr15, [r2, #112]!	; 0x70
   2a85c:	movwcs	r9, #6415	; 0x190f
   2a860:	rscscc	pc, pc, #79	; 0x4f
   2a864:			; <UNDEFINED> instruction: 0xf0224620
   2a868:			; <UNDEFINED> instruction: 0xf8ddfcff
   2a86c:	ldrtmi	r8, [r8], -r4, asr #32
   2a870:	svceq	0x0000f1b8
   2a874:	addshi	pc, r3, r0
   2a878:	ldmibmi	r2!, {r0, r4, r5, r7, r9, fp, lr}
   2a87c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2a880:	stc2	0, cr15, [lr, #112]	; 0x70
   2a884:	ldmdbls	r0, {r0, r4, r9, fp, ip, pc}
   2a888:	strtmi	r4, [r0], -fp, lsr #12
   2a88c:	stc2l	0, cr15, [ip], #136	; 0x88
   2a890:	tstcs	r0, r1, lsl fp
   2a894:	vldrge	s8, [r2, #-688]	; 0xfffffd50
   2a898:	stmib	sp, {r2, r3, r5, r7, fp, lr}^
   2a89c:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   2a8a0:	ldrbtmi	r4, [r8], #-2475	; 0xfffff655
   2a8a4:			; <UNDEFINED> instruction: 0xf01c4479
   2a8a8:	ldmdbge	sl, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   2a8ac:			; <UNDEFINED> instruction: 0xf813462b
   2a8b0:	bcs	354bc <strspn@plt+0x1cab4>
   2a8b4:	addmi	sp, fp, #-2147483617	; 0x8000001f
   2a8b8:	stmiami	r6!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2a8bc:			; <UNDEFINED> instruction: 0xf01c4478
   2a8c0:			; <UNDEFINED> instruction: 0xe712fd95
   2a8c4:	strbmi	r6, [r1], -r2, ror #21
   2a8c8:	strtmi	r4, [r0], -r3, lsr #29
   2a8cc:	cfstr32mi	mvfx4, [r3, #296]!	; 0x128
   2a8d0:			; <UNDEFINED> instruction: 0xf04f447e
   2a8d4:	ldrbtmi	r0, [sp], #-1025	; 0xfffffbff
   2a8d8:	movwcc	lr, #22989	; 0x59cd
   2a8dc:	svclt	0x00289304
   2a8e0:	blge	33c210 <strspn@plt+0x323808>
   2a8e4:	strpl	lr, [r1], -sp, asr #19
   2a8e8:			; <UNDEFINED> instruction: 0xf10d9303
   2a8ec:	strls	r0, [r0], #-815	; 0xfffffcd1
   2a8f0:			; <UNDEFINED> instruction: 0xf93cf023
   2a8f4:	blge	3645c0 <strspn@plt+0x34bbb8>
   2a8f8:	movwls	r2, #4364	; 0x110c
   2a8fc:	strtmi	r4, [r0], -r2, asr #12
   2a900:	tstls	r0, fp, lsr #12
   2a904:	cdp2	0, 13, cr15, cr12, cr2, {1}
   2a908:	ldmmi	r5, {r4, r6, r8, r9, fp, ip, sp, pc}
   2a90c:	ldrbtmi	r4, [r8], #-3221	; 0xfffff36b
   2a910:	stc2l	0, cr15, [ip, #-112]!	; 0xffffff90
   2a914:	ldrbtmi	r9, [ip], #-2060	; 0xfffff7f4
   2a918:	ldrcc	r2, [r0], #-776	; 0xfffffcf8
   2a91c:	strbne	r4, [r1, sl, lsr #12]
   2a920:	strls	r9, [r0], #-1281	; 0xfffffaff
   2a924:	cdp2	0, 14, cr15, cr2, cr5, {1}
   2a928:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
   2a92c:	ldc2l	0, cr15, [lr, #-112]	; 0xffffff90
   2a930:	movwcs	r9, #34829	; 0x880d
   2a934:	strls	r4, [r0], #-1578	; 0xfffff9d6
   2a938:	strls	r1, [r1, #-1985]	; 0xfffff83f
   2a93c:	cdp2	0, 13, cr15, cr6, cr5, {1}
   2a940:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   2a944:	ldc2l	0, cr15, [r2, #-112]	; 0xffffff90
   2a948:	movwcs	r9, #34830	; 0x880e
   2a94c:	strls	r4, [r0], #-1578	; 0xfffff9d6
   2a950:	strls	r1, [r1, #-1985]	; 0xfffff83f
   2a954:	cdp2	0, 12, cr15, cr10, cr5, {1}
   2a958:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
   2a95c:	stc2l	0, cr15, [r6, #-112]	; 0xffffff90
   2a960:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   2a964:	stc2l	0, cr15, [r2, #-112]	; 0xffffff90
   2a968:	stmibmi	r3, {r0, r2, r3, r4, r6, sl, sp, lr, pc}
   2a96c:	movwcs	r4, #34368	; 0x8640
   2a970:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   2a974:	tstcc	r0, r1, lsl #10
   2a978:	strbne	r9, [r1, r0, lsl #2]
   2a97c:	cdp2	0, 11, cr15, cr6, cr5, {1}
   2a980:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
   2a984:	ldc2	0, cr15, [r2, #-112]!	; 0xffffff90
   2a988:	strbmi	lr, [r8], -sp, asr #8
   2a98c:			; <UNDEFINED> instruction: 0xf0212100
   2a990:	str	pc, [lr], #3843	; 0xf03
   2a994:	tstcs	r0, r8, asr #12
   2a998:	cdp2	0, 15, cr15, cr14, cr1, {1}
   2a99c:	bmi	1e643e8 <strspn@plt+0x1e4b9e0>
   2a9a0:	ldrbtmi	r4, [sl], #-2424	; 0xfffff688
   2a9a4:			; <UNDEFINED> instruction: 0xf01c4479
   2a9a8:	ldmdals	r0, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2a9ac:			; <UNDEFINED> instruction: 0xf0214641
   2a9b0:			; <UNDEFINED> instruction: 0xe76dfef3
   2a9b4:	ldmdbmi	r5!, {r2, r4, r5, r6, r9, fp, lr}^
   2a9b8:	ldrbtmi	r4, [sl], #-2165	; 0xfffff78b
   2a9bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2a9c0:	stc2l	0, cr15, [lr], #112	; 0x70
   2a9c4:	movwcs	r4, #2675	; 0xa73
   2a9c8:	stmib	sp, {r5, r9, sl, lr}^
   2a9cc:	strtmi	r3, [r9], -r5, lsl #6
   2a9d0:	strcs	r9, [r4, #-772]	; 0xfffffcfc
   2a9d4:	ldmpl	r4!, {r0, r1, r8, r9, ip, pc}
   2a9d8:	movwls	r2, #4616	; 0x1208
   2a9dc:	strls	r9, [r2], #-1280	; 0xfffffb00
   2a9e0:			; <UNDEFINED> instruction: 0xf8c4f023
   2a9e4:	bmi	1b64790 <strspn@plt+0x1b4bd88>
   2a9e8:	stmdami	sp!, {r2, r3, r5, r6, r8, fp, lr}^
   2a9ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2a9f0:			; <UNDEFINED> instruction: 0xf01c4478
   2a9f4:	bmi	1a29d50 <strspn@plt+0x1a11348>
   2a9f8:	strtmi	r2, [r0], -r0, lsl #6
   2a9fc:	movwcc	lr, #22989	; 0x59cd
   2aa00:	movwls	r4, #17977	; 0x4639
   2aa04:	ldmpl	r4!, {r0, r1, r8, r9, ip, pc}
   2aa08:	andcs	r2, sl, #4, 12	; 0x400000
   2aa0c:	strls	r9, [r0], -r1, lsl #6
   2aa10:			; <UNDEFINED> instruction: 0xf0239402
   2aa14:	ldr	pc, [r3, -fp, lsr #17]
   2aa18:	stcl	7, cr15, [sl, #948]	; 0x3b4
   2aa1c:	ldrbmi	r4, [r3], -r1, ror #16
   2aa20:	strbmi	r4, [r1], -sl, asr #12
   2aa24:			; <UNDEFINED> instruction: 0xf8cd4478
   2aa28:	strbcs	fp, [r0, #-0]
   2aa2c:	ldc2	0, cr15, [r8], #112	; 0x70
   2aa30:	bllt	ffea8a34 <strspn@plt+0xffe9002c>
   2aa34:	andeq	r8, r9, ip, asr #21
   2aa38:	andeq	r0, r0, r8, asr #4
   2aa3c:			; <UNDEFINED> instruction: 0x00098ab2
   2aa40:	muleq	r7, r6, r7
   2aa44:	andeq	r8, r9, r2, lsr sl
   2aa48:	andeq	sl, r7, lr, asr r7
   2aa4c:	andeq	r1, r3, r8, lsl lr
   2aa50:	andeq	ip, r5, lr, asr r8
   2aa54:			; <UNDEFINED> instruction: 0x00031dbc
   2aa58:	ldrdeq	sl, [r7], -lr
   2aa5c:	andeq	ip, r5, r2, ror #15
   2aa60:	andeq	sl, r7, ip, lsl #13
   2aa64:	andeq	ip, r5, r0, lsr #15
   2aa68:	ldrdeq	r1, [r3], -sl
   2aa6c:	andeq	sl, r7, lr, lsl r6
   2aa70:	andeq	ip, r5, r2, lsr r7
   2aa74:	ldrdeq	sl, [r7], -r6
   2aa78:	andeq	r9, r2, ip, lsl r4
   2aa7c:	andeq	sl, r7, sl, lsr #11
   2aa80:	andeq	r1, r3, r6, lsl #25
   2aa84:	muleq	r7, r8, r5
   2aa88:	ldrdeq	r1, [r3], -ip
   2aa8c:	andeq	sl, r7, lr, asr r5
   2aa90:	andeq	ip, r5, r0, ror #12
   2aa94:	andeq	r1, r3, r2, lsl #24
   2aa98:	andeq	sl, r7, sl, lsl #10
   2aa9c:	andeq	ip, r5, lr, lsl r6
   2aaa0:	andeq	sl, r7, r8, lsr #9
   2aaa4:	andeq	ip, r5, r8, lsr #11
   2aaa8:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2aaac:	andeq	sl, r7, r6, ror #8
   2aab0:	andeq	ip, r5, sl, ror r5
   2aab4:	andeq	sl, r7, r4, lsr r4
   2aab8:	andeq	ip, r5, r6, lsr r5
   2aabc:	ldrdeq	r1, [r3], -r2
   2aac0:	andeq	sl, r7, ip, ror #7
   2aac4:	andeq	r1, r3, r2, lsr r0
   2aac8:	ldrdeq	ip, [r5], -sl
   2aacc:	andeq	sl, r7, r0, lsr #7
   2aad0:	andeq	ip, r5, r2, lsr #9
   2aad4:	andeq	r1, r3, ip, lsr sl
   2aad8:	andeq	sl, r7, r2, asr r3
   2aadc:	andeq	ip, r5, r6, ror #8
   2aae0:	muleq	r3, ip, r7
   2aae4:			; <UNDEFINED> instruction: 0x000319b6
   2aae8:	andeq	r8, r4, r8, asr r7
   2aaec:	andeq	ip, r5, r8, asr #7
   2aaf0:	andeq	sl, r7, r4, lsr #5
   2aaf4:	andeq	sl, r7, sl, lsl #5
   2aaf8:	andeq	ip, r2, r6, ror #16
   2aafc:	andeq	r8, r2, lr, asr #18
   2ab00:	andeq	r1, r3, ip, asr #18
   2ab04:	andeq	sl, r3, sl, lsl #7
   2ab08:	ldrdeq	r8, [r2], -ip
   2ab0c:	andeq	sl, r7, r0, lsl #4
   2ab10:	andeq	r1, r3, r6, asr #18
   2ab14:	strdeq	ip, [r5], -lr
   2ab18:	andeq	r8, r2, r4, asr #8
   2ab1c:	andeq	r8, r2, r4, asr fp
   2ab20:	andeq	r1, r3, r4, lsr #18
   2ab24:	andeq	r1, r3, lr, lsl r9
   2ab28:	andeq	r1, r3, r8, lsl r9
   2ab2c:	andeq	r1, r3, r8, lsl r9
   2ab30:	andeq	r3, r3, r6, asr #10
   2ab34:	andeq	r8, r2, lr, lsr #8
   2ab38:	andeq	r1, r3, lr, ror #16
   2ab3c:	ldrdeq	sl, [r3], -r4
   2ab40:	andeq	r1, r3, r0, asr r8
   2ab44:	andeq	ip, r5, r6, asr #4
   2ab48:	andeq	r1, r3, sl, lsr r8
   2ab4c:	andeq	r8, r2, sl, ror #6
   2ab50:	andeq	ip, r5, r0, lsr #4
   2ab54:	andeq	r3, r3, ip, asr #9
   2ab58:			; <UNDEFINED> instruction: 0xfffff545
   2ab5c:			; <UNDEFINED> instruction: 0xfffff587
   2ab60:	muleq	r3, r2, r7
   2ab64:	muleq	r7, r6, r0
   2ab68:	andeq	r1, r3, r2, lsl #15
   2ab6c:	andeq	r1, r3, r6, ror r7
   2ab70:	andeq	r3, r3, lr, lsr #8
   2ab74:	andeq	ip, r5, r2, ror #2
   2ab78:	andeq	sl, r7, sl, lsr r0
   2ab7c:	andeq	ip, r5, r2, asr #2
   2ab80:	andeq	r1, r3, sl, lsr #14
   2ab84:	andeq	ip, r5, r0, lsr #2
   2ab88:	andeq	r1, r3, sl, lsr #13
   2ab8c:	andeq	ip, r5, r8, lsl #2
   2ab90:			; <UNDEFINED> instruction: 0x000282be
   2ab94:	andeq	r0, r0, ip, lsr r3
   2ab98:	andeq	r1, r3, r8, ror r6
   2ab9c:	ldrdeq	ip, [r5], -r6
   2aba0:	andeq	r8, r2, ip, lsl #5
   2aba4:	andeq	r1, r3, r8, lsr r7
   2aba8:	stmibvs	r3, {r3, r8, sl, ip, sp, pc}
   2abac:	stmdbvs	r2, {r0, r1, r6, r8, ip, sp, pc}
   2abb0:			; <UNDEFINED> instruction: 0x4618b932
   2abb4:	mrrc	7, 14, pc, lr, cr13	; <UNPREDICTABLE>
   2abb8:			; <UNDEFINED> instruction: 0xf080fab0
   2abbc:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   2abc0:	stclt	0, cr2, [r8, #-0]
   2abc4:	mvnsmi	lr, sp, lsr #18
   2abc8:	ldmdbmi	r1, {r0, r2, r3, r9, sl, lr}^
   2abcc:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   2abd0:	addlt	r4, r4, r0, asr sl
   2abd4:			; <UNDEFINED> instruction: 0xf8d04479
   2abd8:			; <UNDEFINED> instruction: 0xf50d4094
   2abdc:	strmi	r5, [r6], -r0, lsl #7
   2abe0:	movwcc	r5, #51338	; 0xc88a
   2abe4:	andsvs	r6, sl, r2, lsl r8
   2abe8:	andeq	pc, r0, #79	; 0x4f
   2abec:	rsb	fp, r5, ip, lsl r9
   2abf0:	stccs	8, cr6, [r0], {36}	; 0x24
   2abf4:	stmdavs	r3!, {r1, r5, r6, ip, lr, pc}^
   2abf8:			; <UNDEFINED> instruction: 0xd1f9429d
   2abfc:	ldrtmi	r4, [r0], -r6, asr #18
   2ac00:			; <UNDEFINED> instruction: 0xf0274479
   2ac04:	stmdacs	r0, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   2ac08:	stcvc	0, cr13, [r3, #-384]!	; 0xfffffe80
   2ac0c:	stmdacs	r1, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
   2ac10:	stmiavs	r1!, {r0, r2, r3, r4, r6, ip, lr, pc}^
   2ac14:			; <UNDEFINED> instruction: 0xf0274630
   2ac18:	strdlt	pc, [r8, r3]!
   2ac1c:	andscs	r6, r4, #2211840	; 0x21c000
   2ac20:			; <UNDEFINED> instruction: 0x4638493e
   2ac24:			; <UNDEFINED> instruction: 0xf7ed4479
   2ac28:	stmdblt	r8!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
   2ac2c:	andls	r4, r0, r1, lsl #12
   2ac30:	andmi	pc, r0, #111	; 0x6f
   2ac34:	andseq	pc, r4, r7, lsl #2
   2ac38:			; <UNDEFINED> instruction: 0xf01d2300
   2ac3c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2ac40:	stmiavs	r3!, {r2, r6, r8, r9, fp, ip, lr, pc}
   2ac44:	suble	r4, r2, r3, lsl #5
   2ac48:	strvc	r2, [r3, #-768]!	; 0xfffffd00
   2ac4c:	vmax.f32	d26, d1, d2
   2ac50:	strtmi	r0, [r9], -r1, lsl #6
   2ac54:			; <UNDEFINED> instruction: 0x463a4630
   2ac58:			; <UNDEFINED> instruction: 0xf8b6f00a
   2ac5c:	blle	d74c64 <strspn@plt+0xd5c25c>
   2ac60:	andscs	r4, r4, #770048	; 0xbc000
   2ac64:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2ac68:	cdp	7, 10, cr15, cr8, cr13, {7}
   2ac6c:	bllt	1a3c674 <strspn@plt+0x1a23c6c>
   2ac70:	ldrtmi	r4, [sl], -ip, lsr #18
   2ac74:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2ac78:	blx	ff8e6d1c <strspn@plt+0xff8ce314>
   2ac7c:			; <UNDEFINED> instruction: 0xb3284607
   2ac80:			; <UNDEFINED> instruction: 0xf8cd4641
   2ac84:	stmdage	r7, {pc}
   2ac88:	andmi	pc, r0, #111	; 0x6f
   2ac8c:			; <UNDEFINED> instruction: 0xf01d2300
   2ac90:			; <UNDEFINED> instruction: 0xf1b0fb71
   2ac94:	blle	66cc9c <strspn@plt+0x654294>
   2ac98:	stmiavs	r3!, {r2, r4, r6, r8, r9, ip, sp, pc}
   2ac9c:	svclt	0x00184543
   2aca0:	andhi	pc, r8, r4, asr #17
   2aca4:	rscvs	r6, r3, fp, lsr r8
   2aca8:	movwcs	lr, #2519	; 0x9d7
   2acac:	svclt	0x0034429a
   2acb0:	movwcs	r1, #2715	; 0xa9b
   2acb4:	movwcs	r6, #4387	; 0x1123
   2acb8:	and	r7, r8, r3, lsr #10
   2acbc:			; <UNDEFINED> instruction: 0x4630491a
   2acc0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   2acc4:			; <UNDEFINED> instruction: 0xf8d4f027
   2acc8:			; <UNDEFINED> instruction: 0xd1bf2800
   2accc:	ldmdbmi	r7, {sl, sp}
   2acd0:	orrpl	pc, r0, #54525952	; 0x3400000
   2acd4:	movwcc	r4, #51727	; 0xca0f
   2acd8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2acdc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2ace0:	tstle	r2, r1, asr r0
   2ace4:			; <UNDEFINED> instruction: 0xf50d4620
   2ace8:	andlt	r5, r4, r0, lsl #27
   2acec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2acf0:	andcs	r2, r1, r8, lsl r1
   2acf4:			; <UNDEFINED> instruction: 0xff34f026
   2acf8:			; <UNDEFINED> instruction: 0x3094f8d6
   2acfc:	stmib	r0, {r2, r9, sl, lr}^
   2ad00:	andvs	r5, r3, r1, lsl #16
   2ad04:	addseq	pc, r4, r6, asr #17
   2ad08:			; <UNDEFINED> instruction: 0xf7ede7cc
   2ad0c:	svclt	0x0000ec52
   2ad10:	andeq	r8, r9, ip, lsl #1
   2ad14:	andeq	r0, r0, r8, asr #4
   2ad18:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   2ad1c:	andeq	r1, r3, r0, lsl sp
   2ad20:	andeq	r1, r3, lr, asr #25
   2ad24:			; <UNDEFINED> instruction: 0xffffff2f
   2ad28:	ldrdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2ad2c:	andeq	r7, r9, r8, lsl #31
   2ad30:			; <UNDEFINED> instruction: 0x4605b538
   2ad34:			; <UNDEFINED> instruction: 0x4094f8d0
   2ad38:	strtmi	fp, [r0], -ip, lsr #2
   2ad3c:			; <UNDEFINED> instruction: 0xf7ed6824
   2ad40:			; <UNDEFINED> instruction: 0x2c00ebe4
   2ad44:	movwcs	sp, #505	; 0x1f9
   2ad48:	addscc	pc, r4, r5, asr #17
   2ad4c:	svclt	0x0000bd38
   2ad50:	mvnsmi	lr, sp, lsr #18
   2ad54:	bmi	fea7c5b0 <strspn@plt+0xfea63ba8>
   2ad58:	blmi	fea97028 <strspn@plt+0xfea7e620>
   2ad5c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   2ad60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ad64:			; <UNDEFINED> instruction: 0xf04f9331
   2ad68:			; <UNDEFINED> instruction: 0xf64a0300
   2ad6c:	addsmi	r6, r9, #128, 6
   2ad70:	sbcshi	pc, pc, r0
   2ad74:			; <UNDEFINED> instruction: 0xf64ad81e
   2ad78:	addsmi	r6, r9, #201326592	; 0xc000000
   2ad7c:	sbchi	pc, r7, r0
   2ad80:	movtvs	pc, #5706	; 0x164a	; <UNPREDICTABLE>
   2ad84:			; <UNDEFINED> instruction: 0xf0404299
   2ad88:	stmdavs	r3, {r1, r5, r7, pc}
   2ad8c:			; <UNDEFINED> instruction: 0xf140075a
   2ad90:	stmiavs	r3, {r0, r1, r3, r4, r6, r7, pc}^
   2ad94:			; <UNDEFINED> instruction: 0xf0002b00
   2ad98:	addcs	r8, r8, r3, lsl #2
   2ad9c:	blmi	fe63d808 <strspn@plt+0xfe624e00>
   2ada0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ada4:	blls	c84e14 <strspn@plt+0xc6c40c>
   2ada8:			; <UNDEFINED> instruction: 0xf040405a
   2adac:	eorslt	r8, r2, r5, lsr #2
   2adb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2adb4:	orrvs	pc, r2, #77594624	; 0x4a00000
   2adb8:	orrseq	pc, r8, #196, 4	; 0x4000000c
   2adbc:	mulsle	r2, r9, r2
   2adc0:			; <UNDEFINED> instruction: 0xf64ad923
   2adc4:	vsubw.s8	q11, q12, d3
   2adc8:	addsmi	r0, r9, #0, 6
   2adcc:	addhi	pc, r6, r0
   2add0:	orrvs	pc, r1, #77594624	; 0x4a00000
   2add4:	orrseq	pc, r8, #200, 4	; 0x8000000c
   2add8:			; <UNDEFINED> instruction: 0xf0404299
   2addc:	stmdavs	r1, {r0, r1, r4, r5, r7, pc}
   2ade0:	andeq	pc, r4, r1, lsl r0	; <UNPREDICTABLE>
   2ade4:	stmmi	r8, {r1, r3, r4, r6, r7, ip, lr, pc}
   2ade8:			; <UNDEFINED> instruction: 0xf01c4478
   2adec:			; <UNDEFINED> instruction: 0x2198faff
   2adf0:	tstls	r0, fp, lsl #22
   2adf4:	strtmi	r9, [r0], -r1, lsl #6
   2adf8:	movwcs	r4, #1578	; 0x62a
   2adfc:	stc2l	0, cr15, [r0], #-136	; 0xffffff78
   2ae00:	stmdacs	r0, {r0, r9, sl, lr}
   2ae04:	addcs	sp, r0, lr, ror r0
   2ae08:			; <UNDEFINED> instruction: 0xf64ae7c8
   2ae0c:	vsubw.s8	q11, q10, d4
   2ae10:	addsmi	r0, r9, #0, 6
   2ae14:			; <UNDEFINED> instruction: 0xf64ad067
   2ae18:	vqdmlal.s<illegal width 8>	q11, d4, d2[1]
   2ae1c:	addsmi	r0, r9, #32, 6	; 0x80000000
   2ae20:	addshi	pc, r0, r0, asr #32
   2ae24:	ldrbtmi	r4, [lr], #-3705	; 0xfffff187
   2ae28:			; <UNDEFINED> instruction: 0xf01c4630
   2ae2c:	blge	e99b0 <strspn@plt+0xd0fa8>
   2ae30:			; <UNDEFINED> instruction: 0x21204620
   2ae34:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2ae38:	movwcs	r1, #768	; 0x300
   2ae3c:	mcrr2	0, 2, pc, r0, cr2	; <UNPREDICTABLE>
   2ae40:	stmdacs	r0, {r2, r9, sl, lr}
   2ae44:			; <UNDEFINED> instruction: 0xf8dfd1df
   2ae48:	blls	cb570 <strspn@plt+0xb2b68>
   2ae4c:	bmi	1c7c234 <strspn@plt+0x1c6382c>
   2ae50:	movwls	r4, #2417	; 0x971
   2ae54:	andls	r4, r1, sl, ror r4
   2ae58:			; <UNDEFINED> instruction: 0x46404479
   2ae5c:			; <UNDEFINED> instruction: 0xf01c4f6f
   2ae60:	bmi	1c298e4 <strspn@plt+0x1c10edc>
   2ae64:	ldrtmi	r4, [r1], -pc, ror #16
   2ae68:	ldrbtmi	r4, [pc], #-1146	; 2ae70 <strspn@plt+0x12468>
   2ae6c:			; <UNDEFINED> instruction: 0xf01c4478
   2ae70:	stmdami	sp!, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
   2ae74:	strtmi	r4, [r3], -sp, ror #20
   2ae78:	strls	r4, [r1], #-1569	; 0xfffff9df
   2ae7c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   2ae80:	stmdals	r3, {ip, pc}
   2ae84:	blx	ff166f24 <strspn@plt+0xff14e51c>
   2ae88:	strmi	lr, [r4, #-2525]	; 0xfffff623
   2ae8c:	ldrtmi	r4, [r1], -r8, ror #20
   2ae90:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2ae94:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   2ae98:	blx	fe0e6f10 <strspn@plt+0xfe0ce508>
   2ae9c:	strmi	lr, [r6, #-2525]	; 0xfffff623
   2aea0:	strbmi	r4, [r0], -r4, ror #20
   2aea4:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   2aea8:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   2aeac:	blx	1e66f24 <strspn@plt+0x1e4e51c>
   2aeb0:	strmi	lr, [r8, #-2525]	; 0xfffff623
   2aeb4:	ldrtmi	r4, [r8], -r0, ror #20
   2aeb8:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   2aebc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   2aec0:	blx	1be6f38 <strspn@plt+0x1bce530>
   2aec4:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   2aec8:	blx	fe466f40 <strspn@plt+0xfe44e538>
   2aecc:			; <UNDEFINED> instruction: 0xf64ae79b
   2aed0:	addmi	r6, r1, #1
   2aed4:	subcs	fp, r0, r4, lsl pc
   2aed8:	ldrb	r2, [pc, -r8, asr #32]
   2aedc:			; <UNDEFINED> instruction: 0xf0116801
   2aee0:			; <UNDEFINED> instruction: 0xf43f0004
   2aee4:	ldmdami	r6, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   2aee8:			; <UNDEFINED> instruction: 0xf01c4478
   2aeec:	stmdbge	r2, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2aef0:	mrsls	r2, SP_irq
   2aef4:	strtmi	r4, [sl], -r0, lsr #12
   2aef8:			; <UNDEFINED> instruction: 0xf0229300
   2aefc:	strmi	pc, [r1], -r1, ror #23
   2af00:	orrle	r2, r0, r0, lsl #16
   2af04:			; <UNDEFINED> instruction: 0xf0214628
   2af08:	addcs	pc, r0, r7, asr #24
   2af0c:	stmdami	sp, {r1, r2, r6, r8, r9, sl, sp, lr, pc}^
   2af10:			; <UNDEFINED> instruction: 0xf01c4478
   2af14:	bmi	13698c8 <strspn@plt+0x1350ec0>
   2af18:	strtmi	r2, [r8], -r0, lsl #6
   2af1c:			; <UNDEFINED> instruction: 0x4619447a
   2af20:	stmib	sp, {r2, r3, r9, ip, sp}^
   2af24:	bmi	1273b2c <strspn@plt+0x125b124>
   2af28:			; <UNDEFINED> instruction: 0xf025447a
   2af2c:	ldrdcs	pc, [r0], pc	; <UNPREDICTABLE>
   2af30:	stmdavs	r3, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   2af34:	ldrle	r0, [r2, #-1883]	; 0xfffff8a5
   2af38:	ldmdblt	sp, {r0, r2, r6, r7, fp, sp, lr}
   2af3c:	ldrbtmi	r4, [lr], #-3652	; 0xfffff1bc
   2af40:	ldmdblt	r3!, {r0, r1, r4, r5, fp, ip, sp, lr}^
   2af44:	str	r2, [r9, -r0, asr #32]!
   2af48:	strtmi	r4, [r9], -r2, asr #16
   2af4c:			; <UNDEFINED> instruction: 0xf01c4478
   2af50:	blmi	10a97f4 <strspn@plt+0x1090dec>
   2af54:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2af58:			; <UNDEFINED> instruction: 0xf43f2b00
   2af5c:	andcs	sl, r0, lr, lsl pc
   2af60:	stmdbvs	r1, {r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   2af64:			; <UNDEFINED> instruction: 0xf7ff6405
   2af68:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   2af6c:	stmdbvs	r3, {r1, r3, r5, r6, r7, ip, lr, pc}
   2af70:	svcvs	0x0013f5b3
   2af74:	stmiavs	r1, {r1, r3, r5, r8, r9, ip, lr, pc}^
   2af78:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
   2af7c:	andsvs	pc, r3, #1325400064	; 0x4f000000
   2af80:			; <UNDEFINED> instruction: 0xf0204620
   2af84:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
   2af88:	ldmdami	r4!, {r5, r8, r9, fp, ip, lr, pc}
   2af8c:	ldmdbvs	r2!, {r0, r1, r3, r5, r9, sl, lr}
   2af90:	andscc	r4, r8, r8, ror r4
   2af94:	blx	fefe7030 <strspn@plt+0xfefce628>
   2af98:	strtvs	fp, [r0], #-848	; 0xfffffcb0
   2af9c:	usat	r2, #29, r0, asr #0
   2afa0:	vmlscs.f32	s12, s1, s12
   2afa4:	mrcge	6, 7, APSR_nzcv, cr9, cr15, {7}
   2afa8:			; <UNDEFINED> instruction: 0x3094f8d0
   2afac:	ands	fp, r1, r3, lsl r9
   2afb0:	cmnlt	fp, fp, lsl r8
   2afb4:	addsmi	r6, r6, #5898240	; 0x5a0000
   2afb8:	ldmvs	sl, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2afbc:			; <UNDEFINED> instruction: 0xf43f4295
   2afc0:	andcs	sl, r0, #236, 28	; 0xec0
   2afc4:	addsvs	r2, sp, r8, lsl #1
   2afc8:	usat	r7, #7, sl, lsl #10
   2afcc:	blcs	46060 <strspn@plt+0x2d658>
   2afd0:	ldr	sp, [r7, r4, ror #3]!
   2afd4:	andcs	r2, r1, r8, lsl r1
   2afd8:	stc2l	0, cr15, [r2, #152]	; 0x98
   2afdc:			; <UNDEFINED> instruction: 0x2094f8d4
   2afe0:	subvs	r4, r6, r3, lsl #12
   2afe4:	addscc	pc, r4, r4, asr #17
   2afe8:	addsvs	r2, sp, r8, lsl #1
   2afec:			; <UNDEFINED> instruction: 0xe6d5601a
   2aff0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   2aff4:	ldrb	r6, [r1, r3, lsr #8]
   2aff8:	b	ff6e8fb4 <strspn@plt+0xff6d05ac>
   2affc:	andeq	r7, r9, r2, lsl #30
   2b000:	andeq	r0, r0, r8, asr #4
   2b004:	andeq	r7, r9, r0, asr #29
   2b008:	ldrdeq	fp, [r5], -ip
   2b00c:	muleq	r5, lr, ip
   2b010:	andeq	r7, r2, r0, asr #27
   2b014:	strdeq	r1, [r3], -r8
   2b018:	ldrdeq	r9, [r3], -r0
   2b01c:	andeq	r7, r2, sl, ror #26
   2b020:	andeq	pc, r3, ip, asr #26
   2b024:	andeq	r7, r2, r0, lsl lr
   2b028:	andeq	sl, r7, r8, ror #2
   2b02c:	ldrdeq	r1, [r3], -r6
   2b030:	andeq	r1, r3, sl, asr #21
   2b034:	andeq	r1, r3, r6, asr #21
   2b038:	andeq	r1, r3, r2, asr #21
   2b03c:	andeq	r2, r3, r2, asr #29
   2b040:	ldrdeq	fp, [r5], -ip
   2b044:			; <UNDEFINED> instruction: 0x0005bbb4
   2b048:	andeq	sl, r7, r8, asr #1
   2b04c:	andeq	r1, r3, r4, ror #20
   2b050:	muleq	fp, lr, r6
   2b054:			; <UNDEFINED> instruction: 0x000288bc
   2b058:	andeq	r8, fp, r8, lsl #13
   2b05c:	andeq	sl, r7, r4, asr r0
   2b060:	andeq	r1, r3, r6, lsr #19
   2b064:	andcs	r4, r1, #2048	; 0x800
   2b068:	andsvc	r4, sl, fp, ror r4
   2b06c:	cdplt	0, 14, cr15, cr14, cr6, {1}
   2b070:	andeq	r8, fp, r4, ror r5
   2b074:			; <UNDEFINED> instruction: 0x4604b510
   2b078:			; <UNDEFINED> instruction: 0xf0226941
   2b07c:	stmdami	r5, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   2b080:			; <UNDEFINED> instruction: 0xf01c4478
   2b084:	stmibvs	r1!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   2b088:			; <UNDEFINED> instruction: 0xf0224620
   2b08c:	subcs	pc, r0, r9, ror #17
   2b090:	svclt	0x0000bd10
   2b094:	andeq	fp, r5, r4, asr #20
   2b098:	addlt	fp, r3, r0, lsr r5
   2b09c:			; <UNDEFINED> instruction: 0x46044d15
   2b0a0:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2b0a4:	ldc2	0, cr15, [r6, #-36]	; 0xffffffdc
   2b0a8:			; <UNDEFINED> instruction: 0xf01c4628
   2b0ac:	stmibvs	r1!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   2b0b0:			; <UNDEFINED> instruction: 0xf0224620
   2b0b4:			; <UNDEFINED> instruction: 0x4628f8d5
   2b0b8:			; <UNDEFINED> instruction: 0xf998f01c
   2b0bc:	strtmi	r6, [r0], -r1, ror #19
   2b0c0:	stc2	0, cr15, [r8, #-36]	; 0xffffffdc
   2b0c4:			; <UNDEFINED> instruction: 0xf01c4628
   2b0c8:	bvs	8a9714 <strspn@plt+0x890d0c>
   2b0cc:			; <UNDEFINED> instruction: 0xf0224620
   2b0d0:	strtmi	pc, [r8], -r7, asr #17
   2b0d4:			; <UNDEFINED> instruction: 0xf98af01c
   2b0d8:	movwcs	r4, #2567	; 0xa07
   2b0dc:	ldrbtmi	r6, [sl], #-2656	; 0xfffff5a0
   2b0e0:	movwcs	lr, #2509	; 0x9cd
   2b0e4:	ldrmi	r4, [r9], -r5, lsl #20
   2b0e8:			; <UNDEFINED> instruction: 0xf026447a
   2b0ec:	umaalcs	pc, r0, r1, r9	; <UNPREDICTABLE>
   2b0f0:	ldclt	0, cr11, [r0, #-12]!
   2b0f4:	andeq	fp, r5, r2, lsr #20
   2b0f8:	andeq	sl, r7, lr, asr #24
   2b0fc:	ldrdeq	r9, [r2], -ip
   2b100:	addlt	fp, r3, r0, lsr r5
   2b104:	strmi	r4, [r4], -lr, lsl #26
   2b108:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2b10c:	stc2l	0, cr15, [r2], #36	; 0x24
   2b110:			; <UNDEFINED> instruction: 0xf01c4628
   2b114:	stmibvs	r1!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   2b118:			; <UNDEFINED> instruction: 0xf0224620
   2b11c:	strtmi	pc, [r8], -r1, lsr #17
   2b120:			; <UNDEFINED> instruction: 0xf964f01c
   2b124:	movwcs	r4, #2567	; 0xa07
   2b128:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   2b12c:	movwcs	lr, #2509	; 0x9cd
   2b130:	ldrmi	r4, [r9], -r5, lsl #20
   2b134:			; <UNDEFINED> instruction: 0xf026447a
   2b138:	subcs	pc, r0, fp, ror #18
   2b13c:	ldclt	0, cr11, [r0, #-12]!
   2b140:			; <UNDEFINED> instruction: 0x0005b9ba
   2b144:	andeq	sl, r7, r2, lsl #24
   2b148:	muleq	r2, r0, r9
   2b14c:			; <UNDEFINED> instruction: 0x4604b538
   2b150:	stmdbvs	r1, {r1, r3, r8, sl, fp, lr}^
   2b154:			; <UNDEFINED> instruction: 0xf022447d
   2b158:	strtmi	pc, [r8], -r3, lsl #17
   2b15c:			; <UNDEFINED> instruction: 0xf946f01c
   2b160:	strtmi	r6, [r0], -r1, lsr #19
   2b164:	ldc2	0, cr15, [r6], #36	; 0x24
   2b168:			; <UNDEFINED> instruction: 0xf01c4628
   2b16c:	stmibvs	r1!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   2b170:			; <UNDEFINED> instruction: 0xf0224620
   2b174:	subcs	pc, r0, r5, ror r8	; <UNPREDICTABLE>
   2b178:	svclt	0x0000bd38
   2b17c:	andeq	fp, r5, r0, ror r9
   2b180:			; <UNDEFINED> instruction: 0x4604b510
   2b184:			; <UNDEFINED> instruction: 0xf0216941
   2b188:	stmdami	r5, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2b18c:			; <UNDEFINED> instruction: 0xf01c4478
   2b190:	stmdami	r4, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   2b194:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   2b198:			; <UNDEFINED> instruction: 0xf902f01c
   2b19c:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   2b1a0:	andeq	fp, r5, r8, lsr r9
   2b1a4:	andeq	lr, r2, lr, asr sp
   2b1a8:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   2b1ac:	strle	r0, [r1], #-1883	; 0xfffff8a5
   2b1b0:	ldclt	0, cr2, [r8, #-0]
   2b1b4:	andcs	r4, r0, #278528	; 0x44000
   2b1b8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   2b1bc:	blx	ff7e7248 <strspn@plt+0xff7ce840>
   2b1c0:	stmdami	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   2b1c4:			; <UNDEFINED> instruction: 0xf01c4478
   2b1c8:	stmiavs	r3!, {r0, r4, r8, fp, ip, sp, lr, pc}^
   2b1cc:	bl	1577a0 <strspn@plt+0x13ed98>
   2b1d0:	smlabbcs	r0, r5, r3, r0
   2b1d4:			; <UNDEFINED> instruction: 0xf0216958
   2b1d8:	bl	169d5c <strspn@plt+0x151354>
   2b1dc:	stmdami	r9, {r0, r2, r7, sl}
   2b1e0:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   2b1e4:			; <UNDEFINED> instruction: 0xf8dcf01c
   2b1e8:	ldclt	0, cr2, [r8, #-0]
   2b1ec:	orreq	lr, r5, r4, lsl #22
   2b1f0:	strtmi	r6, [r0], -r2, ror #21
   2b1f4:			; <UNDEFINED> instruction: 0xf0226949
   2b1f8:			; <UNDEFINED> instruction: 0xe7eef837
   2b1fc:	andeq	r9, r2, r2, asr #24
   2b200:	andeq	fp, r5, r0, lsl #18
   2b204:	andeq	r7, r2, sl, asr #29
   2b208:			; <UNDEFINED> instruction: 0x4615b570
   2b20c:	ldrdlt	r4, [r0], #173	; 0xad
   2b210:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
   2b214:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b218:			; <UNDEFINED> instruction: 0xf04f933f
   2b21c:			; <UNDEFINED> instruction: 0xf6440300
   2b220:	addsmi	r4, r9, #603979776	; 0x24000000
   2b224:	sbchi	pc, sp, r0, lsl #4
   2b228:	svcmi	0x0098f5b1
   2b22c:	sbcshi	pc, lr, r0, asr #1
   2b230:	orrsmi	pc, r8, #675282944	; 0x28400000
   2b234:	blcc	7ca4c <strspn@plt+0x64044>
   2b238:	vqdmulh.s<illegal width 8>	d2, d0, d8
   2b23c:	ldm	pc, {r0, r4, r6, r8, pc}^	; <UNPREDICTABLE>
   2b240:	adcseq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   2b244:	ldrsbeq	r0, [r7], #11
   2b248:	andeq	r0, r9, lr
   2b24c:	adcseq	r0, r4, pc, asr #2
   2b250:	cmpeq	r8, r8, asr #2
   2b254:			; <UNDEFINED> instruction: 0xf0136803
   2b258:			; <UNDEFINED> instruction: 0xf0000004
   2b25c:	cdpmi	0, 12, cr8, cr11, cr7, {5}
   2b260:			; <UNDEFINED> instruction: 0x4630447e
   2b264:			; <UNDEFINED> instruction: 0xf8c2f01c
   2b268:	mvncs	sl, r4, lsl #22
   2b26c:	strtmi	r9, [sl], -r1, lsl #6
   2b270:	strtmi	r2, [r0], -r0, lsl #6
   2b274:			; <UNDEFINED> instruction: 0xf0229100
   2b278:	stmdacs	r0, {r0, r1, r5, r9, fp, ip, sp, lr, pc}
   2b27c:	addshi	pc, r5, r0, asr #32
   2b280:	ldreq	r6, [r8, r3, lsr #17]
   2b284:	cmphi	r0, r0, lsl #2	; <UNPREDICTABLE>
   2b288:	bmi	ff0be994 <strspn@plt+0xff0a5f8c>
   2b28c:	stmibmi	r2, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2b290:			; <UNDEFINED> instruction: 0x4628447a
   2b294:			; <UNDEFINED> instruction: 0xf01c4479
   2b298:	ldmib	sp, {r0, r1, r7, fp, ip, sp, lr, pc}^
   2b29c:			; <UNDEFINED> instruction: 0xf00c0104
   2b2a0:	ldmmi	lr!, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
   2b2a4:	movwcs	lr, #27101	; 0x69dd
   2b2a8:			; <UNDEFINED> instruction: 0xf01c4478
   2b2ac:	bmi	fef69498 <strspn@plt+0xfef50a90>
   2b2b0:	ldrtmi	r4, [r1], -r8, lsr #12
   2b2b4:			; <UNDEFINED> instruction: 0xf01c447a
   2b2b8:	ldmib	sp, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}^
   2b2bc:			; <UNDEFINED> instruction: 0xf00c0108
   2b2c0:	ldmib	sp, {r0, r4, r6, r8, fp, ip, sp, lr, pc}^
   2b2c4:	stflss	f0, [lr, #-48]	; 0xffffffd0
   2b2c8:	movwcs	lr, #43485	; 0xa9dd
   2b2cc:	smlabteq	r0, sp, r9, lr
   2b2d0:	strls	r4, [r2, #-2228]	; 0xfffff74c
   2b2d4:			; <UNDEFINED> instruction: 0xf01c4478
   2b2d8:	stmiavs	r3!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   2b2dc:	strle	r0, [r1, #-1945]	; 0xfffff867
   2b2e0:	orrslt	r9, fp, pc, lsl #22
   2b2e4:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
   2b2e8:			; <UNDEFINED> instruction: 0xf880f01c
   2b2ec:	bmi	fec3d9b0 <strspn@plt+0xfec24fa8>
   2b2f0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   2b2f4:	stmib	sp, {r0, r1, r2, r3, fp, ip, pc}^
   2b2f8:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
   2b2fc:			; <UNDEFINED> instruction: 0xf0254619
   2b300:	stmiami	ip!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2b304:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
   2b308:			; <UNDEFINED> instruction: 0xf84af01c
   2b30c:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
   2b310:			; <UNDEFINED> instruction: 0xf86cf01c
   2b314:	bmi	feabd9c0 <strspn@plt+0xfeaa4fb8>
   2b318:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   2b31c:	ldrbtmi	r9, [sl], #-2065	; 0xfffff7ef
   2b320:	stmib	sp, {r2, r3, r8, ip, sp}^
   2b324:	ldrmi	r1, [r9], -r0, lsl #6
   2b328:			; <UNDEFINED> instruction: 0xf872f026
   2b32c:	stmibmi	r6!, {r0, r2, r5, r7, r9, fp, lr}
   2b330:	ldrbtmi	r4, [sl], #-2214	; 0xfffff75a
   2b334:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2b338:			; <UNDEFINED> instruction: 0xf832f01c
   2b33c:	cmpcs	r0, r2, lsl r8
   2b340:			; <UNDEFINED> instruction: 0xff2cf021
   2b344:	ldreq	r6, [sl, r3, lsr #17]
   2b348:	blls	42075c <strspn@plt+0x407d54>
   2b34c:			; <UNDEFINED> instruction: 0xf0002b00
   2b350:	mrcmi	0, 4, r8, cr15, cr1, {6}
   2b354:	ldrbtmi	r4, [lr], #-3487	; 0xfffff261
   2b358:	ldrbtmi	r4, [sp], #-2719	; 0xfffff561
   2b35c:			; <UNDEFINED> instruction: 0x4631447a
   2b360:			; <UNDEFINED> instruction: 0xf01c4628
   2b364:	cmpcs	r0, sp, lsl r8	; <UNPREDICTABLE>
   2b368:			; <UNDEFINED> instruction: 0xf021a822
   2b36c:	blls	46afd0 <strspn@plt+0x4525c8>
   2b370:			; <UNDEFINED> instruction: 0x46284a9a
   2b374:	ldrtmi	r2, [r1], -r0, lsr #22
   2b378:	svclt	0x0028447a
   2b37c:	ldrmi	r2, [sp], -r0, lsr #6
   2b380:			; <UNDEFINED> instruction: 0xf80ef01c
   2b384:	andcs	sl, r0, #3276800	; 0x320000
   2b388:			; <UNDEFINED> instruction: 0xf0214629
   2b38c:	stmiavs	r3!, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
   2b390:			; <UNDEFINED> instruction: 0xf100079b
   2b394:	ldmib	sp, {r0, r1, r2, r3, r5, r7, pc}^
   2b398:	ldmmi	r1, {r2, r3, r4, r5, r8, sl, lr}
   2b39c:	teqcs	sl, #3620864	; 0x374000
   2b3a0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   2b3a4:			; <UNDEFINED> instruction: 0xf01b4500
   2b3a8:	strdcs	pc, [r0], fp
   2b3ac:	blmi	1dbdde8 <strspn@plt+0x1da53e0>
   2b3b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b3b4:	blls	1005424 <strspn@plt+0xfeca1c>
   2b3b8:			; <UNDEFINED> instruction: 0xf040405a
   2b3bc:	sublt	r8, r0, r1, ror #1
   2b3c0:			; <UNDEFINED> instruction: 0xf644bd70
   2b3c4:	addsmi	r4, r9, #67108866	; 0x4000002
   2b3c8:			; <UNDEFINED> instruction: 0xf5b1d809
   2b3cc:	movwle	r4, #57241	; 0xdf99
   2b3d0:	strtmi	r4, [r9], -r5, lsl #17
   2b3d4:			; <UNDEFINED> instruction: 0xf01b4478
   2b3d8:	addcs	pc, r0, r3, ror #31
   2b3dc:			; <UNDEFINED> instruction: 0xf644e7e6
   2b3e0:	addmi	r4, r1, #130	; 0x82
   2b3e4:	subcs	fp, r0, r4, lsl pc
   2b3e8:	ldrb	r2, [pc, r0, lsl #1]
   2b3ec:	ldrb	r2, [sp, r0, asr #32]
   2b3f0:			; <UNDEFINED> instruction: 0xf0136803
   2b3f4:	sbcsle	r0, r9, r4
   2b3f8:	ldrbtmi	r4, [lr], #-3708	; 0xfffff184
   2b3fc:			; <UNDEFINED> instruction: 0xf01b4630
   2b400:	blge	16b3dc <strspn@plt+0x1529d4>
   2b404:	movwls	r2, #4492	; 0x118c
   2b408:	movwcs	r4, #1578	; 0x62a
   2b40c:	tstls	r0, r0, lsr #12
   2b410:			; <UNDEFINED> instruction: 0xf956f022
   2b414:	bicle	r2, r8, r0, lsl #16
   2b418:	stmdbls	r4, {r0, r2, r4, r5, r6, fp, lr}
   2b41c:			; <UNDEFINED> instruction: 0xf01b4478
   2b420:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2b424:			; <UNDEFINED> instruction: 0xf140079b
   2b428:	ldmdami	r2!, {r0, r2, r3, r7, pc}^
   2b42c:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
   2b430:			; <UNDEFINED> instruction: 0xffb6f01b
   2b434:	ldreq	r6, [lr, r3, lsr #17]
   2b438:	blls	2a09c4 <strspn@plt+0x287fbc>
   2b43c:	cmple	lr, r0, lsl #22
   2b440:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
   2b444:			; <UNDEFINED> instruction: 0xffd2f01b
   2b448:	bmi	1b7da00 <strspn@plt+0x1b64ff8>
   2b44c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   2b450:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
   2b454:	stmib	sp, {r2, r3, r8, ip, sp}^
   2b458:	ldrmi	r1, [r9], -r0, lsl #6
   2b45c:			; <UNDEFINED> instruction: 0xffd8f025
   2b460:	stmdbmi	r9!, {r3, r5, r6, r9, fp, lr}^
   2b464:	ldrbtmi	r4, [sl], #-2153	; 0xfffff797
   2b468:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2b46c:			; <UNDEFINED> instruction: 0xff98f01b
   2b470:	cmpcs	r0, ip, lsl #16
   2b474:	cdp2	0, 9, cr15, cr2, cr1, {1}
   2b478:	ldreq	r6, [sp, r3, lsr #17]
   2b47c:	blls	2a088c <strspn@plt+0x287e84>
   2b480:	subsle	r2, sl, r0, lsl #22
   2b484:	bmi	18d18b4 <strspn@plt+0x18b8eac>
   2b488:	stmdami	r2!, {r5, r8, fp, sp}^
   2b48c:	svclt	0x0028447a
   2b490:	ldrbtmi	r2, [r8], #-288	; 0xfffffee0
   2b494:	stmdbmi	r0!, {r0, r2, r3, r9, sl, lr}^
   2b498:			; <UNDEFINED> instruction: 0xf01b4479
   2b49c:	ldmdage	ip, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2b4a0:	andcs	r4, r0, #42991616	; 0x2900000
   2b4a4:	cdp2	0, 7, cr15, cr6, cr1, {1}
   2b4a8:	ldreq	r6, [ip, r3, lsr #17]
   2b4ac:			; <UNDEFINED> instruction: 0xf89dd445
   2b4b0:			; <UNDEFINED> instruction: 0xf89d109b
   2b4b4:			; <UNDEFINED> instruction: 0xf89d209a
   2b4b8:	ldmdami	r8, {r0, r3, r4, r7, ip, sp}^
   2b4bc:	smlabtcs	r1, sp, r9, lr
   2b4c0:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   2b4c4:	umullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
   2b4c8:	eorne	lr, r4, #3620864	; 0x374000
   2b4cc:			; <UNDEFINED> instruction: 0xff68f01b
   2b4d0:	ldmdami	r3, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   2b4d4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2b4d8:			; <UNDEFINED> instruction: 0xff62f01b
   2b4dc:	strb	r2, [r5, -r0, lsl #1]!
   2b4e0:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   2b4e4:			; <UNDEFINED> instruction: 0xff82f01b
   2b4e8:	strtmi	r4, [r9], -r0, lsr #12
   2b4ec:	stc2l	0, cr15, [lr, #-132]!	; 0xffffff7c
   2b4f0:	ldrb	r2, [fp, -r0, lsl #1]
   2b4f4:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   2b4f8:			; <UNDEFINED> instruction: 0xff78f01b
   2b4fc:	stmdami	fp, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   2b500:			; <UNDEFINED> instruction: 0xf01b4478
   2b504:	stmdbmi	sl, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2b508:	movwcs	r4, #2634	; 0xa4a
   2b50c:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   2b510:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2b514:	ldrmi	r1, [r9], -r0, lsl #6
   2b518:			; <UNDEFINED> instruction: 0xf8e8f025
   2b51c:	stmdbls	sl, {r1, r2, r6, fp, lr}
   2b520:			; <UNDEFINED> instruction: 0xf01b4478
   2b524:			; <UNDEFINED> instruction: 0xe78bff3d
   2b528:	stmdami	r4, {r1, r2, r3, r8, fp, ip, pc}^
   2b52c:	movwcs	lr, #43485	; 0xa9dd
   2b530:	tstls	r0, r8, ror r4
   2b534:			; <UNDEFINED> instruction: 0xff34f01b
   2b538:	stmdami	r1, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   2b53c:			; <UNDEFINED> instruction: 0xf01b4478
   2b540:			; <UNDEFINED> instruction: 0xe732ff55
   2b544:			; <UNDEFINED> instruction: 0x46314d3f
   2b548:	ldrbtmi	r4, [sp], #-2623	; 0xfffff5c1
   2b54c:			; <UNDEFINED> instruction: 0x4628447a
   2b550:			; <UNDEFINED> instruction: 0xff26f01b
   2b554:			; <UNDEFINED> instruction: 0x0014f8bd
   2b558:			; <UNDEFINED> instruction: 0xf00c2100
   2b55c:	ldmdami	fp!, {r0, r1, fp, ip, sp, lr, pc}
   2b560:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
   2b564:			; <UNDEFINED> instruction: 0xff1cf01b
   2b568:			; <UNDEFINED> instruction: 0x46284a39
   2b56c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   2b570:			; <UNDEFINED> instruction: 0xff16f01b
   2b574:			; <UNDEFINED> instruction: 0x001cf8bd
   2b578:			; <UNDEFINED> instruction: 0xf00b2100
   2b57c:	smmlsr	r4, r3, pc, pc	; <UNPREDICTABLE>
   2b580:	ldmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b584:	andeq	r7, r9, lr, asr #20
   2b588:	andeq	r0, r0, r8, asr #4
   2b58c:	andeq	fp, r5, r4, ror #16
   2b590:	strdeq	r7, [r2], -r0
   2b594:	andeq	r2, r3, r8, ror #18
   2b598:	muleq	r3, r4, r8
   2b59c:	andeq	r2, r3, r4, asr #20
   2b5a0:	andeq	r2, r3, r0, ror #18
   2b5a4:	andeq	r2, r3, r8, lsr #20
   2b5a8:	andeq	r2, r3, sl, asr #18
   2b5ac:	andeq	sl, r7, sl, lsr #21
   2b5b0:	andeq	r2, r3, sl, asr #18
   2b5b4:	andeq	r2, r3, lr, asr #18
   2b5b8:	andeq	r2, r3, r2, ror #18
   2b5bc:	andeq	sl, r7, r2, lsl #21
   2b5c0:	andeq	r2, r3, lr, asr r9
   2b5c4:	andeq	r2, r3, lr, lsl sl
   2b5c8:	muleq	r5, r0, r7
   2b5cc:	andeq	r7, r2, r6, asr #18
   2b5d0:	andeq	fp, r5, lr, ror #14
   2b5d4:	andeq	r7, r2, r2, lsr #18
   2b5d8:	andeq	r2, r3, r4, lsl #20
   2b5dc:	andeq	r2, r3, ip, lsl r9
   2b5e0:	ldrdeq	r2, [r3], -r0
   2b5e4:			; <UNDEFINED> instruction: 0x000978b0
   2b5e8:	andeq	fp, r2, r8, asr #23
   2b5ec:	andeq	fp, r5, sl, asr #13
   2b5f0:	andeq	r2, r3, ip, asr #15
   2b5f4:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   2b5f8:	andeq	r2, r3, lr, lsr #16
   2b5fc:	andeq	sl, r7, lr, asr #18
   2b600:	andeq	r2, r3, sl, lsr #16
   2b604:	andeq	r2, r3, r6, lsr #16
   2b608:	andeq	fp, r5, ip, asr r6
   2b60c:	andeq	r7, r2, r2, lsl r8
   2b610:	andeq	r2, r3, r8, lsl #16
   2b614:	andeq	r7, r2, sl, ror #15
   2b618:	andeq	fp, r5, ip, lsr #12
   2b61c:	andeq	r2, r3, r2, ror #15
   2b620:	ldrdeq	r7, [r2], -r6
   2b624:	andeq	fp, r5, r2, ror #11
   2b628:	andeq	r2, r3, lr, ror #15
   2b62c:	andeq	r2, r3, r0, lsr r7
   2b630:	andeq	sl, r7, lr, lsl #17
   2b634:	andeq	r2, r3, r4, lsr r7
   2b638:	andeq	r2, r3, r4, lsr r7
   2b63c:	andeq	r2, r3, r0, lsl #16
   2b640:	andeq	r2, r3, r8, lsr #15
   2b644:	andeq	r7, r2, r2, lsr r7
   2b648:	andeq	r2, r3, ip, lsr #13
   2b64c:	andeq	r2, r3, r2, lsr #13
   2b650:	andeq	r2, r3, r6, lsr #13
   2b654:	addlt	fp, r2, r0, lsl r5
   2b658:	strmi	r6, [r4], -r1, asr #18
   2b65c:	ldc2	0, cr15, [r6], #132	; 0x84
   2b660:	stmibvs	r1!, {r0, r3, fp, lr}
   2b664:			; <UNDEFINED> instruction: 0xf01b4478
   2b668:	bmi	26b0dc <strspn@plt+0x2526d4>
   2b66c:	stmibvs	r0!, {r8, r9, sp}^
   2b670:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2b674:	bmi	1b427c <strspn@plt+0x19b874>
   2b678:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2b67c:			; <UNDEFINED> instruction: 0xf836f025
   2b680:	andlt	r2, r2, r0, asr #32
   2b684:	svclt	0x0000bd10
   2b688:	andeq	r7, r2, ip, lsl #13
   2b68c:	andeq	sl, r7, r4, lsr r8
   2b690:	andeq	lr, r2, sl, asr #16
   2b694:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   2b698:	addlt	r0, r2, fp, asr r7
   2b69c:	strle	r4, [fp], #-1540	; 0xfffff9fc
   2b6a0:			; <UNDEFINED> instruction: 0xf0216941
   2b6a4:	ldmdami	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
   2b6a8:	andcc	lr, r6, #212, 18	; 0x350000
   2b6ac:			; <UNDEFINED> instruction: 0xf01b4478
   2b6b0:	andcs	pc, r0, r7, ror lr	; <UNPREDICTABLE>
   2b6b4:	ldclt	0, cr11, [r0, #-8]
   2b6b8:	bvs	7def0 <strspn@plt+0x654e8>
   2b6bc:			; <UNDEFINED> instruction: 0xf022447a
   2b6c0:	stmdami	fp, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   2b6c4:			; <UNDEFINED> instruction: 0xf01b4478
   2b6c8:	bmi	2eb114 <strspn@plt+0x2d270c>
   2b6cc:	bvs	18342d4 <strspn@plt+0x181b8cc>
   2b6d0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2b6d4:	bmi	2342dc <strspn@plt+0x21b8d4>
   2b6d8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2b6dc:			; <UNDEFINED> instruction: 0xf806f025
   2b6e0:	andlt	r2, r2, r0
   2b6e4:	svclt	0x0000bd10
   2b6e8:	strdeq	lr, [r2], -r8
   2b6ec:	andeq	r9, r2, r0, asr #14
   2b6f0:	andeq	fp, r5, r0, lsl #8
   2b6f4:	ldrdeq	sl, [r7], -r4
   2b6f8:	andeq	lr, r2, sl, ror #15
   2b6fc:	bmi	bbe3b8 <strspn@plt+0xba59b0>
   2b700:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   2b704:			; <UNDEFINED> instruction: 0x460441f0
   2b708:	umulllt	r5, r2, lr, r8
   2b70c:			; <UNDEFINED> instruction: 0xf0036833
   2b710:	blcs	ac324 <strspn@plt+0x9391c>
   2b714:			; <UNDEFINED> instruction: 0xf024d13d
   2b718:			; <UNDEFINED> instruction: 0xf8df457c
   2b71c:	bmi	a4b9a4 <strspn@plt+0xa32f9c>
   2b720:			; <UNDEFINED> instruction: 0xf0252700
   2b724:			; <UNDEFINED> instruction: 0xf004050f
   2b728:	ldrbtmi	r0, [r8], #15
   2b72c:			; <UNDEFINED> instruction: 0x4639447a
   2b730:	strls	r2, [r1, -r2, lsl #6]
   2b734:	ldrbtmi	pc, [ip], #-4	; <UNPREDICTABLE>
   2b738:	andhi	pc, r0, sp, asr #17
   2b73c:			; <UNDEFINED> instruction: 0xffd6f024
   2b740:	stmiblt	ip!, {r0, r2, r6, r8, fp, ip, sp, pc}
   2b744:			; <UNDEFINED> instruction: 0xf0036833
   2b748:	blcs	ec35c <strspn@plt+0xd3954>
   2b74c:	andlt	sp, r2, sl, lsl r0
   2b750:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b754:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   2b758:	mcr2	0, 2, pc, cr8, cr11, {0}	; <UNPREDICTABLE>
   2b75c:	movwcs	r4, #9768	; 0x2628
   2b760:			; <UNDEFINED> instruction: 0x4639463a
   2b764:	strhi	lr, [r0, -sp, asr #19]
   2b768:	cdp2	0, 5, cr15, cr2, cr5, {1}
   2b76c:	rscle	r2, r9, r0, lsl #24
   2b770:	mcreq	8, 5, r4, cr1, cr5, {0}
   2b774:			; <UNDEFINED> instruction: 0xf01b4478
   2b778:	ldmdavs	r3!, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
   2b77c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   2b780:	mvnle	r2, r3, lsl #22
   2b784:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2b788:	pop	{r1, ip, sp, pc}
   2b78c:			; <UNDEFINED> instruction: 0xf01b41f0
   2b790:	strmi	fp, [r1], -sp, lsr #28
   2b794:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   2b798:	mcr2	0, 0, pc, cr2, cr11, {0}	; <UNPREDICTABLE>
   2b79c:			; <UNDEFINED> instruction: 0xf0036833
   2b7a0:	blcs	6c3b4 <strspn@plt+0x539ac>
   2b7a4:	blcs	11faf8 <strspn@plt+0x1070f0>
   2b7a8:	stmdami	sl, {r0, r2, r4, r5, r7, r8, ip, lr, pc}
   2b7ac:			; <UNDEFINED> instruction: 0xf01b4478
   2b7b0:			; <UNDEFINED> instruction: 0xe7b0fe1d
   2b7b4:	andeq	r7, r9, r0, ror #10
   2b7b8:	andeq	r0, r0, ip, ror #4
   2b7bc:	ldrdeq	sl, [r7], -sl	; <UNPREDICTABLE>
   2b7c0:	andeq	r2, r3, ip, lsr #15
   2b7c4:	andeq	pc, r2, r2, ror r7	; <UNPREDICTABLE>
   2b7c8:	andeq	r2, r3, ip, ror #14
   2b7cc:			; <UNDEFINED> instruction: 0x000442b6
   2b7d0:	andeq	r0, r3, lr, ror r6
   2b7d4:	strdeq	fp, [r2], -r0
   2b7d8:	svcmi	0x00f0e92d
   2b7dc:	ldrmi	r4, [lr], -ip, lsl #12
   2b7e0:	addlt	r6, r5, r3, lsr #17
   2b7e4:	bleq	67928 <strspn@plt+0x4ef20>
   2b7e8:	strmi	r6, [r0], sp, asr #16
   2b7ec:	stmdavs	r0!, {r0, r3, r4, r6, r9, sl, lr}
   2b7f0:	bls	125f48 <strspn@plt+0x10d540>
   2b7f4:	movwls	r4, #13847	; 0x3617
   2b7f8:			; <UNDEFINED> instruction: 0xffcef020
   2b7fc:			; <UNDEFINED> instruction: 0x46294815
   2b800:	ldrbtmi	r4, [r8], #-3093	; 0xfffff3eb
   2b804:			; <UNDEFINED> instruction: 0xf01b4d15
   2b808:	blls	12af3c <strspn@plt+0x112534>
   2b80c:	ldrbtmi	r4, [sp], #-2580	; 0xfffff5ec
   2b810:			; <UNDEFINED> instruction: 0x4659447c
   2b814:	strcc	r4, [ip], #-1146	; 0xfffffb86
   2b818:			; <UNDEFINED> instruction: 0xf8cd4618
   2b81c:	ldrbmi	fp, [fp], -r4
   2b820:			; <UNDEFINED> instruction: 0xf0259400
   2b824:			; <UNDEFINED> instruction: 0x4628fdf5
   2b828:	stc2l	0, cr15, [r0, #108]!	; 0x6c
   2b82c:			; <UNDEFINED> instruction: 0xf7ff4648
   2b830:	strtmi	pc, [r8], -r5, ror #30
   2b834:	ldc2l	0, cr15, [sl, #108]	; 0x6c
   2b838:	ldrbmi	r4, [r1], -r0, asr #12
   2b83c:	blx	ff1e78ca <strspn@plt+0xff1ceec2>
   2b840:	ldrtmi	r4, [sl], -r8, lsl #16
   2b844:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   2b848:	pop	{r0, r2, ip, sp, pc}
   2b84c:			; <UNDEFINED> instruction: 0xf01b4ff0
   2b850:	svclt	0x0000bda7
   2b854:	andeq	r7, r2, r2, asr #16
   2b858:	strdeq	sl, [r7], -r4
   2b85c:			; <UNDEFINED> instruction: 0x0005b2b6
   2b860:	andeq	r2, r3, r0, ror #13
   2b864:			; <UNDEFINED> instruction: 0x000326ba
   2b868:	cfstr32mi	mvfx11, [ip], {16}
   2b86c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   2b870:	ldfltd	f3, [r0, #-0]
   2b874:			; <UNDEFINED> instruction: 0xf7ec201e
   2b878:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   2b87c:	svclt	0x0018db08
   2b880:	mvnsle	r6, r0, lsr #32
   2b884:	stmdami	r7, {r1, r2, r8, fp, lr}
   2b888:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2b88c:			; <UNDEFINED> instruction: 0xff28f7f7
   2b890:	stmdami	r6, {r0, r2, r8, fp, lr}
   2b894:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2b898:			; <UNDEFINED> instruction: 0xff96f7f7
   2b89c:	andeq	r8, fp, r8, lsr #13
   2b8a0:	andeq	r2, r3, r4, lsr #20
   2b8a4:	muleq	r3, sl, r6
   2b8a8:	andeq	r2, r3, r8, lsl sl
   2b8ac:	andeq	r2, r3, r2, ror r6
   2b8b0:	tstcs	r0, r0, asr #18
   2b8b4:			; <UNDEFINED> instruction: 0xf020b508
   2b8b8:	subcs	pc, r1, pc, ror #30
   2b8bc:	svclt	0x0000bd08
   2b8c0:	andcs	r6, r6, #1064960	; 0x104000
   2b8c4:			; <UNDEFINED> instruction: 0x4604b510
   2b8c8:			; <UNDEFINED> instruction: 0xf9a2f026
   2b8cc:	teqlt	r0, r1, lsl #12
   2b8d0:	stmdbvs	sl, {r5, r9, sl, lr}^
   2b8d4:			; <UNDEFINED> instruction: 0xf7ff2300
   2b8d8:	subcs	pc, r1, pc, ror pc	; <UNPREDICTABLE>
   2b8dc:	stmdbvs	r0!, {r4, r8, sl, fp, ip, sp, pc}^
   2b8e0:			; <UNDEFINED> instruction: 0xff5af020
   2b8e4:	ldclt	0, cr2, [r0, #-260]	; 0xfffffefc
   2b8e8:			; <UNDEFINED> instruction: 0xf1006a82
   2b8ec:	strlt	r0, [r8, #-276]	; 0xfffffeec
   2b8f0:			; <UNDEFINED> instruction: 0xf7ff2300
   2b8f4:	subcs	pc, r1, r1, ror pc	; <UNPREDICTABLE>
   2b8f8:	svclt	0x0000bd08
   2b8fc:			; <UNDEFINED> instruction: 0x4604b538
   2b900:			; <UNDEFINED> instruction: 0xf7ff6a85
   2b904:			; <UNDEFINED> instruction: 0xf104ffb1
   2b908:			; <UNDEFINED> instruction: 0x46020114
   2b90c:	blx	fe8bd196 <strspn@plt+0xfe8a478e>
   2b910:			; <UNDEFINED> instruction: 0xf7ff2305
   2b914:	subcs	pc, r1, r1, ror #30
   2b918:	svclt	0x0000bd38
   2b91c:			; <UNDEFINED> instruction: 0xf100b508
   2b920:	bvs	fe0ebd78 <strspn@plt+0xfe0d3370>
   2b924:	ldceq	3, cr0, [fp, #-104]	; 0xffffff98
   2b928:			; <UNDEFINED> instruction: 0xff56f7ff
   2b92c:	stclt	0, cr2, [r8, #-260]	; 0xfffffefc
   2b930:	tstcs	r0, r0, lsl r5
   2b934:	stmdbvs	r0, {r2, r9, sl, lr}^
   2b938:			; <UNDEFINED> instruction: 0xff2ef020
   2b93c:	stmibvs	r1!, {r0, r1, fp, lr}
   2b940:			; <UNDEFINED> instruction: 0xf01b4478
   2b944:	subcs	pc, r0, sp, lsr #26
   2b948:	svclt	0x0000bd10
   2b94c:	andeq	r7, r2, ip, ror #14
   2b950:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2b954:	addlt	r4, r2, r9, lsl r6
   2b958:	stmdbvs	r0, {r2, r9, sl, lr}^
   2b95c:			; <UNDEFINED> instruction: 0xff1cf020
   2b960:	stmibvs	r1!, {r0, r3, fp, lr}
   2b964:			; <UNDEFINED> instruction: 0xf01b4478
   2b968:	bmi	26addc <strspn@plt+0x2523d4>
   2b96c:	movwcs	r6, #2528	; 0x9e0
   2b970:			; <UNDEFINED> instruction: 0x4619447a
   2b974:	andls	r3, r0, #12, 4	; 0xc0000000
   2b978:	movwls	r4, #6661	; 0x1a05
   2b97c:			; <UNDEFINED> instruction: 0xf025447a
   2b980:	subcs	pc, r0, r7, asr #26
   2b984:	ldclt	0, cr11, [r0, #-8]
   2b988:	andeq	r7, r2, r0, ror #13
   2b98c:	muleq	r7, r4, r5
   2b990:	andeq	r2, r3, r8, ror r5
   2b994:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2b998:	addlt	r4, r2, r9, lsl r6
   2b99c:	stmdbvs	r0, {r2, r9, sl, lr}^
   2b9a0:	cdp2	0, 15, cr15, cr10, cr0, {1}
   2b9a4:	stmibvs	r1!, {r2, r3, fp, lr}
   2b9a8:			; <UNDEFINED> instruction: 0xf01b4478
   2b9ac:	bmi	32ad98 <strspn@plt+0x312390>
   2b9b0:	movwls	r2, #4864	; 0x1300
   2b9b4:	stmibvs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   2b9b8:	andls	r3, r0, #12, 4	; 0xc0000000
   2b9bc:	ldrmi	r4, [r9], -r8, lsl #20
   2b9c0:			; <UNDEFINED> instruction: 0xf025447a
   2b9c4:	stmdami	r7, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   2b9c8:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   2b9cc:	stc2l	0, cr15, [r8], #108	; 0x6c
   2b9d0:	andlt	r2, r2, r0, asr #32
   2b9d4:	svclt	0x0000bd10
   2b9d8:	muleq	r2, ip, r6
   2b9dc:	andeq	sl, r7, r0, asr r5
   2b9e0:	andeq	r2, r3, r4, lsr r5
   2b9e4:	ldrdeq	fp, [r2], -r2
   2b9e8:	strcs	fp, [r0, #-1328]	; 0xfffffad0
   2b9ec:	strmi	fp, [r4], -r3, lsl #1
   2b9f0:	stmdbvs	r0, {r0, r3, r5, r9, sl, lr}^
   2b9f4:	cdp2	0, 13, cr15, cr0, cr0, {1}
   2b9f8:	ldmib	r4, {r1, r4, fp, lr}^
   2b9fc:	ldrbtmi	r1, [r8], #-518	; 0xfffffdfa
   2ba00:	stc2l	0, cr15, [lr], {27}
   2ba04:	strls	r4, [r1, #-2576]	; 0xfffff5f0
   2ba08:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   2ba0c:	andscc	r6, r8, #32, 20	; 0x20000
   2ba10:	bmi	3d0218 <strspn@plt+0x3b7810>
   2ba14:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   2ba18:	ldc2l	0, cr15, [sl], #148	; 0x94
   2ba1c:			; <UNDEFINED> instruction: 0xf0036a23
   2ba20:	blcs	ec634 <strspn@plt+0xd3c2c>
   2ba24:	subcs	sp, r1, r2
   2ba28:	ldclt	0, cr11, [r0, #-12]!
   2ba2c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2ba30:	ldc2l	0, cr15, [ip], {27}
   2ba34:	strtmi	r6, [r9], -r0, ror #20
   2ba38:	cdp2	0, 10, cr15, cr14, cr0, {1}
   2ba3c:	andlt	r2, r3, r1, asr #32
   2ba40:	svclt	0x0000bd30
   2ba44:	andeq	r2, r3, lr, asr #10
   2ba48:	strdeq	sl, [r7], -sl	; <UNPREDICTABLE>
   2ba4c:	andeq	r2, r3, r6, asr #10
   2ba50:	muleq	r5, r6, r0
   2ba54:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2ba58:	addlt	r4, r2, r9, lsl r6
   2ba5c:	stmdbvs	r0, {r2, r9, sl, lr}^
   2ba60:	cdp2	0, 9, cr15, cr10, cr0, {1}
   2ba64:	stmibvs	r1!, {r0, r3, fp, lr}
   2ba68:			; <UNDEFINED> instruction: 0xf01b4478
   2ba6c:	bmi	26acd8 <strspn@plt+0x2522d0>
   2ba70:	movwcs	r6, #2528	; 0x9e0
   2ba74:			; <UNDEFINED> instruction: 0x4619447a
   2ba78:	andls	r3, r0, #36, 4	; 0x40000002
   2ba7c:	movwls	r4, #6661	; 0x1a05
   2ba80:			; <UNDEFINED> instruction: 0xf024447a
   2ba84:	subcs	pc, r0, r3, lsr lr	; <UNPREDICTABLE>
   2ba88:	ldclt	0, cr11, [r0, #-8]
   2ba8c:	ldrdeq	r7, [r2], -ip
   2ba90:	muleq	r7, r0, r4
   2ba94:	andeq	r2, r3, r8, ror #9
   2ba98:	movwcs	r4, #2568	; 0xa08
   2ba9c:	addlt	fp, r3, r0, lsl #10
   2baa0:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   2baa4:	stmib	sp, {r4, r5, r9, ip, sp}^
   2baa8:	bmi	1746b0 <strspn@plt+0x15bca8>
   2baac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2bab0:	stc2	0, cr15, [lr], #148	; 0x94
   2bab4:	andlt	r2, r3, r0, asr #32
   2bab8:	blx	169c36 <strspn@plt+0x15122e>
   2babc:	andeq	sl, r7, r4, ror #8
   2bac0:	andeq	r2, r3, r6, asr #9
   2bac4:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2bac8:	addlt	r4, r2, r9, lsl r6
   2bacc:	stmdbvs	r0, {r2, r9, sl, lr}^
   2bad0:	cdp2	0, 6, cr15, cr2, cr0, {1}
   2bad4:	stmibvs	r1!, {r0, r3, fp, lr}
   2bad8:			; <UNDEFINED> instruction: 0xf01b4478
   2badc:	bmi	26ac68 <strspn@plt+0x252260>
   2bae0:	movwcs	r6, #2528	; 0x9e0
   2bae4:			; <UNDEFINED> instruction: 0x4619447a
   2bae8:	andls	r3, r0, #60, 4	; 0xc0000003
   2baec:	movwls	r4, #6661	; 0x1a05
   2baf0:			; <UNDEFINED> instruction: 0xf025447a
   2baf4:	subcs	pc, r0, sp, lsl #25
   2baf8:	ldclt	0, cr11, [r0, #-8]
   2bafc:	andeq	r7, r2, ip, ror #10
   2bb00:	andeq	sl, r7, r0, lsr #8
   2bb04:	andeq	r2, r3, ip, lsl #9
   2bb08:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   2bb0c:	addlt	r4, r2, r9, lsl r6
   2bb10:	stmdbvs	r0, {r2, r9, sl, lr}^
   2bb14:	cdp2	0, 4, cr15, cr0, cr0, {1}
   2bb18:	stmibvs	r1!, {r0, r3, fp, lr}
   2bb1c:			; <UNDEFINED> instruction: 0xf01b4478
   2bb20:	bmi	26ac24 <strspn@plt+0x25221c>
   2bb24:	movwcs	r6, #2528	; 0x9e0
   2bb28:			; <UNDEFINED> instruction: 0x4619447a
   2bb2c:	andls	r3, r0, #72, 4	; 0x80000004
   2bb30:	movwls	r4, #6661	; 0x1a05
   2bb34:			; <UNDEFINED> instruction: 0xf025447a
   2bb38:	subcs	pc, r0, fp, ror #24
   2bb3c:	ldclt	0, cr11, [r0, #-8]
   2bb40:	andeq	r7, r2, r8, lsr #10
   2bb44:	ldrdeq	sl, [r7], -ip
   2bb48:	andeq	r2, r3, r0, asr r4
   2bb4c:	push	{r0, fp, sp, lr}
   2bb50:			; <UNDEFINED> instruction: 0xf0114ff8
   2bb54:	rsfmie	f0, f5, f4
   2bb58:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   2bb5c:	stmdbvs	r0, {r1, r3, r8, ip, lr, pc}^
   2bb60:	cdp2	0, 1, cr15, cr10, cr0, {1}
   2bb64:	stmibvs	r1!, {r1, r3, r4, r5, fp, lr}
   2bb68:			; <UNDEFINED> instruction: 0xf01b4478
   2bb6c:	andcs	pc, r0, r9, lsl ip	; <UNPREDICTABLE>
   2bb70:	svchi	0x00f8e8bd
   2bb74:	mrc2	7, 3, pc, cr8, cr15, {7}
   2bb78:	bllt	1905f0c <strspn@plt+0x18ed504>
   2bb7c:	stmibvs	r7!, {r0, r2, r5, r7, fp, sp, lr}^
   2bb80:	streq	pc, [r4, #-21]	; 0xffffffeb
   2bb84:			; <UNDEFINED> instruction: 0x463dd01d
   2bb88:	stmibvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   2bb8c:	strmi	r1, [r1], -r2, asr #28
   2bb90:			; <UNDEFINED> instruction: 0x4618421a
   2bb94:			; <UNDEFINED> instruction: 0xf04fbf14
   2bb98:			; <UNDEFINED> instruction: 0xf04f0801
   2bb9c:			; <UNDEFINED> instruction: 0xf0260800
   2bba0:	strmi	pc, [r0], #3083	; 0xc0b
   2bba4:			; <UNDEFINED> instruction: 0xf7ec4640
   2bba8:	strmi	lr, [r5], -ip, lsr #27
   2bbac:	ldrtmi	fp, [r9], -r8, asr #2
   2bbb0:	strbmi	r4, [r2], -r3, lsl #12
   2bbb4:			; <UNDEFINED> instruction: 0xf01f4620
   2bbb8:	stmdacs	r0, {r0, r4, sl, fp, ip, sp, lr, pc}
   2bbbc:	stmibvs	r7!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   2bbc0:	ldrtmi	sp, [r8], -ip, lsl #20
   2bbc4:			; <UNDEFINED> instruction: 0xf0202100
   2bbc8:	strtmi	pc, [r8], -r7, ror #27
   2bbcc:	ldc	7, cr15, [ip], {236}	; 0xec
   2bbd0:	ldmfd	sp!, {sp}
   2bbd4:	stmibvs	r7!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2bbd8:	ldrb	r2, [r2, r0, lsl #10]!
   2bbdc:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   2bbe0:	stc2	0, cr15, [r4], {27}
   2bbe4:	svceq	0x0000f1b8
   2bbe8:			; <UNDEFINED> instruction: 0xf108d026
   2bbec:			; <UNDEFINED> instruction: 0xf8df37ff
   2bbf0:			; <UNDEFINED> instruction: 0xf8dfa068
   2bbf4:			; <UNDEFINED> instruction: 0xf1058068
   2bbf8:			; <UNDEFINED> instruction: 0xf8df3bff
   2bbfc:	strtmi	r9, [pc], #-100	; 2bc04 <strspn@plt+0x131fc>
   2bc00:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   2bc04:	strd	r4, [r1], -r9
   2bc08:	blx	ffc67c7e <strspn@plt+0xffc4f276>
   2bc0c:			; <UNDEFINED> instruction: 0xf1c568a2
   2bc10:	ldmdbmi	r4, {r0, r8, r9}
   2bc14:			; <UNDEFINED> instruction: 0x0792445b
   2bc18:	strle	r4, [r3, #-1600]	; 0xfffff9c0
   2bc1c:	ldmdavs	r2, {r1, r4, r5, r6, fp, ip, lr}
   2bc20:	stmdble	lr, {r1, r3, r4, r7, r9, lr}
   2bc24:	svccc	0x0001f81b
   2bc28:	svclt	0x005807db
   2bc2c:			; <UNDEFINED> instruction: 0xf01b4650
   2bc30:	ldrbmi	pc, [pc, #-3037]	; 2b05b <strspn@plt+0x12653>	; <UNPREDICTABLE>
   2bc34:	mvnle	r4, r8, asr #12
   2bc38:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   2bc3c:	blx	ff5e7cb2 <strspn@plt+0xff5cf2aa>
   2bc40:	stmdami	sl, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   2bc44:			; <UNDEFINED> instruction: 0xf01b4478
   2bc48:	ubfx	pc, r1, #23, #22
   2bc4c:	andeq	r7, r9, r6, lsl #2
   2bc50:	ldrdeq	r7, [r2], -ip
   2bc54:	andeq	r6, r3, r6, lsl #8
   2bc58:	andeq	r9, r2, r6, lsl #2
   2bc5c:	andeq	r8, r3, ip, ror pc
   2bc60:	andeq	sl, r5, r0, asr #29
   2bc64:	andeq	r0, r0, r8, lsl r3
   2bc68:			; <UNDEFINED> instruction: 0x0003b7b2
   2bc6c:	andeq	r7, r2, r8, asr #10
   2bc70:	mvnsmi	lr, sp, lsr #18
   2bc74:	ldcmi	3, cr2, [r4], {-0}
   2bc78:			; <UNDEFINED> instruction: 0xf8d0b082
   2bc7c:			; <UNDEFINED> instruction: 0x46028018
   2bc80:			; <UNDEFINED> instruction: 0x4619447c
   2bc84:	ldmib	r2, {r6, r8, fp, sp, lr}^
   2bc88:	bvs	15c90ac <strspn@plt+0x15b06a4>
   2bc8c:	stc2	0, cr15, [r4, #128]	; 0x80
   2bc90:	strtmi	r4, [r0], -r1, asr #12
   2bc94:	blx	fe167d0a <strspn@plt+0xfe14f302>
   2bc98:	movwcs	r4, #2572	; 0xa0c
   2bc9c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   2bca0:	andcc	r4, ip, #26214400	; 0x1900000
   2bca4:	bmi	2d04ac <strspn@plt+0x2b7aa4>
   2bca8:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   2bcac:	blx	fec67d4a <strspn@plt+0xfec4f342>
   2bcb0:	strtmi	r4, [r0], -r9, lsr #12
   2bcb4:	blx	1d67d2a <strspn@plt+0x1d4f322>
   2bcb8:			; <UNDEFINED> instruction: 0xf7ff4630
   2bcbc:	subcs	pc, r0, pc, lsl sp	; <UNPREDICTABLE>
   2bcc0:	pop	{r1, ip, sp, pc}
   2bcc4:	svclt	0x000081f0
   2bcc8:	andeq	r7, r2, r4, asr #7
   2bccc:	andeq	sl, r7, r6, ror #4
   2bcd0:	andeq	r2, r3, sl, asr #4
   2bcd4:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   2bcd8:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   2bcdc:	strmi	fp, [r4], -r3, lsl #1
   2bce0:	stmiavs	r3, {r1, r2, ip, lr, pc}^
   2bce4:	bvs	ff0da118 <strspn@plt+0xff0c1710>
   2bce8:	andcs	fp, r0, r2, asr #19
   2bcec:	ldclt	0, cr11, [r0, #-12]!
   2bcf0:			; <UNDEFINED> instruction: 0x46194a11
   2bcf4:	ldrbtmi	r6, [sl], #-2373	; 0xfffff6bb
   2bcf8:	stmibvs	r4, {r0, r8, r9, ip, pc}
   2bcfc:	strtmi	r9, [r8], -r0, lsl #4
   2bd00:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   2bd04:	ldc2l	0, cr15, [r2], #144	; 0x90
   2bd08:	strtmi	r4, [r1], -sp, lsl #16
   2bd0c:			; <UNDEFINED> instruction: 0xf01b4478
   2bd10:	subcs	pc, r0, r7, asr #22
   2bd14:	rscle	r2, r8, r0, lsl #26
   2bd18:	ldclt	0, cr11, [r0, #-12]!
   2bd1c:	stmdami	sl, {r0, r3, r8, fp, lr}
   2bd20:	movwcc	lr, #2509	; 0x9cd
   2bd24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2bd28:			; <UNDEFINED> instruction: 0xf85af025
   2bd2c:	andscs	r4, r1, r3, lsl #12
   2bd30:	andlt	r6, r3, r3, lsr #8
   2bd34:	svclt	0x0000bd30
   2bd38:	ldrdeq	sl, [r7], -r6
   2bd3c:			; <UNDEFINED> instruction: 0x000325ba
   2bd40:	muleq	r2, r0, r2
   2bd44:	andeq	sl, r7, r8, lsr #11
   2bd48:	andeq	r7, r4, r6, lsr #2
   2bd4c:	rscscs	fp, r9, #112, 10	; 0x1c000000
   2bd50:	addlt	r6, r2, r1, asr #18
   2bd54:			; <UNDEFINED> instruction: 0xf0214604
   2bd58:	stmdami	sp!, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
   2bd5c:	ldrbtmi	r4, [r8], #-3373	; 0xfffff2d3
   2bd60:	blx	1167dd6 <strspn@plt+0x114f3ce>
   2bd64:	ldrbtmi	r6, [sp], #-2468	; 0xfffff65c
   2bd68:	eorsle	r2, sp, r0, lsl #24
   2bd6c:	stmiapl	sp!, {r1, r3, r5, r8, r9, fp, lr}^
   2bd70:			; <UNDEFINED> instruction: 0xf003682b
   2bd74:	blcs	ac988 <strspn@plt+0x93f80>
   2bd78:	stmdami	r8!, {r0, r1, r3, ip, lr, pc}
   2bd7c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2bd80:	blx	3e7df6 <strspn@plt+0x3cf3ee>
   2bd84:			; <UNDEFINED> instruction: 0xf003682b
   2bd88:	blcs	6c99c <strspn@plt+0x53f94>
   2bd8c:	blcs	11fdf0 <strspn@plt+0x1073e8>
   2bd90:			; <UNDEFINED> instruction: 0xf034d032
   2bd94:	svclt	0x000c467c
   2bd98:	movwcs	r2, #4864	; 0x1300
   2bd9c:	ldrbtmi	pc, [ip], #-20	; 0xffffffec	; <UNPREDICTABLE>
   2bda0:	movwcs	fp, #7944	; 0x1f08
   2bda4:	ldmdbmi	lr, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
   2bda8:	ldmdami	lr, {r0, r3, r4, r5, r6, sl, lr}
   2bdac:	ldrbtmi	r0, [r8], #-3746	; 0xfffff15e
   2bdb0:	blx	ffde7e24 <strspn@plt+0xffdcf41c>
   2bdb4:			; <UNDEFINED> instruction: 0xf003682b
   2bdb8:	blcs	ec9cc <strspn@plt+0xd3fc4>
   2bdbc:	subcs	sp, r8, r1, lsr #32
   2bdc0:	ldcllt	0, cr11, [r0, #-8]!
   2bdc4:	tstcs	r0, r8, lsl r8
   2bdc8:	movwcs	r4, #10776	; 0x2a18
   2bdcc:	tstls	r1, r8, ror r4
   2bdd0:	ldrbtmi	r9, [sl], #-0
   2bdd4:			; <UNDEFINED> instruction: 0xf0254630
   2bdd8:			; <UNDEFINED> instruction: 0x2c00fb1b
   2bddc:	ldmdbmi	r4, {r1, r3, r5, r6, r7, ip, lr, pc}
   2bde0:	mcrcs	4, 0, r4, cr0, cr9, {3}
   2bde4:	ldrb	sp, [lr, r1, ror #3]
   2bde8:			; <UNDEFINED> instruction: 0x46214812
   2bdec:			; <UNDEFINED> instruction: 0xf01b4478
   2bdf0:	ldrdcs	pc, [r8], #-167	; 0xffffff59
   2bdf4:	ldcllt	0, cr11, [r0, #-8]!
   2bdf8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   2bdfc:	blx	ffde7e70 <strspn@plt+0xffdcf468>
   2be00:	stmdami	lr, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2be04:			; <UNDEFINED> instruction: 0xf01b4478
   2be08:	strdcs	pc, [r8], #-161	; 0xffffff5f
   2be0c:	ldcllt	0, cr11, [r0, #-8]!
   2be10:	andeq	sl, r5, r6, ror #26
   2be14:	strdeq	r6, [r9], -sl
   2be18:	andeq	r0, r0, ip, ror #4
   2be1c:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   2be20:	andeq	r7, r4, r4, lsr #1
   2be24:	andeq	r2, r3, r6, asr r6
   2be28:	muleq	r7, r0, r5
   2be2c:	andeq	r2, r3, sl, lsr #12
   2be30:	andeq	pc, r2, r8, ror #1
   2be34:	andeq	r6, r4, r8, lsl #23
   2be38:	andeq	fp, r2, r2, lsr #7
   2be3c:	andeq	r3, r4, r8, lsr ip
   2be40:	bl	59408 <strspn@plt+0x40a00>
   2be44:	cdpmi	4, 0, cr0, cr14, cr1, {4}
   2be48:	strne	lr, [r5, #-2516]	; 0xfffff62c
   2be4c:			; <UNDEFINED> instruction: 0xf021447e
   2be50:	ldrtmi	pc, [r0], -r7, lsl #20	; <UNPREDICTABLE>
   2be54:	blx	ff2e7ec8 <strspn@plt+0xff2cf4c0>
   2be58:	vst1.32	{d11-d14}, [r5 :128], r8
   2be5c:			; <UNDEFINED> instruction: 0xf00d4530
   2be60:			; <UNDEFINED> instruction: 0xf5b5fc4d
   2be64:	andle	r5, r0, r0, lsl #30
   2be68:	stmibvs	r4!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   2be6c:			; <UNDEFINED> instruction: 0xf01b4630
   2be70:			; <UNDEFINED> instruction: 0x2100fabd
   2be74:	pop	{r5, r9, sl, lr}
   2be78:			; <UNDEFINED> instruction: 0xf00b4070
   2be7c:	svclt	0x0000bb73
   2be80:	andeq	sl, r5, r8, ror ip
   2be84:	strlt	r2, [r8, #-256]	; 0xffffff00
   2be88:			; <UNDEFINED> instruction: 0xffdaf7ff
   2be8c:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   2be90:			; <UNDEFINED> instruction: 0x4604b510
   2be94:			; <UNDEFINED> instruction: 0xf0086941
   2be98:	stmdami	r5, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   2be9c:			; <UNDEFINED> instruction: 0xf01b4478
   2bea0:	strtmi	pc, [r0], -r5, lsr #21
   2bea4:			; <UNDEFINED> instruction: 0xf7ff2101
   2bea8:	subcs	pc, r0, fp, asr #31
   2beac:	svclt	0x0000bd10
   2beb0:	andeq	sl, r5, r8, lsr #24
   2beb4:			; <UNDEFINED> instruction: 0x4605b538
   2beb8:	strmi	r2, [ip], -ip
   2bebc:	cdp2	0, 4, cr15, cr8, cr5, {1}
   2bec0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2bec4:	andvs	r6, r5, sl, lsl r8
   2bec8:	andsvs	r6, r8, r4, asr #32
   2becc:	ldclt	0, cr6, [r8, #-520]!	; 0xfffffdf8
   2bed0:	andeq	r8, fp, r6, asr r0
   2bed4:	blmi	1d93bc <strspn@plt+0x1c09b4>
   2bed8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   2bedc:			; <UNDEFINED> instruction: 0x4605b13c
   2bee0:	strtmi	r6, [r8], -r3, lsr #16
   2bee4:	ldrmi	r6, [r8, r1, ror #16]
   2bee8:	stccs	8, cr6, [r0], {164}	; 0xa4
   2beec:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
   2bef0:	andeq	r8, fp, r0, asr #32
   2bef4:			; <UNDEFINED> instruction: 0x461ab510
   2bef8:	strbeq	r6, [r3, -r4, lsl #16]!
   2befc:	stmiavs	r3, {r0, r8, sl, ip, lr, pc}^
   2bf00:			; <UNDEFINED> instruction: 0xf7f9b92b
   2bf04:	stmdacc	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2bf08:	andcs	fp, r1, r8, lsl pc
   2bf0c:	andcs	fp, r0, r0, lsl sp
   2bf10:	svclt	0x0000bd10
   2bf14:			; <UNDEFINED> instruction: 0x460eb5f0
   2bf18:	addslt	r4, r7, r0, lsr #18
   2bf1c:	bmi	83d778 <strspn@plt+0x824d70>
   2bf20:			; <UNDEFINED> instruction: 0xf89d4479
   2bf24:	svcge	0x0009c070
   2bf28:	stmpl	sl, {r2, r9, sl, lr}
   2bf2c:	andsls	r6, r5, #1179648	; 0x120000
   2bf30:	andeq	pc, r0, #79	; 0x4f
   2bf34:	movwcs	r9, #778	; 0x30a
   2bf38:	movwls	r6, #37115	; 0x90fb
   2bf3c:	orrvs	pc, r0, #1325400064	; 0x4f000000
   2bf40:	eorsgt	pc, r0, sp, lsl #17
   2bf44:			; <UNDEFINED> instruction: 0xf01c930b
   2bf48:	teqlt	r0, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
   2bf4c:	andcc	r6, r8, r3, asr #16
   2bf50:	andls	r9, r9, fp, lsl #20
   2bf54:	svclt	0x00384293
   2bf58:			; <UNDEFINED> instruction: 0xf7f9930b
   2bf5c:			; <UNDEFINED> instruction: 0x462af95b
   2bf60:			; <UNDEFINED> instruction: 0x46314b10
   2bf64:	ldrbtmi	r4, [fp], #-3344	; 0xfffff2f0
   2bf68:	movwls	r9, #9987	; 0x2703
   2bf6c:	blge	37d168 <strspn@plt+0x364760>
   2bf70:	andls	r9, r0, r1, lsl #10
   2bf74:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   2bf78:	strmi	lr, [r5], #-2509	; 0xfffff633
   2bf7c:			; <UNDEFINED> instruction: 0xf0219404
   2bf80:	bmi	2eb75c <strspn@plt+0x2d2d54>
   2bf84:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2bf88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bf8c:	subsmi	r9, sl, r5, lsl fp
   2bf90:	andslt	sp, r7, r1, lsl #2
   2bf94:			; <UNDEFINED> instruction: 0xf7ecbdf0
   2bf98:	svclt	0x0000eb0c
   2bf9c:	andeq	r6, r9, r0, asr #26
   2bfa0:	andeq	r0, r0, r8, asr #4
   2bfa4:	andeq	r0, r0, fp, asr r0
   2bfa8:			; <UNDEFINED> instruction: 0xffffff85
   2bfac:	ldrdeq	r6, [r9], -sl
   2bfb0:			; <UNDEFINED> instruction: 0x4604b510
   2bfb4:			; <UNDEFINED> instruction: 0xf7ec6800
   2bfb8:	strtmi	lr, [r0], -r8, lsr #21
   2bfbc:			; <UNDEFINED> instruction: 0x4010e8bd
   2bfc0:	blt	fe869f78 <strspn@plt+0xfe851570>
   2bfc4:	ldmvs	sp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   2bfc8:			; <UNDEFINED> instruction: 0x4607b37d
   2bfcc:			; <UNDEFINED> instruction: 0x461c481a
   2bfd0:	ldrbtmi	r3, [r8], #-3329	; 0xfffff2ff
   2bfd4:			; <UNDEFINED> instruction: 0x460e609d
   2bfd8:	blx	26804c <strspn@plt+0x24f644>
   2bfdc:	stmdavs	r2!, {r0, r1, r5, r8, r9, fp, ip, sp, lr}
   2bfe0:			; <UNDEFINED> instruction: 0xf04fb993
   2bfe4:			; <UNDEFINED> instruction: 0x463833ff
   2bfe8:			; <UNDEFINED> instruction: 0xf0004631
   2bfec:	stmdavs	r3!, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   2bff0:	ldmdami	r2, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
   2bff4:			; <UNDEFINED> instruction: 0xf01b4478
   2bff8:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2bffc:	tstlt	r3, r1
   2c000:	movwcc	r2, #16385	; 0x4001
   2c004:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   2c008:			; <UNDEFINED> instruction: 0x463869f3
   2c00c:			; <UNDEFINED> instruction: 0xf0004631
   2c010:	stmdavs	r3!, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   2c014:	rscle	r2, ip, r0, lsl #22
   2c018:	ldmibvs	r1!, {r0, r3, fp, lr}^
   2c01c:			; <UNDEFINED> instruction: 0xf01b4478
   2c020:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   2c024:	rsbvs	r3, r3, r1, lsl #22
   2c028:	stmdami	r6, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2c02c:			; <UNDEFINED> instruction: 0xf01b4478
   2c030:			; <UNDEFINED> instruction: 0x4628f9dd
   2c034:	svclt	0x0000bdf8
   2c038:	andeq	r2, r3, r6, ror r4
   2c03c:	muleq	r3, r4, sp
   2c040:	andeq	r2, r3, r8, lsr r4
   2c044:	andeq	r7, r2, r0, ror #2
   2c048:	addlt	fp, r4, r0, lsl r5
   2c04c:	stcge	8, cr4, [r7], {23}
   2c050:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2c054:	ldrbtmi	r2, [r8], #-842	; 0xfffffcb6
   2c058:	streq	lr, [r0], #-2509	; 0xfffff633
   2c05c:	ldrbtmi	r4, [ip], #2069	; 0x815
   2c060:	andcs	r4, r1, #26214400	; 0x1900000
   2c064:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   2c068:	andls	r6, r3, r0, lsl #16
   2c06c:	andeq	pc, r0, pc, asr #32
   2c070:	strls	r4, [r2], #-2065	; 0xfffff7ef
   2c074:			; <UNDEFINED> instruction: 0xf7ec4478
   2c078:	stmdacs	r9, {r1, r2, r5, r6, r9, fp, sp, lr, pc}^
   2c07c:	bmi	4220a8 <strspn@plt+0x4096a0>
   2c080:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2c084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c088:	subsmi	r9, sl, r3, lsl #22
   2c08c:	andlt	sp, r4, ip, lsl #2
   2c090:	stcmi	13, cr11, [fp], {16}
   2c094:	stmdbmi	fp, {r1, r9, sl, lr}
   2c098:	stmdami	fp, {r1, r3, r6, r8, r9, sp}
   2c09c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   2c0a0:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   2c0a4:	blx	76a08a <strspn@plt+0x751682>
   2c0a8:	b	fe0ea060 <strspn@plt+0xfe0d1658>
   2c0ac:	andeq	r2, r3, lr, lsl #8
   2c0b0:	andeq	r6, r9, r2, lsl #24
   2c0b4:	andeq	r0, r0, r8, asr #4
   2c0b8:	andeq	r7, fp, r8, lsr #29
   2c0bc:	ldrdeq	r6, [r9], -lr
   2c0c0:	ldrdeq	r2, [r3], -r0
   2c0c4:	andeq	r2, r3, sl, lsl r4
   2c0c8:	andeq	r6, r2, r2, ror sp
   2c0cc:	svcmi	0x00f0e92d
   2c0d0:	bmi	18fdb18 <strspn@plt+0x18e5110>
   2c0d4:	blmi	1918310 <strspn@plt+0x18ff908>
   2c0d8:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   2c0dc:	svcmi	0x00626805
   2c0e0:			; <UNDEFINED> instruction: 0xf01558d3
   2c0e4:	ldrbtmi	r0, [pc], #-1284	; 2c0ec <strspn@plt+0x136e4>
   2c0e8:	movwls	r6, #47131	; 0xb81b
   2c0ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c0f0:	stmvs	r3, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   2c0f4:	ldrle	r0, [sl], #-1883	; 0xfffff8a5
   2c0f8:	strcs	r6, [r0, #-2275]	; 0xfffff71d
   2c0fc:	bvs	ff91a650 <strspn@plt+0xff901c48>
   2c100:	rsbsle	r2, r8, r0, lsl #22
   2c104:			; <UNDEFINED> instruction: 0xf01568a5
   2c108:	andle	r0, r3, r4, lsl #10
   2c10c:	strmi	r6, [sp], -r1, ror #20
   2c110:	cmnle	r5, r0, lsl #18
   2c114:	blmi	14fea70 <strspn@plt+0x14e6068>
   2c118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c11c:	blls	30618c <strspn@plt+0x2ed784>
   2c120:			; <UNDEFINED> instruction: 0xf040405a
   2c124:			; <UNDEFINED> instruction: 0x4628809b
   2c128:	pop	{r0, r2, r3, ip, sp, pc}
   2c12c:	bvs	ff1100f4 <strspn@plt+0xff0f76ec>
   2c130:	andls	r2, r0, #268435456	; 0x10000000
   2c134:	ldrmi	r6, [sl], -r1, lsl #19
   2c138:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2c13c:	stmibvs	r1!, {r2, r3, r6, fp, lr}^
   2c140:			; <UNDEFINED> instruction: 0xf01b4478
   2c144:	bmi	132a600 <strspn@plt+0x1311bf8>
   2c148:	movwls	r2, #4864	; 0x1300
   2c14c:	bvs	83d9b8 <strspn@plt+0x824fb0>
   2c150:	bmi	128244c <strspn@plt+0x1269a44>
   2c154:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   2c158:			; <UNDEFINED> instruction: 0xf95af025
   2c15c:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   2c160:			; <UNDEFINED> instruction: 0xf944f01b
   2c164:			; <UNDEFINED> instruction: 0xf01c4620
   2c168:	stmdavs	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   2c16c:			; <UNDEFINED> instruction: 0xf93ef01b
   2c170:			; <UNDEFINED> instruction: 0xf8dfe7c2
   2c174:	strmi	r9, [lr], -ip, lsl #2
   2c178:	ldrbtmi	r6, [r9], #2369	; 0x941
   2c17c:			; <UNDEFINED> instruction: 0xff26f020
   2c180:			; <UNDEFINED> instruction: 0xf01b4648
   2c184:	stmiavs	r3!, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
   2c188:	strble	r0, [ip, #-1882]	; 0xfffff8a6
   2c18c:	strtmi	r6, [r0], -r6, ror #19
   2c190:			; <UNDEFINED> instruction: 0xf5b66a61
   2c194:	stmibvs	r7!, {r7, r8, r9, sl, fp, sp, lr}
   2c198:	svclt	0x002846b1
   2c19c:	stmibvs	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   2c1a0:			; <UNDEFINED> instruction: 0xf10947c0
   2c1a4:	strmi	r0, [r0], r2, lsl #6
   2c1a8:			; <UNDEFINED> instruction: 0xf0250098
   2c1ac:	pkhtbmi	pc, r2, r1, asr #25	; <UNPREDICTABLE>
   2c1b0:			; <UNDEFINED> instruction: 0xf0254640
   2c1b4:			; <UNDEFINED> instruction: 0xf8cafd1d
   2c1b8:	orrslt	r0, lr, r0
   2c1bc:	stmdaeq	r4, {r1, r3, r8, ip, sp, lr, pc}
   2c1c0:	bleq	3685fc <strspn@plt+0x34fbf4>
   2c1c4:	and	r4, r6, lr, lsr #12
   2c1c8:	strcc	r9, [r1], -r4, lsl #22
   2c1cc:	strmi	r4, [r7], #-1457	; 0xfffffa4f
   2c1d0:	svccc	0x0004f848
   2c1d4:	ldrbmi	sp, [sl], -r6, lsl #18
   2c1d8:			; <UNDEFINED> instruction: 0x46204639
   2c1dc:			; <UNDEFINED> instruction: 0xf810f7f9
   2c1e0:	mvnsle	r2, r0, lsl #16
   2c1e4:	strtmi	r4, [r0], -r7, lsr #20
   2c1e8:			; <UNDEFINED> instruction: 0xf8ca4651
   2c1ec:	ldrbtmi	r6, [sl], #-4
   2c1f0:			; <UNDEFINED> instruction: 0xf8aaf01c
   2c1f4:	blmi	966034 <strspn@plt+0x94d62c>
   2c1f8:	ldrbtmi	r2, [fp], #-1296	; 0xfffffaf0
   2c1fc:	str	r6, [r9, r3, lsr #8]
   2c200:	cfmadda32mi	mvax1, mvax4, mvfx2, mvfx0
   2c204:	bmi	8be10c <strspn@plt+0x8a5704>
   2c208:	blmi	8bd408 <strspn@plt+0x8a4a00>
   2c20c:	andls	r4, r0, #2046820352	; 0x7a000000
   2c210:	ldrbtmi	r4, [fp], #-2593	; 0xfffff5df
   2c214:	ldrcs	r2, [r0, #-330]	; 0xfffffeb6
   2c218:	andls	r4, r1, sl, ror r4
   2c21c:			; <UNDEFINED> instruction: 0xf7ff4630
   2c220:	strtvs	pc, [r6], #-3859	; 0xfffff0ed
   2c224:	stmibvs	r0!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2c228:			; <UNDEFINED> instruction: 0xf0204629
   2c22c:	ldmdami	fp, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   2c230:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   2c234:			; <UNDEFINED> instruction: 0xf8b4f01b
   2c238:	strls	r4, [r1, #-2062]	; 0xfffff7f2
   2c23c:	bmi	63dae8 <strspn@plt+0x6250e0>
   2c240:	ldmdapl	pc!, {r0, r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   2c244:	bvs	83d434 <strspn@plt+0x824a2c>
   2c248:			; <UNDEFINED> instruction: 0xf0259700
   2c24c:	strbmi	pc, [r8], -r1, ror #17	; <UNPREDICTABLE>
   2c250:			; <UNDEFINED> instruction: 0xf8ccf01b
   2c254:	strtmi	r6, [r0], -r1, ror #20
   2c258:			; <UNDEFINED> instruction: 0xe75b47b0
   2c25c:	stmib	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c260:	andeq	r6, r9, r6, lsl #23
   2c264:	andeq	r0, r0, r8, asr #4
   2c268:	andeq	r6, r9, sl, ror fp
   2c26c:	andeq	r6, r9, r8, asr #22
   2c270:	andeq	pc, r2, r8, asr #9
   2c274:	andeq	r0, r0, ip, lsl r2
   2c278:	andeq	r5, r3, r2, ror #30
   2c27c:	andeq	sl, r5, r6, ror #18
   2c280:	andeq	sl, r5, sl, asr #18
   2c284:			; <UNDEFINED> instruction: 0xfffffdbf
   2c288:	muleq	r2, r6, r7
   2c28c:	andeq	r7, fp, r4, lsl sp
   2c290:	andeq	r2, r3, r8, asr r2
   2c294:	andeq	r2, r3, sl, asr r2
   2c298:	andeq	r2, r3, r0, lsr #5
   2c29c:	ldrdeq	pc, [r2], -r6
   2c2a0:	andeq	r5, r3, r4, ror lr
   2c2a4:	blmi	7feb24 <strspn@plt+0x7e611c>
   2c2a8:	push	{r1, r3, r4, r5, r6, sl, lr}
   2c2ac:	strdlt	r4, [sl], r0
   2c2b0:			; <UNDEFINED> instruction: 0xf8d058d3
   2c2b4:	ldmdavs	fp, {r2, r3, r5, pc}
   2c2b8:			; <UNDEFINED> instruction: 0xf04f9309
   2c2bc:			; <UNDEFINED> instruction: 0xf1b80300
   2c2c0:	andsle	r0, pc, r0, lsl #30
   2c2c4:	ldrdge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2c2c8:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c2cc:	strmi	r4, [lr], -r7, lsl #12
   2c2d0:	strcs	r4, [r0, #-1274]	; 0xfffffb06
   2c2d4:	strtmi	lr, [sl], -lr
   2c2d8:	ldrbmi	r9, [r0], -r4, lsl #18
   2c2dc:			; <UNDEFINED> instruction: 0xf01b3501
   2c2e0:	blls	26a464 <strspn@plt+0x251a5c>
   2c2e4:	ldrtmi	r9, [r8], -r3, lsl #20
   2c2e8:	strtmi	r9, [r6], #-2308	; 0xfffff6fc
   2c2ec:			; <UNDEFINED> instruction: 0xf94ef021
   2c2f0:	andle	r4, r7, r8, lsr #11
   2c2f4:	ldrtmi	r4, [r1], -sl, asr #12
   2c2f8:			; <UNDEFINED> instruction: 0xf7f84638
   2c2fc:	strmi	pc, [r4], -r1, lsl #31
   2c300:	mvnle	r2, r0, lsl #16
   2c304:	blmi	1feb30 <strspn@plt+0x1e6128>
   2c308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c30c:	blls	28637c <strspn@plt+0x26d974>
   2c310:	qaddle	r4, sl, r2
   2c314:	pop	{r1, r3, ip, sp, pc}
   2c318:			; <UNDEFINED> instruction: 0xf7ec87f0
   2c31c:	svclt	0x0000e94a
   2c320:			; <UNDEFINED> instruction: 0x000969b8
   2c324:	andeq	r0, r0, r8, asr #4
   2c328:	andeq	r2, r3, r8, asr #3
   2c32c:	andeq	r6, r9, r8, asr r9
   2c330:	ldrblt	r6, [r0, #2051]!	; 0x803
   2c334:			; <UNDEFINED> instruction: 0x0604f013
   2c338:	addlt	r4, r5, r6, lsr #30
   2c33c:	ldrbtmi	r4, [pc], #-1540	; 2c344 <strspn@plt+0x1393c>
   2c340:	stmiavs	r3, {r0, r1, r2, r5, ip, lr, pc}^
   2c344:	movwcs	fp, #795	; 0x31b
   2c348:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   2c34c:			; <UNDEFINED> instruction: 0xf01d9303
   2c350:	blls	12a4c4 <strspn@plt+0x111abc>
   2c354:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   2c358:	stmibvs	r2!, {r1, r2, r3, r5, r9, sl, lr}^
   2c35c:			; <UNDEFINED> instruction: 0xf7ff69a1
   2c360:			; <UNDEFINED> instruction: 0x4620fdd9
   2c364:			; <UNDEFINED> instruction: 0xf85af01d
   2c368:	stmibvs	r1!, {r0, r1, r3, r4, fp, lr}^
   2c36c:			; <UNDEFINED> instruction: 0xf01b4478
   2c370:	bmi	6ea3d4 <strspn@plt+0x6d19cc>
   2c374:	strtmi	r9, [fp], -r1, lsl #10
   2c378:	strtmi	r6, [r9], -r0, lsr #20
   2c37c:	bmi	642674 <strspn@plt+0x629c6c>
   2c380:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   2c384:			; <UNDEFINED> instruction: 0xf844f025
   2c388:	andlt	r4, r5, r0, lsr r6
   2c38c:	bvs	ff11bb54 <strspn@plt+0xff10314c>
   2c390:	stmdbvs	r1, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2c394:	cdp2	0, 1, cr15, cr10, cr0, {1}
   2c398:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2c39c:			; <UNDEFINED> instruction: 0xf826f01b
   2c3a0:	ldrbeq	r6, [fp, -r3, lsr #17]
   2c3a4:	stmibvs	r0!, {r4, r5, r6, r7, sl, ip, lr, pc}
   2c3a8:			; <UNDEFINED> instruction: 0xf0204631
   2c3ac:	stmdami	lr, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2c3b0:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   2c3b4:			; <UNDEFINED> instruction: 0xfff4f01a
   2c3b8:	strls	r4, [r1], -r8, lsl #20
   2c3bc:	bvs	83dc90 <strspn@plt+0x825288>
   2c3c0:	ldmpl	ip!, {r0, r4, r5, r9, sl, lr}
   2c3c4:	bmi	275ccc <strspn@plt+0x25d2c4>
   2c3c8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   2c3cc:			; <UNDEFINED> instruction: 0xf820f025
   2c3d0:	svclt	0x0000e7da
   2c3d4:	andeq	r6, r9, r2, lsr #18
   2c3d8:	muleq	r2, ip, r2
   2c3dc:	andeq	r0, r0, ip, lsl r2
   2c3e0:	andeq	r5, r3, r6, lsr sp
   2c3e4:	andeq	sl, r5, sl, lsr #14
   2c3e8:	andeq	pc, r2, r6, asr r2	; <UNPREDICTABLE>
   2c3ec:	andeq	r5, r3, lr, ror #25
   2c3f0:	bmi	13e804 <strspn@plt+0x125dfc>
   2c3f4:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
   2c3f8:	stmiapl	r9, {r1, r3, r7, fp, ip, lr}^
   2c3fc:	svclt	0x0000e666
   2c400:	andeq	r6, r9, sl, ror #16
   2c404:	muleq	r0, r0, r2
   2c408:	strdeq	r0, [r0], -r4
   2c40c:	bmi	13e820 <strspn@plt+0x125e18>
   2c410:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
   2c414:	stmiapl	r9, {r1, r3, r7, fp, ip, lr}^
   2c418:	svclt	0x0000e658
   2c41c:	andeq	r6, r9, lr, asr #16
   2c420:	andeq	r0, r0, r8, asr #5
   2c424:	andeq	r0, r0, r4, asr #5
   2c428:	mvnsmi	lr, sp, lsr #18
   2c42c:	bvs	174c34 <strspn@plt+0x15c22c>
   2c430:	rsceq	pc, sp, #204, 4	; 0xc000000c
   2c434:	addlt	r6, r2, r1, asr #18
   2c438:	stceq	6, cr4, [fp], #-16
   2c43c:	addsmi	r0, r3, #452984832	; 0x1b000000
   2c440:	adclt	fp, sp, #6, 30
   2c444:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c448:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c44c:	ldrtle	r0, [ip], #-1707	; 0xfffff955
   2c450:	strbpl	pc, [r0], -pc, asr #8	; <UNPREDICTABLE>
   2c454:	ldreq	pc, [lr], -r0, asr #5
   2c458:	andle	r4, r1, lr, lsr #32
   2c45c:	eors	r2, r5, r1, lsl #12
   2c460:			; <UNDEFINED> instruction: 0xf0204f3a
   2c464:	ldrbtmi	pc, [pc], #-3837	; 2c46c <strspn@plt+0x13a64>	; <UNPREDICTABLE>
   2c468:			; <UNDEFINED> instruction: 0xf01a4638
   2c46c:	stmibvs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c470:			; <UNDEFINED> instruction: 0xf0204620
   2c474:			; <UNDEFINED> instruction: 0x4638fef5
   2c478:			; <UNDEFINED> instruction: 0xffb8f01a
   2c47c:	movwcs	r6, #6625	; 0x19e1
   2c480:	rscscc	pc, pc, #79	; 0x4f
   2c484:			; <UNDEFINED> instruction: 0xf0204620
   2c488:	ldrtmi	pc, [r8], -pc, ror #29	; <UNPREDICTABLE>
   2c48c:			; <UNDEFINED> instruction: 0xffaef01a
   2c490:	svceq	0x0000f1b8
   2c494:	strbmi	sp, [r6], -r1, asr #2
   2c498:	movwcs	r4, #2605	; 0xa2d
   2c49c:	ldrmi	r4, [r9], -r8, lsr #12
   2c4a0:	andls	r4, r0, #2046820352	; 0x7a000000
   2c4a4:	movwls	r4, #6699	; 0x1a2b
   2c4a8:			; <UNDEFINED> instruction: 0xf024447a
   2c4ac:	stmdami	sl!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c4b0:			; <UNDEFINED> instruction: 0xf01a4478
   2c4b4:	mcrcs	15, 0, pc, cr0, cr11, {4}	; <UNPREDICTABLE>
   2c4b8:	bvs	18605b0 <strspn@plt+0x1847ba8>
   2c4bc:			; <UNDEFINED> instruction: 0xf0202100
   2c4c0:	subcs	pc, r0, fp, ror #18
   2c4c4:	pop	{r1, ip, sp, pc}
   2c4c8:			; <UNDEFINED> instruction: 0x260081f0
   2c4cc:	strtmi	r4, [r0], -r3, lsr #30
   2c4d0:	cdp2	0, 12, cr15, cr6, cr0, {1}
   2c4d4:			; <UNDEFINED> instruction: 0x4638447f
   2c4d8:			; <UNDEFINED> instruction: 0xff88f01a
   2c4dc:	strtmi	r6, [r0], -r1, lsr #19
   2c4e0:	cdp2	0, 11, cr15, cr14, cr0, {1}
   2c4e4:			; <UNDEFINED> instruction: 0xf01a4638
   2c4e8:	stmibvs	r0!, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2c4ec:			; <UNDEFINED> instruction: 0xf0202100
   2c4f0:			; <UNDEFINED> instruction: 0x4638f953
   2c4f4:			; <UNDEFINED> instruction: 0xff7af01a
   2c4f8:	svceq	0x0000f1b8
   2c4fc:	bmi	660834 <strspn@plt+0x647e2c>
   2c500:	movwcs	r2, #0
   2c504:	rsceq	pc, sp, ip, asr #5
   2c508:	tstcs	r0, sl, ror r4
   2c50c:	blx	9685a8 <strspn@plt+0x94fba0>
   2c510:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2c514:			; <UNDEFINED> instruction: 0xff6af01a
   2c518:	bmi	526418 <strspn@plt+0x50da10>
   2c51c:	ldrtmi	r2, [r3], -r0
   2c520:	rsceq	pc, sp, ip, asr #5
   2c524:	tstcs	r0, sl, ror r4
   2c528:	blx	5e85c4 <strspn@plt+0x5cfbbc>
   2c52c:	mvnle	r2, r0, lsl #26
   2c530:	ldr	r4, [ip, lr, lsr #12]!
   2c534:	movwcs	r6, #6753	; 0x1a61
   2c538:	rscscc	pc, pc, #79	; 0x4f
   2c53c:			; <UNDEFINED> instruction: 0xf0204620
   2c540:	umaalcs	pc, r0, r3, lr	; <UNPREDICTABLE>
   2c544:	pop	{r1, ip, sp, pc}
   2c548:	svclt	0x000081f0
   2c54c:	andeq	sl, r5, lr, asr r6
   2c550:	strdeq	r9, [r7], -ip
   2c554:	ldrdeq	r1, [r3], -r4
   2c558:	andeq	sl, r5, r4, lsl r6
   2c55c:	strdeq	sl, [r5], -r0
   2c560:			; <UNDEFINED> instruction: 0x00031fbc
   2c564:			; <UNDEFINED> instruction: 0x0002e9b6
   2c568:	andeq	r1, r3, r0, lsr #31
   2c56c:	addlt	fp, r3, r0, lsr r5
   2c570:			; <UNDEFINED> instruction: 0x46044d15
   2c574:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2c578:	blx	feb685a0 <strspn@plt+0xfeb4fb98>
   2c57c:			; <UNDEFINED> instruction: 0xf01a4628
   2c580:	stmibvs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2c584:			; <UNDEFINED> instruction: 0xf0204620
   2c588:	strtmi	pc, [r8], -fp, ror #28
   2c58c:			; <UNDEFINED> instruction: 0xff2ef01a
   2c590:	strtmi	r6, [r0], -r1, ror #19
   2c594:	blx	fe7e85bc <strspn@plt+0xfe7cfbb4>
   2c598:			; <UNDEFINED> instruction: 0xf01a4628
   2c59c:	bvs	8ac240 <strspn@plt+0x893838>
   2c5a0:			; <UNDEFINED> instruction: 0xf0204620
   2c5a4:			; <UNDEFINED> instruction: 0x4628fe5d
   2c5a8:			; <UNDEFINED> instruction: 0xff20f01a
   2c5ac:	movwcs	r4, #2567	; 0xa07
   2c5b0:	ldrbtmi	r6, [sl], #-2656	; 0xfffff5a0
   2c5b4:	movwcs	lr, #2509	; 0x9cd
   2c5b8:	ldrmi	r4, [r9], -r5, lsl #20
   2c5bc:			; <UNDEFINED> instruction: 0xf024447a
   2c5c0:	subcs	pc, r0, r7, lsr #30
   2c5c4:	ldclt	0, cr11, [r0, #-12]!
   2c5c8:	andeq	sl, r5, lr, asr #10
   2c5cc:	ldrdeq	r9, [r7], -sl
   2c5d0:	andeq	r2, r3, r8, lsl #1
   2c5d4:			; <UNDEFINED> instruction: 0x460db538
   2c5d8:	strmi	r6, [r4], -r1, asr #18
   2c5dc:	ldc2l	0, cr15, [r6], #128	; 0x80
   2c5e0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2c5e4:			; <UNDEFINED> instruction: 0xff02f01a
   2c5e8:	ldmib	r4, {r8, r9, sp}^
   2c5ec:	strtmi	r1, [r0], -r6, lsl #4
   2c5f0:	cdp2	0, 3, cr15, cr10, cr0, {1}
   2c5f4:	ldmib	r4, {r1, r2, fp, lr}^
   2c5f8:	ldrbtmi	r1, [r8], #-519	; 0xfffffdf9
   2c5fc:	mrc2	0, 6, pc, cr0, cr10, {0}
   2c600:	strtmi	r6, [r0], -r1, ror #20
   2c604:	subcs	r4, r0, r8, lsr #15
   2c608:	svclt	0x0000bd38
   2c60c:	andeq	sl, r5, r2, ror #9
   2c610:	andeq	r2, r3, sl, ror #1
   2c614:			; <UNDEFINED> instruction: 0x4604b538
   2c618:	ldrbeq	r6, [fp, -r3, lsl #16]
   2c61c:	stmiavs	r3, {r0, r2, r5, r8, sl, ip, lr, pc}^
   2c620:	stmibvs	r1, {r0, r2, r3, r9, sl, lr}
   2c624:	bvs	ff0dadb8 <strspn@plt+0xff0c23b0>
   2c628:	cdp2	0, 1, cr15, cr14, cr0, {1}
   2c62c:	stmibvs	r1!, {r0, r1, r4, fp, lr}^
   2c630:			; <UNDEFINED> instruction: 0xf01a4478
   2c634:	bmi	4ec110 <strspn@plt+0x4d3708>
   2c638:	strtmi	r6, [r0], -r1, lsr #20
   2c63c:			; <UNDEFINED> instruction: 0xf021447a
   2c640:	ldmdami	r0, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   2c644:			; <UNDEFINED> instruction: 0xf01a4478
   2c648:			; <UNDEFINED> instruction: 0x4620fed1
   2c64c:	mrc2	0, 6, pc, cr12, cr12, {0}
   2c650:	strtmi	r6, [r0], -r1, ror #20
   2c654:	strtmi	r4, [r0], -r8, lsr #15
   2c658:	mcr2	0, 7, pc, cr0, cr12, {0}	; <UNPREDICTABLE>
   2c65c:	ldclt	0, cr2, [r8, #-0]
   2c660:	tstcs	r0, r8, lsl #12
   2c664:			; <UNDEFINED> instruction: 0xf898f020
   2c668:	stmdbvs	r1, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2c66c:	stc2	0, cr15, [lr], #128	; 0x80
   2c670:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2c674:	mrc2	0, 5, pc, cr10, cr10, {0}
   2c678:	ldclt	0, cr2, [r8, #-0]
   2c67c:	andeq	r6, r2, r4, lsl sl
   2c680:	andeq	r6, r4, r4, asr lr
   2c684:	andeq	sl, r5, r0, lsl #9
   2c688:	andeq	sl, r5, r2, asr r4
   2c68c:			; <UNDEFINED> instruction: 0x4604b538
   2c690:	stmdbvs	r1, {r0, r1, r2, r3, r8, sl, fp, lr}^
   2c694:			; <UNDEFINED> instruction: 0xf020447d
   2c698:	strtmi	pc, [r8], -r3, ror #27
   2c69c:	mcr2	0, 5, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
   2c6a0:			; <UNDEFINED> instruction: 0xf00869a0
   2c6a4:	stmibvs	r3!, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   2c6a8:	strle	r0, [r1], #-1627	; 0xfffff9a5
   2c6ac:	ldclt	0, cr2, [r8, #-288]!	; 0xfffffee0
   2c6b0:			; <UNDEFINED> instruction: 0xf01a4628
   2c6b4:	blhi	fe86c128 <strspn@plt+0xfe853720>
   2c6b8:			; <UNDEFINED> instruction: 0xf89cf00d
   2c6bc:			; <UNDEFINED> instruction: 0xf01a4628
   2c6c0:			; <UNDEFINED> instruction: 0x4620fe95
   2c6c4:	andcs	r6, r0, #135168	; 0x21000
   2c6c8:	blx	ce86fc <strspn@plt+0xccfcf4>
   2c6cc:	ldclt	0, cr2, [r8, #-288]!	; 0xfffffee0
   2c6d0:	andeq	sl, r5, r0, lsr r4
   2c6d4:	bmi	ff2e4 <strspn@plt+0xe68dc>
   2c6d8:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c6dc:	svclt	0x0000e77a
   2c6e0:	andeq	r6, r9, r8, lsl #11
   2c6e4:	strdeq	r0, [r0], -r4
   2c6e8:	bmi	ff2f8 <strspn@plt+0xe68f0>
   2c6ec:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c6f0:	svclt	0x0000e770
   2c6f4:	andeq	r6, r9, r4, ror r5
   2c6f8:	andeq	r0, r0, r4, asr #5
   2c6fc:	bmi	ff30c <strspn@plt+0xe6904>
   2c700:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c704:	svclt	0x0000e786
   2c708:	andeq	r6, r9, r0, ror #10
   2c70c:	strdeq	r0, [r0], -r4
   2c710:	bmi	ff320 <strspn@plt+0xe6918>
   2c714:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c718:	svclt	0x0000e77c
   2c71c:	andeq	r6, r9, ip, asr #10
   2c720:	andeq	r0, r0, r4, asr #5
   2c724:			; <UNDEFINED> instruction: 0x4604b510
   2c728:			; <UNDEFINED> instruction: 0xf0206941
   2c72c:	stmdami	r5, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   2c730:			; <UNDEFINED> instruction: 0xf01a4478
   2c734:			; <UNDEFINED> instruction: 0x4620fe5b
   2c738:			; <UNDEFINED> instruction: 0xf00b69a1
   2c73c:	subcs	pc, r0, r9, ror #21
   2c740:	svclt	0x0000bd10
   2c744:	muleq	r5, r4, r3
   2c748:			; <UNDEFINED> instruction: 0x4604b538
   2c74c:	ldrbeq	r6, [fp, -r3, lsl #16]
   2c750:	cfstrsmi	mvf13, [ip, #-68]	; 0xffffffbc
   2c754:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2c758:	ldc2	0, cr15, [r8], #-128	; 0xffffff80
   2c75c:			; <UNDEFINED> instruction: 0xf01a4628
   2c760:	stmibvs	r1!, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
   2c764:	strtmi	r2, [r0], -r1, lsl #4
   2c768:			; <UNDEFINED> instruction: 0xf9e2f00b
   2c76c:			; <UNDEFINED> instruction: 0xf01a4628
   2c770:	andcs	pc, r0, sp, lsr lr	; <UNPREDICTABLE>
   2c774:	stmibvs	r1, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   2c778:			; <UNDEFINED> instruction: 0xf00b2201
   2c77c:	ldrdcs	pc, [r0], -r9
   2c780:	svclt	0x0000bd38
   2c784:	andeq	sl, r5, lr, ror #6
   2c788:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c78c:	ldmdami	r9, {r0, r1, r2, r9, sl, lr}
   2c790:			; <UNDEFINED> instruction: 0xf8df4616
   2c794:	strmi	sl, [sp], -r4, rrx
   2c798:	ldrbtmi	r4, [sl], #1144	; 0x478
   2c79c:	mcr2	0, 1, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
   2c7a0:			; <UNDEFINED> instruction: 0xf8dfb1c6
   2c7a4:	stccc	0, cr8, [r1, #-352]	; 0xfffffea0
   2c7a8:	ldrsbls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2c7ac:	ldrbtmi	r2, [r8], #1024	; 0x400
   2c7b0:	ldmvs	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
   2c7b4:	bmi	4fe0bc <strspn@plt+0x4e56b4>
   2c7b8:	strle	r0, [r4, #-1947]	; 0xfffff865
   2c7bc:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2c7c0:	adcmi	r6, r3, #1769472	; 0x1b0000
   2c7c4:			; <UNDEFINED> instruction: 0xf815d910
   2c7c8:	strcc	r1, [r1], #-3841	; 0xfffff0ff
   2c7cc:	stc2l	0, cr15, [r8, #104]!	; 0x68
   2c7d0:	smlatble	r5, r6, r2, r4
   2c7d4:	pop	{r2, r3, fp, lr}
   2c7d8:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
   2c7dc:	mcrlt	0, 0, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
   2c7e0:			; <UNDEFINED> instruction: 0xf01a4648
   2c7e4:	strb	pc, [r4, r3, lsl #28]!	; <UNPREDICTABLE>
   2c7e8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2c7ec:	ldc2l	0, cr15, [lr, #104]!	; 0x68
   2c7f0:	svclt	0x0000e7f0
   2c7f4:	andeq	r5, r3, ip, asr #16
   2c7f8:	andeq	r6, r9, r6, asr #9
   2c7fc:	andeq	r1, r3, r2, asr #30
   2c800:	andeq	sl, r5, r4, lsl r3
   2c804:	andeq	r0, r0, r8, lsl r3
   2c808:	andeq	sl, r3, r2, lsl ip
   2c80c:	andeq	r6, r2, r2, lsr #19
   2c810:	stmdavs	r9, {r1, fp, lr}
   2c814:			; <UNDEFINED> instruction: 0xf01a4478
   2c818:	svclt	0x0000bdc3
   2c81c:	andeq	r1, r3, r4, ror #29
   2c820:	stmdavc	r9, {r1, fp, lr}
   2c824:			; <UNDEFINED> instruction: 0xf01a4478
   2c828:	svclt	0x0000bdbb
   2c82c:	ldrdeq	r1, [r3], -ip
   2c830:	ldrlt	r6, [r0, #-2059]!	; 0xfffff7f5
   2c834:	addlt	r4, r5, ip, lsl #12
   2c838:	bmi	87e8c0 <strspn@plt+0x865eb8>
   2c83c:	stmdbmi	r1!, {r8, sl, sp}
   2c840:	movwls	r4, #1144	; 0x478
   2c844:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2c848:	andls	r9, r3, r1, lsl #10
   2c84c:	stc2	0, cr15, [r8, #104]!	; 0x68
   2c850:	stmdals	r3, {r0, r1, r5, r6, fp, sp, lr}
   2c854:	andsle	r1, ip, r9, asr ip
   2c858:	ldmdbmi	ip, {r0, r1, r3, r4, r9, fp, lr}
   2c85c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2c860:	ldrbtmi	r3, [r9], #-1280	; 0xfffffb00
   2c864:	ldc2	0, cr15, [ip, #104]	; 0x68
   2c868:	mrrcne	8, 10, r6, sl, cr3
   2c86c:	bmi	6608e4 <strspn@plt+0x647edc>
   2c870:	ldmdami	r9, {r3, r4, r8, fp, lr}
   2c874:	movwls	r4, #1146	; 0x47a
   2c878:	movwcs	r4, #1145	; 0x479
   2c87c:	movwls	r4, #5240	; 0x1478
   2c880:	stc2	0, cr15, [lr, #104]	; 0x68
   2c884:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2c888:	pop	{r0, r2, ip, sp, pc}
   2c88c:			; <UNDEFINED> instruction: 0xf01a4030
   2c890:	bmi	51bf4c <strspn@plt+0x503544>
   2c894:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   2c898:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2c89c:			; <UNDEFINED> instruction: 0xf01a4478
   2c8a0:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   2c8a4:	mvnle	r1, sl, asr ip
   2c8a8:	ldmdbmi	r1, {r4, r9, fp, lr}
   2c8ac:	ldrbtmi	r4, [sl], #-2065	; 0xfffff7ef
   2c8b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2c8b4:	ldc2l	0, cr15, [r4, #-104]!	; 0xffffff98
   2c8b8:	svclt	0x0000e7e4
   2c8bc:	andeq	r6, r2, ip, asr #7
   2c8c0:	andeq	pc, r5, r0, asr #29
   2c8c4:	andeq	r8, r3, r2, ror #5
   2c8c8:	muleq	r5, r4, r5
   2c8cc:	andeq	sl, r5, r2, ror #4
   2c8d0:	andeq	r6, r5, r4, lsl #11
   2c8d4:	andeq	sl, r5, ip, asr #4
   2c8d8:	muleq	r2, r0, r3
   2c8dc:	andeq	r1, r3, r2, lsl #10
   2c8e0:	andeq	r6, r5, r8, asr r5
   2c8e4:	andeq	sl, r5, sl, lsr #4
   2c8e8:	andeq	r6, r2, r4, lsl lr
   2c8ec:	andeq	r6, r5, sl, asr #10
   2c8f0:	andeq	sl, r5, r4, lsl r2
   2c8f4:	strdeq	r6, [r2], -lr
   2c8f8:	cfstr32mi	mvfx11, [sp], {16}
   2c8fc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   2c900:	ldrmi	fp, [r8], -fp, lsl #2
   2c904:	stmdbmi	fp, {r4, r8, sl, fp, ip, sp, pc}
   2c908:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   2c90c:	blx	ff5e8998 <strspn@plt+0xff5cff90>
   2c910:	stmdavs	r0!, {r3, r4, r5, r8, fp, ip, sp, pc}
   2c914:	stcle	8, cr2, [r4, #-0]
   2c918:			; <UNDEFINED> instruction: 0xf0203007
   2c91c:	eorvs	r0, r0, r7
   2c920:	blmi	19bd68 <strspn@plt+0x183360>
   2c924:	adcmi	pc, r0, #1325400064	; 0x4f000000
   2c928:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
   2c92c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   2c930:	andeq	r7, fp, ip, ror #12
   2c934:	strdeq	r1, [r3], -lr
   2c938:	andeq	r7, fp, lr, lsr r6
   2c93c:	strmi	r2, [r8], -r0, lsl #21
   2c940:	addcs	fp, r0, #40, 30	; 0xa0
   2c944:			; <UNDEFINED> instruction: 0xf0174611
   2c948:	svclt	0x0000babf
   2c94c:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
   2c950:	addlt	r4, r6, ip, lsl #12
   2c954:	bmi	afea04 <strspn@plt+0xae5ffc>
   2c958:	stmdbmi	fp!, {r9, sl, sp}
   2c95c:	movwls	r4, #1144	; 0x478
   2c960:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2c964:	andls	r9, r3, r1, lsl #12
   2c968:	ldc2	0, cr15, [sl, #-104]	; 0xffffff98
   2c96c:	movwcs	r7, #2338	; 0x922
   2c970:	stmdals	r3, {r1, r2, r5, r8, sl, fp, lr}
   2c974:	movwcs	lr, #2509	; 0x9cd
   2c978:	bmi	97db74 <strspn@plt+0x96516c>
   2c97c:	andls	r4, r5, r9, lsr #12
   2c980:	strls	r4, [r3, #-1146]	; 0xfffffb86
   2c984:	stc2	0, cr15, [ip, #-104]	; 0xffffff98
   2c988:	stmdbls	r3, {r1, r5, r6, r8, fp, ip, sp, lr}
   2c98c:	stmdals	r5, {r8, r9, sp}
   2c990:	movwcs	lr, #2509	; 0x9cd
   2c994:	tstls	r4, pc, lsl sl
   2c998:	andls	r4, r3, sl, ror r4
   2c99c:	stc2	0, cr15, [r0, #-104]	; 0xffffff98
   2c9a0:	movwcs	r7, #2466	; 0x9a2
   2c9a4:	stmdals	r3, {r2, r8, fp, ip, pc}
   2c9a8:	movwcs	lr, #2509	; 0x9cd
   2c9ac:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
   2c9b0:	ldc2l	0, cr15, [r6], #104	; 0x68
   2c9b4:	bmi	686c48 <strspn@plt+0x66e240>
   2c9b8:	ldrdeq	lr, [r3, -sp]
   2c9bc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   2c9c0:			; <UNDEFINED> instruction: 0xf01a9601
   2c9c4:	stmiavs	r3!, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   2c9c8:	ldrdeq	lr, [r3, -sp]
   2c9cc:	movwls	r4, #2580	; 0xa14
   2c9d0:			; <UNDEFINED> instruction: 0x9601447a
   2c9d4:			; <UNDEFINED> instruction: 0xf01a9103
   2c9d8:	bmi	4ebd6c <strspn@plt+0x4d3364>
   2c9dc:	stmdbls	r3, {r1, r4, fp, lr}
   2c9e0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   2c9e4:	ldc2l	0, cr15, [ip], {26}
   2c9e8:	andseq	pc, r0, r4, lsl #2
   2c9ec:			; <UNDEFINED> instruction: 0xf0172110
   2c9f0:	stmdami	lr, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   2c9f4:	andlt	r4, r6, r8, ror r4
   2c9f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2c9fc:	ldcllt	0, cr15, [r6], #104	; 0x68
   2ca00:			; <UNDEFINED> instruction: 0x000262b0
   2ca04:	andeq	r1, r3, r8, asr #27
   2ca08:	andeq	r8, r3, r6, asr #3
   2ca0c:	andeq	sl, r5, ip, asr #2
   2ca10:			; <UNDEFINED> instruction: 0x00031db4
   2ca14:	andeq	r1, r3, r8, lsr #27
   2ca18:	muleq	r3, sl, sp
   2ca1c:	muleq	r3, r2, sp
   2ca20:	andeq	r1, r3, r8, lsl #27
   2ca24:	andeq	r1, r3, r0, lsl #27
   2ca28:	muleq	r2, sl, r2
   2ca2c:	muleq	r3, r4, r3
   2ca30:			; <UNDEFINED> instruction: 0x460cb570
   2ca34:			; <UNDEFINED> instruction: 0x46264a14
   2ca38:	ldmdami	r5, {r2, r4, r8, fp, lr}
   2ca3c:	cfldrsmi	mvf4, [r5, #-488]	; 0xfffffe18
   2ca40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2ca44:			; <UNDEFINED> instruction: 0xf01a447d
   2ca48:			; <UNDEFINED> instruction: 0xf856fcab
   2ca4c:			; <UNDEFINED> instruction: 0xf00a0b04
   2ca50:			; <UNDEFINED> instruction: 0x4628fe99
   2ca54:	stc2	0, cr15, [r4], #104	; 0x68
   2ca58:	ldrtmi	r4, [r1], -pc, lsl #22
   2ca5c:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
   2ca60:			; <UNDEFINED> instruction: 0xf0162002
   2ca64:			; <UNDEFINED> instruction: 0x4628fe5b
   2ca68:	ldc2	0, cr15, [sl], {26}
   2ca6c:			; <UNDEFINED> instruction: 0xf1044b0b
   2ca70:	andcs	r0, r4, #8, 2
   2ca74:	andcs	r4, r2, fp, ror r4
   2ca78:	mrc2	0, 2, pc, cr0, cr6, {0}
   2ca7c:	pop	{r3, fp, lr}
   2ca80:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   2ca84:	ldclt	0, cr15, [r2], #104	; 0x68
   2ca88:	andeq	r1, r3, r0, lsr sp
   2ca8c:	andeq	r8, r3, r8, ror #1
   2ca90:	andeq	r6, r2, sl, lsr r2
   2ca94:	andeq	sl, r5, r0, lsl #1
   2ca98:	andeq	r1, r3, sl, lsl sp
   2ca9c:	andeq	r1, r3, r4, lsl sp
   2caa0:	andeq	r1, r3, r6, lsl #6
   2caa4:	ldrmi	r4, [r1], -r8, lsl #12
   2caa8:			; <UNDEFINED> instruction: 0xf0202200
   2caac:	svclt	0x0000bb73
   2cab0:	tstcs	r3, r8, lsl #12
   2cab4:	svclt	0x00e6f00b
   2cab8:	ldrmi	r4, [r1], -r8, lsl #12
   2cabc:	svclt	0x00d2f00b
   2cac0:	ldrmi	r4, [r1], -r8, lsl #12
   2cac4:	bllt	268afc <strspn@plt+0x2500f4>
   2cac8:	tstcs	r3, r8, lsl #12
   2cacc:	stclt	0, cr15, [r0], #44	; 0x2c
   2cad0:	ldrmi	r4, [r1], -r8, lsl #12
   2cad4:	ldclt	0, cr15, [sl], {11}
   2cad8:	ldrmi	r4, [r1], -r8, lsl #12
   2cadc:	stmiblt	r6!, {r2, r3, ip, sp, lr, pc}
   2cae0:	mvnsmi	lr, #737280	; 0xb4000
   2cae4:	ldmdami	r7, {r1, r2, r9, sl, lr}
   2cae8:			; <UNDEFINED> instruction: 0xf8df0897
   2caec:			; <UNDEFINED> instruction: 0x460d905c
   2caf0:	ldrbtmi	r4, [r9], #1144	; 0x478
   2caf4:	ldc2l	0, cr15, [sl], #-104	; 0xffffff98
   2caf8:			; <UNDEFINED> instruction: 0xf8dfb1cf
   2cafc:	stccc	0, cr8, [r4, #-320]	; 0xfffffec0
   2cb00:	ldrbtmi	r2, [r8], #1024	; 0x400
   2cb04:			; <UNDEFINED> instruction: 0xf01ae001
   2cb08:	ldmvs	r3!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   2cb0c:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
   2cb10:	strle	r0, [r4, #-1947]	; 0xfffff865
   2cb14:	andcc	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   2cb18:	adcmi	r6, r3, #1769472	; 0x1b0000
   2cb1c:			; <UNDEFINED> instruction: 0xf855d90d
   2cb20:	strcc	r1, [r1], #-3844	; 0xfffff0fc
   2cb24:	blx	14e8bac <strspn@plt+0x14d01a4>
   2cb28:	strbmi	r4, [r0], -r7, lsr #5
   2cb2c:	stmdami	r9, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   2cb30:	mvnsmi	lr, #12386304	; 0xbd0000
   2cb34:			; <UNDEFINED> instruction: 0xf01a4478
   2cb38:	stmdami	r7, {r0, r3, r4, r6, sl, fp, ip, sp, pc}
   2cb3c:			; <UNDEFINED> instruction: 0xf01a4478
   2cb40:	ubfx	pc, r5, #24, #21
   2cb44:	strdeq	r5, [r3], -r4
   2cb48:	andeq	r6, r9, lr, ror #2
   2cb4c:	andeq	r9, r5, r2, asr #31
   2cb50:	andeq	r0, r0, r8, lsl r3
   2cb54:			; <UNDEFINED> instruction: 0x0003a8b8
   2cb58:	andeq	r6, r2, r0, asr r6
   2cb5c:	svcmi	0x00f0e92d
   2cb60:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   2cb64:	strmi	r8, [r7], -r2, lsl #22
   2cb68:			; <UNDEFINED> instruction: 0x46984dda
   2cb6c:	ldrdls	pc, [r4], -r1
   2cb70:	addlt	r4, fp, sp, ror r4
   2cb74:			; <UNDEFINED> instruction: 0xf0002a00
   2cb78:			; <UNDEFINED> instruction: 0xf8d28128
   2cb7c:	ldrmi	sl, [r6], -r0
   2cb80:	vmls.f<illegal width 8>	d20, d16, d2[2]
   2cb84:	ldmmi	r4, {r1, r3, r4, r6, r7, pc}^
   2cb88:			; <UNDEFINED> instruction: 0xf01a4478
   2cb8c:	stmdavs	r1!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   2cb90:	ldrtmi	r4, [r8], -sl, asr #12
   2cb94:			; <UNDEFINED> instruction: 0xf9def017
   2cb98:			; <UNDEFINED> instruction: 0xf0002810
   2cb9c:	stmiami	pc, {r0, r3, r5, r8, pc}^	; <UNPREDICTABLE>
   2cba0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cba4:			; <UNDEFINED> instruction: 0xf01a4478
   2cba8:	ldmdavs	r3!, {r0, r5, sl, fp, ip, sp, lr, pc}
   2cbac:	addmi	r6, fp, #6356992	; 0x610000
   2cbb0:	stmiami	fp, {r0, r2, ip, lr, pc}^
   2cbb4:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   2cbb8:	blx	ffce8c2a <strspn@plt+0xffcd0222>
   2cbbc:	stmiami	r9, {r0, r5, r6, fp, sp, lr}^
   2cbc0:			; <UNDEFINED> instruction: 0xf01a4478
   2cbc4:	stmiami	r8, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2cbc8:			; <UNDEFINED> instruction: 0xf01a4478
   2cbcc:	strbmi	pc, [fp], -pc, lsl #24	; <UNPREDICTABLE>
   2cbd0:			; <UNDEFINED> instruction: 0xf8cd4638
   2cbd4:	ldmib	r4, {pc}^
   2cbd8:			; <UNDEFINED> instruction: 0xf7fa2102
   2cbdc:	stmiavs	r3!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2cbe0:	bmi	ff0b4fe8 <strspn@plt+0xff09c5e0>
   2cbe4:	stmib	sp, {r1, r6, r7, fp, lr}^
   2cbe8:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   2cbec:	ldrbtmi	r4, [r8], #-2497	; 0xfffff63f
   2cbf0:			; <UNDEFINED> instruction: 0xf01a4479
   2cbf4:	stmdbvs	r6!, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2cbf8:	cfmadd32cs	mvax0, mvfx9, mvfx0, mvfx2
   2cbfc:	adcshi	pc, fp, r0
   2cc00:	popmi	{r0, r1, r5, r8, fp, sp, lr}
   2cc04:	mcr	4, 0, r4, cr8, cr8, {3}
   2cc08:			; <UNDEFINED> instruction: 0xf01a3a90
   2cc0c:	ldrtmi	pc, [r8], -pc, ror #23	; <UNPREDICTABLE>
   2cc10:	mrc2	7, 3, pc, cr2, cr15, {7}
   2cc14:	svclt	0x009c4286
   2cc18:	movwls	r9, #15106	; 0x3b02
   2cc1c:	msrhi	R9_usr, r0
   2cc20:	blcs	313834 <strspn@plt+0x2fae2c>
   2cc24:	addshi	pc, fp, r0, asr #4
   2cc28:	ldrtmi	r9, [r0], -r3, lsl #28
   2cc2c:	stcl	7, cr15, [r8, #-940]!	; 0xfffffc54
   2cc30:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2cc34:	addshi	pc, r3, r0
   2cc38:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   2cc3c:			; <UNDEFINED> instruction: 0x46321a90
   2cc40:			; <UNDEFINED> instruction: 0xf01e4638
   2cc44:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2cc48:	addhi	pc, fp, r0, asr #5
   2cc4c:	ldrbmi	r4, [r6], -fp, lsr #17
   2cc50:	ldrdls	pc, [ip], -sp
   2cc54:			; <UNDEFINED> instruction: 0xf01a4478
   2cc58:	blmi	feaabb84 <strspn@plt+0xfea9317c>
   2cc5c:			; <UNDEFINED> instruction: 0xf8da4aa9
   2cc60:	ldrbtmi	fp, [sl], #-0
   2cc64:	stmiapl	fp!, {r3, r9, ip, pc}^
   2cc68:	strhi	lr, [r1, #-2522]	; 0xfffff626
   2cc6c:	movwls	r9, #21513	; 0x5409
   2cc70:	movwvc	pc, #29954	; 0x7502	; <UNPREDICTABLE>
   2cc74:	strbmi	r9, [r4], -r7, lsl #6
   2cc78:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
   2cc7c:	bcc	4684a4 <strspn@plt+0x44fa9c>
   2cc80:	beq	4684e8 <strspn@plt+0x44fae0>
   2cc84:			; <UNDEFINED> instruction: 0xf01a4659
   2cc88:	blls	1ababc <strspn@plt+0x1930b4>
   2cc8c:			; <UNDEFINED> instruction: 0x46204a9f
   2cc90:	movwls	r4, #1736	; 0x6c8
   2cc94:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   2cc98:	movwls	r4, #5657	; 0x1619
   2cc9c:	stc2	0, cr15, [r6, #-140]!	; 0xffffff74
   2cca0:	ldmmi	fp, {r0, r3, r4, r6, r7, r8, sl, lr}
   2cca4:	movweq	pc, #49414	; 0xc106	; <UNPREDICTABLE>
   2cca8:	ldrbmi	fp, [r8], r8, lsr #30
   2ccac:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
   2ccb0:	blx	fe768d22 <strspn@plt+0xfe75031a>
   2ccb4:	bcs	33e5c4 <strspn@plt+0x325bbc>
   2ccb8:	andcs	fp, ip, #56, 30	; 0xe0
   2ccbc:	movweq	pc, #49570	; 0xc1a2	; <UNPREDICTABLE>
   2ccc0:	stccs	3, cr9, [r0], {4}
   2ccc4:	adchi	pc, r9, r0
   2ccc8:			; <UNDEFINED> instruction: 0xf0402c01
   2cccc:	ldcmi	0, cr8, [r1], {160}	; 0xa0
   2ccd0:	bmi	fe4758d8 <strspn@plt+0xfe45ced0>
   2ccd4:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   2ccd8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   2ccdc:	strls	r9, [r0], #-769	; 0xfffffcff
   2cce0:	stc2	0, cr15, [r4, #-140]	; 0xffffff74
   2cce4:	stmdale	r8, {r0, r6, r8, sl, fp, sp}
   2cce8:	strbeq	lr, [r5], #2820	; 0xb04
   2ccec:			; <UNDEFINED> instruction: 0xb12568e5
   2ccf0:	bls	147184 <strspn@plt+0x12e77c>
   2ccf4:			; <UNDEFINED> instruction: 0xf080429a
   2ccf8:	stmmi	r8, {r0, r3, r4, r5, r7, pc}
   2ccfc:			; <UNDEFINED> instruction: 0xf01a4478
   2cd00:			; <UNDEFINED> instruction: 0xf1b8fb75
   2cd04:	vmax.f32	d16, d0, d11
   2cd08:			; <UNDEFINED> instruction: 0xf10b80e1
   2cd0c:			; <UNDEFINED> instruction: 0xf02b0b03
   2cd10:	strbmi	r0, [fp, #2819]	; 0xb03
   2cd14:	sbcshi	pc, r0, r0, lsl #1
   2cd18:	stmdbeq	fp, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2cd1c:			; <UNDEFINED> instruction: 0xf1b9445e
   2cd20:	vmax.f32	d16, d0, d11
   2cd24:	ldrmi	r8, [r2, #172]!	; 0xac
   2cd28:	strlt	lr, [r0], #-2518	; 0xfffff62a
   2cd2c:	strhtle	r6, [r7], r5
   2cd30:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
   2cd34:	blx	16e8da6 <strspn@plt+0x16d039e>
   2cd38:	ldmdami	sl!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
   2cd3c:			; <UNDEFINED> instruction: 0xf01a4478
   2cd40:	stmdavs	r1!, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2cd44:			; <UNDEFINED> instruction: 0x46384652
   2cd48:			; <UNDEFINED> instruction: 0xf904f017
   2cd4c:	suble	r2, pc, r0, lsl r8	; <UNPREDICTABLE>
   2cd50:			; <UNDEFINED> instruction: 0xf04f4875
   2cd54:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
   2cd58:	blx	1268dca <strspn@plt+0x12503c2>
   2cd5c:			; <UNDEFINED> instruction: 0xf04fe725
   2cd60:	vnmls.f32	s0, s16, s0
   2cd64:			; <UNDEFINED> instruction: 0x21000a90
   2cd68:	ldc2	0, cr15, [r6, #-124]	; 0xffffff84
   2cd6c:			; <UNDEFINED> instruction: 0xf7eb4650
   2cd70:	stmdbvs	r3!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
   2cd74:	blls	d1984 <strspn@plt+0xb8f7c>
   2cd78:	stmdbmi	ip!, {r8, sl, sp}^
   2cd7c:	stmdami	sp!, {r2, r3, r5, r6, r9, fp, lr}^
   2cd80:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2cd84:	ldrbtmi	r3, [sl], #-1280	; 0xfffffb00
   2cd88:	tstls	r2, r8, ror r4
   2cd8c:	blx	268dfe <strspn@plt+0x2503f6>
   2cd90:	stmdami	sl!, {r0, r3, r5, r6, r9, fp, lr}^
   2cd94:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   2cd98:			; <UNDEFINED> instruction: 0xf01a4478
   2cd9c:	bmi	1a6b9a8 <strspn@plt+0x1a52fa0>
   2cda0:	strtmi	r9, [fp], -r1, lsl #10
   2cda4:	stmibvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   2cda8:	eorsvc	pc, sl, #8388608	; 0x800000
   2cdac:	bmi	19915b4 <strspn@plt+0x1978bac>
   2cdb0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   2cdb4:	blx	b68e4e <strspn@plt+0xb50446>
   2cdb8:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   2cdbc:	ldc	0, cr11, [sp], #44	; 0x2c
   2cdc0:	pop	{r1, r8, r9, fp, pc}
   2cdc4:			; <UNDEFINED> instruction: 0xf01a4ff0
   2cdc8:	stmdami	r0!, {r0, r4, r8, r9, fp, ip, sp, pc}^
   2cdcc:			; <UNDEFINED> instruction: 0xf01a4478
   2cdd0:	stmdavs	r1!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   2cdd4:	ldrtmi	r4, [r8], -sl, asr #12
   2cdd8:			; <UNDEFINED> instruction: 0xf8bcf017
   2cddc:	andle	r2, lr, r0, lsl r8
   2cde0:			; <UNDEFINED> instruction: 0xf04f485b
   2cde4:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
   2cde8:	blx	68e5a <strspn@plt+0x50452>
   2cdec:	strbt	r6, [r6], r1, ror #16
   2cdf0:			; <UNDEFINED> instruction: 0xf04f4858
   2cdf4:	ldrbtmi	r0, [r8], #-2306	; 0xfffff6fe
   2cdf8:	blx	ffe68e68 <strspn@plt+0xffe50460>
   2cdfc:	ldmdami	r6, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
   2ce00:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ce04:			; <UNDEFINED> instruction: 0xf01a4478
   2ce08:	stmdavs	r1!, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2ce0c:	ldmdami	r3, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
   2ce10:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2ce14:	blx	ff168e84 <strspn@plt+0xff15047c>
   2ce18:	bls	226bdc <strspn@plt+0x20e1d4>
   2ce1c:	strtmi	r4, [r1], -r3, lsr #12
   2ce20:	strls	r4, [r1], #-1576	; 0xfffff9d8
   2ce24:	bmi	13d162c <strspn@plt+0x13b8c24>
   2ce28:			; <UNDEFINED> instruction: 0xf023447a
   2ce2c:	ldccs	12, cr15, [r7, #-380]	; 0xfffffe84
   2ce30:	svcge	0x0063f63f
   2ce34:	bl	113a5c <strspn@plt+0xfb054>
   2ce38:			; <UNDEFINED> instruction: 0xf8d505c5
   2ce3c:	sfmcs	f4, 4, [r0], {40}	; 0x28
   2ce40:	svcge	0x005bf43f
   2ce44:	eorcc	pc, ip, #13959168	; 0xd50000
   2ce48:	addsmi	r9, sl, #4, 20	; 0x4000
   2ce4c:	svcge	0x0055f4ff
   2ce50:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   2ce54:	blx	ff2e8ec4 <strspn@plt+0xff2d04bc>
   2ce58:	stmdbls	r6, {r2, r9, fp, ip, pc}
   2ce5c:			; <UNDEFINED> instruction: 0x47a04638
   2ce60:	ldrtmi	lr, [r8], -fp, asr #14
   2ce64:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   2ce68:	ldrb	r9, [r9], r3
   2ce6c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   2ce70:	blx	fef68ee0 <strspn@plt+0xfef504d8>
   2ce74:	stmdbls	r6, {r2, r9, fp, ip, pc}
   2ce78:			; <UNDEFINED> instruction: 0x47a84638
   2ce7c:	stcls	7, cr14, [r9], {61}	; 0x3d
   2ce80:	svceq	0x0000f1b9
   2ce84:	ldmdami	r9!, {r0, r3, r4, ip, lr, pc}
   2ce88:			; <UNDEFINED> instruction: 0xf01a4478
   2ce8c:	vnmls.f32	s30, s17, s31
   2ce90:	stmdbls	r3, {r4, r7, r9, fp, ip, sp}
   2ce94:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   2ce98:	bl	fe8fdecc <strspn@plt+0xfe8e54c4>
   2ce9c:	movwcs	r0, #521	; 0x209
   2cea0:	blx	ff468f10 <strspn@plt+0xff450508>
   2cea4:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   2cea8:	blx	fe868f18 <strspn@plt+0xfe850510>
   2ceac:			; <UNDEFINED> instruction: 0xf7eb4650
   2ceb0:	stmdbvs	r3!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
   2ceb4:	ldrb	r9, [lr, -r2, lsl #6]
   2ceb8:	ldmib	sp, {r0, r3, sl, fp, ip, pc}^
   2cebc:	addsmi	r3, r3, #536870912	; 0x20000000
   2cec0:	stmdami	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
   2cec4:			; <UNDEFINED> instruction: 0xf01a4478
   2cec8:			; <UNDEFINED> instruction: 0xe7ebfa91
   2cecc:			; <UNDEFINED> instruction: 0xf1a99c09
   2ced0:	ldrb	r0, [r5, ip, lsl #18]
   2ced4:	strdeq	r6, [r9], -r0
   2ced8:			; <UNDEFINED> instruction: 0x00031cbc
   2cedc:	muleq	r3, r0, ip
   2cee0:	ldrdeq	r1, [r3], -lr
   2cee4:	andeq	lr, r2, ip, lsl lr
   2cee8:	ldrdeq	r1, [r3], -r4
   2ceec:			; <UNDEFINED> instruction: 0x00031bbe
   2cef0:	andeq	r6, r2, lr, lsl r0
   2cef4:	ldrdeq	r9, [r5], -r4
   2cef8:			; <UNDEFINED> instruction: 0x00031bb0
   2cefc:	muleq	r3, r0, r3
   2cf00:	andeq	r0, r0, ip, lsr r2
   2cf04:	muleq	r7, sl, r9
   2cf08:	andeq	r1, r3, sl, asr #22
   2cf0c:	andeq	r1, r3, sl, asr #22
   2cf10:	andeq	r1, r3, sl, lsr fp
   2cf14:	andeq	r9, r7, r6, lsr #18
   2cf18:	andeq	r1, r3, lr, lsl fp
   2cf1c:	andeq	r1, r3, ip, lsl #1
   2cf20:	muleq	r5, r2, sp
   2cf24:	andeq	r1, r3, r8, lsl #22
   2cf28:	ldrdeq	r1, [r3], -lr
   2cf2c:	andeq	r9, r5, r4, asr #26
   2cf30:	muleq	r3, r2, sl
   2cf34:	andeq	r5, r2, r4, lsl #29
   2cf38:	muleq	r3, r2, sl
   2cf3c:	andeq	r5, r2, r4, ror #29
   2cf40:	andeq	r9, r7, r8, asr r8
   2cf44:	andeq	r5, r3, r6, lsl #6
   2cf48:	andeq	r0, r3, lr, asr #31
   2cf4c:	andeq	r1, r3, r8, ror sl
   2cf50:	andeq	r1, r3, lr, asr #20
   2cf54:	andeq	r1, r3, lr, lsr sl
   2cf58:	andeq	r1, r3, r0, lsr sl
   2cf5c:	andeq	r5, r4, r2, ror #22
   2cf60:	andeq	r1, r3, r8, ror #19
   2cf64:	andeq	r1, r3, lr, lsr #19
   2cf68:	muleq	r3, r2, r9
   2cf6c:	andeq	r7, r2, ip, lsl #22
   2cf70:	andeq	sp, r3, lr, lsl #1
   2cf74:	andeq	sl, r3, r6, asr #10
   2cf78:	ldrdeq	r7, [r2], -r0
   2cf7c:	mvnsmi	lr, sp, lsr #18
   2cf80:	ldmdbmi	r7, {r0, r1, r2, r3, r9, sl, lr}
   2cf84:	blmi	5fe804 <strspn@plt+0x5e5dfc>
   2cf88:	ldrbtmi	fp, [r9], #-136	; 0xffffff78
   2cf8c:	stmiapl	fp, {r2, r4, r9, sl, lr}^
   2cf90:	movwls	r6, #30747	; 0x781b
   2cf94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cf98:	stmvs	r3, {r1, r3, r4, r8, ip, sp, pc}
   2cf9c:	ldrbeq	r4, [fp, -r5, lsl #12]
   2cfa0:	strtmi	sp, [r0], -lr, lsl #8
   2cfa4:			; <UNDEFINED> instruction: 0xf01f2100
   2cfa8:	bmi	42bf8c <strspn@plt+0x413584>
   2cfac:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2cfb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cfb4:	subsmi	r9, sl, r7, lsl #22
   2cfb8:	andlt	sp, r8, r0, lsl r1
   2cfbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2cfc0:	ldrmi	r4, [r1], -r8, ror #13
   2cfc4:			; <UNDEFINED> instruction: 0xf7f84642
   2cfc8:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   2cfcc:	ldrtmi	sp, [r3], -r9, ror #1
   2cfd0:			; <UNDEFINED> instruction: 0x4641463a
   2cfd4:			; <UNDEFINED> instruction: 0xf7ff4628
   2cfd8:	strb	pc, [r6, r1, asr #27]!	; <UNPREDICTABLE>
   2cfdc:	b	ffa6af90 <strspn@plt+0xffa52588>
   2cfe0:	ldrdeq	r5, [r9], -r6
   2cfe4:	andeq	r0, r0, r8, asr #4
   2cfe8:			; <UNDEFINED> instruction: 0x00095cb2
   2cfec:	addlt	fp, r9, r0, lsr r5
   2cff0:			; <UNDEFINED> instruction: 0x46154c10
   2cff4:			; <UNDEFINED> instruction: 0x466a4b10
   2cff8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   2cffc:	ldmdavs	fp, {r2, r9, sl, lr}
   2d000:			; <UNDEFINED> instruction: 0xf04f9307
   2d004:			; <UNDEFINED> instruction: 0xf7f80300
   2d008:	stmdblt	r8, {r0, r1, r2, r8, fp, ip, sp, lr, pc}^
   2d00c:	blmi	2bf840 <strspn@plt+0x2a6e38>
   2d010:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d014:	blls	207084 <strspn@plt+0x1ee67c>
   2d018:	qaddle	r4, sl, r8
   2d01c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   2d020:	ldrdcs	lr, [r2, -sp]
   2d024:	strtmi	r4, [r0], -fp, lsr #12
   2d028:	blx	fec690b0 <strspn@plt+0xfec506a8>
   2d02c:			; <UNDEFINED> instruction: 0xf7ebe7ee
   2d030:	svclt	0x0000eac0
   2d034:	andeq	r5, r9, r8, ror #24
   2d038:	andeq	r0, r0, r8, asr #4
   2d03c:	andeq	r5, r9, r0, asr ip
   2d040:	addlt	fp, r3, r0, lsr r5
   2d044:			; <UNDEFINED> instruction: 0x46044d11
   2d048:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2d04c:			; <UNDEFINED> instruction: 0xffbef01f
   2d050:			; <UNDEFINED> instruction: 0xf01a4628
   2d054:	stmibvs	r2!, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   2d058:			; <UNDEFINED> instruction: 0xf04f4620
   2d05c:	strdcs	r3, [r0, -pc]
   2d060:			; <UNDEFINED> instruction: 0xff8cf7ff
   2d064:			; <UNDEFINED> instruction: 0xf01a4628
   2d068:	bmi	2ab774 <strspn@plt+0x292d6c>
   2d06c:	stmibvs	r0!, {r8, r9, sp}^
   2d070:			; <UNDEFINED> instruction: 0x4619447a
   2d074:	eorsvc	pc, sl, #8388608	; 0x800000
   2d078:	movwcs	lr, #2509	; 0x9cd
   2d07c:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   2d080:			; <UNDEFINED> instruction: 0xf9c6f024
   2d084:	andlt	r2, r3, r0, asr #32
   2d088:	svclt	0x0000bd30
   2d08c:	andeq	r9, r5, sl, ror sl
   2d090:	andeq	r9, r7, ip, lsl #11
   2d094:	andeq	r5, r3, sl, lsr r0
   2d098:	blmi	bff958 <strspn@plt+0xbe6f50>
   2d09c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2d0a0:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   2d0a4:	stmdavs	r2, {r2, r9, sl, lr}
   2d0a8:	movwls	r6, #47131	; 0xb81b
   2d0ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d0b0:	streq	pc, [r4, #-18]	; 0xffffffee
   2d0b4:	stmdbvs	r1, {r0, r3, r4, r5, r8, ip, lr, pc}^
   2d0b8:			; <UNDEFINED> instruction: 0xff88f01f
   2d0bc:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   2d0c0:			; <UNDEFINED> instruction: 0xf994f01a
   2d0c4:	orrlt	r6, r0, r0, lsr #19
   2d0c8:	ldrbeq	r6, [fp, -r3, lsr #17]
   2d0cc:	strmi	sp, [r1], -sp, lsl #10
   2d0d0:	strtmi	sl, [r0], -r4, lsl #20
   2d0d4:			; <UNDEFINED> instruction: 0xf8a0f7f8
   2d0d8:	stmdbls	r5, {r4, r5, r8, ip, sp, pc}
   2d0dc:	strtmi	r4, [sl], -r0, lsr #12
   2d0e0:			; <UNDEFINED> instruction: 0xf01b9103
   2d0e4:	ands	pc, r5, r1, lsr r9	; <UNPREDICTABLE>
   2d0e8:	smlatbcs	r0, r0, r9, r6
   2d0ec:	blx	1569172 <strspn@plt+0x155076a>
   2d0f0:	strbcs	r4, [r0, #-2075]	; 0xfffff7e5
   2d0f4:			; <UNDEFINED> instruction: 0xf01a4478
   2d0f8:	bmi	6eb6e4 <strspn@plt+0x6d2cdc>
   2d0fc:	stmibvs	r0!, {r8, r9, sp}^
   2d100:			; <UNDEFINED> instruction: 0x4619447a
   2d104:	eorsvc	pc, sl, #8388608	; 0x800000
   2d108:	movwcs	lr, #2509	; 0x9cd
   2d10c:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   2d110:			; <UNDEFINED> instruction: 0xf97ef024
   2d114:	blmi	43f970 <strspn@plt+0x426f68>
   2d118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d11c:	blls	30718c <strspn@plt+0x2ee784>
   2d120:	tstle	r4, sl, asr r0
   2d124:	andlt	r4, sp, r8, lsr #12
   2d128:			; <UNDEFINED> instruction: 0xf01bbd30
   2d12c:	stmiavs	r3!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}^
   2d130:			; <UNDEFINED> instruction: 0xb12b9003
   2d134:	stmdami	lr, {r0, r9, sl, lr}
   2d138:			; <UNDEFINED> instruction: 0xf01a4478
   2d13c:			; <UNDEFINED> instruction: 0xe7d7f931
   2d140:	stmdbge	r3, {r0, r1, r5, r6, r7, r9, fp, sp, lr}
   2d144:	strtmi	r6, [r0], -r2, lsr #19
   2d148:			; <UNDEFINED> instruction: 0xff18f7ff
   2d14c:			; <UNDEFINED> instruction: 0xf7ebe7d0
   2d150:	svclt	0x0000ea30
   2d154:	andeq	r5, r9, r4, asr #23
   2d158:	andeq	r0, r0, r8, asr #4
   2d15c:	andeq	r9, r5, r6, lsl #20
   2d160:	ldrdeq	r9, [r5], -r0
   2d164:	strdeq	r9, [r7], -ip
   2d168:	andeq	r4, r3, sl, lsr #31
   2d16c:	andeq	r5, r9, r8, asr #22
   2d170:	andeq	r1, r3, r8, lsl r7
   2d174:	blmi	e7fa5c <strspn@plt+0xe67054>
   2d178:	mvnsmi	lr, sp, lsr #18
   2d17c:	sbcslt	r4, r8, sl, ror r4
   2d180:	ldmdami	r7!, {r2, r9, sl, lr}
   2d184:	tstls	r3, r5, lsl #26
   2d188:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   2d18c:	cmpls	r7, #1769472	; 0x1b0000
   2d190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d194:			; <UNDEFINED> instruction: 0xf92af01a
   2d198:			; <UNDEFINED> instruction: 0x71a4f44f
   2d19c:	strtmi	r9, [r0], -r3, lsl #20
   2d1a0:	strls	r2, [r1, #-768]	; 0xfffffd00
   2d1a4:			; <UNDEFINED> instruction: 0xf0209100
   2d1a8:	cmplt	r0, fp, lsl #21	; <UNPREDICTABLE>
   2d1ac:	blmi	affa68 <strspn@plt+0xae7060>
   2d1b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d1b4:	blls	1607224 <strspn@plt+0x15ee81c>
   2d1b8:	qdaddle	r4, sl, fp
   2d1bc:	pop	{r3, r4, r6, ip, sp, pc}
   2d1c0:			; <UNDEFINED> instruction: 0x460481f0
   2d1c4:	cdpmi	8, 2, cr4, cr9, cr8, {1}
   2d1c8:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   2d1cc:	svcmi	0x00294478
   2d1d0:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, sl, lr}
   2d1d4:			; <UNDEFINED> instruction: 0xf01a44f8
   2d1d8:	ldrbtmi	pc, [pc], #-2275	; 2d1e0 <strspn@plt+0x147d8>	; <UNPREDICTABLE>
   2d1dc:	stmdavs	r9!, {r2, r4, r5, r8, fp, ip, sp, pc}^
   2d1e0:			; <UNDEFINED> instruction: 0xf01a4630
   2d1e4:	strcc	pc, [r1], #-2269	; 0xfffff723
   2d1e8:	rscsle	r2, r8, r0, lsl #24
   2d1ec:			; <UNDEFINED> instruction: 0xf01a4640
   2d1f0:	bl	1ab5ec <strspn@plt+0x192be4>
   2d1f4:	ldrtmi	r0, [r8], -r4, lsl #7
   2d1f8:			; <UNDEFINED> instruction: 0xf01a6859
   2d1fc:	ldccs	8, cr15, [pc], #-836	; 2cec0 <strspn@plt+0x144b8>
   2d200:	ldmdami	sp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   2d204:	cfmulsmi	mvf2, mvf13, mvf0
   2d208:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2d20c:	svcmi	0x001d4478
   2d210:			; <UNDEFINED> instruction: 0xf8d5447e
   2d214:	ldrbtmi	r1, [r8], #260	; 0x104
   2d218:			; <UNDEFINED> instruction: 0xf8c2f01a
   2d21c:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   2d220:	ldrdcs	pc, [ip, -r5]
   2d224:			; <UNDEFINED> instruction: 0xf8d54630
   2d228:			; <UNDEFINED> instruction: 0xf01a1108
   2d22c:	strcc	pc, [r1], #-2233	; 0xfffff747
   2d230:	cfstr32cs	mvfx3, [r0], {8}
   2d234:			; <UNDEFINED> instruction: 0x4640d0f4
   2d238:			; <UNDEFINED> instruction: 0xf8d8f01a
   2d23c:	subne	lr, r2, #3489792	; 0x354000
   2d240:			; <UNDEFINED> instruction: 0xf01a4638
   2d244:	stccs	8, cr15, [r7], {173}	; 0xad
   2d248:	stmdami	pc, {r0, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   2d24c:			; <UNDEFINED> instruction: 0xf01a4478
   2d250:	str	pc, [fp, sp, asr #17]!
   2d254:	stmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d258:	andeq	r5, r9, r4, ror #21
   2d25c:	andeq	r0, r0, r8, asr #4
   2d260:	andeq	r9, r5, sl, lsr r9
   2d264:			; <UNDEFINED> instruction: 0x00095ab0
   2d268:	andeq	r1, r3, r8, lsr #18
   2d26c:	andeq	r5, r4, r4, lsr #15
   2d270:	strdeq	r9, [r5], -r0
   2d274:	muleq	r4, sl, r7
   2d278:	andeq	r1, r3, r0, lsl #18
   2d27c:	andeq	r1, r3, r8, lsl r9
   2d280:	andeq	r9, r5, lr, lsr #17
   2d284:	andeq	r1, r3, ip, lsl #18
   2d288:	andeq	r0, r3, ip, lsr fp
   2d28c:	ldrbmi	lr, [r0, sp, lsr #18]!
   2d290:			; <UNDEFINED> instruction: 0xf8df4615
   2d294:			; <UNDEFINED> instruction: 0xf6444670
   2d298:			; <UNDEFINED> instruction: 0xf8df5310
   2d29c:	vmlsl.s<illegal width 8>	q9, d8, d0[7]
   2d2a0:	ldrbtmi	r0, [ip], #-780	; 0xfffffcf4
   2d2a4:	smulllt	r4, r6, r9, r2
   2d2a8:	strmi	r5, [r4], -r2, lsr #17
   2d2ac:	subls	r6, r5, #1179648	; 0x120000
   2d2b0:	andeq	pc, r0, #79	; 0x4f
   2d2b4:			; <UNDEFINED> instruction: 0x81b5f000
   2d2b8:	adcshi	pc, pc, r0, asr #4
   2d2bc:	movwpl	pc, #17988	; 0x4644	; <UNPREDICTABLE>
   2d2c0:	movweq	pc, #49868	; 0xc2cc	; <UNPREDICTABLE>
   2d2c4:	vqsub.s8	d4, d16, d9
   2d2c8:			; <UNDEFINED> instruction: 0xf6448094
   2d2cc:	vsubw.s8	<illegal reg q10.5>, q6, d2
   2d2d0:	addsmi	r0, r9, #12, 6	; 0x30000000
   2d2d4:	andshi	pc, r1, #0, 4
   2d2d8:	movwpl	pc, #42564	; 0xa644	; <UNPREDICTABLE>
   2d2dc:	biceq	pc, r8, #200, 4	; 0x8000000c
   2d2e0:			; <UNDEFINED> instruction: 0xf0004299
   2d2e4:	stmdble	fp!, {r2, r3, r5, r9, pc}
   2d2e8:	tstpl	r1, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   2d2ec:	movtne	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   2d2f0:			; <UNDEFINED> instruction: 0xd1224299
   2d2f4:			; <UNDEFINED> instruction: 0xf0136803
   2d2f8:			; <UNDEFINED> instruction: 0xf0400804
   2d2fc:			; <UNDEFINED> instruction: 0xf8df82ac
   2d300:			; <UNDEFINED> instruction: 0xf8df260c
   2d304:	ldrbtmi	r3, [sl], #-1540	; 0xfffff9fc
   2d308:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d30c:	subsmi	r9, sl, r5, asr #22
   2d310:	rscshi	pc, r5, #64	; 0x40
   2d314:	sublt	r4, r6, r0, asr #12
   2d318:			; <UNDEFINED> instruction: 0x87f0e8bd
   2d31c:	movwpl	pc, #9796	; 0x2644	; <UNPREDICTABLE>
   2d320:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   2d324:			; <UNDEFINED> instruction: 0xf0004299
   2d328:	vrhadd.s8	d24, d11, d0
   2d32c:			; <UNDEFINED> instruction: 0xf6cb23fb
   2d330:	strmi	r7, [fp], #-1015	; 0xfffffc09
   2d334:	vqdmulh.s<illegal width 8>	d18, d0, d1
   2d338:			; <UNDEFINED> instruction: 0xf04f80f8
   2d33c:	ldrb	r0, [lr, r0, asr #16]
   2d340:	tstpl	r2, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   2d344:	tsteq	r0, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
   2d348:			; <UNDEFINED> instruction: 0xf0004299
   2d34c:			; <UNDEFINED> instruction: 0xf6448184
   2d350:	vsubw.s8	<illegal reg q10.5>, q4, d1
   2d354:	addsmi	r0, r9, #32, 6	; 0x80000000
   2d358:	stmdavs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   2d35c:	stmdaeq	r4, {r4, ip, sp, lr, pc}
   2d360:			; <UNDEFINED> instruction: 0xf8dfd0cd
   2d364:	ldrbtmi	r0, [r8], #-1452	; 0xfffffa54
   2d368:			; <UNDEFINED> instruction: 0xf840f01a
   2d36c:			; <UNDEFINED> instruction: 0x2120ab0a
   2d370:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d374:	strtmi	r1, [r0], -r0, lsl #6
   2d378:			; <UNDEFINED> instruction: 0xf0202300
   2d37c:	stmdacs	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
   2d380:	addhi	pc, r4, r0, asr #32
   2d384:	strvs	pc, [ip, #2271]	; 0x8df
   2d388:			; <UNDEFINED> instruction: 0xf8df2500
   2d38c:			; <UNDEFINED> instruction: 0xf04f458c
   2d390:			; <UNDEFINED> instruction: 0xf8df0880
   2d394:	ldrbtmi	r0, [lr], #-1416	; 0xfffffa78
   2d398:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   2d39c:			; <UNDEFINED> instruction: 0xf826f01a
   2d3a0:			; <UNDEFINED> instruction: 0xf1044632
   2d3a4:	tstcs	r0, r4, lsr #6
   2d3a8:	strcc	lr, [r0, #-2509]	; 0xfffff633
   2d3ac:			; <UNDEFINED> instruction: 0xf89d462b
   2d3b0:	ldrtcc	r0, [r0], #-40	; 0xffffffd8
   2d3b4:			; <UNDEFINED> instruction: 0xf0239609
   2d3b8:			; <UNDEFINED> instruction: 0xf8dff999
   2d3bc:	ldrbtmi	r0, [r8], #-1380	; 0xfffffa9c
   2d3c0:			; <UNDEFINED> instruction: 0xf814f01a
   2d3c4:	strtmi	r9, [fp], -r9, lsl #20
   2d3c8:	stmdals	fp, {r0, r3, r5, r9, sl, lr}
   2d3cc:	strls	r9, [r0], #-1281	; 0xfffffaff
   2d3d0:			; <UNDEFINED> instruction: 0xf81ef024
   2d3d4:			; <UNDEFINED> instruction: 0x0110e9dd
   2d3d8:	andcc	lr, lr, #3620864	; 0x374000
   2d3dc:	smlabteq	r2, sp, r9, lr
   2d3e0:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2d3e4:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   2d3e8:	andne	lr, ip, #3620864	; 0x374000
   2d3ec:			; <UNDEFINED> instruction: 0xffd8f019
   2d3f0:			; <UNDEFINED> instruction: 0xf644e785
   2d3f4:	vrsra.s8	d21, d6, #4
   2d3f8:	addsmi	r0, r9, #24, 6	; 0x60000000
   2d3fc:			; <UNDEFINED> instruction: 0xf644d849
   2d400:	vrsra.s8	d21, d4, #4
   2d404:	addsmi	r0, r9, #24, 6	; 0x60000000
   2d408:	mrshi	pc, (UNDEF: 102)	; <UNPREDICTABLE>
   2d40c:	movwpl	pc, #34372	; 0x8644	; <UNPREDICTABLE>
   2d410:	tsteq	r0, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   2d414:			; <UNDEFINED> instruction: 0xd1904299
   2d418:			; <UNDEFINED> instruction: 0xf0136803
   2d41c:			; <UNDEFINED> instruction: 0xf0000604
   2d420:	stmiavs	r3, {r0, r1, r9, pc}^
   2d424:			; <UNDEFINED> instruction: 0xf0002b00
   2d428:			; <UNDEFINED> instruction: 0xf8df825a
   2d42c:			; <UNDEFINED> instruction: 0xf04f04fc
   2d430:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
   2d434:			; <UNDEFINED> instruction: 0xffdaf019
   2d438:			; <UNDEFINED> instruction: 0xf644e761
   2d43c:	vsubw.s8	<illegal reg q10.5>, q2, d15
   2d440:	addsmi	r0, r9, #12, 6	; 0x30000000
   2d444:	rschi	pc, r8, r0
   2d448:	adchi	pc, fp, r0, asr #4
   2d44c:	movwpl	pc, #30276	; 0x7644	; <UNPREDICTABLE>
   2d450:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   2d454:			; <UNDEFINED> instruction: 0xf0004299
   2d458:	ldmdble	pc!, {r1, r2, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
   2d45c:	movwpl	pc, #54852	; 0xd644	; <UNPREDICTABLE>
   2d460:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   2d464:			; <UNDEFINED> instruction: 0xd1594299
   2d468:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2d46c:			; <UNDEFINED> instruction: 0xf0194478
   2d470:	blge	2ed36c <strspn@plt+0x2d4964>
   2d474:	tstcs	r4, r0, lsr #12
   2d478:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d47c:	movwcs	r1, #768	; 0x300
   2d480:			; <UNDEFINED> instruction: 0xf91ef020
   2d484:	stmdacs	r0, {r2, r9, sl, lr}
   2d488:			; <UNDEFINED> instruction: 0x81b7f000
   2d48c:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d490:			; <UNDEFINED> instruction: 0xf644e735
   2d494:	vrsra.s8	d21, d8, #4
   2d498:	addsmi	r0, r9, #48, 6	; 0xc0000000
   2d49c:	svcge	0x004df47f
   2d4a0:	streq	pc, [ip], #2271	; 0x8df
   2d4a4:			; <UNDEFINED> instruction: 0xf0194478
   2d4a8:	blge	4ed334 <strspn@plt+0x4d492c>
   2d4ac:	teqcs	r0, sl, lsr #12
   2d4b0:	stmib	sp, {r5, r9, sl, lr}^
   2d4b4:	movwcs	r1, #768	; 0x300
   2d4b8:			; <UNDEFINED> instruction: 0xf902f020
   2d4bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2d4c0:	ldmib	sp, {r2, r5, r6, r7, r8, ip, lr, pc}^
   2d4c4:			; <UNDEFINED> instruction: 0xf04f2318
   2d4c8:	ldmib	sp, {r7, fp}^
   2d4cc:	ldmib	sp, {r1, r3, r4, r8}^
   2d4d0:	stmib	sp, {r1, r2, r4, r8, r9, sl, sp, lr}^
   2d4d4:	ldmib	sp, {r2, r8, r9, sp}^
   2d4d8:	stmib	sp, {r2, r4, r8, r9, sp}^
   2d4dc:			; <UNDEFINED> instruction: 0xf8df0106
   2d4e0:	stmib	sp, {r2, r4, r6, sl}^
   2d4e4:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   2d4e8:	tstcs	r2, #3620864	; 0x374000
   2d4ec:	strvs	lr, [r2, -sp, asr #19]
   2d4f0:			; <UNDEFINED> instruction: 0xff56f019
   2d4f4:	strbmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d4f8:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d4fc:			; <UNDEFINED> instruction: 0xf89d462b
   2d500:	ldrbtmi	r0, [ip], #-112	; 0xffffff90
   2d504:	tstcs	r0, sl, ror r4
   2d508:	strls	r9, [r0], #-1281	; 0xfffffaff
   2d50c:			; <UNDEFINED> instruction: 0xf8eef023
   2d510:	strteq	pc, [ip], #-2271	; 0xfffff721
   2d514:			; <UNDEFINED> instruction: 0xf0194478
   2d518:	ldrbt	pc, [r0], r9, ror #30	; <UNPREDICTABLE>
   2d51c:	tstpl	r7, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   2d520:	movweq	pc, #33480	; 0x82c8	; <UNPREDICTABLE>
   2d524:			; <UNDEFINED> instruction: 0xf47f4299
   2d528:			; <UNDEFINED> instruction: 0xf8dfaf08
   2d52c:	ldrbtmi	r0, [r8], #-1048	; 0xfffffbe8
   2d530:			; <UNDEFINED> instruction: 0xff5cf019
   2d534:	tstcs	r8, sl, lsl #22
   2d538:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d53c:	strtmi	r1, [r0], -r0, lsl #6
   2d540:			; <UNDEFINED> instruction: 0xf0202300
   2d544:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   2d548:	ldmmi	pc!, {r5, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   2d54c:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d550:	stmdbls	sl, {r0, r1, r3, r9, fp, ip, pc}
   2d554:			; <UNDEFINED> instruction: 0xf0194478
   2d558:	ldrb	pc, [r0], r3, lsr #30	; <UNPREDICTABLE>
   2d55c:	tstpl	r4, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   2d560:	tsteq	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   2d564:			; <UNDEFINED> instruction: 0xf47f4299
   2d568:	ldmmi	r8!, {r3, r5, r6, r7, r9, sl, fp, sp, pc}^
   2d56c:			; <UNDEFINED> instruction: 0xf0194478
   2d570:	blge	2ed26c <strspn@plt+0x2d4864>
   2d574:			; <UNDEFINED> instruction: 0x462a2110
   2d578:	movwne	lr, #2509	; 0x9cd
   2d57c:	movwcs	r4, #1568	; 0x620
   2d580:			; <UNDEFINED> instruction: 0xf89ef020
   2d584:	orrle	r2, r1, r0, lsl #16
   2d588:	strmi	lr, [ip, #-2525]	; 0xfffff623
   2d58c:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d590:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, fp, lr}^
   2d594:	ldrbtmi	r2, [r8], #-778	; 0xfffffcf6
   2d598:	strmi	lr, [r0, #-2509]	; 0xfffff633
   2d59c:			; <UNDEFINED> instruction: 0xff00f019
   2d5a0:			; <UNDEFINED> instruction: 0xf644e6ad
   2d5a4:	vsubw.s8	<illegal reg q10.5>, q2, d14
   2d5a8:	addsmi	r0, r9, #4, 6	; 0x10000000
   2d5ac:	tsthi	r3, r0	; <UNPREDICTABLE>
   2d5b0:			; <UNDEFINED> instruction: 0xf644d91a
   2d5b4:	vsubw.s8	<illegal reg q10.5>, q2, d12
   2d5b8:	addsmi	r0, r9, #8, 6	; 0x20000000
   2d5bc:	mrcge	6, 5, APSR_nzcv, cr13, cr15, {1}
   2d5c0:	movwpl	pc, #42564	; 0xa644	; <UNPREDICTABLE>
   2d5c4:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   2d5c8:			; <UNDEFINED> instruction: 0xf67f4299
   2d5cc:	stmiami	r1!, {r0, r1, r2, r5, r7, r9, sl, fp, sp, pc}^
   2d5d0:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d5d4:			; <UNDEFINED> instruction: 0xf0194478
   2d5d8:	bmi	ff82d204 <strspn@plt+0xff8147fc>
   2d5dc:	strtmi	r4, [r0], -r9, lsr #12
   2d5e0:			; <UNDEFINED> instruction: 0xf020447a
   2d5e4:			; <UNDEFINED> instruction: 0xe68af97b
   2d5e8:	tstpl	r3, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   2d5ec:			; <UNDEFINED> instruction: 0xf47f4299
   2d5f0:	ldmmi	sl, {r2, r5, r7, r9, sl, fp, sp, pc}^
   2d5f4:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d5f8:			; <UNDEFINED> instruction: 0xf0194478
   2d5fc:	bmi	ff66d1e0 <strspn@plt+0xff6547d8>
   2d600:	strtmi	r2, [r8], -r0, lsl #6
   2d604:			; <UNDEFINED> instruction: 0x4619447a
   2d608:	stmib	sp, {r3, r4, r9, ip, sp}^
   2d60c:	bmi	ff576214 <strspn@plt+0xff55d80c>
   2d610:			; <UNDEFINED> instruction: 0xf023447a
   2d614:	ldrbt	pc, [r2], -fp, ror #16	; <UNPREDICTABLE>
   2d618:			; <UNDEFINED> instruction: 0xf0106800
   2d61c:			; <UNDEFINED> instruction: 0xf43f0804
   2d620:	ldmmi	r1, {r1, r2, r3, r5, r6, r9, sl, fp, sp, pc}^
   2d624:			; <UNDEFINED> instruction: 0xf0194478
   2d628:	blge	2ed1b4 <strspn@plt+0x2d47ac>
   2d62c:	strtmi	r2, [sl], -ip, lsl #2
   2d630:	movwne	lr, #2509	; 0x9cd
   2d634:	movwcs	r4, #1568	; 0x620
   2d638:			; <UNDEFINED> instruction: 0xf842f020
   2d63c:			; <UNDEFINED> instruction: 0xf47f2800
   2d640:	stmiami	sl, {r0, r2, r5, r8, r9, sl, fp, sp, pc}^
   2d644:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d648:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   2d64c:	ldrbtmi	r1, [r8], #-522	; 0xfffffdf6
   2d650:	mcr2	0, 5, pc, cr6, cr9, {0}	; <UNPREDICTABLE>
   2d654:	stmdavs	r0, {r0, r1, r4, r6, r9, sl, sp, lr, pc}
   2d658:	stmdaeq	r4, {r4, ip, sp, lr, pc}
   2d65c:	mcrge	4, 2, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   2d660:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   2d664:	mcr2	0, 6, pc, cr2, cr9, {0}	; <UNPREDICTABLE>
   2d668:	tstcs	r0, sl, lsl #22
   2d66c:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d670:	strtmi	r1, [r0], -r0, lsl #6
   2d674:			; <UNDEFINED> instruction: 0xf0202300
   2d678:	stmdacs	r0, {r0, r1, r5, fp, ip, sp, lr, pc}
   2d67c:	svcge	0x0006f47f
   2d680:			; <UNDEFINED> instruction: 0xf04f990d
   2d684:	ldmmi	fp!, {r7, fp}
   2d688:	movwcs	lr, #47581	; 0xb9dd
   2d68c:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   2d690:			; <UNDEFINED> instruction: 0xf019990a
   2d694:	ldrt	pc, [r2], -r5, lsl #29	; <UNPREDICTABLE>
   2d698:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
   2d69c:	mcr2	0, 5, pc, cr6, cr9, {0}	; <UNPREDICTABLE>
   2d6a0:	tstcs	r8, sl, lsl #22
   2d6a4:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d6a8:	strtmi	r1, [r0], -r0, lsl #6
   2d6ac:			; <UNDEFINED> instruction: 0xf0202300
   2d6b0:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   2d6b4:	mcrge	4, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   2d6b8:			; <UNDEFINED> instruction: 0xf04f9b0d
   2d6bc:	ldmib	sp, {r7, fp}^
   2d6c0:	stmiami	lr!, {r1, r2, r3, r8, sl, lr}
   2d6c4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   2d6c8:	movwcs	lr, #43485	; 0xa9dd
   2d6cc:	strmi	lr, [r2, #-2509]	; 0xfffff633
   2d6d0:	mcr2	0, 3, pc, cr6, cr9, {0}	; <UNPREDICTABLE>
   2d6d4:	stmdavs	r0, {r0, r1, r4, r9, sl, sp, lr, pc}
   2d6d8:	stmdaeq	r4, {r4, ip, sp, lr, pc}
   2d6dc:	cfmvdhrge	mvd15, pc
   2d6e0:			; <UNDEFINED> instruction: 0xf04f48a7
   2d6e4:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
   2d6e8:	mcr2	0, 4, pc, cr0, cr9, {0}	; <UNPREDICTABLE>
   2d6ec:	strtmi	r4, [r9], -r5, lsr #21
   2d6f0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2d6f4:			; <UNDEFINED> instruction: 0xfffaf01f
   2d6f8:	stmiami	r3!, {r0, r9, sl, sp, lr, pc}
   2d6fc:			; <UNDEFINED> instruction: 0xf0194478
   2d700:	blge	2ed0dc <strspn@plt+0x2d46d4>
   2d704:	tstcs	ip, r0, lsr #12
   2d708:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   2d70c:	movwcs	r1, #768	; 0x300
   2d710:			; <UNDEFINED> instruction: 0xffd6f01f
   2d714:	stmdacs	r0, {r2, r9, sl, lr}
   2d718:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {3}
   2d71c:			; <UNDEFINED> instruction: 0xf04f489b
   2d720:	bls	2ef928 <strspn@plt+0x2d6f20>
   2d724:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
   2d728:	mrc2	0, 1, pc, cr10, cr9, {0}
   2d72c:	strtmi	r9, [r1], -ip, lsl #16
   2d730:			; <UNDEFINED> instruction: 0xf832f01f
   2d734:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
   2d738:	mrc2	0, 2, pc, cr8, cr9, {0}
   2d73c:	stmdavs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   2d740:	stmdaeq	r4, {r4, ip, sp, lr, pc}
   2d744:	cfldrdge	mvd15, [fp, #252]	; 0xfc
   2d748:	mrcge	8, 0, r4, cr2, cr2, {4}
   2d74c:			; <UNDEFINED> instruction: 0xf0194478
   2d750:	strtmi	pc, [sl], -sp, asr #28
   2d754:	strtmi	r2, [r0], -r8, asr #3
   2d758:	strls	r2, [r1], -r0, lsl #6
   2d75c:			; <UNDEFINED> instruction: 0xf01f9100
   2d760:	strmi	pc, [r5], -pc, lsr #31
   2d764:			; <UNDEFINED> instruction: 0xf47f2800
   2d768:	stmmi	fp, {r0, r4, r7, r9, sl, fp, sp, pc}
   2d76c:			; <UNDEFINED> instruction: 0xf8df4634
   2d770:	ldrbtmi	sl, [r8], #-556	; 0xfffffdd4
   2d774:	eorhi	pc, r8, #14614528	; 0xdf0000
   2d778:	mrc2	0, 1, pc, cr8, cr9, {0}
   2d77c:	bmi	fe2bfda8 <strspn@plt+0xfe2a73a0>
   2d780:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2d784:	ldrbtmi	r9, [sl], #-2066	; 0xfffff7ee
   2d788:	strls	r3, [r1, #-316]	; 0xfffffec4
   2d78c:	strdls	r4, [r0, -sl]
   2d790:			; <UNDEFINED> instruction: 0xf0224629
   2d794:	stmmi	r5, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2d798:	ldrbtmi	r9, [r8], #2323	; 0x913
   2d79c:			; <UNDEFINED> instruction: 0xf8df4478
   2d7a0:			; <UNDEFINED> instruction: 0xf0199210
   2d7a4:	stmmi	r3, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2d7a8:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
   2d7ac:	mrc2	0, 0, pc, cr14, cr9, {0}
   2d7b0:	cmple	r6, r0, lsl #26
   2d7b4:			; <UNDEFINED> instruction: 0xf0194650
   2d7b8:	stmiavs	r1!, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   2d7bc:			; <UNDEFINED> instruction: 0xf0194640
   2d7c0:	strbmi	pc, [r8], -pc, ror #27	; <UNPREDICTABLE>
   2d7c4:	mrc2	0, 0, pc, cr2, cr9, {0}
   2d7c8:	strbmi	r6, [r0], -r1, ror #17
   2d7cc:	stc2l	0, cr15, [r8, #100]!	; 0x64
   2d7d0:	strcc	r3, [r8], #-1281	; 0xfffffaff
   2d7d4:	stmdavs	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d7d8:	stmdaeq	r4, {r4, ip, sp, lr, pc}
   2d7dc:	cfstrsge	mvf15, [pc, #252]	; 2d8e0 <strspn@plt+0x14ed8>
   2d7e0:			; <UNDEFINED> instruction: 0xf04f4875
   2d7e4:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
   2d7e8:	mcr2	0, 0, pc, cr0, cr9, {0}	; <UNPREDICTABLE>
   2d7ec:			; <UNDEFINED> instruction: 0x46294a73
   2d7f0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2d7f4:			; <UNDEFINED> instruction: 0xff7af01f
   2d7f8:	ldmdami	r1!, {r0, r7, r8, sl, sp, lr, pc}^
   2d7fc:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d800:			; <UNDEFINED> instruction: 0xf0194478
   2d804:	bmi	1c2cfd8 <strspn@plt+0x1c145d0>
   2d808:	strtmi	r9, [r3], -sl, lsl #16
   2d80c:			; <UNDEFINED> instruction: 0x4621447a
   2d810:	andls	r3, r0, #12, 4	; 0xc0000000
   2d814:	strls	r4, [r1], #-2668	; 0xfffff594
   2d818:			; <UNDEFINED> instruction: 0xf022447a
   2d81c:	stmdami	fp!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2d820:			; <UNDEFINED> instruction: 0xf0194478
   2d824:	strb	pc, [sl, #-3555]!	; 0xfffff21d	; <UNPREDICTABLE>
   2d828:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   2d82c:	ldc2l	0, cr15, [lr, #100]	; 0x64
   2d830:	strtmi	sl, [r0], -sl, lsl #18
   2d834:	ldrtmi	r4, [r3], -sl, lsr #12
   2d838:	stmib	sp, {r4, sl, sp}^
   2d83c:			; <UNDEFINED> instruction: 0xf01f4100
   2d840:			; <UNDEFINED> instruction: 0x4680ff3f
   2d844:			; <UNDEFINED> instruction: 0xf47f2800
   2d848:	stmdami	r2!, {r0, r5, r9, sl, fp, sp, pc}^
   2d84c:	ldrbtmi	r9, [r8], #-2317	; 0xfffff6f3
   2d850:	stc2	0, cr15, [r6, #100]!	; 0x64
   2d854:			; <UNDEFINED> instruction: 0x4629e553
   2d858:	stmeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d85c:	stc2	7, cr15, [sl], {255}	; 0xff
   2d860:	ldmdami	sp, {r0, r2, r3, r6, r8, sl, sp, lr, pc}^
   2d864:	ldrbtmi	r4, [r8], #-3933	; 0xfffff0a3
   2d868:	stc2l	0, cr15, [r0, #100]	; 0x64
   2d86c:	ldrbtmi	r4, [pc], #-2140	; 2d874 <strspn@plt+0x14e6c>
   2d870:			; <UNDEFINED> instruction: 0xf0194478
   2d874:	stmiavs	r1!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2d878:			; <UNDEFINED> instruction: 0xf0194638
   2d87c:	ldmdami	r9, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   2d880:			; <UNDEFINED> instruction: 0xf0194478
   2d884:	stmiavs	r1!, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   2d888:			; <UNDEFINED> instruction: 0xf0194638
   2d88c:	stccs	13, cr15, [r7, #-548]	; 0xfffffddc
   2d890:	ldmdami	r5, {r1, r2, r3, r4, r7, r8, ip, lr, pc}^
   2d894:	cfldrdmi	mvd2, [r5, #-0]
   2d898:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   2d89c:	svcmi	0x00554478
   2d8a0:	stc2	0, cr15, [r4, #100]!	; 0x64
   2d8a4:	ldrbtmi	r4, [r8], #1149	; 0x47d
   2d8a8:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2d8ac:	strtmi	r9, [r8], -r4, lsr #18
   2d8b0:	ldc2l	0, cr15, [r6, #-100]!	; 0xffffff9c
   2d8b4:	cfstrscs	mvf3, [r0], {1}
   2d8b8:			; <UNDEFINED> instruction: 0x4640d0f8
   2d8bc:	ldc2	0, cr15, [r6, #100]	; 0x64
   2d8c0:	orreq	lr, r4, #6144	; 0x1800
   2d8c4:	ldcvs	6, cr4, [r9], {56}	; 0x38
   2d8c8:	stc2l	0, cr15, [sl, #-100]!	; 0xffffff9c
   2d8cc:	mvnsle	r2, pc, lsl ip
   2d8d0:			; <UNDEFINED> instruction: 0xf04f4849
   2d8d4:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
   2d8d8:	stc2	0, cr15, [r8, #100]	; 0x64
   2d8dc:	blge	2e6d20 <strspn@plt+0x2ce318>
   2d8e0:	andscs	r4, r0, #42991616	; 0x2900000
   2d8e4:	ldc2l	0, cr15, [sl, #-116]!	; 0xffffff8c
   2d8e8:			; <UNDEFINED> instruction: 0xf47f2800
   2d8ec:	stmdami	r3, {r1, r2, r3, r4, r7, r8, sl, fp, sp, pc}^
   2d8f0:	movwcs	lr, #47581	; 0xb9dd
   2d8f4:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
   2d8f8:	ldc2l	0, cr15, [r2, #-100]	; 0xffffff9c
   2d8fc:			; <UNDEFINED> instruction: 0xf7eae595
   2d900:	svclt	0x0000ee58
   2d904:			; <UNDEFINED> instruction: 0x000959be
   2d908:	andeq	r0, r0, r8, asr #4
   2d90c:	andeq	r5, r9, sl, asr r9
   2d910:	andeq	r9, r5, lr, asr r7
   2d914:	andeq	r1, r3, sl, asr #17
   2d918:	andeq	r9, r7, ip, lsr r8
   2d91c:	andeq	ip, r2, r6, lsl r5
   2d920:	andeq	r7, r2, sl, ror sl
   2d924:	andeq	r1, r3, r2, lsl #17
   2d928:	andeq	r0, r3, r6, asr r9
   2d92c:	andeq	r9, r5, r8, asr r6
   2d930:	andeq	r9, r5, r0, lsr #12
   2d934:	ldrdeq	r1, [r3], -lr
   2d938:	ldrdeq	r9, [r7], -r2
   2d93c:	andeq	r1, r3, ip, lsl #14
   2d940:	andeq	r0, r3, r4, ror r8
   2d944:	muleq	r5, r6, r5
   2d948:	strdeq	r1, [r3], -r0
   2d94c:	andeq	r9, r5, r8, asr r5
   2d950:	andeq	r1, r3, r6, asr #11
   2d954:	strdeq	r9, [r5], -r0
   2d958:	andeq	r7, r2, ip, lsl r8
   2d95c:	andeq	r9, r5, ip, asr #9
   2d960:	ldrdeq	r9, [r7], -r0
   2d964:	andeq	r1, r3, ip, lsr r6
   2d968:	andeq	r9, r5, r0, lsr #9
   2d96c:	andeq	r1, r3, lr, asr #11
   2d970:	andeq	r9, r5, r2, ror #8
   2d974:	andeq	r1, r3, sl, ror #12
   2d978:	andeq	r9, r5, sl, lsr #8
   2d97c:	ldrdeq	r1, [r3], -r2
   2d980:	ldrdeq	r9, [r5], -lr
   2d984:	andeq	lr, r2, sl, ror #5
   2d988:	andeq	r9, r5, r8, asr #7
   2d98c:	andeq	r1, r3, r2, asr r4
   2d990:	andeq	r0, r3, r2, asr r6
   2d994:	andeq	r9, r5, r8, ror r3
   2d998:	andeq	r1, r3, lr, lsr r5
   2d99c:	muleq	r3, ip, r3
   2d9a0:	ldrdeq	r5, [r4], -sl
   2d9a4:	andeq	r9, r7, r2, asr r4
   2d9a8:	andeq	r1, r3, r6, lsr r5
   2d9ac:	andeq	r1, r3, r0, lsr r5
   2d9b0:	andeq	r9, r5, ip, lsl r3
   2d9b4:	andeq	r1, r3, r2, lsr r5
   2d9b8:	ldrdeq	r9, [r5], -lr
   2d9bc:	muleq	r4, lr, ip
   2d9c0:	andeq	r4, r3, r4, ror #15
   2d9c4:	andeq	r9, r7, r8, asr #7
   2d9c8:	andeq	r1, r3, r8, lsr #8
   2d9cc:	andeq	r9, r3, ip, asr #23
   2d9d0:	muleq	r5, sl, r2
   2d9d4:	andeq	r1, r3, r6, ror #9
   2d9d8:	andeq	ip, r2, r2, asr r9
   2d9dc:	andeq	r5, r4, r6, lsl #2
   2d9e0:			; <UNDEFINED> instruction: 0x000372b8
   2d9e4:	andeq	r9, r5, r4, asr #4
   2d9e8:	andeq	r1, r3, ip, asr #8
   2d9ec:	ldrdeq	r5, [r4], -r0
   2d9f0:	andeq	r9, r5, lr, lsl r2
   2d9f4:	andeq	r5, r4, ip, asr #1
   2d9f8:			; <UNDEFINED> instruction: 0x000304b2
   2d9fc:	andeq	r1, r3, r2, asr r4
   2da00:	msrmi	CPSR_fxc, #675282944	; 0x28400000
   2da04:			; <UNDEFINED> instruction: 0x4614b530
   2da08:	blcs	2d9c1c <strspn@plt+0x2c1214>
   2da0c:	ldm	pc, {r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2da10:	stmdbeq	r7!, {r0, r1, ip, sp, lr, pc}
   2da14:	streq	r0, [r6], -r9, lsl #12
   2da18:	stmdbeq	r6, {r1, r2, r8, fp}
   2da1c:	addcs	r0, r0, r5, lsl r0
   2da20:	ldclt	0, cr11, [r0, #-12]!
   2da24:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2da28:	stc2l	0, cr15, [r0], #100	; 0x64
   2da2c:			; <UNDEFINED> instruction: 0x46214814
   2da30:			; <UNDEFINED> instruction: 0xf0194478
   2da34:			; <UNDEFINED> instruction: 0x2080fcb5
   2da38:	ldclt	0, cr11, [r0, #-12]!
   2da3c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   2da40:	ldc2l	0, cr15, [r4], {25}
   2da44:	movwcs	r4, #2576	; 0xa10
   2da48:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2da4c:	movwcs	lr, #2509	; 0x9cd
   2da50:	ldrmi	r4, [r9], -lr, lsl #20
   2da54:			; <UNDEFINED> instruction: 0xf023447a
   2da58:	ldrdcs	pc, [r0], fp
   2da5c:	ldclt	0, cr11, [r0, #-12]!
   2da60:	stmdami	fp, {r0, r2, r9, sl, lr}
   2da64:			; <UNDEFINED> instruction: 0xf0194478
   2da68:	strtmi	pc, [r8], -r1, asr #25
   2da6c:			; <UNDEFINED> instruction: 0xf01f4621
   2da70:	addcs	pc, r0, sp, lsr #21
   2da74:	ldclt	0, cr11, [r0, #-12]!
   2da78:	ldrb	r2, [r1, r0, asr #32]
   2da7c:	muleq	r5, lr, r0
   2da80:	andeq	ip, r2, r4, asr #9
   2da84:	andeq	r9, r5, r6, lsl #1
   2da88:	andeq	r9, r7, r2, lsl #7
   2da8c:	andeq	r1, r3, r4, lsl #10
   2da90:	andeq	r9, r5, r0, rrx
   2da94:			; <UNDEFINED> instruction: 0xf000b530
   2da98:	strmi	r0, [r4], -pc, lsl #10
   2da9c:	addlt	r4, r3, r2, lsl r8
   2daa0:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   2daa4:			; <UNDEFINED> instruction: 0xf022462a
   2daa8:	cmnlt	r0, r5, lsr sp	; <UNPREDICTABLE>
   2daac:	strmi	r2, [r2], -r0, lsl #6
   2dab0:			; <UNDEFINED> instruction: 0x46284619
   2dab4:			; <UNDEFINED> instruction: 0xff50f023
   2dab8:	streq	pc, [pc], #-52	; 2dac0 <strspn@plt+0x150b8>
   2dabc:	andlt	sp, r3, r1, lsl #2
   2dac0:	stmdami	sl, {r4, r5, r8, sl, fp, ip, sp, pc}
   2dac4:			; <UNDEFINED> instruction: 0xf0194478
   2dac8:	bmi	2acd14 <strspn@plt+0x29430c>
   2dacc:	strtmi	r2, [r0], -r0, lsl #6
   2dad0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dad4:	andcc	r9, ip, #67108864	; 0x4000000
   2dad8:	bmi	1d22e0 <strspn@plt+0x1b98d8>
   2dadc:			; <UNDEFINED> instruction: 0xf023447a
   2dae0:	mullt	r3, r7, ip
   2dae4:	svclt	0x0000bd30
   2dae8:	andeq	r9, r7, sl, ror #7
   2daec:	andeq	sp, r2, r4, lsl #8
   2daf0:			; <UNDEFINED> instruction: 0x000793ba
   2daf4:	andeq	r1, r3, ip, ror r5
   2daf8:	mvnsmi	lr, sp, lsr #18
   2dafc:			; <UNDEFINED> instruction: 0xf8dfb084
   2db00:			; <UNDEFINED> instruction: 0x461454f0
   2db04:	strbtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2db08:	ldrbtmi	r4, [sp], #-1566	; 0xfffff9e2
   2db0c:	mlahi	r8, sp, r8, pc	; <UNPREDICTABLE>
   2db10:			; <UNDEFINED> instruction: 0xf01f447f
   2db14:			; <UNDEFINED> instruction: 0x4628fa5b
   2db18:	stc2l	0, cr15, [r8], #-100	; 0xffffff9c
   2db1c:			; <UNDEFINED> instruction: 0xf1072300
   2db20:	stmib	sp, {r5, r6, r9}^
   2db24:			; <UNDEFINED> instruction: 0xf8df2300
   2db28:			; <UNDEFINED> instruction: 0x461924d0
   2db2c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2db30:	ldc2l	0, cr15, [ip, #136]	; 0x88
   2db34:			; <UNDEFINED> instruction: 0xf0194628
   2db38:			; <UNDEFINED> instruction: 0xf5b4fc59
   2db3c:			; <UNDEFINED> instruction: 0xf0807f8e
   2db40:	sfmcs	f0, 1, [r3], {70}	; 0x46
   2db44:	addshi	pc, lr, r0, asr #4
   2db48:	ldccs	12, cr3, [r7], {132}	; 0x84
   2db4c:	eorshi	pc, pc, #0, 4
   2db50:			; <UNDEFINED> instruction: 0xf014e8df
   2db54:	eorseq	r0, sp, #48, 4
   2db58:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db5c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db60:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db64:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db68:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db6c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db70:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db74:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db78:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db7c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db80:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db84:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db88:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db8c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db90:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db94:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db98:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2db9c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dba0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dba4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dba8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbac:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbb0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbb4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbb8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbbc:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbc0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbc4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbc8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbcc:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbd0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbd4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbd8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbdc:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbe0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbe4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbe8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbec:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbf0:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbf4:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbf8:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dbfc:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc00:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc04:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc08:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc0c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc10:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc14:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc18:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc1c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc20:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc24:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc28:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc2c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc30:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc34:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc38:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc3c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc40:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc44:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc48:	eoreq	r0, r3, #-805306365	; 0xd0000003
   2dc4c:	andeq	r0, r9, #1610612737	; 0x60000001
   2dc50:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc54:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc58:	mvnseq	r0, sp, lsr r2
   2dc5c:	eorseq	r0, sp, #-805306365	; 0xd0000003
   2dc60:	eorseq	r0, sp, #-1073741765	; 0xc000003b
   2dc64:	bicseq	r0, r4, r2, ror #3
   2dc68:			; <UNDEFINED> instruction: 0x01b901c7
   2dc6c:	orrseq	r0, sp, fp, lsr #3
   2dc70:	orreq	r0, r1, pc, lsl #3
   2dc74:	cmpeq	r7, r3, ror r1
   2dc78:	cmneq	r5, r9, asr #2
   2dc7c:			; <UNDEFINED> instruction: 0x012d0111
   2dc80:	teqeq	fp, pc, lsl r1
   2dc84:	ldmdale	r6, {r0, r4, sl, fp, sp}
   2dc88:	vfma.f32	d2, d0, d1
   2dc8c:	ldm	pc, {r5, r7, r8, pc}^	; <UNPREDICTABLE>
   2dc90:	subseq	pc, sp, r4, lsl r0	; <UNPREDICTABLE>
   2dc94:	orrseq	r0, lr, r8, asr #32
   2dc98:			; <UNDEFINED> instruction: 0x019e019e
   2dc9c:	mlaseq	fp, lr, r1, r0
   2dca0:			; <UNDEFINED> instruction: 0x019e019e
   2dca4:			; <UNDEFINED> instruction: 0x019e019e
   2dca8:			; <UNDEFINED> instruction: 0x019e019e
   2dcac:			; <UNDEFINED> instruction: 0x019e019e
   2dcb0:			; <UNDEFINED> instruction: 0x019e019e
   2dcb4:	stccs	0, cr0, [r9], #-160	; 0xffffff60
   2dcb8:	orrhi	pc, r9, r0, asr #32
   2dcbc:	svceq	0x0000f1b8
   2dcc0:	orrhi	pc, fp, r0, asr #32
   2dcc4:	bmi	ff37ba1c <strspn@plt+0xff363014>
   2dcc8:	ldrtmi	r2, [r0], -r0, lsl #6
   2dccc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dcd0:	addcc	r9, r4, #262144	; 0x40000
   2dcd4:	bmi	ff2d24dc <strspn@plt+0xff2b9ad4>
   2dcd8:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
   2dcdc:	stc2	0, cr15, [r6, #-136]	; 0xffffff78
   2dce0:	bmi	ff265d14 <strspn@plt+0xff24d30c>
   2dce4:	ldrtmi	r2, [r0], -r0, lsl #6
   2dce8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dcec:	rsccc	r9, r4, #67108864	; 0x4000000
   2dcf0:	bmi	ff1924f8 <strspn@plt+0xff179af0>
   2dcf4:			; <UNDEFINED> instruction: 0xf022447a
   2dcf8:	stmiami	r4, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   2dcfc:	andlt	r4, r4, r8, ror r4
   2dd00:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2dd04:	bllt	1ce9d70 <strspn@plt+0x1cd1368>
   2dd08:	movwcs	r4, #2753	; 0xac1
   2dd0c:			; <UNDEFINED> instruction: 0x46194630
   2dd10:	movwls	r4, #5242	; 0x147a
   2dd14:	andls	r3, r0, #180, 4	; 0x4000000b
   2dd18:	ldrbtmi	r4, [sl], #-2750	; 0xfffff542
   2dd1c:	stc2l	0, cr15, [r6], #136	; 0x88
   2dd20:			; <UNDEFINED> instruction: 0xf1b8e7eb
   2dd24:			; <UNDEFINED> instruction: 0xf0400f00
   2dd28:	ldmibmi	fp!, {r1, r3, r4, r6, r8, pc}
   2dd2c:			; <UNDEFINED> instruction: 0x31244479
   2dd30:	movwcs	r4, #2746	; 0xaba
   2dd34:	ldrtmi	r9, [r0], -r1, lsl #2
   2dd38:			; <UNDEFINED> instruction: 0x4619447a
   2dd3c:	andls	r3, r0, #108, 4	; 0xc0000006
   2dd40:	movwls	r4, #10935	; 0x2ab7
   2dd44:			; <UNDEFINED> instruction: 0xf022447a
   2dd48:			; <UNDEFINED> instruction: 0xe7d6fcd1
   2dd4c:	svceq	0x0000f1b8
   2dd50:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   2dd54:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   2dd58:	bmi	fecfa250 <strspn@plt+0xfece1848>
   2dd5c:	mrsls	r2, SP_irq
   2dd60:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2dd64:	rsbscc	r4, r8, #26214400	; 0x1900000
   2dd68:	bmi	fec52570 <strspn@plt+0xfec39b68>
   2dd6c:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
   2dd70:	ldc2	0, cr15, [ip], #136	; 0x88
   2dd74:	bmi	febe7c80 <strspn@plt+0xfebcf278>
   2dd78:	ldrtmi	r2, [r0], -r0, lsl #6
   2dd7c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dd80:			; <UNDEFINED> instruction: 0xf5029301
   2dd84:	andls	r7, r0, #192, 4
   2dd88:	ldrbtmi	r4, [sl], #-2730	; 0xfffff556
   2dd8c:	stc2	0, cr15, [lr], #136	; 0x88
   2dd90:	bmi	feaa7c64 <strspn@plt+0xfea8f25c>
   2dd94:	ldrtmi	r2, [r0], -r0, lsl #6
   2dd98:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dd9c:			; <UNDEFINED> instruction: 0xf5029301
   2dda0:	andls	r7, r0, #204, 4	; 0xc000000c
   2dda4:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
   2dda8:	stc2	0, cr15, [r0], #136	; 0x88
   2ddac:	bmi	fe967c48 <strspn@plt+0xfe94f240>
   2ddb0:	ldrtmi	r2, [r0], -r0, lsl #6
   2ddb4:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2ddb8:			; <UNDEFINED> instruction: 0xf5029301
   2ddbc:	andls	r7, r0, #1610612748	; 0x6000000c
   2ddc0:	ldrbtmi	r4, [sl], #-2720	; 0xfffff560
   2ddc4:	ldc2	0, cr15, [r2], {34}	; 0x22
   2ddc8:	bmi	fe827c2c <strspn@plt+0xfe80f224>
   2ddcc:	ldrtmi	r2, [r0], -r0, lsl #6
   2ddd0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2ddd4:			; <UNDEFINED> instruction: 0xf5029301
   2ddd8:	andls	r7, r0, #536870925	; 0x2000000d
   2dddc:	ldrbtmi	r4, [sl], #-2715	; 0xfffff565
   2dde0:	stc2	0, cr15, [r4], {34}	; 0x22
   2dde4:	bmi	fe6e7c10 <strspn@plt+0xfe6cf208>
   2dde8:	ldrtmi	r2, [r0], -r0, lsl #6
   2ddec:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2ddf0:			; <UNDEFINED> instruction: 0xf5029301
   2ddf4:	andls	r7, r0, #180, 4	; 0x4000000b
   2ddf8:	ldrbtmi	r4, [sl], #-2710	; 0xfffff56a
   2ddfc:	ldc2l	0, cr15, [r6], #-136	; 0xffffff78
   2de00:	bmi	fe5a7bf4 <strspn@plt+0xfe58f1ec>
   2de04:	ldrtmi	r2, [r0], -r0, lsl #6
   2de08:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de0c:			; <UNDEFINED> instruction: 0xf5029301
   2de10:	andls	r7, r0, #-536870902	; 0xe000000a
   2de14:	ldrbtmi	r4, [sl], #-2705	; 0xfffff56f
   2de18:	stc2l	0, cr15, [r8], #-136	; 0xffffff78
   2de1c:	bmi	fe467bd8 <strspn@plt+0xfe44f1d0>
   2de20:	ldrtmi	r2, [r0], -r0, lsl #6
   2de24:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de28:			; <UNDEFINED> instruction: 0xf5029301
   2de2c:	andls	r7, r0, #-1610612725	; 0xa000000b
   2de30:	ldrbtmi	r4, [sl], #-2700	; 0xfffff574
   2de34:	mrrc2	0, 2, pc, sl, cr2	; <UNPREDICTABLE>
   2de38:	bmi	fe327bbc <strspn@plt+0xfe30f1b4>
   2de3c:	ldrtmi	r2, [r0], -r0, lsl #6
   2de40:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de44:			; <UNDEFINED> instruction: 0xf5029301
   2de48:	andls	r7, r0, #168, 4	; 0x8000000a
   2de4c:	ldrbtmi	r4, [sl], #-2695	; 0xfffff579
   2de50:	mcrr2	0, 2, pc, ip, cr2	; <UNPREDICTABLE>
   2de54:	bmi	fe1e7ba0 <strspn@plt+0xfe1cf198>
   2de58:	ldrtmi	r2, [r0], -r0, lsl #6
   2de5c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de60:			; <UNDEFINED> instruction: 0xf5029301
   2de64:	andls	r7, r0, #536870922	; 0x2000000a
   2de68:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
   2de6c:	ldc2	0, cr15, [lr], #-136	; 0xffffff78
   2de70:	bmi	fe0a7b84 <strspn@plt+0xfe08f17c>
   2de74:	ldrtmi	r2, [r0], -r0, lsl #6
   2de78:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de7c:			; <UNDEFINED> instruction: 0xf5029301
   2de80:	andls	r7, r0, #156, 4	; 0xc0000009
   2de84:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
   2de88:	ldc2	0, cr15, [r0], #-136	; 0xffffff78
   2de8c:	bmi	1f67b68 <strspn@plt+0x1f4f160>
   2de90:	ldrtmi	r2, [r0], -r0, lsl #6
   2de94:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2de98:			; <UNDEFINED> instruction: 0xf5029301
   2de9c:	andls	r7, r0, #1610612745	; 0x60000009
   2dea0:	ldrbtmi	r4, [sl], #-2680	; 0xfffff588
   2dea4:	stc2	0, cr15, [r2], #-136	; 0xffffff78
   2dea8:	bmi	1e27b4c <strspn@plt+0x1e0f144>
   2deac:	ldrtmi	r2, [r0], -r0, lsl #6
   2deb0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2deb4:			; <UNDEFINED> instruction: 0xf5029301
   2deb8:	andls	r7, r0, #144, 4
   2debc:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
   2dec0:	ldc2	0, cr15, [r4], {34}	; 0x22
   2dec4:	bmi	1ce7b30 <strspn@plt+0x1ccf128>
   2dec8:	ldrtmi	r2, [r0], -r0, lsl #6
   2decc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2ded0:			; <UNDEFINED> instruction: 0xf5029301
   2ded4:	andls	r7, r0, #-1610612728	; 0xa0000008
   2ded8:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
   2dedc:	stc2	0, cr15, [r6], {34}	; 0x22
   2dee0:	bmi	1ba7b14 <strspn@plt+0x1b8f10c>
   2dee4:	ldrtmi	r2, [r0], -r0, lsl #6
   2dee8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2deec:	sbcscc	r9, r8, #67108864	; 0x4000000
   2def0:	bmi	1ad26f8 <strspn@plt+0x1ab9cf0>
   2def4:			; <UNDEFINED> instruction: 0xf022447a
   2def8:			; <UNDEFINED> instruction: 0xe6fefbf9
   2defc:	movwcs	r4, #2664	; 0xa68
   2df00:			; <UNDEFINED> instruction: 0x46194630
   2df04:	movwls	r4, #5242	; 0x147a
   2df08:	addvc	pc, r4, #8388608	; 0x800000
   2df0c:	bmi	1992714 <strspn@plt+0x1979d0c>
   2df10:			; <UNDEFINED> instruction: 0xf022447a
   2df14:	ldrbt	pc, [r0], fp, ror #23	; <UNPREDICTABLE>
   2df18:	movwcs	r4, #2659	; 0xa63
   2df1c:			; <UNDEFINED> instruction: 0x46194630
   2df20:	movwls	r4, #5242	; 0x147a
   2df24:	andls	r3, r0, #252, 4	; 0xc000000f
   2df28:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
   2df2c:	blx	ff7e9fbe <strspn@plt+0xff7d15b6>
   2df30:	bmi	1827ac4 <strspn@plt+0x180f0bc>
   2df34:	ldrtmi	r2, [r0], -r0, lsl #6
   2df38:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2df3c:	rscscc	r9, r0, #67108864	; 0x4000000
   2df40:	bmi	1752748 <strspn@plt+0x1739d40>
   2df44:			; <UNDEFINED> instruction: 0xf022447a
   2df48:			; <UNDEFINED> instruction: 0xe6d6fbd1
   2df4c:	movwcs	r4, #2650	; 0xa5a
   2df50:			; <UNDEFINED> instruction: 0x46194630
   2df54:	movwls	r4, #5242	; 0x147a
   2df58:	andls	r3, r0, #168, 4	; 0x8000000a
   2df5c:	ldrbtmi	r4, [sl], #-2647	; 0xfffff5a9
   2df60:	blx	ff169ff2 <strspn@plt+0xff1515ea>
   2df64:	bmi	15e7a90 <strspn@plt+0x15cf088>
   2df68:	ldrtmi	r2, [r0], -r0, lsl #6
   2df6c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2df70:	addscc	r9, ip, #67108864	; 0x4000000
   2df74:	bmi	151277c <strspn@plt+0x14f9d74>
   2df78:			; <UNDEFINED> instruction: 0xf022447a
   2df7c:			; <UNDEFINED> instruction: 0xe6bcfbb7
   2df80:	movwcs	r4, #2641	; 0xa51
   2df84:			; <UNDEFINED> instruction: 0x46194630
   2df88:	movwls	r4, #5242	; 0x147a
   2df8c:	andls	r3, r0, #144, 4
   2df90:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
   2df94:	blx	feaea026 <strspn@plt+0xfead161e>
   2df98:	bmi	13a7a5c <strspn@plt+0x138f054>
   2df9c:	ldrtmi	r2, [r0], -r0, lsl #6
   2dfa0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2dfa4:	sbccc	r9, ip, #67108864	; 0x4000000
   2dfa8:	bmi	12d27b0 <strspn@plt+0x12b9da8>
   2dfac:			; <UNDEFINED> instruction: 0xf022447a
   2dfb0:	ssat	pc, #3, sp, lsl #23	; <UNPREDICTABLE>
   2dfb4:	movwcs	r4, #2632	; 0xa48
   2dfb8:			; <UNDEFINED> instruction: 0x46194630
   2dfbc:	movwls	r4, #5242	; 0x147a
   2dfc0:	andls	r3, r0, #192, 4
   2dfc4:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
   2dfc8:	blx	fe46a05a <strspn@plt+0xfe451652>
   2dfcc:	stmdami	r4, {r0, r2, r4, r7, r9, sl, sp, lr, pc}^
   2dfd0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2dfd4:			; <UNDEFINED> instruction: 0xf9e4f019
   2dfd8:	strbcc	lr, [r8, -pc, lsl #13]
   2dfdc:	stmdbmi	r1, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}^
   2dfe0:	tstcc	r8, r9, ror r4
   2dfe4:	stmdbmi	r0, {r2, r5, r7, r9, sl, sp, lr, pc}^
   2dfe8:	teqcc	r0, r9, ror r4
   2dfec:	svclt	0x0000e6b5
   2dff0:			; <UNDEFINED> instruction: 0x00058fba
   2dff4:	andeq	r9, r7, ip, ror r3
   2dff8:	andeq	r1, r3, r6, lsr r5
   2dffc:			; <UNDEFINED> instruction: 0x000791be
   2e000:	andeq	r6, r5, lr, asr r3
   2e004:	andeq	r9, r7, r2, lsr #3
   2e008:	andeq	r1, r3, r0, asr #7
   2e00c:	andeq	r8, r5, r8, asr #27
   2e010:	andeq	r9, r7, ip, ror r1
   2e014:	andeq	r1, r3, r2, ror r3
   2e018:	andeq	r9, r7, r0, ror #2
   2e01c:	andeq	r9, r7, r4, asr r1
   2e020:	andeq	r1, r3, ip, ror #7
   2e024:	andeq	r9, r7, r6, lsr r1
   2e028:	andeq	r9, r7, sl, lsr #2
   2e02c:	andeq	r0, r3, r2, lsr #21
   2e030:	andeq	r9, r7, lr, lsl #2
   2e034:			; <UNDEFINED> instruction: 0x000313b6
   2e038:	strdeq	r9, [r7], -r2
   2e03c:			; <UNDEFINED> instruction: 0x000313b2
   2e040:	ldrdeq	r9, [r7], -r6
   2e044:	andeq	r1, r3, lr, lsl #7
   2e048:	strheq	r9, [r7], -sl
   2e04c:	andeq	r1, r3, r2, lsl #7
   2e050:	muleq	r7, lr, r0
   2e054:	andeq	r1, r3, r2, lsr r3
   2e058:	andeq	r9, r7, r2, lsl #1
   2e05c:	andeq	r1, r3, sl, lsl r3
   2e060:	andeq	r9, r7, r6, rrx
   2e064:	andeq	r1, r3, r6, lsl #6
   2e068:	andeq	r9, r7, sl, asr #32
   2e06c:	ldrdeq	r1, [r3], -r6
   2e070:	andeq	r9, r7, lr, lsr #32
   2e074:	andeq	r1, r3, lr, lsr #5
   2e078:	andeq	r9, r7, r2, lsl r0
   2e07c:	andeq	r1, r3, sl, lsl #5
   2e080:	strdeq	r8, [r7], -r6
   2e084:	andeq	r1, r3, lr, asr r2
   2e088:	ldrdeq	r8, [r7], -sl
   2e08c:	andeq	r1, r3, r6, lsr r2
   2e090:			; <UNDEFINED> instruction: 0x00078fbe
   2e094:	andeq	r1, r3, lr, lsl #4
   2e098:	andeq	r8, r7, r2, lsr #31
   2e09c:			; <UNDEFINED> instruction: 0x000311b4
   2e0a0:	andeq	r8, r7, r8, lsl #31
   2e0a4:	andeq	r1, r3, r4, asr #3
   2e0a8:	andeq	r8, r7, ip, ror #30
   2e0ac:	muleq	r3, lr, r1
   2e0b0:	andeq	r8, r7, r2, asr pc
   2e0b4:	andeq	r1, r3, r8, ror r1
   2e0b8:	andeq	r8, r7, r8, lsr pc
   2e0bc:	andeq	r1, r3, r2, lsr #2
   2e0c0:	andeq	r8, r7, lr, lsl pc
   2e0c4:	strdeq	r1, [r3], -ip
   2e0c8:	andeq	r8, r7, r4, lsl #30
   2e0cc:	ldrdeq	r1, [r3], -sl
   2e0d0:	andeq	r8, r7, sl, ror #29
   2e0d4:	strdeq	r1, [r3], -r4
   2e0d8:	ldrdeq	r8, [r7], -r0
   2e0dc:	andeq	r1, r3, lr, asr #1
   2e0e0:			; <UNDEFINED> instruction: 0x000454be
   2e0e4:	andeq	r8, r7, ip, lsr #29
   2e0e8:	andeq	r8, r7, r4, lsr #29
   2e0ec:	stmvs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
   2e0f0:	streq	pc, [r4], #-20	; 0xffffffec
   2e0f4:	cdpne	0, 1, cr13, cr13, cr8, {0}
   2e0f8:	svclt	0x0018461e
   2e0fc:	bcs	37508 <strspn@plt+0x1eb00>
   2e100:	qadd16mi	fp, ip, r4
   2e104:	stmdblt	ip, {sl, sp}
   2e108:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2e10c:	andcs	r4, r4, #11534336	; 0xb00000
   2e110:			; <UNDEFINED> instruction: 0xf01d4631
   2e114:	blx	fec6c6a8 <strspn@plt+0xfec53ca0>
   2e118:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   2e11c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2e120:	mvnsmi	lr, sp, lsr #18
   2e124:	stmvs	r7, {r1, r2, r3, r4, r9, sl, lr}
   2e128:	ldrmi	r4, [r5], -r4, lsl #12
   2e12c:	strle	r0, [r4, #-1915]	; 0xfffff885
   2e130:			; <UNDEFINED> instruction: 0xf01e4688
   2e134:	ldmdacs	r2, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2e138:	ldrtmi	sp, [r2], -r7
   2e13c:	strtmi	r4, [r0], -r9, lsr #12
   2e140:	pop	{r8, r9, sp}
   2e144:			; <UNDEFINED> instruction: 0xf01f41f0
   2e148:	ldrtmi	fp, [r3], -pc, lsl #17
   2e14c:	strbmi	r4, [r1], -sl, lsr #12
   2e150:	pop	{r5, r9, sl, lr}
   2e154:			; <UNDEFINED> instruction: 0xf00141f0
   2e158:	svclt	0x0000bcfd
   2e15c:	addlt	fp, r9, r0, lsr r5
   2e160:	blge	1811d0 <strspn@plt+0x1687c8>
   2e164:	tstcs	r8, sl, lsl #12
   2e168:	movwne	lr, #2509	; 0x9cd
   2e16c:	ldmdbmi	r8, {r2, r3, r4, r5, r6, sl, lr}
   2e170:	stmdapl	r1!, {r8, r9, sp}^
   2e174:	stmdavs	r9, {r2, r9, sl, lr}
   2e178:			; <UNDEFINED> instruction: 0xf04f9107
   2e17c:			; <UNDEFINED> instruction: 0xf01f0100
   2e180:	ldmiblt	r0!, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   2e184:	ldmdami	r3, {r0, r2, r8, fp, ip, pc}
   2e188:	ldrbtmi	r9, [r8], #-3334	; 0xfffff2fa
   2e18c:			; <UNDEFINED> instruction: 0xf0199103
   2e190:	stmdbls	r3, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   2e194:			; <UNDEFINED> instruction: 0xf01e4620
   2e198:	stmdami	pc, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2e19c:			; <UNDEFINED> instruction: 0xf0194478
   2e1a0:	strtmi	pc, [r0], -r5, lsr #18
   2e1a4:			; <UNDEFINED> instruction: 0xf01e4629
   2e1a8:	stmdami	ip, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   2e1ac:			; <UNDEFINED> instruction: 0xf0194478
   2e1b0:	bmi	32c62c <strspn@plt+0x313c24>
   2e1b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2e1b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e1bc:	subsmi	r9, sl, r7, lsl #22
   2e1c0:	andlt	sp, r9, r1, lsl #2
   2e1c4:			; <UNDEFINED> instruction: 0xf7eabd30
   2e1c8:	svclt	0x0000e9f4
   2e1cc:	strdeq	r4, [r9], -r4	; <UNPREDICTABLE>
   2e1d0:	andeq	r0, r0, r8, asr #4
   2e1d4:	andeq	r3, r3, sl, asr lr
   2e1d8:	andeq	r8, r5, r8, lsr #18
   2e1dc:	andeq	r9, r3, r0, asr #4
   2e1e0:	andeq	r4, r9, sl, lsr #21
   2e1e4:	bcs	15b62c <strspn@plt+0x142c24>
   2e1e8:	addlt	r4, r4, r0, lsr #24
   2e1ec:	ldrbtmi	r4, [ip], #-2848	; 0xfffff4e0
   2e1f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2e1f4:			; <UNDEFINED> instruction: 0xf04f9303
   2e1f8:			; <UNDEFINED> instruction: 0xf04f0300
   2e1fc:	movwls	r0, #8960	; 0x2300
   2e200:	addsmi	sp, sl, #11008	; 0x2b00
   2e204:	andls	sp, r0, #2752	; 0xac0
   2e208:	strmi	r2, [sl], -r0, lsl #6
   2e20c:	tstls	r1, r2, lsl #18
   2e210:	blx	15ea294 <strspn@plt+0x15d188c>
   2e214:	cmplt	r8, r4, lsl #12
   2e218:	blmi	580a78 <strspn@plt+0x568070>
   2e21c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e220:	blls	108290 <strspn@plt+0xef888>
   2e224:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   2e228:	ldclt	0, cr11, [r0, #-16]
   2e22c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2e230:			; <UNDEFINED> instruction: 0xf8dcf019
   2e234:	stmdals	r2, {r0, r4, r9, fp, lr}
   2e238:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   2e23c:			; <UNDEFINED> instruction: 0xf5024621
   2e240:	andls	r7, r0, #216, 4	; 0x8000000d
   2e244:	bicmi	r4, r0, #57344	; 0xe000
   2e248:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   2e24c:			; <UNDEFINED> instruction: 0xf8e0f023
   2e250:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   2e254:			; <UNDEFINED> instruction: 0xf8caf019
   2e258:	andcs	lr, r4, #58195968	; 0x3780000
   2e25c:			; <UNDEFINED> instruction: 0x4608e7d3
   2e260:			; <UNDEFINED> instruction: 0xf01e4619
   2e264:	bfi	pc, r9, #21, #3	; <UNPREDICTABLE>
   2e268:	stmib	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e26c:	andeq	r4, r9, r2, ror sl
   2e270:	andeq	r0, r0, r8, asr #4
   2e274:	andeq	r4, r9, r4, asr #20
   2e278:	andeq	r0, r3, sl, lsr pc
   2e27c:	andeq	r8, r7, r2, asr ip
   2e280:	andeq	r0, r3, r2, lsr #30
   2e284:	andeq	r5, r3, r2, asr #21
   2e288:	addlt	fp, r3, r0, lsl #10
   2e28c:	strmi	r9, [sl], -r0, lsl #4
   2e290:	movwcs	r9, #769	; 0x301
   2e294:			; <UNDEFINED> instruction: 0xf9e2f01f
   2e298:			; <UNDEFINED> instruction: 0xf85db003
   2e29c:	svclt	0x0000fb04
   2e2a0:	blmi	dc0b7c <strspn@plt+0xda8174>
   2e2a4:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   2e2a8:	addlt	r6, r2, r5, lsl #16
   2e2ac:			; <UNDEFINED> instruction: 0x460458d3
   2e2b0:	streq	pc, [r4, #-21]	; 0xffffffeb
   2e2b4:	movwls	r6, #6171	; 0x181b
   2e2b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e2bc:	mrcmi	1, 1, sp, cr0, cr15, {0}
   2e2c0:	ldrbtmi	r6, [lr], #-2369	; 0xfffff6bf
   2e2c4:	mcr2	0, 4, pc, cr2, cr14, {0}	; <UNPREDICTABLE>
   2e2c8:			; <UNDEFINED> instruction: 0xf0194630
   2e2cc:	ldmib	r4, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}^
   2e2d0:	strbtmi	r2, [r9], -r6, lsl #6
   2e2d4:			; <UNDEFINED> instruction: 0xf7ff4620
   2e2d8:	stmdacs	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   2e2dc:	stmdbls	r0, {r3, r4, r5, ip, lr, pc}
   2e2e0:	strtmi	r4, [sl], -r0, lsr #12
   2e2e4:			; <UNDEFINED> instruction: 0xf830f01a
   2e2e8:	blmi	940b88 <strspn@plt+0x928180>
   2e2ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e2f0:	blls	88360 <strspn@plt+0x6f958>
   2e2f4:	teqle	sp, sl, asr r0
   2e2f8:	andlt	r4, r2, r8, lsr #12
   2e2fc:			; <UNDEFINED> instruction: 0xf01abd70
   2e300:	stmiavs	r3!, {r0, r5, fp, ip, sp, lr, pc}^
   2e304:	stmiblt	r3, {r0, r2, r9, sl, lr}^
   2e308:	strbtmi	r6, [fp], -r1, ror #19
   2e30c:	strtmi	r2, [r0], -r4, lsl #4
   2e310:			; <UNDEFINED> instruction: 0xf864f01d
   2e314:	blle	43831c <strspn@plt+0x41f914>
   2e318:	strtmi	r9, [r0], -r0, lsl #20
   2e31c:	adcmi	r6, sl, #2637824	; 0x284000
   2e320:	strtmi	fp, [sl], -r8, lsr #31
   2e324:	mrc2	0, 0, pc, cr6, cr5, {0}
   2e328:	strtmi	r9, [r9], -r0, lsl #20
   2e32c:	mulsle	ip, r5, r2
   2e330:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2e334:			; <UNDEFINED> instruction: 0xf834f019
   2e338:	stmibvs	r0!, {r3, sp, lr, pc}
   2e33c:			; <UNDEFINED> instruction: 0xf01e2100
   2e340:	ldmdami	r2, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
   2e344:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2e348:			; <UNDEFINED> instruction: 0xf82af019
   2e34c:	strb	r2, [fp, r0, asr #10]
   2e350:	stmibvs	r0!, {r0, r3, r5, r9, sl, lr}
   2e354:	blx	86a3d4 <strspn@plt+0x8519cc>
   2e358:			; <UNDEFINED> instruction: 0xf0194630
   2e35c:	strtmi	pc, [r9], -r7, asr #16
   2e360:	strbcs	r6, [r0, #-2528]	; 0xfffff620
   2e364:	blx	66a3e4 <strspn@plt+0x6519dc>
   2e368:	stmdami	r9, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2e36c:			; <UNDEFINED> instruction: 0xf0194478
   2e370:			; <UNDEFINED> instruction: 0xe7ebf817
   2e374:	ldmdb	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e378:			; <UNDEFINED> instruction: 0x000949ba
   2e37c:	andeq	r0, r0, r8, asr #4
   2e380:	andeq	r8, r5, r2, lsl #16
   2e384:	andeq	r4, r9, r4, ror r9
   2e388:	andeq	r0, r3, lr, asr #28
   2e38c:	andeq	r0, r3, r2, lsr lr
   2e390:	andeq	r0, r3, ip, lsl #28
   2e394:	strdlt	fp, [r3], r0
   2e398:	movwcs	r4, #3979	; 0xf8b
   2e39c:	ldrmi	r4, [r9], -fp, lsl #21
   2e3a0:	movwls	r4, #5247	; 0x147f
   2e3a4:	strmi	r4, [r4], -sl, lsl #29
   2e3a8:	bmi	fe2c46a4 <strspn@plt+0xfe2abc9c>
   2e3ac:	stmdbvs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
   2e3b0:	strls	r4, [r0, #-1146]	; 0xfffffb86
   2e3b4:			; <UNDEFINED> instruction: 0xf99af022
   2e3b8:			; <UNDEFINED> instruction: 0xf0194630
   2e3bc:	stmibvs	r0!, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
   2e3c0:	blx	1a6c3c6 <strspn@plt+0x1a539be>
   2e3c4:			; <UNDEFINED> instruction: 0xf0194630
   2e3c8:	stmdbvs	r3!, {r0, r4, fp, ip, sp, lr, pc}^
   2e3cc:	blcs	a7cfdc <strspn@plt+0xa645d4>
   2e3d0:	ldm	pc, {r0, r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2e3d4:	eorseq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
   2e3d8:	eoreq	r0, sl, r0, asr #32
   2e3dc:	eoreq	r0, sl, sl, lsr #32
   2e3e0:	eoreq	r0, sl, sl, lsr #32
   2e3e4:	eorseq	r0, r2, sl, lsr #32
   2e3e8:	eoreq	r0, sl, sl, lsr #32
   2e3ec:	eoreq	r0, sl, sl, lsr #32
   2e3f0:	rsbeq	r0, r6, sl, lsr #32
   2e3f4:	eoreq	r0, sl, r2, ror r0
   2e3f8:	eoreq	r0, sl, sl, lsr #32
   2e3fc:	eoreq	r0, sl, sl, lsr #32
   2e400:	eoreq	r0, sl, r8, lsl #1
   2e404:	eoreq	r0, sl, sl, lsr #32
   2e408:	eoreq	r0, sl, sl, lsr #32
   2e40c:	mlaeq	sl, r6, r0, r0
   2e410:	eoreq	r0, sl, lr, asr #32
   2e414:	sbcseq	r0, ip, ip, asr r0
   2e418:	eoreq	r0, sl, sl, ror #1
   2e41c:	eoreq	r0, sl, r4, lsr #1
   2e420:	strhteq	r0, [sl], -r2
   2e424:	eoreq	r0, sl, r0, asr #1
   2e428:	stmdami	fp!, {r1, r2, r3, r6, r7}^
   2e42c:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   2e430:			; <UNDEFINED> instruction: 0xffb6f018
   2e434:	andlt	r2, r3, r8, asr #32
   2e438:	bmi	1a5dc00 <strspn@plt+0x1a451f8>
   2e43c:	stmibvs	r0!, {r8, r9, sp}^
   2e440:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e444:	sbcsvc	pc, lr, #8388608	; 0x800000
   2e448:	movwcs	lr, #2509	; 0x9cd
   2e44c:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
   2e450:			; <UNDEFINED> instruction: 0xf94cf022
   2e454:	blmi	1928414 <strspn@plt+0x190fa0c>
   2e458:	bmi	18f6860 <strspn@plt+0x18dde58>
   2e45c:	stmibvs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2e460:	mvnvc	pc, #12582912	; 0xc00000
   2e464:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2e468:	movwcs	r3, #12544	; 0x3100
   2e46c:			; <UNDEFINED> instruction: 0xf93ef022
   2e470:	bmi	17e83f8 <strspn@plt+0x17cf9f0>
   2e474:	stmibvs	r0!, {r8, r9, sp}^
   2e478:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e47c:	rscsvc	pc, r0, #8388608	; 0x800000
   2e480:	movwcs	lr, #2509	; 0x9cd
   2e484:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
   2e488:			; <UNDEFINED> instruction: 0xf930f022
   2e48c:	bmi	16a83dc <strspn@plt+0x168f9d4>
   2e490:	strls	r2, [r0, #-768]	; 0xfffffd00
   2e494:	stmibvs	r0!, {r0, r3, r4, r9, sl, lr}^
   2e498:	movwls	r4, #5242	; 0x147a
   2e49c:			; <UNDEFINED> instruction: 0xf926f022
   2e4a0:	bmi	15a83c8 <strspn@plt+0x158f9c0>
   2e4a4:	movwls	r2, #4864	; 0x1300
   2e4a8:	stmibvs	r0!, {r0, r3, r4, r9, sl, lr}^
   2e4ac:	bmi	15047a4 <strspn@plt+0x14ebd9c>
   2e4b0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   2e4b4:			; <UNDEFINED> instruction: 0xf91af022
   2e4b8:	ldmdami	r1, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2e4bc:			; <UNDEFINED> instruction: 0xf0184478
   2e4c0:	bmi	146e31c <strspn@plt+0x1455914>
   2e4c4:	movwcs	r6, #2528	; 0x9e0
   2e4c8:	tstcs	r0, r1, lsl #6
   2e4cc:	blt	10447c4 <strspn@plt+0x102bdbc>
   2e4d0:	addlt	r4, r0, #315392	; 0x4d000
   2e4d4:	strls	r4, [r0], #-1146	; 0xfffffb86
   2e4d8:			; <UNDEFINED> instruction: 0xf908f022
   2e4dc:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   2e4e0:			; <UNDEFINED> instruction: 0xff84f018
   2e4e4:	bmi	12e8384 <strspn@plt+0x12cf97c>
   2e4e8:	stmibvs	r0!, {r8, r9, sp}^
   2e4ec:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e4f0:	rscvc	pc, sl, #8388608	; 0x800000
   2e4f4:	movwcs	lr, #2509	; 0x9cd
   2e4f8:	ldrbtmi	r4, [sl], #-2630	; 0xfffff5ba
   2e4fc:			; <UNDEFINED> instruction: 0xf8f6f022
   2e500:	bmi	11a8368 <strspn@plt+0x118f960>
   2e504:	stmibvs	r0!, {r8, r9, sp}^
   2e508:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e50c:	rscvc	pc, sl, #8388608	; 0x800000
   2e510:	movwcs	lr, #2509	; 0x9cd
   2e514:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
   2e518:			; <UNDEFINED> instruction: 0xf8e8f022
   2e51c:	bmi	106834c <strspn@plt+0x104f944>
   2e520:	stmibvs	r0!, {r8, r9, sp}^
   2e524:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e528:	andvc	pc, r1, #8388608	; 0x800000
   2e52c:	movwcs	lr, #2509	; 0x9cd
   2e530:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
   2e534:			; <UNDEFINED> instruction: 0xf8daf022
   2e538:	bmi	f28330 <strspn@plt+0xf0f928>
   2e53c:	stmibvs	r0!, {r8, r9, sp}^
   2e540:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e544:	andvc	pc, r4, #8388608	; 0x800000
   2e548:	movwcs	lr, #2509	; 0x9cd
   2e54c:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
   2e550:			; <UNDEFINED> instruction: 0xf8ccf022
   2e554:	bmi	de8314 <strspn@plt+0xdcf90c>
   2e558:	stmibvs	r0!, {r8, r9, sp}^
   2e55c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e560:	andvc	pc, r7, #8388608	; 0x800000
   2e564:	movwcs	lr, #2509	; 0x9cd
   2e568:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
   2e56c:			; <UNDEFINED> instruction: 0xf8bef022
   2e570:	bmi	ca82f8 <strspn@plt+0xc8f8f0>
   2e574:	stmibvs	r0!, {r8, r9, sp}^
   2e578:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e57c:	andvc	pc, sl, #8388608	; 0x800000
   2e580:	movwcs	lr, #2509	; 0x9cd
   2e584:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
   2e588:			; <UNDEFINED> instruction: 0xf8b0f022
   2e58c:	bmi	b682dc <strspn@plt+0xb4f8d4>
   2e590:	stmibvs	r0!, {r8, r9, sp}^
   2e594:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e598:	rscsvc	pc, r6, #8388608	; 0x800000
   2e59c:	movwcs	lr, #2509	; 0x9cd
   2e5a0:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
   2e5a4:			; <UNDEFINED> instruction: 0xf8a2f022
   2e5a8:	bmi	a282c0 <strspn@plt+0xa0f8b8>
   2e5ac:	stmibvs	r0!, {r8, r9, sp}^
   2e5b0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   2e5b4:	rscsvc	pc, ip, #8388608	; 0x800000
   2e5b8:	movwcs	lr, #2509	; 0x9cd
   2e5bc:	ldrbtmi	r4, [sl], #-2595	; 0xfffff5dd
   2e5c0:			; <UNDEFINED> instruction: 0xf894f022
   2e5c4:	svclt	0x0000e736
   2e5c8:	andeq	r4, r9, r0, asr #17
   2e5cc:	muleq	r0, r4, r3
   2e5d0:	andeq	r8, r5, r8, lsl r7
   2e5d4:	ldrdeq	r0, [r3], -ip
   2e5d8:	andeq	fp, r2, r6, asr #21
   2e5dc:	andeq	r8, r7, sl, asr #20
   2e5e0:	andeq	r0, r3, r6, asr #26
   2e5e4:	andeq	r8, r7, r0, lsr sl
   2e5e8:	andeq	r0, r3, ip, lsr sp
   2e5ec:	andeq	r8, r7, r2, lsl sl
   2e5f0:	andeq	r0, r3, sl, asr #26
   2e5f4:	strdeq	r0, [r3], -r4
   2e5f8:	andeq	r0, r0, ip, lsl r3
   2e5fc:	strdeq	r0, [r3], -r6
   2e600:	andeq	lr, r3, ip, ror #30
   2e604:	andeq	r0, r0, ip, asr r3
   2e608:	ldrdeq	r0, [r3], -r8
   2e60c:	andeq	r5, r3, r6, lsr r8
   2e610:	muleq	r7, lr, r9
   2e614:			; <UNDEFINED> instruction: 0x00030cbe
   2e618:	andeq	r8, r7, r2, lsl #19
   2e61c:			; <UNDEFINED> instruction: 0x00030cb2
   2e620:	andeq	r8, r7, r6, ror #18
   2e624:	andeq	r0, r3, r6, asr #25
   2e628:	andeq	r8, r7, sl, asr #18
   2e62c:			; <UNDEFINED> instruction: 0x00030cba
   2e630:	andeq	r8, r7, lr, lsr #18
   2e634:			; <UNDEFINED> instruction: 0x00030cb2
   2e638:	andeq	r8, r7, r2, lsl r9
   2e63c:	andeq	r0, r3, r6, lsr #25
   2e640:	strdeq	r8, [r7], -r6
   2e644:	andeq	r0, r3, sl, lsr ip
   2e648:	ldrdeq	r8, [r7], -sl
   2e64c:	andeq	r0, r3, sl, lsr #24
   2e650:			; <UNDEFINED> instruction: 0xf7ffb508
   2e654:			; <UNDEFINED> instruction: 0xf040fe25
   2e658:	stclt	0, cr0, [r8, #-32]	; 0xffffffe0
   2e65c:	addlt	fp, r3, r0, lsr r5
   2e660:			; <UNDEFINED> instruction: 0xf7ff4605
   2e664:			; <UNDEFINED> instruction: 0x0643fe1d
   2e668:	strle	r4, [r3], #-1540	; 0xfffff9fc
   2e66c:	andeq	pc, r8, r4, asr #32
   2e670:	ldclt	0, cr11, [r0, #-12]!
   2e674:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2e678:	mrc2	0, 5, pc, cr8, cr8, {0}
   2e67c:	movwcs	r4, #2568	; 0xa08
   2e680:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
   2e684:	andcc	r4, ip, #26214400	; 0x1900000
   2e688:	movwcs	lr, #2509	; 0x9cd
   2e68c:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   2e690:	cdp2	0, 11, cr15, cr14, cr2, {1}
   2e694:	andeq	pc, r8, r4, asr #32
   2e698:	ldclt	0, cr11, [r0, #-12]!
   2e69c:	andeq	r8, r5, lr, asr #8
   2e6a0:	andeq	r8, r7, sl, lsl #16
   2e6a4:	andeq	r0, r3, sl, asr #19
   2e6a8:	addlt	fp, r3, r0, lsr r5
   2e6ac:	strmi	r6, [r4], -r1, asr #18
   2e6b0:	stc2	0, cr15, [ip], {30}
   2e6b4:	ldcmi	8, cr4, [r0, #-60]	; 0xffffffc4
   2e6b8:			; <UNDEFINED> instruction: 0xf0184478
   2e6bc:	ldmib	r4, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   2e6c0:	stmdbvs	r1!, {r1, r2, r8, r9, sp}^
   2e6c4:			; <UNDEFINED> instruction: 0xf7ff4620
   2e6c8:	stmdami	ip, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2e6cc:	ldrbtmi	r6, [sp], #-2529	; 0xfffff61f
   2e6d0:			; <UNDEFINED> instruction: 0xf0184478
   2e6d4:	bmi	2ee070 <strspn@plt+0x2d5668>
   2e6d8:	movwls	r2, #4864	; 0x1300
   2e6dc:	ldrmi	r6, [r9], -r0, lsr #20
   2e6e0:	bmi	244998 <strspn@plt+0x22bf90>
   2e6e4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   2e6e8:	cdp2	0, 9, cr15, cr2, cr2, {1}
   2e6ec:	andlt	r2, r3, r0, asr #32
   2e6f0:	svclt	0x0000bd30
   2e6f4:	andeq	r8, r5, ip, lsl #8
   2e6f8:	muleq	r9, r2, r5
   2e6fc:	andeq	r4, r2, r4, ror r9
   2e700:	andeq	r0, r0, ip, lsl r2
   2e704:	ldrdeq	r3, [r3], -r2
   2e708:	addlt	fp, r2, r0, ror r5
   2e70c:			; <UNDEFINED> instruction: 0x46044d18
   2e710:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   2e714:	mrrc2	0, 1, pc, sl, cr14	; <UNPREDICTABLE>
   2e718:			; <UNDEFINED> instruction: 0x46284e16
   2e71c:	mcr2	0, 3, pc, cr6, cr8, {0}	; <UNPREDICTABLE>
   2e720:	movwcs	lr, #27092	; 0x69d4
   2e724:	strtmi	r6, [r0], -r1, ror #18
   2e728:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   2e72c:	stmibvs	r1!, {r1, r4, fp, lr}^
   2e730:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   2e734:	mrc2	0, 1, pc, cr4, cr8, {0}
   2e738:	movwcs	r4, #2576	; 0xa10
   2e73c:	ldrmi	r9, [r9], -r1, lsl #6
   2e740:	ldmpl	r6!, {r5, r9, fp, sp, lr}
   2e744:	strls	r4, [r0], -lr, lsl #20
   2e748:			; <UNDEFINED> instruction: 0xf022447a
   2e74c:	strtmi	pc, [r8], -r1, ror #28
   2e750:			; <UNDEFINED> instruction: 0xf0186aa5
   2e754:	bvs	18ae088 <strspn@plt+0x1895680>
   2e758:	strtmi	r4, [sl], -r0, lsr #12
   2e75c:	blx	ffeea7ba <strspn@plt+0xffed1db2>
   2e760:	strtmi	r4, [r9], -r8, lsl #16
   2e764:			; <UNDEFINED> instruction: 0xf0184478
   2e768:	subcs	pc, r0, fp, lsl lr	; <UNPREDICTABLE>
   2e76c:	ldcllt	0, cr11, [r0, #-8]!
   2e770:			; <UNDEFINED> instruction: 0x000583b2
   2e774:	andeq	r4, r9, r0, lsr r5
   2e778:	andeq	r4, r2, r2, lsl r9
   2e77c:	andeq	r0, r0, ip, lsl r2
   2e780:	andeq	r3, r3, r0, ror r9
   2e784:	andeq	r8, r2, r8, lsr r8
   2e788:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   2e78c:	ldcmi	7, cr0, [r9, #-364]	; 0xfffffe94
   2e790:	strmi	fp, [r4], -r2, lsl #1
   2e794:	strle	r4, [r2, #-1149]!	; 0xfffffb83
   2e798:	stmibvs	r2, {r0, r1, r6, r7, fp, sp, lr}
   2e79c:	stmibvs	r6, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}^
   2e7a0:	stmdbvs	r1, {r0, r1, r6, r7, r9, fp, sp, lr}^
   2e7a4:	svclt	0x002842b3
   2e7a8:			; <UNDEFINED> instruction: 0xf7ff4633
   2e7ac:	ldmdami	r2, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2e7b0:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   2e7b4:	ldc2l	0, cr15, [r4, #96]!	; 0x60
   2e7b8:	movwcs	r4, #2576	; 0xa10
   2e7bc:	bvs	8533c8 <strspn@plt+0x83a9c0>
   2e7c0:	stmiapl	ip!, {r0, r3, r4, r9, sl, lr}
   2e7c4:	strls	r4, [r0], #-2574	; 0xfffff5f2
   2e7c8:			; <UNDEFINED> instruction: 0xf022447a
   2e7cc:	andcs	pc, r0, r1, lsr #28
   2e7d0:	ldcllt	0, cr11, [r0, #-8]!
   2e7d4:	tstcs	r0, r0, lsl r6
   2e7d8:			; <UNDEFINED> instruction: 0xffdef01d
   2e7dc:	stmdbvs	r1, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2e7e0:	blx	ffd6a862 <strspn@plt+0xffd51e5a>
   2e7e4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2e7e8:	mcr2	0, 0, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
   2e7ec:	andlt	r2, r2, r0
   2e7f0:	svclt	0x0000bd70
   2e7f4:	andeq	r4, r9, ip, asr #9
   2e7f8:	muleq	r2, r2, r8
   2e7fc:	andeq	r0, r0, ip, lsl r2
   2e800:	strdeq	r3, [r3], -r0
   2e804:	ldrdeq	r8, [r5], -lr
   2e808:	blmi	1381140 <strspn@plt+0x1368738>
   2e80c:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e810:	strdlt	r4, [r6], r0
   2e814:			; <UNDEFINED> instruction: 0x460458d3
   2e818:	svcmi	0x004a6802
   2e81c:	movwls	r6, #22555	; 0x581b
   2e820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e824:	streq	pc, [r4, #-18]	; 0xffffffee
   2e828:	subsle	r4, r5, pc, ror r4
   2e82c:	stmibvs	r2, {r0, r1, r6, r7, fp, sp, lr}
   2e830:	cmple	ip, r0, lsl #22
   2e834:	bvs	ff108f50 <strspn@plt+0xff0f0548>
   2e838:	adcmi	r6, fp, #1064960	; 0x104000
   2e83c:	strtmi	fp, [fp], -r8, lsr #30
   2e840:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   2e844:	strcs	r4, [r0], -r0, asr #16
   2e848:	ldrbtmi	r6, [r8], #-2529	; 0xfffff61f
   2e84c:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2e850:	stc2	0, cr15, [r6, #96]!	; 0x60
   2e854:			; <UNDEFINED> instruction: 0x96014a3e
   2e858:			; <UNDEFINED> instruction: 0x463344f8
   2e85c:	poppl	{r0, r4, r5, r9, sl, lr}
   2e860:	bvs	841158 <strspn@plt+0x828750>
   2e864:	strls	r4, [r0, #-1146]	; 0xfffffb86
   2e868:	ldc2l	0, cr15, [r2, #136]	; 0x88
   2e86c:			; <UNDEFINED> instruction: 0xf0184640
   2e870:			; <UNDEFINED> instruction: 0x4620fdbd
   2e874:	stc2l	0, cr15, [r6, #-100]!	; 0xffffff9c
   2e878:	bvs	18c930c <strspn@plt+0x18b0904>
   2e87c:	strmi	sl, [r5], -r4, lsl #18
   2e880:	strls	r4, [r3, #-1568]	; 0xfffff9e0
   2e884:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   2e888:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2e88c:	stmiavs	r3!, {r0, r1, r6, ip, lr, pc}^
   2e890:	blcs	4921c <strspn@plt+0x30814>
   2e894:	ldmib	sp, {r0, r2, r4, r5, r8, ip, lr, pc}^
   2e898:	strtmi	r2, [r0], -r3, lsl #6
   2e89c:	svclt	0x00a8429a
   2e8a0:			; <UNDEFINED> instruction: 0xf015461a
   2e8a4:	ldmib	sp, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   2e8a8:	addsmi	r1, r1, #805306368	; 0x30000000
   2e8ac:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   2e8b0:			; <UNDEFINED> instruction: 0xf0184478
   2e8b4:	bmi	aade90 <strspn@plt+0xa95488>
   2e8b8:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   2e8bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e8c0:	subsmi	r9, sl, r5, lsl #22
   2e8c4:	andcs	sp, r0, r8, lsr r1
   2e8c8:	pop	{r1, r2, ip, sp, pc}
   2e8cc:			; <UNDEFINED> instruction: 0x461081f0
   2e8d0:			; <UNDEFINED> instruction: 0xf01d2100
   2e8d4:	ldr	pc, [r5, r1, ror #30]!
   2e8d8:			; <UNDEFINED> instruction: 0xf01e6941
   2e8dc:	stmdami	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2e8e0:			; <UNDEFINED> instruction: 0xf0184478
   2e8e4:	ldmib	r4, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^
   2e8e8:	stmdbge	r3, {r0, r3, r8, r9, sp}
   2e8ec:			; <UNDEFINED> instruction: 0xf7ff4620
   2e8f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2e8f4:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
   2e8f8:	strtmi	r4, [r0], -sl, lsr #12
   2e8fc:	stc2	0, cr15, [r4, #-100]!	; 0xffffff9c
   2e900:			; <UNDEFINED> instruction: 0x4608e7d9
   2e904:			; <UNDEFINED> instruction: 0xf01d4631
   2e908:	ldmdami	r6, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2e90c:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   2e910:	stc2l	0, cr15, [r6, #-96]	; 0xffffffa0
   2e914:	strtmi	lr, [r9], -pc, asr #15
   2e918:			; <UNDEFINED> instruction: 0xf01d6a60
   2e91c:			; <UNDEFINED> instruction: 0x4640ff3d
   2e920:	stc2l	0, cr15, [r4, #-96]!	; 0xffffffa0
   2e924:	strtmi	r6, [r9], -r0, lsr #21
   2e928:			; <UNDEFINED> instruction: 0xff36f01d
   2e92c:	stmdami	lr, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   2e930:			; <UNDEFINED> instruction: 0xf0184478
   2e934:			; <UNDEFINED> instruction: 0xe7befd35
   2e938:	cdp	7, 3, cr15, cr10, cr9, {7}
   2e93c:	andeq	r4, r9, r4, asr r4
   2e940:	andeq	r0, r0, r8, asr #4
   2e944:	andeq	r4, r9, r8, lsr r4
   2e948:	strdeq	r4, [r2], -sl
   2e94c:	andeq	r8, r5, ip, ror #4
   2e950:	andeq	r0, r0, ip, lsl r2
   2e954:	andeq	r3, r3, r4, asr r8
   2e958:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   2e95c:	andeq	r4, r9, r6, lsr #7
   2e960:	andeq	r8, r5, r4, ror #3
   2e964:	andeq	r0, r3, sl, ror #16
   2e968:	andeq	r0, r3, r8, asr #16
   2e96c:	svclt	0x0000e498
   2e970:	ldrbeq	r6, [r2, -r2, lsl #16]
   2e974:	andcs	sp, r0, r1, lsl #8
   2e978:	stmdbvs	r1, {r4, r5, r6, r8, r9, sl, lr}^
   2e97c:			; <UNDEFINED> instruction: 0xf7ffb508
   2e980:	andcs	pc, r0, sp, ror #23
   2e984:	svclt	0x0000bd08
   2e988:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   2e98c:	stcmi	7, cr0, [lr, #-364]	; 0xfffffe94
   2e990:	ldrbtmi	fp, [sp], #-131	; 0xffffff7d
   2e994:	andcs	sp, r0, r2, lsl #8
   2e998:	ldclt	0, cr11, [r0, #-12]!
   2e99c:	strmi	r6, [r4], -r1, asr #18
   2e9a0:	blx	ff76c9a6 <strspn@plt+0xff753f9e>
   2e9a4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   2e9a8:	stc2	0, cr15, [r0, #-96]!	; 0xffffffa0
   2e9ac:	movwcs	r4, #2568	; 0xa08
   2e9b0:	stmibvs	r0!, {r0, r8, r9, ip, pc}
   2e9b4:	stmiapl	ip!, {r0, r3, r4, r9, sl, lr}
   2e9b8:	strls	r4, [r0], #-2566	; 0xfffff5fa
   2e9bc:			; <UNDEFINED> instruction: 0xf022447a
   2e9c0:	andcs	pc, r0, r7, lsr #26
   2e9c4:	ldclt	0, cr11, [r0, #-12]!
   2e9c8:	andeq	r4, r9, lr, asr #5
   2e9cc:	andeq	r8, r5, lr, lsl r1
   2e9d0:	andeq	r0, r0, r8, lsl #5
   2e9d4:	andeq	ip, r3, ip, ror r9
   2e9d8:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   2e9dc:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   2e9e0:	addlt	r4, r3, r4, lsl sp
   2e9e4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   2e9e8:	ldmdami	r3, {r3, r4, r8, ip, lr, pc}
   2e9ec:	movwls	r4, #5657	; 0x1619
   2e9f0:	stmdapl	sp!, {r1, r4, r9, fp, lr}
   2e9f4:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   2e9f8:			; <UNDEFINED> instruction: 0xf0219500
   2e9fc:	ldmdami	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2ea00:			; <UNDEFINED> instruction: 0xf0184478
   2ea04:	stmibvs	r0!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2ea08:			; <UNDEFINED> instruction: 0xf844f7ff
   2ea0c:	stmibvs	r1!, {r0, r2, r3, fp, lr}^
   2ea10:			; <UNDEFINED> instruction: 0xf0184478
   2ea14:	andcs	pc, r0, r5, asr #25
   2ea18:	ldclt	0, cr11, [r0, #-12]!
   2ea1c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2ea20:	stc2l	0, cr15, [r4], #96	; 0x60
   2ea24:	bvs	8802ac <strspn@plt+0x8678a4>
   2ea28:	blx	fe66ca2e <strspn@plt+0xfe654026>
   2ea2c:	andlt	r2, r3, r0
   2ea30:	svclt	0x0000bd30
   2ea34:	andeq	r4, r9, sl, ror r2
   2ea38:	muleq	r0, r4, r3
   2ea3c:	muleq	r3, r8, r7
   2ea40:	andeq	r8, r5, r4, asr #1
   2ea44:	muleq	r2, ip, r6
   2ea48:	andeq	r8, r5, r6, lsr #1
   2ea4c:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea50:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea54:	push	{r1, r3, r4, r5, r6, sl, lr}
   2ea58:			; <UNDEFINED> instruction: 0xb09143f0
   2ea5c:			; <UNDEFINED> instruction: 0x460458d3
   2ea60:	strbpl	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2ea64:	movwls	r6, #63515	; 0xf81b
   2ea68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ea6c:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   2ea70:	strtle	r0, [r2], #-1886	; 0xfffff8a2
   2ea74:	andcs	r6, r1, #3194880	; 0x30c000
   2ea78:	ldmib	r0, {r9, ip, pc}^
   2ea7c:			; <UNDEFINED> instruction: 0xf7ff1205
   2ea80:	stmiavs	r3!, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   2ea84:	strle	r0, [r9, #-1880]	; 0xfffff8a8
   2ea88:	teqlt	r9, r1, ror #20
   2ea8c:	andcs	sl, r4, #10240	; 0x2800
   2ea90:			; <UNDEFINED> instruction: 0xf01c4620
   2ea94:	strmi	pc, [r5], -r3, lsr #25
   2ea98:	rsble	r2, fp, r0, lsl #16
   2ea9c:	tstcs	r0, r0, lsr #20
   2eaa0:	mrc2	0, 3, pc, cr10, cr13, {0}
   2eaa4:	streq	pc, [r8], #2271	; 0x8df
   2eaa8:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   2eaac:	ldc2	0, cr15, [lr], {24}
   2eab0:	tstcs	r0, r0, ror #20
   2eab4:	mrc2	0, 3, pc, cr0, cr13, {0}
   2eab8:			; <UNDEFINED> instruction: 0xf019e00f
   2eabc:	stmiavs	r6!, {r0, r1, r6, sl, fp, ip, sp, lr, pc}^
   2eac0:	biclt	r9, lr, sl
   2eac4:	tstcs	r0, r0, lsr #20
   2eac8:	mcr2	0, 3, pc, cr6, cr13, {0}	; <UNPREDICTABLE>
   2eacc:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2ead0:	strcs	r9, [r0, #-2314]	; 0xfffff6f6
   2ead4:			; <UNDEFINED> instruction: 0xf0184478
   2ead8:			; <UNDEFINED> instruction: 0xf8dffc63
   2eadc:			; <UNDEFINED> instruction: 0xf8df245c
   2eae0:	ldrbtmi	r3, [sl], #-1096	; 0xfffffbb8
   2eae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2eae8:	subsmi	r9, sl, pc, lsl #22
   2eaec:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   2eaf0:	andslt	r4, r1, r8, lsr #12
   2eaf4:	mvnshi	lr, #12386304	; 0xbd0000
   2eaf8:	blge	309484 <strspn@plt+0x2f0a7c>
   2eafc:	strtmi	r2, [r0], -r4, lsl #4
   2eb00:	stc2l	0, cr15, [ip], #-112	; 0xffffff90
   2eb04:	blle	ff778b0c <strspn@plt+0xff760104>
   2eb08:			; <UNDEFINED> instruction: 0x070ae9dd
   2eb0c:	svccs	0x00006a21
   2eb10:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   2eb14:			; <UNDEFINED> instruction: 0xf04fbfd4
   2eb18:			; <UNDEFINED> instruction: 0xf04f0c01
   2eb1c:	ldcle	12, cr0, [r1, #-0]
   2eb20:			; <UNDEFINED> instruction: 0xf00268a2
   2eb24:	cmplt	r9, #4, 4	; 0x40000000
   2eb28:	stmibvs	r6!, {r1, r5, r6, r8, r9, ip, sp, pc}
   2eb2c:	cdpne	2, 0, cr15, cr7, cr0, {2}
   2eb30:	ldrbmi	r6, [r6, #-2531]!	; 0xfffff61d
   2eb34:	rschi	pc, r2, r0
   2eb38:	svcvc	0x0084f5b6
   2eb3c:	sbchi	pc, ip, r0, lsl #1
   2eb40:	eorle	r2, r4, r1, lsl #28
   2eb44:	strdle	r2, [r2, -pc]
   2eb48:			; <UNDEFINED> instruction: 0xf0002b01
   2eb4c:	svccs	0x00048112
   2eb50:	sbchi	pc, lr, r0
   2eb54:			; <UNDEFINED> instruction: 0x4620463a
   2eb58:			; <UNDEFINED> instruction: 0xf01e2300
   2eb5c:	ldmib	sp, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}^
   2eb60:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   2eb64:	adcshi	pc, r2, r0
   2eb68:	strcs	r4, [r0, #-2292]	; 0xfffff70c
   2eb6c:			; <UNDEFINED> instruction: 0xf0184478
   2eb70:			; <UNDEFINED> instruction: 0xe7b2fc17
   2eb74:	strtmi	r9, [r0], -sl, lsl #18
   2eb78:			; <UNDEFINED> instruction: 0xf019462a
   2eb7c:	str	pc, [ip, r5, ror #23]!
   2eb80:	mvnle	r2, r0, lsl #20
   2eb84:	tstcs	r0, r8, lsl #12
   2eb88:	mcr2	0, 0, pc, cr6, cr13, {0}	; <UNPREDICTABLE>
   2eb8c:	blcc	168b30 <strspn@plt+0x150128>
   2eb90:	ldmle	r5!, {r1, r2, r4, r8, r9, fp, sp}^
   2eb94:			; <UNDEFINED> instruction: 0xf850a002
   2eb98:	ldrmi	r3, [r8], #-35	; 0xffffffdd
   2eb9c:	svclt	0x00004700
   2eba0:	andeq	r0, r0, pc, ror #1
   2eba4:			; <UNDEFINED> instruction: 0xffffffe1
   2eba8:			; <UNDEFINED> instruction: 0xffffffe1
   2ebac:			; <UNDEFINED> instruction: 0xffffffe1
   2ebb0:			; <UNDEFINED> instruction: 0xffffffe1
   2ebb4:			; <UNDEFINED> instruction: 0xffffffe1
   2ebb8:			; <UNDEFINED> instruction: 0xffffffe1
   2ebbc:			; <UNDEFINED> instruction: 0xffffffe1
   2ebc0:			; <UNDEFINED> instruction: 0xffffffe1
   2ebc4:	andeq	r0, r0, sp, lsr #1
   2ebc8:			; <UNDEFINED> instruction: 0xffffffe1
   2ebcc:			; <UNDEFINED> instruction: 0xffffffe1
   2ebd0:			; <UNDEFINED> instruction: 0xffffffe1
   2ebd4:	andeq	r0, r0, sp, rrx
   2ebd8:			; <UNDEFINED> instruction: 0xffffffe1
   2ebdc:			; <UNDEFINED> instruction: 0xffffffe1
   2ebe0:			; <UNDEFINED> instruction: 0xffffffe1
   2ebe4:			; <UNDEFINED> instruction: 0xffffffe1
   2ebe8:			; <UNDEFINED> instruction: 0xffffffe1
   2ebec:			; <UNDEFINED> instruction: 0xffffffe1
   2ebf0:			; <UNDEFINED> instruction: 0xffffffe1
   2ebf4:			; <UNDEFINED> instruction: 0xffffffe1
   2ebf8:	andeq	r0, r0, sp, asr r0
   2ebfc:	addsmi	fp, pc, #-1342177269	; 0xb000000b
   2ec00:	ldrmi	sp, [sl], -r0, asr #3
   2ec04:			; <UNDEFINED> instruction: 0xf7ee4620
   2ec08:	str	pc, [r8, pc, ror #27]!
   2ec0c:	strtmi	r2, [r0], -ip, lsl #30
   2ec10:	ldrtmi	sl, [ip], -ip, lsl #28
   2ec14:	svclt	0x0028460a
   2ec18:	movwcs	r2, #1036	; 0x40c
   2ec1c:	strls	r9, [r1], -r0, lsl #8
   2ec20:	stc2l	0, cr15, [lr, #-120]	; 0xffffff88
   2ec24:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2ec28:	svccs	0x0003d199
   2ec2c:	adchi	pc, r8, r0, lsl #6
   2ec30:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   2ec34:	blx	ff6eac9e <strspn@plt+0xff6d2296>
   2ec38:	ldrtmi	r4, [r0], -r1, lsr #12
   2ec3c:			; <UNDEFINED> instruction: 0xf01e2210
   2ec40:	stmiami	r0, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
   2ec44:			; <UNDEFINED> instruction: 0xf0184478
   2ec48:			; <UNDEFINED> instruction: 0xe788fbd1
   2ec4c:	stcge	15, cr2, [ip, #-32]	; 0xffffffe0
   2ec50:	strmi	r4, [sl], -r0, lsr #12
   2ec54:			; <UNDEFINED> instruction: 0xf04f463c
   2ec58:	svclt	0x00280300
   2ec5c:	strls	r2, [r1, #-1032]	; 0xfffffbf8
   2ec60:			; <UNDEFINED> instruction: 0xf01e9400
   2ec64:	stmdacs	r0, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2ec68:	svcge	0x0079f47f
   2ec6c:	vpmax.f32	d2, d0, d3
   2ec70:	ldmmi	r5!, {r0, r1, r2, r3, r4, r5, r7, pc}
   2ec74:			; <UNDEFINED> instruction: 0xf0184478
   2ec78:			; <UNDEFINED> instruction: 0x4621fbb9
   2ec7c:	andscs	r4, r0, #40, 12	; 0x2800000
   2ec80:	blx	fe26ad00 <strspn@plt+0xfe2522f8>
   2ec84:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
   2ec88:	blx	fec6acf2 <strspn@plt+0xfec522ea>
   2ec8c:	svccs	0x0004e767
   2ec90:	strtmi	r4, [r0], -sl, lsl #12
   2ec94:	svclt	0x00c8a90c
   2ec98:	strls	r2, [r0, -r4, lsl #6]
   2ec9c:	movwls	fp, #53192	; 0xcfc8
   2eca0:	mrsls	r2, SP_irq
   2eca4:	stc2	0, cr15, [ip, #-120]	; 0xffffff88
   2eca8:	stmdacs	r0, {r2, r9, sl, lr}
   2ecac:	svcge	0x0057f47f
   2ecb0:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
   2ecb4:	blx	fe6ead1e <strspn@plt+0xfe6d2316>
   2ecb8:	strtmi	r9, [r2], -ip, lsl #16
   2ecbc:			; <UNDEFINED> instruction: 0xf0194621
   2ecc0:	stmiami	r4!, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   2ecc4:			; <UNDEFINED> instruction: 0xf0184478
   2ecc8:			; <UNDEFINED> instruction: 0xe748fb91
   2eccc:	strcs	r4, [r0, #-2210]	; 0xfffff75e
   2ecd0:			; <UNDEFINED> instruction: 0xf0184478
   2ecd4:	str	pc, [r0, -r5, ror #22]
   2ecd8:	svcvc	0x0087f5b6
   2ecdc:	svcge	0x0037f47f
   2ece0:	eorle	r2, lr, r9, lsl #22
   2ece4:			; <UNDEFINED> instruction: 0x46204a9d
   2ece8:			; <UNDEFINED> instruction: 0xf01e447a
   2ecec:			; <UNDEFINED> instruction: 0xe736fcff
   2ecf0:			; <UNDEFINED> instruction: 0x46204a9b
   2ecf4:			; <UNDEFINED> instruction: 0xf01e447a
   2ecf8:			; <UNDEFINED> instruction: 0xe730fcf9
   2ecfc:			; <UNDEFINED> instruction: 0xf47f2b06
   2ed00:	svccs	0x000caf26
   2ed04:	strtmi	sl, [r0], -ip, lsl #26
   2ed08:	ldrtmi	r4, [ip], -sl, lsl #12
   2ed0c:	svclt	0x00284663
   2ed10:	stmib	sp, {r2, r3, sl, sp}^
   2ed14:			; <UNDEFINED> instruction: 0xf01e4500
   2ed18:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   2ed1c:	svcge	0x001ff47f
   2ed20:	vpmax.f32	d2, d0, d3
   2ed24:	stmmi	pc, {r0, r1, r2, r7, pc}	; <UNPREDICTABLE>
   2ed28:			; <UNDEFINED> instruction: 0xf0184478
   2ed2c:			; <UNDEFINED> instruction: 0x4621fb5f
   2ed30:	andscs	r4, r0, #40, 12	; 0x2800000
   2ed34:	blx	beadb4 <strspn@plt+0xbd23ac>
   2ed38:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   2ed3c:	blx	15eada6 <strspn@plt+0x15d239e>
   2ed40:	cdpmi	7, 8, cr14, cr10, cr13, {0}
   2ed44:			; <UNDEFINED> instruction: 0xf04f42b8
   2ed48:	stmib	sp, {r8, r9}^
   2ed4c:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
   2ed50:	strmi	r3, [r2], -r3, lsl #6
   2ed54:	strtmi	r5, [r0], -sp, lsr #19
   2ed58:	svclt	0x00a84c85
   2ed5c:	movwcs	r4, #17978	; 0x463a
   2ed60:	ldrbtmi	r0, [ip], #-2194	; 0xfffff76e
   2ed64:	stmib	sp, {r8, r9, ip, pc}^
   2ed68:	blge	340174 <strspn@plt+0x32776c>
   2ed6c:	mrc2	0, 7, pc, cr14, cr14, {0}
   2ed70:			; <UNDEFINED> instruction: 0x463ae6f5
   2ed74:			; <UNDEFINED> instruction: 0xf7ff4620
   2ed78:			; <UNDEFINED> instruction: 0xe6f0fa35
   2ed7c:	ldc	7, cr15, [r8], {233}	; 0xe9
   2ed80:	bmi	1f54db8 <strspn@plt+0x1f3c3b0>
   2ed84:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   2ed88:	ldmdbmi	fp!, {r8}^
   2ed8c:	ldmdami	fp!, {r1, r3, r4, r5, r6, sl, lr}^
   2ed90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2ed94:	blx	16adfe <strspn@plt+0x1523f6>
   2ed98:			; <UNDEFINED> instruction: 0xf43f2f04
   2ed9c:	svcne	0x0026af52
   2eda0:	vceq.f32	d18, d0, d3
   2eda4:	blls	38efe4 <strspn@plt+0x3765dc>
   2eda8:			; <UNDEFINED> instruction: 0xf0001c59
   2edac:	bmi	1d4f054 <strspn@plt+0x1d3664c>
   2edb0:	ldmdami	r5!, {r2, r4, r5, r6, r8, fp, lr}^
   2edb4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2edb8:	strcc	lr, [r0, #-2509]	; 0xfffff633
   2edbc:			; <UNDEFINED> instruction: 0xf0184478
   2edc0:	vmlscs.f32	s30, s9, s31
   2edc4:	svcge	0x003df43f
   2edc8:			; <UNDEFINED> instruction: 0xf1a42c0c
   2edcc:			; <UNDEFINED> instruction: 0xf0400108
   2edd0:	blls	3cf004 <strspn@plt+0x3b65fc>
   2edd4:	rsbsle	r1, lr, sl, asr ip
   2edd8:	stmdbmi	sp!, {r2, r3, r5, r6, r9, fp, lr}^
   2eddc:	ldrbtmi	r4, [sl], #-2157	; 0xfffff793
   2ede0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   2ede4:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   2ede8:			; <UNDEFINED> instruction: 0xf0189301
   2edec:			; <UNDEFINED> instruction: 0xe728fad9
   2edf0:	stmdami	r9!, {r2, r3, r8, r9, fp, ip, pc}^
   2edf4:	stmdbmi	sl!, {r0, r3, r5, r6, r9, fp, lr}^
   2edf8:	b	13fffe0 <strspn@plt+0x13e75d8>
   2edfc:	ldrmi	r7, [r8], r3, ror #19
   2ee00:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2ee04:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2ee08:			; <UNDEFINED> instruction: 0xf0189009
   2ee0c:	svccs	0x0004fac9
   2ee10:	svcge	0x0038f43f
   2ee14:			; <UNDEFINED> instruction: 0xf1a42c08
   2ee18:	stmdals	r9, {r2, r8}
   2ee1c:	eorle	r9, r7, r8, lsl #2
   2ee20:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   2ee24:	blx	ff8eae8c <strspn@plt+0xff8d2484>
   2ee28:	stmdage	sp, {r3, r8, fp, ip, pc}
   2ee2c:			; <UNDEFINED> instruction: 0xf01e2210
   2ee30:			; <UNDEFINED> instruction: 0xe727f9b1
   2ee34:	strcs	r9, [r0, #-2828]	; 0xfffff4f4
   2ee38:	bmi	1740fac <strspn@plt+0x17285a4>
   2ee3c:	ldrbtmi	r4, [r8], #-2396	; 0xfffff6a4
   2ee40:	strls	r4, [r1, #-1146]	; 0xfffffb86
   2ee44:	movwls	r4, #1145	; 0x479
   2ee48:			; <UNDEFINED> instruction: 0xf0189008
   2ee4c:	svccs	0x0004faa9
   2ee50:	svcge	0x0072f43f
   2ee54:	stmdals	r8, {r1, r2, r5, r8, r9, sl, fp, ip}
   2ee58:	ldmdale	r4, {r0, r1, r9, sl, fp, sp}
   2ee5c:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
   2ee60:	blx	ff16aec8 <strspn@plt+0xff1524c0>
   2ee64:	ldrtmi	sl, [r1], -sp, lsl #16
   2ee68:			; <UNDEFINED> instruction: 0xf01e2210
   2ee6c:			; <UNDEFINED> instruction: 0xe763f993
   2ee70:	bmi	1495eac <strspn@plt+0x147d4a4>
   2ee74:	ubfxne	r4, r1, #18, #6
   2ee78:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2ee7c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   2ee80:	blx	fe3eaee8 <strspn@plt+0xfe3d24e0>
   2ee84:	svcmi	0x004ee6fe
   2ee88:	bmi	13d5ac4 <strspn@plt+0x13bd0bc>
   2ee8c:	strls	r4, [r1, #-1151]	; 0xfffffb81
   2ee90:			; <UNDEFINED> instruction: 0x4639447a
   2ee94:	andls	r9, r9, r0, lsl #6
   2ee98:	blx	fe0eaf00 <strspn@plt+0xfe0d24f8>
   2ee9c:			; <UNDEFINED> instruction: 0xf43f2e04
   2eea0:	stccs	15, cr10, [ip], {75}	; 0x4b
   2eea4:	smlatbeq	r8, r4, r1, pc	; <UNPREDICTABLE>
   2eea8:	tstls	r8, r9, lsl #16
   2eeac:	stmdami	r6, {r4, r5, ip, lr, pc}^
   2eeb0:			; <UNDEFINED> instruction: 0xf0184478
   2eeb4:	stmdbls	r8, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   2eeb8:	andscs	sl, r0, #917504	; 0xe0000
   2eebc:			; <UNDEFINED> instruction: 0xf96af01e
   2eec0:	stmdami	r2, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   2eec4:			; <UNDEFINED> instruction: 0xf0184478
   2eec8:	stmdage	sp, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   2eecc:	andscs	r4, r0, #51380224	; 0x3100000
   2eed0:			; <UNDEFINED> instruction: 0xf960f01e
   2eed4:	bmi	fe89b0 <strspn@plt+0xfcffa8>
   2eed8:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
   2eedc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2eee0:			; <UNDEFINED> instruction: 0xf0184478
   2eee4:	ssat	pc, #13, sp, asr #20	; <UNPREDICTABLE>
   2eee8:	tstls	r8, ip, lsr r8
   2eeec:			; <UNDEFINED> instruction: 0xf0184478
   2eef0:	stmdbls	r8, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2eef4:	andscs	sl, r0, #917504	; 0xe0000
   2eef8:			; <UNDEFINED> instruction: 0xf94cf01e
   2eefc:	bmi	e68988 <strspn@plt+0xe4ff80>
   2ef00:	ldmdami	r9!, {r3, r4, r5, r8, fp, lr}
   2ef04:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2ef08:			; <UNDEFINED> instruction: 0xf0184478
   2ef0c:	ldrb	pc, [r8, -r9, asr #20]	; <UNPREDICTABLE>
   2ef10:	ldrtmi	r9, [r9], -lr, lsl #22
   2ef14:	strls	r4, [r1, #-2613]	; 0xfffff5cb
   2ef18:	movwls	r4, #1146	; 0x47a
   2ef1c:	blx	106af84 <strspn@plt+0x105257c>
   2ef20:	svclt	0x0000e70a
   2ef24:	andeq	r4, r9, ip, lsl #4
   2ef28:	andeq	r0, r0, r8, asr #4
   2ef2c:	strdeq	r4, [r9], -r2
   2ef30:	andeq	r8, r5, sl, lsl r0
   2ef34:	andeq	r0, r3, r4, lsr #13
   2ef38:	andeq	r4, r9, lr, ror r1
   2ef3c:	andeq	r0, r3, r4, lsl r6
   2ef40:	andeq	r0, r3, r6, lsr r6
   2ef44:	andeq	pc, r2, r4, asr #2
   2ef48:	andeq	r0, r3, r8, asr #11
   2ef4c:	andeq	pc, r2, r2, lsl #2
   2ef50:	andeq	r3, r3, r2, lsr r3
   2ef54:	andeq	r8, r3, r8, lsr #14
   2ef58:	andeq	r0, r3, r8, lsr #9
   2ef5c:	strdeq	ip, [r2], -r4
   2ef60:	andeq	ip, r2, r8, ror #25
   2ef64:	andeq	r0, r3, r0, asr r5
   2ef68:	andeq	pc, r2, lr, asr #32
   2ef6c:	andeq	r0, r0, r8, lsr #4
   2ef70:			; <UNDEFINED> instruction: 0xfffff523
   2ef74:	andeq	sp, r5, r8, ror r9
   2ef78:	muleq	r3, r8, sp
   2ef7c:	andeq	r3, r2, r2, asr lr
   2ef80:	andeq	r4, r5, ip, lsr r0
   2ef84:	andeq	r7, r5, lr, lsl #26
   2ef88:	andeq	r3, r2, r0, asr lr
   2ef8c:	andeq	r4, r5, sl, lsl r0
   2ef90:	andeq	r7, r5, r2, ror #25
   2ef94:	andeq	r3, r2, r6, lsr #28
   2ef98:	andeq	r3, r2, ip, ror #27
   2ef9c:	andeq	r0, r3, r8, asr #8
   2efa0:	andeq	r5, r3, r6, lsr #26
   2efa4:	andeq	r0, r3, lr, lsr #8
   2efa8:	andeq	r3, r2, lr, asr #27
   2efac:	andeq	r0, r3, r8, asr #8
   2efb0:	andeq	r5, r3, r4, ror #25
   2efb4:	andeq	r0, r3, r6, lsr r4
   2efb8:	andeq	r0, r3, r4, ror #7
   2efbc:	andeq	r7, r5, sl, asr #24
   2efc0:	andeq	r7, r5, r8, lsr ip
   2efc4:	andeq	r0, r3, r0, lsl r4
   2efc8:	strdeq	r0, [r3], -ip
   2efcc:	andeq	r0, r3, ip, lsr #7
   2efd0:	andeq	r3, r5, ip, lsl pc
   2efd4:	andeq	r7, r5, r6, ror #23
   2efd8:	ldrdeq	r4, [r2], -r0
   2efdc:	andeq	ip, r2, r8, ror #24
   2efe0:	andeq	r3, r5, ip, ror #29
   2efe4:			; <UNDEFINED> instruction: 0x00057bbe
   2efe8:	andeq	r4, r2, r8, lsr #15
   2efec:	andeq	r0, r3, r8, lsr #7
   2eff0:	bmi	ff5c174c <strspn@plt+0xff5a8d44>
   2eff4:	mvnsmi	lr, #737280	; 0xb4000
   2eff8:	addslt	r4, r1, r9, ror r4
   2effc:	strmi	r2, [r4], -r0, lsl #10
   2f000:	stmpl	sl, {r8, sl, ip, pc}
   2f004:	ldmdavs	r2, {r0, r1, r6, r7, r8, fp, sp, lr}
   2f008:			; <UNDEFINED> instruction: 0xf04f920f
   2f00c:	ldmib	r0, {r9}^
   2f010:			; <UNDEFINED> instruction: 0xf7fe1205
   2f014:	ldmib	r4, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   2f018:	stmiavs	r3!, {r3, r9, ip}
   2f01c:			; <UNDEFINED> instruction: 0xf013b1f9
   2f020:	suble	r0, r1, r4
   2f024:	movwvs	lr, #27092	; 0x69d4
   2f028:			; <UNDEFINED> instruction: 0xf0002eff
   2f02c:	ldmdale	r1!, {r0, r1, r2, r4, r5, r6, r8, pc}
   2f030:			; <UNDEFINED> instruction: 0xf0002e01
   2f034:	mcrcs	0, 1, r8, cr9, cr9, {7}
   2f038:	blcc	56352c <strspn@plt+0x54ab24>
   2f03c:	ldmdale	r0, {r0, r3, r4, r8, r9, fp, sp}
   2f040:			; <UNDEFINED> instruction: 0xf003e8df
   2f044:	svceq	0x000f7373
   2f048:	movwvc	r0, #65295	; 0xff0f
   2f04c:	svceq	0x000f0f73
   2f050:	svceq	0x000f0f0f
   2f054:	svceq	0x000f0f0f
   2f058:	svceq	0x006f0f0f
   2f05c:			; <UNDEFINED> instruction: 0xf0036f0f
   2f060:	movwlt	r0, #32772	; 0x8004
   2f064:	subsle	r2, r4, r4, lsl #20
   2f068:	strtmi	r2, [r0], -r0, lsl #6
   2f06c:			; <UNDEFINED> instruction: 0xf8fcf01e
   2f070:	bvs	1881354 <strspn@plt+0x186894c>
   2f074:			; <UNDEFINED> instruction: 0xf0184478
   2f078:	bmi	feded6cc <strspn@plt+0xfedd4cc4>
   2f07c:	ldrbtmi	r4, [sl], #-2995	; 0xfffff44d
   2f080:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f084:	subsmi	r9, sl, pc, lsl #22
   2f088:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   2f08c:	andslt	r2, r1, r0, asr #32
   2f090:	mvnshi	lr, #12386304	; 0xbd0000
   2f094:	andne	pc, r7, r0, asr #4
   2f098:	rsble	r4, lr, r6, lsl #5
   2f09c:	svcvc	0x0087f5b6
   2f0a0:	bcs	123828 <strspn@plt+0x10ae20>
   2f0a4:	rscshi	pc, r3, r0, lsl #6
   2f0a8:	tstcs	r0, r8, lsl #12
   2f0ac:	blx	1d6b12a <strspn@plt+0x1d52722>
   2f0b0:	mcrcs	7, 0, lr, cr0, cr14, {6}
   2f0b4:	blcs	ae3814 <strspn@plt+0xacae0c>
   2f0b8:	ldmdale	r0!, {r0, r1, r4, r5, ip, lr, pc}
   2f0bc:	blcs	7dd50 <strspn@plt+0x65348>
   2f0c0:	bcs	225408 <strspn@plt+0x20ca00>
   2f0c4:	movwcs	sp, #36336	; 0x8df0
   2f0c8:	strmi	sl, [sl], -r6, lsl #26
   2f0cc:	strcc	lr, [r0, #-2509]	; 0xfffff633
   2f0d0:	movwcs	r4, #1568	; 0x620
   2f0d4:	blx	ffd6b154 <strspn@plt+0xffd5274c>
   2f0d8:	bicle	r2, r9, r0, lsl #16
   2f0dc:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
   2f0e0:			; <UNDEFINED> instruction: 0xf95ef018
   2f0e4:			; <UNDEFINED> instruction: 0x46294b9d
   2f0e8:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
   2f0ec:			; <UNDEFINED> instruction: 0xf0142002
   2f0f0:	ldmmi	fp, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   2f0f4:			; <UNDEFINED> instruction: 0xf0184478
   2f0f8:	blmi	fe6ed64c <strspn@plt+0xfe6d4c44>
   2f0fc:	andcs	sl, r4, #114688	; 0x1c000
   2f100:	andcs	r4, r2, fp, ror r4
   2f104:	blx	2eb15e <strspn@plt+0x2d2756>
   2f108:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
   2f10c:			; <UNDEFINED> instruction: 0xf96ef018
   2f110:	bmi	fe5e8fd0 <strspn@plt+0xfe5d05c8>
   2f114:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2f118:	blx	ffa6b198 <strspn@plt+0xffa52790>
   2f11c:	blcs	ba8fc4 <strspn@plt+0xb905bc>
   2f120:	strtmi	sp, [r0], -r0, lsr #3
   2f124:	blx	19eb14c <strspn@plt+0x19d2744>
   2f128:	bcs	528fb8 <strspn@plt+0x5105b0>
   2f12c:	tstcs	r4, #188, 26	; 0x2f00
   2f130:	strmi	sl, [sl], -sl, lsl #26
   2f134:	strcc	lr, [r0, #-2509]	; 0xfffff633
   2f138:	movwcs	r4, #1568	; 0x620
   2f13c:	blx	ff06b1bc <strspn@plt+0xff0527b4>
   2f140:	orrsle	r2, r5, r0, lsl #16
   2f144:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   2f148:			; <UNDEFINED> instruction: 0xf92af018
   2f14c:	strtmi	r4, [r9], -r9, lsl #23
   2f150:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
   2f154:			; <UNDEFINED> instruction: 0xf014200a
   2f158:	bmi	fe22dce4 <strspn@plt+0xfe2152dc>
   2f15c:	stmmi	r8, {r0, r1, r2, r7, r8, fp, lr}
   2f160:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2f164:			; <UNDEFINED> instruction: 0xf0184478
   2f168:	stmdals	lr, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
   2f16c:	blx	2eb196 <strspn@plt+0x2d278e>
   2f170:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   2f174:			; <UNDEFINED> instruction: 0xf93af018
   2f178:	blcs	1a8f68 <strspn@plt+0x190560>
   2f17c:	addshi	pc, r0, r0
   2f180:	addhi	pc, fp, r0, lsl #4
   2f184:	blcs	7dd90 <strspn@plt+0x65388>
   2f188:	svcge	0x006cf63f
   2f18c:	orrle	r2, fp, r0, lsl sl
   2f190:	strtmi	sl, [r0], -sl, lsl #22
   2f194:			; <UNDEFINED> instruction: 0xf01c9103
   2f198:	stmdbls	r3, {r0, r5, r8, fp, ip, sp, lr, pc}
   2f19c:	blle	fe0f91a4 <strspn@plt+0xfe0e079c>
   2f1a0:			; <UNDEFINED> instruction: 0xf04f4d79
   2f1a4:	bmi	1e715ac <strspn@plt+0x1e58ba4>
   2f1a8:	ldmdbmi	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2f1ac:	mrcmi	4, 3, r4, cr9, cr10, {3}
   2f1b0:			; <UNDEFINED> instruction: 0x46284479
   2f1b4:			; <UNDEFINED> instruction: 0xf8f4f018
   2f1b8:			; <UNDEFINED> instruction: 0xf008980a
   2f1bc:	ldrbtmi	pc, [lr], #-2787	; 0xfffff51d	; <UNPREDICTABLE>
   2f1c0:			; <UNDEFINED> instruction: 0x46284a75
   2f1c4:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   2f1c8:			; <UNDEFINED> instruction: 0xf8eaf018
   2f1cc:	bmi	1d417a0 <strspn@plt+0x1d28d98>
   2f1d0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   2f1d4:	strhteq	pc, [ip], -sp	; <UNPREDICTABLE>
   2f1d8:			; <UNDEFINED> instruction: 0xf501447a
   2f1dc:	stmib	sp, {r0, r2, r3, r8, ip, sp, lr}^
   2f1e0:	mrscs	r1, LR_irq
   2f1e4:	blx	fe0eb270 <strspn@plt+0xfe0d2868>
   2f1e8:	strhthi	pc, [lr], -sp	; <UNPREDICTABLE>
   2f1ec:	ldrtmi	r4, [r1], -sp, ror #20
   2f1f0:	ldrbtmi	r4, [sl], #-2157	; 0xfffff793
   2f1f4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2f1f8:			; <UNDEFINED> instruction: 0xf0184478
   2f1fc:	bmi	1b2d548 <strspn@plt+0x1b14b40>
   2f200:			; <UNDEFINED> instruction: 0x46284631
   2f204:			; <UNDEFINED> instruction: 0xf018447a
   2f208:			; <UNDEFINED> instruction: 0xf8bdf8cb
   2f20c:	stmdami	r8!, {r1, r2, r3, r5, sp}^
   2f210:	bcs	259648 <strspn@plt+0x240c40>
   2f214:	svclt	0x00284478
   2f218:			; <UNDEFINED> instruction: 0xf0082208
   2f21c:	stmdami	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2f220:			; <UNDEFINED> instruction: 0xf0184478
   2f224:	str	pc, [r3, -r3, ror #17]!
   2f228:	rsbsle	r2, lr, sl, lsl fp
   2f22c:	rsbsle	r2, ip, r3, lsr fp
   2f230:			; <UNDEFINED> instruction: 0xf47f2b0d
   2f234:	bcs	21ae98 <strspn@plt+0x202490>
   2f238:	svcge	0x0036f77f
   2f23c:	strtmi	r4, [fp], -sl, lsl #12
   2f240:	strcs	sl, [r8, #-2310]	; 0xfffff6fa
   2f244:	tstls	r1, r0, lsr #12
   2f248:			; <UNDEFINED> instruction: 0xf01e9500
   2f24c:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   2f250:	svcge	0x000ef47f
   2f254:	ldmdami	r8, {r1, r2, r9, sl, fp, ip, pc}^
   2f258:	ldmdbmi	r9, {r3, r4, r6, r9, fp, lr}^
   2f25c:			; <UNDEFINED> instruction: 0x17f74478
   2f260:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2f264:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   2f268:			; <UNDEFINED> instruction: 0xf0189003
   2f26c:	mcrls	8, 0, pc, cr7, cr9, {4}	; <UNPREDICTABLE>
   2f270:	ldmdbmi	r5, {r2, r4, r6, r9, fp, lr}^
   2f274:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   2f278:	ldrbtmi	r1, [r9], #-2039	; 0xfffff809
   2f27c:	strvs	lr, [r0, -sp, asr #19]
   2f280:			; <UNDEFINED> instruction: 0xf88ef018
   2f284:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   2f288:			; <UNDEFINED> instruction: 0xf8b0f018
   2f28c:	bmi	1468e54 <strspn@plt+0x145044c>
   2f290:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2f294:	blx	aeb314 <strspn@plt+0xad290c>
   2f298:	blcs	3a8e48 <strspn@plt+0x390440>
   2f29c:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   2f2a0:			; <UNDEFINED> instruction: 0xf47f2a10
   2f2a4:	blge	1daeb0 <strspn@plt+0x1c24a8>
   2f2a8:	tstls	r3, r0, lsr #12
   2f2ac:			; <UNDEFINED> instruction: 0xf896f01c
   2f2b0:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
   2f2b4:	mrcge	6, 7, APSR_nzcv, cr8, cr15, {7}
   2f2b8:	strcs	r9, [r0, #-2822]	; 0xfffff4fa
   2f2bc:	bmi	11c13d8 <strspn@plt+0x11a89d0>
   2f2c0:	ldrbtmi	r4, [r8], #-2374	; 0xfffff6ba
   2f2c4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   2f2c8:	strls	r4, [r1, #-1145]	; 0xfffffb87
   2f2cc:			; <UNDEFINED> instruction: 0xf0189003
   2f2d0:	blls	22d474 <strspn@plt+0x214a6c>
   2f2d4:	stmdbmi	r2, {r0, r1, fp, ip, pc}^
   2f2d8:	ldrbtmi	r4, [r9], #-2626	; 0xfffff5be
   2f2dc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   2f2e0:	andls	r9, r5, r1, lsl #10
   2f2e4:			; <UNDEFINED> instruction: 0xf0189103
   2f2e8:	blls	26d45c <strspn@plt+0x254a54>
   2f2ec:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   2f2f0:	movwls	r4, #2621	; 0xa3d
   2f2f4:	strls	r4, [r1, #-1146]	; 0xfffffb86
   2f2f8:	andls	r9, r3, r4, lsl #2
   2f2fc:			; <UNDEFINED> instruction: 0xf850f018
   2f300:	bmi	ed5f2c <strspn@plt+0xebd524>
   2f304:	ldrdeq	lr, [r3, -sp]
   2f308:	strls	r4, [r1, #-1146]	; 0xfffffb86
   2f30c:			; <UNDEFINED> instruction: 0xf0189300
   2f310:	ldmdami	r7!, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   2f314:			; <UNDEFINED> instruction: 0xf0184478
   2f318:	strt	pc, [r9], r9, ror #16
   2f31c:			; <UNDEFINED> instruction: 0xf47f2b01
   2f320:	strtmi	sl, [r0], -r1, lsr #29
   2f324:			; <UNDEFINED> instruction: 0xff5ef7fe
   2f328:	stmib	sp, {r1, r5, r7, r9, sl, sp, lr, pc}^
   2f32c:			; <UNDEFINED> instruction: 0xf7f51203
   2f330:	bls	16ee9c <strspn@plt+0x156494>
   2f334:	addmi	r9, r2, #49152	; 0xc000
   2f338:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
   2f33c:			; <UNDEFINED> instruction: 0xf7ee4620
   2f340:			; <UNDEFINED> instruction: 0xe695fa59
   2f344:	ldmdb	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f348:	andeq	r3, r9, r8, ror #24
   2f34c:	andeq	r0, r0, r8, asr #4
   2f350:	andeq	r7, r2, r8, lsr #30
   2f354:	andeq	r3, r9, r2, ror #23
   2f358:	andeq	r5, r3, sl, asr #20
   2f35c:	andeq	r0, r3, r6, ror #3
   2f360:	ldrdeq	r7, [r5], -r0
   2f364:	andeq	r0, r3, r0, ror #3
   2f368:	andeq	lr, r2, lr, ror ip
   2f36c:	andeq	ip, r2, r6, asr #17
   2f370:	andeq	r5, r3, r2, ror #19
   2f374:	muleq	r3, lr, r1
   2f378:	andeq	r0, r3, r4, lsr #3
   2f37c:	andeq	r7, r5, r2, ror #18
   2f380:	andeq	r3, r2, r8, lsl fp
   2f384:	andeq	lr, r2, r6, lsl ip
   2f388:	ldrdeq	r3, [r2], -r4
   2f38c:	andeq	r0, r3, r4, lsr #3
   2f390:	andeq	r5, r3, r8, ror r9
   2f394:	andeq	r7, r5, r6, lsl #18
   2f398:	muleq	r3, r6, r1
   2f39c:			; <UNDEFINED> instruction: 0x00077cba
   2f3a0:	andeq	r0, r3, ip, lsl #3
   2f3a4:	andeq	r0, r3, r2, lsl #3
   2f3a8:	andeq	r3, r2, r4, lsl sl
   2f3ac:	andeq	r0, r3, r8, ror r1
   2f3b0:	andeq	r3, r4, r8, lsr ip
   2f3b4:	andeq	lr, r2, r8, ror #22
   2f3b8:	andeq	r3, r2, r8, lsl #19
   2f3bc:	andeq	pc, r2, r8, ror #31
   2f3c0:	andeq	r5, r3, r2, asr #17
   2f3c4:	andeq	pc, r2, r6, ror #31
   2f3c8:	andeq	r7, r5, sl, asr #16
   2f3cc:	andeq	lr, r2, r2, lsl #22
   2f3d0:	andeq	ip, r2, sl, asr #14
   2f3d4:	andeq	r3, r2, sl, asr #18
   2f3d8:	andeq	r0, r3, r2, asr r0
   2f3dc:	andeq	r5, r3, r0, ror #16
   2f3e0:	andeq	r7, r5, sl, ror #15
   2f3e4:	andeq	r0, r3, sl, asr #32
   2f3e8:	andeq	r0, r3, r0, asr #32
   2f3ec:	andeq	r0, r3, ip, lsr r0
   2f3f0:	andeq	lr, r2, r4, ror sl
   2f3f4:	stmdacs	r4, {r4, fp, ip, sp}
   2f3f8:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2f3fc:	movweq	pc, #45056	; 0xb000	; <UNPREDICTABLE>
   2f400:	andeq	r0, r3, lr, lsl #14
   2f404:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2f408:			; <UNDEFINED> instruction: 0x47703018
   2f40c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2f410:	ldrbmi	r3, [r0, -ip]!
   2f414:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   2f418:	andcs	r4, r0, r0, ror r7
   2f41c:	svclt	0x00004770
   2f420:	andeq	sl, r7, r6, lsr r6
   2f424:	andeq	sl, r7, lr, lsr #12
   2f428:	andeq	sl, r7, r6, lsr #12
   2f42c:	sbclt	r0, r0, #12288	; 0x3000
   2f430:	blcs	2be03c <strspn@plt+0x2a5634>
   2f434:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2f438:	ldrbmi	pc, [r1, -r3]	; <UNPREDICTABLE>
   2f43c:	cdpeq	14, 0, cr0, cr14, cr14, {0}
   2f440:	andne	r6, r6, ip, asr r9
   2f444:	stmdacs	r1, {r0, r1, r5, r6}
   2f448:	addshi	pc, r4, r0
   2f44c:			; <UNDEFINED> instruction: 0xf0002802
   2f450:	stmdacs	r0, {r0, r3, r7, pc}
   2f454:	andcs	sp, r0, pc, ror r0
   2f458:	ldmdacs	r5, {r4, r5, r6, r8, r9, sl, lr}
   2f45c:	movwge	sp, #10491	; 0x28fb
   2f460:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   2f464:			; <UNDEFINED> instruction: 0x47184413
   2f468:	andeq	r0, r0, r9, ror #1
   2f46c:	andeq	r0, r0, r1, ror #1
   2f470:	andeq	r0, r0, r9, asr r0
   2f474:	andeq	r0, r0, r9, ror #1
   2f478:	andeq	r0, r0, r1, ror #1
   2f47c:	andeq	r0, r0, r9, asr r0
   2f480:	andeq	r0, r0, r9, ror #1
   2f484:	andeq	r0, r0, r1, ror #1
   2f488:	andeq	r0, r0, r9, asr r0
   2f48c:	andeq	r0, r0, r9, ror #1
   2f490:	andeq	r0, r0, r1, ror #1
   2f494:	andeq	r0, r0, r9, asr r0
   2f498:	andeq	r0, r0, r9, ror #1
   2f49c:	andeq	r0, r0, r1, ror #1
   2f4a0:	andeq	r0, r0, r9, asr r0
   2f4a4:	andeq	r0, r0, r9, ror #1
   2f4a8:	andeq	r0, r0, r1, ror #1
   2f4ac:			; <UNDEFINED> instruction: 0xffffffef
   2f4b0:	andeq	r0, r0, r9, ror #1
   2f4b4:	andeq	r0, r0, r1, ror #1
   2f4b8:	andeq	r0, r0, r9, asr r0
   2f4bc:	andeq	r0, r0, r1, ror #1
   2f4c0:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   2f4c4:			; <UNDEFINED> instruction: 0x47703018
   2f4c8:	stmiale	r4, {r0, r1, fp, sp}^
   2f4cc:			; <UNDEFINED> instruction: 0xf000e8df
   2f4d0:	strcc	r3, [r2, #-1337]	; 0xfffffac7
   2f4d4:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   2f4d8:			; <UNDEFINED> instruction: 0x47703018
   2f4dc:	ldmle	sl!, {r0, r1, r2, fp, sp}
   2f4e0:			; <UNDEFINED> instruction: 0xf000e8df
   2f4e4:	strcs	r2, [r3, -r4, lsl #14]!
   2f4e8:	strcs	r2, [r7, -r7, lsr #14]!
   2f4ec:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   2f4f0:	stmdacs	r2, {r4, r5, r6, r8, r9, sl, lr}
   2f4f4:	stmdacs	r0, {r0, r1, r4, fp, ip, lr, pc}
   2f4f8:	stmdami	r5!, {r3, r4, r5, r8, ip, lr, pc}
   2f4fc:			; <UNDEFINED> instruction: 0x47704478
   2f500:			; <UNDEFINED> instruction: 0xd1a82800
   2f504:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   2f508:	ldrbmi	r3, [r0, -ip]!
   2f50c:	eorsle	r2, r5, r1, lsl #16
   2f510:	eorle	r2, r3, r2, lsl #16
   2f514:	orrsle	r2, lr, r0, lsl #16
   2f518:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   2f51c:	stmdacs	r3, {r4, r5, r6, r8, r9, sl, lr}
   2f520:	ldmdami	lr, {r0, r3, r4, r7, r8, ip, lr, pc}
   2f524:	andscc	r4, r8, r8, ror r4
   2f528:	ldmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
   2f52c:	andscc	r4, r8, r8, ror r4
   2f530:	ldmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
   2f534:	andcc	r4, ip, r8, ror r4
   2f538:	ldmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
   2f53c:	andcc	r4, ip, r8, ror r4
   2f540:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   2f544:			; <UNDEFINED> instruction: 0x47704478
   2f548:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2f54c:	ldrbmi	r3, [r0, -ip]!
   2f550:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   2f554:	ldmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
   2f558:			; <UNDEFINED> instruction: 0x47704478
   2f55c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   2f560:			; <UNDEFINED> instruction: 0x47703018
   2f564:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   2f568:			; <UNDEFINED> instruction: 0x47703018
   2f56c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2f570:	ldrbmi	r3, [r0, -ip]!
   2f574:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2f578:	ldrbmi	r3, [r0, -ip]!
   2f57c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2f580:	ldrbmi	r3, [r0, -ip]!
   2f584:	andeq	sl, r7, sl, ror r5
   2f588:	andeq	sl, r7, r6, ror #10
   2f58c:	andeq	sl, r7, lr, asr #10
   2f590:	andeq	sl, r7, r0, asr #10
   2f594:	andeq	sl, r7, r6, lsr r5
   2f598:	andeq	sl, r7, r2, lsr #10
   2f59c:	andeq	sl, r7, r8, lsl r5
   2f5a0:	andeq	sl, r7, r0, lsl r5
   2f5a4:	andeq	sl, r7, r8, lsl #10
   2f5a8:	andeq	sl, r7, r0, lsl #10
   2f5ac:	strdeq	sl, [r7], -r8
   2f5b0:	strdeq	sl, [r7], -r2
   2f5b4:	andeq	sl, r7, sl, ror #9
   2f5b8:	andeq	sl, r7, r4, ror #9
   2f5bc:	ldrdeq	sl, [r7], -lr
   2f5c0:	ldrdeq	sl, [r7], -r6
   2f5c4:	andeq	sl, r7, lr, asr #9
   2f5c8:	andeq	sl, r7, r6, asr #9
   2f5cc:			; <UNDEFINED> instruction: 0x0007a4be
   2f5d0:	andle	r2, pc, r1, lsr r8	; <UNPREDICTABLE>
   2f5d4:	andeq	pc, r3, r0
   2f5d8:	andle	r2, pc, r1, lsl #16
   2f5dc:	andle	r2, r2, r2, lsl #16
   2f5e0:	andcs	fp, r0, r8, lsr #2
   2f5e4:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
   2f5e8:	andcc	r4, ip, r8, ror r4
   2f5ec:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
   2f5f0:			; <UNDEFINED> instruction: 0x47704478
   2f5f4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2f5f8:	ldrbmi	r3, [r0, -ip]!
   2f5fc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   2f600:			; <UNDEFINED> instruction: 0x47703018
   2f604:	andeq	sl, r7, r4, asr r4
   2f608:	andeq	sl, r7, ip, asr #8
   2f60c:	andeq	sl, r7, r6, asr #8
   2f610:	andeq	sl, r7, lr, lsr r4
   2f614:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   2f618:	ldrbmi	r3, [r0, -ip]!
   2f61c:	andeq	sl, r7, r6, lsr #8
   2f620:	ldmdacs	r5, {r4, fp, ip, sp}
   2f624:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2f628:	strne	pc, [fp], #-0
   2f62c:	andsne	r0, r4, r0, lsl fp
   2f630:	cdpeq	14, 0, cr0, cr14, cr14, {0}
   2f634:	cdpeq	14, 0, cr0, cr14, cr14, {0}
   2f638:	cdpeq	0, 0, cr1, cr14, cr11, {0}
   2f63c:	andne	r1, fp, fp
   2f640:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   2f644:	andcs	r4, r0, r0, ror r7
   2f648:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   2f64c:	andcc	r4, ip, r8, ror r4
   2f650:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   2f654:	andscc	r4, r8, r8, ror r4
   2f658:	svclt	0x00004770
   2f65c:	strdeq	sl, [r7], -sl	; <UNPREDICTABLE>
   2f660:	strdeq	sl, [r7], -r0
   2f664:	andeq	sl, r7, r8, ror #7
   2f668:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
   2f66c:	stmdavc	r9, {r3, r4, r5, r6, sl, lr}
   2f670:	mrc2	0, 4, pc, cr6, cr7, {0}
   2f674:	stclt	0, cr2, [r8, #-4]
   2f678:	andeq	r3, r4, r4, lsr #28
   2f67c:	addlt	fp, r4, r0, lsl r5
   2f680:	movwls	r4, #13844	; 0x3614
   2f684:	blx	eb6e0 <strspn@plt+0xd2cd8>
   2f688:	bls	f8290 <strspn@plt+0xdf888>
   2f68c:	movwls	r2, #4352	; 0x1100
   2f690:	strtmi	r9, [r0], -r0
   2f694:			; <UNDEFINED> instruction: 0xf82af021
   2f698:	ldclt	0, cr11, [r0, #-16]
   2f69c:	addlt	fp, r2, r0, lsl r5
   2f6a0:	ldrmi	r2, [r0], -r0, lsl #8
   2f6a4:	ldrmi	r9, [sl], -r0, lsl #2
   2f6a8:	strtmi	r2, [r3], -r0, lsl #2
   2f6ac:			; <UNDEFINED> instruction: 0xf0219401
   2f6b0:	andlt	pc, r2, sp, lsl r8	; <UNPREDICTABLE>
   2f6b4:	svclt	0x0000bd10
   2f6b8:	addlt	fp, r3, r0, lsl #10
   2f6bc:	strmi	r9, [sl], -r0, lsl #4
   2f6c0:	movwcs	r9, #769	; 0x301
   2f6c4:			; <UNDEFINED> instruction: 0xffcaf01d
   2f6c8:			; <UNDEFINED> instruction: 0xf85db003
   2f6cc:	svclt	0x0000fb04
   2f6d0:	addlt	fp, fp, r0, lsr r5
   2f6d4:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2f6d8:			; <UNDEFINED> instruction: 0xf8df2400
   2f6dc:	ldrbtmi	ip, [lr], #84	; 0x54
   2f6e0:	blmi	582b38 <strspn@plt+0x56a130>
   2f6e4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   2f6e8:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   2f6ec:	ldrdgt	pc, [r0], -ip
   2f6f0:	eorgt	pc, r4, sp, asr #17
   2f6f4:	stceq	0, cr15, [r0], {79}	; 0x4f
   2f6f8:	movwls	r9, #5378	; 0x1502
   2f6fc:			; <UNDEFINED> instruction: 0xf10d2501
   2f700:	strls	r0, [r6], #-803	; 0xfffffcdd
   2f704:	strmi	lr, [r4], #-2509	; 0xfffff633
   2f708:	strls	r9, [r0, #-1027]	; 0xfffffbfd
   2f70c:	blx	beb78c <strspn@plt+0xbd2d84>
   2f710:	blmi	201f40 <strspn@plt+0x1e9538>
   2f714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f718:	blls	289788 <strspn@plt+0x270d80>
   2f71c:	qaddle	r4, sl, r2
   2f720:	andlt	r4, fp, r8, lsr #12
   2f724:			; <UNDEFINED> instruction: 0xf7e8bd30
   2f728:	svclt	0x0000ef44
   2f72c:	andeq	r3, r9, r2, lsl #11
   2f730:	andeq	r0, r0, r8, asr #4
   2f734:			; <UNDEFINED> instruction: 0xffffff7d
   2f738:			; <UNDEFINED> instruction: 0xffffffcb
   2f73c:	andeq	r3, r9, ip, asr #10
   2f740:	mvnsmi	lr, #737280	; 0xb4000
   2f744:	sfmmi	f3, 1, [r0], #-600	; 0xfffffda8
   2f748:	stmdami	r0!, {r8, r9, sl, sp}
   2f74c:	ldrbtmi	fp, [ip], #-131	; 0xffffff7d
   2f750:			; <UNDEFINED> instruction: 0x46984615
   2f754:	stmdapl	r0!, {r1, r4, r5, r9, sl, lr}
   2f758:			; <UNDEFINED> instruction: 0x4689463b
   2f75c:	cdp2	0, 13, cr15, cr10, cr0, {1}
   2f760:	cmplt	r0, r4, lsl #12
   2f764:	ldrtmi	r4, [r9], -r2, lsl #12
   2f768:	movwcs	r4, #1584	; 0x630
   2f76c:	pop	{r0, r1, ip, sp, pc}
   2f770:			; <UNDEFINED> instruction: 0xf02243f0
   2f774:	beq	bddb40 <strspn@plt+0xbc5138>
   2f778:	tstcs	r0, r2, asr #12
   2f77c:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   2f780:	ldrtmi	r9, [r0], -r0
   2f784:			; <UNDEFINED> instruction: 0xffb2f020
   2f788:	rsclt	r4, sp, #1114112	; 0x110000
   2f78c:			; <UNDEFINED> instruction: 0xf0174478
   2f790:	cdpcs	14, 0, cr15, cr11, cr13, {1}
   2f794:	bmi	4257d8 <strspn@plt+0x40cdd0>
   2f798:	strls	r4, [r1], #-1571	; 0xfffff9dd
   2f79c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   2f7a0:	bl	b7ba8 <strspn@plt+0x9f1a0>
   2f7a4:	ldmib	r2, {r1, r2, r6, r7, r9}^
   2f7a8:	strls	r4, [r0], #-521	; 0xfffffdf7
   2f7ac:			; <UNDEFINED> instruction: 0xff9ef020
   2f7b0:	pop	{r0, r1, ip, sp, pc}
   2f7b4:	stmdami	r8, {r4, r5, r6, r7, r8, r9, pc}
   2f7b8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2f7bc:	pop	{r0, r1, ip, sp, pc}
   2f7c0:			; <UNDEFINED> instruction: 0xf01743f0
   2f7c4:	svclt	0x0000bded
   2f7c8:	andeq	r3, r9, r2, lsl r5
   2f7cc:	andeq	r0, r0, r0, ror r2
   2f7d0:	andeq	r2, r3, r0, ror #15
   2f7d4:	muleq	r7, lr, r2
   2f7d8:			; <UNDEFINED> instruction: 0x000431ba
   2f7dc:	svcmi	0x00f0e92d
   2f7e0:	ldrmi	fp, [ip], -sp, lsl #1
   2f7e4:	cfmsub32ls	mvax4, mvfx4, mvfx7, mvfx8
   2f7e8:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
   2f7ec:	ldmibmi	r8!, {r0, r1, r2, r9, sl, lr}
   2f7f0:	addsmi	r4, lr, #184, 20	; 0xb8000
   2f7f4:	svclt	0x00284479
   2f7f8:	mrccs	6, 0, r4, cr0, cr14, {0}
   2f7fc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2f800:			; <UNDEFINED> instruction: 0xf04f920b
   2f804:	vhsub.s8	d0, d0, d0
   2f808:	ldmmi	r3!, {r0, r2, r3, r5, r7, pc}
   2f80c:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   2f810:	stc2l	0, cr15, [r6, #92]	; 0x5c
   2f814:	stmiahi	r2!, {r0, r2, r4, r8, sl, fp, sp}
   2f818:			; <UNDEFINED> instruction: 0xf04fbf8c
   2f81c:			; <UNDEFINED> instruction: 0xf04f0900
   2f820:	bcs	3f1c2c <strspn@plt+0x3d9224>
   2f824:			; <UNDEFINED> instruction: 0xf04fbf94
   2f828:			; <UNDEFINED> instruction: 0xf0090a00
   2f82c:			; <UNDEFINED> instruction: 0xf1ba0a01
   2f830:	eorsle	r0, r1, r0, lsl #30
   2f834:	stmibmi	r9!, {r2, r3, r8, r9, sp}
   2f838:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   2f83c:			; <UNDEFINED> instruction: 0xf8514479
   2f840:			; <UNDEFINED> instruction: 0xf1baa003
   2f844:			; <UNDEFINED> instruction: 0xf0000f00
   2f848:	blmi	fe98faac <strspn@plt+0xfe9770a4>
   2f84c:	ldrbtmi	r2, [fp], #-268	; 0xfffffef4
   2f850:	movwcc	pc, #23297	; 0x5b01	; <UNPREDICTABLE>
   2f854:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   2f858:	addshi	pc, r7, r0
   2f85c:	andcs	r4, ip, r1, lsr #23
   2f860:	blx	40a56 <strspn@plt+0x2804e>
   2f864:	ldmvs	fp, {r0, r2, r8, r9, ip, sp}
   2f868:			; <UNDEFINED> instruction: 0xf0002b00
   2f86c:	ldrtmi	r8, [r8], -fp, lsl #1
   2f870:	ldmmi	sp, {r4, r6, r7, r8, r9, sl, lr}
   2f874:			; <UNDEFINED> instruction: 0xf0174478
   2f878:	stmiahi	r0!, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2f87c:			; <UNDEFINED> instruction: 0xb006f8b4
   2f880:	ldmdble	sl, {r0, r1, r2, r3, fp, sp}
   2f884:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
   2f888:	orreq	lr, r5, #3072	; 0xc00
   2f88c:			; <UNDEFINED> instruction: 0x309cf8d3
   2f890:	rsbsle	r2, r5, r0, lsl #22
   2f894:	muls	r3, r8, r7
   2f898:			; <UNDEFINED> instruction: 0x46384995
   2f89c:	ldrbtmi	r4, [r9], #-2965	; 0xfffff46b
   2f8a0:	orrcc	r4, r4, fp, ror r4
   2f8a4:	mrc2	7, 7, pc, cr10, cr15, {7}
   2f8a8:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
   2f8ac:	ldc2	0, cr15, [lr, #92]	; 0x5c
   2f8b0:			; <UNDEFINED> instruction: 0xf8b488a0
   2f8b4:	stmdacs	pc, {r1, r2, ip, sp, pc}	; <UNPREDICTABLE>
   2f8b8:	stmdacs	r2, {r1, r2, r5, fp, ip, lr, pc}
   2f8bc:	andcs	sp, r0, r8, asr r0
   2f8c0:			; <UNDEFINED> instruction: 0xf04f4a8e
   2f8c4:	ldrbmi	r0, [r3], -r0, lsl #20
   2f8c8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   2f8cc:	rscscc	r9, r4, #1
   2f8d0:	bmi	fe3140d8 <strspn@plt+0xfe2fb6d0>
   2f8d4:			; <UNDEFINED> instruction: 0xf8cd4658
   2f8d8:	ldrbtmi	sl, [sl], #-8
   2f8dc:	ldc2	0, cr15, [r8, #132]	; 0x84
   2f8e0:	ldmib	r4, {r3, r7, fp, lr}^
   2f8e4:	ldrbtmi	r1, [r8], #-514	; 0xfffffdfe
   2f8e8:	ldc2l	0, cr15, [sl, #-92]	; 0xffffffa4
   2f8ec:	stmdale	lr, {r4, r9, sl, fp, sp}
   2f8f0:	blmi	1e4230c <strspn@plt+0x1e29904>
   2f8f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f8f8:	blls	309968 <strspn@plt+0x2f0f60>
   2f8fc:			; <UNDEFINED> instruction: 0xf040405a
   2f900:	andlt	r8, sp, r5, ror #1
   2f904:	svchi	0x00f0e8bd
   2f908:	ldmle	r8, {r0, r2, r4, r8, sl, fp, sp}^
   2f90c:	ldmdami	pc!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2f910:	ldrbtmi	r9, [r8], #-2838	; 0xfffff4ea
   2f914:	bleq	46bd28 <strspn@plt+0x453320>
   2f918:	stc2l	0, cr15, [r8, #-92]!	; 0xffffffa4
   2f91c:			; <UNDEFINED> instruction: 0xf1a688a2
   2f920:	bcs	b0568 <strspn@plt+0x97b60>
   2f924:			; <UNDEFINED> instruction: 0xf1a2d04c
   2f928:	blx	fec6fd3c <strspn@plt+0xfec57334>
   2f92c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   2f930:	svclt	0x00942a0f
   2f934:			; <UNDEFINED> instruction: 0xf041460a
   2f938:	b	670144 <strspn@plt+0x65773c>
   2f93c:			; <UNDEFINED> instruction: 0xd1280f02
   2f940:	svclt	0x00142b04
   2f944:			; <UNDEFINED> instruction: 0xf0012100
   2f948:	stmdbcs	r0, {r0, r8}
   2f94c:			; <UNDEFINED> instruction: 0x461ad15c
   2f950:			; <UNDEFINED> instruction: 0x46384659
   2f954:			; <UNDEFINED> instruction: 0xf01d2310
   2f958:	stmdami	sp!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}^
   2f95c:			; <UNDEFINED> instruction: 0xf0174478
   2f960:	strb	pc, [r5, r5, asr #26]	; <UNPREDICTABLE>
   2f964:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
   2f968:	stc2l	0, cr15, [r0, #-92]	; 0xffffffa4
   2f96c:	strb	r6, [ip, -r3, lsr #16]
   2f970:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   2f974:			; <UNDEFINED> instruction: 0xe7a33090
   2f978:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
   2f97c:			; <UNDEFINED> instruction: 0xe76444fa
   2f980:			; <UNDEFINED> instruction: 0xe79d4618
   2f984:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   2f988:	stmdbmi	r6!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   2f98c:	orrcc	r4, r4, r9, ror r4
   2f990:	bmi	19a9728 <strspn@plt+0x1990d20>
   2f994:	bl	c0b84 <strspn@plt+0xa817c>
   2f998:			; <UNDEFINED> instruction: 0xf8d50585
   2f99c:	stfcss	f5, [r0, #-96]	; 0xffffffa0
   2f9a0:	ldrbmi	sp, [sl], -lr, asr #1
   2f9a4:	ldrtmi	r4, [r8], -r1, lsr #12
   2f9a8:	strmi	r9, [r8, r5, lsl #6]!
   2f9ac:	bicsle	r2, r4, r0, lsl #16
   2f9b0:	blls	191c3c <strspn@plt+0x179234>
   2f9b4:	smlatbeq	r3, r1, r1, pc	; <UNPREDICTABLE>
   2f9b8:			; <UNDEFINED> instruction: 0xf181fab1
   2f9bc:	ldr	r0, [pc, r9, asr #18]!
   2f9c0:	stmible	r4, {r0, r1, r8, r9, fp, sp}^
   2f9c4:	ldrbmi	sl, [r3], -r6, lsl #18
   2f9c8:	ldrbmi	r9, [sl], -r1, lsl #2
   2f9cc:	ldrtmi	r2, [r8], -r4, lsl #2
   2f9d0:			; <UNDEFINED> instruction: 0xf8b49100
   2f9d4:			; <UNDEFINED> instruction: 0xf01da006
   2f9d8:			; <UNDEFINED> instruction: 0x4681fe73
   2f9dc:			; <UNDEFINED> instruction: 0xd1bc2800
   2f9e0:	ldmdbmi	r3, {r1, r4, r6, r9, fp, lr}^
   2f9e4:	ldrbtmi	r4, [sl], #-2131	; 0xfffff7ad
   2f9e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2f9ec:	ldc2l	0, cr15, [r8], {23}
   2f9f0:	andcs	r9, r1, #393216	; 0x60000
   2f9f4:			; <UNDEFINED> instruction: 0xf01817c1
   2f9f8:	mrccc	14, 0, APSR_nzcv, cr4, cr15, {2}
   2f9fc:	stmdami	lr, {r0, r2, r4, r8, ip, lr, pc}^
   2fa00:			; <UNDEFINED> instruction: 0xf0174478
   2fa04:			; <UNDEFINED> instruction: 0xe7a8fcf3
   2fa08:	tstcs	r4, r6, lsl #22
   2fa0c:	ldrbmi	r9, [sl], -r1, lsl #6
   2fa10:	movwcs	r4, #1592	; 0x638
   2fa14:			; <UNDEFINED> instruction: 0xf01d9100
   2fa18:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   2fa1c:	stmdami	r7, {r0, r2, r3, r4, r7, r8, ip, lr, pc}^
   2fa20:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
   2fa24:	ldc2	0, cr15, [ip], #92	; 0x5c
   2fa28:	stmdami	r5, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   2fa2c:	ldrbtmi	r9, [r8], #-2838	; 0xfffff4ea
   2fa30:	ldreq	pc, [r4], #-259	; 0xfffffefd
   2fa34:	ldc2l	0, cr15, [sl], {23}
   2fa38:	stmdble	r0, {r0, r1, r2, r3, r9, sl, fp, sp}^
   2fa3c:			; <UNDEFINED> instruction: 0xf10d464b
   2fa40:			; <UNDEFINED> instruction: 0xf04f0b1c
   2fa44:			; <UNDEFINED> instruction: 0x46220910
   2fa48:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2fa4c:			; <UNDEFINED> instruction: 0xf01d9b00
   2fa50:	strmi	pc, [r1], -r5, lsl #28
   2fa54:			; <UNDEFINED> instruction: 0x4620b918
   2fa58:	mrc2	0, 4, pc, cr14, cr12, {0}
   2fa5c:			; <UNDEFINED> instruction: 0xf41ae7cf
   2fa60:	smlabble	r1, r0, pc, r7	; <UNPREDICTABLE>
   2fa64:			; <UNDEFINED> instruction: 0x901cf8dd
   2fa68:			; <UNDEFINED> instruction: 0x465b45b1
   2fa6c:	strbmi	r4, [r1], -sl, lsr #12
   2fa70:	ldrtmi	fp, [r1], r8, lsr #30
   2fa74:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2fa78:			; <UNDEFINED> instruction: 0xf7ff4900
   2fa7c:	strbmi	pc, [lr, #-3759]	; 0xfffff151	; <UNPREDICTABLE>
   2fa80:	ldmdami	r0!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, lr, pc}
   2fa84:	ldrbtmi	r4, [r8], #-3376	; 0xfffff2d0
   2fa88:	ldc2	0, cr15, [r0], #92	; 0x5c
   2fa8c:			; <UNDEFINED> instruction: 0xf8df4b2f
   2fa90:	ldrbtmi	ip, [sp], #-192	; 0xffffff40
   2fa94:	bl	140c88 <strspn@plt+0x128280>
   2fa98:	ldrbtmi	r0, [ip], #265	; 0x109
   2fa9c:	strvc	pc, [r4], #1283	; 0x503
   2faa0:	andeq	lr, r9, #169984	; 0x29800
   2faa4:	orrvc	pc, r0, #20971520	; 0x1400000
   2faa8:	strcs	r9, [r0, #-1025]	; 0xfffffbff
   2faac:	ldrtmi	r2, [r8], -r4, lsl #8
   2fab0:	andgt	pc, r0, sp, asr #17
   2fab4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   2fab8:	stc2	0, cr15, [sl, #-12]!
   2fabc:			; <UNDEFINED> instruction: 0x4632e79f
   2fac0:	ldrtmi	r4, [r8], -r1, lsr #12
   2fac4:			; <UNDEFINED> instruction: 0xf01d2310
   2fac8:	ldr	pc, [r8, pc, asr #23]
   2facc:	ldcl	7, cr15, [r0, #-928]!	; 0xfffffc60
   2fad0:	andeq	r3, r9, ip, ror #8
   2fad4:	andeq	r0, r0, r8, asr #4
   2fad8:	andeq	r2, r3, r2, ror r7
   2fadc:	andeq	r0, r9, r0, lsr #1
   2fae0:	andeq	r0, r9, lr, lsl #1
   2fae4:	andeq	r0, r9, ip, ror r0
   2fae8:	andeq	r5, r2, r4, asr #11
   2faec:			; <UNDEFINED> instruction: 0x0007a1b6
   2faf0:	muleq	r7, lr, r1
   2faf4:	ldrdeq	r2, [r3], -r4
   2faf8:	andeq	r5, r2, lr, lsl #11
   2fafc:	andeq	sl, r7, r2, ror r1
   2fb00:			; <UNDEFINED> instruction: 0x000326b6
   2fb04:			; <UNDEFINED> instruction: 0x000326b6
   2fb08:	andeq	r3, r9, ip, ror #6
   2fb0c:			; <UNDEFINED> instruction: 0x000571b2
   2fb10:	andeq	lr, r2, ip, lsr #8
   2fb14:	andeq	r5, r3, r2, asr #3
   2fb18:	andeq	sl, r7, sl, asr #1
   2fb1c:			; <UNDEFINED> instruction: 0xfffffd1d
   2fb20:	andeq	r2, r3, lr, ror #11
   2fb24:	strheq	sl, [r7], -r0
   2fb28:	andeq	pc, r8, r8, asr #30
   2fb2c:	andeq	lr, r3, r6, lsr #7
   2fb30:	andeq	r5, r3, r0, asr #2
   2fb34:	muleq	r2, r2, r2
   2fb38:	andeq	lr, r2, r8, lsl #7
   2fb3c:			; <UNDEFINED> instruction: 0x0002bfba
   2fb40:	andeq	r2, r3, r2, lsl #11
   2fb44:	andeq	r7, r5, lr, lsr r0
   2fb48:	andeq	r9, r7, sl, lsr #31
   2fb4c:	andeq	pc, r8, r8, asr #28
   2fb50:	andeq	r2, r3, lr, lsl r5
   2fb54:	svcmi	0x00f0e92d
   2fb58:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   2fb5c:	ldrmi	r8, [ip], -r4, lsl #22
   2fb60:	strmi	r4, [r0], lr, lsl #21
   2fb64:	strmi	r4, [r9], lr, lsl #23
   2fb68:	addlt	r4, sp, sl, ror r4
   2fb6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fb70:			; <UNDEFINED> instruction: 0xf04f930b
   2fb74:			; <UNDEFINED> instruction: 0xf01c0300
   2fb78:	blmi	fe2efadc <strspn@plt+0xfe2d70d4>
   2fb7c:	movwls	r4, #17531	; 0x447b
   2fb80:			; <UNDEFINED> instruction: 0x4602b170
   2fb84:	strbmi	r4, [r0], -r9, asr #12
   2fb88:			; <UNDEFINED> instruction: 0xff30f014
   2fb8c:	andls	r4, r5, r5, lsl #12
   2fb90:	stmibmi	r5, {r4, r5, r8, ip, sp, pc}
   2fb94:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   2fb98:	svc	0x0010f7e8
   2fb9c:	eorsle	r2, lr, r0, lsl #16
   2fba0:	mvnscc	pc, #79	; 0x4f
   2fba4:	bcc	46b3cc <strspn@plt+0x4529c4>
   2fba8:			; <UNDEFINED> instruction: 0xf2402c0f
   2fbac:	blmi	200ff54 <strspn@plt+0x1ff754c>
   2fbb0:	bleq	76bfec <strspn@plt+0x7535e4>
   2fbb4:	strls	r2, [r3, -r0, lsl #14]
   2fbb8:	mcr	4, 0, r4, cr9, cr11, {3}
   2fbbc:	blmi	1f3e404 <strspn@plt+0x1f259fc>
   2fbc0:	mcr	4, 0, r4, cr8, cr11, {3}
   2fbc4:	tstcs	r0, #144, 20	; 0x90000
   2fbc8:	movwls	r4, #1586	; 0x632
   2fbcc:	movwcs	r4, #1600	; 0x640
   2fbd0:	andlt	pc, r4, sp, asr #17
   2fbd4:	stc2l	0, cr15, [r2, #-116]	; 0xffffff8c
   2fbd8:	cmple	fp, r0, lsl #16
   2fbdc:	strmi	r9, [r5], -r3, lsl #22
   2fbe0:			; <UNDEFINED> instruction: 0xf0002b00
   2fbe4:	ldmdami	r3!, {r2, r5, r7, pc}^
   2fbe8:			; <UNDEFINED> instruction: 0xf0174478
   2fbec:	ldmdami	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   2fbf0:			; <UNDEFINED> instruction: 0x462b4632
   2fbf4:			; <UNDEFINED> instruction: 0xf0174478
   2fbf8:	ldmdami	r0!, {r0, r2, r5, sl, fp, ip, sp, lr, pc}^
   2fbfc:			; <UNDEFINED> instruction: 0xf0174478
   2fc00:	bmi	1c2ebdc <strspn@plt+0x1c161d4>
   2fc04:	ldrbtmi	r4, [sl], #-2918	; 0xfffff49a
   2fc08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fc0c:	subsmi	r9, sl, fp, lsl #22
   2fc10:	sbchi	pc, r1, r0, asr #32
   2fc14:	ldc	0, cr11, [sp], #52	; 0x34
   2fc18:	pop	{r2, r8, r9, fp, pc}
   2fc1c:	svcmi	0x00698ff0
   2fc20:	beq	2ac03c <strspn@plt+0x293634>
   2fc24:	ldrdlt	pc, [r0, pc]!	; <UNPREDICTABLE>
   2fc28:	blmi	1a41444 <strspn@plt+0x1a28a3c>
   2fc2c:			; <UNDEFINED> instruction: 0xf507447f
   2fc30:	ldrbtmi	r7, [fp], #1940	; 0x794
   2fc34:	strls	r4, [r3], #-1147	; 0xfffffb85
   2fc38:			; <UNDEFINED> instruction: 0x465f463a
   2fc3c:			; <UNDEFINED> instruction: 0x4693461c
   2fc40:	andcs	fp, r8, #-1073741791	; 0xc0000021
   2fc44:	ldrtmi	r4, [r8], -r1, lsr #12
   2fc48:	cdp	7, 11, cr15, cr8, cr8, {7}
   2fc4c:	strcc	fp, [r8, -r0, lsl #18]
   2fc50:			; <UNDEFINED> instruction: 0xf7e84638
   2fc54:			; <UNDEFINED> instruction: 0x4639edbc
   2fc58:	ldrbmi	r4, [r0], -r2, lsl #12
   2fc5c:	cdp	7, 10, cr15, cr14, cr8, {7}
   2fc60:	rsble	r2, r9, r0, lsl #16
   2fc64:			; <UNDEFINED> instruction: 0xf10b3501
   2fc68:	vldrcs	d0, [r7, #-64]	; 0xffffffc0
   2fc6c:			; <UNDEFINED> instruction: 0xf85bd078
   2fc70:			; <UNDEFINED> instruction: 0xe7e57c10
   2fc74:	ldrdcc	pc, [r8], -r8
   2fc78:	strle	r0, [r6, #-1947]	; 0xfffff865
   2fc7c:	bls	1429d4 <strspn@plt+0x129fcc>
   2fc80:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fc84:			; <UNDEFINED> instruction: 0xf00042bb
   2fc88:	blls	20fe94 <strspn@plt+0x1f748c>
   2fc8c:	blcs	3f7008 <strspn@plt+0x3de600>
   2fc90:	streq	pc, [r3, #-37]	; 0xffffffdb
   2fc94:	movwcs	fp, #8076	; 0x1f8c
   2fc98:	adcmi	r2, r5, #0, 6
   2fc9c:	movwcs	fp, #3976	; 0xf88
   2fca0:	vnmla.f16	s22, s16, s7
   2fca4:			; <UNDEFINED> instruction: 0x465b2a10
   2fca8:	strbmi	r4, [r0], -r9, asr #12
   2fcac:	strls	r9, [r0], -r1, lsl #8
   2fcb0:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   2fcb4:	blcs	568c8 <strspn@plt+0x3dec0>
   2fcb8:			; <UNDEFINED> instruction: 0xe7a2d19f
   2fcbc:	beq	1aab94 <strspn@plt+0x19218c>
   2fcc0:	ldrtmi	sp, [r5], #-239	; 0xffffff11
   2fcc4:	stmible	ip!, {r0, r2, r4, r5, r7, r9, lr}^
   2fcc8:			; <UNDEFINED> instruction: 0xf0839b03
   2fccc:	stccs	3, cr0, [r0, #-4]
   2fcd0:	movwcs	fp, #3848	; 0xf08
   2fcd4:	mnf<illegal precision>m	f3, f3
   2fcd8:	movwls	r0, #14864	; 0x3a10
   2fcdc:	blx	fe1ebd42 <strspn@plt+0xfe1d333a>
   2fce0:	bcs	46b548 <strspn@plt+0x452b40>
   2fce4:			; <UNDEFINED> instruction: 0x4649465b
   2fce8:	stmib	sp, {r6, r9, sl, lr}^
   2fcec:			; <UNDEFINED> instruction: 0xf7ff6400
   2fcf0:	mrc	13, 0, APSR_nzcv, cr8, cr5, {3}
   2fcf4:			; <UNDEFINED> instruction: 0x37010a90
   2fcf8:	blx	1e6bd5e <strspn@plt+0x1e53356>
   2fcfc:	svceq	0x000ff1ba
   2fd00:	ldrbmi	sp, [r4], -lr, lsl #18
   2fd04:	ldrb	r4, [lr, -lr, lsr #12]
   2fd08:	bcs	46b570 <strspn@plt+0x452b68>
   2fd0c:			; <UNDEFINED> instruction: 0x4649465b
   2fd10:	strls	r4, [r1], #-1600	; 0xfffff9c0
   2fd14:			; <UNDEFINED> instruction: 0xf7ff9600
   2fd18:	stccs	13, cr15, [r0, #-388]	; 0xfffffe7c
   2fd1c:	strb	sp, [r9, r9, ror #3]
   2fd20:			; <UNDEFINED> instruction: 0x46294652
   2fd24:	tstcs	r0, #64, 12	; 0x4000000
   2fd28:	blx	fe7ebda4 <strspn@plt+0xfe7d339c>
   2fd2c:	stmdbls	r3, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
   2fd30:			; <UNDEFINED> instruction: 0xf01c4630
   2fd34:			; <UNDEFINED> instruction: 0xe764fd31
   2fd38:			; <UNDEFINED> instruction: 0x9c034b26
   2fd3c:	bl	100f30 <strspn@plt+0xe8528>
   2fd40:			; <UNDEFINED> instruction: 0xf8d51505
   2fd44:	flte	f0, r3
   2fd48:	vmov	r3, s16
   2fd4c:	blcs	3fe594 <strspn@plt+0x3e5b8c>
   2fd50:	svcge	0x002af47f
   2fd54:	ldrtmi	r4, [r1], -r2, lsr #12
   2fd58:			; <UNDEFINED> instruction: 0xf0014640
   2fd5c:	ldrb	pc, [r0, -sp, ror #20]	; <UNPREDICTABLE>
   2fd60:			; <UNDEFINED> instruction: 0x9c039b05
   2fd64:	blcc	c4e6d8 <strspn@plt+0xc35cd0>
   2fd68:			; <UNDEFINED> instruction: 0xf63f2b09
   2fd6c:	uadd16mi	sl, r0, r9
   2fd70:	tstcs	r0, sl, lsl #4
   2fd74:	bl	fe2edd1c <strspn@plt+0xfe2d5314>
   2fd78:	beq	46b5a0 <strspn@plt+0x452b98>
   2fd7c:	strtmi	lr, [r2], -r5, ror #15
   2fd80:			; <UNDEFINED> instruction: 0x46404631
   2fd84:			; <UNDEFINED> instruction: 0xf01d2310
   2fd88:	ldr	pc, [sl, -pc, ror #20]!
   2fd8c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2fd90:	blx	b6bdf6 <strspn@plt+0xb533ee>
   2fd94:			; <UNDEFINED> instruction: 0xf7e8e78e
   2fd98:	svclt	0x0000ec0c
   2fd9c:	strdeq	r3, [r9], -r8
   2fda0:	andeq	r0, r0, r8, asr #4
   2fda4:	andeq	r3, r9, r4, ror #1
   2fda8:	andeq	r2, r3, r6, asr #8
   2fdac:	andeq	r2, r3, ip, lsr #8
   2fdb0:	andeq	r6, r5, r4, lsl #30
   2fdb4:	andeq	r3, r2, r4, lsr #11
   2fdb8:	andeq	sl, r3, r0, lsr r3
   2fdbc:	strdeq	r7, [r3], -r0
   2fdc0:	andeq	r3, r9, sl, asr r0
   2fdc4:	andeq	r9, r7, r0, lsl lr
   2fdc8:	muleq	r3, sl, r3
   2fdcc:			; <UNDEFINED> instruction: 0x000323b4
   2fdd0:	andeq	r0, r0, r8, lsl r3
   2fdd4:	andeq	r9, r7, r0, lsl #26
   2fdd8:	strdeq	r3, [r2], -lr
   2fddc:			; <UNDEFINED> instruction: 0x4604b510
   2fde0:	addlt	r4, r2, r9, lsl #16
   2fde4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   2fde8:			; <UNDEFINED> instruction: 0xf0172100
   2fdec:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2fdf0:	movwcs	r2, #4352	; 0x1100
   2fdf4:			; <UNDEFINED> instruction: 0xf01d4620
   2fdf8:	stmdami	r4, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   2fdfc:			; <UNDEFINED> instruction: 0xf0174478
   2fe00:	strdcs	pc, [r1], -r5
   2fe04:	ldclt	0, cr11, [r0, #-8]
   2fe08:	andeq	r9, r2, ip, asr #21
   2fe0c:	andeq	sp, r2, ip, lsl #31
   2fe10:	bcs	131d2d8 <strspn@plt+0x13048d0>
   2fe14:	addslt	r4, r9, sl, lsr #24
   2fe18:	ldrbtmi	r4, [ip], #-2858	; 0xfffff4d6
   2fe1c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2fe20:			; <UNDEFINED> instruction: 0xf04f9317
   2fe24:	stmdale	sp, {r8, r9}
   2fe28:			; <UNDEFINED> instruction: 0xf01d2300
   2fe2c:	bmi	9ee6a8 <strspn@plt+0x9d5ca0>
   2fe30:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2fe34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fe38:	subsmi	r9, sl, r7, lsl fp
   2fe3c:	andcs	sp, r1, lr, lsr r1
   2fe40:	ldclt	0, cr11, [r0, #-100]!	; 0xffffff9c
   2fe44:	stcge	3, cr2, [r4, #-304]	; 0xfffffed0
   2fe48:	stmib	sp, {r1, r3, r9, sl, lr}^
   2fe4c:	movwcs	r3, #1280	; 0x500
   2fe50:	ldc2	0, cr15, [r6], #-116	; 0xffffff8c
   2fe54:	stmdacs	r0, {r2, r9, sl, lr}
   2fe58:	bmi	764604 <strspn@plt+0x74bbfc>
   2fe5c:	ldmdami	sp, {r2, r3, r4, r8, fp, lr}
   2fe60:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2fe64:			; <UNDEFINED> instruction: 0xf0174478
   2fe68:			; <UNDEFINED> instruction: 0x4628fa9b
   2fe6c:	ldfmis	f2, [sl, #-256]	; 0xffffff00
   2fe70:			; <UNDEFINED> instruction: 0xf994f01d
   2fe74:	ldrbtmi	r9, [sp], #-2836	; 0xfffff4ec
   2fe78:	bmi	681ee0 <strspn@plt+0x6694d8>
   2fe7c:			; <UNDEFINED> instruction: 0x46294478
   2fe80:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   2fe84:	stmib	sp, {r0, sl, ip, pc}^
   2fe88:			; <UNDEFINED> instruction: 0xf0170502
   2fe8c:	blls	5ae8b8 <strspn@plt+0x595eb0>
   2fe90:	ldmib	sp, {r2, r4, r9, fp, lr}^
   2fe94:	movwls	r0, #258	; 0x102
   2fe98:	strls	r4, [r1], #-1146	; 0xfffffb86
   2fe9c:	blx	fe06bf00 <strspn@plt+0xfe0534f8>
   2fea0:	bmi	496b00 <strspn@plt+0x47e0f8>
   2fea4:	ldrdeq	lr, [r2, -sp]
   2fea8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2feac:			; <UNDEFINED> instruction: 0xf0173400
   2feb0:	stmdami	lr, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2feb4:			; <UNDEFINED> instruction: 0xf0174478
   2feb8:			; <UNDEFINED> instruction: 0xe7b8fa99
   2febc:	bl	1e6de64 <strspn@plt+0x1e5545c>
   2fec0:	andeq	r2, r9, r6, asr #28
   2fec4:	andeq	r0, r0, r8, asr #4
   2fec8:	andeq	r2, r9, lr, lsr #28
   2fecc:	andeq	r3, r2, ip, asr #14
   2fed0:	andeq	r4, r3, r6, asr #25
   2fed4:	andeq	r2, r2, r8, lsl lr
   2fed8:	andeq	r6, r5, lr, asr #24
   2fedc:	muleq	r2, r0, sp
   2fee0:	andeq	r3, r3, lr, ror #12
   2fee4:	andeq	r3, r3, r4, ror #12
   2fee8:	andeq	r3, r3, r0, ror #12
   2feec:	ldrdeq	sp, [r2], -r4
   2fef0:	bcs	111d3b8 <strspn@plt+0x11049b0>
   2fef4:	addslt	r4, r5, r0, lsr #24
   2fef8:	ldrbtmi	r4, [ip], #-2848	; 0xfffff4e0
   2fefc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2ff00:			; <UNDEFINED> instruction: 0xf04f9313
   2ff04:	stmdale	sp, {r8, r9}
   2ff08:			; <UNDEFINED> instruction: 0xf01d2300
   2ff0c:	bmi	76e5c8 <strspn@plt+0x755bc0>
   2ff10:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   2ff14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ff18:	subsmi	r9, sl, r3, lsl fp
   2ff1c:	andcs	sp, r1, r9, lsr #2
   2ff20:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   2ff24:	stcge	3, cr2, [r2, #-272]	; 0xfffffef0
   2ff28:	stmib	sp, {r1, r3, r9, sl, lr}^
   2ff2c:	movwcs	r3, #1280	; 0x500
   2ff30:	blx	ff1ebfae <strspn@plt+0xff1d35a6>
   2ff34:	stmdacs	r0, {r2, r9, sl, lr}
   2ff38:	bmi	4e46e4 <strspn@plt+0x4cbcdc>
   2ff3c:	ldmdami	r3, {r1, r4, r8, fp, lr}
   2ff40:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   2ff44:			; <UNDEFINED> instruction: 0xf0174478
   2ff48:	strtmi	pc, [r8], -fp, lsr #20
   2ff4c:			; <UNDEFINED> instruction: 0xf01d2140
   2ff50:	blls	4ee3ec <strspn@plt+0x4d59e4>
   2ff54:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   2ff58:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
   2ff5c:	strls	r4, [r1], #-1145	; 0xfffffb87
   2ff60:	movwls	r4, #1144	; 0x478
   2ff64:	blx	76bfc8 <strspn@plt+0x7535c0>
   2ff68:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   2ff6c:	blx	febfd0 <strspn@plt+0xfd35c8>
   2ff70:			; <UNDEFINED> instruction: 0xf7e8e7cd
   2ff74:	svclt	0x0000eb1e
   2ff78:	andeq	r2, r9, r6, ror #26
   2ff7c:	andeq	r0, r0, r8, asr #4
   2ff80:	andeq	r2, r9, lr, asr #26
   2ff84:	andeq	r3, r2, ip, ror #12
   2ff88:	andeq	r4, r3, r6, ror #23
   2ff8c:	andeq	r2, r2, r8, lsr sp
   2ff90:			; <UNDEFINED> instruction: 0x000335ba
   2ff94:	andeq	r6, r5, r8, ror #22
   2ff98:	andeq	r2, r2, ip, lsr #25
   2ff9c:	andeq	sp, r2, lr, lsl lr
   2ffa0:	mvnsmi	lr, sp, lsr #18
   2ffa4:			; <UNDEFINED> instruction: 0x4c312a8b
   2ffa8:	blmi	c9c250 <strspn@plt+0xc83848>
   2ffac:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   2ffb0:			; <UNDEFINED> instruction: 0x9327681b
   2ffb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ffb8:	movwcs	sp, #2062	; 0x80e
   2ffbc:			; <UNDEFINED> instruction: 0xf954f01d
   2ffc0:	blmi	b02878 <strspn@plt+0xae9e70>
   2ffc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ffc8:	blls	a0a038 <strspn@plt+0x9f1630>
   2ffcc:	qdaddle	r4, sl, fp
   2ffd0:	eorlt	r2, r8, r1
   2ffd4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2ffd8:	stcge	3, cr2, [r4, #-560]	; 0xfffffdd0
   2ffdc:	stmib	sp, {r1, r3, r9, sl, lr}^
   2ffe0:	movwcs	r3, #1280	; 0x500
   2ffe4:	blx	1b6c062 <strspn@plt+0x1b5365a>
   2ffe8:	stmdacs	r0, {r2, r9, sl, lr}
   2ffec:			; <UNDEFINED> instruction: 0xf8dfd1e8
   2fff0:	bmi	8d0218 <strspn@plt+0x8b7810>
   2fff4:	stmdbmi	r2!, {r3, r4, r5, r6, r7, sl, lr}
   2fff8:	mcrmi	4, 1, r4, cr2, cr10, {3}
   2fffc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   30000:			; <UNDEFINED> instruction: 0xf9cef017
   30004:	cmpcs	r0, r8, lsr #12
   30008:			; <UNDEFINED> instruction: 0xf01d447e
   3000c:	bmi	7ee330 <strspn@plt+0x7d5928>
   30010:	ldrtmi	r4, [r1], -r0, asr #12
   30014:	svcmi	0x001d447a
   30018:			; <UNDEFINED> instruction: 0xf9c2f017
   3001c:	cmpcs	r0, r4, lsl r8
   30020:			; <UNDEFINED> instruction: 0xf01d447f
   30024:	blls	96e318 <strspn@plt+0x955910>
   30028:			; <UNDEFINED> instruction: 0x46314a19
   3002c:	strls	r4, [r1], #-1592	; 0xfffff9c8
   30030:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30034:			; <UNDEFINED> instruction: 0xf0179703
   30038:	blls	9ae70c <strspn@plt+0x995d04>
   3003c:	bmi	581908 <strspn@plt+0x568f00>
   30040:	movwls	r9, #2051	; 0x803
   30044:	strls	r4, [r1], #-1146	; 0xfffffb86
   30048:			; <UNDEFINED> instruction: 0xf9aaf017
   3004c:	bmi	4d6cec <strspn@plt+0x4be2e4>
   30050:	stmdals	r3, {r0, r4, r5, r9, sl, lr}
   30054:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30058:			; <UNDEFINED> instruction: 0xf0173400
   3005c:	stmdami	pc, {r0, r5, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   30060:			; <UNDEFINED> instruction: 0xf0174478
   30064:	str	pc, [fp, r3, asr #19]!
   30068:	b	fe8ee010 <strspn@plt+0xfe8d5608>
   3006c:			; <UNDEFINED> instruction: 0x00092cb4
   30070:	andeq	r0, r0, r8, asr #4
   30074:	muleq	r9, ip, ip
   30078:	andeq	r2, r2, r8, lsl #25
   3007c:			; <UNDEFINED> instruction: 0x000235b4
   30080:	andeq	r4, r3, sl, lsr #22
   30084:			; <UNDEFINED> instruction: 0x00056abc
   30088:	andeq	r3, r3, ip, lsl #10
   3008c:	andeq	r2, r2, ip, ror #23
   30090:			; <UNDEFINED> instruction: 0x000334be
   30094:	andeq	r3, r3, r4, ror #9
   30098:	andeq	r3, r3, r0, ror #9
   3009c:	andeq	sp, r2, r8, lsr #26
   300a0:	bcs	fe41d868 <strspn@plt+0xfe404e60>
   300a4:	adclt	r4, fp, r4, lsr ip
   300a8:	ldrbtmi	r4, [ip], #-2868	; 0xfffff4cc
   300ac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   300b0:			; <UNDEFINED> instruction: 0xf04f9329
   300b4:	stmdale	sp, {r8, r9}
   300b8:			; <UNDEFINED> instruction: 0xf01d2300
   300bc:	bmi	c6e418 <strspn@plt+0xc55a10>
   300c0:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   300c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   300c8:	subsmi	r9, sl, r9, lsr #22
   300cc:	andcs	sp, r1, r2, asr r1
   300d0:	ldcllt	0, cr11, [r0, #172]!	; 0xac
   300d4:	mcrge	3, 0, r2, cr5, cr0, {4}
   300d8:	stmib	sp, {r1, r3, r9, sl, lr}^
   300dc:	movwcs	r3, #1536	; 0x600
   300e0:	blx	ffbec15c <strspn@plt+0xffbd3754>
   300e4:	stmdacs	r0, {r2, r9, sl, lr}
   300e8:	svcmi	0x0026d1e9
   300ec:	ldrbtmi	r4, [pc], #-2598	; 300f4 <strspn@plt+0x176ec>
   300f0:	ldrbtmi	r4, [sl], #-2342	; 0xfffff6da
   300f4:	ldrtmi	r4, [r8], -r6, lsr #26
   300f8:			; <UNDEFINED> instruction: 0xf0174479
   300fc:			; <UNDEFINED> instruction: 0x4630f951
   30100:	ldrbtmi	r2, [sp], #-320	; 0xfffffec0
   30104:			; <UNDEFINED> instruction: 0xf84af01d
   30108:	ldrtmi	r4, [r8], -r2, lsr #20
   3010c:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   30110:			; <UNDEFINED> instruction: 0xf0174e21
   30114:	ldmdage	r5, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
   30118:	ldrbtmi	r2, [lr], #-320	; 0xfffffec0
   3011c:			; <UNDEFINED> instruction: 0xf83ef01d
   30120:	bmi	7d6dbc <strspn@plt+0x7be3b4>
   30124:	ldrtmi	r4, [r0], -r9, lsr #12
   30128:	movwls	r9, #1025	; 0x401
   3012c:			; <UNDEFINED> instruction: 0x9603447a
   30130:			; <UNDEFINED> instruction: 0xf936f017
   30134:	strtmi	r9, [r9], -r6, lsr #22
   30138:	stmdals	r3, {r0, r3, r4, r9, fp, lr}
   3013c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30140:			; <UNDEFINED> instruction: 0xf0179401
   30144:	blls	a2e600 <strspn@plt+0xa15bf8>
   30148:			; <UNDEFINED> instruction: 0x46294a16
   3014c:	movwls	r9, #2051	; 0x803
   30150:	strls	r4, [r1], #-1146	; 0xfffffb86
   30154:			; <UNDEFINED> instruction: 0xf924f017
   30158:	bmi	516e00 <strspn@plt+0x4fe3f8>
   3015c:	stmdals	r3, {r0, r3, r5, r9, sl, lr}
   30160:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30164:			; <UNDEFINED> instruction: 0xf0173400
   30168:	ldmdami	r0, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
   3016c:			; <UNDEFINED> instruction: 0xf0174478
   30170:			; <UNDEFINED> instruction: 0xe7a4f93d
   30174:	b	76e11c <strspn@plt+0x755714>
   30178:			; <UNDEFINED> instruction: 0x00092bb6
   3017c:	andeq	r0, r0, r8, asr #4
   30180:	muleq	r9, lr, fp
   30184:	andeq	r2, r2, lr, lsl #23
   30188:			; <UNDEFINED> instruction: 0x000234ba
   3018c:	andeq	r4, r3, r0, lsr sl
   30190:	andeq	r6, r5, r2, asr #19
   30194:	andeq	r3, r3, r2, lsl r4
   30198:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   3019c:	andeq	r3, r3, r4, asr #7
   301a0:			; <UNDEFINED> instruction: 0x000333be
   301a4:			; <UNDEFINED> instruction: 0x000333b8
   301a8:	ldrdeq	r3, [r3], -r4
   301ac:	andeq	sp, r2, ip, lsl ip
   301b0:	bcs	121d678 <strspn@plt+0x1204c70>
   301b4:	addslt	r4, r9, r6, lsr #24
   301b8:	ldrbtmi	r4, [ip], #-2854	; 0xfffff4da
   301bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   301c0:			; <UNDEFINED> instruction: 0xf04f9317
   301c4:	stmdale	sp, {r8, r9}
   301c8:			; <UNDEFINED> instruction: 0xf01d2300
   301cc:	bmi	8ee308 <strspn@plt+0x8d5900>
   301d0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   301d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   301d8:	subsmi	r9, sl, r7, lsl fp
   301dc:	andcs	sp, r1, r5, lsr r1
   301e0:	ldclt	0, cr11, [r0, #-100]!	; 0xffffff9c
   301e4:	stcge	3, cr2, [r5, #-288]	; 0xfffffee0
   301e8:	stmib	sp, {r1, r3, r9, sl, lr}^
   301ec:	movwcs	r3, #1280	; 0x500
   301f0:	blx	19ec26c <strspn@plt+0x19d3864>
   301f4:	stmdacs	r0, {r2, r9, sl, lr}
   301f8:	bmi	6649a4 <strspn@plt+0x64bf9c>
   301fc:	ldmdami	r9, {r3, r4, r8, fp, lr}
   30200:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   30204:			; <UNDEFINED> instruction: 0xf0174478
   30208:	strtmi	pc, [r8], -fp, asr #17
   3020c:	ldfmis	f2, [r6, #-256]	; 0xffffff00
   30210:			; <UNDEFINED> instruction: 0xffc4f01c
   30214:	ldrbtmi	r9, [sp], #-2837	; 0xfffff4eb
   30218:	bmi	582270 <strspn@plt+0x569868>
   3021c:			; <UNDEFINED> instruction: 0x46294478
   30220:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30224:	stmib	sp, {r0, sl, ip, pc}^
   30228:			; <UNDEFINED> instruction: 0xf0170502
   3022c:	blls	5ee518 <strspn@plt+0x5d5b10>
   30230:	ldmib	sp, {r4, r9, fp, lr}^
   30234:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
   30238:	strcc	lr, [r0], #-2509	; 0xfffff633
   3023c:			; <UNDEFINED> instruction: 0xf8b0f017
   30240:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   30244:			; <UNDEFINED> instruction: 0xf8d2f017
   30248:			; <UNDEFINED> instruction: 0xf7e8e7c1
   3024c:	svclt	0x0000e9b2
   30250:	andeq	r2, r9, r6, lsr #21
   30254:	andeq	r0, r0, r8, asr #4
   30258:	andeq	r2, r9, lr, lsl #21
   3025c:	andeq	r3, r2, ip, lsr #7
   30260:	andeq	r4, r3, r6, lsr #18
   30264:	andeq	r2, r2, r8, ror sl
   30268:	andeq	r6, r5, lr, lsr #17
   3026c:	strdeq	r2, [r2], -r0
   30270:	andeq	r3, r3, lr, asr #5
   30274:	andeq	r3, r3, r6, lsl #6
   30278:	andeq	sp, r2, r6, asr #22
   3027c:	ldrbmi	lr, [r0, sp, lsr #18]!
   30280:	stmhi	ip, {r0, r1, r2, r3, r4, r9, sl, lr}
   30284:	stmdbmi	lr, {r1, r3, r4, r5, r7, ip, sp, pc}^
   30288:			; <UNDEFINED> instruction: 0x3c104b4e
   3028c:	cfstrscs	mvf4, [r3], {121}	; 0x79
   30290:	svclt	0x008858cb
   30294:	ldmdavs	fp, {sp}
   30298:			; <UNDEFINED> instruction: 0xf04f9339
   3029c:	stmdble	fp, {r8, r9}
   302a0:	blmi	1242bcc <strspn@plt+0x122a1c4>
   302a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   302a8:	blls	e8a318 <strspn@plt+0xe71910>
   302ac:			; <UNDEFINED> instruction: 0xf040405a
   302b0:	eorslt	r8, sl, r4, lsl #1
   302b4:			; <UNDEFINED> instruction: 0x87f0e8bd
   302b8:	ldrmi	r2, [r5], -pc, asr #31
   302bc:	bicscs	sp, r0, sp, lsl #18
   302c0:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   302c4:			; <UNDEFINED> instruction: 0xf8cd2300
   302c8:	tstls	r0, r4
   302cc:			; <UNDEFINED> instruction: 0xf01d4606
   302d0:			; <UNDEFINED> instruction: 0x4604f9f7
   302d4:	andcs	fp, r1, r8, lsr r1
   302d8:	ldrtmi	lr, [sl], -r2, ror #15
   302dc:	movwcs	r4, #1577	; 0x629
   302e0:			; <UNDEFINED> instruction: 0xffc2f01c
   302e4:			; <UNDEFINED> instruction: 0xf8dfe7f7
   302e8:	bmi	e98680 <strspn@plt+0xe7fc78>
   302ec:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, r7, sl, lr}
   302f0:			; <UNDEFINED> instruction: 0xf8df447a
   302f4:	ldrbtmi	r9, [r9], #-228	; 0xffffff1c
   302f8:			; <UNDEFINED> instruction: 0xf0174650
   302fc:			; <UNDEFINED> instruction: 0x4640f851
   30300:	ldrbtmi	r2, [r9], #320	; 0x140
   30304:			; <UNDEFINED> instruction: 0xff4af01c
   30308:			; <UNDEFINED> instruction: 0x46504a34
   3030c:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   30310:	ldrdhi	pc, [ip], #143	; 0x8f
   30314:			; <UNDEFINED> instruction: 0xf844f017
   30318:	ldmdage	r5, {r6, r8, sp}
   3031c:			; <UNDEFINED> instruction: 0xf01c44f8
   30320:	bmi	c7001c <strspn@plt+0xc57614>
   30324:			; <UNDEFINED> instruction: 0x46494650
   30328:			; <UNDEFINED> instruction: 0xf017447a
   3032c:	cmpcs	r0, r9, lsr r8	; <UNPREDICTABLE>
   30330:			; <UNDEFINED> instruction: 0xf01ca825
   30334:	blls	db0008 <strspn@plt+0xd97600>
   30338:	strbmi	r4, [r9], -fp, lsr #20
   3033c:	strls	r4, [r1], #-1600	; 0xfffff9c0
   30340:	movwls	r4, #1146	; 0x47a
   30344:			; <UNDEFINED> instruction: 0xf82cf017
   30348:	bmi	a57028 <strspn@plt+0xa3e620>
   3034c:	strbmi	r4, [r0], -r9, asr #12
   30350:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   30354:			; <UNDEFINED> instruction: 0xf0179300
   30358:	blls	e2e3ec <strspn@plt+0xe159e4>
   3035c:	strbmi	r4, [r9], -r4, lsr #20
   30360:	ldrbtmi	r4, [sl], #-2084	; 0xfffff7dc
   30364:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   30368:			; <UNDEFINED> instruction: 0xf0179401
   3036c:	blls	e6e3d8 <strspn@plt+0xe559d0>
   30370:	strbmi	r4, [r0], -r1, lsr #20
   30374:	strls	r4, [r1], #-1609	; 0xfffff9b7
   30378:	movwls	r4, #1146	; 0x47a
   3037c:			; <UNDEFINED> instruction: 0xf810f017
   30380:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   30384:			; <UNDEFINED> instruction: 0xf832f017
   30388:	ldrdle	r2, [r4], r0	; <UNPREDICTABLE>
   3038c:			; <UNDEFINED> instruction: 0xf0174648
   30390:			; <UNDEFINED> instruction: 0xf8dff82d
   30394:	blmi	72054c <strspn@plt+0x707b44>
   30398:	sbcseq	pc, r0, #-1073741783	; 0xc0000029
   3039c:	strls	r4, [r3], #-1276	; 0xfffffb04
   303a0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   303a4:	blmi	63f3ac <strspn@plt+0x6269a4>
   303a8:			; <UNDEFINED> instruction: 0xf105240c
   303ac:			; <UNDEFINED> instruction: 0x463001d0
   303b0:	strls	r4, [r2], #-1147	; 0xfffffb85
   303b4:			; <UNDEFINED> instruction: 0xf8acf003
   303b8:			; <UNDEFINED> instruction: 0xf7e8e78d
   303bc:	svclt	0x0000e8fa
   303c0:	ldrdeq	r2, [r9], -r4
   303c4:	andeq	r0, r0, r8, asr #4
   303c8:			; <UNDEFINED> instruction: 0x000929bc
   303cc:	muleq	r2, r0, r9
   303d0:	andeq	r3, r3, r8, asr r2
   303d4:	andeq	r4, r3, r2, lsr r8
   303d8:	andeq	r6, r5, r2, asr #15
   303dc:	andeq	r3, r3, r6, asr #4
   303e0:			; <UNDEFINED> instruction: 0x000228b8
   303e4:	andeq	r3, r3, ip, lsr r2
   303e8:	andeq	r3, r3, r4, lsr r2
   303ec:	andeq	r3, r3, lr, lsr #4
   303f0:	andeq	r3, r3, sl, lsr #4
   303f4:	andeq	r2, r2, r6, lsr #17
   303f8:	andeq	r3, r3, r0, lsr #4
   303fc:	andeq	sp, r2, r6, lsl #20
   30400:			; <UNDEFINED> instruction: 0x0008f6b0
   30404:	andeq	r3, r3, r4, lsl #4
   30408:	andeq	sl, r7, ip, asr r9
   3040c:			; <UNDEFINED> instruction: 0x4604b570
   30410:	addlt	r4, r4, sl, lsl sl
   30414:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
   30418:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3041c:	ldrbtmi	r4, [r8], #-3610	; 0xfffff1e6
   30420:			; <UNDEFINED> instruction: 0xf0164d1a
   30424:	bmi	6f0320 <strspn@plt+0x6d7918>
   30428:	movwcs	r7, #2080	; 0x820
   3042c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30430:	bmi	639038 <strspn@plt+0x620630>
   30434:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
   30438:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   3043c:			; <UNDEFINED> instruction: 0xf956f020
   30440:	movwcs	r7, #2146	; 0x862
   30444:			; <UNDEFINED> instruction: 0x46284631
   30448:	stmib	sp, {r1, r8, sl, ip, pc}^
   3044c:	strcs	r2, [r0, #-768]	; 0xfffffd00
   30450:			; <UNDEFINED> instruction: 0x96034a11
   30454:			; <UNDEFINED> instruction: 0xf016447a
   30458:	stmdahi	r4!, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3045c:	ldmib	sp, {r0, r1, r2, r3, r9, fp, lr}^
   30460:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
   30464:	strmi	lr, [r0, #-2509]	; 0xfffff633
   30468:			; <UNDEFINED> instruction: 0xff9af016
   3046c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   30470:	pop	{r2, ip, sp, pc}
   30474:			; <UNDEFINED> instruction: 0xf0164070
   30478:	svclt	0x0000bfb9
   3047c:	andeq	r3, r3, ip, asr #5
   30480:	andeq	r4, r3, lr, lsl #14
   30484:	andeq	r2, r2, lr, asr r8
   30488:	andeq	r6, r5, lr, lsl #13
   3048c:	ldrdeq	r2, [r2], -r4
   30490:			; <UNDEFINED> instruction: 0x0007a9b0
   30494:			; <UNDEFINED> instruction: 0x000332b2
   30498:	andeq	r3, r3, ip, lsr #5
   3049c:	andeq	r3, r3, r2, lsr #5
   304a0:	andeq	sp, r2, sl, lsl r9
   304a4:	svcmi	0x00f0e92d
   304a8:	bmi	2001d00 <strspn@plt+0x1fe92f8>
   304ac:	blmi	1ffb4c0 <strspn@plt+0x1fe2ab8>
   304b0:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   304b4:	svclt	0x00984f7e
   304b8:	ldmpl	r3, {sp}^
   304bc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   304c0:			; <UNDEFINED> instruction: 0xf04f9309
   304c4:	stmdale	fp, {r8, r9}
   304c8:	blmi	1e42eb8 <strspn@plt+0x1e2a4b0>
   304cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   304d0:	blls	28a540 <strspn@plt+0x271b38>
   304d4:			; <UNDEFINED> instruction: 0xf040405a
   304d8:	andlt	r8, fp, r4, ror #1
   304dc:	svchi	0x00f0e8bd
   304e0:			; <UNDEFINED> instruction: 0xf10d2304
   304e4:	movwls	r0, #2320	; 0x910
   304e8:	movwcs	r4, #1546	; 0x60a
   304ec:	andls	pc, r4, sp, asr #17
   304f0:	strmi	r4, [r6], -sp, lsl #12
   304f4:			; <UNDEFINED> instruction: 0xf8e4f01d
   304f8:			; <UNDEFINED> instruction: 0x2c04b920
   304fc:	strbmi	sp, [r8], -r4, lsl #2
   30500:			; <UNDEFINED> instruction: 0xff84f7ff
   30504:	ldrb	r2, [pc, r1]
   30508:			; <UNDEFINED> instruction: 0xf1a4486b
   3050c:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
   30510:			; <UNDEFINED> instruction: 0xff6cf016
   30514:			; <UNDEFINED> instruction: 0xf7ff4648
   30518:	stmdami	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   3051c:			; <UNDEFINED> instruction: 0xf0164478
   30520:			; <UNDEFINED> instruction: 0xf89dff65
   30524:	stcne	0, cr3, [r9, #-64]!	; 0xffffffc0
   30528:	blcs	23f138 <strspn@plt+0x226730>
   3052c:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   30530:	andsne	pc, r0, r3
   30534:	andcs	r1, r5, #16
   30538:	addeq	r7, ip, r2, lsr #20
   3053c:	ldrtmi	r4, [r0], -r2, asr #12
   30540:			; <UNDEFINED> instruction: 0xf01c2310
   30544:	ldmdami	lr, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   30548:			; <UNDEFINED> instruction: 0xf0164478
   3054c:	andcs	pc, r1, pc, asr #30
   30550:			; <UNDEFINED> instruction: 0xf1b8e7ba
   30554:	ldmible	r1!, {r0, r1, r8, r9, sl, fp}^
   30558:	strmi	sl, [sl], -r5, lsl #24
   3055c:	tstcs	r4, r0, lsr r6
   30560:	strls	r2, [r1], #-768	; 0xfffffd00
   30564:			; <UNDEFINED> instruction: 0xf01d9100
   30568:	stmdacs	r0, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}
   3056c:	strtmi	sp, [r0], -fp, ror #3
   30570:			; <UNDEFINED> instruction: 0xff4cf7ff
   30574:			; <UNDEFINED> instruction: 0xf1b8e7e7
   30578:	ldmible	pc, {r0, r1, r2, r8, r9, sl, fp}^	; <UNPREDICTABLE>
   3057c:	strmi	sl, [sl], -r7, lsl #22
   30580:	tstcs	r8, r0, lsr r6
   30584:	movwne	lr, #2509	; 0x9cd
   30588:			; <UNDEFINED> instruction: 0xf01d2300
   3058c:	pkhbtmi	pc, r2, r9, lsl #17	; <UNPREDICTABLE>
   30590:	bicsle	r2, r8, r0, lsl #16
   30594:	stmdbmi	ip, {r0, r1, r3, r6, r9, fp, lr}^
   30598:	ldrbtmi	r4, [sl], #-2124	; 0xfffff7b4
   3059c:			; <UNDEFINED> instruction: 0xf8df4479
   305a0:	ldrbtmi	r9, [r8], #-304	; 0xfffffed0
   305a4:	ldrdlt	pc, [ip, -pc]!	; <UNPREDICTABLE>
   305a8:	mrc2	0, 7, pc, cr10, cr6, {0}
   305ac:			; <UNDEFINED> instruction: 0xf8cd4a4a
   305b0:	ldrbmi	sl, [r3], -r4
   305b4:			; <UNDEFINED> instruction: 0xf89d2100
   305b8:	ldmpl	pc!, {r2, r3, r4}	; <UNPREDICTABLE>
   305bc:	bmi	12019a8 <strspn@plt+0x11e8fa0>
   305c0:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
   305c4:			; <UNDEFINED> instruction: 0xf0209700
   305c8:			; <UNDEFINED> instruction: 0xf89df891
   305cc:	movwcs	r2, #29
   305d0:	ldrbmi	r4, [r8], -r9, asr #12
   305d4:	andlt	pc, ip, sp, asr #17
   305d8:	movwcs	lr, #2509	; 0x9cd
   305dc:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
   305e0:	mrc2	0, 6, pc, cr14, cr6, {0}
   305e4:	bmi	101720c <strspn@plt+0xffe804>
   305e8:	stmdals	r3, {r0, r3, r6, r9, sl, lr}
   305ec:			; <UNDEFINED> instruction: 0xf8cd447a
   305f0:	movwls	sl, #4
   305f4:	mrc2	0, 6, pc, cr4, cr6, {0}
   305f8:	svceq	0x0008f1b8
   305fc:	svcmi	0x003ad00e
   30600:			; <UNDEFINED> instruction: 0xf0164648
   30604:			; <UNDEFINED> instruction: 0xf89dfef3
   30608:	ldrbtmi	r3, [pc], #-28	; 30610 <strspn@plt+0x17c08>
   3060c:	andeq	pc, ip, #164, 2	; 0x29
   30610:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   30614:	smladxls	r0, r0, r6, r4
   30618:	blx	146c66c <strspn@plt+0x1453c64>
   3061c:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   30620:	mcr2	0, 7, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
   30624:			; <UNDEFINED> instruction: 0xf1b8e78f
   30628:	stmible	r7, {r0, r1, r8, r9, sl, fp}
   3062c:	strmi	sl, [sl], -r5, lsl #22
   30630:	tstcs	r4, r1, lsl #6
   30634:	movwcs	r4, #1584	; 0x630
   30638:			; <UNDEFINED> instruction: 0xf01d9100
   3063c:	stmdacs	r0, {r0, r6, fp, ip, sp, lr, pc}
   30640:	stmdals	r5, {r0, r7, r8, ip, lr, pc}
   30644:			; <UNDEFINED> instruction: 0xf89ef007
   30648:			; <UNDEFINED> instruction: 0xf1b8e77d
   3064c:			; <UNDEFINED> instruction: 0xf67f0f07
   30650:	blge	19c42c <strspn@plt+0x183a24>
   30654:	movwls	r4, #5642	; 0x160a
   30658:	ldrtmi	r2, [r0], -r8, lsl #2
   3065c:	mrsls	r2, LR_irq
   30660:			; <UNDEFINED> instruction: 0xf82ef01d
   30664:	stmdacs	r0, {r2, r9, sl, lr}
   30668:	svcge	0x006df47f
   3066c:	stmdami	r0!, {r0, r2, r8, r9, fp, ip, pc}
   30670:	stmdbmi	r1!, {r5, r9, fp, lr}
   30674:	movwls	r4, #1144	; 0x478
   30678:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3067c:	andls	r9, r3, r1, lsl #8
   30680:	mcr2	0, 4, pc, cr14, cr6, {0}	; <UNPREDICTABLE>
   30684:	bmi	7972a4 <strspn@plt+0x77e89c>
   30688:	stmdals	r3, {r0, r2, r3, r4, r8, fp, lr}
   3068c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   30690:	movwls	r9, #1025	; 0x401
   30694:	mcr2	0, 4, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
   30698:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   3069c:	mcr2	0, 5, pc, cr6, cr6, {0}	; <UNPREDICTABLE>
   306a0:			; <UNDEFINED> instruction: 0xf7e7e751
   306a4:	svclt	0x0000ef86
   306a8:	andeq	r2, r9, lr, lsr #15
   306ac:	andeq	r0, r0, r8, asr #4
   306b0:	andeq	r2, r9, r4, lsr #15
   306b4:	muleq	r9, r4, r7
   306b8:	andeq	r4, r3, sl, lsl r6
   306bc:	andeq	r6, r5, r8, lsr #11
   306c0:	andeq	sp, r2, r0, asr #16
   306c4:	andeq	lr, r3, sl, ror r4
   306c8:	andeq	r4, r3, ip, lsl #11
   306cc:	ldrdeq	r2, [r2], -sl
   306d0:	andeq	r6, r5, r8, lsl #10
   306d4:	andeq	r2, r2, ip, asr #12
   306d8:	muleq	r0, r4, r3
   306dc:	andeq	lr, r2, sl, asr #23
   306e0:	andeq	r3, r3, sl, lsr #2
   306e4:	andeq	pc, r3, r0, lsl r4	; <UNPREDICTABLE>
   306e8:	andeq	lr, r2, r2, lsl #3
   306ec:	andeq	sp, r2, sl, ror #14
   306f0:	muleq	r2, r8, r5
   306f4:	andeq	r5, r3, ip, ror #3
   306f8:	andeq	r4, r3, lr, lsr #9
   306fc:	andeq	r2, r2, r8, ror #20
   30700:	andeq	r6, r5, r6, lsr r4
   30704:	andeq	sp, r2, lr, ror #13
   30708:	bcs	51db50 <strspn@plt+0x505148>
   3070c:	addlt	r4, sl, lr, lsr #24
   30710:	svclt	0x00984b2e
   30714:	ldrbtmi	r2, [ip], #-0
   30718:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3071c:			; <UNDEFINED> instruction: 0xf04f9309
   30720:	stmdale	r9, {r8, r9}
   30724:	blmi	a82fd4 <strspn@plt+0xa6a5cc>
   30728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3072c:	blls	28a79c <strspn@plt+0x271d94>
   30730:	qdaddle	r4, sl, r7
   30734:	ldclt	0, cr11, [r0, #-40]	; 0xffffffd8
   30738:	strmi	sl, [sl], -r4, lsl #22
   3073c:	stmib	sp, {r2, r4, r8, sp}^
   30740:	movwcs	r1, #768	; 0x300
   30744:			; <UNDEFINED> instruction: 0xffbcf01c
   30748:	stmdacs	r0, {r2, r9, sl, lr}
   3074c:	blls	164c34 <strspn@plt+0x14c22c>
   30750:	bmi	8827d8 <strspn@plt+0x869dd0>
   30754:	ldrbtmi	r4, [r8], #-2337	; 0xfffff6df
   30758:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3075c:	ldrbtmi	r4, [r9], #-1
   30760:			; <UNDEFINED> instruction: 0xf0169300
   30764:	blls	1affe0 <strspn@plt+0x1975d8>
   30768:	bmi	7c2be4 <strspn@plt+0x7aa1dc>
   3076c:	ldrbtmi	r9, [r9], #-2050	; 0xfffff7fe
   30770:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30774:	movwls	r4, #257	; 0x101
   30778:	mrc2	0, 0, pc, cr2, cr6, {0}
   3077c:	stmdbls	r2, {r1, r2, r8, r9, fp, ip, pc}
   30780:	bmi	6c27ec <strspn@plt+0x6a9de4>
   30784:	movwls	r4, #1144	; 0x478
   30788:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3078c:	tstls	r3, r1
   30790:	mcr2	0, 0, pc, cr6, cr6, {0}	; <UNPREDICTABLE>
   30794:	bmi	5d73b8 <strspn@plt+0x5be9b0>
   30798:	ldrdeq	lr, [r2, -sp]
   3079c:	movwls	r4, #1146	; 0x47a
   307a0:			; <UNDEFINED> instruction: 0xf0169401
   307a4:	blls	26ffa0 <strspn@plt+0x257598>
   307a8:	ldmib	sp, {r1, r4, r9, fp, lr}^
   307ac:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
   307b0:	strcc	lr, [r0], #-2509	; 0xfffff633
   307b4:	ldc2l	0, cr15, [r4, #88]!	; 0x58
   307b8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   307bc:	mrc2	0, 0, pc, cr6, cr6, {0}
   307c0:	str	r2, [pc, r1]!
   307c4:	cdp	7, 15, cr15, cr4, cr7, {7}
   307c8:	andeq	r2, r9, sl, asr #10
   307cc:	andeq	r0, r0, r8, asr #4
   307d0:	andeq	r2, r9, r8, lsr r5
   307d4:	andeq	r2, r2, lr, ror r4
   307d8:			; <UNDEFINED> instruction: 0x00032fbc
   307dc:	andeq	r4, r3, sl, asr #7
   307e0:	andeq	r6, r5, r6, asr r3
   307e4:			; <UNDEFINED> instruction: 0x00032fb0
   307e8:	andeq	r2, r2, r8, lsl #9
   307ec:	andeq	r2, r3, r4, lsr #31
   307f0:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   307f4:	muleq	r3, sl, pc	; <UNPREDICTABLE>
   307f8:	andeq	sp, r2, lr, asr #11
   307fc:	bcs	41dcc4 <strspn@plt+0x4052bc>
   30800:	addlt	r4, sp, r1, lsr ip
   30804:	svclt	0x00984b31
   30808:	ldrbtmi	r2, [ip], #-0
   3080c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   30810:			; <UNDEFINED> instruction: 0xf04f930b
   30814:	stmdale	r9, {r8, r9}
   30818:	blmi	b430d4 <strspn@plt+0xb2a6cc>
   3081c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30820:	blls	30a890 <strspn@plt+0x2f1e88>
   30824:	qdaddle	r4, sl, ip
   30828:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   3082c:	strmi	sl, [sl], -r7, lsl #22
   30830:	stmib	sp, {r4, r8, sp}^
   30834:	movwcs	r1, #768	; 0x300
   30838:			; <UNDEFINED> instruction: 0xff42f01c
   3083c:	stmdacs	r0, {r2, r9, sl, lr}
   30840:			; <UNDEFINED> instruction: 0xf8bdd13d
   30844:	movwcs	r2, #28
   30848:	stmdbmi	r3!, {r1, r5, fp, lr}
   3084c:	movwcs	lr, #2509	; 0x9cd
   30850:	bmi	8c1a38 <strspn@plt+0x8a9030>
   30854:	andls	r4, r3, r9, ror r4
   30858:	cfstrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
   3085c:	stc2	0, cr15, [r0, #88]!	; 0x58
   30860:			; <UNDEFINED> instruction: 0x201ef8bd
   30864:	movwcs	r9, #2051	; 0x803
   30868:	strls	r4, [r3, #-1149]	; 0xfffffb83
   3086c:	movwcs	lr, #2509	; 0x9cd
   30870:			; <UNDEFINED> instruction: 0x46294a1c
   30874:	ldrbtmi	r9, [sl], #-5
   30878:	ldc2	0, cr15, [r2, #88]	; 0x58
   3087c:	stmdbls	r3, {r3, r8, r9, fp, ip, pc}
   30880:	bmi	69689c <strspn@plt+0x67de94>
   30884:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30888:	tstls	r4, r1, lsl #8
   3088c:			; <UNDEFINED> instruction: 0xf0169003
   30890:	blls	2afeb4 <strspn@plt+0x2974ac>
   30894:	ldmib	sp, {r0, r2, r4, r9, fp, lr}^
   30898:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   3089c:	strls	r9, [r1], #-768	; 0xfffffd00
   308a0:	ldc2l	0, cr15, [lr, #-88]!	; 0xffffffa8
   308a4:	bmi	4d74d4 <strspn@plt+0x4beacc>
   308a8:	ldrdeq	lr, [r3, -sp]
   308ac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   308b0:			; <UNDEFINED> instruction: 0xf0163400
   308b4:	stmdami	pc, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   308b8:			; <UNDEFINED> instruction: 0xf0164478
   308bc:	mulcs	r1, r7, sp
   308c0:			; <UNDEFINED> instruction: 0xf7e7e7aa
   308c4:	svclt	0x0000ee76
   308c8:	andeq	r2, r9, r6, asr r4
   308cc:	andeq	r0, r0, r8, asr #4
   308d0:	andeq	r2, r9, r4, asr #8
   308d4:			; <UNDEFINED> instruction: 0x000223bc
   308d8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   308dc:	andeq	r2, r3, r0, lsl #30
   308e0:	andeq	r6, r5, ip, asr r2
   308e4:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   308e8:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   308ec:	andeq	r2, r3, sl, ror #29
   308f0:	andeq	r2, r3, r8, ror #29
   308f4:	ldrdeq	sp, [r2], -r0
   308f8:	bcs	41dd40 <strspn@plt+0x405338>
   308fc:	addlt	r4, ip, sl, lsr #24
   30900:	svclt	0x00984b2a
   30904:	ldrbtmi	r2, [ip], #-0
   30908:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3090c:			; <UNDEFINED> instruction: 0xf04f930b
   30910:	stmdale	r9, {r8, r9}
   30914:	blmi	9831b4 <strspn@plt+0x96a7ac>
   30918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3091c:	blls	30a98c <strspn@plt+0x2f1f84>
   30920:	teqle	lr, sl, asr r0
   30924:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   30928:	strmi	sl, [sl], -r7, lsl #22
   3092c:	stmib	sp, {r4, r8, sp}^
   30930:	movwcs	r1, #768	; 0x300
   30934:	mcr2	0, 6, pc, cr4, cr12, {0}	; <UNPREDICTABLE>
   30938:	stmdacs	r0, {r2, r9, sl, lr}
   3093c:	blls	224e00 <strspn@plt+0x20c3f8>
   30940:	bmi	7829b8 <strspn@plt+0x769fb0>
   30944:	ldrbtmi	r4, [r8], #-2333	; 0xfffff6e3
   30948:	movwls	r4, #1146	; 0x47a
   3094c:	strls	r4, [r1], #-1145	; 0xfffffb87
   30950:			; <UNDEFINED> instruction: 0xf0169003
   30954:	blls	26fdf0 <strspn@plt+0x2573e8>
   30958:	ldmdbmi	r9, {r0, r1, fp, ip, pc}
   3095c:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   30960:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30964:	andls	r9, r5, r1, lsl #8
   30968:			; <UNDEFINED> instruction: 0xf0169103
   3096c:	blls	2afdd8 <strspn@plt+0x2973d0>
   30970:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   30974:	movwls	r4, #2580	; 0xa14
   30978:	strls	r4, [r1], #-1146	; 0xfffffb86
   3097c:	andls	r9, r3, r4, lsl #2
   30980:	stc2	0, cr15, [lr, #-88]	; 0xffffffa8
   30984:	bmi	4975b4 <strspn@plt+0x47ebac>
   30988:	ldrdeq	lr, [r3, -sp]
   3098c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30990:			; <UNDEFINED> instruction: 0xf0163400
   30994:	stmdami	lr, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
   30998:			; <UNDEFINED> instruction: 0xf0164478
   3099c:	andcs	pc, r1, r7, lsr #26
   309a0:			; <UNDEFINED> instruction: 0xf7e7e7b8
   309a4:	svclt	0x0000ee06
   309a8:	andeq	r2, r9, sl, asr r3
   309ac:	andeq	r0, r0, r8, asr #4
   309b0:	andeq	r2, r9, r8, asr #6
   309b4:	andeq	r2, r2, r6, asr #5
   309b8:	andeq	r2, r3, ip, asr lr
   309bc:	ldrdeq	r4, [r3], -ip
   309c0:	andeq	r6, r5, r6, ror #2
   309c4:	andeq	r2, r3, r2, asr lr
   309c8:	andeq	r2, r3, r8, asr #28
   309cc:	andeq	r2, r3, r0, asr #28
   309d0:	strdeq	sp, [r2], -r0
   309d4:	bcs	41de1c <strspn@plt+0x405414>
   309d8:	addlt	r4, ip, sl, lsr #24
   309dc:	svclt	0x00984b2a
   309e0:	ldrbtmi	r2, [ip], #-0
   309e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   309e8:			; <UNDEFINED> instruction: 0xf04f930b
   309ec:	stmdale	r9, {r8, r9}
   309f0:	blmi	983290 <strspn@plt+0x96a888>
   309f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   309f8:	blls	30aa68 <strspn@plt+0x2f2060>
   309fc:	teqle	lr, sl, asr r0
   30a00:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   30a04:	strmi	sl, [sl], -r7, lsl #22
   30a08:	stmib	sp, {r4, r8, sp}^
   30a0c:	movwcs	r1, #768	; 0x300
   30a10:	mrc2	0, 2, pc, cr6, cr12, {0}
   30a14:	stmdacs	r0, {r2, r9, sl, lr}
   30a18:	blls	224edc <strspn@plt+0x20c4d4>
   30a1c:	bmi	782a94 <strspn@plt+0x76a08c>
   30a20:	ldrbtmi	r4, [r8], #-2333	; 0xfffff6e3
   30a24:	movwls	r4, #1146	; 0x47a
   30a28:	strls	r4, [r1], #-1145	; 0xfffffb87
   30a2c:			; <UNDEFINED> instruction: 0xf0169003
   30a30:	blls	26fd14 <strspn@plt+0x25730c>
   30a34:	ldmdbmi	r9, {r0, r1, fp, ip, pc}
   30a38:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   30a3c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   30a40:	andls	r9, r5, r1, lsl #8
   30a44:			; <UNDEFINED> instruction: 0xf0169103
   30a48:	blls	2afcfc <strspn@plt+0x2972f4>
   30a4c:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   30a50:	movwls	r4, #2580	; 0xa14
   30a54:	strls	r4, [r1], #-1146	; 0xfffffb86
   30a58:	andls	r9, r3, r4, lsl #2
   30a5c:	stc2	0, cr15, [r0], #88	; 0x58
   30a60:	bmi	497690 <strspn@plt+0x47ec88>
   30a64:	ldrdeq	lr, [r3, -sp]
   30a68:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   30a6c:			; <UNDEFINED> instruction: 0xf0163400
   30a70:	stmdami	lr, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   30a74:			; <UNDEFINED> instruction: 0xf0164478
   30a78:			; <UNDEFINED> instruction: 0x2001fcb9
   30a7c:			; <UNDEFINED> instruction: 0xf7e7e7b8
   30a80:	svclt	0x0000ed98
   30a84:	andeq	r2, r9, lr, ror r2
   30a88:	andeq	r0, r0, r8, asr #4
   30a8c:	andeq	r2, r9, ip, ror #4
   30a90:	andeq	r2, r2, sl, ror #3
   30a94:			; <UNDEFINED> instruction: 0x00032db4
   30a98:	andeq	r4, r3, r0, lsl #2
   30a9c:	andeq	r6, r5, sl, lsl #1
   30aa0:	andeq	r2, r3, r6, lsr #27
   30aa4:	muleq	r3, ip, sp
   30aa8:	muleq	r3, r4, sp
   30aac:	andeq	sp, r2, r4, lsl r3
   30ab0:			; <UNDEFINED> instruction: 0x460eb570
   30ab4:	strmi	r4, [r4], -ip, asr #20
   30ab8:	addlt	r4, r4, ip, asr #18
   30abc:	ldrbtmi	r4, [sl], #-2124	; 0xfffff7b4
   30ac0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   30ac4:	stc2l	0, cr15, [ip], #-88	; 0xffffffa8
   30ac8:	bmi	13037f8 <strspn@plt+0x12eadf0>
   30acc:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30ad0:			; <UNDEFINED> instruction: 0xf003682b
   30ad4:	blcs	b16e8 <strspn@plt+0x98ce0>
   30ad8:	stmdahi	r1!, {r1, r3, r4, r6, r8, ip, lr, pc}
   30adc:	blt	1282c00 <strspn@plt+0x126a1f8>
   30ae0:	addlt	r4, r9, #120, 8	; 0x78000000
   30ae4:	mrrc2	0, 1, pc, ip, cr6	; <UNPREDICTABLE>
   30ae8:			; <UNDEFINED> instruction: 0xf003682b
   30aec:	blcs	f1700 <strspn@plt+0xd8cf8>
   30af0:	bmi	1124cb8 <strspn@plt+0x110c2b0>
   30af4:	stmdami	r4, {r0, r1, r6, r8, fp, lr}^
   30af8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   30afc:			; <UNDEFINED> instruction: 0xf0164478
   30b00:	stmdavs	fp!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   30b04:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   30b08:	cmple	r2, r2, lsl #22
   30b0c:	ldmdami	pc!, {r0, r5, r6, fp, pc}	; <UNPREDICTABLE>
   30b10:	ldrbtmi	fp, [r8], #-2633	; 0xfffff5b7
   30b14:			; <UNDEFINED> instruction: 0xf016b289
   30b18:	stmdavs	fp!, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
   30b1c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   30b20:	subsle	r2, ip, r3, lsl #22
   30b24:	ldrbtmi	r4, [sp], #-3386	; 0xfffff2c6
   30b28:			; <UNDEFINED> instruction: 0xf0164628
   30b2c:	blmi	eafc18 <strspn@plt+0xe97210>
   30b30:	andscs	r1, r0, #2112	; 0x840
   30b34:			; <UNDEFINED> instruction: 0x4630447b
   30b38:	ldc2l	0, cr15, [r0, #72]!	; 0x48
   30b3c:			; <UNDEFINED> instruction: 0xf0164628
   30b40:	blmi	dafc04 <strspn@plt+0xd971fc>
   30b44:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   30b48:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   30b4c:			; <UNDEFINED> instruction: 0xf0122210
   30b50:	bmi	cf02ec <strspn@plt+0xcd78e4>
   30b54:			; <UNDEFINED> instruction: 0x46294832
   30b58:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   30b5c:	stc2	0, cr15, [r0], #-88	; 0xffffffa8
   30b60:			; <UNDEFINED> instruction: 0xf0066a60
   30b64:	ldmib	r4, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}^
   30b68:	bmi	bb2398 <strspn@plt+0xb99990>
   30b6c:	strtmi	r2, [r9], -r0, lsl #6
   30b70:	andls	r9, r0, r3, lsl #6
   30b74:	stmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
   30b78:	ldrbtmi	r9, [r8], #-1538	; 0xfffff9fe
   30b7c:			; <UNDEFINED> instruction: 0xf0169301
   30b80:	stmdami	sl!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   30b84:	andlt	r4, r4, r8, ror r4
   30b88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   30b8c:	stclt	0, cr15, [lr], #-88	; 0xffffffa8
   30b90:	tstcs	r2, r0, lsl r2
   30b94:			; <UNDEFINED> instruction: 0xf01c4620
   30b98:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   30b9c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   30ba0:	adcle	r2, r6, r1, lsl #22
   30ba4:	orrsle	r2, r8, r3, lsl #22
   30ba8:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   30bac:	blx	ffe6cc0e <strspn@plt+0xffe54206>
   30bb0:			; <UNDEFINED> instruction: 0x2102e793
   30bb4:	stmdane	r0!, {r4, r9, sp}^
   30bb8:	blx	ffb6cc30 <strspn@plt+0xffb54228>
   30bbc:			; <UNDEFINED> instruction: 0xf003682b
   30bc0:	blcs	717d4 <strspn@plt+0x58dcc>
   30bc4:	blcs	124e84 <strspn@plt+0x10c47c>
   30bc8:	ldmdami	sl, {r5, r7, r8, ip, lr, pc}
   30bcc:			; <UNDEFINED> instruction: 0xf0164478
   30bd0:	ldr	pc, [fp, r7, ror #23]
   30bd4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   30bd8:	blx	ff8ecc3a <strspn@plt+0xff8d4232>
   30bdc:	ldmdami	r7, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
   30be0:			; <UNDEFINED> instruction: 0xf0164478
   30be4:			; <UNDEFINED> instruction: 0xe79dfbdd
   30be8:	andeq	r2, r3, sl, asr #26
   30bec:	andeq	r4, r3, r8, rrx
   30bf0:			; <UNDEFINED> instruction: 0x000221ba
   30bf4:	muleq	r9, r4, r1
   30bf8:	andeq	r0, r0, ip, ror #4
   30bfc:	andeq	r2, r3, r4, lsr sp
   30c00:	andeq	r2, r3, r8, lsr #26
   30c04:	andeq	r5, r5, sl, asr #31
   30c08:	andeq	r2, r2, r0, lsl #3
   30c0c:	andeq	r2, r3, r2, lsl #26
   30c10:	muleq	r5, lr, pc	; <UNPREDICTABLE>
   30c14:	strdeq	r2, [r3], -r8
   30c18:	andeq	r2, r3, lr, ror #25
   30c1c:	andeq	r2, r3, ip, ror #25
   30c20:	andeq	r2, r2, r2, lsr #2
   30c24:	ldrdeq	r2, [r3], -ip
   30c28:	andeq	r2, r3, r6, ror #25
   30c2c:	andeq	sp, r2, r4, lsl #4
   30c30:	strdeq	r6, [r2], -r2
   30c34:	ldrdeq	r6, [r2], -r0
   30c38:	andeq	lr, r3, r6, ror #28
   30c3c:	andeq	lr, r3, ip, asr lr
   30c40:	push	{r0, r3, r7, fp, pc}
   30c44:	ssub8mi	r4, r6, r0
   30c48:	blhi	ec104 <strspn@plt+0xd36fc>
   30c4c:	bmi	ff07f09c <strspn@plt+0xff066694>
   30c50:	blmi	ff0824cc <strspn@plt+0xff069ac4>
   30c54:	ldrbtmi	fp, [sl], #-649	; 0xfffffd77
   30c58:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   30c5c:	stmdbcs	r1, {r0, r2, r4, r7, ip, sp, pc}
   30c60:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   30c64:	ldrdlt	pc, [r0], sp
   30c68:	ldmdavs	fp, {r2, r9, sl, lr}
   30c6c:			; <UNDEFINED> instruction: 0xf04f9313
   30c70:	vcgt.s8	d16, d0, d0
   30c74:	svcmi	0x00ba80b2
   30c78:	tstcs	r0, r8, lsr r2
   30c7c:			; <UNDEFINED> instruction: 0xf7e7a804
   30c80:	ldrbtmi	lr, [pc], #-3562	; 30c88 <strspn@plt+0x18280>
   30c84:	andsvs	pc, r0, sp, lsl #17
   30c88:	beq	6cdcc <strspn@plt+0x543c4>
   30c8c:			; <UNDEFINED> instruction: 0x46384ab5
   30c90:			; <UNDEFINED> instruction: 0x4eb649b5
   30c94:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   30c98:	sbcsls	pc, r4, #14614528	; 0xdf0000
   30c9c:	blx	fe06ccfe <strspn@plt+0xfe0542f6>
   30ca0:	andge	pc, r4, sp, asr #17
   30ca4:	andvs	pc, r6, r8, asr r8	; <UNPREDICTABLE>
   30ca8:	bmi	fecc2094 <strspn@plt+0xfeca968c>
   30cac:	tstcs	r0, r3, asr r6
   30cb0:	mulseq	r0, sp, r8
   30cb4:			; <UNDEFINED> instruction: 0x9600447a
   30cb8:	ldc2	0, cr15, [r8, #-124]	; 0xffffff84
   30cbc:			; <UNDEFINED> instruction: 0xf0164648
   30cc0:			; <UNDEFINED> instruction: 0xf1bbfb95
   30cc4:	ldmdale	r5, {r0, r1, r2, r4, r5, r8, r9, sl, fp}
   30cc8:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
   30ccc:	blx	fe3ecd2e <strspn@plt+0xfe3d4326>
   30cd0:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
   30cd4:	blx	fe2ecd36 <strspn@plt+0xfe2d432e>
   30cd8:	blmi	fe803784 <strspn@plt+0xfe7ead7c>
   30cdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30ce0:	blls	50ad50 <strspn@plt+0x4f2348>
   30ce4:			; <UNDEFINED> instruction: 0xf040405a
   30ce8:	andslt	r8, r5, r3, lsr r1
   30cec:	blhi	ebfe8 <strspn@plt+0xd35e0>
   30cf0:	svchi	0x00f0e8bd
   30cf4:	andseq	pc, r1, #1073741827	; 0x40000003
   30cf8:	teqcs	r7, r3, asr r6
   30cfc:	stmib	sp, {r5, r9, sl, lr}^
   30d00:	sfmne	f1, 2, [sl], #-0
   30d04:	ldc2l	0, cr15, [ip], {28}
   30d08:	stmdacs	r0, {r1, r7, r9, sl, lr}
   30d0c:	bmi	fe7a5494 <strspn@plt+0xfe78ca8c>
   30d10:	ldmibmi	sp, {r3, r4, r5, r9, sl, lr}
   30d14:	ldrbtmi	r4, [sl], #-3741	; 0xfffff163
   30d18:			; <UNDEFINED> instruction: 0xf0164479
   30d1c:			; <UNDEFINED> instruction: 0xf8cdfb41
   30d20:			; <UNDEFINED> instruction: 0xf858a004
   30d24:	ldrbmi	r6, [r3], -r6
   30d28:			; <UNDEFINED> instruction: 0x21004a99
   30d2c:	mulseq	r1, sp, r8
   30d30:			; <UNDEFINED> instruction: 0x9600447a
   30d34:	ldc2l	0, cr15, [sl], {31}
   30d38:	subshi	pc, r8, #14614528	; 0xdf0000
   30d3c:			; <UNDEFINED> instruction: 0x46494a96
   30d40:			; <UNDEFINED> instruction: 0x463844f8
   30d44:			; <UNDEFINED> instruction: 0xf016447a
   30d48:			; <UNDEFINED> instruction: 0xf108fb2b
   30d4c:	andls	r0, r0, #12, 4	; 0xc0000000
   30d50:	bmi	fe4c26a4 <strspn@plt+0xfe4a9c9c>
   30d54:			; <UNDEFINED> instruction: 0xf89d2100
   30d58:	ldrbtmi	r0, [sl], #-18	; 0xffffffee
   30d5c:	andge	pc, r4, sp, asr #17
   30d60:	blx	15ecdea <strspn@plt+0x15d43e2>
   30d64:	strbmi	r4, [r9], -lr, lsl #21
   30d68:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   30d6c:	blx	66cdce <strspn@plt+0x6543c6>
   30d70:	andseq	pc, r8, #8, 2
   30d74:	ldrbmi	r9, [r3], -r0, lsl #4
   30d78:	ldrbmi	r4, [r1], -sl, lsl #21
   30d7c:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
   30d80:	andge	pc, r4, sp, asr #17
   30d84:	blx	116ce0e <strspn@plt+0x1154406>
   30d88:	ldrtmi	r4, [r8], -r7, lsl #21
   30d8c:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   30d90:	blx	1ecdf2 <strspn@plt+0x1d43ea>
   30d94:	mulsne	r0, sp, r8
   30d98:			; <UNDEFINED> instruction: 0xf7ffa806
   30d9c:	stmmi	r3, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   30da0:			; <UNDEFINED> instruction: 0xf0164478
   30da4:			; <UNDEFINED> instruction: 0xf1bbfb23
   30da8:	addsle	r0, r5, r8, lsr pc
   30dac:			; <UNDEFINED> instruction: 0xf0164648
   30db0:	blmi	202fa2c <strspn@plt+0x2017024>
   30db4:			; <UNDEFINED> instruction: 0xf1ab4620
   30db8:	ldrbtmi	r0, [fp], #-568	; 0xfffffdc8
   30dbc:	movwls	r2, #1026	; 0x402
   30dc0:	teqeq	r8, r5, lsl #2	; <UNPREDICTABLE>
   30dc4:	teqeq	r0, #8, 2	; <UNPREDICTABLE>
   30dc8:	andge	pc, ip, sp, asr #17
   30dcc:	strcc	lr, [r1], #-2509	; 0xfffff633
   30dd0:	msreq	CPSR_s, #8, 2
   30dd4:	blx	fe76cde6 <strspn@plt+0xfe7543de>
   30dd8:	blmi	1deabd8 <strspn@plt+0x1dd21d0>
   30ddc:	tstcs	r0, ip, lsr r2
   30de0:	ldrbtmi	sl, [fp], #-2052	; 0xfffff7fc
   30de4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30de8:	bcc	46c610 <strspn@plt+0x453c08>
   30dec:	ldc	7, cr15, [r2, #-924]!	; 0xfffffc64
   30df0:	ldmdbmi	r2!, {r0, r4, r5, r6, r9, fp, lr}^
   30df4:	beq	46c65c <strspn@plt+0x453c54>
   30df8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   30dfc:	andsvs	pc, r0, sp, lsl #17
   30e00:	blx	ff3ece60 <strspn@plt+0xff3d4458>
   30e04:			; <UNDEFINED> instruction: 0xf8cd4959
   30e08:	strbmi	r9, [fp], -r4
   30e0c:			; <UNDEFINED> instruction: 0xf8584e6c
   30e10:	bmi	1b34e1c <strspn@plt+0x1b1c414>
   30e14:			; <UNDEFINED> instruction: 0xf89d447e
   30e18:	ldrbtmi	r0, [sl], #-16
   30e1c:	tstcs	r0, pc, lsl #12
   30e20:			; <UNDEFINED> instruction: 0xf01f9700
   30e24:	ldrtmi	pc, [r0], -r3, ror #24	; <UNPREDICTABLE>
   30e28:	blx	ff86ce88 <strspn@plt+0xff854480>
   30e2c:	svceq	0x003bf1bb
   30e30:			; <UNDEFINED> instruction: 0xf10dd910
   30e34:	teqcs	fp, r1, lsl r2
   30e38:	stmib	sp, {r0, r1, r3, r6, r9, sl, lr}^
   30e3c:	strtmi	r1, [r0], -r0, lsl #4
   30e40:			; <UNDEFINED> instruction: 0xf01c1c6a
   30e44:			; <UNDEFINED> instruction: 0x4682fc3d
   30e48:	ldmdami	pc, {r3, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   30e4c:			; <UNDEFINED> instruction: 0xf0164478
   30e50:	strb	pc, [r1, -sp, asr #21]	; <UNPREDICTABLE>
   30e54:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   30e58:	blx	ff26ceb8 <strspn@plt+0xff2544b0>
   30e5c:			; <UNDEFINED> instruction: 0xf89de7f5
   30e60:	tstcs	r0, r1, lsl r0
   30e64:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
   30e68:	ldrbtmi	r4, [r8], #2650	; 0xa5a
   30e6c:	smlabteq	r0, sp, r9, lr
   30e70:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
   30e74:			; <UNDEFINED> instruction: 0xf8df4640
   30e78:	ldrbtmi	r9, [r9], #-356	; 0xfffffe9c
   30e7c:	blx	fe46cedc <strspn@plt+0xfe4544d4>
   30e80:	mulscs	r2, sp, r8
   30e84:	strbmi	r2, [r0], -r0, lsl #6
   30e88:	ldrbtmi	r4, [r9], #1585	; 0x631
   30e8c:	movwcs	lr, #2509	; 0x9cd
   30e90:	ldrbtmi	r4, [sl], #-2643	; 0xfffff5ad
   30e94:	blx	fe16cef4 <strspn@plt+0xfe1544ec>
   30e98:			; <UNDEFINED> instruction: 0xee184a52
   30e9c:			; <UNDEFINED> instruction: 0x46310a10
   30ea0:			; <UNDEFINED> instruction: 0xf016447a
   30ea4:			; <UNDEFINED> instruction: 0xf109fa7d
   30ea8:	andls	r0, r0, #12, 4	; 0xc0000000
   30eac:	bmi	13c2800 <strspn@plt+0x13a9df8>
   30eb0:			; <UNDEFINED> instruction: 0xf89d2100
   30eb4:	ldrbtmi	r0, [sl], #-19	; 0xffffffed
   30eb8:	andge	pc, r4, sp, asr #17
   30ebc:	blx	fea6cf44 <strspn@plt+0xfea5453c>
   30ec0:	vnmla.f32	s8, s16, s20
   30ec4:			; <UNDEFINED> instruction: 0x46310a10
   30ec8:			; <UNDEFINED> instruction: 0xf016447a
   30ecc:			; <UNDEFINED> instruction: 0xf89dfa69
   30ed0:	stmdage	r5, {r4, ip}
   30ed4:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   30ed8:	vnmla.f32	s8, s16, s10
   30edc:			; <UNDEFINED> instruction: 0x46310a10
   30ee0:			; <UNDEFINED> instruction: 0xf016447a
   30ee4:			; <UNDEFINED> instruction: 0xf109fa5d
   30ee8:	andls	r0, r0, #24, 4	; 0x80000001
   30eec:	bmi	1082840 <strspn@plt+0x1069e38>
   30ef0:	ldmdals	r1, {r0, r4, r6, r9, sl, lr}
   30ef4:			; <UNDEFINED> instruction: 0xf8cd447a
   30ef8:			; <UNDEFINED> instruction: 0xf020a004
   30efc:	svcls	0x0012fa89
   30f00:			; <UNDEFINED> instruction: 0x46404a3d
   30f04:			; <UNDEFINED> instruction: 0xf8cd4631
   30f08:	ldrbtmi	sl, [sl], #-4
   30f0c:			; <UNDEFINED> instruction: 0xf0169700
   30f10:	ldmdami	sl!, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   30f14:			; <UNDEFINED> instruction: 0xf0164478
   30f18:			; <UNDEFINED> instruction: 0xf1bbfa69
   30f1c:			; <UNDEFINED> instruction: 0xf43f0f3c
   30f20:			; <UNDEFINED> instruction: 0x4630aedb
   30f24:			; <UNDEFINED> instruction: 0xf0164e36
   30f28:			; <UNDEFINED> instruction: 0xf109fa61
   30f2c:	ldrbtmi	r0, [lr], #-816	; 0xfffffcd0
   30f30:			; <UNDEFINED> instruction: 0xf1ab4620
   30f34:	strcs	r0, [r2], #-572	; 0xfffffdc4
   30f38:	teqeq	ip, r5, lsl #2	; <UNPREDICTABLE>
   30f3c:	strcc	lr, [r1], #-2509	; 0xfffff633
   30f40:	andge	pc, ip, sp, asr #17
   30f44:	msreq	CPSR_s, #1073741826	; 0x40000002
   30f48:			; <UNDEFINED> instruction: 0xf0029600
   30f4c:	strb	pc, [r3], r1, ror #21	; <UNPREDICTABLE>
   30f50:	bl	beeef4 <strspn@plt+0xbd64ec>
   30f54:	andeq	r2, r9, sl
   30f58:	andeq	r0, r0, r8, asr #4
   30f5c:	strdeq	r1, [r9], -lr
   30f60:	strdeq	r1, [r2], -sl
   30f64:	andeq	r2, r3, ip, ror #24
   30f68:	muleq	r3, r2, lr
   30f6c:	muleq	r0, r4, r3
   30f70:	andeq	r5, r5, ip, lsl lr
   30f74:	ldrdeq	lr, [r2], -r8
   30f78:	andeq	r2, r2, r2, asr #9
   30f7c:	strheq	sp, [r2], -r6
   30f80:	andeq	r1, r9, r4, lsl #31
   30f84:	strdeq	r2, [r3], -sl
   30f88:	andeq	r2, r4, r4, lsr r1
   30f8c:	andeq	r0, r0, r4, ror #6
   30f90:	andeq	lr, r2, r4, ror #8
   30f94:	muleq	r7, ip, r0
   30f98:	andeq	r2, r3, r0, ror #22
   30f9c:	andeq	r2, r3, r6, asr fp
   30fa0:	andeq	r2, r3, sl, asr fp
   30fa4:	andeq	r2, r3, r6, asr fp
   30fa8:	andeq	sp, r3, r6, lsl r0
   30fac:	andeq	ip, r2, r8, ror #31
   30fb0:	andeq	r2, r3, r2, lsr fp
   30fb4:	muleq	r2, sl, lr
   30fb8:	andeq	r2, r3, ip, ror sl
   30fbc:	andeq	r3, r3, lr, lsr #26
   30fc0:			; <UNDEFINED> instruction: 0x00055cb0
   30fc4:	andeq	lr, r2, r2, ror r3
   30fc8:	andeq	ip, r2, ip, lsr pc
   30fcc:	andeq	r2, r2, r6, lsr r3
   30fd0:	andeq	r1, r2, r2, lsr #27
   30fd4:	andeq	r2, r3, r2, lsl sl
   30fd8:	ldrdeq	r1, [r4], -r2
   30fdc:	andeq	r9, r7, r2, asr pc
   30fe0:	andeq	r2, r3, r2, lsl #20
   30fe4:	andeq	r2, r3, r4, lsl #20
   30fe8:	strdeq	r2, [r3], -sl
   30fec:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   30ff0:	andeq	r2, r3, r4, ror #19
   30ff4:	andeq	r2, r3, r0, ror #19
   30ff8:	ldrdeq	r2, [r3], -r6
   30ffc:	andeq	ip, r2, r4, ror lr
   31000:			; <UNDEFINED> instruction: 0x000329be
   31004:	svcmi	0x00f0e92d
   31008:	stclmi	6, cr4, [pc, #-124]!	; 30f94 <strspn@plt+0x1858c>
   3100c:	blmi	1c1d278 <strspn@plt+0x1c04870>
   31010:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
   31014:			; <UNDEFINED> instruction: 0xb1b8f8df
   31018:	tstcs	r0, r8, asr #4
   3101c:	strmi	r5, [r6], -fp, ror #17
   31020:			; <UNDEFINED> instruction: 0xf8dda805
   31024:	ldmdavs	fp, {r3, r7, pc}
   31028:			; <UNDEFINED> instruction: 0xf04f9317
   3102c:	ldrbtmi	r0, [fp], #768	; 0x300
   31030:	ldc	7, cr15, [r0], {231}	; 0xe7
   31034:	stmdbmi	r8!, {r0, r1, r2, r5, r6, r9, fp, lr}^
   31038:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   3103c:	andsmi	pc, r4, sp, lsl #17
   31040:	cfstrdmi	mvd4, [r6], #-484	; 0xfffffe1c
   31044:			; <UNDEFINED> instruction: 0xf9acf016
   31048:	strcs	r4, [r0, #-2661]	; 0xfffff59b
   3104c:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   31050:	tstcs	r0, fp, lsr #12
   31054:	mulseq	r4, sp, r8
   31058:			; <UNDEFINED> instruction: 0x4c625912
   3105c:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
   31060:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
   31064:	blx	10ed0ea <strspn@plt+0x10d46e2>
   31068:			; <UNDEFINED> instruction: 0xf0164620
   3106c:			; <UNDEFINED> instruction: 0xf1b8f9bf
   31070:	ldmdble	fp, {r0, r1, r2, r6, r8, r9, sl, fp}
   31074:	andseq	pc, r5, #1073741827	; 0x40000003
   31078:	cmpcs	r7, fp, lsr #12
   3107c:	stmib	sp, {r4, r5, r9, sl, lr}^
   31080:	lfmne	f1, 2, [sl], #-0
   31084:	blx	76d0fe <strspn@plt+0x7546f6>
   31088:	lsllt	r4, r5, #12
   3108c:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
   31090:			; <UNDEFINED> instruction: 0xf9acf016
   31094:	blmi	13839f4 <strspn@plt+0x136afec>
   31098:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3109c:	blls	60b10c <strspn@plt+0x5f2704>
   310a0:			; <UNDEFINED> instruction: 0xf040405a
   310a4:	andslt	r8, r9, lr, lsl #1
   310a8:	svchi	0x00f0e8bd
   310ac:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   310b0:			; <UNDEFINED> instruction: 0xf99cf016
   310b4:			; <UNDEFINED> instruction: 0xf8dfe7ea
   310b8:	ldrbmi	r9, [r8], -r0, asr #2
   310bc:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r9, fp, lr}^
   310c0:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
   310c4:	teqge	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   310c8:			; <UNDEFINED> instruction: 0xf0164479
   310cc:			; <UNDEFINED> instruction: 0xf109f969
   310d0:	andls	r0, r0, #56, 4	; 0x80000003
   310d4:	bmi	1342988 <strspn@plt+0x1329f80>
   310d8:			; <UNDEFINED> instruction: 0xf89d2100
   310dc:	ldrbtmi	r0, [sl], #21
   310e0:	strls	r4, [r1, #-1146]	; 0xfffffb86
   310e4:	blx	ed16a <strspn@plt+0xd4762>
   310e8:	mulscs	r6, sp, r8
   310ec:	ldrbmi	r2, [r0], -r0, lsl #6
   310f0:	stmib	sp, {r0, r5, r9, sl, lr}^
   310f4:	bmi	1179cfc <strspn@plt+0x11612f4>
   310f8:			; <UNDEFINED> instruction: 0xf016447a
   310fc:			; <UNDEFINED> instruction: 0xf89df951
   31100:	movwcs	r2, #23
   31104:			; <UNDEFINED> instruction: 0x46214650
   31108:	movwcs	lr, #2509	; 0x9cd
   3110c:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
   31110:			; <UNDEFINED> instruction: 0xf946f016
   31114:			; <UNDEFINED> instruction: 0x46584a3f
   31118:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   3111c:			; <UNDEFINED> instruction: 0xf940f016
   31120:	mulsne	r4, sp, r8
   31124:			; <UNDEFINED> instruction: 0xf7ffa806
   31128:	blls	4f043c <strspn@plt+0x4d7a34>
   3112c:			; <UNDEFINED> instruction: 0x46504a3a
   31130:	strls	r4, [r1, #-1569]	; 0xfffff9df
   31134:	movwls	r4, #1146	; 0x47a
   31138:			; <UNDEFINED> instruction: 0xf932f016
   3113c:	bmi	e17d90 <strspn@plt+0xdff388>
   31140:			; <UNDEFINED> instruction: 0x46214650
   31144:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   31148:			; <UNDEFINED> instruction: 0xf0169300
   3114c:	blls	56f5f8 <strspn@plt+0x556bf0>
   31150:			; <UNDEFINED> instruction: 0x46504a33
   31154:	strls	r4, [r1, #-1569]	; 0xfffff9df
   31158:	movwls	r4, #1146	; 0x47a
   3115c:			; <UNDEFINED> instruction: 0xf920f016
   31160:	bmi	c57dbc <strspn@plt+0xc3f3b4>
   31164:			; <UNDEFINED> instruction: 0x46214650
   31168:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   3116c:			; <UNDEFINED> instruction: 0xf0169300
   31170:	blls	5ef5d4 <strspn@plt+0x5d6bcc>
   31174:	ldrbmi	r4, [r0], -ip, lsr #20
   31178:	strls	r4, [r1, #-1569]	; 0xfffff9df
   3117c:	movwls	r4, #1146	; 0x47a
   31180:			; <UNDEFINED> instruction: 0xf90ef016
   31184:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   31188:			; <UNDEFINED> instruction: 0xf930f016
   3118c:	svceq	0x0048f1b8
   31190:	strtmi	sp, [r0], -r0, lsl #1
   31194:			; <UNDEFINED> instruction: 0xf0164c26
   31198:			; <UNDEFINED> instruction: 0xf8dff929
   3119c:	ldrbtmi	ip, [ip], #-152	; 0xffffff68
   311a0:	ldrbtmi	r9, [ip], #1283	; 0x503
   311a4:			; <UNDEFINED> instruction: 0xf1092512
   311a8:			; <UNDEFINED> instruction: 0xf1a80344
   311ac:			; <UNDEFINED> instruction: 0xf1070248
   311b0:	ldrtmi	r0, [r0], -r8, asr #2
   311b4:	andgt	pc, r4, sp, asr #17
   311b8:	strls	r9, [r2, #-1024]	; 0xfffffc00
   311bc:			; <UNDEFINED> instruction: 0xf9a8f002
   311c0:			; <UNDEFINED> instruction: 0xf7e7e768
   311c4:	svclt	0x0000e9f6
   311c8:	andeq	r1, r9, lr, asr #24
   311cc:	andeq	r0, r0, r8, asr #4
   311d0:	andeq	r1, r2, lr, asr #24
   311d4:	andeq	r2, r3, sl, lsr r8
   311d8:	andeq	r3, r3, r8, ror #21
   311dc:	muleq	r0, r4, r3
   311e0:	andeq	r1, r9, r2, lsl ip
   311e4:	andeq	r5, r5, r6, ror #20
   311e8:	andeq	lr, r2, sl, lsr #2
   311ec:	strdeq	ip, [r2], -sl
   311f0:	andeq	r1, r9, r8, asr #23
   311f4:	ldrdeq	r2, [r2], -lr
   311f8:	andeq	r9, r7, ip, lsl sp
   311fc:	andeq	r2, r3, lr, asr r8
   31200:	andeq	r1, r4, r4, lsl #27
   31204:	andeq	r1, r2, lr, lsr #22
   31208:	andeq	sp, r2, ip, lsr #31
   3120c:	andeq	r2, r3, r4, lsr r8
   31210:	andeq	r2, r3, sl, lsr #16
   31214:	andeq	ip, r3, sl, lsl #25
   31218:	andeq	r2, r3, r4, lsl r8
   3121c:	andeq	r2, r3, r2, lsl r8
   31220:	andeq	r2, r3, r0, lsl r8
   31224:	andeq	r2, r3, lr, lsl #16
   31228:	andeq	r2, r3, r8, lsl #16
   3122c:	andeq	ip, r2, r2, lsl #24
   31230:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   31234:	ldrdeq	lr, [r8], -sl
   31238:	mvnsmi	lr, #737280	; 0xb4000
   3123c:	ldmdbmi	r3, {r0, r2, r3, r9, sl, lr}^
   31240:	bmi	1502aa0 <strspn@plt+0x14ea098>
   31244:	ldrbtmi	fp, [r9], #-145	; 0xffffff6f
   31248:	strmi	r6, [r4], -r3, lsl #17
   3124c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   31250:			; <UNDEFINED> instruction: 0xf04f920f
   31254:	ldrbeq	r0, [sl, -r0, lsl #4]
   31258:	stmdavs	r3, {r3, r8, sl, ip, lr, pc}
   3125c:	strle	r0, [r1, #-1883]	; 0xfffff8a5
   31260:	ldmdblt	fp, {r0, r1, r6, r7, fp, sp, lr}
   31264:	svclt	0x00182d00
   31268:	ldmdale	r0, {r0, r1, r2, r5, r9, sl, fp, sp}
   3126c:			; <UNDEFINED> instruction: 0x46294632
   31270:	movwcs	r4, #1568	; 0x620
   31274:			; <UNDEFINED> instruction: 0xfff8f01b
   31278:	blmi	1183b98 <strspn@plt+0x116b190>
   3127c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31280:	blls	40b2f0 <strspn@plt+0x3f28e8>
   31284:	cmnle	pc, sl, asr r0	; <UNPREDICTABLE>
   31288:	pop	{r0, r4, ip, sp, pc}
   3128c:			; <UNDEFINED> instruction: 0xf10d83f0
   31290:	eorcs	r0, r8, #20, 16	; 0x140000
   31294:	strtmi	r4, [r0], -r9, lsr #12
   31298:			; <UNDEFINED> instruction: 0xf01a4643
   3129c:			; <UNDEFINED> instruction: 0x4607f89f
   312a0:	mvnle	r2, r0, lsl #16
   312a4:			; <UNDEFINED> instruction: 0xf6469a05
   312a8:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d7, d0[7]
   312ac:	addsmi	r5, sl, #-2013265919	; 0x88000001
   312b0:			; <UNDEFINED> instruction: 0xf8d8d1dc
   312b4:	vhadd.s8	d18, d6, d4
   312b8:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d0, d0[5]
   312bc:	addsmi	r0, sl, #-671088639	; 0xd8000001
   312c0:	bmi	da5a18 <strspn@plt+0xd8d010>
   312c4:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   312c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   312cc:	ldrsbls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   312d0:			; <UNDEFINED> instruction: 0xf0164478
   312d4:	strbmi	pc, [r0], -r5, ror #16	; <UNPREDICTABLE>
   312d8:			; <UNDEFINED> instruction: 0xf8df2108
   312dc:			; <UNDEFINED> instruction: 0xf01b80cc
   312e0:	stmdbls	r7, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   312e4:	ldrbtmi	r4, [r8], #2097	; 0x831
   312e8:	ldrbtmi	fp, [r9], #2569	; 0xa09
   312ec:			; <UNDEFINED> instruction: 0xf0164478
   312f0:	blls	26f454 <strspn@plt+0x256a4c>
   312f4:	strbmi	r4, [r1], -lr, lsr #20
   312f8:	strls	r4, [r1, -r8, asr #12]
   312fc:	movwls	r4, #1146	; 0x47a
   31300:	andls	pc, ip, sp, asr #17
   31304:			; <UNDEFINED> instruction: 0xf84cf016
   31308:	strbmi	r9, [r1], -r9, lsl #22
   3130c:	stmdals	r3, {r0, r3, r5, r9, fp, lr}
   31310:	movwls	r4, #1146	; 0x47a
   31314:			; <UNDEFINED> instruction: 0xf0169701
   31318:	blls	2ef42c <strspn@plt+0x2d6a24>
   3131c:	strbmi	r4, [r1], -r6, lsr #20
   31320:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   31324:	strls	r9, [r1, -r0, lsl #6]
   31328:			; <UNDEFINED> instruction: 0xf83af016
   3132c:	stmdami	r3!, {r0, r1, r3, r8, fp, ip, pc}
   31330:	ldrbtmi	fp, [r8], #-2569	; 0xfffff5f7
   31334:			; <UNDEFINED> instruction: 0xf834f016
   31338:	stmdami	r1!, {r2, r3, r8, fp, ip, pc}
   3133c:	ldrbtmi	fp, [r8], #-2569	; 0xfffff5f7
   31340:			; <UNDEFINED> instruction: 0xf82ef016
   31344:	ldmdami	pc, {r0, r2, r3, r8, fp, ip, pc}	; <UNPREDICTABLE>
   31348:	ldrbtmi	fp, [r8], #-2569	; 0xfffff5f7
   3134c:			; <UNDEFINED> instruction: 0xf828f016
   31350:	ldmdami	sp, {r1, r2, r3, r8, fp, ip, pc}
   31354:	ldrbtmi	fp, [r8], #-2569	; 0xfffff5f7
   31358:			; <UNDEFINED> instruction: 0xf822f016
   3135c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   31360:			; <UNDEFINED> instruction: 0xf844f016
   31364:	andle	r2, sl, r8, lsr #28
   31368:			; <UNDEFINED> instruction: 0xf0164640
   3136c:			; <UNDEFINED> instruction: 0xf1a6f83f
   31370:			; <UNDEFINED> instruction: 0xf1050228
   31374:	ldrtmi	r0, [fp], -r8, lsr #2
   31378:			; <UNDEFINED> instruction: 0xf01b4620
   3137c:	ldmdami	r4, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   31380:			; <UNDEFINED> instruction: 0xf0164478
   31384:			; <UNDEFINED> instruction: 0xe777f833
   31388:	ldmdb	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3138c:	andeq	r1, r9, sl, lsl sl
   31390:	andeq	r0, r0, r8, asr #4
   31394:	andeq	r1, r9, r4, ror #19
   31398:			; <UNDEFINED> instruction: 0x00032cb0
   3139c:			; <UNDEFINED> instruction: 0x00032cb6
   313a0:	andeq	r1, r2, ip, lsr #19
   313a4:	andeq	r1, r2, r2, lsr #18
   313a8:	ldrdeq	r5, [r5], -lr
   313ac:	muleq	r3, r8, ip
   313b0:	muleq	r3, ip, ip
   313b4:	muleq	r3, r4, ip
   313b8:	muleq	r3, r2, ip
   313bc:	muleq	r3, r2, ip
   313c0:	andeq	r2, r3, sl, lsr #25
   313c4:	andeq	r2, r3, r2, asr #25
   313c8:	ldrdeq	r2, [r3], -sl
   313cc:	andeq	ip, r2, sl, lsr #20
   313d0:	andeq	ip, r2, r8, lsl #20
   313d4:	svcmi	0x00f0e92d
   313d8:			; <UNDEFINED> instruction: 0xf8b1460d
   313dc:	ldrmi	ip, [ip], -r4
   313e0:	addlt	r4, r9, r4, asr r9
   313e4:			; <UNDEFINED> instruction: 0xf1bc4b54
   313e8:	ldrbtmi	r0, [r9], #-3843	; 0xfffff0fd
   313ec:	svclt	0x00084f53
   313f0:	stmiapl	fp, {sp}^
   313f4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   313f8:			; <UNDEFINED> instruction: 0xf04f9307
   313fc:	andle	r0, ip, r0, lsl #6
   31400:	ldrmi	r2, [r6], -r3, lsl #24
   31404:	blge	1e7860 <strspn@plt+0x1cee58>
   31408:	movwcs	r9, #17153	; 0x4301
   3140c:	movwcs	r9, #768	; 0x300
   31410:			; <UNDEFINED> instruction: 0xf01c4680
   31414:	orrslt	pc, r8, r5, asr r9	; <UNPREDICTABLE>
   31418:	bmi	1279424 <strspn@plt+0x1260a1c>
   3141c:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   31420:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31424:	subsmi	r9, sl, r7, lsl #22
   31428:	addhi	pc, r2, r0, asr #32
   3142c:	pop	{r0, r3, ip, sp, pc}
   31430:	qsub8mi	r8, r2, r0
   31434:	tstcs	r0, #51380224	; 0x3100000
   31438:			; <UNDEFINED> instruction: 0xff16f01b
   3143c:	strb	r2, [ip, r1]!
   31440:	ldrdlt	pc, [r0, -pc]
   31444:	ldrbtmi	r4, [fp], #2624	; 0xa40
   31448:	ldrbtmi	r4, [sl], #-2368	; 0xfffff6c0
   3144c:	ldrbtmi	r9, [r9], #-5
   31450:			; <UNDEFINED> instruction: 0xf8bd4658
   31454:			; <UNDEFINED> instruction: 0xf8b5901a
   31458:			; <UNDEFINED> instruction: 0xf015a004
   3145c:	blls	1b12e8 <strspn@plt+0x1988e0>
   31460:			; <UNDEFINED> instruction: 0xf999fa99
   31464:	bmi	f03954 <strspn@plt+0xeeaf4c>
   31468:			; <UNDEFINED> instruction: 0xf989fa1f
   3146c:	b	1416078 <strspn@plt+0x13fd670>
   31470:	ldmdapl	pc!, {r1, r3, r4, r9, fp, sp}^	; <UNPREDICTABLE>
   31474:	tstcs	r0, sl, ror r4
   31478:	mulseq	r8, sp, r8
   3147c:			; <UNDEFINED> instruction: 0xf01f9700
   31480:	bmi	daf95c <strspn@plt+0xd96f54>
   31484:			; <UNDEFINED> instruction: 0x46584935
   31488:	svcmi	0x0035447a
   3148c:			; <UNDEFINED> instruction: 0xf0154479
   31490:	blls	1b12b4 <strspn@plt+0x1988ac>
   31494:	tstcs	r0, r3, lsr sl
   31498:	mulseq	r9, sp, r8
   3149c:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
   314a0:	strls	r9, [r0, -r1, lsl #6]
   314a4:			; <UNDEFINED> instruction: 0xf922f01f
   314a8:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   314ac:			; <UNDEFINED> instruction: 0xff9ef015
   314b0:	svceq	0x000af1ba
   314b4:			; <UNDEFINED> instruction: 0xf1b9bf08
   314b8:	blls	1750e8 <strspn@plt+0x15c6e0>
   314bc:	andcs	fp, r1, #12, 30	; 0x30
   314c0:	eorle	r2, sp, r0, lsl #4
   314c4:	svceq	0x000af1ba
   314c8:			; <UNDEFINED> instruction: 0xf8bdd10b
   314cc:	blcs	2bd53c <strspn@plt+0x2a4b34>
   314d0:	ldrmi	sp, [r3], -r7, lsl #2
   314d4:	andcs	r4, sl, r5, lsr #20
   314d8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   314dc:	blx	f6d564 <strspn@plt+0xf54b5c>
   314e0:	stmdami	r3!, {r2, sp, lr, pc}
   314e4:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   314e8:			; <UNDEFINED> instruction: 0xff5af015
   314ec:	addsle	r2, r3, r4, lsl #24
   314f0:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   314f4:			; <UNDEFINED> instruction: 0xff7af015
   314f8:	ldcne	8, cr8, [r1, #-684]!	; 0xfffffd54
   314fc:	blcs	47918c <strspn@plt+0x460784>
   31500:	strbmi	sp, [r0], -r4, lsl #16
   31504:			; <UNDEFINED> instruction: 0xf01b2310
   31508:	str	pc, [r5, pc, lsr #29]
   3150c:	strbmi	r2, [r0], -r0, lsl #6
   31510:	movwcc	lr, #10701	; 0x29cd
   31514:	movwcc	lr, #2509	; 0x9cd
   31518:			; <UNDEFINED> instruction: 0xfffaf001
   3151c:	ldrb	r2, [ip, -r1]!
   31520:	tstcs	r0, r5, lsl sl
   31524:			; <UNDEFINED> instruction: 0x001af8bd
   31528:			; <UNDEFINED> instruction: 0xf020447a
   3152c:	bfi	pc, r5, #20, #10	; <UNPREDICTABLE>
   31530:	ldmda	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31534:	andeq	r1, r9, r6, ror r8
   31538:	andeq	r0, r0, r8, asr #4
   3153c:	andeq	r1, r9, ip, ror #16
   31540:	andeq	r1, r9, r2, asr #16
   31544:	andeq	r1, r2, r6, lsr r8
   31548:	andeq	r2, r3, sl, lsl #24
   3154c:	ldrdeq	r3, [r3], -sl
   31550:	muleq	r0, r4, r3
   31554:	andeq	sp, r2, r8, lsl sp
   31558:	ldrdeq	r2, [r3], -r0
   3155c:	andeq	r5, r5, r8, lsr r6
   31560:	andeq	r9, r7, r0, asr #28
   31564:	andeq	r2, r3, r6, asr #23
   31568:	andeq	r2, r3, sl, asr #23
   3156c:			; <UNDEFINED> instruction: 0x00030fba
   31570:			; <UNDEFINED> instruction: 0x00032bb6
   31574:	ldrdeq	r5, [r5], -r2
   31578:	andeq	r2, r3, r8, asr fp
   3157c:	addlt	fp, r3, r0, lsl #10
   31580:	strmi	r9, [sl], -r0, lsl #4
   31584:	movwcs	r9, #769	; 0x301
   31588:			; <UNDEFINED> instruction: 0xf868f01c
   3158c:			; <UNDEFINED> instruction: 0xf85db003
   31590:	svclt	0x0000fb04
   31594:	bcs	11ea5c <strspn@plt+0x106054>
   31598:	addlt	r4, fp, r4, lsl ip
   3159c:	svclt	0x00984b14
   315a0:	ldrbtmi	r2, [ip], #-0
   315a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   315a8:			; <UNDEFINED> instruction: 0xf04f9309
   315ac:	ldmdble	r1, {r8, r9}
   315b0:	strcs	r4, [r0], #-3344	; 0xfffff2f0
   315b4:	ldmeq	r2, {r4, r8, r9, fp, lr}
   315b8:	strls	r4, [r6], #-1149	; 0xfffffb83
   315bc:	strls	r4, [r2, #-1147]	; 0xfffffb85
   315c0:	strcs	r9, [r4, #-769]	; 0xfffffcff
   315c4:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
   315c8:	strls	r4, [r3], #-1028	; 0xfffffbfc
   315cc:			; <UNDEFINED> instruction: 0xf01c9500
   315d0:	andcs	pc, r1, sp, asr #21
   315d4:	blmi	1c3e00 <strspn@plt+0x1ab3f8>
   315d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   315dc:	blls	28b64c <strspn@plt+0x272c44>
   315e0:	qaddle	r4, sl, r1
   315e4:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   315e8:	svc	0x00e2f7e6
   315ec:			; <UNDEFINED> instruction: 0x000916be
   315f0:	andeq	r0, r0, r8, asr #4
   315f4:	andeq	r0, r0, r5, asr #32
   315f8:			; <UNDEFINED> instruction: 0xffffffbd
   315fc:	andeq	r1, r9, r8, lsl #13
   31600:	strlt	r1, [r8, #-3152]	; 0xfffff3b0
   31604:	blcs	102e58 <strspn@plt+0xea450>
   31608:	b	140b638 <strspn@plt+0x13f2c30>
   3160c:	stmdale	r5, {r6, r8}
   31610:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   31614:	mcr2	0, 6, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
   31618:	stclt	0, cr2, [r8, #-4]
   3161c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   31620:	mrc2	0, 5, pc, cr14, cr5, {0}
   31624:	stclt	0, cr2, [r8, #-4]
   31628:	andeq	r2, r3, r2, ror #21
   3162c:	ldrdeq	r2, [r3], -lr
   31630:	bcs	41ea78 <strspn@plt+0x406070>
   31634:	addlt	r4, ip, sl, lsr #24
   31638:	svclt	0x00984b2a
   3163c:	ldrbtmi	r2, [ip], #-0
   31640:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   31644:			; <UNDEFINED> instruction: 0xf04f930b
   31648:	stmdale	r9, {r8, r9}
   3164c:	blmi	983eec <strspn@plt+0x96b4e4>
   31650:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31654:	blls	30b6c4 <strspn@plt+0x2f2cbc>
   31658:	teqle	lr, sl, asr r0
   3165c:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   31660:	strmi	sl, [sl], -r7, lsl #22
   31664:	stmib	sp, {r4, r8, sp}^
   31668:	movwcs	r1, #768	; 0x300
   3166c:			; <UNDEFINED> instruction: 0xf828f01c
   31670:	stmdacs	r0, {r2, r9, sl, lr}
   31674:	blls	225b38 <strspn@plt+0x20d130>
   31678:	bmi	7836f0 <strspn@plt+0x76ace8>
   3167c:	ldrbtmi	r4, [r8], #-2333	; 0xfffff6e3
   31680:	movwls	r4, #1146	; 0x47a
   31684:	strls	r4, [r1], #-1145	; 0xfffffb87
   31688:			; <UNDEFINED> instruction: 0xf0159003
   3168c:	blls	2710b8 <strspn@plt+0x2586b0>
   31690:	ldmdbmi	r9, {r0, r1, fp, ip, pc}
   31694:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   31698:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3169c:	andls	r9, r5, r1, lsl #8
   316a0:			; <UNDEFINED> instruction: 0xf0159103
   316a4:	blls	2b10a0 <strspn@plt+0x298698>
   316a8:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   316ac:	movwls	r4, #2580	; 0xa14
   316b0:	strls	r4, [r1], #-1146	; 0xfffffb86
   316b4:	andls	r9, r3, r4, lsl #2
   316b8:	mrc2	0, 3, pc, cr2, cr5, {0}
   316bc:	bmi	4982ec <strspn@plt+0x47f8e4>
   316c0:	ldrdeq	lr, [r3, -sp]
   316c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   316c8:			; <UNDEFINED> instruction: 0xf0153400
   316cc:	stmdami	lr, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   316d0:			; <UNDEFINED> instruction: 0xf0154478
   316d4:	andcs	pc, r1, fp, lsl #29
   316d8:			; <UNDEFINED> instruction: 0xf7e6e7b8
   316dc:	svclt	0x0000ef6a
   316e0:	andeq	r1, r9, r2, lsr #12
   316e4:	andeq	r0, r0, r8, asr #4
   316e8:	andeq	r1, r9, r0, lsl r6
   316ec:	andeq	r1, r2, lr, lsl #11
   316f0:	andeq	r2, r3, r4, lsl #21
   316f4:	andeq	r3, r3, r4, lsr #9
   316f8:	andeq	r5, r5, lr, lsr #8
   316fc:	andeq	r2, r3, sl, ror sl
   31700:	andeq	r2, r3, r4, ror sl
   31704:	andeq	r2, r3, r0, ror sl
   31708:			; <UNDEFINED> instruction: 0x0002c6b8
   3170c:	bcs	11eb54 <strspn@plt+0x10614c>
   31710:	addlt	r4, r4, r6, lsl ip
   31714:	svclt	0x00984b16
   31718:	ldrbtmi	r2, [ip], #-0
   3171c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   31720:			; <UNDEFINED> instruction: 0xf04f9303
   31724:	stmdale	r9, {r8, r9}
   31728:	blmi	483f78 <strspn@plt+0x46b570>
   3172c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31730:	blls	10b7a0 <strspn@plt+0xf2d98>
   31734:	tstle	r7, sl, asr r0
   31738:	ldclt	0, cr11, [r0, #-16]
   3173c:	strmi	sl, [sl], -r2, lsl #22
   31740:	stmib	sp, {r2, r8, sp}^
   31744:	movwcs	r1, #768	; 0x300
   31748:			; <UNDEFINED> instruction: 0xffbaf01b
   3174c:			; <UNDEFINED> instruction: 0x4c0ab950
   31750:	bmi	2c2f64 <strspn@plt+0x2aa55c>
   31754:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
   31758:	ldrbtmi	r9, [sl], #-1
   3175c:	strls	r9, [r0], #-2050	; 0xfffff7fe
   31760:	mrc2	0, 2, pc, cr6, cr15, {0}
   31764:	ldrb	r2, [pc, r1]
   31768:	svc	0x0022f7e6
   3176c:	andeq	r1, r9, r6, asr #10
   31770:	andeq	r0, r0, r8, asr #4
   31774:	andeq	r1, r9, r4, lsr r5
   31778:	ldrdeq	r9, [r7], -lr
   3177c:	andeq	r2, r3, sl, ror #19
   31780:	ldrbmi	lr, [r0, sp, lsr #18]!
   31784:	mrrcmi	6, 9, r4, r3, cr8
   31788:			; <UNDEFINED> instruction: 0xf8df4694
   3178c:	addlt	r9, sl, ip, asr #2
   31790:	ldrbtmi	r4, [ip], #-2898	; 0xfffff4ae
   31794:	ldrdge	pc, [r8, #-143]	; 0xffffff71
   31798:	bmi	14c2b84 <strspn@plt+0x14aa17c>
   3179c:	ldmdbmi	r2, {r0, r1, r2, r9, sl, lr}^
   317a0:	cfldrdmi	mvd4, [r2, #-1000]	; 0xfffffc18
   317a4:	stmiapl	r3!, {r1, r3, r4, r5, r6, sl, lr}^
   317a8:			; <UNDEFINED> instruction: 0x46484479
   317ac:	ldmdavs	fp, {r1, r4, r9, sl, fp, ip, pc}
   317b0:			; <UNDEFINED> instruction: 0xf04f9309
   317b4:	strcs	r0, [r0], #-768	; 0xfffffd00
   317b8:	strmi	lr, [r4], #-2509	; 0xfffff633
   317bc:	andsgt	pc, r0, sp, lsl #17
   317c0:	strmi	lr, [r6], #-2509	; 0xfffff633
   317c4:			; <UNDEFINED> instruction: 0xf0159408
   317c8:	strls	pc, [r1], #-3563	; 0xfffff215
   317cc:			; <UNDEFINED> instruction: 0xf85a4623
   317d0:	tstcs	r0, r5
   317d4:			; <UNDEFINED> instruction: 0xf89d4a46
   317d8:	ldrbtmi	r0, [sl], #-16
   317dc:			; <UNDEFINED> instruction: 0xf01e9500
   317e0:	stmdami	r4, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   317e4:			; <UNDEFINED> instruction: 0xf0154478
   317e8:	cdpcs	14, 1, cr15, cr3, cr1, {0}
   317ec:			; <UNDEFINED> instruction: 0xf10dd91b
   317f0:			; <UNDEFINED> instruction: 0x46230111
   317f4:			; <UNDEFINED> instruction: 0xf1089101
   317f8:	tstcs	r3, r1, lsl #4
   317fc:	tstls	r0, r8, lsr r6
   31800:			; <UNDEFINED> instruction: 0xff5ef01b
   31804:	orrslt	r4, r8, r4, lsl #12
   31808:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   3180c:	stc2l	0, cr15, [lr, #84]!	; 0x54
   31810:	blmi	cc4100 <strspn@plt+0xcab6f8>
   31814:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31818:	blls	28b888 <strspn@plt+0x272e80>
   3181c:	cmple	r6, sl, asr r0
   31820:	pop	{r1, r3, ip, sp, pc}
   31824:	ldmdami	r6!, {r4, r5, r6, r7, r8, r9, sl, pc}
   31828:			; <UNDEFINED> instruction: 0xf0154478
   3182c:	ubfx	pc, pc, #27, #12
   31830:	mulscc	r1, sp, r8
   31834:	strdle	r2, [r1], #-191	; 0xffffff41
   31838:			; <UNDEFINED> instruction: 0x46484a32
   3183c:			; <UNDEFINED> instruction: 0x4d334932
   31840:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   31844:	stc2	0, cr15, [ip, #84]!	; 0x54
   31848:	strls	r4, [r1], #-1571	; 0xfffff9dd
   3184c:			; <UNDEFINED> instruction: 0xf85a2100
   31850:	bmi	c0186c <strspn@plt+0xbe8e64>
   31854:	mulseq	r1, sp, r8
   31858:	strls	r4, [r0], #-1146	; 0xfffffb86
   3185c:			; <UNDEFINED> instruction: 0xff46f01e
   31860:	strcs	r4, [r0], #-3372	; 0xfffff2d4
   31864:	ldrbtmi	r9, [sp], #-2821	; 0xfffff4fb
   31868:	stmdami	ip!, {r0, r1, r3, r5, r9, fp, lr}
   3186c:	strtmi	r9, [r9], -r0, lsl #6
   31870:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   31874:			; <UNDEFINED> instruction: 0xf0159401
   31878:	bmi	ab0ecc <strspn@plt+0xa984c4>
   3187c:	strtmi	r4, [r9], -r9, lsr #16
   31880:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   31884:	stc2	0, cr15, [ip, #84]	; 0x54
   31888:	strtmi	r4, [r3], -r7, lsr #20
   3188c:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   31890:	andcc	r9, ip, #393216	; 0x60000
   31894:	bmi	99609c <strspn@plt+0x97d694>
   31898:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3189c:	ldc2	0, cr15, [r8, #124]!	; 0x7c
   318a0:	andcc	lr, r7, #3620864	; 0x374000
   318a4:	strtmi	r4, [r9], -r2, lsr #16
   318a8:	stmib	sp, {r0, r1, sl, ip, pc}^
   318ac:	ldrbtmi	r4, [r8], #-513	; 0xfffffdff
   318b0:	movwls	r4, #2592	; 0xa20
   318b4:			; <UNDEFINED> instruction: 0xf015447a
   318b8:			; <UNDEFINED> instruction: 0xe7a5fd73
   318bc:	ldmdbmi	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
   318c0:	ldrbtmi	r4, [sl], #-2079	; 0xfffff7e1
   318c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   318c8:	stc2l	0, cr15, [sl, #-84]!	; 0xffffffac
   318cc:			; <UNDEFINED> instruction: 0xf7e6e7c8
   318d0:	svclt	0x0000ee70
   318d4:	andeq	r1, r9, lr, asr #9
   318d8:	andeq	r1, r2, r4, ror #9
   318dc:	andeq	r0, r0, r8, asr #4
   318e0:	andeq	r1, r9, r0, asr #9
   318e4:	andeq	r2, r3, ip, asr r1
   318e8:	andeq	r3, r3, r0, lsl #7
   318ec:	muleq	r0, r4, r3
   318f0:			; <UNDEFINED> instruction: 0x0002d9b2
   318f4:	andeq	r5, r5, r0, ror #5
   318f8:	andeq	ip, r2, lr, ror r5
   318fc:	andeq	r1, r9, ip, asr #8
   31900:	andeq	r1, r2, r4, ror #18
   31904:	ldrdeq	r2, [r3], -r0
   31908:	andeq	r1, r4, sl, lsl #12
   3190c:	andeq	r0, r0, ip, lsl r3
   31910:	andeq	sp, r2, r0, asr r8
   31914:	andeq	r5, r5, lr, asr r2
   31918:	strdeq	r2, [r3], -ip
   3191c:	muleq	r2, sl, r3
   31920:	strdeq	r2, [r3], -r8
   31924:	strdeq	r1, [r2], -sl
   31928:	andeq	r9, r7, r6, lsr #21
   3192c:	andeq	r2, r3, sl, ror #17
   31930:			; <UNDEFINED> instruction: 0x00031fb2
   31934:	andeq	r2, r3, r0, ror #17
   31938:	muleq	r3, r2, r8
   3193c:	andeq	r2, r3, ip, asr #32
   31940:	muleq	r3, lr, r8
   31944:	svcmi	0x00f0e92d
   31948:	ldclmi	0, cr11, [r8, #-572]!	; 0xfffffdc4
   3194c:	movwls	r4, #18074	; 0x469a
   31950:			; <UNDEFINED> instruction: 0xf8df4614
   31954:	ldrbtmi	r9, [sp], #-476	; 0xfffffe24
   31958:			; <UNDEFINED> instruction: 0x46064b76
   3195c:	ldrbtmi	r4, [r9], #2678	; 0xa76
   31960:	smlsdxcs	r0, r6, r9, r4
   31964:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   31968:			; <UNDEFINED> instruction: 0x46484479
   3196c:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
   31970:	movwls	r6, #55323	; 0xd81b
   31974:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31978:	strvc	lr, [r6, -sp, asr #19]
   3197c:	andsmi	pc, r8, sp, lsl #17
   31980:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   31984:	stmib	sp, {r3, r8, r9, sl, ip, sp, lr}^
   31988:	strls	r7, [ip, -sl, lsl #14]
   3198c:	stc2	0, cr15, [r8, #-84]	; 0xffffffac
   31990:	ldrtmi	r4, [fp], -ip, ror #20
   31994:	tstcs	r0, r1, lsl #14
   31998:			; <UNDEFINED> instruction: 0xf8584d6b
   3199c:	bmi	1b019ac <strspn@plt+0x1ae8fa4>
   319a0:			; <UNDEFINED> instruction: 0xf89d447d
   319a4:	ldrbtmi	r0, [sl], #-24	; 0xffffffe8
   319a8:			; <UNDEFINED> instruction: 0xf01e9400
   319ac:			; <UNDEFINED> instruction: 0x4628fe9f
   319b0:	ldc2	0, cr15, [ip, #-84]	; 0xffffffac
   319b4:	bcs	71821c <strspn@plt+0x6ff814>
   319b8:			; <UNDEFINED> instruction: 0xf10dd91c
   319bc:	tstcs	fp, r9, lsl r2
   319c0:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   319c4:	ldrtmi	r1, [r0], -r0, lsl #4
   319c8:	andcc	r4, r1, #85983232	; 0x5200000
   319cc:	mrc2	0, 3, pc, cr8, cr11, {0}
   319d0:	lsllt	r4, r4, #12
   319d4:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   319d8:	stc2	0, cr15, [r8, #-84]	; 0xffffffac
   319dc:	blmi	1584358 <strspn@plt+0x156b950>
   319e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   319e4:	blls	38ba54 <strspn@plt+0x37304c>
   319e8:			; <UNDEFINED> instruction: 0xf040405a
   319ec:	mullt	pc, sp, r0	; <UNPREDICTABLE>
   319f0:	svchi	0x00f0e8bd
   319f4:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
   319f8:	ldc2l	0, cr15, [r8], #84	; 0x54
   319fc:	bmi	162b9ac <strspn@plt+0x1612fa4>
   31a00:	ldmdbmi	r7, {r3, r6, r9, sl, lr}^
   31a04:			; <UNDEFINED> instruction: 0xf8df447a
   31a08:	ldrbtmi	sl, [r9], #-348	; 0xfffffea4
   31a0c:	ldrsblt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   31a10:	stc2l	0, cr15, [r6], {21}
   31a14:	ldrsbgt	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   31a18:	strtmi	r9, [r3], -r1, lsl #8
   31a1c:	tstcs	r0, r4, asr sl
   31a20:	andvc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   31a24:	ldrbtmi	r4, [sl], #-1274	; 0xfffffb06
   31a28:	mulseq	r9, sp, r8
   31a2c:			; <UNDEFINED> instruction: 0x970044fb
   31a30:	mrc2	0, 2, pc, cr12, cr14, {0}
   31a34:	strtmi	r4, [r9], -pc, asr #20
   31a38:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   31a3c:	ldc2	0, cr15, [r0], #84	; 0x54
   31a40:	strls	r4, [r1], #-2381	; 0xfffff6b3
   31a44:	ldrbmi	r4, [r2], -r3, lsr #12
   31a48:	mulseq	sl, sp, r8
   31a4c:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   31a50:	ldrdhi	pc, [r8, -pc]!	; <UNPREDICTABLE>
   31a54:	tstcs	r0, pc, lsl #12
   31a58:	ldrbtmi	r9, [r8], #1792	; 0x700
   31a5c:	mcr2	0, 2, pc, cr6, cr14, {0}	; <UNPREDICTABLE>
   31a60:	strbmi	r4, [r8], -r7, asr #20
   31a64:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   31a68:	ldc2	0, cr15, [sl], {21}
   31a6c:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
   31a70:			; <UNDEFINED> instruction: 0x46234652
   31a74:	mrscs	r9, (UNDEF: 16)
   31a78:	mulseq	fp, sp, r8
   31a7c:			; <UNDEFINED> instruction: 0xf01e9401
   31a80:	blls	23135c <strspn@plt+0x218954>
   31a84:			; <UNDEFINED> instruction: 0x46294a3f
   31a88:	strls	r4, [r1], #-1600	; 0xfffff9c0
   31a8c:	movwls	r4, #1146	; 0x47a
   31a90:	andshi	pc, r4, sp, asr #17
   31a94:	stc2	0, cr15, [r4], {21}
   31a98:	strtmi	r9, [r9], -r8, lsl #22
   31a9c:	stmdals	r5, {r1, r3, r4, r5, r9, fp, lr}
   31aa0:	movwls	r4, #1146	; 0x47a
   31aa4:			; <UNDEFINED> instruction: 0xf0159401
   31aa8:	blls	2b0c9c <strspn@plt+0x298294>
   31aac:			; <UNDEFINED> instruction: 0x46294a37
   31ab0:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
   31ab4:	strls	r9, [r1], #-768	; 0xfffffd00
   31ab8:	ldc2l	0, cr15, [r2], #-84	; 0xffffffac
   31abc:	bmi	d586ec <strspn@plt+0xd3fce4>
   31ac0:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   31ac4:	movwls	r4, #1146	; 0x47a
   31ac8:			; <UNDEFINED> instruction: 0xf0159401
   31acc:	ldmib	sp, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   31ad0:	ldmdami	r0!, {r0, r1, r3, r9, ip, sp}
   31ad4:	strls	r4, [r3], #-1577	; 0xfffff9d7
   31ad8:	andmi	lr, r1, #3358720	; 0x334000
   31adc:	bmi	bc2cc4 <strspn@plt+0xbaa2bc>
   31ae0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   31ae4:	mrrc2	0, 1, pc, ip, cr5	; <UNPREDICTABLE>
   31ae8:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   31aec:	ldc2l	0, cr15, [lr], #-84	; 0xffffffac
   31af0:	blcs	758758 <strspn@plt+0x73fd50>
   31af4:	svcge	0x0072f43f
   31af8:	stcmi	6, cr4, [r9, #-160]!	; 0xffffff60
   31afc:	ldc2l	0, cr15, [r6], #-84	; 0xffffffac
   31b00:	stmdbls	r4, {r3, r4, r9, fp, ip, pc}
   31b04:			; <UNDEFINED> instruction: 0xf8df447d
   31b08:			; <UNDEFINED> instruction: 0x4630c09c
   31b0c:	msreq	CPSR_s, #-1073741822	; 0xc0000002
   31b10:	ldrbtmi	r2, [ip], #1541	; 0x605
   31b14:	tstcc	ip, ip, lsl sl
   31b18:			; <UNDEFINED> instruction: 0xf8cd9403
   31b1c:	strls	ip, [r0, #-4]
   31b20:			; <UNDEFINED> instruction: 0xf0019602
   31b24:	smmlsr	r9, r5, ip, pc	; <UNPREDICTABLE>
   31b28:	stcl	7, cr15, [r2, #-920]	; 0xfffffc68
   31b2c:	andeq	r1, r9, sl, lsl #6
   31b30:	andeq	r1, r2, lr, lsl r3
   31b34:	andeq	r0, r0, r8, asr #4
   31b38:	andeq	r2, r3, lr, lsr r8
   31b3c:	andeq	r3, r3, r0, asr #3
   31b40:	andeq	r1, r9, r0, ror #5
   31b44:	muleq	r0, r4, r3
   31b48:	andeq	r5, r5, r4, lsr #2
   31b4c:	andeq	sp, r2, r6, ror #15
   31b50:			; <UNDEFINED> instruction: 0x0002c3b2
   31b54:	andeq	r1, r9, r0, lsl #5
   31b58:	muleq	r2, r6, r7
   31b5c:			; <UNDEFINED> instruction: 0x000327b0
   31b60:	andeq	r1, r4, r2, asr #8
   31b64:	andeq	sp, r2, r4, lsl #13
   31b68:	andeq	r9, r7, r8, lsl #18
   31b6c:	andeq	r0, r0, r8, lsl r2
   31b70:	andeq	sp, r2, r2, lsr r6
   31b74:	andeq	r2, r3, r6, lsl #15
   31b78:	andeq	r0, r0, ip, lsl r3
   31b7c:			; <UNDEFINED> instruction: 0x000211b2
   31b80:	andeq	r2, r3, sl, ror #14
   31b84:	andeq	r2, r3, r0, asr r7
   31b88:	andeq	r2, r3, ip, asr #14
   31b8c:	andeq	r2, r3, lr, asr #14
   31b90:	andeq	r2, r3, r8, lsr #13
   31b94:	andeq	r1, r3, r4, lsl #27
   31b98:			; <UNDEFINED> instruction: 0x000326b2
   31b9c:	muleq	r2, lr, r2
   31ba0:	andeq	r2, r3, ip, lsl #14
   31ba4:			; <UNDEFINED> instruction: 0x0008dfb2
   31ba8:	stmdble	pc, {r0, r1, r2, r9, fp, sp}	; <UNPREDICTABLE>
   31bac:	biceq	pc, pc, #134217731	; 0x8000003
   31bb0:	svceq	0x00d2ebb3
   31bb4:	svclt	0x0018b510
   31bb8:	b	13f9bc0 <strspn@plt+0x13e11b8>
   31bbc:	ldrdle	r0, [r0], -r2
   31bc0:	adclt	fp, r2, #16, 26	; 0x400
   31bc4:	cdp2	7, 1, cr15, cr0, cr11, {7}
   31bc8:	ldclt	0, cr2, [r0, #-4]
   31bcc:	ldrbmi	r2, [r0, -r0]!
   31bd0:			; <UNDEFINED> instruction: 0x460cb570
   31bd4:	addlt	r4, r4, r3, lsr #26
   31bd8:	ldrbtmi	r8, [sp], #-2382	; 0xfffff6b2
   31bdc:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
   31be0:	ldrbtmi	r2, [sl], #-3616	; 0xfffff1e0
   31be4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   31be8:	strtcs	fp, [r0], -r8, lsr #30
   31bec:	blx	ff66dc4a <strspn@plt+0xff655242>
   31bf0:			; <UNDEFINED> instruction: 0xf0056820
   31bf4:	stmdavs	r3!, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   31bf8:	ldmdbmi	sp, {r9, sp}
   31bfc:	stmib	sp, {r0, r2, r3, r4, fp, lr}^
   31c00:	ldrbtmi	r3, [r9], #-512	; 0xfffffe00
   31c04:	ldrbtmi	r4, [r8], #-2588	; 0xfffff5e4
   31c08:	ldrbtmi	r9, [sl], #-259	; 0xfffffefd
   31c0c:			; <UNDEFINED> instruction: 0xf0159002
   31c10:	stmdbhi	r2!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   31c14:	stmdbls	r3, {r8, r9, sp}
   31c18:	stmib	sp, {r1, fp, ip, pc}^
   31c1c:	bmi	5fa824 <strspn@plt+0x5e1e1c>
   31c20:			; <UNDEFINED> instruction: 0xf015447a
   31c24:	stmdbhi	r2!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   31c28:	stmdbls	r3, {r8, r9, sp}
   31c2c:	stmib	sp, {r1, fp, ip, pc}^
   31c30:	bmi	4fa838 <strspn@plt+0x4e1e30>
   31c34:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
   31c38:	blx	fecedc96 <strspn@plt+0xfecd528e>
   31c3c:	stmdbls	r2, {r0, r4, r9, fp, lr}
   31c40:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   31c44:	blx	feb6dca2 <strspn@plt+0xfeb5529a>
   31c48:	andscs	r4, r0, #51380224	; 0x3100000
   31c4c:	andeq	pc, ip, r4, lsl #2
   31c50:	blx	fe86dcc4 <strspn@plt+0xfe8552bc>
   31c54:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   31c58:	blx	ff26dcb6 <strspn@plt+0xff2552ae>
   31c5c:	andlt	r2, r4, r1
   31c60:	svclt	0x0000bd70
   31c64:	andeq	r1, r2, r2, lsr #1
   31c68:			; <UNDEFINED> instruction: 0x000327ba
   31c6c:	andeq	r2, r3, r2, asr #30
   31c70:	andeq	r4, r5, r2, asr #29
   31c74:	andeq	r1, r2, r6
   31c78:	muleq	r3, lr, r7
   31c7c:	muleq	r3, r4, r7
   31c80:	andeq	r2, r3, sl, lsl #15
   31c84:	andeq	r2, r3, sl, lsl #15
   31c88:	andeq	ip, r2, r2, lsr r1
   31c8c:	addlt	fp, r3, r0, lsl #10
   31c90:	strmi	r9, [sl], -r0, lsl #4
   31c94:	movwcs	r9, #769	; 0x301
   31c98:	stc2l	0, cr15, [r0], #108	; 0x6c
   31c9c:			; <UNDEFINED> instruction: 0xf85db003
   31ca0:	svclt	0x0000fb04
   31ca4:	bcs	b1f16c <strspn@plt+0xb06764>
   31ca8:	addslt	r4, r5, r7, lsl ip
   31cac:	svclt	0x00984b17
   31cb0:	ldrbtmi	r2, [ip], #-0
   31cb4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   31cb8:			; <UNDEFINED> instruction: 0xf04f9313
   31cbc:	ldmdble	r7, {r8, r9}
   31cc0:			; <UNDEFINED> instruction: 0x33a3f648
   31cc4:	msrcs	CPSR_fsx, #212860928	; 0xcb00000
   31cc8:	strcs	r4, [r0], #-3345	; 0xfffff2ef
   31ccc:	andcc	pc, r2, #166912	; 0x28c00
   31cd0:	ldrbtmi	r4, [sp], #-2832	; 0xfffff4f0
   31cd4:	ldrbtmi	r9, [fp], #-1030	; 0xfffffbfa
   31cd8:	movwls	r9, #5378	; 0x1502
   31cdc:	blge	23b194 <strspn@plt+0x22278c>
   31ce0:	ldmdbeq	r2, {r0, r2, sl, ip, pc}^
   31ce4:	strmi	lr, [r3], #-2509	; 0xfffff633
   31ce8:			; <UNDEFINED> instruction: 0xf01b9500
   31cec:	andcs	pc, r1, pc, lsr pc	; <UNPREDICTABLE>
   31cf0:	blmi	1c451c <strspn@plt+0x1abb14>
   31cf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31cf8:	blls	50bd68 <strspn@plt+0x4f3360>
   31cfc:	qaddle	r4, sl, r1
   31d00:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   31d04:	mrrc	7, 14, pc, r4, cr6	; <UNPREDICTABLE>
   31d08:	andeq	r0, r9, lr, lsr #31
   31d0c:	andeq	r0, r0, r8, asr #4
   31d10:			; <UNDEFINED> instruction: 0xfffffefb
   31d14:			; <UNDEFINED> instruction: 0xffffffb3
   31d18:	andeq	r0, r9, ip, ror #30
   31d1c:	bcs	71f164 <strspn@plt+0x70675c>
   31d20:	addlt	r4, lr, r7, lsr ip
   31d24:	svclt	0x00984b37
   31d28:	ldrbtmi	r2, [ip], #-0
   31d2c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   31d30:			; <UNDEFINED> instruction: 0xf04f930d
   31d34:	stmdale	r9, {r8, r9}
   31d38:	blmi	cc460c <strspn@plt+0xcabc04>
   31d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31d40:	blls	38bdb0 <strspn@plt+0x3733a8>
   31d44:	cmple	r9, sl, asr r0
   31d48:	ldclt	0, cr11, [r0, #-56]	; 0xffffffc8
   31d4c:	strmi	sl, [sl], -r6, lsl #22
   31d50:	tstcs	ip, r1, lsl #6
   31d54:	mrsls	r2, LR_irq
   31d58:	ldc2	0, cr15, [r2], #108	; 0x6c
   31d5c:	stmdacs	r0, {r2, r9, sl, lr}
   31d60:	blls	1e6290 <strspn@plt+0x1cd888>
   31d64:	bmi	ac3e10 <strspn@plt+0xaab408>
   31d68:	ldrbtmi	r4, [r8], #-2346	; 0xfffff6d6
   31d6c:	movwls	r4, #1146	; 0x47a
   31d70:	strls	r4, [r1], #-1145	; 0xfffffb87
   31d74:			; <UNDEFINED> instruction: 0xf0159003
   31d78:	blls	2309cc <strspn@plt+0x217fc4>
   31d7c:	stmdbmi	r6!, {r0, r1, fp, ip, pc}
   31d80:	ldrbtmi	r4, [r9], #-2598	; 0xfffff5da
   31d84:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   31d88:	andls	r9, r5, r1, lsl #8
   31d8c:			; <UNDEFINED> instruction: 0xf0159103
   31d90:	blls	2709b4 <strspn@plt+0x257fac>
   31d94:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   31d98:	movwls	r4, #2593	; 0xa21
   31d9c:	strls	r4, [r1], #-1146	; 0xfffffb86
   31da0:	andls	r9, r3, r4, lsl #2
   31da4:	blx	fff6de00 <strspn@plt+0xfff553f8>
   31da8:	bmi	7d89d4 <strspn@plt+0x7bffcc>
   31dac:	ldrdeq	lr, [r3, -sp]
   31db0:	movwls	r4, #1146	; 0x47a
   31db4:			; <UNDEFINED> instruction: 0xf0159401
   31db8:	blls	2f098c <strspn@plt+0x2d7f84>
   31dbc:	ldmib	sp, {r1, r3, r4, r9, fp, lr}^
   31dc0:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   31dc4:	strls	r9, [r1], #-768	; 0xfffffd00
   31dc8:	blx	ffaede24 <strspn@plt+0xffad541c>
   31dcc:	bmi	618a00 <strspn@plt+0x5ffff8>
   31dd0:	ldrdeq	lr, [r3, -sp]
   31dd4:	movwls	r4, #1146	; 0x47a
   31dd8:			; <UNDEFINED> instruction: 0xf0159401
   31ddc:	blls	370968 <strspn@plt+0x357f60>
   31de0:	ldmib	sp, {r0, r1, r4, r9, fp, lr}^
   31de4:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   31de8:	strcc	lr, [r0], #-2509	; 0xfffff633
   31dec:	blx	ff66de48 <strspn@plt+0xff655440>
   31df0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   31df4:	blx	ffeede50 <strspn@plt+0xffed5448>
   31df8:	ldr	r2, [sp, r1]
   31dfc:	bl	ff66fd9c <strspn@plt+0xff657394>
   31e00:	andeq	r0, r9, r6, lsr pc
   31e04:	andeq	r0, r0, r8, asr #4
   31e08:	andeq	r0, r9, r4, lsr #30
   31e0c:	andeq	r0, r2, r2, lsr #29
   31e10:	andeq	r2, r3, ip, ror #12
   31e14:			; <UNDEFINED> instruction: 0x00032db8
   31e18:	andeq	r4, r5, r2, asr #26
   31e1c:	andeq	r2, r3, r2, ror #12
   31e20:	andeq	r2, r3, ip, asr r6
   31e24:	andeq	r2, r3, r8, asr r6
   31e28:	andeq	r2, r3, r6, asr r6
   31e2c:	andeq	r2, r3, r4, asr r6
   31e30:	andeq	r2, r3, r2, asr r6
   31e34:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   31e38:	bcs	61f600 <strspn@plt+0x606bf8>
   31e3c:	addlt	r4, sp, sl, lsr ip
   31e40:	svclt	0x00984b3a
   31e44:	ldrbtmi	r2, [ip], #-0
   31e48:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   31e4c:			; <UNDEFINED> instruction: 0xf04f930b
   31e50:	stmdale	r9, {r8, r9}
   31e54:	blmi	d84734 <strspn@plt+0xd6bd2c>
   31e58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31e5c:	blls	30becc <strspn@plt+0x2f34c4>
   31e60:	cmple	lr, sl, asr r0
   31e64:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   31e68:	strmi	sl, [sl], -r5, lsl #22
   31e6c:	stmib	sp, {r3, r4, r8, sp}^
   31e70:	movwcs	r1, #768	; 0x300
   31e74:	stc2	0, cr15, [r4], #-108	; 0xffffff94
   31e78:	stmdacs	r0, {r2, r9, sl, lr}
   31e7c:	svcmi	0x002dd14f
   31e80:	ldrbtmi	r4, [pc], #-2605	; 31e88 <strspn@plt+0x19480>
   31e84:	ldrbtmi	r4, [sl], #-2349	; 0xfffff6d3
   31e88:	ldrbtmi	r4, [r9], #-3373	; 0xfffff2d3
   31e8c:			; <UNDEFINED> instruction: 0xf0154638
   31e90:	stmdals	r5, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   31e94:	ldc2l	0, cr15, [r6], #-20	; 0xffffffec
   31e98:	bmi	ac3094 <strspn@plt+0xaaa68c>
   31e9c:			; <UNDEFINED> instruction: 0x46294638
   31ea0:	ldrbtmi	r4, [sl], #-3625	; 0xfffff1d7
   31ea4:	blx	1f6df00 <strspn@plt+0x1f554f8>
   31ea8:	ldrbtmi	r4, [lr], #-2600	; 0xfffff5d8
   31eac:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   31eb0:	stmib	sp, {r0, r5, r9, sl, lr}^
   31eb4:	strcc	r6, [ip], -r0, lsl #8
   31eb8:			; <UNDEFINED> instruction: 0xf01e9806
   31ebc:	blls	230f20 <strspn@plt+0x218518>
   31ec0:	strtmi	r4, [r9], -r3, lsr #16
   31ec4:	ldrbtmi	r4, [r8], #-2595	; 0xfffff5dd
   31ec8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   31ecc:	andls	r9, r3, r1, lsl #8
   31ed0:	blx	19edf2c <strspn@plt+0x19d5524>
   31ed4:	strtmi	r9, [r9], -r8, lsl #22
   31ed8:	stmdals	r3, {r0, r1, r2, r3, r4, r9, fp, lr}
   31edc:	movwls	r4, #1146	; 0x47a
   31ee0:			; <UNDEFINED> instruction: 0xf0159401
   31ee4:	blls	2b0860 <strspn@plt+0x297e58>
   31ee8:			; <UNDEFINED> instruction: 0x46294a1c
   31eec:	movwls	r9, #2051	; 0x803
   31ef0:	strls	r4, [r1], #-1146	; 0xfffffb86
   31ef4:	blx	156df50 <strspn@plt+0x1555548>
   31ef8:			; <UNDEFINED> instruction: 0x46294a19
   31efc:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   31f00:	blx	13edf5c <strspn@plt+0x13d5554>
   31f04:	stmdals	sl, {r0, r1, r2, r4, r9, fp, lr}
   31f08:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   31f0c:	strls	r4, [r1], #-1569	; 0xfffff9df
   31f10:			; <UNDEFINED> instruction: 0xf01f9600
   31f14:	ldmdami	r4, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   31f18:			; <UNDEFINED> instruction: 0xf0154478
   31f1c:	andcs	pc, r1, r7, ror #20
   31f20:			; <UNDEFINED> instruction: 0xf7e6e798
   31f24:	svclt	0x0000eb46
   31f28:	andeq	r0, r9, sl, lsl lr
   31f2c:	andeq	r0, r0, r8, asr #4
   31f30:	andeq	r0, r9, r8, lsl #28
   31f34:	strdeq	r0, [r2], -sl
   31f38:	andeq	r2, r3, r2, asr #11
   31f3c:	muleq	r3, lr, ip
   31f40:	andeq	r4, r5, ip, lsr #24
   31f44:			; <UNDEFINED> instruction: 0x000325b2
   31f48:	ldrdeq	r9, [r7], -sl
   31f4c:			; <UNDEFINED> instruction: 0x000325b2
   31f50:	andeq	r0, r2, r6, asr #26
   31f54:	andeq	r2, r3, r2, lsr #11
   31f58:	muleq	r3, ip, r5
   31f5c:	muleq	r3, r8, r5
   31f60:	muleq	r3, r6, r5
   31f64:	muleq	r3, r6, r5
   31f68:	andeq	fp, r2, r0, ror lr
   31f6c:	mvnsmi	lr, #737280	; 0xb4000
   31f70:	mcrrmi	0, 8, fp, r8, cr13
   31f74:	movwls	r4, #22037	; 0x5615
   31f78:			; <UNDEFINED> instruction: 0xf8df4606
   31f7c:	ldrbtmi	r8, [ip], #-284	; 0xfffffee4
   31f80:	bmi	1204ca0 <strspn@plt+0x11ec298>
   31f84:	stmdbmi	r7, {r3, r4, r5, r6, r7, sl, lr}^
   31f88:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   31f8c:			; <UNDEFINED> instruction: 0x46404479
   31f90:	movwls	r6, #47131	; 0xb81b
   31f94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31f98:	svcls	0x00052400
   31f9c:	strmi	lr, [r6], #-2509	; 0xfffff633
   31fa0:	strmi	lr, [r8], #-2509	; 0xfffff633
   31fa4:	andspl	pc, r8, sp, lsl #17
   31fa8:	cfldrsls	mvf9, [r4, #-40]	; 0xffffffd8
   31fac:			; <UNDEFINED> instruction: 0xf9f8f015
   31fb0:			; <UNDEFINED> instruction: 0x46234a3d
   31fb4:	ldrsbtgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   31fb8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   31fbc:			; <UNDEFINED> instruction: 0xf8df9401
   31fc0:			; <UNDEFINED> instruction: 0xf85290f0
   31fc4:	ldrbtmi	r2, [r9], #12
   31fc8:	mulseq	r8, sp, r8
   31fcc:	bmi	e967d4 <strspn@plt+0xe7ddcc>
   31fd0:			; <UNDEFINED> instruction: 0xf01e447a
   31fd4:	strbmi	pc, [r8], -fp, lsl #23	; <UNPREDICTABLE>
   31fd8:	blx	26e034 <strspn@plt+0x25562c>
   31fdc:	ldmdble	fp, {r0, r1, r4, r8, sl, fp, sp}
   31fe0:	tsteq	r9, sp, lsl #2	; <UNPREDICTABLE>
   31fe4:	tstls	r1, r3, lsr #12
   31fe8:	tstcs	r3, sl, ror ip
   31fec:	tstls	r0, r0, lsr r6
   31ff0:	blx	19ee066 <strspn@plt+0x19d565e>
   31ff4:	andls	r4, r5, r4, lsl #12
   31ff8:	stmdami	pc!, {r3, r4, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   31ffc:			; <UNDEFINED> instruction: 0xf0154478
   32000:	bmi	bf07dc <strspn@plt+0xbd7dd4>
   32004:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   32008:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3200c:	subsmi	r9, sl, fp, lsl #22
   32010:	andlt	sp, sp, lr, lsr r1
   32014:	mvnshi	lr, #12386304	; 0xbd0000
   32018:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   3201c:			; <UNDEFINED> instruction: 0xf9e6f015
   32020:			; <UNDEFINED> instruction: 0xf89de7eb
   32024:	tstcs	r0, r9, lsl r0
   32028:	stmib	sp, {r1, r2, r5, r9, fp, lr}^
   3202c:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
   32030:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
   32034:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   32038:			; <UNDEFINED> instruction: 0xf9b2f015
   3203c:	bmi	958c60 <strspn@plt+0x940258>
   32040:	stmdami	r4!, {r0, r3, r6, r9, sl, lr}
   32044:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   32048:	strls	r4, [r1], #-1144	; 0xfffffb88
   3204c:			; <UNDEFINED> instruction: 0xf9a8f015
   32050:	strbmi	r4, [r0], -r1, lsr #20
   32054:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   32058:			; <UNDEFINED> instruction: 0xf9a2f015
   3205c:	bmi	8444e0 <strspn@plt+0x82bad8>
   32060:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   32064:	tstcc	r8, r8, lsl #16
   32068:	tstls	r0, sl, ror r4
   3206c:	strls	r4, [r1], #-1569	; 0xfffff9df
   32070:			; <UNDEFINED> instruction: 0xf9cef01f
   32074:	andcc	lr, r9, #3620864	; 0x374000
   32078:			; <UNDEFINED> instruction: 0x4649481a
   3207c:	stmib	sp, {r0, r1, sl, ip, pc}^
   32080:	ldrbtmi	r4, [r8], #-513	; 0xfffffdff
   32084:	movwls	r4, #2584	; 0xa18
   32088:			; <UNDEFINED> instruction: 0xf015447a
   3208c:	ldr	pc, [r4, r9, lsl #19]!
   32090:	b	fe3f0030 <strspn@plt+0xfe3d7628>
   32094:	andeq	r0, r9, r2, ror #25
   32098:	strdeq	r0, [r2], -r8
   3209c:	andeq	r0, r0, r8, asr #4
   320a0:	andeq	r1, r3, r6, ror r9
   320a4:	muleq	r3, ip, fp
   320a8:	andeq	r0, r9, r6, lsr #25
   320ac:	muleq	r0, r4, r3
   320b0:	strdeq	r4, [r5], -lr
   320b4:			; <UNDEFINED> instruction: 0x0002d1bc
   320b8:	andeq	fp, r2, ip, lsl #27
   320bc:	andeq	r0, r9, sl, asr ip
   320c0:	andeq	r1, r2, r2, ror r1
   320c4:	andeq	r1, r3, r2, ror #17
   320c8:	andeq	r0, r4, r8, lsl lr
   320cc:	muleq	r2, lr, fp
   320d0:	andeq	r2, r3, r2, ror #8
   320d4:	andeq	r0, r2, r4, asr #23
   320d8:	andeq	r2, r3, lr, asr r4
   320dc:	andeq	r9, r7, r2, lsr #8
   320e0:	andeq	r2, r3, r8, asr r4
   320e4:	ldrdeq	r1, [r3], -lr
   320e8:	andeq	r2, r3, r8, asr #8
   320ec:	svcmi	0x00f0e92d
   320f0:	strmi	fp, [r4], -sp, lsl #1
   320f4:	strls	r4, [r5], #-1565	; 0xfffff9e3
   320f8:	mrrcmi	6, 1, r4, sl, cr6
   320fc:	blmi	16bbd04 <strspn@plt+0x16a32fc>
   32100:			; <UNDEFINED> instruction: 0xf8df447c
   32104:	bmi	16da6ac <strspn@plt+0x16c1ca4>
   32108:	ldrbtmi	r5, [sl], #2275	; 0x8e3
   3210c:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
   32110:	movwls	r6, #47131	; 0xb81b
   32114:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32118:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   3211c:	strvc	lr, [r7, -sp, asr #19]
   32120:	andsvs	pc, ip, sp, lsl #17
   32124:			; <UNDEFINED> instruction: 0xf8dd4e54
   32128:	stmib	sp, {r3, r4, r6, ip, pc}^
   3212c:			; <UNDEFINED> instruction: 0xf0157709
   32130:	bmi	14f0614 <strspn@plt+0x14d7c0c>
   32134:	smlsdxls	r1, lr, r4, r4
   32138:			; <UNDEFINED> instruction: 0xf8df463b
   3213c:	tstcs	r0, r4, asr #2
   32140:	ldrbtmi	r5, [r8], #2226	; 0x8b2
   32144:	mulseq	ip, sp, r8
   32148:	bmi	13c39a0 <strspn@plt+0x13aaf98>
   3214c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   32150:	blx	ff36e1d0 <strspn@plt+0xff3557c8>
   32154:			; <UNDEFINED> instruction: 0xf0154640
   32158:			; <UNDEFINED> instruction: 0xf1b9f949
   3215c:	ldmdble	sl, {r0, r1, r2, r3, r8, r9, sl, fp}
   32160:	andseq	pc, sp, #1073741827	; 0x40000003
   32164:	stmdals	r5, {r0, r1, r2, r3, r8, sp}
   32168:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   3216c:	sfmne	f1, 2, [sl], #-0
   32170:	blx	fe9ee1e4 <strspn@plt+0xfe9d57dc>
   32174:	orrslt	r4, r8, r3, lsl #13
   32178:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   3217c:			; <UNDEFINED> instruction: 0xf936f015
   32180:	blmi	e84a90 <strspn@plt+0xe6c088>
   32184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32188:	blls	30c1f8 <strspn@plt+0x2f37f0>
   3218c:	qdsuble	r4, sl, r6
   32190:	pop	{r0, r2, r3, ip, sp, pc}
   32194:	ldmdami	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32198:			; <UNDEFINED> instruction: 0xf0154478
   3219c:	strb	pc, [fp, r7, lsr #18]!	; <UNPREDICTABLE>
   321a0:			; <UNDEFINED> instruction: 0x46504a3c
   321a4:	svcmi	0x003d493c
   321a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   321ac:			; <UNDEFINED> instruction: 0xf8f8f015
   321b0:	andlt	pc, r4, sp, asr #17
   321b4:			; <UNDEFINED> instruction: 0x465b59f7
   321b8:	tstcs	r0, r9, lsr sl
   321bc:	mulseq	sp, sp, r8
   321c0:	smlsdxls	r0, sl, r4, r4
   321c4:	blx	fe4ee244 <strspn@plt+0xfe4d583c>
   321c8:	svcmi	0x00374a36
   321cc:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   321d0:			; <UNDEFINED> instruction: 0xf0154641
   321d4:			; <UNDEFINED> instruction: 0xf8cdf8e5
   321d8:	ldmibpl	r6!, {r2, ip, sp, pc}^
   321dc:	bmi	d03b50 <strspn@plt+0xceb148>
   321e0:			; <UNDEFINED> instruction: 0xf8bd2100
   321e4:	ldrbtmi	r0, [sl], #-30	; 0xffffffe2
   321e8:			; <UNDEFINED> instruction: 0xf01e9600
   321ec:	blls	270bf0 <strspn@plt+0x2581e8>
   321f0:	strbmi	r4, [r1], -pc, lsr #20
   321f4:	ldrbtmi	r4, [sl], #-2095	; 0xfffff7d1
   321f8:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   321fc:	andlt	pc, r4, sp, asr #17
   32200:			; <UNDEFINED> instruction: 0xf8cef015
   32204:	andcc	lr, r9, #3620864	; 0x374000
   32208:	strbmi	r4, [r1], -fp, lsr #16
   3220c:	andlt	pc, ip, sp, asr #17
   32210:	andlt	lr, r1, #3358720	; 0x334000
   32214:	bmi	a833fc <strspn@plt+0xa6a9f4>
   32218:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3221c:			; <UNDEFINED> instruction: 0xf8c0f015
   32220:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   32224:			; <UNDEFINED> instruction: 0xf8e2f015
   32228:	svceq	0x0010f1b9
   3222c:	strbmi	sp, [r0], -r8, lsr #1
   32230:			; <UNDEFINED> instruction: 0xf0154f24
   32234:	blmi	9705a8 <strspn@plt+0x957ba0>
   32238:	ldrbtmi	r4, [pc], #-3620	; 32240 <strspn@plt+0x19838>
   3223c:	strcs	r4, [r8], #-1147	; 0xfffffb85
   32240:	stmdals	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   32244:	andseq	pc, r0, #1073741866	; 0x4000002a
   32248:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
   3224c:			; <UNDEFINED> instruction: 0xf8cd3324
   32250:	strls	fp, [r1, -ip]
   32254:	strls	r9, [r2], #-1536	; 0xfffffa00
   32258:			; <UNDEFINED> instruction: 0xf95af001
   3225c:			; <UNDEFINED> instruction: 0xf7e6e790
   32260:	svclt	0x0000e9a8
   32264:	andeq	r0, r9, r0, ror #22
   32268:	andeq	r0, r0, r8, asr #4
   3226c:	andeq	r0, r2, r2, ror fp
   32270:	ldrdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   32274:	andeq	r2, r3, lr, lsl #20
   32278:	andeq	r0, r9, ip, lsr #22
   3227c:	muleq	r0, r4, r3
   32280:	andeq	r4, r5, r2, lsl #19
   32284:	andeq	sp, r2, lr, lsr r0
   32288:	andeq	fp, r2, lr, lsl #24
   3228c:	ldrdeq	r0, [r9], -ip
   32290:	strdeq	r0, [r2], -r4
   32294:	andeq	r2, r3, r8, asr #6
   32298:	andeq	r0, r4, r2, lsr #25
   3229c:	andeq	r0, r0, r8, lsl r2
   322a0:	muleq	r2, r8, lr
   322a4:	andeq	r2, r3, lr, lsr #6
   322a8:	andeq	r0, r0, ip, asr r3
   322ac:	andeq	ip, r2, r6, asr #31
   322b0:			; <UNDEFINED> instruction: 0x000322b2
   322b4:	andeq	r0, r2, r2, lsl sl
   322b8:	andeq	r1, r3, ip, asr #12
   322bc:			; <UNDEFINED> instruction: 0x000322b6
   322c0:	andeq	fp, r2, r6, ror #22
   322c4:	muleq	r8, lr, r8
   322c8:	andeq	r9, r7, r8, asr #4
   322cc:	andeq	r2, r3, r8, asr #5
   322d0:	svcmi	0x00f0e92d
   322d4:	stmhi	sp, {r2, r3, r9, sl, lr}
   322d8:	ldmdbmi	r0!, {r1, r2, r3, r4, r9, sl, lr}
   322dc:	blmi	c5e4f8 <strspn@plt+0xc45af0>
   322e0:	ldrbtmi	r2, [r9], #-3331	; 0xfffff2fd
   322e4:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
   322e8:	andcs	fp, r0, r8, lsl #30
   322ec:	ldrbtmi	r5, [r9], #2251	; 0x8cb
   322f0:	movwls	r6, #14363	; 0x381b
   322f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   322f8:			; <UNDEFINED> instruction: 0xf10dd01e
   322fc:	strcs	r0, [r1, #-779]	; 0xfffffcf5
   32300:	movwcs	r9, #769	; 0x301
   32304:	strmi	r9, [r7], -r0, lsl #10
   32308:			; <UNDEFINED> instruction: 0xf01b4690
   3230c:	ldmiblt	r0!, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   32310:			; <UNDEFINED> instruction: 0xf89d88a3
   32314:	blcc	45a348 <strspn@plt+0x441940>
   32318:	ldmdale	sl, {r1, r2, r4, r6, r8, r9, fp, sp}
   3231c:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
   32320:	eorlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   32324:	svceq	0x0000f1bb
   32328:			; <UNDEFINED> instruction: 0x4638d013
   3232c:	ldrbmi	r4, [r2], -r3, asr #12
   32330:	strls	r4, [r0], -r1, lsr #12
   32334:			; <UNDEFINED> instruction: 0x462847d8
   32338:	blmi	684bb0 <strspn@plt+0x66c1a8>
   3233c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32340:	blls	10c3b0 <strspn@plt+0xf39a8>
   32344:	qsuble	r4, sl, r7
   32348:	pop	{r0, r2, ip, sp, pc}
   3234c:	qsub8mi	r8, r8, r0
   32350:	ldmdami	r7, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   32354:			; <UNDEFINED> instruction: 0xf0154478
   32358:	ldmdbmi	r6, {r0, r3, r6, fp, ip, sp, lr, pc}
   3235c:	movwls	r2, #4864	; 0x1300
   32360:			; <UNDEFINED> instruction: 0x46504a15
   32364:	andmi	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   32368:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3236c:			; <UNDEFINED> instruction: 0xf01e9400
   32370:			; <UNDEFINED> instruction: 0x2e01f9bd
   32374:	ldmdami	r1, {r1, r3, r8, fp, ip, lr, pc}
   32378:			; <UNDEFINED> instruction: 0xf0154478
   3237c:	mrcne	8, 3, APSR_nzcv, cr2, cr7, {1}
   32380:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
   32384:	tstcs	r0, #56, 12	; 0x3800000
   32388:			; <UNDEFINED> instruction: 0xff6ef01a
   3238c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   32390:			; <UNDEFINED> instruction: 0xf82cf015
   32394:	strb	r2, [pc, r1]
   32398:	stmdb	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3239c:	andeq	r0, r9, lr, ror r9
   323a0:	andeq	r0, r0, r8, asr #4
   323a4:	andeq	r0, r9, r2, ror r9
   323a8:	ldrdeq	sp, [r8], -sl
   323ac:	andeq	r0, r9, r4, lsr #18
   323b0:	andeq	r2, r3, ip, lsr r3
   323b4:	muleq	r0, r4, r3
   323b8:	andeq	ip, r2, r2, lsr #28
   323bc:	andeq	r4, r5, ip, asr #14
   323c0:	strdeq	fp, [r2], -sl
   323c4:			; <UNDEFINED> instruction: 0x461cb530
   323c8:	addlt	r8, r5, sp, lsl #17
   323cc:	blmi	bc4888 <strspn@plt+0xbabe80>
   323d0:	ldrbtmi	r2, [r9], #-3344	; 0xfffff2f0
   323d4:	ldrmi	r5, [r1], -fp, asr #17
   323d8:	movwls	r6, #14363	; 0x381b
   323dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   323e0:	ldccs	0, cr13, [r1, #-116]	; 0xffffff8c
   323e4:	andcs	fp, r0, r8, lsl pc
   323e8:	stfcsd	f5, [r3], {36}	; 0x24
   323ec:	blge	e88b8 <strspn@plt+0xcfeb0>
   323f0:	movwls	r2, #4356	; 0x1104
   323f4:	mrsls	r2, LR_irq
   323f8:			; <UNDEFINED> instruction: 0xf962f01b
   323fc:	blls	e0b24 <strspn@plt+0xc811c>
   32400:	bmi	8d640c <strspn@plt+0x8bda04>
   32404:	stmdami	r3!, {r1, r5, r8, fp, lr}
   32408:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3240c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   32410:			; <UNDEFINED> instruction: 0xffc6f014
   32414:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   32418:			; <UNDEFINED> instruction: 0xffe8f014
   3241c:	stccs	0, cr14, [r3], {9}
   32420:	blge	e8870 <strspn@plt+0xcfe68>
   32424:	movwls	r2, #4356	; 0x1104
   32428:	mrsls	r2, LR_irq
   3242c:			; <UNDEFINED> instruction: 0xf948f01b
   32430:	andcs	fp, r1, r0, lsr #3
   32434:	blmi	544ca0 <strspn@plt+0x52c298>
   32438:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3243c:	blls	10c4ac <strspn@plt+0xf3aa4>
   32440:	tstle	ip, sl, asr r0
   32444:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   32448:	strtmi	r4, [r2], -fp, lsr #12
   3244c:			; <UNDEFINED> instruction: 0xff0cf01a
   32450:	strtmi	lr, [r2], -pc, ror #15
   32454:			; <UNDEFINED> instruction: 0xf01a2310
   32458:	strb	pc, [sl, r7, lsl #30]!	; <UNPREDICTABLE>
   3245c:	bmi	45946c <strspn@plt+0x440a64>
   32460:	ldmdami	r1, {r4, r8, fp, lr}
   32464:			; <UNDEFINED> instruction: 0x17e5447a
   32468:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3246c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   32470:			; <UNDEFINED> instruction: 0xff96f014
   32474:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   32478:			; <UNDEFINED> instruction: 0xffb8f014
   3247c:			; <UNDEFINED> instruction: 0xf7e6e7d9
   32480:	svclt	0x0000e898
   32484:	andeq	r0, r9, lr, lsl #17
   32488:	andeq	r0, r0, r8, asr #4
   3248c:	ldrdeq	r2, [r3], -r0
   32490:	andeq	r2, r3, lr, lsl r7
   32494:	strdeq	r0, [r2], -lr
   32498:	andeq	fp, r2, r2, ror r9
   3249c:	andeq	r0, r9, r8, lsr #16
   324a0:	andeq	r9, r5, r8, lsl #31
   324a4:	andeq	r2, r3, r0, asr #13
   324a8:	andeq	r0, r2, sl, ror r7
   324ac:	andeq	fp, r2, r2, lsl r9
   324b0:			; <UNDEFINED> instruction: 0x4604b530
   324b4:	addlt	r8, r5, r0, lsl #16
   324b8:	tstcs	r0, r5, lsl fp
   324bc:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
   324c0:	smlabteq	r0, sp, r9, lr
   324c4:	ldrbtmi	r4, [sl], #-2324	; 0xfffff6ec
   324c8:	movwls	r4, #9752	; 0x2618
   324cc:	cfldrsmi	mvf4, [r3, #-484]	; 0xfffffe1c
   324d0:			; <UNDEFINED> instruction: 0xff66f014
   324d4:	stmdals	r2, {r1, r5, r6, fp, pc}
   324d8:	movwcs	r4, #1149	; 0x47d
   324dc:	stmib	sp, {r1, r8, sl, ip, pc}^
   324e0:	strtmi	r2, [r9], -r0, lsl #6
   324e4:	andls	r4, r3, lr, lsl #20
   324e8:			; <UNDEFINED> instruction: 0xf014447a
   324ec:	stmdavs	r4!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   324f0:	movwcs	r4, #2572	; 0xa0c
   324f4:	ldrdne	lr, [r2], -sp
   324f8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   324fc:			; <UNDEFINED> instruction: 0xf0144300
   32500:	stmdami	r9, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   32504:	andlt	r4, r5, r8, ror r4
   32508:	ldrhtmi	lr, [r0], -sp
   3250c:	svclt	0x006ef014
   32510:	andeq	r0, r2, lr, asr #14
   32514:	andeq	r2, r3, sl, lsl r5
   32518:	andeq	r2, r3, ip, asr r6
   3251c:	andeq	r4, r5, ip, ror #11
   32520:	andeq	r2, r3, r4, lsl #10
   32524:	andeq	r8, r3, r0, asr #2
   32528:	andeq	fp, r2, r4, lsl #17
   3252c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   32530:	ldrbtmi	r4, [ip], #2835	; 0xb13
   32534:	addlt	fp, r9, r0, lsr r5
   32538:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3253c:	ldcmi	13, cr4, [r2], {17}
   32540:	movwls	r6, #30747	; 0x781b
   32544:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32548:	ldrbtmi	r4, [sp], #-1643	; 0xfffff995
   3254c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   32550:	strcs	r5, [r0, #-1024]	; 0xfffffc00
   32554:	stmib	sp, {r0, sl, sp}^
   32558:	stmib	sp, {r1, r8, sl, ip, lr}^
   3255c:	strls	r5, [r6], #-1284	; 0xfffffafc
   32560:	blx	ff7ee56c <strspn@plt+0xff7d5b64>
   32564:	blmi	1c4d90 <strspn@plt+0x1ac388>
   32568:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3256c:	blls	20c5dc <strspn@plt+0x1f3bd4>
   32570:	qaddle	r4, sl, r1
   32574:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   32578:	ldmda	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3257c:	andeq	r0, r9, lr, lsr #14
   32580:	andeq	r0, r0, r8, asr #4
   32584:	andeq	r9, r7, sl, asr #8
   32588:	andeq	r2, r3, r8, lsr #9
   3258c:	strdeq	r0, [r9], -r8
   32590:	bcs	21fa58 <strspn@plt+0x207050>
   32594:	addlt	r4, r9, r2, lsr #24
   32598:	svclt	0x00984b22
   3259c:	ldrbtmi	r2, [ip], #-0
   325a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   325a4:			; <UNDEFINED> instruction: 0xf04f9307
   325a8:	stmdale	r9, {r8, r9}
   325ac:	blmi	784e2c <strspn@plt+0x76c424>
   325b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   325b4:	blls	20c624 <strspn@plt+0x1f3c1c>
   325b8:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   325bc:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   325c0:	strmi	sl, [sl], -r5, lsl #22
   325c4:	stmib	sp, {r3, r8, sp}^
   325c8:	movwcs	r1, #768	; 0x300
   325cc:			; <UNDEFINED> instruction: 0xf878f01b
   325d0:	bllt	243de8 <strspn@plt+0x22b3e0>
   325d4:	ldcmi	8, cr4, [r6, #-84]	; 0xffffffac
   325d8:			; <UNDEFINED> instruction: 0xf0144478
   325dc:	blmi	5b2200 <strspn@plt+0x5997f8>
   325e0:			; <UNDEFINED> instruction: 0x4621447d
   325e4:	strcc	r4, [ip, #-1147]	; 0xfffffb85
   325e8:	ldrmi	r9, [sl], -r3, lsl #6
   325ec:	movwcs	r9, #14341	; 0x3805
   325f0:	strls	r9, [r0, #-1025]	; 0xfffffbff
   325f4:			; <UNDEFINED> instruction: 0xf87af01e
   325f8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   325fc:	mrc2	0, 7, pc, cr6, cr4, {0}
   32600:	stmdals	r6, {r0, r1, r9, fp, ip, pc}
   32604:	movwcs	r4, #13857	; 0x3621
   32608:	strpl	lr, [r0], #-2509	; 0xfffff633
   3260c:			; <UNDEFINED> instruction: 0xf86ef01e
   32610:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   32614:	mcr2	0, 7, pc, cr10, cr4, {0}	; <UNPREDICTABLE>
   32618:	strb	r2, [r7, r1]
   3261c:	svc	0x00c8f7e5
   32620:	andeq	r0, r9, r2, asr #13
   32624:	andeq	r0, r0, r8, asr #4
   32628:			; <UNDEFINED> instruction: 0x000906b0
   3262c:	andeq	r2, r3, ip, lsr #8
   32630:			; <UNDEFINED> instruction: 0x000793b4
   32634:	andeq	r2, r3, ip, lsr #8
   32638:	andeq	r2, r3, sl, lsr #8
   3263c:	andeq	fp, r2, r6, ror r7
   32640:	bcs	a1fb08 <strspn@plt+0xa07100>
   32644:	addslt	r4, r1, pc, lsr #24
   32648:	svclt	0x00984b2f
   3264c:	ldrbtmi	r2, [ip], #-0
   32650:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   32654:			; <UNDEFINED> instruction: 0xf04f930f
   32658:	stmdale	r9, {r8, r9}
   3265c:	blmi	ac4f10 <strspn@plt+0xaac508>
   32660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32664:	blls	40c6d4 <strspn@plt+0x3f3ccc>
   32668:	qdaddle	r4, sl, r8
   3266c:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   32670:	strmi	sl, [sl], -r4, lsl #22
   32674:	stmib	sp, {r3, r5, r8, sp}^
   32678:	movwcs	r1, #768	; 0x300
   3267c:			; <UNDEFINED> instruction: 0xf820f01b
   32680:	teqle	sl, r0, lsl #16
   32684:	andls	r9, r1, r4, lsl #22
   32688:	stmdbmi	r2!, {r0, r5, r9, fp, lr}
   3268c:	ldrbtmi	r4, [sl], #-2082	; 0xfffff7de
   32690:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   32694:			; <UNDEFINED> instruction: 0xf0144478
   32698:	ldmib	sp, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}^
   3269c:	ldmdbmi	pc, {r1, r2, r8, sl, lr}	; <UNPREDICTABLE>
   326a0:	bmi	844724 <strspn@plt+0x82bd1c>
   326a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   326a8:	strmi	lr, [r0, #-2509]	; 0xfffff633
   326ac:	tstls	r3, sl, ror r4
   326b0:			; <UNDEFINED> instruction: 0xf0149002
   326b4:	ldmib	sp, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   326b8:	bmi	703ae0 <strspn@plt+0x6eb0d8>
   326bc:	ldrdeq	lr, [r2, -sp]
   326c0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   326c4:			; <UNDEFINED> instruction: 0xf0144500
   326c8:	ldmib	sp, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   326cc:	bmi	603afc <strspn@plt+0x5eb0f4>
   326d0:	ldrdeq	lr, [r2, -sp]
   326d4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   326d8:			; <UNDEFINED> instruction: 0xf0144500
   326dc:	ldmib	sp, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   326e0:	bmi	503b18 <strspn@plt+0x4eb110>
   326e4:	ldrdeq	lr, [r2, -sp]
   326e8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   326ec:			; <UNDEFINED> instruction: 0xf0144500
   326f0:	ldmdami	r0, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   326f4:			; <UNDEFINED> instruction: 0xf0144478
   326f8:	andcs	pc, r1, r9, ror lr	; <UNPREDICTABLE>
   326fc:			; <UNDEFINED> instruction: 0xf7e5e7ae
   32700:	svclt	0x0000ef58
   32704:	andeq	r0, r9, r2, lsl r6
   32708:	andeq	r0, r0, r8, asr #4
   3270c:	andeq	r0, r9, r0, lsl #12
   32710:	andeq	r2, r3, sl, lsr #7
   32714:	muleq	r3, r6, r4
   32718:	andeq	r0, r2, r8, ror r5
   3271c:	andeq	r4, r5, r0, lsr #8
   32720:	andeq	r0, r2, lr, lsr #10
   32724:	muleq	r3, r4, r3
   32728:	andeq	r2, r3, ip, lsl #7
   3272c:	andeq	r2, r3, r0, lsl #7
   32730:	andeq	r2, r3, r4, ror r3
   32734:	muleq	r2, r4, r6
   32738:	bcs	131ff00 <strspn@plt+0x13074f8>
   3273c:	addslt	r4, r9, r4, ror #24
   32740:	svclt	0x00984b64
   32744:	ldrbtmi	r2, [ip], #-0
   32748:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3274c:			; <UNDEFINED> instruction: 0xf04f9317
   32750:	stmdale	sl, {r8, r9}
   32754:	blmi	18050dc <strspn@plt+0x17ec6d4>
   32758:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3275c:	blls	60c7cc <strspn@plt+0x5f3dc4>
   32760:			; <UNDEFINED> instruction: 0xf040405a
   32764:	ldrhlt	r8, [r9], -r2
   32768:	blge	161f30 <strspn@plt+0x149528>
   3276c:	cmpcs	ip, sl, lsl #12
   32770:	movwne	lr, #2509	; 0x9cd
   32774:			; <UNDEFINED> instruction: 0xf01a2300
   32778:	strmi	pc, [r5], -r3, lsr #31
   3277c:			; <UNDEFINED> instruction: 0xf0402800
   32780:	blls	152a10 <strspn@plt+0x13a008>
   32784:	ldmdami	r5, {r8, r9, sl, sp}^
   32788:	ldmdbmi	r6, {r0, r2, r4, r6, r9, fp, lr}^
   3278c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   32790:	andpl	lr, r1, sp, asr #19
   32794:	movwls	r4, #1145	; 0x479
   32798:			; <UNDEFINED> instruction: 0xf0144c53
   3279c:	blls	1b1fa8 <strspn@plt+0x1995a0>
   327a0:	bmi	14c3998 <strspn@plt+0x14aaf90>
   327a4:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   327a8:	strls	r4, [r1, #-1569]	; 0xfffff9df
   327ac:			; <UNDEFINED> instruction: 0xf0149300
   327b0:	blls	1f1f94 <strspn@plt+0x1d958c>
   327b4:	strtmi	r4, [r1], -lr, asr #20
   327b8:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   327bc:	movwls	r9, #1281	; 0x501
   327c0:	stc2l	0, cr15, [lr, #80]!	; 0x50
   327c4:	bmi	13193e8 <strspn@plt+0x13009e0>
   327c8:	stmdals	r2, {r0, r5, r9, sl, lr}
   327cc:	strls	r4, [r1, #-1146]	; 0xfffffb86
   327d0:			; <UNDEFINED> instruction: 0xf0149300
   327d4:	blmi	1271f70 <strspn@plt+0x1259568>
   327d8:	strtmi	r4, [r1], -r8, asr #20
   327dc:	movwls	r4, #9339	; 0x247b
   327e0:	cfstrdmi	mvd4, [r7, #-488]	; 0xfffffe18
   327e4:			; <UNDEFINED> instruction: 0xf0144618
   327e8:	stmdage	r8, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   327ec:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   327f0:	strtmi	r4, [r1], -r4, asr #20
   327f4:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   327f8:			; <UNDEFINED> instruction: 0xf014447d
   327fc:	stmdage	sl, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   32800:	mrc2	7, 2, pc, cr6, cr15, {7}
   32804:	strtmi	r4, [r1], -r0, asr #20
   32808:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   3280c:	stc2l	0, cr15, [r8, #80]	; 0x50
   32810:			; <UNDEFINED> instruction: 0xf7ffa80c
   32814:	bmi	fb2150 <strspn@plt+0xf99748>
   32818:	stmdals	r2, {r0, r5, r9, sl, lr}
   3281c:			; <UNDEFINED> instruction: 0xf014447a
   32820:	stmdage	lr, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   32824:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   32828:	umaalcs	pc, r0, sp, r8	; <UNPREDICTABLE>
   3282c:	strtmi	r2, [r1], -r0, lsl #6
   32830:	strls	r4, [r3, #-1576]	; 0xfffff9d8
   32834:	movwcs	lr, #2509	; 0x9cd
   32838:	bmi	d7b448 <strspn@plt+0xd62a40>
   3283c:			; <UNDEFINED> instruction: 0xf014447a
   32840:			; <UNDEFINED> instruction: 0xf89dfdaf
   32844:	movwcs	r2, #65	; 0x41
   32848:	strtmi	r9, [r1], -r3, lsl #16
   3284c:	movwcs	lr, #2509	; 0x9cd
   32850:	bmi	c3b460 <strspn@plt+0xc22a58>
   32854:			; <UNDEFINED> instruction: 0xf014447a
   32858:			; <UNDEFINED> instruction: 0xf89dfda3
   3285c:	movwcs	r2, #66	; 0x42
   32860:	strtmi	r9, [r1], -r3, lsl #16
   32864:	movwcs	lr, #2509	; 0x9cd
   32868:	bmi	afb478 <strspn@plt+0xae2a70>
   3286c:			; <UNDEFINED> instruction: 0xf014447a
   32870:			; <UNDEFINED> instruction: 0xf89dfd97
   32874:	bmi	a8a988 <strspn@plt+0xa71f80>
   32878:	stmdals	r3, {r1, r8, r9, sp}
   3287c:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   32880:	strvs	lr, [r0, -sp, asr #19]
   32884:	stc2	0, cr15, [ip, #80]	; 0x50
   32888:	strtmi	r4, [r1], -r5, lsr #20
   3288c:	ldrbtmi	r9, [sl], #-2050	; 0xfffff7fe
   32890:	stc2	0, cr15, [r6, #80]	; 0x50
   32894:			; <UNDEFINED> instruction: 0xf7ffa811
   32898:	bmi	8f20cc <strspn@plt+0x8d96c4>
   3289c:	stmdals	r2, {r0, r5, r9, sl, lr}
   328a0:			; <UNDEFINED> instruction: 0xf014447a
   328a4:	ldmdage	r3, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   328a8:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   328ac:	stmdals	r2, {r1, r2, r3, r4, r9, fp, lr}
   328b0:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   328b4:	ldc2l	0, cr15, [r4, #-80]!	; 0xffffffb0
   328b8:			; <UNDEFINED> instruction: 0xf7ffa815
   328bc:	ldmdami	fp, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   328c0:			; <UNDEFINED> instruction: 0xf0144478
   328c4:	mulcs	r1, r3, sp
   328c8:			; <UNDEFINED> instruction: 0xf7e5e744
   328cc:	svclt	0x0000ee72
   328d0:	andeq	r0, r9, sl, lsl r5
   328d4:	andeq	r0, r0, r8, asr #4
   328d8:	andeq	r0, r9, r8, lsl #10
   328dc:	andeq	r0, r2, r0, lsl #9
   328e0:	andeq	r2, r3, r6, asr #5
   328e4:	muleq	r3, r4, r3
   328e8:	andeq	r4, r5, r4, lsr #6
   328ec:	andeq	r2, r3, r2, asr #5
   328f0:			; <UNDEFINED> instruction: 0x000322ba
   328f4:			; <UNDEFINED> instruction: 0x000322b4
   328f8:	andeq	r0, r2, r0, lsr #9
   328fc:			; <UNDEFINED> instruction: 0x000322b0
   32900:	andeq	r2, r3, r8, asr #5
   32904:	andeq	r2, r3, r2, lsr #5
   32908:	muleq	r3, r6, r2
   3290c:	andeq	r2, r3, ip, lsl #5
   32910:	andeq	r2, r3, r4, ror r2
   32914:	andeq	r2, r3, ip, ror r2
   32918:	andeq	r2, r3, r8, ror r2
   3291c:	andeq	r2, r3, r6, ror r2
   32920:	andeq	r2, r3, sl, ror r2
   32924:	andeq	r2, r3, r0, ror r2
   32928:	andeq	r2, r3, r6, ror #4
   3292c:	andeq	fp, r2, r8, asr #9
   32930:	bcs	fe4e00f8 <strspn@plt+0xfe4c76f0>
   32934:	adclt	r4, r9, pc, lsr ip
   32938:	svclt	0x00984b3f
   3293c:	ldrbtmi	r2, [ip], #-0
   32940:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   32944:			; <UNDEFINED> instruction: 0xf04f9327
   32948:	stmdale	r9, {r8, r9}
   3294c:	blmi	ec5240 <strspn@plt+0xeac838>
   32950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32954:	blls	a0c9c4 <strspn@plt+0x9f3fbc>
   32958:	qdsuble	r4, sl, r8
   3295c:	ldcllt	0, cr11, [r0, #164]!	; 0xa4
   32960:	strmi	sl, [sl], -r2, lsl #22
   32964:	stmib	sp, {r0, r1, r4, r7, r8, sp}^
   32968:	movwcs	r1, #768	; 0x300
   3296c:	mcr2	0, 5, pc, cr8, cr10, {0}	; <UNPREDICTABLE>
   32970:	stmdacs	r0, {r2, r9, sl, lr}
   32974:	ldmdami	r2!, {r0, r3, r4, r6, r8, ip, lr, pc}
   32978:	ldrbtmi	r4, [r8], #-3890	; 0xfffff0ce
   3297c:			; <UNDEFINED> instruction: 0xf0144e32
   32980:			; <UNDEFINED> instruction: 0xf89dfd35
   32984:	movwcs	r2, #8
   32988:	ldmdbmi	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3298c:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   32990:	ldrtmi	r2, [r8], -r0, lsl #6
   32994:	ldrbtmi	r4, [r9], #-2606	; 0xfffff5d2
   32998:	ldrbtmi	r4, [sl], #-3374	; 0xfffff2d2
   3299c:	stc2	0, cr15, [r0, #-80]	; 0xffffffb0
   329a0:	bmi	b83b9c <strspn@plt+0xb6b194>
   329a4:			; <UNDEFINED> instruction: 0x46284631
   329a8:			; <UNDEFINED> instruction: 0xf014447a
   329ac:	strdcs	pc, [r0, #-201]	; 0xffffff37
   329b0:	andeq	pc, r9, sp, lsl #2
   329b4:	blx	ffceea26 <strspn@plt+0xffcd601e>
   329b8:	umaalcs	pc, r9, sp, r8	; <UNPREDICTABLE>
   329bc:	ldrtmi	r2, [r8], -r0, lsl #6
   329c0:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   329c4:	bmi	97b5cc <strspn@plt+0x962bc4>
   329c8:			; <UNDEFINED> instruction: 0xf014447a
   329cc:	bmi	971d78 <strspn@plt+0x959370>
   329d0:			; <UNDEFINED> instruction: 0x46284631
   329d4:			; <UNDEFINED> instruction: 0xf014447a
   329d8:	msrcs	CPSR_f, r3, ror #25
   329dc:	subeq	pc, sl, sp, lsl #2
   329e0:	blx	ff76ea52 <strspn@plt+0xff75604a>
   329e4:			; <UNDEFINED> instruction: 0x46314a1f
   329e8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   329ec:	ldc2l	0, cr15, [r8], {20}
   329f0:			; <UNDEFINED> instruction: 0xf10d2128
   329f4:			; <UNDEFINED> instruction: 0xf01a0072
   329f8:	bmi	731944 <strspn@plt+0x718f3c>
   329fc:			; <UNDEFINED> instruction: 0x4628491b
   32a00:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   32a04:	stc2l	0, cr15, [ip], {20}
   32a08:	bmi	6c4e74 <strspn@plt+0x6ac46c>
   32a0c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   32a10:	umullseq	pc, sl, sp, r8	; <UNPREDICTABLE>
   32a14:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
   32a18:	mrscs	r9, (UNDEF: 16)
   32a1c:			; <UNDEFINED> instruction: 0xf01d9401
   32a20:	ldmdami	r5, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   32a24:			; <UNDEFINED> instruction: 0xf0144478
   32a28:	andcs	pc, r1, r1, ror #25
   32a2c:			; <UNDEFINED> instruction: 0xf7e5e78e
   32a30:	svclt	0x0000edc0
   32a34:	andeq	r0, r9, r2, lsr #6
   32a38:	andeq	r0, r0, r8, asr #4
   32a3c:	andeq	r0, r9, r0, lsl r3
   32a40:	andeq	r2, r3, r6, lsr #3
   32a44:	andeq	r0, r2, r4, lsl #5
   32a48:	andeq	r4, r5, r8, lsr r1
   32a4c:			; <UNDEFINED> instruction: 0x000404b6
   32a50:	muleq	r3, r2, r1
   32a54:	ldrdeq	r0, [r2], -ip
   32a58:	andeq	r2, r3, ip, lsl #3
   32a5c:	andeq	r2, r3, r4, ror r1
   32a60:	andeq	r0, r5, r4, lsr #8
   32a64:	andeq	r2, r3, r6, asr r0
   32a68:	andeq	r2, r3, r4, asr #2
   32a6c:			; <UNDEFINED> instruction: 0x000277b6
   32a70:	andeq	r8, r7, r6, lsl #31
   32a74:	andeq	r2, r3, r6, lsr r1
   32a78:	andeq	fp, r2, r4, ror #6
   32a7c:	ldrbmi	lr, [r0, #2349]!	; 0x92d
   32a80:	ldcmi	6, cr4, [sl, #-124]!	; 0xffffff84
   32a84:	blmi	edecd0 <strspn@plt+0xec62c8>
   32a88:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
   32a8c:	ldrdhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   32a90:	tstcs	r0, r4, lsr r2
   32a94:	strmi	r5, [r6], -fp, ror #17
   32a98:	ldrbtmi	sl, [r8], #2050	; 0x802
   32a9c:	movwls	r6, #63515	; 0xf81b
   32aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32aa4:	cdp	7, 13, cr15, cr6, cr5, {7}
   32aa8:			; <UNDEFINED> instruction: 0x46404a33
   32aac:	strcs	r4, [r0, #-2355]	; 0xfffff6cd
   32ab0:			; <UNDEFINED> instruction: 0xf88d447a
   32ab4:	ldrbtmi	r4, [r9], #-8
   32ab8:			; <UNDEFINED> instruction: 0xf0144c31
   32abc:	bmi	cb1c88 <strspn@plt+0xc99280>
   32ac0:	strtmi	r9, [fp], -r1, lsl #10
   32ac4:			; <UNDEFINED> instruction: 0xf8df447a
   32ac8:	smlabtcs	r0, r0, r0, sl
   32acc:	muleq	r8, sp, r8
   32ad0:	ldrbtmi	r5, [sl], #2322	; 0x912
   32ad4:	bmi	b972dc <strspn@plt+0xb7e8d4>
   32ad8:			; <UNDEFINED> instruction: 0xf01d447a
   32adc:	ldrbmi	pc, [r0], -r7, lsl #28	; <UNPREDICTABLE>
   32ae0:	stc2	0, cr15, [r4], {20}
   32ae4:	blcs	d1974c <strspn@plt+0xd00d44>
   32ae8:			; <UNDEFINED> instruction: 0xf10dd91a
   32aec:	ldfnee	f0, [sl], #-36	; 0xffffffdc
   32af0:	strtmi	r9, [fp], -r1, lsl #2
   32af4:			; <UNDEFINED> instruction: 0x46302133
   32af8:			; <UNDEFINED> instruction: 0xf01a9100
   32afc:	strmi	pc, [r4], -r1, ror #27
   32b00:	stmdami	r3!, {r3, r4, r7, r8, ip, sp, pc}
   32b04:			; <UNDEFINED> instruction: 0xf0144478
   32b08:	bmi	8f1cd4 <strspn@plt+0x8d92cc>
   32b0c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   32b10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   32b14:	subsmi	r9, sl, pc, lsl #22
   32b18:	andslt	sp, r1, r6, lsr #2
   32b1c:	ldrbhi	lr, [r0, #2237]!	; 0x8bd
   32b20:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   32b24:	stc2l	0, cr15, [r2], #-80	; 0xffffffb0
   32b28:	bmi	76cadc <strspn@plt+0x7540d4>
   32b2c:	ldmdbmi	ip, {r6, r9, sl, lr}
   32b30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   32b34:	ldc2	0, cr15, [r4], #-80	; 0xffffffb0
   32b38:	bmi	704fa8 <strspn@plt+0x6ec5a0>
   32b3c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   32b40:	muleq	fp, sp, r8
   32b44:	ldrbtmi	r3, [sl], #-292	; 0xfffffedc
   32b48:	mrscs	r9, (UNDEF: 16)
   32b4c:			; <UNDEFINED> instruction: 0xf01e9401
   32b50:	bmi	5f1cd4 <strspn@plt+0x5d92cc>
   32b54:			; <UNDEFINED> instruction: 0x46404651
   32b58:			; <UNDEFINED> instruction: 0xf014447a
   32b5c:	stmdage	r3, {r0, r5, sl, fp, ip, sp, lr, pc}
   32b60:			; <UNDEFINED> instruction: 0xf7fd2102
   32b64:	strb	pc, [ip, r5, lsr #31]	; <UNPREDICTABLE>
   32b68:	stc	7, cr15, [r2, #-916]!	; 0xfffffc6c
   32b6c:	ldrdeq	r0, [r9], -r6
   32b70:	andeq	r0, r0, r8, asr #4
   32b74:	andeq	r0, r2, r2, ror #3
   32b78:	andeq	r2, r3, r4, lsr #1
   32b7c:	andeq	r2, r3, r2, ror r0
   32b80:	muleq	r0, r4, r3
   32b84:	muleq	r9, ip, r1
   32b88:	strdeq	r3, [r5], -r2
   32b8c:			; <UNDEFINED> instruction: 0x0002c6b4
   32b90:	andeq	fp, r2, r4, lsl #5
   32b94:	andeq	r0, r9, r2, asr r1
   32b98:	andeq	r0, r2, sl, ror #12
   32b9c:	andeq	r2, r3, r0, lsr r0
   32ba0:	andeq	r0, r4, sl, lsl r3
   32ba4:	andeq	r8, r7, r6, asr lr
   32ba8:	andeq	r2, r3, r6, lsr #32
   32bac:	andeq	fp, r3, ip, asr #4
   32bb0:	svcmi	0x00f0e92d
   32bb4:	stclmi	6, cr4, [r4, #-124]!	; 0xffffff84
   32bb8:	blmi	195ee1c <strspn@plt+0x1946414>
   32bbc:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
   32bc0:	ldrdlt	pc, [ip, pc]
   32bc4:	tstcs	r0, r0, asr #4
   32bc8:	strmi	r5, [r6], -fp, ror #17
   32bcc:			; <UNDEFINED> instruction: 0xf8dda804
   32bd0:	ldmdavs	fp, {r7, pc}
   32bd4:			; <UNDEFINED> instruction: 0xf04f9315
   32bd8:	ldrbtmi	r0, [fp], #768	; 0x300
   32bdc:	cdp	7, 3, cr15, cr10, cr5, {7}
   32be0:	ldmdbmi	sp, {r2, r3, r4, r6, r9, fp, lr}^
   32be4:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   32be8:	andsmi	pc, r0, sp, lsl #17
   32bec:	cfldrdmi	mvd4, [fp], {121}	; 0x79
   32bf0:	blx	ff5eec4a <strspn@plt+0xff5d6242>
   32bf4:			; <UNDEFINED> instruction: 0xf04f4a5a
   32bf8:			; <UNDEFINED> instruction: 0xf8cd0900
   32bfc:	ldrbtmi	r9, [sl], #-4
   32c00:			; <UNDEFINED> instruction: 0x464b4d58
   32c04:	ldmdbpl	r2, {r8, sp}
   32c08:			; <UNDEFINED> instruction: 0xf89d447d
   32c0c:	andls	r0, r0, #16
   32c10:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
   32c14:	stc2l	0, cr15, [sl, #-116]!	; 0xffffff8c
   32c18:			; <UNDEFINED> instruction: 0xf0144628
   32c1c:			; <UNDEFINED> instruction: 0xf1b8fbe7
   32c20:	ldmdble	sl, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp}
   32c24:	andseq	pc, r1, #1073741827	; 0x40000003
   32c28:			; <UNDEFINED> instruction: 0x464b213f
   32c2c:	andne	lr, r0, #3358720	; 0x334000
   32c30:	ldclne	6, cr4, [sl], #-192	; 0xffffff40
   32c34:	stc2l	0, cr15, [r4, #-104]	; 0xffffff98
   32c38:	orrslt	r4, r8, r4, lsl #12
   32c3c:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   32c40:	blx	ff56ec9a <strspn@plt+0xff556292>
   32c44:	blmi	1085574 <strspn@plt+0x106cb6c>
   32c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32c4c:	blls	58ccbc <strspn@plt+0x5742b4>
   32c50:	cmnle	r7, sl, asr r0
   32c54:	pop	{r0, r1, r2, r4, ip, sp, pc}
   32c58:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   32c5c:			; <UNDEFINED> instruction: 0xf0144478
   32c60:	strb	pc, [fp, r5, asr #23]!	; <UNPREDICTABLE>
   32c64:			; <UNDEFINED> instruction: 0xa110f8df
   32c68:	bmi	11445d0 <strspn@plt+0x112bbc8>
   32c6c:	ldrbtmi	r4, [sl], #2372	; 0x944
   32c70:			; <UNDEFINED> instruction: 0xf8df447a
   32c74:	ldrbtmi	r9, [r9], #-272	; 0xfffffef0
   32c78:	blx	fe4eecd2 <strspn@plt+0xfe4d62ca>
   32c7c:	eorseq	pc, r0, #-2147483646	; 0x80000002
   32c80:	strtmi	r9, [r3], -r0, lsl #4
   32c84:	tstcs	r0, r0, asr #20
   32c88:	mulseq	r1, sp, r8
   32c8c:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
   32c90:			; <UNDEFINED> instruction: 0xf01d9401
   32c94:	bmi	fb2148 <strspn@plt+0xf99740>
   32c98:			; <UNDEFINED> instruction: 0x46294658
   32c9c:			; <UNDEFINED> instruction: 0xf014447a
   32ca0:			; <UNDEFINED> instruction: 0xf10afb7f
   32ca4:	andls	r0, r0, #60, 4	; 0xc0000003
   32ca8:	bmi	e8453c <strspn@plt+0xe6bb34>
   32cac:			; <UNDEFINED> instruction: 0xf89d2100
   32cb0:	ldrbtmi	r0, [sl], #-18	; 0xffffffee
   32cb4:			; <UNDEFINED> instruction: 0xf01d9401
   32cb8:			; <UNDEFINED> instruction: 0xf89dfd19
   32cbc:	movwcs	r2, #19
   32cc0:	strtmi	r4, [r9], -r8, asr #12
   32cc4:	movwcs	lr, #2509	; 0x9cd
   32cc8:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
   32ccc:	blx	1a6ed26 <strspn@plt+0x1a5631e>
   32cd0:			; <UNDEFINED> instruction: 0x46584a31
   32cd4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   32cd8:	blx	18eed32 <strspn@plt+0x18d632a>
   32cdc:	tstcs	r2, r5, lsl #16
   32ce0:	mcr2	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   32ce4:	bmi	b99930 <strspn@plt+0xb80f28>
   32ce8:	strtmi	r4, [r9], -r8, asr #12
   32cec:	movwls	r9, #1025	; 0x401
   32cf0:			; <UNDEFINED> instruction: 0xf014447a
   32cf4:	ldmib	sp, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   32cf8:	bmi	aa1d48 <strspn@plt+0xa89340>
   32cfc:	strtmi	r4, [r9], -r8, asr #12
   32d00:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   32d04:			; <UNDEFINED> instruction: 0xf014bc00
   32d08:	stmdami	r6!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   32d0c:			; <UNDEFINED> instruction: 0xf0144478
   32d10:			; <UNDEFINED> instruction: 0xf1b8fb6d
   32d14:	addsle	r0, r5, r0, asr #30
   32d18:			; <UNDEFINED> instruction: 0xf0144628
   32d1c:	blmi	8f1ac0 <strspn@plt+0x8d90b8>
   32d20:			; <UNDEFINED> instruction: 0xf1a89403
   32d24:	ldrbtmi	r0, [fp], #-576	; 0xfffffdc0
   32d28:	movwls	r2, #1030	; 0x406
   32d2c:	cmpeq	r0, r7, lsl #2	; <UNPREDICTABLE>
   32d30:	cmpeq	r4, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
   32d34:	stmib	sp, {r4, r5, r9, sl, lr}^
   32d38:			; <UNDEFINED> instruction: 0xf10a3401
   32d3c:			; <UNDEFINED> instruction: 0xf0000348
   32d40:	ldrb	pc, [pc, -r7, ror #23]!	; <UNPREDICTABLE>
   32d44:	ldc	7, cr15, [r4], #-916	; 0xfffffc6c
   32d48:	andeq	r0, r9, r2, lsr #1
   32d4c:	andeq	r0, r0, r8, asr #4
   32d50:	andeq	r0, r2, r2, lsr #1
   32d54:	andeq	r1, r3, lr, ror #30
   32d58:	andeq	r1, r3, ip, lsr pc
   32d5c:	muleq	r0, r4, r3
   32d60:	andeq	r0, r9, r2, rrx
   32d64:			; <UNDEFINED> instruction: 0x00053ebc
   32d68:	andeq	ip, r2, sl, ror r5
   32d6c:	andeq	fp, r2, sl, asr #2
   32d70:	andeq	r0, r9, r8, lsl r0
   32d74:	andeq	r0, r2, r0, lsr r5
   32d78:	andeq	r8, r7, r6, lsr #26
   32d7c:	andeq	r1, r3, r0, lsl pc
   32d80:	ldrdeq	r0, [r4], -r6
   32d84:	andeq	pc, r1, r0, lsl #31
   32d88:			; <UNDEFINED> instruction: 0x00031ebe
   32d8c:	strdeq	r1, [r3], -r0
   32d90:	andeq	r1, r3, sl, ror #29
   32d94:	andeq	r1, r3, r6, ror #29
   32d98:	andeq	fp, r3, lr, asr #1
   32d9c:	ldrdeq	r1, [r3], -r0
   32da0:	andeq	r1, r3, ip, asr #29
   32da4:	andeq	fp, r2, ip, ror r0
   32da8:			; <UNDEFINED> instruction: 0x00031eb2
   32dac:	svcmi	0x00f0e92d
   32db0:	stclmi	6, cr4, [r9, #-120]	; 0xffffff88
   32db4:	blmi	12845ec <strspn@plt+0x126bbe4>
   32db8:	ldrbtmi	fp, [sp], #-133	; 0xffffff7b
   32dbc:			; <UNDEFINED> instruction: 0xf8df8889
   32dc0:	stmiapl	fp!, {r5, r8, ip, sp, pc}^
   32dc4:	ldrbtmi	r2, [fp], #2307	; 0x903
   32dc8:	movwls	r6, #14363	; 0x381b
   32dcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32dd0:	andcs	fp, r0, r8, lsl #30
   32dd4:			; <UNDEFINED> instruction: 0xf10dd02b
   32dd8:	strcs	r0, [r1, #-779]	; 0xfffffcf5
   32ddc:	movwcs	r9, #769	; 0x301
   32de0:	strmi	r9, [r7], -r0, lsl #10
   32de4:			; <UNDEFINED> instruction: 0xf01a4690
   32de8:	strmi	pc, [r1], fp, ror #24
   32dec:			; <UNDEFINED> instruction: 0xf1b94628
   32df0:	tstle	ip, r0, lsl #30
   32df4:	mulge	fp, sp, r8
   32df8:	svceq	0x002bf1ba
   32dfc:	adcmi	sp, lr, #3735552	; 0x390000
   32e00:	blmi	e69288 <strspn@plt+0xe50880>
   32e04:	ldrbtmi	r8, [fp], #-2273	; 0xfffff71f
   32e08:	sbceq	lr, sl, #3072	; 0xc00
   32e0c:	svceq	0x0001f011
   32e10:	eorsls	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   32e14:	svclt	0x00086853
   32e18:			; <UNDEFINED> instruction: 0xf1b94699
   32e1c:	suble	r0, r7, r0, lsl #30
   32e20:			; <UNDEFINED> instruction: 0x46434638
   32e24:			; <UNDEFINED> instruction: 0x46214652
   32e28:	strbmi	r9, [r8, r0, lsl #12]
   32e2c:	bmi	bc46d4 <strspn@plt+0xbabccc>
   32e30:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   32e34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   32e38:	subsmi	r9, sl, r3, lsl #22
   32e3c:	andlt	sp, r5, sl, asr #2
   32e40:	svchi	0x00f0e8bd
   32e44:	stcmi	8, cr4, [sl], #-164	; 0xffffff5c
   32e48:			; <UNDEFINED> instruction: 0xf0144478
   32e4c:			; <UNDEFINED> instruction: 0xf8cdfacf
   32e50:			; <UNDEFINED> instruction: 0xf85b9004
   32e54:	strbmi	r4, [fp], -r4
   32e58:	ldrbmi	r4, [r0], -r6, lsr #20
   32e5c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   32e60:			; <UNDEFINED> instruction: 0xf01d9400
   32e64:	stmdami	r4!, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
   32e68:			; <UNDEFINED> instruction: 0xf0144478
   32e6c:			; <UNDEFINED> instruction: 0x2001fabf
   32e70:	stmdami	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   32e74:			; <UNDEFINED> instruction: 0xf0144478
   32e78:	ldmdbmi	sp, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   32e7c:	andls	pc, r4, sp, asr #17
   32e80:	bmi	8047b4 <strspn@plt+0x7ebdac>
   32e84:			; <UNDEFINED> instruction: 0xf85b4650
   32e88:	tstcs	r0, r1
   32e8c:	strls	r4, [r0], #-1146	; 0xfffffb86
   32e90:	stc2	0, cr15, [ip], #-116	; 0xffffff8c
   32e94:	stmible	r6!, {r0, r9, sl, fp, sp}^
   32e98:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   32e9c:	blx	fe9eeef4 <strspn@plt+0xfe9d64ec>
   32ea0:			; <UNDEFINED> instruction: 0xf1081e72
   32ea4:	ldrtmi	r0, [r8], -r1, lsl #2
   32ea8:			; <UNDEFINED> instruction: 0xf01a2310
   32eac:			; <UNDEFINED> instruction: 0xe7daf9dd
   32eb0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   32eb4:	blx	fe6eef0c <strspn@plt+0xfe6d6504>
   32eb8:			; <UNDEFINED> instruction: 0xf8cd490d
   32ebc:	strbmi	r9, [fp], -r4
   32ec0:			; <UNDEFINED> instruction: 0x46504a12
   32ec4:	andmi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   32ec8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   32ecc:			; <UNDEFINED> instruction: 0xf01d9400
   32ed0:	strb	pc, [r1, sp, lsl #24]!	; <UNPREDICTABLE>
   32ed4:	bl	1b70e70 <strspn@plt+0x1b58468>
   32ed8:	andeq	pc, r8, r6, lsr #29
   32edc:	andeq	r0, r0, r8, asr #4
   32ee0:	muleq	r8, sl, lr
   32ee4:	andeq	ip, r8, lr, asr #28
   32ee8:	andeq	pc, r8, lr, lsr #28
   32eec:	andeq	r1, r3, r8, asr #16
   32ef0:	muleq	r0, r4, r3
   32ef4:	andeq	ip, r2, lr, lsr #6
   32ef8:	andeq	sl, r2, r0, lsr #30
   32efc:	andeq	r1, r3, ip, lsl r8
   32f00:	andeq	ip, r2, r0, lsl #6
   32f04:	andeq	r3, r5, sl, lsr #24
   32f08:	ldrdeq	r1, [r3], -lr
   32f0c:	andeq	ip, r2, r2, asr #5
   32f10:	stmdavs	r9, {r0, r1, fp, lr}
   32f14:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   32f18:	blx	10eef70 <strspn@plt+0x10d6568>
   32f1c:	stclt	0, cr2, [r8, #-4]
   32f20:	andeq	r0, r4, ip, ror r5
   32f24:	addlt	fp, r3, r0, lsl #10
   32f28:	strmi	r9, [sl], -r0, lsl #4
   32f2c:	movwcs	r9, #769	; 0x301
   32f30:	blx	fe56efa2 <strspn@plt+0xfe55659a>
   32f34:			; <UNDEFINED> instruction: 0xf85db003
   32f38:	svclt	0x0000fb04
   32f3c:	bcs	120404 <strspn@plt+0x1079fc>
   32f40:	addlt	r4, fp, r4, lsl ip
   32f44:	svclt	0x00984b14
   32f48:	ldrbtmi	r2, [ip], #-0
   32f4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   32f50:			; <UNDEFINED> instruction: 0xf04f9309
   32f54:	ldmdble	r1, {r8, r9}
   32f58:	strcs	r4, [r0], #-3344	; 0xfffff2f0
   32f5c:	ldmeq	r2, {r4, r8, r9, fp, lr}
   32f60:	strls	r4, [r6], #-1149	; 0xfffffb83
   32f64:	strls	r4, [r2, #-1147]	; 0xfffffb85
   32f68:	strcs	r9, [r4, #-769]	; 0xfffffcff
   32f6c:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
   32f70:	strls	r4, [r3], #-1028	; 0xfffffbfc
   32f74:			; <UNDEFINED> instruction: 0xf01a9500
   32f78:	strdcs	pc, [r1], -r9
   32f7c:	blmi	1c57a8 <strspn@plt+0x1acda0>
   32f80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32f84:	blls	28cff4 <strspn@plt+0x2745ec>
   32f88:	qaddle	r4, sl, r1
   32f8c:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   32f90:	bl	3f0f2c <strspn@plt+0x3d8524>
   32f94:	andeq	pc, r8, r6, lsl sp	; <UNPREDICTABLE>
   32f98:	andeq	r0, r0, r8, asr #4
   32f9c:			; <UNDEFINED> instruction: 0xffffffad
   32fa0:			; <UNDEFINED> instruction: 0xffffffbd
   32fa4:	andeq	pc, r8, r0, ror #25
   32fa8:	bcs	2203f0 <strspn@plt+0x2079e8>
   32fac:	addlt	r4, r8, pc, lsl ip
   32fb0:	svclt	0x00984b1f
   32fb4:	ldrbtmi	r2, [ip], #-0
   32fb8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   32fbc:			; <UNDEFINED> instruction: 0xf04f9307
   32fc0:	stmdale	r9, {r8, r9}
   32fc4:	blmi	6c5838 <strspn@plt+0x6ace30>
   32fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32fcc:	blls	20d03c <strspn@plt+0x1f4634>
   32fd0:	qsuble	r4, sl, r8
   32fd4:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   32fd8:	strmi	sl, [sl], -r5, lsl #22
   32fdc:	stmib	sp, {r3, r8, sp}^
   32fe0:	movwcs	r1, #768	; 0x300
   32fe4:	blx	1b6f056 <strspn@plt+0x1b5664e>
   32fe8:	ldmiblt	r0, {r2, r9, sl, lr}^
   32fec:	blls	18583c <strspn@plt+0x16ce34>
   32ff0:	andls	r4, r1, sl, ror r4
   32ff4:	ldrmi	r9, [r0], -r3, lsl #4
   32ff8:	bmi	485440 <strspn@plt+0x46ca38>
   32ffc:	movwls	r4, #1145	; 0x479
   33000:			; <UNDEFINED> instruction: 0xf014447a
   33004:	blls	1f1740 <strspn@plt+0x1d8d38>
   33008:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   3300c:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   33010:	strls	r4, [r1], #-1145	; 0xfffffb87
   33014:			; <UNDEFINED> instruction: 0xf0149300
   33018:	stmdami	ip, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
   3301c:			; <UNDEFINED> instruction: 0xf0144478
   33020:	andcs	pc, r1, r5, ror #19
   33024:			; <UNDEFINED> instruction: 0xf7e5e7ce
   33028:	svclt	0x0000eac4
   3302c:	andeq	pc, r8, sl, lsr #25
   33030:	andeq	r0, r0, r8, asr #4
   33034:	muleq	r8, r8, ip
   33038:	andeq	pc, r1, ip, lsl ip	; <UNPREDICTABLE>
   3303c:	andeq	r1, r3, ip, lsr #22
   33040:	andeq	r1, r3, r0, asr pc
   33044:	andeq	r1, r3, r2, asr pc
   33048:			; <UNDEFINED> instruction: 0x00053ab4
   3304c:	andeq	sl, r2, ip, ror #26
   33050:	bcs	220498 <strspn@plt+0x207a90>
   33054:	addlt	r4, r6, pc, lsl ip
   33058:	svclt	0x00984b1f
   3305c:	ldrbtmi	r2, [ip], #-0
   33060:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33064:			; <UNDEFINED> instruction: 0xf04f9305
   33068:	stmdale	r9, {r8, r9}
   3306c:	blmi	6c58e0 <strspn@plt+0x6aced8>
   33070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33074:	blls	18d0e4 <strspn@plt+0x1746dc>
   33078:	qsuble	r4, sl, r8
   3307c:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   33080:	strmi	sl, [sl], -r3, lsl #22
   33084:	stmib	sp, {r3, r8, sp}^
   33088:	movwcs	r1, #768	; 0x300
   3308c:	blx	66f0fe <strspn@plt+0x6566f6>
   33090:	ldmiblt	r0, {r2, r9, sl, lr}^
   33094:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   33098:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   3309c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   330a0:			; <UNDEFINED> instruction: 0xf97ef014
   330a4:	strtmi	r9, [r1], -r4, lsl #16
   330a8:	blx	176f0c0 <strspn@plt+0x17566b8>
   330ac:	bmi	419cc0 <strspn@plt+0x4012b8>
   330b0:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   330b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   330b8:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
   330bc:			; <UNDEFINED> instruction: 0xf0149300
   330c0:	stmdami	sp, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   330c4:			; <UNDEFINED> instruction: 0xf0144478
   330c8:	mulcs	r1, r1, r9
   330cc:			; <UNDEFINED> instruction: 0xf7e5e7ce
   330d0:	svclt	0x0000ea70
   330d4:	andeq	pc, r8, r2, lsl #24
   330d8:	andeq	r0, r0, r8, asr #4
   330dc:	strdeq	pc, [r8], -r0
   330e0:	ldrdeq	r1, [r3], -r6
   330e4:	andeq	r1, r3, ip, lsl #21
   330e8:	ldrdeq	pc, [r1], -lr
   330ec:	andeq	r1, r3, ip, asr #29
   330f0:	andeq	r3, r5, lr, lsl #20
   330f4:	andeq	pc, r1, r2, asr fp	; <UNPREDICTABLE>
   330f8:	andeq	sl, r2, r4, asr #25
   330fc:	svcmi	0x00f0e92d
   33100:	mrrcmi	6, 9, r4, r1, cr8
   33104:			; <UNDEFINED> instruction: 0xf8df4694
   33108:	addlt	sl, sp, r4, asr #2
   3310c:	ldrbtmi	r4, [ip], #-2896	; 0xfffff4b0
   33110:	ldrbtmi	r4, [sl], #2640	; 0xa50
   33114:			; <UNDEFINED> instruction: 0x46064950
   33118:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   3311c:			; <UNDEFINED> instruction: 0x46504479
   33120:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   33124:	movwls	r6, #47131	; 0xb81b
   33128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3312c:	strcs	r9, [r0], #-3862	; 0xfffff0ea
   33130:	strmi	lr, [r5], #-2509	; 0xfffff633
   33134:			; <UNDEFINED> instruction: 0xf88d44f9
   33138:	stmib	sp, {r2, r4, lr, pc}^
   3313c:	stmib	sp, {r0, r1, r2, sl, lr}^
   33140:			; <UNDEFINED> instruction: 0xf0144409
   33144:	bmi	11f1600 <strspn@plt+0x11d8bf8>
   33148:	strls	r4, [r1], #-1571	; 0xfffff9dd
   3314c:			; <UNDEFINED> instruction: 0xf8df2100
   33150:			; <UNDEFINED> instruction: 0xf859b114
   33154:	bmi	1147164 <strspn@plt+0x112e75c>
   33158:			; <UNDEFINED> instruction: 0xf89d44fb
   3315c:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
   33160:			; <UNDEFINED> instruction: 0xf01d9500
   33164:	ldrbmi	pc, [r8], -r3, asr #21	; <UNPREDICTABLE>
   33168:			; <UNDEFINED> instruction: 0xf940f014
   3316c:	ldmdble	fp, {r0, r1, r2, r4, r8, r9, sl, fp, sp}
   33170:	tsteq	r5, sp, lsl #2	; <UNPREDICTABLE>
   33174:	tstls	r1, r3, lsr #12
   33178:	andeq	pc, r1, #8, 2
   3317c:			; <UNDEFINED> instruction: 0x46302117
   33180:			; <UNDEFINED> instruction: 0xf01a9100
   33184:			; <UNDEFINED> instruction: 0x4604fa9d
   33188:	ldmdami	r8!, {r3, r4, r7, r8, ip, sp, pc}
   3318c:			; <UNDEFINED> instruction: 0xf0144478
   33190:	bmi	e3164c <strspn@plt+0xe18c44>
   33194:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   33198:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3319c:	subsmi	r9, sl, fp, lsl #22
   331a0:	andlt	sp, sp, pc, asr #2
   331a4:	svchi	0x00f0e8bd
   331a8:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   331ac:			; <UNDEFINED> instruction: 0xf91ef014
   331b0:			; <UNDEFINED> instruction: 0xf89de7eb
   331b4:	movwcs	r2, #21
   331b8:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r9, sl, fp, lr}
   331bc:	movwcs	lr, #2509	; 0x9cd
   331c0:	bmi	c043c0 <strspn@plt+0xbeb9b8>
   331c4:			; <UNDEFINED> instruction: 0x46304479
   331c8:			; <UNDEFINED> instruction: 0xf014447a
   331cc:	bmi	bb1578 <strspn@plt+0xb98b70>
   331d0:			; <UNDEFINED> instruction: 0x46504659
   331d4:			; <UNDEFINED> instruction: 0xf014447a
   331d8:	stmdami	fp!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   331dc:	strtmi	r9, [r3], -r1, lsl #8
   331e0:	strtmi	r4, [r1], -sl, lsr #20
   331e4:	andpl	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   331e8:	stmdals	r6, {r1, r3, r4, r5, r6, sl, lr}
   331ec:			; <UNDEFINED> instruction: 0xf01e9500
   331f0:	blls	231634 <strspn@plt+0x218c2c>
   331f4:	ldrtmi	r4, [r0], -r6, lsr #20
   331f8:	strls	r4, [r1], #-1625	; 0xfffff9a7
   331fc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   33200:			; <UNDEFINED> instruction: 0xf8cef014
   33204:	ldrbmi	r4, [r0], -r3, lsr #20
   33208:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
   3320c:			; <UNDEFINED> instruction: 0xf8c8f014
   33210:	bmi	8c529c <strspn@plt+0x8ac894>
   33214:	strtmi	r4, [r1], -r3, lsr #12
   33218:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   3321c:	strls	r9, [r1], #-0
   33220:			; <UNDEFINED> instruction: 0xf01e9808
   33224:	ldmib	sp, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   33228:	ldmdami	sp, {r0, r3, r9, ip, sp}
   3322c:	strls	r4, [r3], #-1625	; 0xfffff9a7
   33230:	andmi	lr, r1, #3358720	; 0x334000
   33234:	bmi	70441c <strspn@plt+0x6eba14>
   33238:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3323c:			; <UNDEFINED> instruction: 0xf8b0f014
   33240:			; <UNDEFINED> instruction: 0xf7e5e7a3
   33244:	svclt	0x0000e9b6
   33248:	andeq	pc, r8, r2, asr fp	; <UNPREDICTABLE>
   3324c:	andeq	pc, r1, sl, ror #22
   33250:	andeq	r0, r0, r8, asr #4
   33254:	andeq	r0, r3, r6, ror #15
   33258:	andeq	r1, r3, ip, lsl #20
   3325c:	andeq	pc, r8, ip, lsr #22
   33260:	muleq	r0, r4, r3
   33264:	andeq	r3, r5, ip, ror #18
   33268:	andeq	ip, r2, lr, lsr #32
   3326c:	strdeq	sl, [r2], -ip
   33270:	andeq	pc, r8, sl, asr #21
   33274:	andeq	pc, r1, r2, ror #31
   33278:	andeq	pc, r1, ip, asr #20
   3327c:	andeq	pc, r3, r8, lsl #25
   33280:	andeq	r0, r3, r8, asr #14
   33284:			; <UNDEFINED> instruction: 0x00031dbc
   33288:	andeq	r0, r0, ip, ror #6
   3328c:	andeq	r0, r3, ip, ror #13
   33290:	andeq	r1, r3, r2, lsr #27
   33294:	andeq	r1, r3, r2, lsr #27
   33298:	muleq	r7, ip, sl
   3329c:	muleq	r3, lr, sp
   332a0:	andeq	r0, r3, ip, lsr #12
   332a4:	andeq	r1, r3, lr, lsl #27
   332a8:	svcmi	0x00f0e92d
   332ac:	strmi	fp, [r4], -sp, lsl #1
   332b0:	strls	r4, [r5], #-1565	; 0xfffff9e3
   332b4:	mrrcmi	6, 1, r4, sl, cr6
   332b8:	blmi	16bcec0 <strspn@plt+0x16a44b8>
   332bc:			; <UNDEFINED> instruction: 0xf8df447c
   332c0:	bmi	16db868 <strspn@plt+0x16c2e60>
   332c4:	ldrbtmi	r5, [sl], #2275	; 0x8e3
   332c8:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
   332cc:	movwls	r6, #47131	; 0xb81b
   332d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   332d4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   332d8:	strvc	lr, [r7, -sp, asr #19]
   332dc:	andsvs	pc, ip, sp, lsl #17
   332e0:			; <UNDEFINED> instruction: 0xf8dd4e54
   332e4:	stmib	sp, {r3, r4, r6, ip, pc}^
   332e8:			; <UNDEFINED> instruction: 0xf0147709
   332ec:	bmi	14f1458 <strspn@plt+0x14d8a50>
   332f0:	smlsdxls	r1, lr, r4, r4
   332f4:			; <UNDEFINED> instruction: 0xf8df463b
   332f8:	tstcs	r0, r4, asr #2
   332fc:	ldrbtmi	r5, [r8], #2226	; 0x8b2
   33300:	mulseq	ip, sp, r8
   33304:	bmi	13c4b5c <strspn@plt+0x13ac154>
   33308:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   3330c:			; <UNDEFINED> instruction: 0xf9eef01d
   33310:			; <UNDEFINED> instruction: 0xf0144640
   33314:			; <UNDEFINED> instruction: 0xf1b9f86b
   33318:	ldmdble	sl, {r0, r1, r2, r3, r8, r9, sl, fp}
   3331c:	andseq	pc, sp, #1073741827	; 0x40000003
   33320:	stmdals	r5, {r0, r1, r2, r3, r8, sp}
   33324:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   33328:	sfmne	f1, 2, [sl], #-0
   3332c:			; <UNDEFINED> instruction: 0xf9c8f01a
   33330:	orrslt	r4, r8, r3, lsl #13
   33334:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   33338:			; <UNDEFINED> instruction: 0xf858f014
   3333c:	blmi	e85c4c <strspn@plt+0xe6d244>
   33340:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33344:	blls	30d3b4 <strspn@plt+0x2f49ac>
   33348:	qdsuble	r4, sl, r6
   3334c:	pop	{r0, r2, r3, ip, sp, pc}
   33350:	ldmdami	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33354:			; <UNDEFINED> instruction: 0xf0144478
   33358:	strb	pc, [fp, r9, asr #16]!	; <UNPREDICTABLE>
   3335c:			; <UNDEFINED> instruction: 0x46504a3c
   33360:	svcmi	0x003d493c
   33364:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   33368:			; <UNDEFINED> instruction: 0xf81af014
   3336c:	andlt	pc, r4, sp, asr #17
   33370:			; <UNDEFINED> instruction: 0x465b59f7
   33374:	tstcs	r0, r9, lsr sl
   33378:	mulseq	sp, sp, r8
   3337c:	smlsdxls	r0, sl, r4, r4
   33380:			; <UNDEFINED> instruction: 0xf9b4f01d
   33384:	svcmi	0x00374a36
   33388:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3338c:			; <UNDEFINED> instruction: 0xf0144641
   33390:			; <UNDEFINED> instruction: 0xf8cdf807
   33394:	ldmibpl	r6!, {r2, ip, sp, pc}^
   33398:	bmi	d04d0c <strspn@plt+0xcec304>
   3339c:			; <UNDEFINED> instruction: 0xf89d2100
   333a0:	ldrbtmi	r0, [sl], #-30	; 0xffffffe2
   333a4:			; <UNDEFINED> instruction: 0xf01d9600
   333a8:	blls	271a34 <strspn@plt+0x25902c>
   333ac:	strbmi	r4, [r1], -pc, lsr #20
   333b0:	ldrbtmi	r4, [sl], #-2095	; 0xfffff7d1
   333b4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   333b8:	andlt	pc, r4, sp, asr #17
   333bc:			; <UNDEFINED> instruction: 0xfff0f013
   333c0:	andcc	lr, r9, #3620864	; 0x374000
   333c4:	strbmi	r4, [r1], -fp, lsr #16
   333c8:	andlt	pc, ip, sp, asr #17
   333cc:	andlt	lr, r1, #3358720	; 0x334000
   333d0:	bmi	a845b8 <strspn@plt+0xa6bbb0>
   333d4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   333d8:			; <UNDEFINED> instruction: 0xffe2f013
   333dc:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   333e0:			; <UNDEFINED> instruction: 0xf804f014
   333e4:	svceq	0x0010f1b9
   333e8:	strbmi	sp, [r0], -r8, lsr #1
   333ec:			; <UNDEFINED> instruction: 0xf0134f24
   333f0:	blmi	9733ec <strspn@plt+0x95a9e4>
   333f4:	ldrbtmi	r4, [pc], #-3620	; 333fc <strspn@plt+0x1a9f4>
   333f8:	strcs	r4, [r8], #-1147	; 0xfffffb85
   333fc:	stmdals	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   33400:	andseq	pc, r0, #1073741866	; 0x4000002a
   33404:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
   33408:			; <UNDEFINED> instruction: 0xf8cd330c
   3340c:	strls	fp, [r1, -ip]
   33410:	strls	r9, [r2], #-1536	; 0xfffffa00
   33414:			; <UNDEFINED> instruction: 0xf87cf000
   33418:			; <UNDEFINED> instruction: 0xf7e5e790
   3341c:	svclt	0x0000e8ca
   33420:	andeq	pc, r8, r4, lsr #19
   33424:	andeq	r0, r0, r8, asr #4
   33428:			; <UNDEFINED> instruction: 0x0001f9b6
   3342c:	andeq	r1, r3, lr, lsl #26
   33430:	andeq	r1, r3, r2, asr r8
   33434:	andeq	pc, r8, r0, ror r9	; <UNPREDICTABLE>
   33438:	muleq	r0, r4, r3
   3343c:	andeq	r3, r5, r6, asr #15
   33440:	andeq	fp, r2, r2, lsl #29
   33444:	andeq	sl, r2, r2, asr sl
   33448:	andeq	pc, r8, r0, lsr #18
   3344c:	andeq	pc, r1, r8, lsr lr	; <UNPREDICTABLE>
   33450:	andeq	r1, r3, r4, lsl #25
   33454:	andeq	pc, r3, r6, ror #21
   33458:	andeq	r0, r0, r8, lsl r2
   3345c:	ldrdeq	fp, [r2], -ip
   33460:	andeq	r1, r3, sl, ror #24
   33464:	andeq	r0, r0, r0, lsl r3
   33468:	andeq	fp, r2, sl, ror #25
   3346c:	andeq	r1, r3, lr, ror #23
   33470:	andeq	pc, r1, r6, asr r8	; <UNPREDICTABLE>
   33474:	muleq	r3, r0, r4
   33478:	strdeq	r1, [r3], -r2
   3347c:	andeq	sl, r2, sl, lsr #19
   33480:			; <UNDEFINED> instruction: 0x0008c9be
   33484:			; <UNDEFINED> instruction: 0x000788bc
   33488:	andeq	r1, r3, r4, lsl #24
   3348c:	addlt	fp, r3, r0, lsl #10
   33490:	strmi	r9, [sl], -r0, lsl #4
   33494:	movwcs	r9, #769	; 0x301
   33498:			; <UNDEFINED> instruction: 0xf8e0f01a
   3349c:			; <UNDEFINED> instruction: 0xf85db003
   334a0:	svclt	0x0000fb04
   334a4:	tstcs	r0, r0, asr #20
   334a8:	ldrbmi	fp, [r0, -r0, lsl #5]!
   334ac:	addlt	fp, r5, r0, lsl #10
   334b0:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   334b4:	tstcs	r4, sl, lsl #12
   334b8:	ldmdbmi	r2, {r8, ip, pc}
   334bc:	blge	c48b4 <strspn@plt+0xabeac>
   334c0:	movwcs	r9, #769	; 0x301
   334c4:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   334c8:	tstls	r3, r9, lsl #16
   334cc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   334d0:			; <UNDEFINED> instruction: 0xf8f6f01a
   334d4:	bmi	35fa3c <strspn@plt+0x347034>
   334d8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   334dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   334e0:	subsmi	r9, sl, r3, lsl #22
   334e4:	andcs	sp, r1, r9, lsl #2
   334e8:			; <UNDEFINED> instruction: 0xf85db005
   334ec:	stmdami	r7, {r2, r8, r9, fp, ip, sp, lr, pc}
   334f0:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   334f4:			; <UNDEFINED> instruction: 0xf8baf018
   334f8:			; <UNDEFINED> instruction: 0xf7e5e7ed
   334fc:	svclt	0x0000e85a
   33500:	andeq	pc, r8, r4, lsr #15
   33504:	andeq	r0, r0, r8, asr #4
   33508:	andeq	pc, r8, r6, lsl #15
   3350c:	andeq	pc, r3, sl, asr r9	; <UNPREDICTABLE>
   33510:	svcmi	0x00f0e92d
   33514:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   33518:	strmi	r8, [pc], -r2, lsl #22
   3351c:	ldcls	0, cr11, [fp], {141}	; 0x8d
   33520:	mrcls	13, 0, r9, cr10, cr9, {0}
   33524:	cfstrscc	mvf9, [r0], {9}
   33528:	svclt	0x00189505
   3352c:	cdpcs	4, 0, cr2, cr0, cr1, {0}
   33530:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   33534:	svclt	0x00082d00
   33538:	ldrmi	r2, [r5], -r0, lsl #8
   3353c:	movwls	r4, #15004	; 0x3a9c
   33540:	ldrbtmi	r4, [sl], #-2972	; 0xfffff464
   33544:	ldrdlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   33548:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3354c:			; <UNDEFINED> instruction: 0xf04f930b
   33550:	blmi	fe674158 <strspn@plt+0xfe65b750>
   33554:	movwls	r4, #25723	; 0x647b
   33558:			; <UNDEFINED> instruction: 0xf0402c00
   3355c:	stfcsd	f0, [r3, #-32]	; 0xffffffe0
   33560:	rscshi	pc, lr, r0, asr #4
   33564:	movwls	sl, #19210	; 0x4b0a
   33568:			; <UNDEFINED> instruction: 0xf04f4b94
   3356c:	strbmi	r0, [sl], r0, lsl #18
   33570:	mcr	4, 0, r4, cr8, cr11, {3}
   33574:	blls	141dbc <strspn@plt+0x1293b4>
   33578:			; <UNDEFINED> instruction: 0x4640463a
   3357c:	movwcs	r9, #17153	; 0x4301
   33580:	movwcs	r9, #768	; 0x300
   33584:			; <UNDEFINED> instruction: 0xf86af01a
   33588:	strmi	fp, [r4], -r0, lsl #22
   3358c:	svceq	0x0000f1ba
   33590:	rschi	pc, r1, r0
   33594:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
   33598:			; <UNDEFINED> instruction: 0xff28f013
   3359c:	ldrtmi	r4, [sl], -r9, lsl #17
   335a0:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
   335a4:			; <UNDEFINED> instruction: 0xff4ef013
   335a8:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
   335ac:			; <UNDEFINED> instruction: 0xff1ef013
   335b0:	blmi	fe045fd0 <strspn@plt+0xfe02d5c8>
   335b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   335b8:	blls	30d628 <strspn@plt+0x2f4c20>
   335bc:			; <UNDEFINED> instruction: 0xf040405a
   335c0:	strdlt	r8, [sp], -r4
   335c4:	blhi	ee8c0 <strspn@plt+0xd5eb8>
   335c8:	svchi	0x00f0e8bd
   335cc:	ldrdcc	pc, [r8], -r8
   335d0:	strle	r0, [r6, #-1947]	; 0xfffff865
   335d4:	bls	1c63d4 <strspn@plt+0x1ad9cc>
   335d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   335dc:			; <UNDEFINED> instruction: 0xf000454b
   335e0:			; <UNDEFINED> instruction: 0xf8bd80d3
   335e4:	stmdbcs	r3, {r3, r5, ip}
   335e8:	streq	pc, [r3], #-257	; 0xfffffeff
   335ec:	streq	pc, [r3], #-36	; 0xffffffdc
   335f0:	strcs	fp, [r1], -ip, lsl #31
   335f4:	adcmi	r2, ip, #0, 12
   335f8:	strcs	fp, [r0], -r8, lsl #31
   335fc:	cmple	fp, r0, lsl #28
   33600:	addmi	r2, sp, #0, 8
   33604:	strmi	fp, [sp], -r8, lsr #30
   33608:	ldmdale	sp, {r2, r8, sl, fp, sp}^
   3360c:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   33610:	mcr2	0, 6, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
   33614:	strhteq	pc, [sl], -sp	; <UNPREDICTABLE>
   33618:	ldrbtle	r0, [r6], #-1025	; 0xfffffbff
   3361c:	ldrble	r0, [sl], #-1090	; 0xfffffbbe
   33620:	movwcs	r9, #2563	; 0xa03
   33624:	movwls	r4, #5657	; 0x1619
   33628:	andeq	pc, sp, r0, asr #7
   3362c:	ldrbmi	r9, [sl], -r0, lsl #4
   33630:			; <UNDEFINED> instruction: 0xf85cf01d
   33634:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   33638:	mrc2	0, 6, pc, cr8, cr3, {0}
   3363c:	ldmdble	lr, {r2, r8, sl, fp, sp}
   33640:	svcne	0x002a9b1a
   33644:	stmib	sp, {r0, r3, r4, r5, r8, sl, fp, ip}^
   33648:	blcs	3ba6c <strspn@plt+0x23064>
   3364c:	stmdami	r3!, {r2, r3, r5, r6, ip, lr, pc}^
   33650:	strhtpl	pc, [sl], -sp	; <UNPREDICTABLE>
   33654:			; <UNDEFINED> instruction: 0xf0134478
   33658:	blls	1b3184 <strspn@plt+0x19a77c>
   3365c:	ldrdcs	lr, [r7, -sp]
   33660:	strbmi	pc, [r0, #-1061]	; 0xfffffbdb	; <UNPREDICTABLE>
   33664:	blls	6dfad8 <strspn@plt+0x6c70d0>
   33668:	vhsub.s8	d4, d16, d27
   3366c:	tstcs	r0, #150	; 0x96
   33670:			; <UNDEFINED> instruction: 0xf0194640
   33674:	ldmdami	sl, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   33678:			; <UNDEFINED> instruction: 0xf0134478
   3367c:	stccs	14, cr15, [r0], {183}	; 0xb7
   33680:	ldmdami	r8, {r1, r2, r3, r4, r5, ip, lr, pc}^
   33684:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   33688:			; <UNDEFINED> instruction: 0xf0134478
   3368c:	cdpcs	14, 0, cr15, cr3, cr15, {5}
   33690:			; <UNDEFINED> instruction: 0x4635d930
   33694:	strb	r4, [lr, -r7, lsr #12]!
   33698:	adcsle	r1, r1, lr, lsr #22
   3369c:	adcsmi	r4, ip, #60, 8	; 0x3c000000
   336a0:			; <UNDEFINED> instruction: 0xf08ad9ae
   336a4:	stccs	3, cr0, [r0], {1}
   336a8:	movwcs	fp, #3848	; 0xf08
   336ac:	adcle	r2, r8, r0, lsl #22
   336b0:	beq	46ef18 <strspn@plt+0x456510>
   336b4:			; <UNDEFINED> instruction: 0xf013469a
   336b8:			; <UNDEFINED> instruction: 0xf8bdfe99
   336bc:	addmi	r1, sp, #40	; 0x28
   336c0:	strmi	fp, [sp], -r8, lsr #30
   336c4:	stmible	r1!, {r2, r8, sl, fp, sp}
   336c8:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   336cc:	mcr2	0, 4, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   336d0:	strhtne	pc, [r8], -sp	; <UNPREDICTABLE>
   336d4:	bmi	11ad544 <strspn@plt+0x1194b3c>
   336d8:	vst2.8	{d18-d21}, [pc], r0
   336dc:	smlabbcs	r0, r0, r0, r4
   336e0:			; <UNDEFINED> instruction: 0xf01e447a
   336e4:	stmdami	r2, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   336e8:			; <UNDEFINED> instruction: 0xf0134478
   336ec:			; <UNDEFINED> instruction: 0xf8bdfe7f
   336f0:	ldr	r0, [r5, sl, lsr #32]
   336f4:			; <UNDEFINED> instruction: 0x46214632
   336f8:	tstcs	r0, #64, 12	; 0x4000000
   336fc:	ldc2	0, cr15, [r4, #100]!	; 0x64
   33700:	svceq	0x0000f1ba
   33704:	svcge	0x0050f47f
   33708:	bmi	eed458 <strspn@plt+0xed4a50>
   3370c:	vst2.8	{d18-d21}, [pc], r0
   33710:	mrscs	r4, (UNDEF: 0)
   33714:			; <UNDEFINED> instruction: 0xf01e447a
   33718:	ldmdami	r7!, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   3371c:			; <UNDEFINED> instruction: 0xf0134478
   33720:			; <UNDEFINED> instruction: 0xf8bdfe65
   33724:	ldrb	r0, [r9, -sl, lsr #32]!
   33728:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   3372c:	mrc2	0, 2, pc, cr14, cr3, {0}
   33730:	ldmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
   33734:	blcs	3bb58 <strspn@plt+0x23150>
   33738:	ldmdavs	sp, {r0, r3, r4, r7, ip, lr, pc}
   3373c:	addsle	r2, r6, r0, lsl #26
   33740:	strhtcc	pc, [sl], -sp	; <UNPREDICTABLE>
   33744:	stmib	sp, {r6, r9, sl, lr}^
   33748:	strmi	r1, [r8, r7, lsl #4]!
   3374c:	andne	lr, r7, #3620864	; 0x374000
   33750:	addle	r2, ip, r0, lsl #16
   33754:	ldrtmi	lr, [r8], -pc, lsl #15
   33758:			; <UNDEFINED> instruction: 0xf0194651
   3375c:			; <UNDEFINED> instruction: 0xe727f81d
   33760:	ldrtmi	r4, [r9], -sl, lsr #12
   33764:	tstcs	r0, #64, 12	; 0x4000000
   33768:	ldc2l	0, cr15, [lr, #-100]!	; 0xffffff9c
   3376c:	blls	2ad3f4 <strspn@plt+0x2949ec>
   33770:	stmdbmi	r3!, {r0, r2, r9, fp, ip, pc}
   33774:	movwls	r4, #6179	; 0x1823
   33778:	andls	r4, r0, #2030043136	; 0x79000000
   3377c:	bls	104964 <strspn@plt+0xebf5c>
   33780:			; <UNDEFINED> instruction: 0xf7ef465b
   33784:	strbt	pc, [sl], r3, lsl #31	; <UNPREDICTABLE>
   33788:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   3378c:	mcr2	0, 1, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   33790:	svceq	0x0000f1ba
   33794:	svcge	0x0008f47f
   33798:	blls	1ad3c8 <strspn@plt+0x1949c0>
   3379c:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   337a0:			; <UNDEFINED> instruction: 0xf43f2d00
   337a4:	blls	29f53c <strspn@plt+0x286b34>
   337a8:			; <UNDEFINED> instruction: 0xf7e4e7cc
   337ac:	svclt	0x0000ef02
   337b0:	andeq	pc, r8, lr, lsl r7	; <UNPREDICTABLE>
   337b4:	andeq	r0, r0, r8, asr #4
   337b8:	andeq	pc, r8, ip, lsl #14
   337bc:	andeq	lr, r2, r4, ror sl
   337c0:	strdeq	pc, [r1], -r6
   337c4:	andeq	r6, r3, r2, lsl #19
   337c8:	andeq	r3, r3, r2, asr #28
   337cc:	andeq	pc, r8, ip, lsr #13
   337d0:	andeq	r0, r0, r8, lsl r3
   337d4:	muleq	r3, r6, fp
   337d8:	andeq	sl, r2, r2, asr r7
   337dc:	andeq	r3, r5, r0, ror r4
   337e0:	andeq	sl, r2, r0, lsl r7
   337e4:	andeq	r3, r5, ip, lsr r4
   337e8:	andeq	r1, r3, lr, asr r4
   337ec:	andeq	r1, r3, ip, ror #21
   337f0:	andeq	r7, r2, r0, ror #15
   337f4:	andeq	r1, r3, r8, lsr #21
   337f8:	andeq	r7, r2, ip, lsr #15
   337fc:	muleq	r5, sl, r3
   33800:	andeq	r1, r3, r8, asr fp
   33804:	muleq	r3, r8, r9
   33808:	andeq	pc, r1, r2, lsl #20
   3380c:	movwcs	fp, #5384	; 0x1508
   33810:	stc2	0, cr15, [sl, #-100]!	; 0xffffff9c
   33814:	stclt	0, cr2, [r8, #-4]
   33818:	movwcs	fp, #1288	; 0x508
   3381c:	stc2	0, cr15, [r4, #-100]!	; 0xffffff9c
   33820:	stclt	0, cr2, [r8, #-4]
   33824:	addlt	fp, ip, r0, ror r5
   33828:	bcs	106894 <strspn@plt+0xede8c>
   3382c:	ldrbtmi	r4, [ip], #-2841	; 0xfffff4e7
   33830:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   33834:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33838:			; <UNDEFINED> instruction: 0xf04f930b
   3383c:	blmi	5b4444 <strspn@plt+0x59ba3c>
   33840:	ldmdble	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   33844:	strls	r2, [sl], #-1024	; 0xfffffc00
   33848:	ldmeq	r2, {r2, r4, sl, fp, lr}
   3384c:	ldcmi	14, cr4, [r5, #-80]	; 0xffffffb0
   33850:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   33854:	strpl	lr, [r5], -sp, asr #19
   33858:	strls	r2, [r4, #-1316]	; 0xfffffadc
   3385c:	strls	sl, [r3, #-3338]	; 0xfffff2f6
   33860:			; <UNDEFINED> instruction: 0x2604591d
   33864:	blge	2868ac <strspn@plt+0x26dea4>
   33868:	ldrbtmi	r9, [ip], #-1536	; 0xfffffa00
   3386c:	strmi	lr, [r1, #-2509]	; 0xfffff633
   33870:			; <UNDEFINED> instruction: 0xf97cf01a
   33874:	bmi	37b880 <strspn@plt+0x362e78>
   33878:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3387c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33880:	subsmi	r9, sl, fp, lsl #22
   33884:	andlt	sp, ip, r1, lsl #2
   33888:			; <UNDEFINED> instruction: 0xf7e4bd70
   3388c:	svclt	0x0000ee92
   33890:	andeq	pc, r8, r2, lsr r4	; <UNPREDICTABLE>
   33894:	andeq	r0, r0, r8, asr #4
   33898:	andeq	pc, r8, r0, lsr #8
   3389c:	andeq	r0, r0, r8, lsr #4
   338a0:	muleq	r3, r0, r9
   338a4:	andeq	r8, r7, sl, ror #10
   338a8:			; <UNDEFINED> instruction: 0xfffffc1f
   338ac:	andeq	pc, r8, r6, ror #7
   338b0:	bcs	120cf8 <strspn@plt+0x1082f0>
   338b4:	addlt	r4, r4, r4, lsl ip
   338b8:	svclt	0x00984b14
   338bc:	ldrbtmi	r2, [ip], #-0
   338c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   338c4:			; <UNDEFINED> instruction: 0xf04f9303
   338c8:	stmdale	r9, {r8, r9}
   338cc:	blmi	406114 <strspn@plt+0x3ed70c>
   338d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   338d4:	blls	10d944 <strspn@plt+0xf4f3c>
   338d8:	tstle	r3, sl, asr r0
   338dc:	ldclt	0, cr11, [r0, #-16]
   338e0:	strmi	sl, [sl], -r2, lsl #22
   338e4:	stmib	sp, {r2, r8, sp}^
   338e8:	movwcs	r1, #768	; 0x300
   338ec:			; <UNDEFINED> instruction: 0xf0194604
   338f0:	smlattlt	r8, r7, lr, pc	; <UNPREDICTABLE>
   338f4:	strb	r2, [r9, r1]!
   338f8:	stmdbls	r2, {r5, r9, sl, lr}
   338fc:	blx	19ef96a <strspn@plt+0x19d6f62>
   33900:	strb	r2, [r3, r1]!
   33904:	cdp	7, 5, cr15, cr4, cr4, {7}
   33908:	andeq	pc, r8, r2, lsr #7
   3390c:	andeq	r0, r0, r8, asr #4
   33910:	muleq	r8, r0, r3
   33914:	stmdale	r1, {r0, r1, r9, fp, sp}
   33918:	ldrbmi	r2, [r0, -r0]!
   3391c:	svclt	0x0000e5c6
   33920:	stmdale	r1, {r0, r1, r9, fp, sp}
   33924:	ldrbmi	r2, [r0, -r0]!
   33928:	svclt	0x0000e5c0
   3392c:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33930:	blmi	5be144 <strspn@plt+0x5a573c>
   33934:	svclt	0x009844fc
   33938:	strlt	r2, [r0, #-0]
   3393c:			; <UNDEFINED> instruction: 0xf85cb085
   33940:	ldmdavs	fp, {r0, r1, ip, sp}
   33944:			; <UNDEFINED> instruction: 0xf04f9303
   33948:	stmdale	sl, {r8, r9}
   3394c:	blmi	406194 <strspn@plt+0x3ed78c>
   33950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33954:	blls	10d9c4 <strspn@plt+0xf4fbc>
   33958:	tstle	r2, sl, asr r0
   3395c:			; <UNDEFINED> instruction: 0xf85db005
   33960:	blge	f2578 <strspn@plt+0xd9b70>
   33964:	tstcs	r4, sl, lsl #12
   33968:	movwne	lr, #2509	; 0x9cd
   3396c:			; <UNDEFINED> instruction: 0xf0192300
   33970:	smlatblt	r8, r7, lr, pc	; <UNPREDICTABLE>
   33974:	strb	r2, [r9, r1]!
   33978:			; <UNDEFINED> instruction: 0xf0039802
   3397c:	andcs	pc, r1, r3, lsl #30
   33980:			; <UNDEFINED> instruction: 0xf7e4e7e4
   33984:	svclt	0x0000ee16
   33988:	andeq	pc, r8, ip, lsr #6
   3398c:	andeq	r0, r0, r8, asr #4
   33990:	andeq	pc, r8, r0, lsl r3	; <UNPREDICTABLE>
   33994:			; <UNDEFINED> instruction: 0x461cb5d0
   33998:	addlt	r4, r6, r3, lsr #28
   3399c:	bcs	246630 <strspn@plt+0x22dc28>
   339a0:			; <UNDEFINED> instruction: 0xf04f447e
   339a4:	ldmpl	r3!, {r8, r9, sl}^
   339a8:	streq	pc, [r0], -pc, asr #32
   339ac:	movwls	r6, #22555	; 0x581b
   339b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   339b4:	strvs	lr, [r2, -sp, asr #19]
   339b8:	stmibvs	r3!, {r0, r3, r5, fp, ip, lr, pc}
   339bc:	stmdale	r6!, {r0, r1, r4, r7, r9, lr}
   339c0:	addsmi	fp, sl, #-1073741820	; 0xc0000004
   339c4:	ldrmi	fp, [sl], -r8, lsr #30
   339c8:	movwcs	r9, #512	; 0x200
   339cc:	stmdbge	r2, {r1, r3, r9, sl, lr}
   339d0:			; <UNDEFINED> instruction: 0xf0199101
   339d4:	stmiblt	r0, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   339d8:			; <UNDEFINED> instruction: 0xb1236963
   339dc:	ldrdeq	lr, [r2, -sp]
   339e0:	stmib	sp, {r3, r4, r7, r8, r9, sl, lr}^
   339e4:	stmiavs	r0!, {r1, r8}^
   339e8:			; <UNDEFINED> instruction: 0xf013b108
   339ec:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   339f0:	stmiavs	r3!, {r8, sp}
   339f4:	smlabtcs	r0, sp, r9, lr
   339f8:	ldrdeq	lr, [r2, -sp]
   339fc:			; <UNDEFINED> instruction: 0xf01c6862
   33a00:	stmdbvs	r0!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   33a04:			; <UNDEFINED> instruction: 0xf013b108
   33a08:	strdcs	pc, [r1], -r1
   33a0c:	andcs	lr, r0, r0
   33a10:	blmi	1c6234 <strspn@plt+0x1ad82c>
   33a14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33a18:	blls	18da88 <strspn@plt+0x175080>
   33a1c:	qaddle	r4, sl, r1
   33a20:	ldcllt	0, cr11, [r0, #24]
   33a24:	stcl	7, cr15, [r4, #912]	; 0x390
   33a28:	andeq	pc, r8, r0, asr #5
   33a2c:	andeq	r0, r0, r8, asr #4
   33a30:	andeq	pc, r8, ip, asr #4
   33a34:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   33a38:	svclt	0x00acf7ff
   33a3c:	muleq	r8, lr, r3
   33a40:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   33a44:			; <UNDEFINED> instruction: 0xf7ff331c
   33a48:	svclt	0x0000bfa5
   33a4c:	muleq	r8, r2, r3
   33a50:	bcs	120f18 <strspn@plt+0x108510>
   33a54:	addlt	r4, r5, r5, lsl ip
   33a58:	svclt	0x00984b15
   33a5c:	ldrbtmi	r2, [ip], #-0
   33a60:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33a64:			; <UNDEFINED> instruction: 0xf04f9303
   33a68:	stmdale	r9, {r8, r9}
   33a6c:	blmi	4462b8 <strspn@plt+0x42d8b0>
   33a70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33a74:	blls	10dae4 <strspn@plt+0xf50dc>
   33a78:	tstle	r4, sl, asr r0
   33a7c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   33a80:	strcs	sl, [r4, #-3074]	; 0xfffff3fe
   33a84:	movwcs	r4, #1546	; 0x60a
   33a88:	strpl	lr, [r0], #-2509	; 0xfffff633
   33a8c:	mrc2	0, 0, pc, cr8, cr9, {0}
   33a90:	andcs	fp, r1, r8, lsl #2
   33a94:	strmi	lr, [r3], -sl, ror #15
   33a98:	strtmi	r4, [r1], -sl, lsr #12
   33a9c:			; <UNDEFINED> instruction: 0xf00f2002
   33aa0:	andcs	pc, r1, sp, lsr lr	; <UNPREDICTABLE>
   33aa4:			; <UNDEFINED> instruction: 0xf7e4e7e2
   33aa8:	svclt	0x0000ed84
   33aac:	andeq	pc, r8, r2, lsl #4
   33ab0:	andeq	r0, r0, r8, asr #4
   33ab4:	strdeq	pc, [r8], -r0
   33ab8:	bcs	420f80 <strspn@plt+0x408578>
   33abc:	addlt	r4, r9, r5, lsl ip
   33ac0:	svclt	0x00984b15
   33ac4:	ldrbtmi	r2, [ip], #-0
   33ac8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   33acc:			; <UNDEFINED> instruction: 0xf04f9307
   33ad0:	stmdale	r9, {r8, r9}
   33ad4:	blmi	446320 <strspn@plt+0x42d918>
   33ad8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33adc:	blls	20db4c <strspn@plt+0x1f5144>
   33ae0:	tstle	r4, sl, asr r0
   33ae4:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   33ae8:	ldrcs	sl, [r0, #-3075]	; 0xfffff3fd
   33aec:	movwcs	r4, #1546	; 0x60a
   33af0:	strpl	lr, [r0], #-2509	; 0xfffff633
   33af4:	stc2l	0, cr15, [r4, #100]!	; 0x64
   33af8:	andcs	fp, r1, r8, lsl #2
   33afc:	strmi	lr, [r3], -sl, ror #15
   33b00:	strtmi	r4, [r1], -sl, lsr #12
   33b04:			; <UNDEFINED> instruction: 0xf00f200a
   33b08:	andcs	pc, r1, r9, lsl #28
   33b0c:			; <UNDEFINED> instruction: 0xf7e4e7e2
   33b10:	svclt	0x0000ed50
   33b14:	muleq	r8, sl, r1
   33b18:	andeq	r0, r0, r8, asr #4
   33b1c:	andeq	pc, r8, r8, lsl #3
   33b20:			; <UNDEFINED> instruction: 0x461cb5d0
   33b24:	addlt	r4, r6, r3, lsr #28
   33b28:	bcs	2467bc <strspn@plt+0x22ddb4>
   33b2c:			; <UNDEFINED> instruction: 0xf04f447e
   33b30:	ldmpl	r3!, {r8, r9, sl}^
   33b34:	streq	pc, [r0], -pc, asr #32
   33b38:	movwls	r6, #22555	; 0x581b
   33b3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33b40:	strvs	lr, [r2, -sp, asr #19]
   33b44:	stmibvs	r3!, {r0, r3, r5, fp, ip, lr, pc}
   33b48:	stmdale	r6!, {r0, r1, r4, r7, r9, lr}
   33b4c:	addsmi	fp, sl, #-1073741820	; 0xc0000004
   33b50:	ldrmi	fp, [sl], -r8, lsr #30
   33b54:	movwcs	r9, #512	; 0x200
   33b58:	stmdbge	r2, {r1, r3, r9, sl, lr}
   33b5c:			; <UNDEFINED> instruction: 0xf0199101
   33b60:	stmiblt	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   33b64:			; <UNDEFINED> instruction: 0xb1236963
   33b68:	ldrdeq	lr, [r2, -sp]
   33b6c:	stmib	sp, {r3, r4, r7, r8, r9, sl, lr}^
   33b70:	stmiavs	r0!, {r1, r8}^
   33b74:			; <UNDEFINED> instruction: 0xf013b108
   33b78:	stmdavs	r2!, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   33b7c:	stmiavs	r3!, {r8, sp}
   33b80:	smlabtcs	r0, sp, r9, lr
   33b84:	ldrdeq	lr, [r2, -sp]
   33b88:			; <UNDEFINED> instruction: 0xf01d6862
   33b8c:	stmdbvs	r0!, {r0, r6, sl, fp, ip, sp, lr, pc}
   33b90:			; <UNDEFINED> instruction: 0xf013b108
   33b94:	andcs	pc, r1, fp, lsr #24
   33b98:	andcs	lr, r0, r0
   33b9c:	blmi	1c63c0 <strspn@plt+0x1ad9b8>
   33ba0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33ba4:	blls	18dc14 <strspn@plt+0x17520c>
   33ba8:	qaddle	r4, sl, r1
   33bac:	ldcllt	0, cr11, [r0, #24]
   33bb0:	ldcl	7, cr15, [lr], #912	; 0x390
   33bb4:	andeq	pc, r8, r4, lsr r1	; <UNPREDICTABLE>
   33bb8:	andeq	r0, r0, r8, asr #4
   33bbc:	andeq	pc, r8, r0, asr #1
   33bc0:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33bc4:	blmi	63e3d0 <strspn@plt+0x6259c8>
   33bc8:	svclt	0x009844fc
   33bcc:	strlt	r2, [r0, #-0]
   33bd0:			; <UNDEFINED> instruction: 0xf85cb085
   33bd4:	ldmdavs	fp, {r0, r1, ip, sp}
   33bd8:			; <UNDEFINED> instruction: 0xf04f9303
   33bdc:	stmdble	sl, {r8, r9}
   33be0:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   33be4:	tstcs	r2, sl, lsl #12
   33be8:	movwne	lr, #2509	; 0x9cd
   33bec:			; <UNDEFINED> instruction: 0xf0192300
   33bf0:	cmplt	r8, r7, ror #26	; <UNPREDICTABLE>
   33bf4:	bmi	37bc00 <strspn@plt+0x3631f8>
   33bf8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   33bfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33c00:	subsmi	r9, sl, r3, lsl #22
   33c04:	andlt	sp, r5, ip, lsl #2
   33c08:	blx	171d86 <strspn@plt+0x15937e>
   33c0c:			; <UNDEFINED> instruction: 0x100af8bd
   33c10:	blt	1285c34 <strspn@plt+0x126d22c>
   33c14:	addlt	r4, r9, #120, 8	; 0x78000000
   33c18:	blx	ff0efc6e <strspn@plt+0xff0d7266>
   33c1c:	strb	r2, [sl, r1]!
   33c20:	stcl	7, cr15, [r6], {228}	; 0xe4
   33c24:	muleq	r8, r8, r0
   33c28:	andeq	r0, r0, r8, asr #4
   33c2c:	andeq	pc, r8, r6, rrx
   33c30:	andeq	pc, r2, r0, lsl #24
   33c34:	addlt	fp, r9, r0, lsl #10
   33c38:	bcs	20689c <strspn@plt+0x1ede94>
   33c3c:	ldmdbmi	r7, {r0, r1, r8, ip, pc}
   33c40:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   33c44:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   33c48:	movwls	r6, #30747	; 0x781b
   33c4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33c50:	stmdale	sl, {r0, r1, r8, r9, fp, ip, pc}
   33c54:	blmi	4464a4 <strspn@plt+0x42da9c>
   33c58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33c5c:	blls	20dccc <strspn@plt+0x1f52c4>
   33c60:	tstle	r7, sl, asr r0
   33c64:			; <UNDEFINED> instruction: 0xf85db009
   33c68:	ldrmi	pc, [sl], -r4, lsl #22
   33c6c:	blge	13c094 <strspn@plt+0x12368c>
   33c70:	movwne	lr, #2509	; 0x9cd
   33c74:			; <UNDEFINED> instruction: 0xf0192300
   33c78:	tstlt	r8, r3, lsr #26	; <UNPREDICTABLE>
   33c7c:	strb	r2, [r9, r1]!
   33c80:	andcc	lr, r4, #3620864	; 0x374000
   33c84:	blt	705ca8 <strspn@plt+0x6ed2a0>
   33c88:	ldrbtmi	fp, [r8], #-2578	; 0xfffff5ee
   33c8c:	blx	fe26fce2 <strspn@plt+0xfe2572da>
   33c90:	ldrb	r2, [pc, r1]
   33c94:	stc	7, cr15, [ip], {228}	; 0xe4
   33c98:	andeq	r0, r0, r8, asr #4
   33c9c:	andeq	pc, r8, ip, lsl r0	; <UNPREDICTABLE>
   33ca0:	andeq	pc, r8, r8
   33ca4:	andeq	r1, r3, r6, ror #10
   33ca8:	addlt	fp, r4, r0, lsl r5
   33cac:	blmi	586d04 <strspn@plt+0x56e2fc>
   33cb0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   33cb4:	movwls	r6, #14363	; 0x381b
   33cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33cbc:			; <UNDEFINED> instruction: 0x4610b952
   33cc0:	blmi	44650c <strspn@plt+0x42db04>
   33cc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33cc8:	blls	10dd38 <strspn@plt+0xf5330>
   33ccc:	tstle	r5, sl, asr r0
   33cd0:	ldclt	0, cr11, [r0, #-16]
   33cd4:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   33cd8:	strmi	r2, [sl], -r1, lsl #8
   33cdc:	movwmi	lr, #2509	; 0x9cd
   33ce0:			; <UNDEFINED> instruction: 0xf0192300
   33ce4:	smlattlt	r8, sp, ip, pc	; <UNPREDICTABLE>
   33ce8:	strb	r4, [r9, r0, lsr #12]!
   33cec:			; <UNDEFINED> instruction: 0xf89d4807
   33cf0:	ldrbtmi	r1, [r8], #-11
   33cf4:	blx	156fd4a <strspn@plt+0x1557342>
   33cf8:	strb	r4, [r1, r0, lsr #12]!
   33cfc:	mrrc	7, 14, pc, r8, cr4	; <UNPREDICTABLE>
   33d00:			; <UNDEFINED> instruction: 0x0008efb0
   33d04:	andeq	r0, r0, r8, asr #4
   33d08:	muleq	r8, ip, pc	; <UNPREDICTABLE>
   33d0c:	andeq	lr, r3, r2, lsl #25
   33d10:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33d14:	blmi	5fe520 <strspn@plt+0x5e5b18>
   33d18:	svclt	0x009844fc
   33d1c:	strlt	r2, [r0, #-0]
   33d20:			; <UNDEFINED> instruction: 0xf85cb085
   33d24:	ldmdavs	fp, {r0, r1, ip, sp}
   33d28:			; <UNDEFINED> instruction: 0xf04f9303
   33d2c:	stmdble	sl, {r8, r9}
   33d30:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   33d34:	tstcs	r2, sl, lsl #12
   33d38:	movwne	lr, #2509	; 0x9cd
   33d3c:			; <UNDEFINED> instruction: 0xf0192300
   33d40:	ldrhlt	pc, [r8, #-207]	; 0xffffff31	; <UNPREDICTABLE>
   33d44:	bmi	33bd50 <strspn@plt+0x323348>
   33d48:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   33d4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33d50:	subsmi	r9, sl, r3, lsl #22
   33d54:	andlt	sp, r5, sl, lsl #2
   33d58:	blx	171ed6 <strspn@plt+0x1594ce>
   33d5c:			; <UNDEFINED> instruction: 0xf8bd4807
   33d60:	ldrbtmi	r1, [r8], #-10
   33d64:	blx	76fdba <strspn@plt+0x7573b2>
   33d68:	strb	r2, [ip, r1]!
   33d6c:	stc	7, cr15, [r0], #-912	; 0xfffffc70
   33d70:	andeq	lr, r8, r8, asr #30
   33d74:	andeq	r0, r0, r8, asr #4
   33d78:	andeq	lr, r8, r6, lsl pc
   33d7c:	andeq	lr, r3, r2, lsl ip
   33d80:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33d84:	blmi	5fe598 <strspn@plt+0x5e5b90>
   33d88:	svclt	0x009844fc
   33d8c:	strlt	r2, [r0, #-0]
   33d90:			; <UNDEFINED> instruction: 0xf85cb085
   33d94:	ldmdavs	fp, {r0, r1, ip, sp}
   33d98:			; <UNDEFINED> instruction: 0xf04f9303
   33d9c:	stmdale	sl, {r8, r9}
   33da0:	blmi	4465ec <strspn@plt+0x42dbe4>
   33da4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33da8:	blls	10de18 <strspn@plt+0xf5410>
   33dac:	tstle	r4, sl, asr r0
   33db0:			; <UNDEFINED> instruction: 0xf85db005
   33db4:	blge	f29cc <strspn@plt+0xd9fc4>
   33db8:	tstcs	r4, sl, lsl #12
   33dbc:	movwne	lr, #2509	; 0x9cd
   33dc0:			; <UNDEFINED> instruction: 0xf0192300
   33dc4:	tstlt	r8, sp, ror ip	; <UNPREDICTABLE>
   33dc8:	strb	r2, [r9, r1]!
   33dcc:	stmdbls	r2, {r0, r1, r2, fp, lr}
   33dd0:			; <UNDEFINED> instruction: 0xf0134478
   33dd4:	andcs	pc, r1, r5, ror #21
   33dd8:			; <UNDEFINED> instruction: 0xf7e4e7e2
   33ddc:	svclt	0x0000ebea
   33de0:	ldrdeq	lr, [r8], -r8
   33de4:	andeq	r0, r0, r8, asr #4
   33de8:			; <UNDEFINED> instruction: 0x0008eebc
   33dec:	andeq	lr, r3, r4, lsr #23
   33df0:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33df4:	blmi	63e618 <strspn@plt+0x625c10>
   33df8:	svclt	0x009844fc
   33dfc:	strlt	r2, [r0, #-0]
   33e00:			; <UNDEFINED> instruction: 0xf85cb087
   33e04:	ldmdavs	fp, {r0, r1, ip, sp}
   33e08:			; <UNDEFINED> instruction: 0xf04f9305
   33e0c:	stmdale	sl, {r8, r9}
   33e10:	blmi	486660 <strspn@plt+0x46dc58>
   33e14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33e18:	blls	18de88 <strspn@plt+0x175480>
   33e1c:	tstle	r6, sl, asr r0
   33e20:			; <UNDEFINED> instruction: 0xf85db007
   33e24:	strmi	pc, [sl], -r4, lsl #22
   33e28:	bl	37c250 <strspn@plt+0x363848>
   33e2c:	stmib	sp, {r0, r8, r9}^
   33e30:	movwcs	r1, #768	; 0x300
   33e34:	mcrr2	0, 1, pc, r4, cr9	; <UNPREDICTABLE>
   33e38:	andcs	fp, r1, r8, lsl #2
   33e3c:	stmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33e40:	movwcs	lr, #10717	; 0x29dd
   33e44:			; <UNDEFINED> instruction: 0xf0134478
   33e48:	andcs	pc, r1, fp, lsr #21
   33e4c:			; <UNDEFINED> instruction: 0xf7e4e7e0
   33e50:	svclt	0x0000ebb0
   33e54:	andeq	lr, r8, r8, ror #28
   33e58:	andeq	r0, r0, r8, asr #4
   33e5c:	andeq	lr, r8, ip, asr #28
   33e60:	andeq	r6, r3, r0, ror #1
   33e64:	addlt	fp, r4, r0, lsl r5
   33e68:	blmi	586ec0 <strspn@plt+0x56e4b8>
   33e6c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   33e70:	movwls	r6, #14363	; 0x381b
   33e74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33e78:			; <UNDEFINED> instruction: 0x4610b952
   33e7c:	blmi	4466c8 <strspn@plt+0x42dcc0>
   33e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33e84:	blls	10def4 <strspn@plt+0xf54ec>
   33e88:	tstle	r5, sl, asr r0
   33e8c:	ldclt	0, cr11, [r0, #-16]
   33e90:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   33e94:	strmi	r2, [sl], -r1, lsl #8
   33e98:	movwmi	lr, #2509	; 0x9cd
   33e9c:			; <UNDEFINED> instruction: 0xf0192300
   33ea0:	tstlt	r8, pc, lsl #24	; <UNPREDICTABLE>
   33ea4:	strb	r4, [r9, r0, lsr #12]!
   33ea8:			; <UNDEFINED> instruction: 0xf89d4807
   33eac:	ldrbtmi	r1, [r8], #-11
   33eb0:	blx	1deff04 <strspn@plt+0x1dd74fc>
   33eb4:	strb	r4, [r1, r0, lsr #12]!
   33eb8:	bl	1ef1e50 <strspn@plt+0x1ed9448>
   33ebc:	strdeq	lr, [r8], -r4
   33ec0:	andeq	r0, r0, r8, asr #4
   33ec4:	andeq	lr, r8, r0, ror #27
   33ec8:	andeq	pc, r3, r2, ror #11
   33ecc:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33ed0:	blmi	5fe6dc <strspn@plt+0x5e5cd4>
   33ed4:	svclt	0x009844fc
   33ed8:	strlt	r2, [r0, #-0]
   33edc:			; <UNDEFINED> instruction: 0xf85cb085
   33ee0:	ldmdavs	fp, {r0, r1, ip, sp}
   33ee4:			; <UNDEFINED> instruction: 0xf04f9303
   33ee8:	stmdble	sl, {r8, r9}
   33eec:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   33ef0:	tstcs	r2, sl, lsl #12
   33ef4:	movwne	lr, #2509	; 0x9cd
   33ef8:			; <UNDEFINED> instruction: 0xf0192300
   33efc:	cmplt	r8, r1, ror #23	; <UNPREDICTABLE>
   33f00:	bmi	33bf0c <strspn@plt+0x323504>
   33f04:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   33f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33f0c:	subsmi	r9, sl, r3, lsl #22
   33f10:	andlt	sp, r5, sl, lsl #2
   33f14:	blx	172092 <strspn@plt+0x15968a>
   33f18:			; <UNDEFINED> instruction: 0xf8bd4807
   33f1c:	ldrbtmi	r1, [r8], #-10
   33f20:	blx	feff74 <strspn@plt+0xfd756c>
   33f24:	strb	r2, [ip, r1]!
   33f28:	bl	10f1ec0 <strspn@plt+0x10d94b8>
   33f2c:	andeq	lr, r8, ip, lsl #27
   33f30:	andeq	r0, r0, r8, asr #4
   33f34:	andeq	lr, r8, sl, asr sp
   33f38:	andeq	pc, r3, r2, ror r5	; <UNPREDICTABLE>
   33f3c:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33f40:	blmi	5fe754 <strspn@plt+0x5e5d4c>
   33f44:	svclt	0x009844fc
   33f48:	strlt	r2, [r0, #-0]
   33f4c:			; <UNDEFINED> instruction: 0xf85cb085
   33f50:	ldmdavs	fp, {r0, r1, ip, sp}
   33f54:			; <UNDEFINED> instruction: 0xf04f9303
   33f58:	stmdale	sl, {r8, r9}
   33f5c:	blmi	4467a8 <strspn@plt+0x42dda0>
   33f60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33f64:	blls	10dfd4 <strspn@plt+0xf55cc>
   33f68:	tstle	r4, sl, asr r0
   33f6c:			; <UNDEFINED> instruction: 0xf85db005
   33f70:	blge	f2b88 <strspn@plt+0xda180>
   33f74:	tstcs	r4, sl, lsl #12
   33f78:	movwne	lr, #2509	; 0x9cd
   33f7c:			; <UNDEFINED> instruction: 0xf0192300
   33f80:			; <UNDEFINED> instruction: 0xb108fb9f
   33f84:	strb	r2, [r9, r1]!
   33f88:	stmdbls	r2, {r0, r1, r2, fp, lr}
   33f8c:			; <UNDEFINED> instruction: 0xf0134478
   33f90:	andcs	pc, r1, r7, lsl #20
   33f94:			; <UNDEFINED> instruction: 0xf7e4e7e2
   33f98:	svclt	0x0000eb0c
   33f9c:	andeq	lr, r8, ip, lsl sp
   33fa0:	andeq	r0, r0, r8, asr #4
   33fa4:	andeq	lr, r8, r0, lsl #26
   33fa8:	andeq	pc, r3, r4, lsl #10
   33fac:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33fb0:	blmi	63e7d4 <strspn@plt+0x625dcc>
   33fb4:	svclt	0x009844fc
   33fb8:	strlt	r2, [r0, #-0]
   33fbc:			; <UNDEFINED> instruction: 0xf85cb087
   33fc0:	ldmdavs	fp, {r0, r1, ip, sp}
   33fc4:			; <UNDEFINED> instruction: 0xf04f9305
   33fc8:	stmdale	sl, {r8, r9}
   33fcc:	blmi	48681c <strspn@plt+0x46de14>
   33fd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33fd4:	blls	18e044 <strspn@plt+0x17563c>
   33fd8:	tstle	r6, sl, asr r0
   33fdc:			; <UNDEFINED> instruction: 0xf85db007
   33fe0:	strmi	pc, [sl], -r4, lsl #22
   33fe4:	bl	37c40c <strspn@plt+0x363a04>
   33fe8:	stmib	sp, {r0, r8, r9}^
   33fec:	movwcs	r1, #768	; 0x300
   33ff0:	blx	19f005e <strspn@plt+0x19d7656>
   33ff4:	andcs	fp, r1, r8, lsl #2
   33ff8:	stmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33ffc:	movwcs	lr, #10717	; 0x29dd
   34000:			; <UNDEFINED> instruction: 0xf0134478
   34004:	andcs	pc, r1, sp, asr #19
   34008:			; <UNDEFINED> instruction: 0xf7e4e7e0
   3400c:	svclt	0x0000ead2
   34010:	andeq	lr, r8, ip, lsr #25
   34014:	andeq	r0, r0, r8, asr #4
   34018:	muleq	r8, r0, ip
   3401c:	strdeq	r0, [r2], -ip
   34020:	addlt	fp, r4, r0, lsl r5
   34024:	blmi	58707c <strspn@plt+0x56e674>
   34028:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   3402c:	movwls	r6, #14363	; 0x381b
   34030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34034:			; <UNDEFINED> instruction: 0x4610b952
   34038:	blmi	446884 <strspn@plt+0x42de7c>
   3403c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34040:	blls	10e0b0 <strspn@plt+0xf56a8>
   34044:	tstle	r5, sl, asr r0
   34048:	ldclt	0, cr11, [r0, #-16]
   3404c:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   34050:	strmi	r2, [sl], -r1, lsl #8
   34054:	movwmi	lr, #2509	; 0x9cd
   34058:			; <UNDEFINED> instruction: 0xf0192300
   3405c:	tstlt	r8, r1, lsr fp	; <UNPREDICTABLE>
   34060:	strb	r4, [r9, r0, lsr #12]!
   34064:			; <UNDEFINED> instruction: 0xf99d4807
   34068:	ldrbtmi	r1, [r8], #-11
   3406c:			; <UNDEFINED> instruction: 0xf998f013
   34070:	strb	r4, [r1, r0, lsr #12]!
   34074:	b	fe77200c <strspn@plt+0xfe759604>
   34078:	andeq	lr, r8, r8, lsr ip
   3407c:	andeq	r0, r0, r8, asr #4
   34080:	andeq	lr, r8, r4, lsr #24
   34084:	andeq	r7, r2, r2, ror r9
   34088:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3408c:	blmi	5fe898 <strspn@plt+0x5e5e90>
   34090:	svclt	0x009844fc
   34094:	strlt	r2, [r0, #-0]
   34098:			; <UNDEFINED> instruction: 0xf85cb085
   3409c:	ldmdavs	fp, {r0, r1, ip, sp}
   340a0:			; <UNDEFINED> instruction: 0xf04f9303
   340a4:	stmdble	sl, {r8, r9}
   340a8:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   340ac:	tstcs	r2, sl, lsl #12
   340b0:	movwne	lr, #2509	; 0x9cd
   340b4:			; <UNDEFINED> instruction: 0xf0192300
   340b8:	cmplt	r8, r3, lsl #22	; <UNPREDICTABLE>
   340bc:	bmi	33c0c8 <strspn@plt+0x3236c0>
   340c0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   340c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   340c8:	subsmi	r9, sl, r3, lsl #22
   340cc:	andlt	sp, r5, sl, lsl #2
   340d0:	blx	17224e <strspn@plt+0x159846>
   340d4:			; <UNDEFINED> instruction: 0xf9bd4807
   340d8:	ldrbtmi	r1, [r8], #-10
   340dc:			; <UNDEFINED> instruction: 0xf960f013
   340e0:	strb	r2, [ip, r1]!
   340e4:	b	197207c <strspn@plt+0x1959674>
   340e8:	ldrdeq	lr, [r8], -r0
   340ec:	andeq	r0, r0, r8, asr #4
   340f0:	muleq	r8, lr, fp
   340f4:	andeq	r7, r2, r2, lsl #18
   340f8:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   340fc:	blmi	5fe910 <strspn@plt+0x5e5f08>
   34100:	svclt	0x009844fc
   34104:	strlt	r2, [r0, #-0]
   34108:			; <UNDEFINED> instruction: 0xf85cb085
   3410c:	ldmdavs	fp, {r0, r1, ip, sp}
   34110:			; <UNDEFINED> instruction: 0xf04f9303
   34114:	stmdale	sl, {r8, r9}
   34118:	blmi	446964 <strspn@plt+0x42df5c>
   3411c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34120:	blls	10e190 <strspn@plt+0xf5788>
   34124:	tstle	r4, sl, asr r0
   34128:			; <UNDEFINED> instruction: 0xf85db005
   3412c:	blge	f2d44 <strspn@plt+0xda33c>
   34130:	tstcs	r4, sl, lsl #12
   34134:	movwne	lr, #2509	; 0x9cd
   34138:			; <UNDEFINED> instruction: 0xf0192300
   3413c:	smlabtlt	r8, r1, sl, pc	; <UNPREDICTABLE>
   34140:	strb	r2, [r9, r1]!
   34144:	stmdbls	r2, {r0, r1, r2, fp, lr}
   34148:			; <UNDEFINED> instruction: 0xf0134478
   3414c:	andcs	pc, r1, r9, lsr #18
   34150:			; <UNDEFINED> instruction: 0xf7e4e7e2
   34154:	svclt	0x0000ea2e
   34158:	andeq	lr, r8, r0, ror #22
   3415c:	andeq	r0, r0, r8, asr #4
   34160:	andeq	lr, r8, r4, asr #22
   34164:	muleq	r2, r4, r8
   34168:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3416c:	blmi	63e990 <strspn@plt+0x625f88>
   34170:	svclt	0x009844fc
   34174:	strlt	r2, [r0, #-0]
   34178:			; <UNDEFINED> instruction: 0xf85cb087
   3417c:	ldmdavs	fp, {r0, r1, ip, sp}
   34180:			; <UNDEFINED> instruction: 0xf04f9305
   34184:	stmdale	sl, {r8, r9}
   34188:	blmi	4869d8 <strspn@plt+0x46dfd0>
   3418c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34190:	blls	18e200 <strspn@plt+0x1757f8>
   34194:	tstle	r6, sl, asr r0
   34198:			; <UNDEFINED> instruction: 0xf85db007
   3419c:	strmi	pc, [sl], -r4, lsl #22
   341a0:	bl	37c5c8 <strspn@plt+0x363bc0>
   341a4:	stmib	sp, {r0, r8, r9}^
   341a8:	movwcs	r1, #768	; 0x300
   341ac:	blx	fe270218 <strspn@plt+0xfe257810>
   341b0:	andcs	fp, r1, r8, lsl #2
   341b4:	stmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   341b8:	movwcs	lr, #10717	; 0x29dd
   341bc:			; <UNDEFINED> instruction: 0xf0134478
   341c0:	andcs	pc, r1, pc, ror #17
   341c4:			; <UNDEFINED> instruction: 0xf7e4e7e0
   341c8:	svclt	0x0000e9f4
   341cc:	strdeq	lr, [r8], -r0
   341d0:	andeq	r0, r0, r8, asr #4
   341d4:	ldrdeq	lr, [r8], -r4
   341d8:	andeq	r2, r5, r8, asr #19
   341dc:			; <UNDEFINED> instruction: 0x4604b510
   341e0:	addlt	r4, r6, sp, lsr #16
   341e4:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
   341e8:	stmdami	sp!, {r0, r1, r6, r7, fp, ip, lr}
   341ec:	movwls	r6, #22555	; 0x581b
   341f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   341f4:	movwvc	pc, #12875	; 0x324b	; <UNPREDICTABLE>
   341f8:	ldrbtmi	r4, [r8], #-665	; 0xfffffd67
   341fc:	ldmdale	r1, {r3, r4, r5, ip, lr, pc}
   34200:	teqmi	r7, r1, lsr #11	; <UNPREDICTABLE>
   34204:	stmdbcs	r2, {r0, r8, fp, ip, sp}
   34208:	orrcs	fp, r8, #52, 30	; 0xd0
   3420c:	stmdbmi	r5!, {r6, r8, r9, sp}
   34210:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
   34214:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   34218:	subsmi	r9, r1, r5, lsl #20
   3421c:			; <UNDEFINED> instruction: 0x4618d139
   34220:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   34224:	movwvc	pc, #16971	; 0x424b	; <UNPREDICTABLE>
   34228:	svclt	0x00184299
   3422c:	mvnle	r2, r0, asr #6
   34230:	andls	r6, r3, #2293760	; 0x230000
   34234:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   34238:	ldmdami	fp, {r0, r3, r5, r6, r7, ip, lr, pc}
   3423c:			; <UNDEFINED> instruction: 0xf0134478
   34240:	blge	17259c <strspn@plt+0x159b94>
   34244:	bls	fc65c <strspn@plt+0xe3c54>
   34248:	movwne	lr, #2509	; 0x9cd
   3424c:	movwcs	r4, #1568	; 0x620
   34250:	blx	df02bc <strspn@plt+0xdd78b4>
   34254:	stmdacs	r0, {r7, r8, r9, sp}
   34258:	ldmdami	r4, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   3425c:	ldrbtmi	r9, [r8], #-2308	; 0xfffff6fc
   34260:	blx	1702c4 <strspn@plt+0x1578bc>
   34264:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   34268:			; <UNDEFINED> instruction: 0xf8c0f013
   3426c:	strb	r2, [lr, r0, lsl #7]
   34270:			; <UNDEFINED> instruction: 0xf0136823
   34274:	sbcle	r0, sl, r4, lsl #6
   34278:	smlattlt	fp, r3, r8, r6
   3427c:	bfi	r2, r0, (invalid: 7:6)
   34280:	bvs	ff8c6eb8 <strspn@plt+0xff8ae4b0>
   34284:	ldrbne	r5, [r3, r0, asr #17]
   34288:			; <UNDEFINED> instruction: 0xf944f01c
   3428c:	strtvs	r2, [r0], #-912	; 0xfffffc70
   34290:			; <UNDEFINED> instruction: 0xf7e4e7bd
   34294:	svclt	0x0000e98e
   34298:	andeq	lr, r8, sl, ror sl
   3429c:	andeq	r0, r0, r8, asr #4
   342a0:	andeq	lr, r8, r6, ror #20
   342a4:	andeq	lr, r8, lr, asr #20
   342a8:	andeq	r2, r5, r8, lsl #17
   342ac:	andeq	sp, r2, r6, lsl #27
   342b0:	andeq	r3, r3, r6, lsl #3
   342b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   342b8:	addlt	fp, r3, r0, lsl #10
   342bc:	strmi	r9, [sl], -r0, lsl #4
   342c0:	movwcs	r9, #769	; 0x301
   342c4:			; <UNDEFINED> instruction: 0xf9caf019
   342c8:			; <UNDEFINED> instruction: 0xf85db003
   342cc:	svclt	0x0000fb04
   342d0:	strmi	fp, [fp], -r8, lsl #10
   342d4:	tstcs	r0, r8, lsl r8
   342d8:	blx	17f0340 <strspn@plt+0x17d7938>
   342dc:	stclt	0, cr2, [r8, #-4]
   342e0:			; <UNDEFINED> instruction: 0xf102b570
   342e4:	mrcmi	3, 0, r0, cr13, cr14, {0}
   342e8:	vldrmi.16	s0, [sp, #-168]	; 0xffffff58	; <UNPREDICTABLE>
   342ec:	svcne	0x0053ebb4
   342f0:	addlt	r4, sl, lr, ror r4
   342f4:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   342f8:			; <UNDEFINED> instruction: 0xf04f9509
   342fc:	strmi	r0, [sp], -r0, lsl #10
   34300:	blcs	82a330 <strspn@plt+0x811928>
   34304:	ldrbne	lr, [r3], -pc, asr #20
   34308:	strcs	fp, [r0], #-3980	; 0xfffff074
   3430c:	bcs	3d318 <strspn@plt+0x24910>
   34310:	qadd16mi	fp, r3, r4
   34314:	cmnlt	fp, r0, lsl #6
   34318:	tstcs	r0, r8, lsr #12
   3431c:	blx	f70384 <strspn@plt+0xf5797c>
   34320:	blmi	406b68 <strspn@plt+0x3ee160>
   34324:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34328:	blls	28e398 <strspn@plt+0x275990>
   3432c:	tstle	r2, sl, asr r0
   34330:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   34334:	ldrtmi	r4, [r2], -ip, lsl #26
   34338:	strcs	r4, [r4], -ip, lsl #24
   3433c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   34340:	ldrbtmi	r3, [ip], #-773	; 0xfffffcfb
   34344:	movwcc	lr, #14797	; 0x39cd
   34348:	blge	259758 <strspn@plt+0x240d50>
   3434c:	strvs	lr, [r0], #-2509	; 0xfffff633
   34350:	stc2	0, cr15, [ip], {25}
   34354:			; <UNDEFINED> instruction: 0xf7e4e7e4
   34358:	svclt	0x0000e92c
   3435c:	andeq	lr, r8, r0, ror r9
   34360:	andeq	r0, r0, r8, asr #4
   34364:	andeq	lr, r8, ip, lsr r9
   34368:	andeq	r0, r0, r1, asr #32
   3436c:			; <UNDEFINED> instruction: 0xffffff73
   34370:	andcs	r6, r1, #8, 16	; 0x80000
   34374:	strbne	fp, [r1, r8, lsl #10]
   34378:			; <UNDEFINED> instruction: 0xf99ef014
   3437c:	stclt	0, cr2, [r8, #-4]
   34380:	strlt	r1, [r8, #-3152]	; 0xfffff3b0
   34384:	blcs	105bd8 <strspn@plt+0xed1d0>
   34388:	b	140e3b8 <strspn@plt+0x13f59b0>
   3438c:	stmdale	r5, {r6, r8}
   34390:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   34394:			; <UNDEFINED> instruction: 0xf804f013
   34398:	stclt	0, cr2, [r8, #-4]
   3439c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   343a0:			; <UNDEFINED> instruction: 0xfffef012
   343a4:	stclt	0, cr2, [r8, #-4]
   343a8:	andeq	pc, r2, r2, ror #26
   343ac:	andeq	pc, r2, lr, asr sp	; <UNPREDICTABLE>
   343b0:	mvnsmi	lr, sp, lsr #18
   343b4:	smlaldmi	pc, r0, r0, r4	; <UNPREDICTABLE>
   343b8:	addlt	r4, r2, r1, lsr lr
   343bc:	submi	pc, r0, #32, 8	; 0x20000000
   343c0:	eorsle	r4, ip, lr, ror r4
   343c4:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   343c8:	movwcs	r4, #1540	; 0x604
   343cc:			; <UNDEFINED> instruction: 0x464044f8
   343d0:			; <UNDEFINED> instruction: 0xf8a0f01c
   343d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   343d8:	blmi	b284f8 <strspn@plt+0xb0faf0>
   343dc:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   343e0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   343e4:	tstle	r9, r2, lsl #22
   343e8:			; <UNDEFINED> instruction: 0xf0124628
   343ec:	stmdami	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   343f0:			; <UNDEFINED> instruction: 0xf0124478
   343f4:	blmi	9f43e8 <strspn@plt+0x9db9e0>
   343f8:	ldrtmi	r2, [r8], -r0, lsl #4
   343fc:			; <UNDEFINED> instruction: 0x4611447b
   34400:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
   34404:	movwcs	r3, #8704	; 0x2200
   34408:			; <UNDEFINED> instruction: 0xf802f01d
   3440c:			; <UNDEFINED> instruction: 0xf0036833
   34410:	blcs	f5024 <strspn@plt+0xdc61c>
   34414:	andlt	sp, r2, r1, lsr #32
   34418:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3441c:			; <UNDEFINED> instruction: 0x4621481d
   34420:			; <UNDEFINED> instruction: 0xf0124478
   34424:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   34428:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3442c:	rscsle	r2, r2, r1, lsl #22
   34430:	bicsle	r2, r9, r3, lsl #22
   34434:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   34438:			; <UNDEFINED> instruction: 0xffd8f012
   3443c:			; <UNDEFINED> instruction: 0x4610e7d4
   34440:	bmi	6074a0 <strspn@plt+0x5eea98>
   34444:	ldrbtmi	r4, [ip], #-1595	; 0xfffff9c5
   34448:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   3444c:	strls	r9, [r0], #-1793	; 0xfffff8ff
   34450:			; <UNDEFINED> instruction: 0xf94cf01c
   34454:	pop	{r1, ip, sp, pc}
   34458:	ldmdami	r2, {r4, r5, r6, r7, r8, pc}
   3445c:	andlt	r4, r2, r8, ror r4
   34460:	ldrhmi	lr, [r0, #141]!	; 0x8d
   34464:	svclt	0x00c2f012
   34468:			; <UNDEFINED> instruction: 0xf1084a0f
   3446c:	strtmi	r0, [r9], -ip, lsl #6
   34470:	andcc	lr, r0, sp, asr #19
   34474:			; <UNDEFINED> instruction: 0x4620447a
   34478:			; <UNDEFINED> instruction: 0xf01c462b
   3447c:	strb	pc, [sl, r9, asr #31]	; <UNPREDICTABLE>
   34480:	andeq	lr, r8, r0, lsr #17
   34484:	muleq	r7, r0, sl
   34488:	andeq	r0, r0, ip, ror #4
   3448c:	ldrdeq	r6, [r2], -r8
   34490:	andeq	r7, r7, r0, ror #20
   34494:	strdeq	r7, [r2], -r4
   34498:	andeq	r2, r2, r6, ror #26
   3449c:	andeq	r7, r7, r6, lsl sl
   344a0:	muleq	r3, r6, lr
   344a4:	andeq	fp, r3, r0, ror #11
   344a8:	andeq	r0, r3, ip, ror #28
   344ac:			; <UNDEFINED> instruction: 0x4604b510
   344b0:	ldmib	r4, {r1, r3, fp, lr}^
   344b4:	ldrbtmi	r1, [r8], #-517	; 0xfffffdfb
   344b8:			; <UNDEFINED> instruction: 0xff72f012
   344bc:	ldrdcs	lr, [r6, -r4]
   344c0:			; <UNDEFINED> instruction: 0xf7ff4620
   344c4:	stmdami	r6, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   344c8:			; <UNDEFINED> instruction: 0xf0124478
   344cc:	strtmi	pc, [r0], -pc, lsl #31
   344d0:	bvs	88eb60 <strspn@plt+0x876158>
   344d4:			; <UNDEFINED> instruction: 0xff04f7ff
   344d8:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   344dc:	andeq	r0, r3, r6, lsr lr
   344e0:	strdeq	r2, [r5], -ip
   344e4:	movwcs	fp, #1328	; 0x530
   344e8:	addlt	r4, r3, r5, lsl sp
   344ec:	ldrmi	r4, [r9], -r4, lsl #12
   344f0:	stmdbvs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   344f4:			; <UNDEFINED> instruction: 0xf950f018
   344f8:	strtmi	r6, [r8], -r1, lsr #19
   344fc:			; <UNDEFINED> instruction: 0xff50f012
   34500:			; <UNDEFINED> instruction: 0xf7ff69e0
   34504:	stmdami	pc, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   34508:			; <UNDEFINED> instruction: 0xf0124478
   3450c:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   34510:	strtmi	r1, [r0], -r8, lsl #4
   34514:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   34518:	strtmi	r6, [r8], -r1, ror #20
   3451c:			; <UNDEFINED> instruction: 0xff40f012
   34520:	bvs	fe846d4c <strspn@plt+0xfe82e344>
   34524:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   34528:	andscc	r4, r8, #26214400	; 0x1900000
   3452c:	bmi	218d34 <strspn@plt+0x20032c>
   34530:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   34534:			; <UNDEFINED> instruction: 0xff6cf01c
   34538:	andlt	r2, r3, r0, asr #32
   3453c:	svclt	0x0000bd30
   34540:	andeq	lr, r1, r4, asr fp
   34544:			; <UNDEFINED> instruction: 0x000525bc
   34548:	andeq	r7, r7, r6, lsr r9
   3454c:	andeq	r0, r3, lr, lsr #27
   34550:			; <UNDEFINED> instruction: 0x4604b510
   34554:			; <UNDEFINED> instruction: 0xf7ff6940
   34558:	stmdami	r8, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   3455c:			; <UNDEFINED> instruction: 0xf0124478
   34560:	ldmib	r4, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   34564:	strtmi	r1, [r0], -r6, lsl #4
   34568:	mrc2	7, 5, pc, cr10, cr15, {7}
   3456c:	stmibvs	r1!, {r2, fp, lr}^
   34570:			; <UNDEFINED> instruction: 0xf0124478
   34574:	subcs	pc, r0, r5, lsl pc	; <UNPREDICTABLE>
   34578:	svclt	0x0000bd10
   3457c:	andeq	r2, r5, r8, ror #10
   34580:	andeq	lr, r1, ip, lsr fp
   34584:	blmi	c06e44 <strspn@plt+0xbee43c>
   34588:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3458c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   34590:	movwls	r6, #14363	; 0x381b
   34594:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34598:	ldrbeq	r6, [fp, -r3, lsl #16]
   3459c:	bmi	ae95cc <strspn@plt+0xad0bc4>
   345a0:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   345a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   345a8:	subsmi	r9, sl, r3, lsl #22
   345ac:	andcs	sp, r0, r5, asr #2
   345b0:	ldcllt	0, cr11, [r0, #-16]!
   345b4:	andcs	sl, r4, #2048	; 0x800
   345b8:	movwcs	r9, #769	; 0x301
   345bc:	strmi	r9, [r4], -r0, lsl #4
   345c0:			; <UNDEFINED> instruction: 0xf0196942
   345c4:			; <UNDEFINED> instruction: 0x4605f87d
   345c8:	stcmi	3, cr11, [r0, #-96]!	; 0xffffffa0
   345cc:	ldrbtmi	r2, [sp], #-1536	; 0xfffffa00
   345d0:			; <UNDEFINED> instruction: 0xf0124628
   345d4:	ldmib	r4, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
   345d8:	strtmi	r1, [r0], -r6, lsl #4
   345dc:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   345e0:	stmibvs	r1!, {r0, r1, r3, r4, fp, lr}^
   345e4:			; <UNDEFINED> instruction: 0xf0124478
   345e8:			; <UNDEFINED> instruction: 0x4631fedb
   345ec:			; <UNDEFINED> instruction: 0xf0186a20
   345f0:			; <UNDEFINED> instruction: 0x4628f8d3
   345f4:	mrc2	0, 7, pc, cr10, cr2, {0}
   345f8:			; <UNDEFINED> instruction: 0x96014a16
   345fc:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   34600:	eorcc	r6, r4, #96, 20	; 0x60000
   34604:	bmi	558e0c <strspn@plt+0x540404>
   34608:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   3460c:			; <UNDEFINED> instruction: 0xff00f01c
   34610:	ldmdami	r2, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   34614:			; <UNDEFINED> instruction: 0xf0124478
   34618:	ldmdami	r1, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3461c:			; <UNDEFINED> instruction: 0x462b4a11
   34620:			; <UNDEFINED> instruction: 0x46294478
   34624:	ldrbtmi	r9, [sl], #-0
   34628:	strls	r9, [r1, #-2050]	; 0xfffff7fe
   3462c:			; <UNDEFINED> instruction: 0xf85ef01c
   34630:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   34634:	mrc2	0, 6, pc, cr10, cr2, {0}
   34638:			; <UNDEFINED> instruction: 0xf7e3e7c7
   3463c:	svclt	0x0000efba
   34640:	ldrdeq	lr, [r8], -r8
   34644:	andeq	r0, r0, r8, asr #4
   34648:			; <UNDEFINED> instruction: 0x0008e6be
   3464c:	strdeq	r2, [r5], -r6
   34650:	andeq	lr, r1, r0, ror #20
   34654:	andeq	r7, r7, lr, asr r8
   34658:	ldrdeq	r0, [r3], -r6
   3465c:	ldrdeq	sp, [r2], -r0
   34660:	andeq	r7, r7, ip, lsr r8
   34664:			; <UNDEFINED> instruction: 0x00030cba
   34668:			; <UNDEFINED> instruction: 0x00032dba
   3466c:	blmi	f46f60 <strspn@plt+0xf2e558>
   34670:	mvnsmi	lr, #737280	; 0xb4000
   34674:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   34678:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   3467c:			; <UNDEFINED> instruction: 0xf8df4604
   34680:			; <UNDEFINED> instruction: 0xf01580e4
   34684:	stmibvs	r2, {r2, r8, sl}
   34688:	movwls	r6, #47131	; 0xb81b
   3468c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34690:	teqle	pc, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
   34694:			; <UNDEFINED> instruction: 0xf04f6941
   34698:	ldmdami	r3!, {r2, r8, fp}
   3469c:	ldrbtmi	r4, [r8], #-3635	; 0xfffff1cd
   346a0:	svcmi	0x00339208
   346a4:	mrc2	0, 3, pc, cr12, cr2, {0}
   346a8:	ldrbtmi	r4, [lr], #-2354	; 0xfffff6ce
   346ac:	bls	25f2dc <strspn@plt+0x2468d4>
   346b0:	ldrbtmi	r9, [pc], #-1286	; 346b8 <strspn@plt+0x1bcb0>
   346b4:	ldrbtmi	r9, [r9], #-1285	; 0xfffffafb
   346b8:	strpl	lr, [r3, #-2509]	; 0xfffff633
   346bc:	stmib	sp, {r5, r9, sl, lr}^
   346c0:			; <UNDEFINED> instruction: 0xf8cd7101
   346c4:	stmibvs	r1!, {ip, pc}^
   346c8:			; <UNDEFINED> instruction: 0xf0199309
   346cc:	ldrtmi	pc, [r0], -pc, asr #20	; <UNPREDICTABLE>
   346d0:	mcr2	0, 4, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
   346d4:	strls	r4, [r6, #-2344]	; 0xfffff6d8
   346d8:	strls	r4, [r5, #-1568]	; 0xfffff9e0
   346dc:	strls	r9, [r3, #-1284]	; 0xfffffafc
   346e0:	andpl	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   346e4:	bvs	89b310 <strspn@plt+0x882908>
   346e8:	stmib	sp, {r3, r9, fp, ip, pc}^
   346ec:			; <UNDEFINED> instruction: 0xf8cd7501
   346f0:			; <UNDEFINED> instruction: 0xf0199000
   346f4:			; <UNDEFINED> instruction: 0x4630fa3b
   346f8:	mrc2	0, 3, pc, cr8, cr2, {0}
   346fc:	blmi	646f80 <strspn@plt+0x62e578>
   34700:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34704:	blls	30e774 <strspn@plt+0x2f5d6c>
   34708:	qsuble	r4, sl, r5
   3470c:	andlt	r2, sp, r0
   34710:	mvnshi	lr, #12386304	; 0xbd0000
   34714:	strcs	r4, [r0, #-2842]	; 0xfffff4e6
   34718:			; <UNDEFINED> instruction: 0x2604491a
   3471c:	ldrbtmi	r9, [fp], #-1286	; 0xfffffafa
   34720:	strpl	lr, [r4, #-2509]	; 0xfffff633
   34724:	movwls	r4, #9337	; 0x2479
   34728:	tstls	r1, sl, lsl #22
   3472c:	strls	r9, [r0], -r3, lsl #10
   34730:			; <UNDEFINED> instruction: 0xf0196a41
   34734:	ldmdami	r4, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
   34738:			; <UNDEFINED> instruction: 0xf0124478
   3473c:	bmi	5340a0 <strspn@plt+0x51b698>
   34740:	strtmi	r9, [fp], -r1, lsl #10
   34744:	bvs	fe845934 <strspn@plt+0xfe82cf2c>
   34748:	andls	r3, r0, #48, 4
   3474c:			; <UNDEFINED> instruction: 0x46294a10
   34750:			; <UNDEFINED> instruction: 0xf01c447a
   34754:			; <UNDEFINED> instruction: 0xe7d1fe5d
   34758:	svc	0x002af7e3
   3475c:	andeq	lr, r8, ip, ror #11
   34760:	andeq	r0, r0, r8, asr #4
   34764:	ldrdeq	lr, [r8], -r0
   34768:	andeq	r0, r3, lr, asr #24
   3476c:	andeq	r2, r5, sl, lsl r4
   34770:			; <UNDEFINED> instruction: 0xfffffc03
   34774:			; <UNDEFINED> instruction: 0xfffffc17
   34778:	andeq	r0, r0, ip, lsr #4
   3477c:	andeq	lr, r8, r0, ror #10
   34780:			; <UNDEFINED> instruction: 0xfffffc4f
   34784:			; <UNDEFINED> instruction: 0xfffffb91
   34788:	andeq	r2, r5, ip, lsl #7
   3478c:	andeq	r7, r7, r8, lsl r7
   34790:	muleq	r3, r0, fp
   34794:	movwcs	fp, #49488	; 0xc150
   34798:	andeq	pc, r1, r3, lsl #22
   3479c:	ldmdblt	fp, {r0, r1, r6, fp, sp, lr}
   347a0:			; <UNDEFINED> instruction: 0xf0807a00
   347a4:	ldrbmi	r0, [r0, -r1]!
   347a8:	ldrbmi	r2, [r0, -r0]!
   347ac:	ldrbmi	r2, [r0, -r1]!
   347b0:	stmdavs	fp, {r0, r4, r5, r6, r7, r8, ip, sp, pc}^
   347b4:	bl	fecf6cc4 <strspn@plt+0xfecde2bc>
   347b8:	ldmdble	r3, {r4, r6, r8, r9, sl, fp, ip}
   347bc:	movwcs	fp, #5136	; 0x1410
   347c0:			; <UNDEFINED> instruction: 0xf000680c
   347c4:	blx	f4848 <strspn@plt+0xdbe40>
   347c8:	bvc	2b07d0 <strspn@plt+0x297dc8>
   347cc:	eorcc	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   347d0:	blmi	17294c <strspn@plt+0x159f44>
   347d4:	svclt	0x00144218
   347d8:	andcs	r2, r0, r1
   347dc:			; <UNDEFINED> instruction: 0xf0014041
   347e0:	ldrbmi	r0, [r0, -r1]!
   347e4:	andcs	r7, r0, r9, lsl #20
   347e8:			; <UNDEFINED> instruction: 0xf0014041
   347ec:	ldrbmi	r0, [r0, -r1]!
   347f0:	ldrbmi	r4, [r0, -r8, lsl #12]!
   347f4:	movwcs	fp, #49641	; 0xc1e9
   347f8:	vqdmulh.s<illegal width 8>	d15, d2, d3
   347fc:	stmdbeq	r5, {r4, r5, sl, ip, sp, pc}^
   34800:	ldmdavs	ip, {r0, r1, r3, r7, fp, ip}^
   34804:	svcne	0x0050ebb4
   34808:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   3480c:	stmpl	r9, {r0, r1, r3, r8, fp, ip, lr, pc}
   34810:	andseq	pc, pc, r0
   34814:	blx	bd020 <strspn@plt+0xa4618>
   34818:			; <UNDEFINED> instruction: 0xf851f000
   3481c:	andsmi	r2, r0, #37	; 0x25
   34820:	andcs	fp, r1, r4, lsl pc
   34824:	bvc	67c82c <strspn@plt+0x663e24>
   34828:	submi	fp, r1, r0, lsr ip
   3482c:	andeq	pc, r1, r1
   34830:			; <UNDEFINED> instruction: 0x46084770
   34834:	svclt	0x00004770
   34838:			; <UNDEFINED> instruction: 0x4603b5f8
   3483c:	bvc	60e84 <strspn@plt+0x4847c>
   34840:	ldmdavs	ip, {r0, r1, r2, r3, r9, sl, lr}^
   34844:	ldmdavs	lr, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   34848:	teqlt	ip, r5, lsr #12
   3484c:			; <UNDEFINED> instruction: 0xf8562500
   34850:			; <UNDEFINED> instruction: 0xf01e0b04
   34854:	stccc	8, cr15, [r1], {179}	; 0xb3
   34858:	mvnsle	r4, r5, lsl #8
   3485c:	blx	fec3b644 <strspn@plt+0xfec22c3c>
   34860:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   34864:	stccs	13, cr11, [r0], {248}	; 0xf8
   34868:	ldmdavs	lr, {r2, r3, r4, r5, r6, r7, ip, lr, pc}
   3486c:	svclt	0x0000e7ee
   34870:	movlt	fp, #-939524094	; 0xc8000002
   34874:	svcmi	0x00f8e92d
   34878:	streq	pc, [ip, -r0, lsl #2]
   3487c:	stccc	8, cr15, [r4], {23}
   34880:			; <UNDEFINED> instruction: 0xf8d14693
   34884:	strmi	sl, [r9], r0
   34888:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3488c:	stcmi	8, cr15, [r8], {87}	; 0x57
   34890:	cmnlt	r4, r3, ror #3
   34894:	stcvs	8, cr15, [ip], {87}	; 0x57
   34898:			; <UNDEFINED> instruction: 0xf8562500
   3489c:			; <UNDEFINED> instruction: 0xf01e0b04
   348a0:	stccc	8, cr15, [r1], {141}	; 0x8d
   348a4:	mvnsle	r4, r5, lsl #8
   348a8:	andle	r4, r2, sl, lsr #11
   348ac:	ldmfd	sp!, {sp}
   348b0:			; <UNDEFINED> instruction: 0xf1088ff8
   348b4:	strcc	r0, [ip, -r1, lsl #16]
   348b8:	andle	r4, sp, r3, asr #11
   348bc:	stccc	8, cr15, [r4], {23}
   348c0:	svcge	0x0004f859
   348c4:	stcmi	8, cr15, [r8], {87}	; 0x57
   348c8:	mvnle	r2, r0, lsl #22
   348cc:	stcvs	8, cr15, [ip], {87}	; 0x57
   348d0:	stccs	6, cr4, [r0], {37}	; 0x25
   348d4:	strb	sp, [r7, r0, ror #3]!
   348d8:	pop	{r0, sp}
   348dc:			; <UNDEFINED> instruction: 0x47708ff8
   348e0:	ldrbmi	r2, [r0, -r1]!
   348e4:	stmdbeq	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   348e8:	ldclne	8, cr6, [r7], #-300	; 0xfffffed4
   348ec:	stmdavs	r8, {r2, r9, sl, lr}
   348f0:	stmdble	pc, {r0, r1, r2, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   348f4:	andcs	r4, r4, #13631488	; 0xd00000
   348f8:			; <UNDEFINED> instruction: 0xf01d4639
   348fc:	stmdavs	fp!, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   34900:	bne	ffebcd08 <strspn@plt+0xffea4300>
   34904:	mlavs	r8, r2, r0, r0
   34908:	addeq	lr, r3, r0, lsl #22
   3490c:	svc	0x00a2f7e3
   34910:	rsbvs	r6, pc, r8, lsr #16
   34914:	eorcc	pc, r6, r0, asr r8	; <UNPREDICTABLE>
   34918:	ldreq	pc, [pc], #-4	; 34920 <strspn@plt+0x1bf18>
   3491c:	blx	bd128 <strspn@plt+0xa4720>
   34920:	msrmi	CPSR_xc, #4, 8	; 0x4000000
   34924:	eorcc	pc, r6, r0, asr #16
   34928:	svclt	0x0000bdf8
   3492c:	blx	fd566 <strspn@plt+0xe4b5e>
   34930:			; <UNDEFINED> instruction: 0xf7ff1102
   34934:	svclt	0x0000bfd7
   34938:	ldrblt	fp, [r0, #-449]!	; 0xfffffe3f
   3493c:	blx	17dd76 <strspn@plt+0x16536e>
   34940:	strmi	r0, [r4], -r1, lsl #10
   34944:	and	r2, r3, r0, lsl #12
   34948:	strcc	r7, [ip], #-550	; 0xfffffdda
   3494c:	andle	r4, ip, ip, lsr #5
   34950:	bcs	4eae0 <strspn@plt+0x360d8>
   34954:	stmdavs	r0!, {r3, r4, r5, r6, r7, ip, lr, pc}
   34958:	swpcs	r0, r2, [r0]	; <UNPREDICTABLE>
   3495c:			; <UNDEFINED> instruction: 0xf7e3340c
   34960:			; <UNDEFINED> instruction: 0xf804ef7a
   34964:	adcmi	r6, ip, #4, 24	; 0x400
   34968:	ldfltp	f5, [r0, #-968]!	; 0xfffffc38
   3496c:	svclt	0x00004770
   34970:	movwcs	fp, #49489	; 0xc151
   34974:	tsteq	r1, r3, lsl #22	; <UNPREDICTABLE>
   34978:	andcc	r7, ip, r3, lsl #20
   3497c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   34980:	stccc	8, cr15, [r4], {-0}
   34984:	mvnsle	r4, r8, lsl #5
   34988:	svclt	0x00004770
   3498c:			; <UNDEFINED> instruction: 0xf01d210c
   34990:	svclt	0x0000b8e7
   34994:			; <UNDEFINED> instruction: 0x4605b570
   34998:	strcs	fp, [ip], #-345	; 0xfffffea7
   3499c:	blx	13e1a6 <strspn@plt+0x12579e>
   349a0:			; <UNDEFINED> instruction: 0xf8540401
   349a4:			; <UNDEFINED> instruction: 0xf7e30c0c
   349a8:			; <UNDEFINED> instruction: 0xf844edb0
   349ac:	adcmi	r6, ip, #12, 26	; 0x300
   349b0:			; <UNDEFINED> instruction: 0x4628d1f7
   349b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   349b8:	stclt	7, cr15, [r4, #908]!	; 0x38c
   349bc:	strdlt	fp, [pc], r0	; <UNPREDICTABLE>
   349c0:	blge	c7a7c <strspn@plt+0xaf074>
   349c4:			; <UNDEFINED> instruction: 0x2120460a
   349c8:	movwne	lr, #2509	; 0x9cd
   349cc:	stmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}
   349d0:	strmi	r2, [r5], -r0, lsl #6
   349d4:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   349d8:			; <UNDEFINED> instruction: 0xf04f912d
   349dc:			; <UNDEFINED> instruction: 0xf0180100
   349e0:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   349e4:			; <UNDEFINED> instruction: 0x4604d13b
   349e8:	rsbcs	r4, r8, #1048576	; 0x100000
   349ec:			; <UNDEFINED> instruction: 0xf7e3a812
   349f0:	ldmib	sp, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   349f4:	bls	282214 <strspn@plt+0x26980c>
   349f8:	ldrls	r4, [r1], #-1576	; 0xfffff9d8
   349fc:	tstls	r0, #0, 10
   34a00:	ldrbne	sl, [r3, sl, lsl #18]
   34a04:			; <UNDEFINED> instruction: 0x2320e9cd
   34a08:	ldrbne	r9, [r7, r8, lsl #20]!
   34a0c:			; <UNDEFINED> instruction: 0x4008f8bd
   34a10:	ldrvs	lr, [lr, -sp, asr #19]
   34a14:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   34a18:			; <UNDEFINED> instruction: 0xf8bd2322
   34a1c:	movwcs	r2, #20
   34a20:	strmi	lr, [sl, #-2509]	; 0xfffff633
   34a24:			; <UNDEFINED> instruction: 0xf8bd2500
   34a28:	stmib	sp, {r1, r3, lr}^
   34a2c:	movwcs	r2, #782	; 0x30e
   34a30:			; <UNDEFINED> instruction: 0x200cf8bd
   34a34:	strmi	lr, [ip, #-2509]	; 0xfffff633
   34a38:	tstcs	r6, #3358720	; 0x334000
   34a3c:			; <UNDEFINED> instruction: 0xf8bd2300
   34a40:	stmib	sp, {r1, r2, r3, sp}^
   34a44:	movwcs	r2, #792	; 0x318
   34a48:			; <UNDEFINED> instruction: 0x2010f8bd
   34a4c:	tstcs	sl, #3358720	; 0x334000
   34a50:			; <UNDEFINED> instruction: 0xf8bd2300
   34a54:	stmib	sp, {r1, r4, sp}^
   34a58:			; <UNDEFINED> instruction: 0xf003231c
   34a5c:	bmi	273948 <strspn@plt+0x25af40>
   34a60:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   34a64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34a68:	subsmi	r9, sl, sp, lsr #22
   34a6c:	eorlt	sp, pc, r1, lsl #2
   34a70:			; <UNDEFINED> instruction: 0xf7e3bdf0
   34a74:	svclt	0x0000ed9e
   34a78:	muleq	r8, r4, r2
   34a7c:	andeq	r0, r0, r8, asr #4
   34a80:	strdeq	lr, [r8], -lr	; <UNPREDICTABLE>
   34a84:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   34a88:	strle	r0, [r8], #-1874	; 0xfffff8ae
   34a8c:			; <UNDEFINED> instruction: 0xf0186941
   34a90:	stmdami	r5, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   34a94:			; <UNDEFINED> instruction: 0xf0124478
   34a98:	andcs	pc, r0, r9, lsr #25
   34a9c:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   34aa0:			; <UNDEFINED> instruction: 0xff8cf7ff
   34aa4:	stclt	0, cr2, [r8, #-0]
   34aa8:	andeq	r2, r5, r0, lsr r0
   34aac:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   34ab0:	strle	r0, [r8], #-1874	; 0xfffff8ae
   34ab4:			; <UNDEFINED> instruction: 0xf0186941
   34ab8:	stmdami	r5, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   34abc:			; <UNDEFINED> instruction: 0xf0124478
   34ac0:	mulcs	r0, r5, ip
   34ac4:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   34ac8:			; <UNDEFINED> instruction: 0xff78f7ff
   34acc:	stclt	0, cr2, [r8, #-0]
   34ad0:	andeq	r2, r5, r8
   34ad4:	svceq	0x0064f111
   34ad8:			; <UNDEFINED> instruction: 0xf018d001
   34adc:	bmi	1634c0 <strspn@plt+0x14aab8>
   34ae0:			; <UNDEFINED> instruction: 0xf06f2308
   34ae4:			; <UNDEFINED> instruction: 0xf04f0063
   34ae8:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   34aec:	svclt	0x0034f01c
   34af0:	andeq	r0, r3, r2, ror #17
   34af4:			; <UNDEFINED> instruction: 0xf000491a
   34af8:	ldrlt	r0, [r0, #-515]!	; 0xfffffdfd
   34afc:	cfldrsmi	mvf4, [r9], {121}	; 0x79
   34b00:	stmdbgt	r3, {r0, r2, r9, sl, lr}
   34b04:	ldrbtmi	fp, [ip], #-131	; 0xffffff7d
   34b08:	eorvs	r2, r0, r0, lsl #6
   34b0c:	adchi	r4, r1, r6, lsl r8
   34b10:			; <UNDEFINED> instruction: 0xf01b4478
   34b14:	movwlt	pc, #3327	; 0xcff	; <UNPREDICTABLE>
   34b18:			; <UNDEFINED> instruction: 0x23204601
   34b1c:	cmnvc	r3, r0, lsr #27
   34b20:			; <UNDEFINED> instruction: 0xf7e3220a
   34b24:			; <UNDEFINED> instruction: 0xf035edb8
   34b28:	strmi	r0, [r4], -r3, lsl #10
   34b2c:	rsbscs	fp, ip, r8, lsl pc
   34b30:	stmdbmi	lr, {r0, r1, r2, r3, ip, lr, pc}
   34b34:	eorvc	r2, r3, r0, lsl #6
   34b38:	andls	r4, r0, sl, lsr #12
   34b3c:	stmdami	ip, {r0, r3, r4, r5, r6, sl, lr}
   34b40:	tstcc	ip, r2, lsl #8
   34b44:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
   34b48:			; <UNDEFINED> instruction: 0xf94af01c
   34b4c:	andlt	fp, r3, r8, lsl #2
   34b50:	stmdami	r8, {r4, r5, r8, sl, fp, ip, sp, pc}
   34b54:	andlt	r4, r3, r8, ror r4
   34b58:	strcc	fp, [r5], #-3376	; 0xfffff2d0
   34b5c:	strb	r2, [r8, r0, lsr #32]!
   34b60:	strheq	r6, [r3], -r8
   34b64:	andeq	pc, sl, r6, ror #8
   34b68:	andeq	r7, r7, ip, ror r4
   34b6c:	andeq	r7, r7, r0, asr r4
   34b70:	andeq	pc, sl, r6, lsr #8
   34b74:	andeq	pc, sl, r8, lsl r4	; <UNPREDICTABLE>
   34b78:			; <UNDEFINED> instruction: 0x4604b510
   34b7c:			; <UNDEFINED> instruction: 0xffbaf7ff
   34b80:	ldrmi	r2, [r9], -r0, lsl #6
   34b84:	strtmi	r4, [r0], -r2, lsl #12
   34b88:	pop	{r1, r2, r9, ip, sp}
   34b8c:			; <UNDEFINED> instruction: 0xf01c4010
   34b90:	svclt	0x0000bee3
   34b94:	bl	6207c <strspn@plt+0x49674>
   34b98:	cfstrsmi	mvf0, [ip, #-516]	; 0xfffffdfc
   34b9c:	ldrbtmi	r6, [sp], #-2401	; 0xfffff69f
   34ba0:	blx	17f0c0a <strspn@plt+0x17d8202>
   34ba4:			; <UNDEFINED> instruction: 0xf0124628
   34ba8:	stmibvs	r0!, {r0, r5, sl, fp, ip, sp, lr, pc}
   34bac:			; <UNDEFINED> instruction: 0xffe4f7ff
   34bb0:			; <UNDEFINED> instruction: 0xf01369a3
   34bb4:	tstle	r1, r0, asr #30
   34bb8:	ldclt	0, cr2, [r8, #-288]!	; 0xfffffee0
   34bbc:			; <UNDEFINED> instruction: 0xf0124628
   34bc0:	blhi	fe873c1c <strspn@plt+0xfe85b214>
   34bc4:	cdp2	0, 1, cr15, cr6, cr4, {0}
   34bc8:	ldclt	0, cr2, [r8, #-288]!	; 0xfffffee0
   34bcc:	andeq	r1, r5, r6, lsr #30
   34bd0:	ldrb	r2, [pc, r0, lsl #2]
   34bd4:	ldrlt	r6, [r0, #-2369]	; 0xfffff6bf
   34bd8:	svceq	0x0064f111
   34bdc:	andle	r4, sl, r4, lsl #12
   34be0:			; <UNDEFINED> instruction: 0xf9f4f018
   34be4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   34be8:	stc2	0, cr15, [r0], {18}
   34bec:	tstcs	r1, r0, lsr #12
   34bf0:			; <UNDEFINED> instruction: 0x4010e8bd
   34bf4:	bmi	1eeb34 <strspn@plt+0x1d612c>
   34bf8:			; <UNDEFINED> instruction: 0xf06f2308
   34bfc:			; <UNDEFINED> instruction: 0xf04f0063
   34c00:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   34c04:	mcr2	0, 5, pc, cr8, cr12, {0}	; <UNPREDICTABLE>
   34c08:	svclt	0x0000e7ec
   34c0c:	ldrdeq	r1, [r5], -lr
   34c10:	andeq	r0, r3, sl, asr #15
   34c14:			; <UNDEFINED> instruction: 0x4604b510
   34c18:			; <UNDEFINED> instruction: 0xf0186941
   34c1c:	stmdami	r4, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   34c20:			; <UNDEFINED> instruction: 0xf0124478
   34c24:	blhi	873bb8 <strspn@plt+0x85b1b0>
   34c28:	stc2l	0, cr15, [r4, #16]!
   34c2c:	ldclt	0, cr2, [r0, #-288]	; 0xfffffee0
   34c30:	andeq	r1, r5, r4, lsr #29
   34c34:	addlt	fp, r3, r0, lsr r5
   34c38:	strmi	r4, [r4], -lr, lsl #26
   34c3c:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   34c40:			; <UNDEFINED> instruction: 0xff48f7ff
   34c44:			; <UNDEFINED> instruction: 0xf0124628
   34c48:	stmibvs	r1!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   34c4c:			; <UNDEFINED> instruction: 0xf0184620
   34c50:	strtmi	pc, [r8], -r7, lsl #22
   34c54:	blx	ff2f0ca6 <strspn@plt+0xff2d829e>
   34c58:	movwcs	r4, #2567	; 0xa07
   34c5c:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   34c60:	movwcs	lr, #2509	; 0x9cd
   34c64:	ldrmi	r4, [r9], -r5, lsl #20
   34c68:			; <UNDEFINED> instruction: 0xf01c447a
   34c6c:	ldrdcs	pc, [r8], #-177	; 0xffffff4f
   34c70:	ldclt	0, cr11, [r0, #-12]!
   34c74:	andeq	r1, r5, r6, lsl #29
   34c78:			; <UNDEFINED> instruction: 0x000774b6
   34c7c:	andeq	r0, r3, r0, asr r8
   34c80:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   34c84:			; <UNDEFINED> instruction: 0xf5adb5f0
   34c88:	cdpmi	13, 1, cr5, cr13, cr0, {4}
   34c8c:	ldrbtmi	fp, [ip], #131	; 0x83
   34c90:	strpl	pc, [r0, #1293]	; 0x50d
   34c94:	strcc	r4, [r4, #-1647]	; 0xfffff991
   34c98:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   34c9c:			; <UNDEFINED> instruction: 0x463b4614
   34ca0:	andeq	pc, r1, #268435460	; 0x10000004
   34ca4:	eorvs	r6, lr, r6, lsr r8
   34ca8:	streq	pc, [r0], -pc, asr #32
   34cac:	blx	ffef0d0e <strspn@plt+0xffed8306>
   34cb0:	ldcle	8, cr2, [r1, #-0]
   34cb4:			; <UNDEFINED> instruction: 0x5600e9d4
   34cb8:	stfccd	f3, [r4, #-472]	; 0xfffffe28
   34cbc:	and	r2, r2, r0, lsl #8
   34cc0:	adcmi	r3, r6, #16777216	; 0x1000000
   34cc4:			; <UNDEFINED> instruction: 0xf855d008
   34cc8:	ldrtmi	r1, [r8], -r4, lsl #30
   34ccc:	bl	ff4f2c60 <strspn@plt+0xff4da258>
   34cd0:	mvnsle	r2, r0, lsl #16
   34cd4:	and	r2, r0, r1
   34cd8:	stmdbmi	sl, {sp}
   34cdc:	orrpl	pc, r0, #54525952	; 0x3400000
   34ce0:	movwcc	r4, #18951	; 0x4a07
   34ce4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   34ce8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   34cec:	qaddle	r4, r1, r3
   34cf0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   34cf4:	ldcllt	0, cr11, [r0, #12]!
   34cf8:	mrrc	7, 14, pc, sl, cr3	; <UNPREDICTABLE>
   34cfc:	ldrdeq	sp, [r8], -r2
   34d00:	andeq	r0, r0, r8, asr #4
   34d04:	andeq	sp, r8, ip, ror pc
   34d08:	mvnsmi	lr, #737280	; 0xb4000
   34d0c:	ldmib	r1, {r0, r3, r7, r9, sl, lr}^
   34d10:	strmi	r8, [r7], -r0, lsl #12
   34d14:			; <UNDEFINED> instruction: 0xf1a8b17e
   34d18:	strcs	r0, [r0], #-1284	; 0xfffffafc
   34d1c:	adcmi	lr, r6, #1
   34d20:			; <UNDEFINED> instruction: 0xf855d009
   34d24:	ldrtmi	r1, [r8], -r4, lsl #30
   34d28:			; <UNDEFINED> instruction: 0xf7e33401
   34d2c:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   34d30:	pop	{r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   34d34:			; <UNDEFINED> instruction: 0xf8d983f8
   34d38:	adcsmi	r3, r3, #8
   34d3c:			; <UNDEFINED> instruction: 0x1c73d906
   34d40:	andcc	pc, r4, r9, asr #17
   34d44:	eorvc	pc, r6, r8, asr #16
   34d48:	mvnshi	lr, #12386304	; 0xbd0000
   34d4c:			; <UNDEFINED> instruction: 0xf1094640
   34d50:	andcs	r0, r4, #8, 2
   34d54:			; <UNDEFINED> instruction: 0xff2af01c
   34d58:	ldrdvs	pc, [r4], -r9
   34d5c:			; <UNDEFINED> instruction: 0xf8c91c73
   34d60:	strmi	r3, [r0], r4
   34d64:	andeq	pc, r0, r9, asr #17
   34d68:	eorvc	pc, r6, r8, asr #16
   34d6c:	svclt	0x0000e7ec
   34d70:	addlt	fp, r5, r0, lsr r5
   34d74:	stcge	12, cr4, [r9, #-64]	; 0xffffffc0
   34d78:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   34d7c:	mvnscc	pc, #79	; 0x4f
   34d80:	strls	r4, [r0], #-1148	; 0xfffffb84
   34d84:	ldrbtmi	r4, [ip], #3086	; 0xc0e
   34d88:	andcs	r9, r1, #4194304	; 0x400000
   34d8c:			; <UNDEFINED> instruction: 0xf85c2127
   34d90:	stmdavs	r4!, {r2, lr}
   34d94:			; <UNDEFINED> instruction: 0xf04f9403
   34d98:	strls	r0, [r2, #-1024]	; 0xfffffc00
   34d9c:	bl	ff4f2d30 <strspn@plt+0xff4da328>
   34da0:	blmi	2075c8 <strspn@plt+0x1eebc0>
   34da4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34da8:	blls	10ee18 <strspn@plt+0xf6410>
   34dac:	qaddle	r4, sl, r1
   34db0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   34db4:	bl	fff72d48 <strspn@plt+0xfff5a340>
   34db8:	andeq	r0, r3, ip, ror #14
   34dbc:	ldrdeq	sp, [r8], -sl
   34dc0:	andeq	r0, r0, r8, asr #4
   34dc4:			; <UNDEFINED> instruction: 0x0008debc
   34dc8:			; <UNDEFINED> instruction: 0x4615b570
   34dcc:			; <UNDEFINED> instruction: 0x461e4a19
   34dd0:	vmovne.32	d12[0], r4
   34dd4:	addslt	r4, r0, sl, ror r4
   34dd8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   34ddc:			; <UNDEFINED> instruction: 0xf04f930f
   34de0:	blle	8759e8 <strspn@plt+0x85cfe0>
   34de4:			; <UNDEFINED> instruction: 0x21276843
   34de8:	strls	r4, [r2], #-2580	; 0xfffff5ec
   34dec:	ldrbtmi	sl, [sl], #-3077	; 0xfffff3fb
   34df0:	movwcs	lr, #2509	; 0x9cd
   34df4:			; <UNDEFINED> instruction: 0x46204b12
   34df8:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
   34dfc:			; <UNDEFINED> instruction: 0xf7ff447a
   34e00:	mrcne	15, 3, APSR_nzcv, cr2, cr7, {5}
   34e04:	strtmi	r4, [r9], -r0, lsr #12
   34e08:	ldc	7, cr15, [sl], {227}	; 0xe3
   34e0c:	svclt	0x00a42800
   34e10:	strtpl	r2, [fp], #-768	; 0xfffffd00
   34e14:	blmi	24764c <strspn@plt+0x22ec44>
   34e18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34e1c:	blls	40ee8c <strspn@plt+0x3f6484>
   34e20:	qaddle	r4, sl, r4
   34e24:	ldcllt	0, cr11, [r0, #-64]!	; 0xffffffc0
   34e28:	rscscc	pc, pc, pc, asr #32
   34e2c:			; <UNDEFINED> instruction: 0xf7e3e7f2
   34e30:	svclt	0x0000ebc0
   34e34:	andeq	sp, r8, ip, lsl #29
   34e38:	andeq	r0, r0, r8, asr #4
   34e3c:	strdeq	r0, [r3], -lr
   34e40:	andeq	r0, r3, r2, lsl #14
   34e44:	andeq	r0, r3, ip, asr #14
   34e48:	andeq	sp, r8, r8, asr #28
   34e4c:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   34e50:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   34e54:			; <UNDEFINED> instruction: 0xf5adb5f0
   34e58:	cdpmi	13, 1, cr5, cr12, cr0, {4}
   34e5c:	ldrbtmi	fp, [ip], #131	; 0x83
   34e60:	strpl	pc, [r0, #1293]	; 0x50d
   34e64:	strcc	r4, [r4, #-1647]	; 0xfffff991
   34e68:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   34e6c:			; <UNDEFINED> instruction: 0x463a4614
   34e70:	eorvs	r6, lr, r6, lsr r8
   34e74:	streq	pc, [r0], -pc, asr #32
   34e78:			; <UNDEFINED> instruction: 0xffa6f7ff
   34e7c:	blle	47ee84 <strspn@plt+0x46647c>
   34e80:			; <UNDEFINED> instruction: 0x5600e9d4
   34e84:	stfccd	f3, [r4, #-472]	; 0xfffffe28
   34e88:	and	r2, r2, r0, lsl #8
   34e8c:	adcmi	r3, r6, #16777216	; 0x1000000
   34e90:			; <UNDEFINED> instruction: 0xf855d008
   34e94:	ldrtmi	r1, [r8], -r4, lsl #30
   34e98:	b	ffb72e2c <strspn@plt+0xffb5a424>
   34e9c:	mvnsle	r2, r0, lsl #16
   34ea0:	and	r2, r0, r1
   34ea4:	stmdbmi	sl, {sp}
   34ea8:	orrpl	pc, r0, #54525952	; 0x3400000
   34eac:	movwcc	r4, #18951	; 0x4a07
   34eb0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   34eb4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   34eb8:	qaddle	r4, r1, r3
   34ebc:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   34ec0:	ldcllt	0, cr11, [r0, #12]!
   34ec4:	bl	1d72e58 <strspn@plt+0x1d5a450>
   34ec8:	andeq	sp, r8, r2, lsl #28
   34ecc:	andeq	r0, r0, r8, asr #4
   34ed0:			; <UNDEFINED> instruction: 0x0008ddb0
   34ed4:	svcmi	0x00f0e92d
   34ed8:	stmdavs	lr, {r0, r1, r7, ip, sp, pc}
   34edc:	svclt	0x00d82e00
   34ee0:	ldcle	3, cr2, [r6, #-0]
   34ee4:	svcne	0x0080f5b6
   34ee8:			; <UNDEFINED> instruction: 0xf1014607
   34eec:	ldrmi	r0, [r0], ip, lsl #22
   34ef0:			; <UNDEFINED> instruction: 0xf44fbfa8
   34ef4:			; <UNDEFINED> instruction: 0xf1061680
   34ef8:	strmi	r0, [sp], -r7, lsl #20
   34efc:	beq	ffaef840 <strspn@plt+0xffad6e38>
   34f00:	beq	131330 <strspn@plt+0x118928>
   34f04:	beq	130fb4 <strspn@plt+0x1185ac>
   34f08:			; <UNDEFINED> instruction: 0xf01c4650
   34f0c:	strmi	pc, [r1], r1, lsr #28
   34f10:	svcne	0x0004f855
   34f14:	strbmi	fp, [fp], -r9, lsr #3
   34f18:			; <UNDEFINED> instruction: 0x46384652
   34f1c:	blx	17f0f7c <strspn@plt+0x17d8574>
   34f20:	blle	3bef28 <strspn@plt+0x3a6520>
   34f24:	and	r2, r3, r0, lsl #2
   34f28:			; <UNDEFINED> instruction: 0xff90f7ff
   34f2c:			; <UNDEFINED> instruction: 0x1c61b9a8
   34f30:			; <UNDEFINED> instruction: 0x46484632
   34f34:	blx	ffa70f9a <strspn@plt+0xffa58592>
   34f38:	cfmadd32ne	mvax2, mvfx4, mvfx4, mvfx2
   34f3c:			; <UNDEFINED> instruction: 0x46214638
   34f40:	ldrbmi	sp, [sp, #-2802]	; 0xfffff50e
   34f44:	strbmi	sp, [r8], -r4, ror #3
   34f48:	movwls	r2, #4864	; 0x1300
   34f4c:	b	ff772ee0 <strspn@plt+0xff75a4d8>
   34f50:	ldrmi	r9, [r8], -r1, lsl #22
   34f54:	pop	{r0, r1, ip, sp, pc}
   34f58:	strdls	r8, [r1], -r0
   34f5c:			; <UNDEFINED> instruction: 0xf7e34648
   34f60:	blls	afab8 <strspn@plt+0x970b0>
   34f64:	andlt	r4, r3, r8, lsl r6
   34f68:	svchi	0x00f0e8bd
   34f6c:			; <UNDEFINED> instruction: 0x4605b570
   34f70:			; <UNDEFINED> instruction: 0xf7ff460e
   34f74:	strtmi	pc, [r8], -r9, asr #29
   34f78:			; <UNDEFINED> instruction: 0xf7e32100
   34f7c:			; <UNDEFINED> instruction: 0xb1a8ed2c
   34f80:	strmi	r4, [r1], -r4, lsl #12
   34f84:			; <UNDEFINED> instruction: 0xf7e34628
   34f88:	cmplt	r0, r6, ror sl
   34f8c:	strtmi	r4, [r9], -r8, lsl #16
   34f90:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   34f94:	blx	1ef2f56 <strspn@plt+0x1eda54e>
   34f98:			; <UNDEFINED> instruction: 0x46204631
   34f9c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   34fa0:			; <UNDEFINED> instruction: 0x4620e6b2
   34fa4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   34fa8:	blt	feb72f3c <strspn@plt+0xfeb5a534>
   34fac:	svclt	0x0000bd70
   34fb0:	andeq	r0, r3, lr, lsl #11
   34fb4:	mvnsmi	lr, sp, lsr #18
   34fb8:			; <UNDEFINED> instruction: 0xf8df460d
   34fbc:	addlt	r1, r4, r4, asr #11
   34fc0:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   34fc4:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   34fc8:	stmpl	sl, {r0, r1, r6, r7, sl, fp, sp, lr}
   34fcc:	andls	r6, r3, #1179648	; 0x120000
   34fd0:	andeq	pc, r0, #79	; 0x4f
   34fd4:	ldrcs	pc, [r0, #2271]!	; 0x8df
   34fd8:	blcs	461c8 <strspn@plt+0x2d7c0>
   34fdc:	mvnshi	pc, r0
   34fe0:			; <UNDEFINED> instruction: 0xf012685a
   34fe4:			; <UNDEFINED> instruction: 0xf0000025
   34fe8:	ldmvs	fp, {r2, r5, r6, r7, r8, pc}
   34fec:	bicne	pc, fp, r0, asr #4
   34ff0:	vhsub.s8	d4, d16, d11
   34ff4:	ldm	pc, {r0, r4, r9, pc}^	; <UNPREDICTABLE>
   34ff8:	mvneq	pc, r3, lsl r0	; <UNPREDICTABLE>
   34ffc:	mvneq	r0, pc, ror #3
   35000:	andeq	r0, pc, #1073741883	; 0x4000003b
   35004:	andeq	r0, pc, #-268435456	; 0xf0000000
   35008:	andeq	r0, pc, #-268435456	; 0xf0000000
   3500c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35010:	andeq	r0, pc, #-268435456	; 0xf0000000
   35014:	mvneq	r0, pc, lsl #4
   35018:	andeq	r0, pc, #-268435456	; 0xf0000000
   3501c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35020:	andeq	r0, pc, #-268435456	; 0xf0000000
   35024:	andeq	r0, pc, #-268435456	; 0xf0000000
   35028:	andeq	r0, pc, #-268435456	; 0xf0000000
   3502c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35030:	andeq	r0, pc, #-268435456	; 0xf0000000
   35034:	andeq	r0, pc, #-268435456	; 0xf0000000
   35038:	andeq	r0, pc, #-268435456	; 0xf0000000
   3503c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35040:	andeq	r0, pc, #-268435456	; 0xf0000000
   35044:	andeq	r0, pc, #-268435456	; 0xf0000000
   35048:	andeq	r0, r2, #-268435456	; 0xf0000000
   3504c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35050:	andeq	r0, pc, #-268435456	; 0xf0000000
   35054:	eoreq	r0, r3, #805306370	; 0x30000002
   35058:	mvneq	r0, sp, ror #3
   3505c:	andeq	r0, pc, #-1879048192	; 0x90000000
   35060:	mvneq	r0, pc, lsl #4
   35064:	andeq	r0, pc, #1073741883	; 0x4000003b
   35068:	andseq	r0, fp, #-268435456	; 0xf0000000
   3506c:	andseq	r0, fp, #-268435456	; 0xf0000000
   35070:	andeq	r0, pc, #-268435456	; 0xf0000000
   35074:	mvneq	r0, pc, lsl #4
   35078:	andeq	r0, pc, #1879048199	; 0x70000007
   3507c:	andseq	r0, fp, #-268435456	; 0xf0000000
   35080:	andeq	r0, pc, #-268435456	; 0xf0000000
   35084:	andeq	r0, pc, #-1342177279	; 0xb0000001
   35088:	andeq	r0, pc, #-268435456	; 0xf0000000
   3508c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35090:	andeq	r0, pc, #-268435456	; 0xf0000000
   35094:	andeq	r0, pc, #-268435456	; 0xf0000000
   35098:	andeq	r0, pc, #204, 2	; 0x33
   3509c:	mvneq	r0, sp, ror #3
   350a0:	andeq	r0, pc, #-1342177279	; 0xb0000001
   350a4:	andseq	r0, fp, #-268435456	; 0xf0000000
   350a8:	andeq	r0, pc, #-268435456	; 0xf0000000
   350ac:	andeq	r0, pc, #-268435456	; 0xf0000000
   350b0:	andeq	r0, pc, #-268435456	; 0xf0000000
   350b4:	andeq	r0, pc, #-268435456	; 0xf0000000
   350b8:	andeq	r0, pc, #-1342177279	; 0xb0000001
   350bc:	andeq	r0, pc, #-268435456	; 0xf0000000
   350c0:	andeq	r0, pc, #-268435456	; 0xf0000000
   350c4:	andeq	r0, pc, #-268435456	; 0xf0000000
   350c8:	andeq	r0, pc, #-268435456	; 0xf0000000
   350cc:	andeq	r0, pc, #-268435456	; 0xf0000000
   350d0:	andeq	r0, pc, #-268435456	; 0xf0000000
   350d4:	andeq	r0, pc, #-268435456	; 0xf0000000
   350d8:	andeq	r0, pc, #-268435456	; 0xf0000000
   350dc:	andeq	r0, pc, #-268435456	; 0xf0000000
   350e0:	andeq	r0, pc, #-268435456	; 0xf0000000
   350e4:	andeq	r0, pc, #-268435456	; 0xf0000000
   350e8:	andeq	r0, pc, #-268435456	; 0xf0000000
   350ec:	andeq	r0, pc, #-268435456	; 0xf0000000
   350f0:	andeq	r0, pc, #-268435456	; 0xf0000000
   350f4:	andeq	r0, pc, #-268435456	; 0xf0000000
   350f8:	andeq	r0, pc, #-268435456	; 0xf0000000
   350fc:	andeq	r0, pc, #-268435456	; 0xf0000000
   35100:	andeq	r0, pc, #-268435456	; 0xf0000000
   35104:	andeq	r0, pc, #-268435456	; 0xf0000000
   35108:	andeq	r0, pc, #-268435456	; 0xf0000000
   3510c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35110:	andeq	r0, pc, #-268435456	; 0xf0000000
   35114:	andeq	r0, pc, #-268435456	; 0xf0000000
   35118:	andseq	r0, fp, #-268435456	; 0xf0000000
   3511c:	mvneq	r0, sp, ror #3
   35120:	andeq	r0, pc, #-268435456	; 0xf0000000
   35124:	andeq	r0, pc, #-268435456	; 0xf0000000
   35128:	andeq	r0, pc, #-268435456	; 0xf0000000
   3512c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35130:	mvneq	r0, pc, lsl #4
   35134:	mvneq	r0, sp, ror #3
   35138:	andeq	r0, pc, #-268435456	; 0xf0000000
   3513c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35140:	andeq	r0, pc, #-268435456	; 0xf0000000
   35144:	andeq	r0, pc, #-268435456	; 0xf0000000
   35148:	andeq	r0, pc, #805306370	; 0x30000002
   3514c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35150:	subseq	r0, r9, #1073741885	; 0x4000003d
   35154:	andeq	r0, pc, #-268435456	; 0xf0000000
   35158:	andeq	r0, pc, #-268435456	; 0xf0000000
   3515c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35160:	andeq	r0, pc, #-268435456	; 0xf0000000
   35164:	andeq	r0, pc, #-268435456	; 0xf0000000
   35168:	mvneq	r0, pc, lsl #4
   3516c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35170:	andseq	r0, fp, #-268435456	; 0xf0000000
   35174:	andseq	r0, fp, #-268435456	; 0xf0000000
   35178:	andeq	r0, pc, #-268435456	; 0xf0000000
   3517c:	mvneq	r0, pc, lsl #4
   35180:	mvneq	r0, pc, ror #3
   35184:	mvnseq	r0, pc, lsl #4
   35188:	andeq	r0, pc, #-1879048187	; 0x90000005
   3518c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35190:	mvneq	r0, sp, ror #3
   35194:	mvneq	r0, sp, ror #3
   35198:	mvneq	r0, sp, ror #3
   3519c:	andeq	r0, pc, #1073741883	; 0x4000003b
   351a0:	andeq	r0, pc, #-268435456	; 0xf0000000
   351a4:	andeq	r0, pc, #-268435456	; 0xf0000000
   351a8:	andeq	r0, pc, #-268435456	; 0xf0000000
   351ac:	andeq	r0, pc, #-268435456	; 0xf0000000
   351b0:	andseq	r0, fp, #-268435456	; 0xf0000000
   351b4:	andeq	r0, pc, #-268435456	; 0xf0000000
   351b8:	andeq	r0, pc, #-1342177279	; 0xb0000001
   351bc:	addseq	r0, lr, #-268435456	; 0xf0000000
   351c0:	andeq	r0, pc, #-268435456	; 0xf0000000
   351c4:	andeq	r0, pc, #-268435456	; 0xf0000000
   351c8:	andeq	r0, pc, #144, 4
   351cc:	andeq	r0, pc, #-268435456	; 0xf0000000
   351d0:	andseq	r0, fp, #-268435456	; 0xf0000000
   351d4:	andeq	r0, pc, #-1342177279	; 0xb0000001
   351d8:	andeq	r0, pc, #-268435456	; 0xf0000000
   351dc:	andeq	r0, pc, #-268435456	; 0xf0000000
   351e0:	andeq	r0, pc, #-268435456	; 0xf0000000
   351e4:	andeq	r0, pc, #-268435456	; 0xf0000000
   351e8:	andeq	r0, pc, #-268435456	; 0xf0000000
   351ec:	andeq	r0, pc, #-268435456	; 0xf0000000
   351f0:	andeq	r0, pc, #1073741883	; 0x4000003b
   351f4:	andeq	r0, pc, #1073741883	; 0x4000003b
   351f8:	mvneq	r0, sp, ror #3
   351fc:	andeq	r0, pc, #1073741885	; 0x4000003d
   35200:	andeq	r0, pc, #-268435456	; 0xf0000000
   35204:	eorseq	r0, r0, #48, 4
   35208:	eorseq	r0, r0, #48, 4
   3520c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35210:	andeq	r0, pc, #-268435456	; 0xf0000000
   35214:	andeq	r0, pc, #-268435456	; 0xf0000000
   35218:	andeq	r0, pc, #-268435456	; 0xf0000000
   3521c:	rsbeq	r0, r2, #-268435456	; 0xf0000000
   35220:	andeq	r0, pc, #536870918	; 0x20000006
   35224:	andeq	r0, pc, #-268435456	; 0xf0000000
   35228:	andeq	r0, pc, #-268435456	; 0xf0000000
   3522c:	mvnseq	r0, pc, lsl #4
   35230:	andeq	r0, pc, #-268435456	; 0xf0000000
   35234:	andeq	r0, pc, #-268435456	; 0xf0000000
   35238:	andeq	r0, pc, #-1342177279	; 0xb0000001
   3523c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35240:	andeq	r0, pc, #-268435456	; 0xf0000000
   35244:	andeq	r0, pc, #-268435456	; 0xf0000000
   35248:	andeq	r0, pc, #-268435456	; 0xf0000000
   3524c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35250:	subseq	r0, r9, #-1879048187	; 0x90000005
   35254:	andeq	r0, pc, #-268435456	; 0xf0000000
   35258:	andeq	r0, pc, #-268435456	; 0xf0000000
   3525c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35260:	andeq	r0, pc, #-268435456	; 0xf0000000
   35264:	andeq	r0, pc, #-268435456	; 0xf0000000
   35268:	andeq	r0, pc, #-268435456	; 0xf0000000
   3526c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35270:	andeq	r0, pc, #-268435456	; 0xf0000000
   35274:	andeq	r0, pc, #-268435456	; 0xf0000000
   35278:	andeq	r0, pc, #-268435456	; 0xf0000000
   3527c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35280:	andeq	r0, pc, #-268435456	; 0xf0000000
   35284:	andeq	r0, pc, #-268435456	; 0xf0000000
   35288:	andeq	r0, pc, #-268435456	; 0xf0000000
   3528c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35290:	andeq	r0, pc, #-268435456	; 0xf0000000
   35294:	andeq	r0, pc, #-268435456	; 0xf0000000
   35298:	andeq	r0, pc, #536870918	; 0x20000006
   3529c:	andeq	r0, pc, #-268435456	; 0xf0000000
   352a0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352a4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352a8:	eoreq	r0, r3, #805306370	; 0x30000002
   352ac:	andeq	r0, pc, #-268435456	; 0xf0000000
   352b0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352b4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352b8:	andeq	r0, pc, #-268435456	; 0xf0000000
   352bc:	andeq	r0, pc, #-268435456	; 0xf0000000
   352c0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352c4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352c8:	andeq	r0, pc, #-268435456	; 0xf0000000
   352cc:	andeq	r0, pc, #-268435456	; 0xf0000000
   352d0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352d4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352d8:	andeq	r0, pc, #-268435456	; 0xf0000000
   352dc:	andeq	r0, pc, #-268435456	; 0xf0000000
   352e0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352e4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352e8:	andeq	r0, pc, #-268435456	; 0xf0000000
   352ec:	andeq	r0, pc, #-268435456	; 0xf0000000
   352f0:	andeq	r0, pc, #-268435456	; 0xf0000000
   352f4:	andeq	r0, pc, #-268435456	; 0xf0000000
   352f8:	andeq	r0, pc, #-268435456	; 0xf0000000
   352fc:	andeq	r0, pc, #-268435456	; 0xf0000000
   35300:	andeq	r0, pc, #-268435456	; 0xf0000000
   35304:	andeq	r0, pc, #-268435456	; 0xf0000000
   35308:	mvneq	r0, pc, lsl #4
   3530c:	andeq	r0, pc, #1073741883	; 0x4000003b
   35310:	andeq	r0, pc, #-268435456	; 0xf0000000
   35314:	mvneq	r0, pc, lsl #4
   35318:	mvneq	r0, pc, lsl #4
   3531c:	andeq	r0, pc, #536870912	; 0x20000000
   35320:	andeq	r0, pc, #-268435456	; 0xf0000000
   35324:	andeq	r0, pc, #-268435456	; 0xf0000000
   35328:	andseq	r0, fp, #-268435456	; 0xf0000000
   3532c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35330:	andeq	r0, pc, #-268435456	; 0xf0000000
   35334:	mvnseq	r0, pc, lsl #4
   35338:	andeq	r0, pc, #-1879048186	; 0x90000006
   3533c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35340:	andeq	r0, pc, #-268435456	; 0xf0000000
   35344:	andeq	r0, pc, #-268435456	; 0xf0000000
   35348:	andeq	r0, pc, #-268435456	; 0xf0000000
   3534c:	eoreq	r0, r3, #-268435456	; 0xf0000000
   35350:	andeq	r0, pc, #-268435456	; 0xf0000000
   35354:	andeq	r0, pc, #-268435456	; 0xf0000000
   35358:	andeq	r0, pc, #-268435456	; 0xf0000000
   3535c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35360:	andeq	r0, pc, #-268435456	; 0xf0000000
   35364:	mvneq	r0, sp, ror #3
   35368:	mvneq	r0, sp, ror #3
   3536c:	andeq	r0, pc, #1073741883	; 0x4000003b
   35370:	andeq	r0, pc, #-268435456	; 0xf0000000
   35374:	andeq	r0, pc, #-268435456	; 0xf0000000
   35378:	andeq	r0, pc, #-268435456	; 0xf0000000
   3537c:	andeq	r0, pc, #-268435456	; 0xf0000000
   35380:	andseq	r0, fp, #-268435456	; 0xf0000000
   35384:	andeq	r0, pc, #-268435456	; 0xf0000000
   35388:	andeq	r0, pc, #1073741883	; 0x4000003b
   3538c:	andseq	r0, fp, #-268435456	; 0xf0000000
   35390:	stmibvs	r3!, {r0, r1, r3, r4, r9}
   35394:	ldmdale	fp, {r2, r8, r9, fp, sp}
   35398:	ldmdble	fp, {r1, r8, r9, fp, sp}
   3539c:	strtmi	r6, [sl], -r1, ror #20
   353a0:			; <UNDEFINED> instruction: 0xf7ff4620
   353a4:	stmdblt	r0!, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   353a8:	strtmi	r6, [sl], -r1, lsr #20
   353ac:			; <UNDEFINED> instruction: 0xf7ff4620
   353b0:	bmi	1df4554 <strspn@plt+0x1ddbb4c>
   353b4:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
   353b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   353bc:	subsmi	r9, sl, r3, lsl #22
   353c0:	sbcshi	pc, ip, r0, asr #32
   353c4:	pop	{r2, ip, sp, pc}
   353c8:	blmi	1c95b90 <strspn@plt+0x1c7d188>
   353cc:			; <UNDEFINED> instruction: 0xe60758d3
   353d0:	andle	r2, r1, r5, lsl #22
   353d4:	strb	r2, [ip, r0]!
   353d8:	strtmi	r6, [sl], -r1, ror #20
   353dc:			; <UNDEFINED> instruction: 0xf7ff4620
   353e0:			; <UNDEFINED> instruction: 0xe7e6fd35
   353e4:	strtmi	r6, [sl], -r1, ror #18
   353e8:			; <UNDEFINED> instruction: 0xf7ff4620
   353ec:	stmdacs	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
   353f0:	stmibvs	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   353f4:	strtmi	r4, [r0], -sl, lsr #12
   353f8:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   353fc:	stmdbvs	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   35400:	strtmi	r4, [r0], -sl, lsr #12
   35404:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   35408:	bicsle	r2, r2, r0, lsl #16
   3540c:	strtmi	r6, [sl], -r1, ror #19
   35410:			; <UNDEFINED> instruction: 0xf7ff4620
   35414:	bfi	pc, fp, (invalid: 26:12)	; <UNPREDICTABLE>
   35418:			; <UNDEFINED> instruction: 0xf10007d3
   3541c:			; <UNDEFINED> instruction: 0xf01280a9
   35420:	sbcle	r0, r6, r4, lsr #32
   35424:	strtmi	r6, [sl], -r1, ror #18
   35428:			; <UNDEFINED> instruction: 0xf7ff4620
   3542c:	strb	pc, [r0, pc, lsl #26]	; <UNPREDICTABLE>
   35430:	strtmi	r6, [sl], -r1, ror #18
   35434:			; <UNDEFINED> instruction: 0xf7ff4620
   35438:	stmdacs	r0, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
   3543c:			; <UNDEFINED> instruction: 0xe7d8d1b9
   35440:	strtmi	r6, [sl], -r1, ror #18
   35444:			; <UNDEFINED> instruction: 0xf7ff4620
   35448:	stmdacs	r0, {r0, r8, sl, fp, ip, sp, lr, pc}
   3544c:	stmibvs	r1!, {r0, r4, r5, r7, r8, ip, lr, pc}
   35450:	strtmi	r4, [r0], -sl, lsr #12
   35454:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   35458:	ldmib	r4, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   3545c:			; <UNDEFINED> instruction: 0xf5b26205
   35460:	ldrmi	r1, [r7], -r0, lsl #31
   35464:			; <UNDEFINED> instruction: 0xf44fbf28
   35468:	rscseq	r1, pc, r0, lsl #15
   3546c:	svclt	0x002c19bf
   35470:	movwcs	r2, #769	; 0x301
   35474:	svclt	0x00082a00
   35478:	blcs	3e084 <strspn@plt+0x2567c>
   3547c:	adcsmi	sp, lr, #-2147483606	; 0x8000002a
   35480:	strbtmi	sp, [r8], r8, lsr #5
   35484:	stmdbls	r0, {r0, r3, sp, lr, pc}
   35488:	strtmi	r4, [r0], -sl, lsr #12
   3548c:	ldc2l	7, cr15, [lr], {255}	; 0xff
   35490:	orrle	r2, lr, r0, lsl #16
   35494:	adcsmi	r3, r7, #8, 12	; 0x800000
   35498:			; <UNDEFINED> instruction: 0x4643d99c
   3549c:	ldrtmi	r2, [r1], -r8, lsl #4
   354a0:			; <UNDEFINED> instruction: 0xf0154620
   354a4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   354a8:	ldr	sp, [r3, sp, ror #1]
   354ac:	strtmi	r6, [sl], -r1, ror #18
   354b0:			; <UNDEFINED> instruction: 0xf7ff4620
   354b4:	stmdacs	r0, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   354b8:	andcs	sp, r1, fp, asr #32
   354bc:			; <UNDEFINED> instruction: 0xf104e779
   354c0:			; <UNDEFINED> instruction: 0x462a0114
   354c4:			; <UNDEFINED> instruction: 0xf7ff4620
   354c8:	ldrb	pc, [r2, -r5, lsl #26]!	; <UNPREDICTABLE>
   354cc:	strtmi	r6, [sl], -r1, lsr #19
   354d0:			; <UNDEFINED> instruction: 0xf7ff4620
   354d4:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   354d8:	svcge	0x006bf47f
   354dc:	strtmi	r6, [sl], -r1, ror #19
   354e0:			; <UNDEFINED> instruction: 0xf7ff4620
   354e4:	strb	pc, [r4, -sp, asr #23]!	; <UNPREDICTABLE>
   354e8:	strbtmi	r2, [r9], -r2, lsl #4
   354ec:	strcs	r4, [r0], -r0, lsr #12
   354f0:	stmib	sp, {r8, r9, sl, sp}^
   354f4:			; <UNDEFINED> instruction: 0xf0176700
   354f8:			; <UNDEFINED> instruction: 0x462af931
   354fc:	streq	lr, [r0], r4, lsl #22
   35500:	ldmdbvs	r1!, {r5, r9, sl, lr}^
   35504:	stc2	7, cr15, [r2], #1020	; 0x3fc
   35508:			; <UNDEFINED> instruction: 0xf47f2800
   3550c:	ldmibvs	r1!, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
   35510:	strtmi	r4, [r0], -sl, lsr #12
   35514:	blx	fed7351a <strspn@plt+0xfed5ab12>
   35518:	stmdbvs	r1!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}^
   3551c:	strtmi	r2, [r0], -r5, lsl #4
   35520:	blx	1df159a <strspn@plt+0x1dd8b92>
   35524:	stmdacs	r0, {r0, r9, sl, lr}
   35528:	svcge	0x0054f43f
   3552c:	strtmi	r4, [r0], -sl, lsr #12
   35530:	ldc2l	7, cr15, [r0], {255}	; 0xff
   35534:	stmdbvs	r1!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   35538:	strtmi	r2, [r0], -r6, lsl #4
   3553c:	blx	1a715b6 <strspn@plt+0x1a58bae>
   35540:			; <UNDEFINED> instruction: 0xf43f2800
   35544:	stmdbvs	r1, {r0, r1, r2, r6, r8, r9, sl, fp, sp, pc}
   35548:	strtmi	r4, [r0], -sl, lsr #12
   3554c:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   35550:	stmibvs	r1!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   35554:	strtmi	r4, [r0], -sl, lsr #12
   35558:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   3555c:			; <UNDEFINED> instruction: 0xd1ac2800
   35560:	strtmi	r6, [sl], -r1, lsr #19
   35564:			; <UNDEFINED> instruction: 0xf7ff4620
   35568:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   3556c:	ldr	sp, [fp, -r5, lsr #3]
   35570:	strtmi	r6, [sl], -r1, ror #18
   35574:			; <UNDEFINED> instruction: 0xf7ff4620
   35578:	ldr	pc, [sl, -r3, lsl #23]
   3557c:	ldmda	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35580:	muleq	r8, sl, ip
   35584:	andeq	r0, r0, r8, asr #4
   35588:	andeq	sp, r8, r8, lsl #25
   3558c:	andeq	sp, r8, sl, lsr #17
   35590:	andeq	r0, r0, r8, lsr r3
   35594:			; <UNDEFINED> instruction: 0x4604b510
   35598:			; <UNDEFINED> instruction: 0xf7e26800
   3559c:			; <UNDEFINED> instruction: 0x4620efb6
   355a0:			; <UNDEFINED> instruction: 0x4010e8bd
   355a4:	svclt	0x00aef7e2
   355a8:	addlt	fp, r4, r0, ror r5
   355ac:	strmi	r4, [ip], -sp, lsr #28
   355b0:	blge	c8a6c <strspn@plt+0xb0064>
   355b4:	tstcc	r4, lr, ror r4
   355b8:	ldmdbpl	r5!, {r2, r9, sp}^
   355bc:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   355c0:	streq	pc, [r0, #-79]	; 0xffffffb1
   355c4:			; <UNDEFINED> instruction: 0xf0154605
   355c8:	stmdacs	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   355cc:	blls	e9ab8 <strspn@plt+0xd10b0>
   355d0:	svclt	0x00842b78
   355d4:	movwls	r2, #9080	; 0x2378
   355d8:	blcs	6b5ec <strspn@plt+0x52be4>
   355dc:	movtcs	sp, #313	; 0x139
   355e0:	stmiavs	fp!, {r1, r8, r9, ip, pc}
   355e4:	andcs	r2, r1, r8, ror r1
   355e8:	svclt	0x0044079b
   355ec:	movwls	r2, #8976	; 0x2310
   355f0:	blx	fedf1668 <strspn@plt+0xfedd8c60>
   355f4:	strtmi	r9, [r2], -r2, lsl #18
   355f8:	mrsls	r2, LR_irq
   355fc:	strmi	r9, [r6], -r1
   35600:			; <UNDEFINED> instruction: 0xf0184628
   35604:			; <UNDEFINED> instruction: 0x4604f85d
   35608:			; <UNDEFINED> instruction: 0x2008b9b0
   3560c:	blx	fe871684 <strspn@plt+0xfe858c7c>
   35610:	bmi	5dc220 <strspn@plt+0x5c3818>
   35614:			; <UNDEFINED> instruction: 0x4601447a
   35618:	andvs	r4, lr, r8, lsr #12
   3561c:			; <UNDEFINED> instruction: 0xf012604b
   35620:	bmi	535074 <strspn@plt+0x51c66c>
   35624:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   35628:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3562c:	subsmi	r9, sl, r3, lsl #22
   35630:	strtmi	sp, [r0], -sp, lsl #2
   35634:	ldcllt	0, cr11, [r0, #-16]!
   35638:	strcs	r4, [r1], #-1584	; 0xfffff9d0
   3563c:	svc	0x0064f7e2
   35640:	strtmi	lr, [r0], -pc, ror #15
   35644:			; <UNDEFINED> instruction: 0xf0172100
   35648:	strcs	pc, [r1], #-2215	; 0xfffff759
   3564c:			; <UNDEFINED> instruction: 0xf7e2e7e9
   35650:	blcs	1031518 <strspn@plt+0x1018b10>
   35654:	strmi	sp, [r1], -r5, asr #17
   35658:			; <UNDEFINED> instruction: 0xf0174620
   3565c:	strcs	pc, [r1], #-2205	; 0xfffff763
   35660:	svclt	0x0000e7df
   35664:	andeq	sp, r8, ip, lsr #13
   35668:	andeq	r0, r0, r8, asr #4
   3566c:			; <UNDEFINED> instruction: 0xffffff7d
   35670:	andeq	sp, r8, sl, lsr r6
   35674:			; <UNDEFINED> instruction: 0x274cf8df
   35678:			; <UNDEFINED> instruction: 0x374cf8df
   3567c:	push	{r1, r3, r4, r5, r6, sl, lr}
   35680:			; <UNDEFINED> instruction: 0xb0934ff0
   35684:			; <UNDEFINED> instruction: 0x460658d3
   35688:			; <UNDEFINED> instruction: 0xf8df460d
   3568c:	ldmdavs	fp, {r6, r8, r9, sl, pc}
   35690:			; <UNDEFINED> instruction: 0xf04f9311
   35694:			; <UNDEFINED> instruction: 0xf0120300
   35698:	ldmvs	r3!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   3569c:	blcs	206a84 <strspn@plt+0x1ee07c>
   356a0:			; <UNDEFINED> instruction: 0xf8d06804
   356a4:			; <UNDEFINED> instruction: 0xf0009004
   356a8:			; <UNDEFINED> instruction: 0xf8df825e
   356ac:			; <UNDEFINED> instruction: 0xf8df7724
   356b0:	ldrbtmi	r2, [pc], #-1828	; 356b8 <strspn@plt+0x1ccb0>
   356b4:			; <UNDEFINED> instruction: 0x1720f8df
   356b8:			; <UNDEFINED> instruction: 0x5720f8df
   356bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   356c0:	ldrbtmi	r4, [sp], #-1592	; 0xfffff9c8
   356c4:	mcr2	0, 3, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
   356c8:			; <UNDEFINED> instruction: 0xf1052300
   356cc:	stmdavs	r0!, {r2, r3, r4, r5, r6, r9}
   356d0:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   356d4:	strcc	r2, [r8, #768]	; 0x300
   356d8:			; <UNDEFINED> instruction: 0x2704f8df
   356dc:			; <UNDEFINED> instruction: 0xf01b447a
   356e0:			; <UNDEFINED> instruction: 0xf8dff805
   356e4:			; <UNDEFINED> instruction: 0xf8df2700
   356e8:	ldrtmi	r1, [r8], -r0, lsl #14
   356ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   356f0:	mrc2	0, 2, pc, cr6, cr1, {0}
   356f4:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   356f8:	stmdavs	r0!, {r8, r9, sp}^
   356fc:			; <UNDEFINED> instruction: 0x4619447a
   35700:	movwpl	lr, #2509	; 0x9cd
   35704:			; <UNDEFINED> instruction: 0xfff2f01a
   35708:	blcs	10f79c <strspn@plt+0xf6d94>
   3570c:	movthi	pc, #49664	; 0xc200	; <UNPREDICTABLE>
   35710:			; <UNDEFINED> instruction: 0xf013e8df
   35714:			; <UNDEFINED> instruction: 0x01ab01ce
   35718:	andeq	r0, r4, r1, asr r0
   3571c:			; <UNDEFINED> instruction: 0x06d0f8df
   35720:			; <UNDEFINED> instruction: 0x76d0f8df
   35724:			; <UNDEFINED> instruction: 0x56d0f8df
   35728:	ldrbtmi	r4, [pc], #-1144	; 35730 <strspn@plt+0x1cd28>
   3572c:	mrc2	0, 2, pc, cr14, cr1, {0}
   35730:	movwcs	r4, #1149	; 0x47d
   35734:	ldfeqd	f7, [r8], {5}
   35738:	bvc	846fa4 <strspn@plt+0x82e59c>
   3573c:			; <UNDEFINED> instruction: 0xf8cd463a
   35740:	movwls	ip, #4096	; 0x1000
   35744:			; <UNDEFINED> instruction: 0xffd2f01a
   35748:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   3574c:			; <UNDEFINED> instruction: 0xf0114478
   35750:	movwcs	pc, #3661	; 0xe4d	; <UNPREDICTABLE>
   35754:	eoreq	pc, r4, #1073741825	; 0x40000001
   35758:	stmib	sp, {r5, r6, r9, fp, ip, sp, lr}^
   3575c:	ldrmi	r2, [r9], -r0, lsl #6
   35760:			; <UNDEFINED> instruction: 0x269cf8df
   35764:	ldrbtmi	r3, [sl], #-1328	; 0xfffffad0
   35768:			; <UNDEFINED> instruction: 0xffc0f01a
   3576c:			; <UNDEFINED> instruction: 0x0694f8df
   35770:			; <UNDEFINED> instruction: 0xf0114478
   35774:			; <UNDEFINED> instruction: 0xf8dffe3b
   35778:	movwcs	r2, #1680	; 0x690
   3577c:	ldrmi	r7, [r9], -r0, lsr #21
   35780:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   35784:			; <UNDEFINED> instruction: 0xf01a5300
   35788:			; <UNDEFINED> instruction: 0xf8dfffb1
   3578c:	ldrbtmi	r0, [r8], #-1664	; 0xfffff980
   35790:	mcr2	0, 1, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
   35794:	bvc	ff8cfb20 <strspn@plt+0xff8b7118>
   35798:	b	10b8fcc <strspn@plt+0x10a05c4>
   3579c:	b	14bdfa8 <strspn@plt+0x14a55a0>
   357a0:	andsle	r0, r7, r3, lsl #2
   357a4:			; <UNDEFINED> instruction: 0x0668f8df
   357a8:			; <UNDEFINED> instruction: 0xf0114478
   357ac:			; <UNDEFINED> instruction: 0x4638fdf9
   357b0:	mrc2	0, 1, pc, cr12, cr1, {0}
   357b4:	ldmib	r4, {r1, r2, r3, sp, lr, pc}^
   357b8:			; <UNDEFINED> instruction: 0xf8dfab02
   357bc:			; <UNDEFINED> instruction: 0xf8df2658
   357c0:			; <UNDEFINED> instruction: 0xf8df1658
   357c4:	ldrbtmi	r0, [sl], #-1624	; 0xfffff9a8
   357c8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   357cc:	ldrbtmi	sl, [r8], #-2816	; 0xfffff500
   357d0:	stc2l	0, cr15, [r6, #68]!	; 0x44
   357d4:			; <UNDEFINED> instruction: 0x079968b3
   357d8:	msrhi	SPSR_xc, r0, lsl #2
   357dc:	movwcs	lr, #18900	; 0x49d4
   357e0:	mlane	r9, r4, r8, pc	; <UNPREDICTABLE>
   357e4:	movwcs	lr, #2509	; 0x9cd
   357e8:			; <UNDEFINED> instruction: 0xf140074a
   357ec:			; <UNDEFINED> instruction: 0xf8df8175
   357f0:			; <UNDEFINED> instruction: 0xf8df2630
   357f4:			; <UNDEFINED> instruction: 0xf8df1630
   357f8:	ldrbtmi	r0, [sl], #-1584	; 0xfffff9d0
   357fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35800:	stc2l	0, cr15, [lr, #68]	; 0x44
   35804:			; <UNDEFINED> instruction: 0xa624f8df
   35808:			; <UNDEFINED> instruction: 0xf8df2600
   3580c:	ldrbtmi	r7, [sl], #1572	; 0x624
   35810:			; <UNDEFINED> instruction: 0x2620f8df
   35814:			; <UNDEFINED> instruction: 0xf8df447f
   35818:	ldrbtmi	r5, [sl], #-1568	; 0xfffff9e0
   3581c:			; <UNDEFINED> instruction: 0x46384651
   35820:			; <UNDEFINED> instruction: 0xf011447d
   35824:			; <UNDEFINED> instruction: 0xf8dffdbd
   35828:	ldmib	r4, {r2, r4, r9, sl, sp}^
   3582c:			; <UNDEFINED> instruction: 0xf1050106
   35830:	ldrbtmi	r0, [sl], #-828	; 0xfffffcc4
   35834:	strcc	lr, [r0], -sp, asr #19
   35838:			; <UNDEFINED> instruction: 0xf01b4633
   3583c:			; <UNDEFINED> instruction: 0xf8dffde9
   35840:	ldrbmi	r2, [r1], -r0, lsl #12
   35844:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   35848:	stc2	0, cr15, [sl, #68]!	; 0x44
   3584c:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   35850:	ldrdeq	lr, [r8, -r4]
   35854:	movteq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   35858:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3585c:	ldrtmi	r3, [r3], -r0, lsl #12
   35860:	ldc2l	0, cr15, [r6, #108]	; 0x6c
   35864:			; <UNDEFINED> instruction: 0xf8946aa3
   35868:	vaddl.u8	<illegal reg q8.5>, d3, d24
   3586c:	movwls	r3, #50113	; 0xc3c1
   35870:	mlaeq	r9, r4, r8, pc	; <UNPREDICTABLE>
   35874:	subeq	pc, r0, #67108867	; 0x4000003
   35878:	orreq	pc, r0, #67108867	; 0x4000003
   3587c:	tsteq	r1, r1	; <UNPREDICTABLE>
   35880:	addne	pc, r0, r0, asr #7
   35884:			; <UNDEFINED> instruction: 0xf894900b
   35888:			; <UNDEFINED> instruction: 0xf8df6029
   3588c:	vsli.64	d16, d28, #6
   35890:	strls	r1, [sl], -r0, asr #12
   35894:	mlavs	r9, r4, r8, pc	; <UNPREDICTABLE>
   35898:	vmvn.i32	q10, #15204352	; 0x00e80000
   3589c:	strls	r1, [r9], -r0, lsl #12
   358a0:	mlavs	r9, r4, r8, pc	; <UNPREDICTABLE>
   358a4:	strbeq	pc, [r0], r6, asr #7	; <UNPREDICTABLE>
   358a8:			; <UNDEFINED> instruction: 0xf8949608
   358ac:	vaddl.u8	q11, d6, d25
   358b0:	strls	r0, [r7], -r0, lsl #13
   358b4:	mlavs	r9, r4, r8, pc	; <UNPREDICTABLE>
   358b8:	strbeq	pc, [r0], -r6, asr #7	; <UNPREDICTABLE>
   358bc:			; <UNDEFINED> instruction: 0xf8949606
   358c0:			; <UNDEFINED> instruction: 0xf0066029
   358c4:	strls	r0, [r5], -r1, lsl #12
   358c8:	mlavs	r8, r4, r8, pc	; <UNPREDICTABLE>
   358cc:			; <UNDEFINED> instruction: 0x960409f6
   358d0:	mlavs	r8, r4, r8, pc	; <UNPREDICTABLE>
   358d4:	strne	pc, [r0], r6, asr #7
   358d8:			; <UNDEFINED> instruction: 0xf8949603
   358dc:	vaddl.u8	q11, d6, d24
   358e0:	strls	r1, [r2], -r0, asr #12
   358e4:	mlavs	r8, r4, r8, pc	; <UNPREDICTABLE>
   358e8:	strne	pc, [r0], -r6, asr #7
   358ec:			; <UNDEFINED> instruction: 0xf8949601
   358f0:	vaddl.u8	q11, d6, d24
   358f4:	strls	r0, [r0], -r0, asr #13
   358f8:	ldc2l	0, cr15, [r2, #-68]	; 0xffffffbc
   358fc:	vmlsl.u8	q11, d19, d19
   35900:	bl	18280c <strspn@plt+0x169e04>
   35904:	cfstr64vs	mvdx0, [r8, #-524]!	; 0xfffffdf4
   35908:	ldc2	0, cr15, [r0, #68]	; 0x44
   3590c:	mlacc	fp, r4, r8, pc	; <UNPREDICTABLE>
   35910:	mlane	sl, r4, r8, pc	; <UNPREDICTABLE>
   35914:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   35918:			; <UNDEFINED> instruction: 0xf8949308
   3591c:	vaddl.u8	q8, d1, d27
   35920:			; <UNDEFINED> instruction: 0xf3c103c0
   35924:	vsubl.u8	q8, d17, d0
   35928:	vmla.f<illegal width 8>	q8, q0, d0[0]
   3592c:	andls	r0, r7, r0, asr #1
   35930:	mlapl	fp, r4, r8, pc	; <UNPREDICTABLE>
   35934:	ldreq	pc, [r4, #-2271]	; 0xfffff721
   35938:	streq	pc, [r0, #965]	; 0x3c5
   3593c:			; <UNDEFINED> instruction: 0xf8949506
   35940:	ldrbtmi	r5, [r8], #-43	; 0xffffffd5
   35944:	strbeq	pc, [r0, #-965]	; 0xfffffc3b	; <UNPREDICTABLE>
   35948:			; <UNDEFINED> instruction: 0xf8949505
   3594c:			; <UNDEFINED> instruction: 0xf005502b
   35950:	strls	r0, [r4, #-1281]	; 0xfffffaff
   35954:	mlapl	sl, r4, r8, pc	; <UNPREDICTABLE>
   35958:	strls	r0, [r3, #-2541]	; 0xfffff613
   3595c:	mlapl	sl, r4, r8, pc	; <UNPREDICTABLE>
   35960:	strne	pc, [r0, #965]	; 0x3c5
   35964:			; <UNDEFINED> instruction: 0xf8949502
   35968:	vaddl.u8	<illegal reg q10.5>, d5, d26
   3596c:	strls	r1, [r1, #-1344]	; 0xfffffac0
   35970:	mlapl	sl, r4, r8, pc	; <UNPREDICTABLE>
   35974:	strne	pc, [r0, #-965]	; 0xfffffc3b
   35978:			; <UNDEFINED> instruction: 0xf0119500
   3597c:	bvs	ff8b4dc8 <strspn@plt+0xff89c3c0>
   35980:	mlapl	fp, r4, r8, pc	; <UNPREDICTABLE>
   35984:	mlaeq	pc, r4, r8, pc	; <UNPREDICTABLE>
   35988:	b	1075cb4 <strspn@plt+0x105d2ac>
   3598c:	vmov.i32	<illegal reg q8.5>, #34048	; 0x00008500
   35990:	b	14ba6a0 <strspn@plt+0x14a1c98>
   35994:			; <UNDEFINED> instruction: 0xf0400103
   35998:			; <UNDEFINED> instruction: 0xf89480dd
   3599c:	tstcs	r0, r9, lsr #32
   359a0:			; <UNDEFINED> instruction: 0xf0136b22
   359a4:	andls	r0, r0, #64, 6
   359a8:	addshi	pc, pc, r0
   359ac:			; <UNDEFINED> instruction: 0xf8df9101
   359b0:			; <UNDEFINED> instruction: 0xf8df24a0
   359b4:			; <UNDEFINED> instruction: 0xf8df14a0
   359b8:	ldrbtmi	r0, [sl], #-1184	; 0xfffffb60
   359bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   359c0:	stc2l	0, cr15, [lr], #68	; 0x44
   359c4:	blcs	18fa58 <strspn@plt+0x177050>
   359c8:	addshi	pc, ip, r0
   359cc:			; <UNDEFINED> instruction: 0x670ee9d4
   359d0:	strcs	pc, [r8], #2271	; 0x8df
   359d4:	strne	pc, [r8], #2271	; 0x8df
   359d8:	streq	pc, [r8], #2271	; 0x8df
   359dc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   359e0:	strvs	lr, [r0, -sp, asr #19]
   359e4:			; <UNDEFINED> instruction: 0xf0114478
   359e8:			; <UNDEFINED> instruction: 0xf1b9fcdb
   359ec:	ldmdble	r8, {r6, r8, r9, sl, fp}^
   359f0:	ldmib	r4, {r0, r5, fp, sp, lr}^
   359f4:	stmdbcs	r5, {r4, r8, r9, sp}
   359f8:	movwcs	lr, #2509	; 0x9cd
   359fc:			; <UNDEFINED> instruction: 0x81b9f000
   35a00:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35a04:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35a08:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35a0c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   35a10:			; <UNDEFINED> instruction: 0xf0114478
   35a14:			; <UNDEFINED> instruction: 0xf1b9fcc5
   35a18:	stmdble	fp, {r3, r6, r8, r9, sl, fp}
   35a1c:	strcs	r6, [r0, #-2465]	; 0xfffff65f
   35a20:	vst1.8	{d4-d6}, [r1 :128], fp
   35a24:	tstmi	r3, #0, 4
   35a28:	orrhi	pc, lr, r0, asr #32
   35a2c:	svceq	0x0050f1b9
   35a30:	sbcshi	pc, r3, r0, lsl #4
   35a34:	teqlt	r3, r3, ror #16
   35a38:	andle	r4, r4, #641728512	; 0x26400000
   35a3c:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35a40:			; <UNDEFINED> instruction: 0xf0114478
   35a44:			; <UNDEFINED> instruction: 0xf8dffcd3
   35a48:	ldrbtmi	r0, [r8], #-1072	; 0xfffffbd0
   35a4c:	stc2l	0, cr15, [lr], {17}
   35a50:	strtcs	pc, [r8], #-2271	; 0xfffff721
   35a54:	ldrbtmi	r4, [sl], #-3036	; 0xfffff424
   35a58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35a5c:	subsmi	r9, sl, r1, lsl fp
   35a60:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
   35a64:	pop	{r0, r1, r4, ip, sp, pc}
   35a68:			; <UNDEFINED> instruction: 0xf8df8ff0
   35a6c:			; <UNDEFINED> instruction: 0xf8df2414
   35a70:			; <UNDEFINED> instruction: 0xf8df1414
   35a74:	ldrbtmi	r0, [sl], #-1044	; 0xfffffbec
   35a78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35a7c:	ldc2	0, cr15, [r0], {17}
   35a80:	strcs	pc, [r8], #-2271	; 0xfffff721
   35a84:	ldrdeq	lr, [r2, -r4]
   35a88:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   35a8c:	stmib	sp, {r2, r3, r9, ip, sp}^
   35a90:	bmi	ffffe698 <strspn@plt+0xfffe5c90>
   35a94:			; <UNDEFINED> instruction: 0xf01a447a
   35a98:	ldmvs	r3!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   35a9c:			; <UNDEFINED> instruction: 0xf57f0799
   35aa0:	stmdavs	r3!, {r0, r2, r3, r4, r7, r9, sl, fp, sp, pc}^
   35aa4:	bicle	r2, r7, r0, lsl #22
   35aa8:	svceq	0x003ff1b9
   35aac:	strb	sp, [sl, r6, asr #19]
   35ab0:	ldmibmi	r9!, {r3, r4, r5, r6, r7, r9, fp, lr}^
   35ab4:	ldrbtmi	r4, [sl], #-2297	; 0xfffff707
   35ab8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35abc:	ldc2l	0, cr15, [r0], #-68	; 0xffffffbc
   35ac0:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r9, fp, lr}^
   35ac4:	movwcs	r0, #258	; 0x102
   35ac8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   35acc:	bmi	ffd7e6d4 <strspn@plt+0xffd65ccc>
   35ad0:			; <UNDEFINED> instruction: 0xf01a447a
   35ad4:	ldrbt	pc, [sp], -fp, lsl #28	; <UNPREDICTABLE>
   35ad8:	ldmibmi	r4!, {r0, r1, r4, r5, r6, r7, r9, fp, lr}^
   35adc:	ldrbtmi	r4, [sl], #-2292	; 0xfffff70c
   35ae0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35ae4:	mrrc2	0, 1, pc, ip, cr1	; <UNPREDICTABLE>
   35ae8:	bmi	ffcef520 <strspn@plt+0xffcd6b18>
   35aec:	ldmmi	r3!, {r1, r4, r5, r6, r7, r8, fp, lr}^
   35af0:	movwls	r4, #5242	; 0x147a
   35af4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35af8:	mrrc2	0, 1, pc, r2, cr1	; <UNPREDICTABLE>
   35afc:	blcs	18fb90 <strspn@plt+0x177188>
   35b00:	svcge	0x0064f47f
   35b04:	stmibmi	pc!, {r1, r2, r3, r5, r6, r7, r9, fp, lr}^	; <UNPREDICTABLE>
   35b08:	ldrbtmi	r4, [sl], #-2287	; 0xfffff711
   35b0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35b10:	mcrr2	0, 1, pc, r6, cr1	; <UNPREDICTABLE>
   35b14:	stmdacs	r7, {r5, r6, r8, r9, fp, sp, lr}
   35b18:	teqhi	r4, r0, asr #4	; <UNPREDICTABLE>
   35b1c:	ldrbtmi	r4, [sl], #-2795	; 0xfffff515
   35b20:	movwcs	r4, #2539	; 0x9eb
   35b24:	smccc	17481	; 0x4449
   35b28:	movwne	lr, #2509	; 0x9cd
   35b2c:			; <UNDEFINED> instruction: 0xf01a4619
   35b30:	stmdavs	r3!, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   35b34:			; <UNDEFINED> instruction: 0xf47f2b05
   35b38:	ldmib	r4, {r0, r3, r6, r8, r9, sl, fp, sp, pc}^
   35b3c:	bmi	ff98f77c <strspn@plt+0xff976d74>
   35b40:	stmiami	r6!, {r0, r2, r5, r6, r7, r8, fp, lr}^
   35b44:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   35b48:	strvs	lr, [r0, -sp, asr #19]
   35b4c:			; <UNDEFINED> instruction: 0xf0114478
   35b50:	strb	pc, [sl, -r7, lsr #24]	; <UNPREDICTABLE>
   35b54:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
   35b58:	stc2	0, cr15, [r2], #-68	; 0xffffffbc
   35b5c:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
   35b60:	stc2l	0, cr15, [r4], #-68	; 0xffffffbc
   35b64:	stcne	7, cr14, [r9, #-100]!	; 0xffffff9c
   35b68:	andcs	sl, r4, #16, 22	; 0x4000
   35b6c:			; <UNDEFINED> instruction: 0xf0154630
   35b70:			; <UNDEFINED> instruction: 0x4605fc35
   35b74:			; <UNDEFINED> instruction: 0xf0002800
   35b78:	svcmi	0x00db80b1
   35b7c:	ldrbtmi	r4, [pc], #-2779	; 35b84 <strspn@plt+0x1d17c>
   35b80:	vldrmi.16	s9, [ip, #438]	; 0x1b6	; <UNPREDICTABLE>
   35b84:			; <UNDEFINED> instruction: 0x4638447a
   35b88:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   35b8c:	stc2	0, cr15, [r8], {17}
   35b90:	stmdavs	r0!, {r8, r9, sp}
   35b94:	rsbseq	pc, ip, #1073741825	; 0x40000001
   35b98:	movwcs	lr, #2509	; 0x9cd
   35b9c:			; <UNDEFINED> instruction: 0x46194ad6
   35ba0:	ldrbtmi	r3, [sl], #-1416	; 0xfffffa78
   35ba4:	stc2	0, cr15, [r2, #104]!	; 0x68
   35ba8:	ldmibmi	r5, {r2, r4, r6, r7, r9, fp, lr}^
   35bac:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   35bb0:			; <UNDEFINED> instruction: 0xf0114479
   35bb4:	bmi	ff534b90 <strspn@plt+0xff51c188>
   35bb8:	stmdavs	r0!, {r8, r9, sp}^
   35bbc:			; <UNDEFINED> instruction: 0x4619447a
   35bc0:	movwpl	lr, #2509	; 0x9cd
   35bc4:	ldc2	0, cr15, [r2, #104]	; 0x68
   35bc8:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
   35bcc:	stc2	0, cr15, [lr], {17}
   35bd0:	ldrbtmi	r4, [r8], #-2254	; 0xfffff732
   35bd4:	stc2	0, cr15, [sl], {17}
   35bd8:	ldmib	r4, {r1, r2, r4, r7, r8, sl, sp, lr, pc}^
   35bdc:	stmibmi	ip, {r2, r4, r8, r9, sl, sp, lr}^
   35be0:	bmi	ff387f18 <strspn@plt+0xff36f510>
   35be4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35be8:	strvs	lr, [r0, -sp, asr #19]
   35bec:	tstls	pc, sl, ror r4	; <UNPREDICTABLE>
   35bf0:			; <UNDEFINED> instruction: 0xf011900e
   35bf4:			; <UNDEFINED> instruction: 0xf1b9fbd5
   35bf8:			; <UNDEFINED> instruction: 0xf67f0f58
   35bfc:	stmibvs	r5!, {r0, r1, r3, r4, r8, r9, sl, fp, sp, pc}
   35c00:	ldrtmi	r2, [r3], -r0, lsl #12
   35c04:	ldrdeq	lr, [lr, -sp]
   35c08:	andpl	pc, r0, #83886080	; 0x5000000
   35c0c:			; <UNDEFINED> instruction: 0xf0404313
   35c10:			; <UNDEFINED> instruction: 0xf89480bc
   35c14:	ldreq	r3, [fp, fp, lsr #32]
   35c18:			; <UNDEFINED> instruction: 0xf1b9d517
   35c1c:			; <UNDEFINED> instruction: 0xf67f0f5c
   35c20:	bmi	fefe184c <strspn@plt+0xfefc8e44>
   35c24:	ldmmi	pc!, {r1, r2, r3, r4, r5, r7, r8, fp, lr}	; <UNPREDICTABLE>
   35c28:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   35c2c:			; <UNDEFINED> instruction: 0xf0114478
   35c30:	bmi	fefb4b14 <strspn@plt+0xfef9c10c>
   35c34:	movwcs	r6, #3552	; 0xde0
   35c38:	ldrmi	r9, [r9], -r1, lsl #6
   35c3c:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   35c40:	strls	r4, [r0, #-2746]	; 0xfffff546
   35c44:			; <UNDEFINED> instruction: 0xf01a447a
   35c48:			; <UNDEFINED> instruction: 0xf1b9fd51
   35c4c:			; <UNDEFINED> instruction: 0xf67f0f60
   35c50:	ldcmi	14, cr10, [r7, #964]!	; 0x3c4
   35c54:			; <UNDEFINED> instruction: 0x6718e9d4
   35c58:	ldrbtmi	r4, [sp], #-2742	; 0xfffff54a
   35c5c:	ldrbtmi	r4, [sl], #-2230	; 0xfffff74a
   35c60:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   35c64:	strvs	lr, [r0, -sp, asr #19]
   35c68:	blx	fe6f1cb6 <strspn@plt+0xfe6d92ae>
   35c6c:	svceq	0x0068f1b9
   35c70:	mcrge	6, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   35c74:	andcs	r6, r0, #2608	; 0xa30
   35c78:			; <UNDEFINED> instruction: 0x462948b0
   35c7c:	bmi	fec5a488 <strspn@plt+0xfec41a80>
   35c80:	movwls	r4, #1144	; 0x478
   35c84:	andls	r4, lr, sl, ror r4
   35c88:	blx	fe2f1cd6 <strspn@plt+0xfe2d92ce>
   35c8c:	svceq	0x006cf1b9
   35c90:	mrcge	6, 6, APSR_nzcv, cr0, cr15, {3}
   35c94:	strhtcs	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   35c98:	stmdals	lr, {r8, r9, sp}
   35c9c:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   35ca0:	bmi	fea3e8a8 <strspn@plt+0xfea25ea0>
   35ca4:			; <UNDEFINED> instruction: 0xf011447a
   35ca8:			; <UNDEFINED> instruction: 0xf1b9fb7b
   35cac:			; <UNDEFINED> instruction: 0xf67f0f6e
   35cb0:			; <UNDEFINED> instruction: 0xf8b4aec1
   35cb4:	stmdbcs	r0, {r1, r2, r3, r5, r6, ip}
   35cb8:			; <UNDEFINED> instruction: 0xf1b9d16f
   35cbc:			; <UNDEFINED> instruction: 0xf67f0f70
   35cc0:	svcvs	0x0023aeb9
   35cc4:	bmi	fe83e0cc <strspn@plt+0xfe8256c4>
   35cc8:	stmib	sp, {r5, r7, fp, lr}^
   35ccc:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   35cd0:	ldrbtmi	r4, [r8], #-2463	; 0xfffff661
   35cd4:			; <UNDEFINED> instruction: 0xf0114479
   35cd8:	strt	pc, [fp], r3, ror #22
   35cdc:	rsbsge	pc, r4, #14614528	; 0xdf0000
   35ce0:	ldrbtmi	r4, [sl], #2717	; 0xa9d
   35ce4:	ldrbtmi	r4, [sl], #-2461	; 0xfffff663
   35ce8:	uadd8mi	r4, r0, sp
   35cec:			; <UNDEFINED> instruction: 0xf0114479
   35cf0:	bmi	fe774a54 <strspn@plt+0xfe75c04c>
   35cf4:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   35cf8:	cmneq	ip, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   35cfc:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   35d00:	ldrbtmi	r3, [sl], #-1280	; 0xfffffb00
   35d04:	strcc	r4, [r8, fp, lsr #12]
   35d08:	ldc2l	0, cr15, [r0], #104	; 0x68
   35d0c:	ldmibmi	r7, {r1, r2, r4, r7, r9, fp, lr}
   35d10:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   35d14:			; <UNDEFINED> instruction: 0xf0114479
   35d18:	bmi	fe5b4a2c <strspn@plt+0xfe59c024>
   35d1c:	strtmi	r6, [fp], -r0, ror #16
   35d20:			; <UNDEFINED> instruction: 0x4629447a
   35d24:	strls	r9, [r1, #-1792]	; 0xfffff900
   35d28:			; <UNDEFINED> instruction: 0xf01a920e
   35d2c:	ldmmi	r1, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   35d30:			; <UNDEFINED> instruction: 0xf0114478
   35d34:	bls	3f4aa8 <strspn@plt+0x3dc0a0>
   35d38:			; <UNDEFINED> instruction: 0x462b9810
   35d3c:	strls	r4, [r0, -r9, lsr #12]
   35d40:			; <UNDEFINED> instruction: 0xf01a9501
   35d44:	ldrb	pc, [pc], #3283	; 35d4c <strspn@plt+0x1d344>	; <UNPREDICTABLE>
   35d48:	stmibmi	ip, {r0, r1, r3, r7, r9, fp, lr}
   35d4c:	ldrbtmi	r4, [sl], #-2188	; 0xfffff774
   35d50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   35d54:	blx	971da2 <strspn@plt+0x95939a>
   35d58:	ldmib	r4, {r1, r3, r7, r9, fp, lr}^
   35d5c:			; <UNDEFINED> instruction: 0x462b0112
   35d60:	rsbscc	r4, r0, #2046820352	; 0x7a000000
   35d64:	strcs	lr, [r0, #-2509]	; 0xfffff633
   35d68:	ldrbtmi	r4, [sl], #-2695	; 0xfffff579
   35d6c:	blx	1471de2 <strspn@plt+0x14593da>
   35d70:	bmi	fe1ef6e8 <strspn@plt+0xfe1d6ce0>
   35d74:	stmmi	r7, {r1, r2, r7, r8, fp, lr}
   35d78:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   35d7c:			; <UNDEFINED> instruction: 0xf0114478
   35d80:	strb	pc, [r8], -pc, lsl #22	; <UNPREDICTABLE>
   35d84:	ldrbtmi	r4, [sl], #-2692	; 0xfffff57c
   35d88:	stcvs	6, cr14, [r3, #808]!	; 0x328
   35d8c:	strls	r4, [r1], -r3, lsl #21
   35d90:	movwls	r4, #1146	; 0x47a
   35d94:	blx	171de2 <strspn@plt+0x1593da>
   35d98:	stmmi	r1, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   35d9c:			; <UNDEFINED> instruction: 0xf0114478
   35da0:			; <UNDEFINED> instruction: 0xe78afaff
   35da4:	stc	7, cr15, [r4], {226}	; 0xe2
   35da8:	blge	f0500 <strspn@plt+0xd7af8>
   35dac:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r6, r9, fp, lr}^
   35db0:	ldrbtmi	r4, [sl], #-2174	; 0xfffff782
   35db4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   35db8:	ldrbtmi	sl, [r8], #-2816	; 0xfffff500
   35dbc:	blx	ffc71e08 <strspn@plt+0xffc59400>
   35dc0:	svclt	0x0000e508
   35dc4:	andeq	sp, r8, r4, ror #11
   35dc8:	andeq	r0, r0, r8, asr #4
   35dcc:	andeq	sp, r8, r4, asr #11
   35dd0:	andeq	sp, r1, sl, asr #11
   35dd4:	strdeq	sp, [r1], -r0
   35dd8:	andeq	pc, r2, sl, ror #8
   35ddc:	andeq	r6, r7, r2, ror #21
   35de0:	muleq	r3, r4, r2
   35de4:	andeq	r6, r2, r8, asr sl
   35de8:	ldrdeq	r1, [r5], -r6
   35dec:	andeq	r0, r3, r4, lsl #5
   35df0:	andeq	pc, r2, r8, lsl #29
   35df4:	muleq	r2, r2, lr
   35df8:	andeq	r6, r7, r4, ror sl
   35dfc:	andeq	r5, r2, ip, ror r7
   35e00:	andeq	pc, r2, lr, ror #28
   35e04:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   35e08:	andeq	pc, r2, r0, ror lr	; <UNPREDICTABLE>
   35e0c:	andeq	pc, r2, r2, lsl #29
   35e10:	andeq	pc, r2, r0, ror lr	; <UNPREDICTABLE>
   35e14:			; <UNDEFINED> instruction: 0x0002fdba
   35e18:	strdeq	r1, [r5], -ip
   35e1c:	andeq	sp, r1, lr, lsr r4
   35e20:	andeq	pc, r2, sl, lsr #28
   35e24:	andeq	r1, r5, r8, asr #5
   35e28:	andeq	sp, r1, lr, lsl #8
   35e2c:			; <UNDEFINED> instruction: 0x000512b6
   35e30:	andeq	sp, r1, r8, ror #8
   35e34:	andeq	pc, r2, r6, lsr #28
   35e38:	andeq	r6, r7, r4, lsl #19
   35e3c:	andeq	pc, r2, sl, lsl lr	; <UNPREDICTABLE>
   35e40:	andeq	pc, r2, r6, lsl lr	; <UNPREDICTABLE>
   35e44:	andeq	pc, r2, r0, lsl lr	; <UNPREDICTABLE>
   35e48:	andeq	pc, r2, r0, ror #27
   35e4c:	andeq	pc, r2, r6, lsl lr	; <UNPREDICTABLE>
   35e50:	muleq	r2, lr, lr
   35e54:	andeq	r1, r5, r8, lsl #2
   35e58:	andeq	sp, r1, lr, asr #4
   35e5c:			; <UNDEFINED> instruction: 0x0002feb0
   35e60:	andeq	r1, r5, r6, ror #1
   35e64:	strdeq	sp, [r1], -r0
   35e68:	muleq	r2, r0, lr
   35e6c:	strheq	r1, [r5], -r6
   35e70:	andeq	sp, r1, r4, asr #3
   35e74:	andeq	lr, r1, r4, asr pc
   35e78:	andeq	r8, r2, lr, lsr r3
   35e7c:	andeq	sp, r8, sl, lsl #4
   35e80:	andeq	pc, r2, sl, lsl #22
   35e84:	andeq	r1, r5, ip, asr #32
   35e88:	andeq	sp, r1, r2, lsl #4
   35e8c:	andeq	r6, r7, sl, lsl r7
   35e90:	andeq	pc, r2, r8, lsl #22
   35e94:	andeq	pc, r2, sl, asr #21
   35e98:	andeq	r1, r5, ip
   35e9c:	andeq	sp, r1, r2, asr #3
   35ea0:	ldrdeq	r6, [r7], -ip
   35ea4:			; <UNDEFINED> instruction: 0x0002fab8
   35ea8:	andeq	pc, r2, r2, asr fp	; <UNPREDICTABLE>
   35eac:	andeq	r0, r5, r4, ror #31
   35eb0:	andeq	sp, r1, sl, lsr #2
   35eb4:	andeq	pc, r2, ip, ror sp	; <UNPREDICTABLE>
   35eb8:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   35ebc:	andeq	sp, r1, r6, lsl r1
   35ec0:	andeq	pc, r2, r2, ror sp	; <UNPREDICTABLE>
   35ec4:			; <UNDEFINED> instruction: 0x00050fb8
   35ec8:	andeq	sp, r1, lr, ror #2
   35ecc:	andeq	pc, r2, lr, asr #20
   35ed0:	andeq	r6, r7, r0, lsl #13
   35ed4:	andeq	pc, r2, r0, asr #26
   35ed8:	andeq	r0, r5, lr, ror pc
   35edc:	andeq	sp, r1, r8, lsl #1
   35ee0:	ldrdeq	pc, [r2], -lr
   35ee4:	andeq	pc, r2, lr, ror #25
   35ee8:	strdeq	sp, [r1], -lr
   35eec:	andeq	sp, r1, r8, lsr #20
   35ef0:	andeq	lr, r2, r0, lsr #31
   35ef4:	andeq	r6, r7, sl, lsl r6
   35ef8:	andeq	pc, r2, lr, asr #27
   35efc:	muleq	r2, r6, r5
   35f00:	andeq	r0, r5, r4, lsl pc
   35f04:	andeq	pc, r2, r4, asr #27
   35f08:	andeq	sp, r1, sl, asr fp
   35f0c:	strdeq	sp, [r1], -lr
   35f10:	andeq	r0, r5, r0, ror #29
   35f14:	andeq	ip, r1, lr, ror #31
   35f18:	andeq	pc, r2, r4, ror #25
   35f1c:	ldrdeq	pc, [r2], -r0
   35f20:	muleq	r5, sl, lr
   35f24:	andeq	sp, r1, r0, asr r0
   35f28:	andeq	r0, r0, ip, lsl #7
   35f2c:			; <UNDEFINED> instruction: 0x0002fcbc
   35f30:	andeq	r0, r5, sl, ror #28
   35f34:	andeq	pc, r2, lr, lsr #25
   35f38:	andeq	ip, r1, r2, ror pc
   35f3c:	andeq	ip, r1, ip, lsl #31
   35f40:	muleq	r2, ip, ip
   35f44:	andeq	pc, r2, ip, lsl #25
   35f48:	muleq	r2, r2, ip
   35f4c:	andeq	ip, r1, sl, lsr pc
   35f50:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   35f54:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   35f58:	andeq	sp, r1, r6, asr #17
   35f5c:	andeq	lr, r2, ip, lsr lr
   35f60:			; <UNDEFINED> instruction: 0x000764b0
   35f64:	andeq	pc, r2, lr, ror #24
   35f68:	andeq	r6, r2, r2, lsr r4
   35f6c:			; <UNDEFINED> instruction: 0x00050db0
   35f70:	andeq	pc, r2, r0, ror #24
   35f74:	strdeq	sp, [r1], -r4
   35f78:	andeq	pc, r2, r6, asr fp	; <UNPREDICTABLE>
   35f7c:	andeq	r0, r5, r4, ror sp
   35f80:	andeq	ip, r1, sl, lsr #30
   35f84:	andeq	r6, r7, r4, asr #8
   35f88:	andeq	pc, r2, lr, asr #22
   35f8c:	andeq	pc, r2, ip, lsl fp	; <UNPREDICTABLE>
   35f90:	andeq	r0, r5, sl, asr #26
   35f94:	muleq	r1, r0, lr
   35f98:	andeq	pc, r2, lr, asr #15
   35f9c:	andeq	pc, r2, r4, asr fp	; <UNPREDICTABLE>
   35fa0:	andeq	pc, r2, r8, lsr #23
   35fa4:	andeq	pc, r2, lr, asr #15
   35fa8:	andeq	r0, r5, r0, lsl sp
   35fac:	andeq	ip, r1, sl, lsl lr
   35fb0:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   35fb4:	stmdbvs	r1, {r0, r1, r3, r4, r6, r8, r9, sl}^
   35fb8:	strmi	fp, [r4], -r2, lsl #1
   35fbc:			; <UNDEFINED> instruction: 0xf7ffd41f
   35fc0:	ldrshlt	pc, [r0, #163]	; 0xa3	; <UNPREDICTABLE>
   35fc4:	ldmib	r4, {r0, r1, r2, r3, fp, lr}^
   35fc8:	ldrbtmi	r1, [r8], #-518	; 0xfffffdfa
   35fcc:			; <UNDEFINED> instruction: 0xf9e8f011
   35fd0:	strtmi	r6, [r0], -r1, lsr #20
   35fd4:			; <UNDEFINED> instruction: 0xfffaf016
   35fd8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   35fdc:	blx	1f2028 <strspn@plt+0x1d9620>
   35fe0:	movwcs	r4, #2570	; 0xa0a
   35fe4:	ldrbtmi	r6, [sl], #-2656	; 0xfffff5a0
   35fe8:	addscc	r4, r4, #26214400	; 0x1900000
   35fec:	movwcs	lr, #2509	; 0x9cd
   35ff0:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   35ff4:	blx	372068 <strspn@plt+0x359660>
   35ff8:	andlt	r2, r2, r8, asr #32
   35ffc:			; <UNDEFINED> instruction: 0xf7ffbd10
   36000:			; <UNDEFINED> instruction: 0xe7dffb39
   36004:	andeq	pc, r2, sl, asr #19
   36008:	andeq	r0, r5, sl, ror #21
   3600c:			; <UNDEFINED> instruction: 0x000761be
   36010:	andeq	pc, r2, lr, lsr #19
   36014:	addlt	fp, r3, r0, lsl #10
   36018:	strmi	r9, [sl], -r0, lsl #4
   3601c:	movwcs	r9, #769	; 0x301
   36020:	blx	772086 <strspn@plt+0x75967e>
   36024:			; <UNDEFINED> instruction: 0xf85db003
   36028:	svclt	0x0000fb04
   3602c:	mvnsmi	lr, #737280	; 0xb4000
   36030:	stcmi	6, cr4, [r8], {21}
   36034:	movwmi	pc, #45634	; 0xb242	; <UNPREDICTABLE>
   36038:	vmlsl.s8	q10, d20, d7
   3603c:	ldrbtmi	r0, [ip], #-772	; 0xfffffcfc
   36040:	addsmi	r4, r9, #536	; 0x218
   36044:	stmiapl	r2!, {r0, r1, r3, r7, ip, sp, pc}
   36048:			; <UNDEFINED> instruction: 0x4606447f
   3604c:	andls	r6, r9, #1179648	; 0x120000
   36050:	andeq	pc, r0, #79	; 0x4f
   36054:	vtst.8	d29, d2, d22
   36058:	vsubw.s8	q10, q2, d5
   3605c:	addsmi	r0, r9, #4, 6	; 0x10000000
   36060:			; <UNDEFINED> instruction: 0xf5a1d818
   36064:	stmdbcs	r5, {r4, r8, ip, lr}
   36068:	stmdbcs	r5, {r1, r2, fp, ip, lr, pc}
   3606c:	ldm	pc, {r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   36070:	bvs	1af207c <strspn@plt+0x1ad9674>
   36074:	andhi	r6, r3, #503808	; 0x7b000
   36078:	bmi	1e7f180 <strspn@plt+0x1e66778>
   3607c:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
   36080:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36084:	subsmi	r9, sl, r9, lsl #22
   36088:	rschi	pc, r2, r0, asr #32
   3608c:	andlt	r4, fp, r0, lsr #12
   36090:	mvnshi	lr, #12386304	; 0xbd0000
   36094:	mvnscc	pc, #80740352	; 0x4d00000
   36098:	mvnsvc	pc, #212860928	; 0xcb00000
   3609c:	blcs	1870d0 <strspn@plt+0x16e6c8>
   360a0:	andge	sp, r2, #15335424	; 0xea0000
   360a4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   360a8:			; <UNDEFINED> instruction: 0x4710441a
   360ac:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   360b0:			; <UNDEFINED> instruction: 0xffffffcd
   360b4:	andeq	r0, r0, fp, asr #1
   360b8:	strdeq	r0, [r0], -fp
   360bc:			; <UNDEFINED> instruction: 0xffffffcd
   360c0:	andeq	r0, r0, r1, lsl #1
   360c4:	movwmi	pc, #29250	; 0x7242	; <UNPREDICTABLE>
   360c8:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   360cc:			; <UNDEFINED> instruction: 0xd0714299
   360d0:	movwmi	pc, #41538	; 0xa242	; <UNPREDICTABLE>
   360d4:	movweq	pc, #17100	; 0x42cc	; <UNPREDICTABLE>
   360d8:			; <UNDEFINED> instruction: 0xd1154299
   360dc:			; <UNDEFINED> instruction: 0xf0136803
   360e0:	rsbsle	r0, r2, r4, lsl #8
   360e4:	stmdblt	fp, {r0, r1, r6, r7, fp, sp, lr}^
   360e8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   360ec:	stmiane	r9!, {r2, r9, sp}
   360f0:			; <UNDEFINED> instruction: 0xf015464b
   360f4:			; <UNDEFINED> instruction: 0x4680f973
   360f8:	rsbsle	r2, ip, r0, lsl #16
   360fc:	strcs	r4, [r0], #2137	; 0x859
   36100:			; <UNDEFINED> instruction: 0xf0114478
   36104:			; <UNDEFINED> instruction: 0xe7b8f973
   36108:	movwmi	pc, #16962	; 0x4242	; <UNPREDICTABLE>
   3610c:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   36110:			; <UNDEFINED> instruction: 0xd1b14299
   36114:	strcs	r4, [r0], #2132	; 0x854
   36118:			; <UNDEFINED> instruction: 0xf0114478
   3611c:	bmi	15346c0 <strspn@plt+0x151bcb8>
   36120:	ldrtmi	r4, [r0], -r9, lsr #12
   36124:			; <UNDEFINED> instruction: 0xf017447a
   36128:	sbfx	pc, r9, #23, #7
   3612c:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   36130:			; <UNDEFINED> instruction: 0xf95cf011
   36134:	ldrtmi	r4, [r0], -r9, lsr #12
   36138:	blx	df413c <strspn@plt+0xddb734>
   3613c:			; <UNDEFINED> instruction: 0xf0002800
   36140:	strcs	r8, [r0], #129	; 0x81
   36144:	stmdami	fp, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   36148:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   3614c:			; <UNDEFINED> instruction: 0xf94ef011
   36150:	movwcs	r4, #2633	; 0xa49
   36154:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   36158:	movwcs	lr, #2509	; 0x9cd
   3615c:	ldrmi	r4, [r9], -r7, asr #20
   36160:			; <UNDEFINED> instruction: 0xf01b447a
   36164:			; <UNDEFINED> instruction: 0xe788f955
   36168:	strtmi	r4, [r9], -r5, asr #16
   3616c:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   36170:			; <UNDEFINED> instruction: 0xf916f011
   36174:	stmdami	r3, {r0, r7, r8, r9, sl, sp, lr, pc}^
   36178:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   3617c:			; <UNDEFINED> instruction: 0xf910f011
   36180:	ldrtmi	r4, [r0], -r9, lsr #12
   36184:			; <UNDEFINED> instruction: 0xff22f016
   36188:	ldmdami	pc!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3618c:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   36190:			; <UNDEFINED> instruction: 0xf92cf011
   36194:	blx	1a74172 <strspn@plt+0x1a5b76a>
   36198:	movwcs	r4, #5673	; 0x1629
   3619c:	ldrtmi	r4, [r0], -r2, lsl #12
   361a0:			; <UNDEFINED> instruction: 0xf862f017
   361a4:	ldmdami	r9!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   361a8:	strcs	r4, [r0], #1577	; 0x629
   361ac:			; <UNDEFINED> instruction: 0xf0114478
   361b0:			; <UNDEFINED> instruction: 0xe762f8f7
   361b4:			; <UNDEFINED> instruction: 0xf0146804
   361b8:	eorsle	r0, lr, r4, lsl #8
   361bc:			; <UNDEFINED> instruction: 0x46294a34
   361c0:	ldrbtmi	r2, [sl], #-1152	; 0xfffffb80
   361c4:	blx	fe2f222a <strspn@plt+0xfe2d9822>
   361c8:	ldmdami	r2!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   361cc:			; <UNDEFINED> instruction: 0xf0114478
   361d0:	stmdbge	r8, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   361d4:	strtmi	r4, [sl], -r3, lsr #12
   361d8:	ldrtmi	r2, [r0], -r4, lsl #8
   361dc:	smlabtmi	r0, sp, r9, lr
   361e0:	blx	1bf2244 <strspn@plt+0x1bd983c>
   361e4:	stmdacs	r0, {r2, r9, sl, lr}
   361e8:	stmdami	fp!, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   361ec:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
   361f0:			; <UNDEFINED> instruction: 0xf8d6f011
   361f4:	stmdami	r9!, {r0, r6, r8, r9, sl, sp, lr, pc}
   361f8:	stmdbls	r8, {r7, sl, sp}
   361fc:			; <UNDEFINED> instruction: 0xf0114478
   36200:	bmi	a34544 <strspn@plt+0xa1bb3c>
   36204:	andshi	pc, r8, sp, asr #17
   36208:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   3620c:	andshi	pc, r4, sp, asr #17
   36210:			; <UNDEFINED> instruction: 0xf8cd464b
   36214:			; <UNDEFINED> instruction: 0x46308010
   36218:	andhi	pc, ip, sp, asr #17
   3621c:	poppl	{r2, r9, sl, sp}
   36220:	strls	r4, [r0], -r0, lsr #20
   36224:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   36228:	bls	23f634 <strspn@plt+0x226c2c>
   3622c:	ldc2	0, cr15, [lr], {23}
   36230:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   36234:			; <UNDEFINED> instruction: 0xf8daf011
   36238:	ldmdami	ip, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   3623c:			; <UNDEFINED> instruction: 0xf0114478
   36240:			; <UNDEFINED> instruction: 0xe71af8d5
   36244:	ldrtmi	r4, [r0], -r9, lsr #12
   36248:	blx	57424c <strspn@plt+0x55b844>
   3624c:	ldr	r2, [r4, -r0, lsl #9]
   36250:	stmib	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36254:	andeq	ip, r8, r2, lsr #24
   36258:	andeq	r0, r0, r8, asr #4
   3625c:	andeq	ip, r8, r8, lsl ip
   36260:	andeq	ip, r8, r2, ror #23
   36264:	andeq	pc, r4, r0, ror #22
   36268:	andeq	r0, r5, ip, lsr #19
   3626c:	ldrdeq	lr, [r1], -r8
   36270:	muleq	r5, r6, r9
   36274:	andeq	r0, r5, sl, ror r9
   36278:	strdeq	r6, [r7], -lr
   3627c:	andeq	r0, r3, r4, lsr #4
   36280:	andeq	r0, r2, lr, lsr #28
   36284:	andeq	r0, r5, sl, asr #18
   36288:	andeq	r0, r5, r6, lsr r9
   3628c:	andeq	ip, r1, r0, lsl #30
   36290:	andeq	lr, r1, sl, lsr ip
   36294:	strdeq	r0, [r5], -r8
   36298:	andeq	r0, r3, sl, lsr #3
   3629c:	andeq	r0, r3, ip, lsr #3
   362a0:	andeq	r0, r0, r8, lsr #4
   362a4:			; <UNDEFINED> instruction: 0xfffffded
   362a8:	andeq	r7, r2, r6, asr fp
   362ac:	andeq	r0, r5, r8, lsl #17
   362b0:	mvnsmi	lr, #737280	; 0xb4000
   362b4:	stmdavs	r4, {r0, r2, r9, sl, lr}
   362b8:			; <UNDEFINED> instruction: 0xf014b083
   362bc:	eorle	r0, r4, r4, lsl #8
   362c0:	smlawtlt	r4, r4, r8, r6
   362c4:	strtmi	r2, [r0], -r0, lsl #8
   362c8:	pop	{r0, r1, ip, sp, pc}
   362cc:			; <UNDEFINED> instruction: 0xf8df83f0
   362d0:	vst4.32	{d25-d28}, [pc :128], r8
   362d4:			; <UNDEFINED> instruction: 0xf8df6180
   362d8:	bvs	ff1d6570 <strspn@plt+0xff1bdb68>
   362dc:	svcmi	0x002844f9
   362e0:			; <UNDEFINED> instruction: 0x464a44f8
   362e4:	ldrbtmi	r9, [pc], #-1025	; 362ec <strspn@plt+0x1d8e4>
   362e8:			; <UNDEFINED> instruction: 0x9700b2f3
   362ec:			; <UNDEFINED> instruction: 0xf01a4640
   362f0:			; <UNDEFINED> instruction: 0xf036fb6f
   362f4:			; <UNDEFINED> instruction: 0x460702ff
   362f8:	blmi	8ea798 <strspn@plt+0x8d1d90>
   362fc:			; <UNDEFINED> instruction: 0x46202411
   36300:	strtvs	r4, [fp], #-1147	; 0xfffffb85
   36304:	pop	{r0, r1, ip, sp, pc}
   36308:	stmdbvs	r5, {r4, r5, r6, r7, r8, r9, pc}^
   3630c:	eorle	r1, sl, fp, ror #24
   36310:	rsclt	r4, r8, #464	; 0x1d0
   36314:			; <UNDEFINED> instruction: 0x46234a1d
   36318:			; <UNDEFINED> instruction: 0x4621447e
   3631c:	strls	r4, [r1], #-1146	; 0xfffffb86
   36320:			; <UNDEFINED> instruction: 0xf01a9600
   36324:			; <UNDEFINED> instruction: 0xf035f9e3
   36328:	strdle	r0, [fp], #95	; 0x5f
   3632c:			; <UNDEFINED> instruction: 0x360c4818
   36330:			; <UNDEFINED> instruction: 0xf0114478
   36334:			; <UNDEFINED> instruction: 0x4628f85b
   36338:	strtmi	r4, [r2], -r3, lsr #12
   3633c:	strls	r4, [r1], #-1569	; 0xfffff9df
   36340:			; <UNDEFINED> instruction: 0xf01b9600
   36344:	ldr	pc, [lr, r5, ror #16]!
   36348:			; <UNDEFINED> instruction: 0xf1094812
   3634c:	strtmi	r0, [r3], -ip, lsl #2
   36350:	strmi	lr, [r0], #-2509	; 0xfffff633
   36354:			; <UNDEFINED> instruction: 0xf01a4478
   36358:	strmi	pc, [r1], -r3, asr #26
   3635c:	andeq	lr, r7, r8, lsl #22
   36360:	stmib	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36364:	stmdami	ip, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   36368:			; <UNDEFINED> instruction: 0xf0114478
   3636c:			; <UNDEFINED> instruction: 0x4620f83f
   36370:	pop	{r0, r1, ip, sp, pc}
   36374:	svclt	0x000083f0
   36378:	muleq	r7, r8, r5
   3637c:	muleq	sl, ip, ip
   36380:	strdeq	r0, [r3], -r6
   36384:	andeq	sp, sl, ip, ror ip
   36388:	andeq	r6, r7, ip, asr r5
   3638c:	andeq	r0, r3, r0, asr #1
   36390:	muleq	r2, r8, fp
   36394:	andeq	r4, r2, r4, ror fp
   36398:	andeq	r0, r3, r8, rrx
   3639c:			; <UNDEFINED> instruction: 0x4604b510
   363a0:	stmdbvs	r1!, {r0, r2, fp, lr}^
   363a4:			; <UNDEFINED> instruction: 0xf0104478
   363a8:	stmdami	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   363ac:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   363b0:			; <UNDEFINED> instruction: 0xfff6f010
   363b4:	ldclt	0, cr2, [r0, #-288]	; 0xfffffee0
   363b8:	andeq	r5, r2, r8, lsr r6
   363bc:	andeq	r4, r2, r6, lsr #22
   363c0:			; <UNDEFINED> instruction: 0x4604b510
   363c4:	addlt	r4, r2, r9, lsl #16
   363c8:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   363cc:			; <UNDEFINED> instruction: 0xffe8f010
   363d0:	movwcs	r4, #2567	; 0xa07
   363d4:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   363d8:	movwcs	lr, #2509	; 0x9cd
   363dc:	ldrmi	r4, [r9], -r5, lsl #20
   363e0:			; <UNDEFINED> instruction: 0xf01b447a
   363e4:	subcs	pc, r0, r5, lsl r8	; <UNPREDICTABLE>
   363e8:	ldclt	0, cr11, [r0, #-8]
   363ec:	ldrdeq	pc, [r4], -r6
   363f0:	ldrdeq	r6, [r7], -r6	; <UNPREDICTABLE>
   363f4:	ldrdeq	r0, [r3], -r4
   363f8:	strmi	fp, [r3], -r8, lsl #10
   363fc:	ldmdbvs	r9, {r0, r1, fp, lr}^
   36400:			; <UNDEFINED> instruction: 0xf0104478
   36404:	subcs	pc, r0, sp, asr #31
   36408:	svclt	0x0000bd08
   3640c:	ldrdeq	r5, [r2], -ip
   36410:			; <UNDEFINED> instruction: 0x4605b530
   36414:			; <UNDEFINED> instruction: 0x460c4811
   36418:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   3641c:			; <UNDEFINED> instruction: 0xffe6f010
   36420:	strtmi	r6, [r8], -r1, lsr #16
   36424:	ldc2l	0, cr15, [r2, #88]	; 0x58
   36428:	blcs	504bc <strspn@plt+0x37ab4>
   3642c:	stmdami	ip, {r1, r2, r3, r8, r9, fp, ip, lr, pc}
   36430:			; <UNDEFINED> instruction: 0xf0104478
   36434:	stmdbmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36438:	movwcs	r4, #2571	; 0xa0b
   3643c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   36440:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
   36444:	smlatbcs	r0, r0, r8, r8
   36448:			; <UNDEFINED> instruction: 0xffe2f01a
   3644c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   36450:			; <UNDEFINED> instruction: 0xffccf010
   36454:	andlt	r2, r3, r1
   36458:	svclt	0x0000bd30
   3645c:	andeq	r0, r3, r6, ror #3
   36460:	ldrdeq	r0, [r3], -r8
   36464:			; <UNDEFINED> instruction: 0x000766b0
   36468:	andeq	ip, r1, sl, lsl #17
   3646c:	andeq	r7, r2, sl, lsr r9
   36470:	addlt	fp, r3, r0, lsl #10
   36474:	strmi	r9, [sl], -r0, lsl #4
   36478:	movwcs	r9, #769	; 0x301
   3647c:			; <UNDEFINED> instruction: 0xf8eef017
   36480:			; <UNDEFINED> instruction: 0xf85db003
   36484:	svclt	0x0000fb04
   36488:	movwcs	r4, #2326	; 0x916
   3648c:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
   36490:	addlt	fp, ip, r0, ror r5
   36494:	stmpl	sl, {r1, r2, r7, r8, fp, sp, lr}
   36498:	ldcmi	13, cr4, [r5], {20}
   3649c:	andls	r6, fp, #1179648	; 0x120000
   364a0:	andeq	pc, r0, #79	; 0x4f
   364a4:	ldrtmi	r6, [r2], -r1, asr #18
   364a8:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   364ac:	strls	r3, [r2, #-773]	; 0xfffffcfb
   364b0:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   364b4:	strcs	r3, [r8, #-771]	; 0xfffffcfd
   364b8:	strls	sl, [r1], #-2825	; 0xfffff4f7
   364bc:			; <UNDEFINED> instruction: 0xf0179500
   364c0:	stmdami	ip, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   364c4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   364c8:			; <UNDEFINED> instruction: 0xff6af010
   364cc:	blmi	1c8cfc <strspn@plt+0x1b02f4>
   364d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   364d4:	blls	310544 <strspn@plt+0x2f7b3c>
   364d8:	qaddle	r4, sl, r1
   364dc:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   364e0:	stmda	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   364e4:	ldrdeq	ip, [r8], -r2
   364e8:	andeq	r0, r0, r8, asr #4
   364ec:			; <UNDEFINED> instruction: 0xffffff65
   364f0:			; <UNDEFINED> instruction: 0xffffffbd
   364f4:	andeq	r5, r2, r2, asr #2
   364f8:	muleq	r8, r0, r7
   364fc:	addlt	fp, r3, r0, lsr r5
   36500:	strmi	r4, [sp], -r4, lsl #12
   36504:			; <UNDEFINED> instruction: 0xf7ff9101
   36508:	stmibvs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3650c:	strmi	r4, [r8, r0, lsr #12]!
   36510:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   36514:			; <UNDEFINED> instruction: 0xff6af010
   36518:	andne	lr, r8, #212, 18	; 0x350000
   3651c:			; <UNDEFINED> instruction: 0xf00b4620
   36520:	stmdami	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   36524:	ldrbtmi	r6, [r8], #-2657	; 0xfffff59f
   36528:			; <UNDEFINED> instruction: 0xff3af010
   3652c:	andlt	r2, r3, r0
   36530:	svclt	0x0000bd30
   36534:			; <UNDEFINED> instruction: 0x000505b2
   36538:	andeq	ip, r1, r6, lsl #23
   3653c:	strdlt	fp, [r5], r0
   36540:	stcge	13, cr4, [sl], {24}
   36544:			; <UNDEFINED> instruction: 0x461e4a18
   36548:			; <UNDEFINED> instruction: 0xf854447d
   3654c:			; <UNDEFINED> instruction: 0xf04f7b04
   36550:	stmiapl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   36554:	ldmdavs	r2, {r0, r2, r3, r9, sl, lr}
   36558:			; <UNDEFINED> instruction: 0xf04f9203
   3655c:	andcs	r0, r1, #0, 4
   36560:	strvc	lr, [r0], #-2509	; 0xfffff633
   36564:			; <UNDEFINED> instruction: 0xf7e19402
   36568:	addmi	lr, r5, #952	; 0x3b8
   3656c:	movwcs	fp, #3980	; 0xf8c
   36570:	b	14ff17c <strspn@plt+0x14e6774>
   36574:	ldrdle	r7, [r9, -r0]
   36578:	blmi	308db0 <strspn@plt+0x2f03a8>
   3657c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36580:	blls	1105f0 <strspn@plt+0xf7be8>
   36584:	qaddle	r4, sl, sl
   36588:	ldcllt	0, cr11, [r0, #20]!
   3658c:	strmi	r4, [r2], -r8, lsl #18
   36590:	strtmi	r4, [fp], -r8, lsl #16
   36594:			; <UNDEFINED> instruction: 0x96004479
   36598:			; <UNDEFINED> instruction: 0xf7ed4478
   3659c:			; <UNDEFINED> instruction: 0xf7e2f8a1
   365a0:	svclt	0x0000e808
   365a4:	andeq	ip, r8, r8, lsl r7
   365a8:	andeq	r0, r0, r8, asr #4
   365ac:	andeq	ip, r8, r4, ror #13
   365b0:	andeq	r0, r3, r8, ror r1
   365b4:	andeq	ip, r1, ip, ror r8
   365b8:	svcmi	0x00f0e92d
   365bc:	stc	6, cr4, [sp, #-16]!
   365c0:	stmvs	r3, {r1, r8, r9, fp, pc}
   365c4:	swpls	fp, r7, [r5]
   365c8:	andls	r4, r3, #2899968	; 0x2c4000
   365cc:	ldrbtmi	r4, [r9], #-2737	; 0xfffff54f
   365d0:	ldreq	r5, [r9, sl, lsl #17]
   365d4:	andsls	r6, r5, #1179648	; 0x120000
   365d8:	andeq	pc, r0, #79	; 0x4f
   365dc:	svclt	0x00584aae
   365e0:	bcc	32724 <strspn@plt+0x19d1c>
   365e4:	strle	r4, [r3, #-1146]	; 0xfffffb86
   365e8:	ldmdapl	r2, {r2, r3, r5, r7, r8, fp, lr}^
   365ec:	ldrdge	pc, [r0], -r2
   365f0:	ldmiblt	r6!, {r1, r2, r5, r6, r7, fp, sp, lr}
   365f4:	bcs	51184 <strspn@plt+0x3877c>
   365f8:	sbcshi	pc, r7, r0
   365fc:	ldrle	r0, [r0, #-1883]	; 0xfffff8a5
   36600:	movwpl	lr, #22996	; 0x59d4
   36604:	svclt	0x00182b00
   36608:	andle	r2, sl, r0, lsl #26
   3660c:	ldmdbne	r2, {r1, r3, r4, r6, r7}^
   36610:	svclt	0x002c9204
   36614:	andcs	r2, r0, #268435456	; 0x10000000
   36618:	svcmi	0x0060f013
   3661c:	andcs	fp, r1, #24, 30	; 0x60
   36620:	andcs	fp, r0, r2, ror r1
   36624:	blmi	fe7090a4 <strspn@plt+0xfe6f069c>
   36628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3662c:	blls	59069c <strspn@plt+0x577c94>
   36630:			; <UNDEFINED> instruction: 0xf040405a
   36634:	andslt	r8, r7, r0, lsl r1
   36638:	blhi	f1934 <strspn@plt+0xd8f2c>
   3663c:	svchi	0x00f0e8bd
   36640:	addsmi	r9, sp, #4, 22	; 0x1000
   36644:	sbcshi	pc, r0, r0, lsl #1
   36648:			; <UNDEFINED> instruction: 0xf10d4b96
   3664c:			; <UNDEFINED> instruction: 0xf8df0b2c
   36650:	ldrbtmi	r8, [fp], #-600	; 0xfffffda8
   36654:	andsge	pc, ip, sp, asr #17
   36658:			; <UNDEFINED> instruction: 0x461a44f8
   3665c:	bcc	fe471e84 <strspn@plt+0xfe45947c>
   36660:	andscc	r4, r4, #149504	; 0x24800
   36664:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   36668:	vpmin.s8	d4, d19, d1
   3666c:	movwls	r3, #37869	; 0x93ed
   36670:	ldrbtmi	r4, [sl], #-2960	; 0xfffff470
   36674:	ldrbtmi	r9, [fp], #-518	; 0xfffffdfa
   36678:	bcc	471ea0 <strspn@plt+0x459498>
   3667c:			; <UNDEFINED> instruction: 0xf9bde052
   36680:	blcs	42750 <strspn@plt+0x29d48>
   36684:	svcls	0x0006d04a
   36688:			; <UNDEFINED> instruction: 0x463b45b8
   3668c:	cmpcs	fp, #4, 30
   36690:	blcc	b46b4 <strspn@plt+0x9bcac>
   36694:	blmi	fe26a6bc <strspn@plt+0xfe251cb4>
   36698:	ldrbtmi	r4, [fp], #-1607	; 0xfffff9b9
   3669c:	ldmvc	fp, {r1, r3, r4, fp, pc}
   366a0:	andcs	pc, r0, r8, lsr #17
   366a4:	svccc	0x0002f807
   366a8:	adcsmi	r9, r3, #7168	; 0x1c00
   366ac:	adcshi	pc, r4, r0, asr #4
   366b0:			; <UNDEFINED> instruction: 0xf10d990b
   366b4:	blls	238b8c <strspn@plt+0x220184>
   366b8:	bcs	fe471f20 <strspn@plt+0xfe459518>
   366bc:	tstls	r1, r8, asr #12
   366c0:	movwls	r2, #285	; 0x11d
   366c4:	bcc	471f2c <strspn@plt+0x459524>
   366c8:			; <UNDEFINED> instruction: 0xff38f7ff
   366cc:	ldmdami	fp!, {r8, sp}^
   366d0:	stmib	sp, {r8, r9, sp}^
   366d4:	ldmdbmi	sl!, {r8, ip}^
   366d8:			; <UNDEFINED> instruction: 0xf8bd4478
   366dc:	ldrbtmi	r2, [r9], #-50	; 0xffffffce
   366e0:	blx	1ff2752 <strspn@plt+0x1fd9d4a>
   366e4:	strbmi	r4, [r8], -r0, lsl #13
   366e8:	ldmda	r0!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   366ec:	strbmi	r4, [r0], -r2, lsl #13
   366f0:	stmda	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   366f4:	bl	2dcf20 <strspn@plt+0x2c4518>
   366f8:	movwcc	r0, #4864	; 0x1300
   366fc:	addsmi	r4, r3, #989855744	; 0x3b000000
   36700:	addshi	pc, r1, r0, lsl #1
   36704:	ldrtmi	r4, [r8], -r9, asr #12
   36708:	svc	0x003af7e1
   3670c:			; <UNDEFINED> instruction: 0xf7e14641
   36710:			; <UNDEFINED> instruction: 0x3601ef38
   36714:			; <UNDEFINED> instruction: 0x4680237d
   36718:	blcc	b4740 <strspn@plt+0x9bd38>
   3671c:	strcc	r9, [r8, #-2820]	; 0xfffff4fc
   36720:	pushle	{r0, r1, r3, r5, r7, r9, lr}
   36724:	andcs	r4, r8, #95420416	; 0x5b00000
   36728:	strtmi	r4, [r0], -r9, lsr #12
   3672c:	mrc2	0, 2, pc, cr6, cr4, {0}
   36730:	ble	fe940738 <strspn@plt+0xfe927d30>
   36734:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   36738:			; <UNDEFINED> instruction: 0xf0004598
   3673c:	bmi	18d6958 <strspn@plt+0x18bdf50>
   36740:			; <UNDEFINED> instruction: 0xf5034646
   36744:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
   36748:	ldmvc	r2, {r4, fp, pc}
   3674c:	andeq	pc, r0, r8, lsr #17
   36750:	svccs	0x0002f806
   36754:	vhsub.s8	d4, d16, d14
   36758:	addsmi	r8, lr, #141	; 0x8d
   3675c:	bne	ffd263f4 <strspn@plt+0xffd0d9ec>
   36760:	orrvs	pc, r0, r3, asr #11
   36764:	bmi	16ab550 <strspn@plt+0x1692b48>
   36768:	blmi	1688030 <strspn@plt+0x166f628>
   3676c:	andls	r4, r0, #2046820352	; 0x7a000000
   36770:	ldrbtmi	r4, [fp], #-2648	; 0xfffff5a8
   36774:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   36778:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   3677c:	stmdaeq	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
   36780:	ldrbtmi	r4, [lr], #-3669	; 0xfffff1ab
   36784:	strhtle	r4, [pc], -r0
   36788:	cmpcs	sp, #72351744	; 0x4500000
   3678c:	blcc	b47a8 <strspn@plt+0x9bda0>
   36790:			; <UNDEFINED> instruction: 0xf8882300
   36794:	blls	1027a0 <strspn@plt+0xe9d98>
   36798:	blmi	1464d2c <strspn@plt+0x144c324>
   3679c:	addsmi	r4, sp, #2063597568	; 0x7b000000
   367a0:	svcge	0x003ff43f
   367a4:	strtvs	r2, [r3], #-16
   367a8:	blmi	13b04a0 <strspn@plt+0x1397a98>
   367ac:	ldrbtmi	r2, [fp], #-16
   367b0:	ldr	r6, [r7, -r3, lsr #8]!
   367b4:			; <UNDEFINED> instruction: 0x46204619
   367b8:	ldrmi	r9, [r8, r5, lsl #22]
   367bc:			; <UNDEFINED> instruction: 0xf7e24607
   367c0:			; <UNDEFINED> instruction: 0xf506e806
   367c4:			; <UNDEFINED> instruction: 0xf1006280
   367c8:	strtmi	r0, [fp], #-776	; 0xfffffcf8
   367cc:	eorsle	r4, r1, #805306377	; 0x30000009
   367d0:	strhle	r4, [ip], #-37	; 0xffffffdb
   367d4:	ldrbtmi	r4, [r9], #-2371	; 0xfffff6bd
   367d8:			; <UNDEFINED> instruction: 0xf7e14628
   367dc:			; <UNDEFINED> instruction: 0x4639eed2
   367e0:	cdp	7, 12, cr15, cr14, cr1, {7}
   367e4:	ldrb	r4, [r8, r5, lsl #12]
   367e8:	movwcs	r4, #3391	; 0xd3f
   367ec:	eorvc	r4, fp, sp, ror r4
   367f0:	blcs	5d404 <strspn@plt+0x449fc>
   367f4:	svcge	0x0015f43f
   367f8:			; <UNDEFINED> instruction: 0x46204619
   367fc:	ldrmi	r9, [r8, r5, lsl #22]
   36800:			; <UNDEFINED> instruction: 0xf7e14607
   36804:			; <UNDEFINED> instruction: 0xf505efe4
   36808:	andcc	r6, r8, r0, lsl #5
   3680c:	addsmi	r1, r3, #2818048	; 0x2b0000
   36810:	ldmdbmi	r6!, {r4, r9, ip, lr, pc}
   36814:			; <UNDEFINED> instruction: 0xe7df4479
   36818:			; <UNDEFINED> instruction: 0x46b84b35
   3681c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   36820:	bleq	134948 <strspn@plt+0x11bf40>
   36824:	blmi	d306dc <strspn@plt+0xd17cd4>
   36828:	ldrbtmi	r4, [fp], #-1720	; 0xfffff948
   3682c:			; <UNDEFINED> instruction: 0xf8486818
   36830:	str	r0, [r5, r3, lsl #22]!
   36834:	strcc	r4, [r5, #-2864]	; 0xfffff4d0
   36838:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   3683c:			; <UNDEFINED> instruction: 0xf845889b
   36840:			; <UNDEFINED> instruction: 0xf8250c05
   36844:	str	r3, [r8, r1, lsl #24]!
   36848:	cmpcs	fp, #73400320	; 0x4600000
   3684c:	mvnscc	pc, r0, asr #4
   36850:	blcc	b4870 <strspn@plt+0x9be68>
   36854:			; <UNDEFINED> instruction: 0xf7e1e787
   36858:	stcmi	14, cr14, [r8], #-688	; 0xfffffd50
   3685c:	stmdbmi	r8!, {r1, r4, r5, r9, sl, lr}
   36860:	ldrbtmi	r4, [ip], #-2088	; 0xfffff7d8
   36864:	strls	r4, [r0], #-1145	; 0xfffffb87
   36868:			; <UNDEFINED> instruction: 0xf7ec4478
   3686c:	stmdbmi	r6!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   36870:			; <UNDEFINED> instruction: 0xe7b14479
   36874:	vst2.8	{d20-d21}, [pc :128], r5
   36878:	stmdbmi	r5!, {r7, sl, sp, lr}
   3687c:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   36880:	andmi	lr, r0, sp, asr #19
   36884:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
   36888:			; <UNDEFINED> instruction: 0xf7ec4478
   3688c:	svclt	0x0000ff29
   36890:	muleq	r8, r2, r6
   36894:	andeq	r0, r0, r8, asr #4
   36898:	andeq	ip, r8, ip, ror r6
   3689c:	andeq	r0, r0, r8, lsl r3
   368a0:	andeq	ip, r8, r8, lsr r6
   368a4:	strheq	r0, [r3], -sl
   368a8:	andeq	sp, sl, r4, lsr #26
   368ac:	andeq	sp, sl, r6, lsl sp
   368b0:	andeq	sp, sl, sl, lsl #26
   368b4:	strdeq	pc, [r2], -r2
   368b8:	andeq	r0, r5, sl, lsr #8
   368bc:	andeq	ip, r3, r4, ror r7
   368c0:	andeq	r6, r7, lr, lsl #8
   368c4:	andeq	sp, sl, r6, asr #24
   368c8:	andeq	r0, r5, lr, ror r3
   368cc:	andeq	r5, r2, r8, lsr #13
   368d0:	andeq	pc, r2, r2, ror #29
   368d4:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   368d8:	strdeq	sp, [sl], -sl
   368dc:	andeq	sp, sl, r0, ror #23
   368e0:	andeq	r0, r2, r2, ror #3
   368e4:	andeq	pc, r2, r6, asr #28
   368e8:	muleq	sl, r0, fp
   368ec:	andeq	pc, r2, r0, lsl #28
   368f0:	andeq	ip, r1, r0, ror r9
   368f4:	andeq	ip, r1, r2, ror #18
   368f8:	andeq	lr, r1, ip, asr r1
   368fc:	andeq	pc, r2, r2, asr #27
   36900:	andeq	pc, r2, r8, lsr #29
   36904:	andeq	ip, r1, r8, lsr #13
   36908:	andeq	pc, r2, r4, lsr #27
   3690c:	andeq	pc, r2, r6, lsr #27
   36910:	andeq	pc, r2, r6, lsl #29
   36914:	andeq	ip, r1, r4, lsl r6
   36918:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   3691c:			; <UNDEFINED> instruction: 0xf013490a
   36920:	ldrbtmi	r0, [r9], #-1028	; 0xfffffbfc
   36924:	blmi	2aa940 <strspn@plt+0x291f38>
   36928:	stmiapl	r9, {r9, sp}^
   3692c:	ldrhtmi	lr, [r8], -sp
   36930:	strmi	lr, [r5], -r2, asr #12
   36934:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   36938:	stmibvs	r9!, {r0, r2, fp, lr}^
   3693c:			; <UNDEFINED> instruction: 0xf0104478
   36940:	strtmi	pc, [r0], -pc, lsr #26
   36944:	svclt	0x0000bd38
   36948:	andeq	ip, r8, lr, lsr r3
   3694c:	muleq	r0, r0, r2
   36950:	andeq	r5, r2, r0, lsr #1
   36954:	stmdbmi	r7, {r1, fp, sp, lr}
   36958:	ldrbtmi	r0, [r9], #-1875	; 0xfffff8ad
   3695c:	blmi	1eb96c <strspn@plt+0x1d2f64>
   36960:	strb	r5, [fp, #2249]	; 0x8c9
   36964:	cfstrsmi	mvf11, [r5], {16}
   36968:	stmdbpl	r9, {r1, r6, r7, r8, fp, sp, lr}
   3696c:	blmi	174ae8 <strspn@plt+0x15c0e0>
   36970:	svclt	0x0000e622
   36974:	andeq	ip, r8, r6, lsl #6
   36978:	strdeq	r0, [r0], -r4
   3697c:	muleq	r0, r0, r2
   36980:	stmdbmi	r7, {r1, fp, sp, lr}
   36984:	ldrbtmi	r0, [r9], #-1875	; 0xfffff8ad
   36988:	blmi	1eb998 <strspn@plt+0x1d2f90>
   3698c:	ldr	r5, [r5, #2249]!	; 0x8c9
   36990:	cfstrsmi	mvf11, [r5], {16}
   36994:	stmdbpl	r9, {r1, r6, r7, r8, fp, sp, lr}
   36998:	blmi	174b14 <strspn@plt+0x15c10c>
   3699c:	svclt	0x0000e60c
   369a0:	ldrdeq	ip, [r8], -sl
   369a4:	andeq	r0, r0, r4, asr #5
   369a8:	andeq	r0, r0, r8, asr #5
   369ac:	addlt	fp, r4, r0, lsl r5
   369b0:	stcge	8, cr4, [r7], {23}
   369b4:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   369b8:	ldrbtmi	r2, [r8], #-818	; 0xfffffcce
   369bc:	streq	lr, [r0], #-2509	; 0xfffff633
   369c0:	ldrbtmi	r4, [ip], #2069	; 0x815
   369c4:	andcs	r4, r1, #26214400	; 0x1900000
   369c8:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   369cc:	andls	r6, r3, r0, lsl #16
   369d0:	andeq	pc, r0, pc, asr #32
   369d4:	strls	r4, [r2], #-2065	; 0xfffff7ef
   369d8:			; <UNDEFINED> instruction: 0xf7e14478
   369dc:	ldmdacs	r1!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   369e0:	bmi	42ca0c <strspn@plt+0x414004>
   369e4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   369e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   369ec:	subsmi	r9, sl, r3, lsl #22
   369f0:	andlt	sp, r4, ip, lsl #2
   369f4:	stcmi	13, cr11, [fp], {16}
   369f8:	stmdbmi	fp, {r1, r9, sl, lr}
   369fc:	stmdami	fp, {r1, r4, r5, r8, r9, sp}
   36a00:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   36a04:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   36a08:	cdp2	7, 6, cr15, cr10, cr12, {7}
   36a0c:	ldcl	7, cr15, [r0, #900]	; 0x384
   36a10:	andeq	pc, r2, sl, ror sp	; <UNPREDICTABLE>
   36a14:	muleq	r8, lr, r2
   36a18:	andeq	r0, r0, r8, asr #4
   36a1c:	andeq	sp, sl, r4, lsr #27
   36a20:	andeq	ip, r8, sl, ror r2
   36a24:	andeq	pc, r2, r0, asr #26
   36a28:	ldrdeq	r0, [r3], -sl
   36a2c:	andeq	ip, r1, lr, lsl #8
   36a30:	cfstr32eq	mvfx11, [r2], {48}	; 0x30
   36a34:	addlt	r4, r5, r4, lsl sp
   36a38:			; <UNDEFINED> instruction: 0x46044914
   36a3c:	movwcs	r4, #1149	; 0x47d
   36a40:	ldrbtmi	r0, [r9], #-1042	; 0xfffffbee
   36a44:	movwls	r4, #5672	; 0x1628
   36a48:	adclt	r9, r4, #0, 6
   36a4c:			; <UNDEFINED> instruction: 0xf9c8f01a
   36a50:			; <UNDEFINED> instruction: 0x4603b1b0
   36a54:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   36a58:	teqcs	r2, lr, lsl #20
   36a5c:	ldrbtmi	r4, [sl], #-3342	; 0xfffff2f2
   36a60:	streq	lr, [r2], #-2509	; 0xfffff633
   36a64:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   36a68:	ldrmi	r5, [r4], -r0, lsl #6
   36a6c:	blmi	3082b4 <strspn@plt+0x2ef8ac>
   36a70:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
   36a74:			; <UNDEFINED> instruction: 0xf7ff447a
   36a78:	qadd8mi	pc, r0, r9	; <UNPREDICTABLE>
   36a7c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   36a80:	strtmi	r4, [r8], -fp, lsr #12
   36a84:	svclt	0x0000e7e8
   36a88:	andeq	ip, r3, r0, lsl r4
   36a8c:	muleq	r7, sl, r1
   36a90:	andeq	r4, r2, r2, ror r4
   36a94:	andeq	sp, sl, lr, lsl sp
   36a98:	ldrdeq	pc, [r2], -r0
   36a9c:	andeq	pc, r2, lr, asr #25
   36aa0:	andeq	r0, r3, r8, ror #16
   36aa4:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   36aa8:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   36aac:	push	{r1, r3, r4, r5, r6, sl, lr}
   36ab0:			; <UNDEFINED> instruction: 0x46044ff0
   36ab4:	ldrdlt	r5, [r5], r3
   36ab8:			; <UNDEFINED> instruction: 0xf8df6800
   36abc:	ldmdavs	fp, {r2, r3, r6, r7, fp, pc}
   36ac0:			; <UNDEFINED> instruction: 0xf04f9303
   36ac4:			; <UNDEFINED> instruction: 0xf0100300
   36ac8:	ldmib	r4, {r2, r8, r9}^
   36acc:	ldrbtmi	r5, [r8], #1541	; 0x605
   36ad0:			; <UNDEFINED> instruction: 0xf00069e7
   36ad4:	ldccs	0, cr8, [r8, #-564]!	; 0xfffffdcc
   36ad8:	stccs	8, cr13, [r0, #-256]	; 0xffffff00
   36adc:	orrhi	pc, r7, #0
   36ae0:	ldccs	13, cr3, [r7, #-4]!
   36ae4:	orrhi	pc, r3, #0, 4
   36ae8:			; <UNDEFINED> instruction: 0xf015e8df
   36aec:	orrseq	r0, ip, #-872415232	; 0xcc000000
   36af0:	cmneq	pc, #-2147483588	; 0x8000003c
   36af4:	movweq	r0, #61897	; 0xf1c9
   36af8:	movweq	r0, #32882	; 0x8072
   36afc:	movweq	r0, #33213	; 0x81bd
   36b00:	movweq	r0, #33213	; 0x81bd
   36b04:	movweq	r0, #32882	; 0x8072
   36b08:			; <UNDEFINED> instruction: 0x01b10203
   36b0c:	orreq	r0, r1, #67108866	; 0x4000002
   36b10:	movweq	r0, #33213	; 0x81bd
   36b14:	movteq	r0, #4210	; 0x1072
   36b18:	rsbseq	r0, pc, #-268435449	; 0xf0000007
   36b1c:	rsbeq	r0, sl, #1073741858	; 0x40000022
   36b20:	subseq	r0, r5, #-2147483620	; 0x8000001c
   36b24:	rsbseq	r0, r2, r0, lsl r2
   36b28:	rsbseq	r0, r2, r2, ror r0
   36b2c:	cmneq	r1, r8, lsl r2
   36b30:	movweq	r0, #33505	; 0x82e1
   36b34:	sbceq	r0, r5, #1073741871	; 0x4000002f
   36b38:	cmpeq	r6, r1, lsl #7
   36b3c:	orreq	r0, r1, #1342177292	; 0x5000000c
   36b40:	orreq	r0, r1, #67108866	; 0x4000002
   36b44:	teqeq	pc, r1, lsr #6
   36b48:	orreq	r0, r1, #148, 4	; 0x40000009
   36b4c:	smlawbeq	pc, r1, r3, r0	; <UNPREDICTABLE>
   36b50:	tsteq	pc, sl, lsr #2
   36b54:	orreq	r0, r1, #79	; 0x4f
   36b58:	rsbseq	r0, r2, r8, lsl #6
   36b5c:	msrpl	SPSR_c, #73400320	; 0x4600000
   36b60:	msrne	SPSR_c, #206569472	; 0xc500000
   36b64:			; <UNDEFINED> instruction: 0xf040429d
   36b68:			; <UNDEFINED> instruction: 0xf8df8342
   36b6c:	ldrbtmi	r0, [r8], #-2080	; 0xfffff7e0
   36b70:	ldc2	0, cr15, [ip], #-64	; 0xffffffc0
   36b74:			; <UNDEFINED> instruction: 0xf0001c72
   36b78:			; <UNDEFINED> instruction: 0xf8df8374
   36b7c:			; <UNDEFINED> instruction: 0x46310814
   36b80:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   36b84:	stc2	0, cr15, [ip], {16}
   36b88:			; <UNDEFINED> instruction: 0xf8dfe023
   36b8c:	strcs	r4, [r0, #-2056]	; 0xfffff7f8
   36b90:	stmdals	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   36b94:			; <UNDEFINED> instruction: 0xf8df447c
   36b98:	ldrbtmi	r8, [r9], #2052	; 0x804
   36b9c:	ldrbtmi	r4, [r8], #1568	; 0x620
   36ba0:	stc2	0, cr15, [r4], #-64	; 0xffffffc0
   36ba4:	cmpeq	r4, #8, 2	; <UNPREDICTABLE>
   36ba8:	strtmi	r4, [r9], -sl, asr #12
   36bac:	strcc	lr, [r0, #-2509]	; 0xfffff633
   36bb0:			; <UNDEFINED> instruction: 0x462b4630
   36bb4:	ldc2	0, cr15, [sl, #100]	; 0x64
   36bb8:			; <UNDEFINED> instruction: 0xf0104620
   36bbc:	mcrcs	12, 0, pc, cr1, cr7, {0}	; <UNPREDICTABLE>
   36bc0:	orrhi	pc, pc, #64, 4
   36bc4:			; <UNDEFINED> instruction: 0x07d8f8df
   36bc8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   36bcc:	blx	ffa72c16 <strspn@plt+0xffa5a20e>
   36bd0:			; <UNDEFINED> instruction: 0xf8df2540
   36bd4:			; <UNDEFINED> instruction: 0xf8df27d0
   36bd8:	ldrbtmi	r3, [sl], #-1964	; 0xfffff854
   36bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36be0:	subsmi	r9, sl, r3, lsl #22
   36be4:	bichi	pc, r9, #64	; 0x40
   36be8:	andlt	r4, r5, r8, lsr #12
   36bec:	svchi	0x00f0e8bd
   36bf0:	sbfxeq	pc, pc, #17, #21
   36bf4:			; <UNDEFINED> instruction: 0xf8df4619
   36bf8:	ldrbtmi	r2, [r8], #-1972	; 0xfffff84c
   36bfc:	andcc	r9, ip, r1, lsl #6
   36c00:	andls	r4, r0, sl, ror r4
   36c04:			; <UNDEFINED> instruction: 0xf0194628
   36c08:	ldccs	13, cr15, [r8, #-452]!	; 0xfffffe3c
   36c0c:	stccs	8, cr13, [r0, #-664]	; 0xfffffd68
   36c10:	rschi	pc, sp, #0
   36c14:	ldccs	13, cr3, [r7, #-4]!
   36c18:	rschi	pc, r9, #0, 4
   36c1c:			; <UNDEFINED> instruction: 0xf853a302
   36c20:	ldrmi	r2, [r3], #-37	; 0xffffffdb
   36c24:	svclt	0x00004718
   36c28:	andeq	r0, r0, fp, lsr #10
   36c2c:	strdeq	r0, [r0], -r5
   36c30:	andeq	r0, r0, r7, lsr #5
   36c34:	andeq	r0, r0, r3, lsr #11
   36c38:	andeq	r0, r0, r5, asr r2
   36c3c:	andeq	r0, r0, r3, ror #9
   36c40:			; <UNDEFINED> instruction: 0xffffffa9
   36c44:	ldrdeq	r0, [r0], -r5
   36c48:	andeq	r0, r0, sp, lsr r2
   36c4c:	ldrdeq	r0, [r0], -r5
   36c50:	andeq	r0, r0, sp, lsr r2
   36c54:	ldrdeq	r0, [r0], -r5
   36c58:			; <UNDEFINED> instruction: 0xffffffa9
   36c5c:	ldrdeq	r0, [r0], -r5
   36c60:	andeq	r0, r0, fp, asr #5
   36c64:	andeq	r0, r0, r5, lsr #4
   36c68:	andeq	r0, r0, r7, asr #11
   36c6c:	andeq	r0, r0, r7, asr #11
   36c70:	andeq	r0, r0, sp, lsr r2
   36c74:	ldrdeq	r0, [r0], -r5
   36c78:			; <UNDEFINED> instruction: 0xffffffa9
   36c7c:	andeq	r0, r0, r7, asr #10
   36c80:	andeq	r0, r0, r3, asr #7
   36c84:	andeq	r0, r0, r3, asr #7
   36c88:	ldrdeq	r0, [r0], -r5
   36c8c:	muleq	r0, r9, r3
   36c90:	andeq	r0, r0, r7, lsr #3
   36c94:	andeq	r0, r0, pc, ror #6
   36c98:	andeq	r0, r0, r5, ror #5
   36c9c:			; <UNDEFINED> instruction: 0xffffffa9
   36ca0:			; <UNDEFINED> instruction: 0xffffffa9
   36ca4:			; <UNDEFINED> instruction: 0xffffffa9
   36ca8:	strdeq	r0, [r0], -r5
   36cac:	andeq	r0, r0, r5, lsl #3
   36cb0:	andeq	r0, r0, r7, lsl #9
   36cb4:	ldrdeq	r0, [r0], -r5
   36cb8:	andeq	r0, r0, sp, lsr r2
   36cbc:	andeq	r0, r0, pc, asr #8
   36cc0:	andeq	r0, r0, r7, asr #11
   36cc4:	andeq	r0, r0, pc, ror #2
   36cc8:	andeq	r0, r0, pc, asr #8
   36ccc:	andeq	r0, r0, r7, asr #11
   36cd0:	andeq	r0, r0, r7, asr #11
   36cd4:	andeq	r0, r0, r7, asr #11
   36cd8:	andeq	r0, r0, r7, lsl #10
   36cdc:	andeq	r0, r0, r1, asr #2
   36ce0:	andeq	r0, r0, sp, ror #7
   36ce4:	andeq	r0, r0, r7, asr #11
   36ce8:	andeq	r0, r0, r7, asr #11
   36cec:	andeq	r0, r0, r1, lsr #2
   36cf0:	andeq	r0, r0, r7, lsl r1
   36cf4:	andeq	r0, r0, r1, ror #1
   36cf8:			; <UNDEFINED> instruction: 0xffffff63
   36cfc:	andeq	r0, r0, r7, asr #11
   36d00:	ldrdeq	r0, [r0], -r5
   36d04:			; <UNDEFINED> instruction: 0xffffffa9
   36d08:			; <UNDEFINED> instruction: 0xf0106820
   36d0c:			; <UNDEFINED> instruction: 0xf0000504
   36d10:	stmiavs	r3!, {r0, r3, r6, r7, r9, pc}^
   36d14:			; <UNDEFINED> instruction: 0x2e01b9b3
   36d18:	ldrcs	fp, [r0, #-3976]	; 0xfffff078
   36d1c:	svcge	0x0059f63f
   36d20:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   36d24:			; <UNDEFINED> instruction: 0xf8df2510
   36d28:	ldrbtmi	r0, [r9], #-1676	; 0xfffff974
   36d2c:	movwls	r9, #769	; 0x301
   36d30:	bvs	ff8c32b8 <strspn@plt+0xff8aa8b0>
   36d34:			; <UNDEFINED> instruction: 0xf01a4478
   36d38:	strtvs	pc, [r0], #-2131	; 0xfffff7ad
   36d3c:	stmdavs	r0!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
   36d40:	strle	r0, [r6], #-1857	; 0xfffff8bf
   36d44:	strb	r2, [r4, -r0, lsl #10]
   36d48:			; <UNDEFINED> instruction: 0xf0106820
   36d4c:			; <UNDEFINED> instruction: 0xf0000504
   36d50:	stmiavs	r3!, {r1, r3, r4, r5, r7, r9, pc}^
   36d54:	mvnsle	r2, r0, lsl #22
   36d58:	stmdacs	r0, {r5, r6, r7, r9, fp, sp, lr}
   36d5c:			; <UNDEFINED> instruction: 0xf7ffd0f2
   36d60:	ldrcs	pc, [r0, #-3687]	; 0xfffff199
   36d64:	ldr	r6, [r4, -r0, lsr #8]!
   36d68:	strbeq	r6, [r0, -r0, lsr #16]
   36d6c:	stmiavs	r3!, {r1, r3, r5, r6, r7, r8, sl, ip, lr, pc}^
   36d70:	mvnle	r2, r0, lsl #22
   36d74:	bcs	51904 <strspn@plt+0x38efc>
   36d78:			; <UNDEFINED> instruction: 0xf8dfd0e4
   36d7c:	ldrcs	r1, [r0, #-1596]	; 0xfffff9c4
   36d80:			; <UNDEFINED> instruction: 0x0638f8df
   36d84:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   36d88:	mrscc	r3, (UNDEF: 120)
   36d8c:			; <UNDEFINED> instruction: 0xf01a4478
   36d90:	strtvs	pc, [r0], #-2087	; 0xfffff7d9
   36d94:	stmdavs	r0!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   36d98:			; <UNDEFINED> instruction: 0xf1000743
   36d9c:			; <UNDEFINED> instruction: 0xf8df825c
   36da0:	strcs	r0, [r0, #-1568]	; 0xfffff9e0
   36da4:			; <UNDEFINED> instruction: 0xf0104478
   36da8:	ldr	pc, [r2, -r1, lsr #22]
   36dac:	strbeq	r6, [r3, -r0, lsr #16]
   36db0:	rsbhi	pc, r1, #64, 2
   36db4:	blcs	51148 <strspn@plt+0x38740>
   36db8:			; <UNDEFINED> instruction: 0xf8dfd1c4
   36dbc:	ldrcs	r0, [r0, #-1544]	; 0xfffff9f8
   36dc0:	ldrbtmi	r6, [r8], #-2786	; 0xfffff51e
   36dc4:			; <UNDEFINED> instruction: 0xf0193090
   36dc8:	strtvs	pc, [r0], #-2981	; 0xfffff45b
   36dcc:	stmdavs	r0!, {r0, r8, r9, sl, sp, lr, pc}
   36dd0:	ldrle	r0, [r7, #1858]!	; 0x742
   36dd4:	blcs	51168 <strspn@plt+0x38760>
   36dd8:	bvs	ff8eb4b0 <strspn@plt+0xff8d2aa8>
   36ddc:	adcsle	r2, r1, r0, lsl #20
   36de0:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   36de4:			; <UNDEFINED> instruction: 0xf8df2510
   36de8:	ldrbtmi	r0, [r9], #-1508	; 0xfffffa1c
   36dec:	movwcc	lr, #2509	; 0x9cd
   36df0:	ldrbtmi	r3, [r8], #-292	; 0xfffffedc
   36df4:			; <UNDEFINED> instruction: 0xfff4f019
   36df8:	strbt	r6, [sl], r0, lsr #8
   36dfc:	strbeq	r6, [r7, -r0, lsr #16]
   36e00:	blge	ec53c <strspn@plt+0xd3b34>
   36e04:	movwls	r2, #4356	; 0x1104
   36e08:			; <UNDEFINED> instruction: 0x46204632
   36e0c:	mrsls	r2, LR_irq
   36e10:	mrrc2	0, 1, pc, r6, cr6	; <UNPREDICTABLE>
   36e14:	stmdacs	r0, {r0, r2, r9, sl, lr}
   36e18:			; <UNDEFINED> instruction: 0xf8dfd194
   36e1c:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
   36e20:	blx	ff972e68 <strspn@plt+0xff95a460>
   36e24:	strne	pc, [ip, #2271]!	; 0x8df
   36e28:	strcs	pc, [ip, #2271]!	; 0x8df
   36e2c:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   36e30:	teqcc	r0, r2, lsl #16
   36e34:	tstls	r0, sl, ror r4
   36e38:	strls	r4, [r1, #-1577]	; 0xfffff9d7
   36e3c:	mrrc2	0, 1, pc, r6, cr9	; <UNPREDICTABLE>
   36e40:	ldreq	pc, [r8, #2271]	; 0x8df
   36e44:			; <UNDEFINED> instruction: 0xf0104478
   36e48:			; <UNDEFINED> instruction: 0xe6c2fad1
   36e4c:	strbeq	r6, [r0, -r0, lsr #16]
   36e50:	stmiavs	r5!, {r0, r2, r5, r7, r8, sl, ip, lr, pc}^
   36e54:			; <UNDEFINED> instruction: 0xf0002d00
   36e58:			; <UNDEFINED> instruction: 0x4630825b
   36e5c:			; <UNDEFINED> instruction: 0xf0152100
   36e60:			; <UNDEFINED> instruction: 0xe76ffc9b
   36e64:	strbeq	r6, [r7, -r0, lsr #16]
   36e68:			; <UNDEFINED> instruction: 0xf8dfd599
   36e6c:			; <UNDEFINED> instruction: 0x46312574
   36e70:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   36e74:			; <UNDEFINED> instruction: 0xf016447a
   36e78:			; <UNDEFINED> instruction: 0xe6aafc39
   36e7c:	strbeq	r6, [r5, -r0, lsr #16]
   36e80:	blge	ec4bc <strspn@plt+0xd3ab4>
   36e84:	movwls	r2, #4356	; 0x1104
   36e88:			; <UNDEFINED> instruction: 0x46204632
   36e8c:	mrsls	r2, LR_irq
   36e90:	ldc2	0, cr15, [r6], {22}
   36e94:	stmdacs	r0, {r0, r2, r9, sl, lr}
   36e98:	svcge	0x0054f47f
   36e9c:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   36ea0:			; <UNDEFINED> instruction: 0xf0104478
   36ea4:			; <UNDEFINED> instruction: 0xf8dffaa3
   36ea8:			; <UNDEFINED> instruction: 0xf8df1540
   36eac:	strtmi	r2, [fp], -r0, asr #10
   36eb0:	stmdals	r2, {r0, r3, r4, r5, r6, sl, lr}
   36eb4:	ldrbtmi	r3, [sl], #-316	; 0xfffffec4
   36eb8:	strtmi	r9, [r9], -r0, lsl #2
   36ebc:			; <UNDEFINED> instruction: 0xf01a9501
   36ec0:			; <UNDEFINED> instruction: 0xf8dffaa7
   36ec4:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
   36ec8:	blx	fe472f10 <strspn@plt+0xfe45a508>
   36ecc:	stmdavs	r0!, {r0, r7, r9, sl, sp, lr, pc}
   36ed0:			; <UNDEFINED> instruction: 0xf57f0745
   36ed4:	stmiavs	r3!, {r0, r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}^
   36ed8:			; <UNDEFINED> instruction: 0xf47f2b00
   36edc:			; <UNDEFINED> instruction: 0xf8dfaf33
   36ee0:	ldrcs	r0, [r0, #-1300]	; 0xfffffaec
   36ee4:	ldrbtmi	r6, [r8], #-2786	; 0xfffff51e
   36ee8:			; <UNDEFINED> instruction: 0xf0193018
   36eec:	strtvs	pc, [r0], #-2835	; 0xfffff4ed
   36ef0:			; <UNDEFINED> instruction: 0xf8dfe66f
   36ef4:	strbcs	r0, [r0, #-1284]	; 0xfffffafc
   36ef8:			; <UNDEFINED> instruction: 0xf0104478
   36efc:			; <UNDEFINED> instruction: 0x4631fa77
   36f00:	movwcs	r4, #5664	; 0x1620
   36f04:			; <UNDEFINED> instruction: 0xf016220f
   36f08:	strbt	pc, [r2], -pc, lsr #19	; <UNPREDICTABLE>
   36f0c:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   36f10:	strbcs	r4, [r0, #-1585]	; 0xfffff9cf
   36f14:			; <UNDEFINED> instruction: 0xf0104478
   36f18:	ldrb	pc, [sl], -r3, asr #20	; <UNPREDICTABLE>
   36f1c:	strbtpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   36f20:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36f24:	ldrblt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   36f28:			; <UNDEFINED> instruction: 0xf8df447d
   36f2c:	ldrbtmi	sl, [fp], #1244	; 0x4dc
   36f30:	ldrbtmi	r4, [sl], #1576	; 0x628
   36f34:	blx	16f2f7c <strspn@plt+0x16da574>
   36f38:	orreq	pc, r4, #-2147483646	; 0x80000002
   36f3c:			; <UNDEFINED> instruction: 0x4649465a
   36f40:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   36f44:			; <UNDEFINED> instruction: 0x464b4630
   36f48:	blx	ff472fb6 <strspn@plt+0xff45a5ae>
   36f4c:			; <UNDEFINED> instruction: 0xf0104628
   36f50:	vmlscs.f32	s30, s2, s26
   36f54:	bicshi	pc, r1, r0
   36f58:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   36f5c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   36f60:	blx	7f2fa8 <strspn@plt+0x7da5a0>
   36f64:	strtvc	pc, [r8], #2271	; 0x8df
   36f68:	strteq	pc, [r0], -r4, lsl #2
   36f6c:	ldrbtmi	r2, [pc], #-1283	; 36f74 <strspn@plt+0x1e56c>
   36f70:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   36f74:			; <UNDEFINED> instruction: 0xf4bf429d
   36f78:			; <UNDEFINED> instruction: 0xf856ae2b
   36f7c:	ldrtmi	r1, [r8], -r4, lsl #22
   36f80:	blx	3f2fc8 <strspn@plt+0x3da5c0>
   36f84:	cfstr64vs	mvdx3, [r3], #4
   36f88:	mvnsle	r2, r0, lsl #22
   36f8c:	strcc	pc, [r4], #2271	; 0x8df
   36f90:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   36f94:			; <UNDEFINED> instruction: 0xf8dfe7ed
   36f98:	strbcs	r0, [r0, #-1152]	; 0xfffffb80
   36f9c:			; <UNDEFINED> instruction: 0xf0104478
   36fa0:			; <UNDEFINED> instruction: 0xf8dffa25
   36fa4:	movwcs	r2, #1144	; 0x478
   36fa8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   36fac:	eorcc	r4, r4, #26214400	; 0x1900000
   36fb0:	movwcs	lr, #2509	; 0x9cd
   36fb4:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   36fb8:			; <UNDEFINED> instruction: 0xf01a447a
   36fbc:	str	pc, [r8], -r9, lsr #20
   36fc0:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   36fc4:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   36fc8:	blx	473010 <strspn@plt+0x45a608>
   36fcc:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   36fd0:	ldrtmi	r2, [r0], -r0, lsl #6
   36fd4:			; <UNDEFINED> instruction: 0x4619447a
   36fd8:	stmib	sp, {r4, r5, r9, ip, sp}^
   36fdc:			; <UNDEFINED> instruction: 0xf8df2300
   36fe0:	ldrbtmi	r2, [sl], #-1100	; 0xfffffbb4
   36fe4:	blx	fe0f3052 <strspn@plt+0xfe0da64a>
   36fe8:			; <UNDEFINED> instruction: 0xf8dfe5f3
   36fec:	strbcs	r0, [r0, #-1092]	; 0xfffffbbc
   36ff0:			; <UNDEFINED> instruction: 0xf0104478
   36ff4:			; <UNDEFINED> instruction: 0xf8dff9fb
   36ff8:	movwcs	r2, #1084	; 0x43c
   36ffc:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   37000:	rsbcc	r4, ip, #26214400	; 0x1900000
   37004:	movwcs	lr, #2509	; 0x9cd
   37008:	strtcs	pc, [ip], #-2271	; 0xfffff721
   3700c:			; <UNDEFINED> instruction: 0xf019447a
   37010:	ldrb	pc, [lr, #2925]	; 0xb6d	; <UNPREDICTABLE>
   37014:	strtge	pc, [r4], #-2271	; 0xfffff721
   37018:			; <UNDEFINED> instruction: 0xf8df2500
   3701c:	ldrbtmi	r9, [sl], #1060	; 0x424
   37020:			; <UNDEFINED> instruction: 0x465044f9
   37024:			; <UNDEFINED> instruction: 0xf9e2f010
   37028:	rsbseq	pc, r8, #1073741826	; 0x40000002
   3702c:	ldrtmi	r9, [r0], -r0, lsl #4
   37030:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   37034:	strtmi	r3, [fp], -r1, lsl #28
   37038:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   3703c:			; <UNDEFINED> instruction: 0xf0199501
   37040:			; <UNDEFINED> instruction: 0x2e02fb55
   37044:	msrhi	(UNDEF: 107), r0
   37048:			; <UNDEFINED> instruction: 0xf1044fff
   3704c:	strcs	r0, [r2, #-1564]	; 0xfffff9e4
   37050:	and	r4, r9, pc, ror r4
   37054:	addsmi	r6, sp, #1769472	; 0x1b0000
   37058:	cfldrsge	mvf15, [sl, #764]!	; 0x2fc
   3705c:	blne	1751bc <strspn@plt+0x15c7b4>
   37060:			; <UNDEFINED> instruction: 0xf0104638
   37064:	strcc	pc, [r1, #-2461]	; 0xfffff663
   37068:	blcs	523fc <strspn@plt+0x399f4>
   3706c:	blmi	ffaab83c <strspn@plt+0xffa92e34>
   37070:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   37074:	ldmmi	r5!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   37078:	svcmi	0x00f54631
   3707c:	ldreq	pc, [ip], -r4, lsl #2
   37080:	strcs	r4, [r2, #-1144]	; 0xfffffb88
   37084:			; <UNDEFINED> instruction: 0xf98cf010
   37088:	and	r4, r9, pc, ror r4
   3708c:	addsmi	r6, sp, #1769472	; 0x1b0000
   37090:	cfldrsge	mvf15, [lr, #764]	; 0x2fc
   37094:	blne	1751f4 <strspn@plt+0x15c7ec>
   37098:			; <UNDEFINED> instruction: 0xf0104638
   3709c:	strcc	pc, [r1, #-2433]	; 0xfffff67f
   370a0:	blcs	52434 <strspn@plt+0x39a2c>
   370a4:	blmi	ff72b874 <strspn@plt+0xff712e6c>
   370a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   370ac:	stmiami	r9!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   370b0:	ldreq	pc, [ip, -r4, lsl #2]
   370b4:	ldrbtmi	r2, [r8], #-1282	; 0xfffffafe
   370b8:			; <UNDEFINED> instruction: 0xf998f010
   370bc:	movwcs	r4, #2790	; 0xae6
   370c0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   370c4:	addscc	r4, ip, #3664	; 0xe50
   370c8:	movwcs	lr, #2509	; 0x9cd
   370cc:	ldrmi	r4, [r9], -r4, ror #21
   370d0:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
   370d4:	blx	2f3142 <strspn@plt+0x2da73a>
   370d8:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   370dc:			; <UNDEFINED> instruction: 0xf4bf429d
   370e0:			; <UNDEFINED> instruction: 0xf857ad77
   370e4:	ldrtmi	r1, [r0], -r4, lsl #22
   370e8:			; <UNDEFINED> instruction: 0xf95af010
   370ec:	cfstr64vs	mvdx3, [r3], #4
   370f0:	mvnsle	r2, r0, lsl #22
   370f4:			; <UNDEFINED> instruction: 0xf8584bc7
   370f8:	strb	r3, [lr, r3]!
   370fc:			; <UNDEFINED> instruction: 0x463148d9
   37100:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   37104:			; <UNDEFINED> instruction: 0xf94cf010
   37108:	ldmmi	r7, {r0, r1, r5, r6, r8, sl, sp, lr, pc}^
   3710c:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   37110:			; <UNDEFINED> instruction: 0xf96cf010
   37114:	movwcs	r4, #2773	; 0xad5
   37118:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   3711c:	eorscc	r4, ip, #26214400	; 0x1900000
   37120:	movwcs	lr, #2509	; 0x9cd
   37124:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
   37128:			; <UNDEFINED> instruction: 0xf972f01a
   3712c:	ldmmi	r1, {r0, r4, r6, r8, sl, sp, lr, pc}^
   37130:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   37134:			; <UNDEFINED> instruction: 0xf95af010
   37138:	movwcs	r4, #2767	; 0xacf
   3713c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   37140:	subcc	r4, r8, #26214400	; 0x1900000
   37144:	movwcs	lr, #2509	; 0x9cd
   37148:	ldrbtmi	r4, [sl], #-2764	; 0xfffff534
   3714c:			; <UNDEFINED> instruction: 0xf960f01a
   37150:	stmiami	fp, {r0, r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
   37154:			; <UNDEFINED> instruction: 0xf0104478
   37158:			; <UNDEFINED> instruction: 0x2e80f949
   3715c:	adcshi	pc, ip, r0, asr #4
   37160:	ldrtmi	r4, [r1], -r8, asr #17
   37164:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   37168:			; <UNDEFINED> instruction: 0xf91af010
   3716c:	cfstr64mi	mvdx14, [r6, #196]	; 0xc4
   37170:			; <UNDEFINED> instruction: 0x4628447d
   37174:			; <UNDEFINED> instruction: 0xf93af010
   37178:	bmi	ff189890 <strspn@plt+0xff170e88>
   3717c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   37180:			; <UNDEFINED> instruction: 0x31a84630
   37184:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   37188:	ldrmi	r1, [r9], -r0, lsl #6
   3718c:	blx	febf31f8 <strspn@plt+0xfebda7f0>
   37190:			; <UNDEFINED> instruction: 0xf43f2e01
   37194:	mcrcs	13, 0, sl, cr2, cr13, {0}
   37198:	rschi	pc, r6, r0
   3719c:			; <UNDEFINED> instruction: 0xf1044fbd
   371a0:	strcs	r0, [r2, #-1564]	; 0xfffff9e4
   371a4:	and	r4, r9, pc, ror r4
   371a8:	addsmi	r6, sp, #1769472	; 0x1b0000
   371ac:	cfldrsge	mvf15, [r0, #-764]	; 0xfffffd04
   371b0:	blne	175310 <strspn@plt+0x15c908>
   371b4:			; <UNDEFINED> instruction: 0xf0104638
   371b8:	strcc	pc, [r1, #-2291]	; 0xfffff70d
   371bc:	blcs	52550 <strspn@plt+0x39b48>
   371c0:	blmi	fe56b990 <strspn@plt+0xfe552f88>
   371c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   371c8:	ldmmi	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   371cc:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   371d0:			; <UNDEFINED> instruction: 0xf90cf010
   371d4:	movwcs	r4, #2737	; 0xab1
   371d8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   371dc:	andscc	r4, r8, #26214400	; 0x1900000
   371e0:	movwcs	lr, #2509	; 0x9cd
   371e4:	ldrbtmi	r4, [sl], #-2734	; 0xfffff552
   371e8:	blx	fe073254 <strspn@plt+0xfe05a84c>
   371ec:	svcmi	0x00ade4f1
   371f0:	ldreq	pc, [r8], -r4, lsl #2
   371f4:	ldrbtmi	r2, [pc], #-1281	; 371fc <strspn@plt+0x1e7f4>
   371f8:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   371fc:			; <UNDEFINED> instruction: 0xf4bf429d
   37200:			; <UNDEFINED> instruction: 0xf856ace7
   37204:	ldrtmi	r1, [r8], -r4, lsl #22
   37208:			; <UNDEFINED> instruction: 0xf8caf010
   3720c:	cfstr64vs	mvdx3, [r3], #4
   37210:	mvnsle	r2, r0, lsl #22
   37214:			; <UNDEFINED> instruction: 0xf8584b7f
   37218:	strb	r3, [lr, r3]!
   3721c:	ldrbeq	r6, [r9, -r3, lsr #16]
   37220:	cfldr32ge	mvfx15, [sp, #508]!	; 0x1fc
   37224:	tstcs	r4, r2, lsl #22
   37228:	ldrtmi	r9, [r2], -r1, lsl #6
   3722c:	movwcs	r4, #1568	; 0x620
   37230:			; <UNDEFINED> instruction: 0xf0169100
   37234:	strmi	pc, [r5], -r5, asr #20
   37238:			; <UNDEFINED> instruction: 0xf47f2800
   3723c:	ldmmi	sl, {r0, r1, r7, r8, sl, fp, sp, pc}
   37240:			; <UNDEFINED> instruction: 0xf0104478
   37244:	stmdals	r2, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   37248:			; <UNDEFINED> instruction: 0xf87af00b
   3724c:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
   37250:			; <UNDEFINED> instruction: 0xf8ccf010
   37254:			; <UNDEFINED> instruction: 0x4631e4bd
   37258:			; <UNDEFINED> instruction: 0xf0164620
   3725c:	strcs	pc, [r0, #-2691]	; 0xfffff57d
   37260:	bmi	fe530544 <strspn@plt+0xfe517b3c>
   37264:			; <UNDEFINED> instruction: 0xf04f2300
   37268:	strdcs	r3, [r0, -pc]
   3726c:	strbcs	r4, [r0, #-1146]	; 0xfffffb86
   37270:	blx	1cf32e2 <strspn@plt+0x1cda8da>
   37274:	svcmi	0x008fe4ad
   37278:	ldreq	pc, [r8], -r4, lsl #2
   3727c:	ldrbtmi	r2, [pc], #-1281	; 37284 <strspn@plt+0x1e87c>
   37280:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   37284:			; <UNDEFINED> instruction: 0xf4bf429d
   37288:			; <UNDEFINED> instruction: 0xf856ad5d
   3728c:	ldrtmi	r1, [r8], -r4, lsl #22
   37290:			; <UNDEFINED> instruction: 0xf886f010
   37294:	cfstr64vs	mvdx3, [r3], #4
   37298:	mvnsle	r2, r0, lsl #22
   3729c:			; <UNDEFINED> instruction: 0xf8584b5d
   372a0:	strb	r3, [lr, r3]!
   372a4:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   372a8:			; <UNDEFINED> instruction: 0xf8a0f010
   372ac:	ldrtmi	r4, [r0], -r3, lsl #21
   372b0:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   372b4:	subscc	r4, r4, #42991616	; 0x2900000
   372b8:	bmi	fe09bac0 <strspn@plt+0xfe0830b8>
   372bc:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   372c0:	blx	57332c <strspn@plt+0x55a924>
   372c4:	ldrtmi	lr, [r0], -r5, lsl #9
   372c8:	blx	fecf52ce <strspn@plt+0xfecdc8c6>
   372cc:	ldmdami	sp!, {r0, r9, sl, lr}^
   372d0:			; <UNDEFINED> instruction: 0xf0104478
   372d4:	ldrbt	pc, [ip], #-2149	; 0xfffff79b	; <UNPREDICTABLE>
   372d8:	strbcs	r4, [r0, #-1584]	; 0xfffff9d0
   372dc:			; <UNDEFINED> instruction: 0xf830f00b
   372e0:			; <UNDEFINED> instruction: 0xf108e477
   372e4:			; <UNDEFINED> instruction: 0x462903b4
   372e8:	strcc	lr, [r0, #-2509]	; 0xfffff633
   372ec:	strtmi	r4, [fp], -sl, asr #12
   372f0:	strbcs	r4, [r0, #-1592]	; 0xfffff9c8
   372f4:			; <UNDEFINED> instruction: 0xf9faf019
   372f8:			; <UNDEFINED> instruction: 0xf10ae46b
   372fc:			; <UNDEFINED> instruction: 0x465a0390
   37300:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   37304:			; <UNDEFINED> instruction: 0x464b4638
   37308:			; <UNDEFINED> instruction: 0xf0194649
   3730c:	strt	pc, [r9], -pc, ror #19
   37310:			; <UNDEFINED> instruction: 0x46204631
   37314:	andscs	r2, r0, #67108864	; 0x4000000
   37318:			; <UNDEFINED> instruction: 0xffa6f015
   3731c:			; <UNDEFINED> instruction: 0x4650e459
   37320:	strteq	pc, [r0], -r4, lsl #2
   37324:			; <UNDEFINED> instruction: 0xf862f010
   37328:	ldrtmi	r4, [r8], -r7, ror #20
   3732c:			; <UNDEFINED> instruction: 0xf1094f67
   37330:	strtmi	r0, [r9], -ip, ror #6
   37334:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   37338:	strtmi	r9, [fp], -r0, lsl #6
   3733c:			; <UNDEFINED> instruction: 0xf9d6f019
   37340:	strcs	r4, [r3, #-1151]	; 0xfffffb81
   37344:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   37348:			; <UNDEFINED> instruction: 0xf4bf429d
   3734c:			; <UNDEFINED> instruction: 0xf856ac41
   37350:	ldrtmi	r1, [r8], -r4, lsl #22
   37354:			; <UNDEFINED> instruction: 0xf824f010
   37358:	cfstr64vs	mvdx3, [r3], #4
   3735c:	mvnsle	r2, r0, lsl #22
   37360:			; <UNDEFINED> instruction: 0xf8584b2c
   37364:	strb	r3, [lr, r3]!
   37368:	strbcs	r4, [r0, #-1576]	; 0xfffff9d8
   3736c:			; <UNDEFINED> instruction: 0xf83ef010
   37370:			; <UNDEFINED> instruction: 0x46204639
   37374:			; <UNDEFINED> instruction: 0xf9c8f7e6
   37378:			; <UNDEFINED> instruction: 0xf7e1e42b
   3737c:	svclt	0x0000e91a
   37380:			; <UNDEFINED> instruction: 0x0008c1b4
   37384:	andeq	r0, r0, r8, asr #4
   37388:	muleq	r8, r2, r1
   3738c:	andeq	pc, r4, r6, asr pc	; <UNPREDICTABLE>
   37390:	andeq	r3, r2, r2, ror r3
   37394:	andeq	pc, r4, r0, lsr pc	; <UNPREDICTABLE>
   37398:	andeq	pc, r2, r2, lsl ip	; <UNPREDICTABLE>
   3739c:	andeq	r6, r7, lr, lsr r0
   373a0:	andeq	r5, r2, sl, asr #4
   373a4:	andeq	ip, r8, r6, lsl #1
   373a8:	andeq	r5, r7, r2, ror #31
   373ac:	andeq	pc, r2, r0, lsl #23
   373b0:			; <UNDEFINED> instruction: 0x00075eb2
   373b4:	andeq	ip, r3, r8, lsl r1
   373b8:	andeq	r5, r7, r8, asr lr
   373bc:	andeq	ip, r3, r0, asr #1
   373c0:	andeq	pc, r4, r0, lsr #26
   373c4:	andeq	r5, r7, sl, lsl lr
   373c8:	strdeq	r5, [r7], -r2
   373cc:	andeq	ip, r3, sl, asr r0
   373d0:	andeq	fp, r2, r6, asr #3
   373d4:	andeq	r5, r7, lr, lsr #27
   373d8:	andeq	pc, r2, r4, asr r9	; <UNPREDICTABLE>
   373dc:	andeq	r0, r3, r8, lsr #11
   373e0:	andeq	ip, r3, ip, lsl r6
   373e4:	andeq	fp, r2, r4, asr #2
   373e8:	andeq	r5, r7, ip, lsr #26
   373ec:	ldrdeq	pc, [r2], -lr
   373f0:	andeq	r0, r3, r6, lsr #10
   373f4:	strdeq	r5, [r7], -r6
   373f8:	andeq	pc, r4, ip, asr #23
   373fc:	strdeq	r2, [r2], -r8
   37400:	muleq	r4, ip, fp
   37404:	andeq	pc, r2, lr, lsr #17
   37408:	andeq	r5, r7, sl, lsr #25
   3740c:			; <UNDEFINED> instruction: 0x00024eb6
   37410:	strdeq	r5, [r2], -lr
   37414:	andeq	r0, r0, r8, lsr r3
   37418:	andeq	pc, r4, r8, lsr #22
   3741c:	andeq	r5, r7, r2, lsr ip
   37420:	andeq	pc, r2, ip, ror #16
   37424:	strdeq	pc, [r4], -lr
   37428:	andeq	r5, r7, r8, lsl #24
   3742c:	andeq	pc, r2, r6, lsr #15
   37430:	ldrdeq	pc, [r4], -r4
   37434:	ldrdeq	r5, [r7], -lr
   37438:	andeq	r5, r2, r4, lsl #19
   3743c:	andeq	pc, r4, r6, lsr #21
   37440:			; <UNDEFINED> instruction: 0x00075bbc
   37444:	andeq	pc, r2, lr, lsl #15
   37448:	andeq	r5, r2, ip, lsl r1
   3744c:	andeq	ip, r1, ip, lsr #32
   37450:	andeq	r5, r2, r4, ror #1
   37454:	andeq	pc, r4, lr, lsl #20
   37458:	andeq	r5, r7, sl, lsl fp
   3745c:	muleq	r2, ip, r0
   37460:	andeq	pc, r2, sl, lsl r7	; <UNPREDICTABLE>
   37464:	andeq	fp, r1, sl, lsr #31
   37468:			; <UNDEFINED> instruction: 0x0004f9b6
   3746c:	andeq	r5, r7, r2, asr #21
   37470:	andeq	pc, r2, lr, ror #12
   37474:	muleq	r4, r2, r9
   37478:	muleq	r7, lr, sl
   3747c:	andeq	pc, r2, r6, ror #13
   37480:	andeq	pc, r4, r0, ror r9	; <UNPREDICTABLE>
   37484:	andeq	r2, r2, lr, lsl #27
   37488:	andeq	pc, r4, r4, asr r9	; <UNPREDICTABLE>
   3748c:	andeq	r5, r7, lr, asr sl
   37490:	andeq	pc, r2, ip, lsl #13
   37494:	andeq	r4, r2, r8, asr #31
   37498:	strdeq	pc, [r4], -r6
   3749c:	andeq	r5, r7, r2, lsl #20
   374a0:	ldrdeq	pc, [r2], -r2
   374a4:	andeq	r4, r2, r6, ror pc
   374a8:	andeq	sl, r2, r4, lsr #27
   374ac:	muleq	r3, lr, r1
   374b0:	muleq	r2, r0, r5
   374b4:	andeq	r4, r2, lr, ror #29
   374b8:	andeq	pc, r4, lr, lsl r8	; <UNPREDICTABLE>
   374bc:	andeq	r5, r7, sl, lsr #18
   374c0:	andeq	pc, r2, lr, ror #9
   374c4:	ldrdeq	pc, [r2], -r4
   374c8:	andeq	r5, r2, sl, asr r6
   374cc:	andeq	r4, r2, ip, lsr #28
   374d0:	addlt	fp, r7, r0, lsr r5
   374d4:	blge	10a548 <strspn@plt+0xf1b40>
   374d8:	tstcs	r8, sl, lsl #12
   374dc:	movwne	lr, #2509	; 0x9cd
   374e0:	ldmdbmi	r9, {r2, r3, r4, r5, r6, sl, lr}
   374e4:	strmi	r2, [r5], -r0, lsl #6
   374e8:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   374ec:			; <UNDEFINED> instruction: 0xf04f9105
   374f0:			; <UNDEFINED> instruction: 0xf0160100
   374f4:	smlalttlt	pc, r8, r5, r8	; <UNPREDICTABLE>
   374f8:	blmi	509d50 <strspn@plt+0x4f1348>
   374fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37500:	blls	191570 <strspn@plt+0x178b68>
   37504:	tstle	fp, sl, asr r0
   37508:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   3750c:	ldmdami	r0, {r2, r9, sl, lr}
   37510:			; <UNDEFINED> instruction: 0xf00f4478
   37514:	ldmib	sp, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   37518:	strtmi	r1, [r8], -r3, lsl #4
   3751c:			; <UNDEFINED> instruction: 0xff4ef00a
   37520:	bmi	35e138 <strspn@plt+0x345730>
   37524:	stmdami	sp, {r2, r3, r8, fp, lr}
   37528:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3752c:	ldrbtmi	r9, [r8], #-1025	; 0xfffffbff
   37530:			; <UNDEFINED> instruction: 0xf00f9300
   37534:	stmdami	sl, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   37538:			; <UNDEFINED> instruction: 0xf00f4478
   3753c:			; <UNDEFINED> instruction: 0xe7dbff57
   37540:	ldmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37544:	andeq	fp, r8, r0, lsl #15
   37548:	andeq	r0, r0, r8, asr #4
   3754c:	andeq	fp, r8, r4, ror #14
   37550:	ldrdeq	pc, [r2], -ip
   37554:	ldrdeq	pc, [r2], -r0
   37558:	muleq	r4, sl, r5
   3755c:	ldrdeq	fp, [r1], -lr
   37560:	andeq	r6, r2, r0, asr r8
   37564:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
   37568:	mrcmi	4, 0, r4, cr13, cr11, {3}
   3756c:	strmi	r4, [sp], -r4, lsl #12
   37570:	ldmdavs	r3!, {r1, r2, r3, r4, r7, r8, fp, ip, lr}
   37574:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   37578:	tstle	r7, r2, lsl #22
   3757c:	ldmdami	r9, {r1, r5, r8, r9, fp}
   37580:	cmnvs	pc, r5, lsr #8	; <UNPREDICTABLE>
   37584:	andpl	lr, r5, #270336	; 0x42000
   37588:			; <UNDEFINED> instruction: 0xf021b2e3
   3758c:			; <UNDEFINED> instruction: 0xf022010f
   37590:	vrshr.u64	q8, <illegal reg q15.5>, #60
   37594:	tstmi	sl, #184549376	; 0xb000000
   37598:	ldrbtmi	r4, [r8], #-801	; 0xfffffcdf
   3759c:			; <UNDEFINED> instruction: 0xff00f00f
   375a0:			; <UNDEFINED> instruction: 0xf0036833
   375a4:	blcs	f81b8 <strspn@plt+0xdf7b0>
   375a8:	ldcllt	0, cr13, [r0, #-72]!	; 0xffffffb8
   375ac:	stmdami	lr, {r1, r9, sl, lr}
   375b0:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
   375b4:	cdp2	0, 15, cr15, cr4, cr15, {0}
   375b8:			; <UNDEFINED> instruction: 0xf0036833
   375bc:	blcs	781d0 <strspn@plt+0x5f7c8>
   375c0:	blcs	12b994 <strspn@plt+0x112f8c>
   375c4:	stmdami	r9, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   375c8:			; <UNDEFINED> instruction: 0xf00f4478
   375cc:	ldrb	pc, [r5, pc, lsl #30]	; <UNPREDICTABLE>
   375d0:	pop	{r0, r1, r2, fp, lr}
   375d4:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   375d8:	svclt	0x0008f00f
   375dc:	strdeq	fp, [r8], -r8
   375e0:	andeq	r0, r0, ip, ror #4
   375e4:	andeq	pc, r2, sl, ror #26
   375e8:	andeq	r2, r3, r2, ror r9
   375ec:	ldrdeq	pc, [r1], -r4
   375f0:	andeq	r8, r3, r6, ror #8
   375f4:	bcs	fe124a3c <strspn@plt+0xfe10c034>
   375f8:	adclt	r4, r4, pc, lsl ip
   375fc:	ldrbtmi	r4, [ip], #-2847	; 0xfffff4e1
   37600:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   37604:			; <UNDEFINED> instruction: 0xf04f9323
   37608:	stcle	3, cr0, [sp], {-0}
   3760c:	tstcs	r0, r8, lsl #12
   37610:			; <UNDEFINED> instruction: 0xf8c2f015
   37614:	blmi	689e84 <strspn@plt+0x67147c>
   37618:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3761c:	blls	91168c <strspn@plt+0x8f8c84>
   37620:	qsuble	r4, sl, r7
   37624:	ldclt	0, cr11, [r0, #-144]	; 0xffffff70
   37628:	strmi	sl, [sl], -r2, lsl #22
   3762c:	stmib	sp, {r2, r7, r8, sp}^
   37630:	movwcs	r1, #768	; 0x300
   37634:			; <UNDEFINED> instruction: 0xf844f016
   37638:	mvnle	r2, r0, lsl #16
   3763c:	bmi	4ca688 <strspn@plt+0x4b1c80>
   37640:	ldmdbmi	r2, {r2, r3, r4, r5, r6, sl, lr}
   37644:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   37648:			; <UNDEFINED> instruction: 0xf00f4620
   3764c:	stmdals	r2, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   37650:			; <UNDEFINED> instruction: 0xf898f000
   37654:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   37658:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3765c:			; <UNDEFINED> instruction: 0xf00f4479
   37660:	stmdage	r3, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   37664:			; <UNDEFINED> instruction: 0xf00c2180
   37668:	stmdami	fp, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   3766c:			; <UNDEFINED> instruction: 0xf00f4478
   37670:			; <UNDEFINED> instruction: 0xe7cffebd
   37674:	svc	0x009cf7e0
   37678:	andeq	fp, r8, r2, ror #12
   3767c:	andeq	r0, r0, r8, asr #4
   37680:	andeq	fp, r8, r8, asr #12
   37684:	andeq	fp, r1, ip, lsr r6
   37688:	ldrdeq	pc, [r2], -r4
   3768c:	andeq	sp, r2, r2, ror #9
   37690:	andeq	pc, r2, lr, asr #25
   37694:	andeq	pc, r4, r8, ror #8
   37698:	andeq	r6, r2, ip, lsl r7
   3769c:	addlt	fp, r4, r0, lsl r5
   376a0:	stcge	8, cr4, [r7], {23}
   376a4:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   376a8:	ldrbtmi	r2, [r8], #-806	; 0xfffffcda
   376ac:	streq	lr, [r0], #-2509	; 0xfffff633
   376b0:	ldrbtmi	r4, [ip], #2069	; 0x815
   376b4:	andcs	r4, r1, #26214400	; 0x1900000
   376b8:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   376bc:	andls	r6, r3, r0, lsl #16
   376c0:	andeq	pc, r0, pc, asr #32
   376c4:	strls	r4, [r2], #-2065	; 0xfffff7ef
   376c8:			; <UNDEFINED> instruction: 0xf7e04478
   376cc:	stmdacs	r5!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   376d0:	bmi	42d6fc <strspn@plt+0x414cf4>
   376d4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   376d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   376dc:	subsmi	r9, sl, r3, lsl #22
   376e0:	andlt	sp, r4, ip, lsl #2
   376e4:	stcmi	13, cr11, [fp], {16}
   376e8:	stmdbmi	fp, {r1, r9, sl, lr}
   376ec:	stmdami	fp, {r1, r2, r5, r8, r9, sp}
   376f0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   376f4:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   376f8:			; <UNDEFINED> instruction: 0xfff2f7eb
   376fc:	svc	0x0058f7e0
   37700:	andeq	pc, r2, sl, lsl #25
   37704:	andeq	fp, r8, lr, lsr #11
   37708:	andeq	r0, r0, r8, asr #4
   3770c:	andeq	sp, sl, r8, ror #1
   37710:	andeq	fp, r8, sl, lsl #11
   37714:	andeq	pc, r2, ip, asr ip	; <UNPREDICTABLE>
   37718:	andeq	pc, r2, sl, lsl #25
   3771c:	andeq	fp, r1, lr, lsl r7
   37720:	blmi	589f78 <strspn@plt+0x571570>
   37724:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   37728:	stcge	0, cr11, [r3, #-548]	; 0xfffffddc
   3772c:			; <UNDEFINED> instruction: 0x462958d3
   37730:	movwls	r6, #30747	; 0x781b
   37734:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37738:	cdp	7, 13, cr15, cr2, cr0, {7}
   3773c:	stfmid	f3, [pc], {176}	; 0xb0
   37740:	strtmi	r2, [r8], -r0, lsl #4
   37744:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
   37748:	strtcc	r2, [r8], #-771	; 0xfffffcfd
   3774c:			; <UNDEFINED> instruction: 0x46212210
   37750:	blx	10737ac <strspn@plt+0x105ada4>
   37754:			; <UNDEFINED> instruction: 0x4620b950
   37758:	blmi	209f84 <strspn@plt+0x1f157c>
   3775c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37760:	blls	2117d0 <strspn@plt+0x1f8dc8>
   37764:	qaddle	r4, sl, r3
   37768:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3776c:	ldrb	r2, [r3, r0]!
   37770:	svc	0x001ef7e0
   37774:	andeq	fp, r8, sl, lsr r5
   37778:	andeq	r0, r0, r8, asr #4
   3777c:	andeq	sp, sl, sl, rrx
   37780:	andeq	fp, r8, r4, lsl #10
   37784:	addlt	fp, r4, r0, ror r5
   37788:	andls	r4, r3, r5, lsl #12
   3778c:			; <UNDEFINED> instruction: 0xffc8f7ff
   37790:	cmnlt	r0, r2, lsl #12
   37794:			; <UNDEFINED> instruction: 0x21264c0b
   37798:	ldrbtmi	r4, [ip], #-3595	; 0xfffff1f5
   3779c:	bmi	34a3d0 <strspn@plt+0x3319c8>
   377a0:	andls	r4, r1, lr, ror r4
   377a4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   377a8:	strls	r4, [r0], -r0, lsr #12
   377ac:			; <UNDEFINED> instruction: 0xff76f7ff
   377b0:	strtmi	r4, [r8], -r2, lsr #12
   377b4:	tstcs	r0, r4, lsl #6
   377b8:	pop	{r2, ip, sp, pc}
   377bc:			; <UNDEFINED> instruction: 0xf01a4070
   377c0:	svclt	0x0000b8cb
   377c4:	andeq	sp, sl, r6, lsl r0
   377c8:	muleq	r2, r4, fp
   377cc:	andeq	pc, r2, r8, lsr #23
   377d0:	ldrdeq	pc, [r2], -r6
   377d4:	blmi	50a024 <strspn@plt+0x4f161c>
   377d8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   377dc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   377e0:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   377e4:			; <UNDEFINED> instruction: 0xf04f9301
   377e8:			; <UNDEFINED> instruction: 0xf0110300
   377ec:	cmnlt	r8, sp, lsr #28	; <UNPREDICTABLE>
   377f0:	stmdbls	r0, {r0, r2, r3, fp, lr}
   377f4:			; <UNDEFINED> instruction: 0xf00f4478
   377f8:	bmi	376f4c <strspn@plt+0x35e544>
   377fc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   37800:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37804:	subsmi	r9, sl, r1, lsl #22
   37808:	andlt	sp, r3, r7, lsl #2
   3780c:	blx	17598a <strspn@plt+0x15cf82>
   37810:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   37814:	stc2l	0, cr15, [sl, #60]!	; 0x3c
   37818:			; <UNDEFINED> instruction: 0xf7e0e7ef
   3781c:	svclt	0x0000eeca
   37820:	andeq	fp, r8, r8, lsl #9
   37824:	andeq	r0, r0, r8, asr #4
   37828:	muleq	r2, r8, fp
   3782c:	andeq	fp, r8, r2, ror #8
   37830:	andeq	pc, r2, r6, lsl #23
   37834:			; <UNDEFINED> instruction: 0x4604b538
   37838:	bmi	60a498 <strspn@plt+0x5f1a90>
   3783c:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   37840:			; <UNDEFINED> instruction: 0xf003682b
   37844:	blcs	b8458 <strspn@plt+0x9fa50>
   37848:	ldmdami	r4, {r0, r2, r3, r8, ip, lr, pc}
   3784c:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d20, d3[4]
   37850:	sfmeq	f2, 4, [r1], #-28	; 0xffffffe4
   37854:			; <UNDEFINED> instruction: 0xf00f4478
   37858:	stmdavs	fp!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3785c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   37860:	andsle	r2, r1, r3, lsl #22
   37864:			; <UNDEFINED> instruction: 0x4601bd38
   37868:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3786c:	ldc2	0, cr15, [r8, #60]	; 0x3c
   37870:			; <UNDEFINED> instruction: 0xf003682b
   37874:	blcs	78488 <strspn@plt+0x5fa80>
   37878:	blcs	12bc50 <strspn@plt+0x113248>
   3787c:	stmdami	r9, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
   37880:			; <UNDEFINED> instruction: 0xf00f4478
   37884:			; <UNDEFINED> instruction: 0xe7e0fdb3
   37888:	pop	{r0, r1, r2, fp, lr}
   3788c:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
   37890:	stclt	0, cr15, [ip, #60]!	; 0x3c
   37894:	andeq	fp, r8, r4, lsr #8
   37898:	andeq	r0, r0, ip, ror #4
   3789c:	andeq	pc, r2, r0, asr fp	; <UNPREDICTABLE>
   378a0:	andeq	r4, r2, sl, lsr #11
   378a4:	andeq	pc, r1, ip, lsl r9	; <UNPREDICTABLE>
   378a8:	andeq	r8, r3, lr, lsr #3
   378ac:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   378b0:	mvnscc	pc, #79	; 0x4f
   378b4:	ldrbtmi	fp, [ip], #1328	; 0x530
   378b8:	addlt	r4, r5, r8, lsl ip
   378bc:	bmi	662ce8 <strspn@plt+0x64a2e0>
   378c0:			; <UNDEFINED> instruction: 0xf85c9501
   378c4:	ldrbtmi	r4, [sl], #-4
   378c8:	strls	r6, [r3], #-2084	; 0xfffff7dc
   378cc:	streq	pc, [r0], #-79	; 0xffffffb1
   378d0:	andcs	r9, r1, #0, 4
   378d4:	strls	r4, [r2, #-1548]	; 0xfffff9f4
   378d8:	cdp	7, 3, cr15, cr4, cr0, {7}
   378dc:	svclt	0x008c4284
   378e0:	movwcs	r2, #4864	; 0x1300
   378e4:	bicsvc	lr, r0, #339968	; 0x53000
   378e8:	bmi	3ebd14 <strspn@plt+0x3d330c>
   378ec:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   378f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   378f4:	subsmi	r9, sl, r3, lsl #22
   378f8:	andlt	sp, r5, ip, lsl #2
   378fc:	stcmi	13, cr11, [sl, #-192]	; 0xffffff40
   37900:	stmdbmi	sl, {r1, r9, sl, lr}
   37904:	stmdami	sl, {r0, r1, r5, r9, sl, lr}
   37908:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3790c:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   37910:	cdp2	7, 14, cr15, cr6, cr11, {7}
   37914:	cdp	7, 4, cr15, cr12, cr0, {7}
   37918:	andeq	fp, r8, sl, lsr #7
   3791c:	andeq	r0, r0, r8, asr #4
   37920:	strdeq	pc, [r2], -lr
   37924:	andeq	fp, r8, r2, ror r3
   37928:	andeq	pc, r2, r4, asr #21
   3792c:	andeq	pc, r2, sl, asr fp	; <UNPREDICTABLE>
   37930:	andeq	fp, r1, r6, lsl #10
   37934:	push	{r5, r8, fp, sp}
   37938:	strdlt	r4, [r4], r0
   3793c:	cmnlt	r1, #3276800	; 0x320000
   37940:	cdpne	14, 4, cr4, cr5, cr8, {1}
   37944:	stmdane	pc!, {r3, r5, sl, fp, lr}^	; <UNPREDICTABLE>
   37948:	ldrbtmi	r4, [lr], #-2600	; 0xfffff5d8
   3794c:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
   37950:			; <UNDEFINED> instruction: 0xf106447c
   37954:	ldrbtmi	r0, [sl], #-2144	; 0xfffff7a0
   37958:	strdcs	r4, [r0, #-73]!	; 0xffffffb7
   3795c:	strbmi	lr, [r4, #-8]
   37960:	adcsmi	sp, r4, #2752512	; 0x2a0000
   37964:	bmi	92c63c <strspn@plt+0x913c34>
   37968:			; <UNDEFINED> instruction: 0xf1c11ba1
   3796c:	ldrbtmi	r0, [sl], #-352	; 0xfffffea0
   37970:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   37974:			; <UNDEFINED> instruction: 0xf8154620
   37978:	strbmi	lr, [fp], -r1, lsl #30
   3797c:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37980:	andls	r4, r1, #-100663296	; 0xfa000000
   37984:			; <UNDEFINED> instruction: 0x465244fc
   37988:	and	pc, r8, sp, asr #17
   3798c:	andgt	pc, r0, sp, asr #17
   37990:			; <UNDEFINED> instruction: 0xff8cf7ff
   37994:	strmi	r4, [r4], #-687	; 0xfffffd51
   37998:	ldmdami	r9, {r0, r5, r6, r7, r8, ip, lr, pc}
   3799c:	andlt	r4, r4, r8, ror r4
   379a0:			; <UNDEFINED> instruction: 0x87f0e8bd
   379a4:	ldmdami	r7, {r1, r3, r9, sl, lr}
   379a8:			; <UNDEFINED> instruction: 0x23204917
   379ac:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   379b0:	cdp2	7, 6, cr15, cr12, cr11, {7}
   379b4:	ldrb	r2, [r2, r0]!
   379b8:			; <UNDEFINED> instruction: 0x46224814
   379bc:	ldrtmi	r2, [r3], -r0, ror #8
   379c0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   379c4:	ldmdami	r2, {lr}
   379c8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   379cc:	cdp2	7, 8, cr15, cr8, cr11, {7}
   379d0:			; <UNDEFINED> instruction: 0x46334d10
   379d4:			; <UNDEFINED> instruction: 0x46224810
   379d8:			; <UNDEFINED> instruction: 0x4651447d
   379dc:	strls	r4, [r0, #-1144]	; 0xfffffb88
   379e0:	cdp2	7, 7, cr15, cr14, cr11, {7}
   379e4:	andeq	ip, sl, r2, lsr #29
   379e8:	muleq	sl, ip, lr
   379ec:	strdeq	fp, [r3], -r6
   379f0:	andeq	pc, r2, r4, ror sl	; <UNPREDICTABLE>
   379f4:	andeq	r2, r2, r2, ror #23
   379f8:	andeq	pc, r2, r4, ror #21
   379fc:	andeq	pc, r2, r0, asr #20
   37a00:	andeq	ip, sl, r0, asr lr
   37a04:	andeq	pc, r2, r4, asr #20
   37a08:			; <UNDEFINED> instruction: 0x0002fab6
   37a0c:	andeq	pc, r2, ip, ror #20
   37a10:	ldrdeq	fp, [r1], -r2
   37a14:	andeq	pc, r2, r4, asr sl	; <UNPREDICTABLE>
   37a18:	andeq	fp, r1, r4, lsr r5
   37a1c:	addlt	fp, r2, r0, ror r5
   37a20:			; <UNDEFINED> instruction: 0x460c4d14
   37a24:			; <UNDEFINED> instruction: 0xf00f9201
   37a28:	blmi	536db4 <strspn@plt+0x51e3ac>
   37a2c:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, sl, lr}
   37a30:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   37a34:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   37a38:	tstle	r9, r2, lsl #22
   37a3c:	stmiapl	sp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   37a40:			; <UNDEFINED> instruction: 0xf7ff4620
   37a44:	qsub16mi	pc, fp, r7	; <UNPREDICTABLE>
   37a48:	pop	{r1, ip, sp, pc}
   37a4c:			; <UNDEFINED> instruction: 0x47184070
   37a50:			; <UNDEFINED> instruction: 0x46202210
   37a54:	blx	fe7f3ab2 <strspn@plt+0xfe7db0aa>
   37a58:			; <UNDEFINED> instruction: 0xf0036833
   37a5c:	blcs	78670 <strspn@plt+0x5fc68>
   37a60:	blcs	12ba7c <strspn@plt+0x113074>
   37a64:	mvnle	r9, r1, lsl #18
   37a68:	stmiapl	sp!, {r0, r2, r8, r9, fp, lr}^
   37a6c:	andlt	lr, r2, r8, ror #15
   37a70:	svclt	0x0000bd70
   37a74:	andeq	fp, r8, r4, lsr r2
   37a78:	andeq	r0, r0, ip, ror #4
   37a7c:	andeq	r0, r0, r8, lsl #7
   37a80:	andeq	r0, r0, r4, ror r2
   37a84:	teqcc	sl, #64, 4	; <UNPREDICTABLE>
   37a88:	svclt	0x0088429a
   37a8c:	stmdale	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sp}
   37a90:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   37a94:	cfldrsvc	mvf4, [r3], {26}
   37a98:	svclt	0x00284299
   37a9c:			; <UNDEFINED> instruction: 0xf7ff4619
   37aa0:	svclt	0x0000bf49
   37aa4:	ldrdeq	pc, [r2], -r2
   37aa8:	mvnsmi	lr, sp, lsr #18
   37aac:	svcmi	0x001b461e
   37ab0:	ldrmi	r4, [r5], -ip, lsl #12
   37ab4:	ldc2	0, cr15, [sl], {15}
   37ab8:	ldrbtmi	r4, [pc], #-2841	; 37ac0 <strspn@plt+0x1f0b8>
   37abc:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   37ac0:	ldrdcc	pc, [r0], -r8
   37ac4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   37ac8:	tstle	r5, r2, lsl #22
   37acc:	ldmpl	pc!, {r0, r2, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   37ad0:	teqcc	sl, #64, 4	; <UNPREDICTABLE>
   37ad4:	svclt	0x0088429e
   37ad8:	stmdale	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}
   37adc:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   37ae0:	cfldrsvc	mvf4, [r1], #-120	; 0xffffff88
   37ae4:	strtmi	r4, [r0], -r9, lsr #5
   37ae8:	strtmi	fp, [r9], -r8, lsr #30
   37aec:			; <UNDEFINED> instruction: 0xff22f7ff
   37af0:	pop	{r0, r1, r3, r4, r5, r9, sl, lr}
   37af4:			; <UNDEFINED> instruction: 0x471841f0
   37af8:			; <UNDEFINED> instruction: 0x46292210
   37afc:			; <UNDEFINED> instruction: 0xf0154620
   37b00:			; <UNDEFINED> instruction: 0xf8d8fb49
   37b04:			; <UNDEFINED> instruction: 0xf0033000
   37b08:	blcs	7871c <strspn@plt+0x5fd14>
   37b0c:	blcs	12bb24 <strspn@plt+0x11311c>
   37b10:	blmi	1ec288 <strspn@plt+0x1d3880>
   37b14:			; <UNDEFINED> instruction: 0xe7db58ff
   37b18:	ldrhhi	lr, [r0, #141]!	; 0x8d
   37b1c:	andeq	fp, r8, r6, lsr #3
   37b20:	andeq	r0, r0, ip, ror #4
   37b24:	andeq	r0, r0, r8, lsl #7
   37b28:	andeq	pc, r2, r6, lsl #19
   37b2c:	andeq	r0, r0, r4, ror r2
   37b30:	addlt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
   37b34:	ldrmi	r4, [r5], -r2, lsr #24
   37b38:	stmdbge	r5, {r1, r3, r9, sl, lr}
   37b3c:			; <UNDEFINED> instruction: 0x21209101
   37b40:	ldrbtmi	r9, [ip], #-256	; 0xffffff00
   37b44:	movwcs	r4, #2335	; 0x91f
   37b48:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   37b4c:			; <UNDEFINED> instruction: 0xf04f910d
   37b50:			; <UNDEFINED> instruction: 0xf0150100
   37b54:	strhlt	pc, [r8, #-213]	; 0xffffff2b	; <UNPREDICTABLE>
   37b58:	blmi	6ca3cc <strspn@plt+0x6b19c4>
   37b5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37b60:	blls	391bd0 <strspn@plt+0x3791c8>
   37b64:	qsuble	r4, sl, r8
   37b68:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
   37b6c:	ldmdami	r7, {r2, r9, sl, lr}
   37b70:			; <UNDEFINED> instruction: 0xf00f4478
   37b74:	biclt	pc, sp, fp, lsr ip	; <UNPREDICTABLE>
   37b78:			; <UNDEFINED> instruction: 0x46234815
   37b7c:			; <UNDEFINED> instruction: 0x46214a15
   37b80:	strls	r4, [r1], #-1144	; 0xfffffb88
   37b84:	ldrbtmi	r9, [sl], #-0
   37b88:			; <UNDEFINED> instruction: 0xf0199805
   37b8c:	ldmib	sp, {r0, r6, sl, fp, ip, sp, lr, pc}^
   37b90:	bls	1b8bb4 <strspn@plt+0x1a01ac>
   37b94:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   37b98:	strbne	r0, [r5, r0, lsl #2]!
   37b9c:	ldrbne	r4, [r3, lr, lsl #16]
   37ba0:	strmi	lr, [r2, #-2509]	; 0xfffff633
   37ba4:			; <UNDEFINED> instruction: 0xf00f4478
   37ba8:			; <UNDEFINED> instruction: 0xe7d5fbfb
   37bac:	strtmi	r4, [fp], -fp, lsl #16
   37bb0:	ldrbtmi	r9, [r8], #-2565	; 0xfffff5fb
   37bb4:	blx	ffd73bfa <strspn@plt+0xffd5b1f2>
   37bb8:			; <UNDEFINED> instruction: 0xf7e0e7e9
   37bbc:	svclt	0x0000ecfa
   37bc0:	andeq	fp, r8, lr, lsl r1
   37bc4:	andeq	r0, r0, r8, asr #4
   37bc8:	andeq	fp, r8, r4, lsl #2
   37bcc:	andeq	pc, r2, r0, asr #24
   37bd0:	andeq	r5, r7, ip, lsr #21
   37bd4:			; <UNDEFINED> instruction: 0x000337b2
   37bd8:	andeq	pc, r2, r8, lsl ip	; <UNPREDICTABLE>
   37bdc:	andeq	r2, r3, r2, ror r3
   37be0:			; <UNDEFINED> instruction: 0x4614b5f0
   37be4:			; <UNDEFINED> instruction: 0x460d4e1a
   37be8:	ldmdbmi	sl, {r1, r3, r9, sl, lr}
   37bec:	ldrbtmi	fp, [lr], #-135	; 0xffffff79
   37bf0:	strmi	sl, [r7], -r3, lsl #22
   37bf4:	movwcs	r9, #33537	; 0x8301
   37bf8:	movwcs	r9, #768	; 0x300
   37bfc:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   37c00:			; <UNDEFINED> instruction: 0xf04f9105
   37c04:			; <UNDEFINED> instruction: 0xf0150100
   37c08:	cmnlt	r0, fp, asr sp	; <UNPREDICTABLE>
   37c0c:			; <UNDEFINED> instruction: 0x46214812
   37c10:			; <UNDEFINED> instruction: 0xf00f4478
   37c14:	bmi	4b6b30 <strspn@plt+0x49e128>
   37c18:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   37c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37c20:	subsmi	r9, sl, r5, lsl #22
   37c24:	andlt	sp, r7, r2, lsl r1
   37c28:			; <UNDEFINED> instruction: 0x4606bdf0
   37c2c:	stmdbls	r3, {r2, r3, fp, lr}
   37c30:			; <UNDEFINED> instruction: 0xf00f4478
   37c34:	fstmdbxne	r9!, {d15-d104}	;@ Deprecated
   37c38:			; <UNDEFINED> instruction: 0x46224633
   37c3c:			; <UNDEFINED> instruction: 0xf0154638
   37c40:	stmdami	r8, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
   37c44:			; <UNDEFINED> instruction: 0xf00f4478
   37c48:			; <UNDEFINED> instruction: 0xe7dffbd1
   37c4c:	ldc	7, cr15, [r0], #896	; 0x380
   37c50:	andeq	fp, r8, r2, ror r0
   37c54:	andeq	r0, r0, r8, asr #4
   37c58:	andeq	fp, r1, r4, lsr r4
   37c5c:	andeq	fp, r8, r6, asr #32
   37c60:	andeq	pc, r2, r0, asr #23
   37c64:	andeq	r6, r2, r4, asr #2
   37c68:			; <UNDEFINED> instruction: 0x460db530
   37c6c:	strmi	r4, [r4], -r2, lsr #18
   37c70:	addlt	r4, r9, r2, lsr #20
   37c74:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   37c78:			; <UNDEFINED> instruction: 0xf013588a
   37c7c:	ldmdavs	r2, {r2}
   37c80:			; <UNDEFINED> instruction: 0xf04f9207
   37c84:	mrsle	r0, R9_fiq
   37c88:	blmi	74a504 <strspn@plt+0x731afc>
   37c8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37c90:	blls	211d00 <strspn@plt+0x1f92f8>
   37c94:	qsuble	r4, sl, ip
   37c98:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   37c9c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   37ca0:	blx	fe973ce6 <strspn@plt+0xfe95b2de>
   37ca4:	strtmi	sl, [r0], -r2, lsl #22
   37ca8:			; <UNDEFINED> instruction: 0x462a2114
   37cac:	movwne	lr, #2509	; 0x9cd
   37cb0:			; <UNDEFINED> instruction: 0xf0152300
   37cb4:	strmi	pc, [r4], -r5, lsl #26
   37cb8:	stccs	0, cr2, [r0], {128}	; 0x80
   37cbc:	stmdbls	r3, {r2, r5, r6, r7, r8, ip, lr, pc}
   37cc0:	mulcs	fp, sp, r8
   37cc4:			; <UNDEFINED> instruction: 0xf89d4810
   37cc8:	stmib	sp, {r1, r3, ip, sp}^
   37ccc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   37cd0:	mulcs	r9, sp, r8
   37cd4:	mulne	r8, sp, r8
   37cd8:	blx	18f3d1e <strspn@plt+0x18db316>
   37cdc:	strtmi	r9, [r1], -r4, lsl #16
   37ce0:	ldc2l	0, cr15, [sl, #-80]	; 0xffffffb0
   37ce4:	stmdbls	r5, {r0, r3, fp, lr}
   37ce8:			; <UNDEFINED> instruction: 0xf00f4478
   37cec:	addcs	pc, r0, r9, asr fp	; <UNPREDICTABLE>
   37cf0:			; <UNDEFINED> instruction: 0xf7e0e7ca
   37cf4:	svclt	0x0000ec5e
   37cf8:	andeq	sl, r8, ip, ror #31
   37cfc:	andeq	r0, r0, r8, asr #4
   37d00:	ldrdeq	sl, [r8], -r4
   37d04:	andeq	lr, r4, r6, lsr #28
   37d08:	andeq	pc, r2, sl, lsr #22
   37d0c:	andeq	pc, r2, r4, ror #22
   37d10:	addlt	fp, r8, r0, lsl r5
   37d14:			; <UNDEFINED> instruction: 0x460a4c3b
   37d18:	tstls	r0, r4, lsl r1
   37d1c:	ldrbtmi	r4, [ip], #-2362	; 0xfffff6c6
   37d20:	movwls	sl, #6914	; 0x1b02
   37d24:	stmdapl	r1!, {r8, r9, sp}^
   37d28:	tstls	r7, r9, lsl #16
   37d2c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   37d30:	stc2l	0, cr15, [r6], {21}
   37d34:	bmi	da425c <strspn@plt+0xd8b854>
   37d38:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   37d3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37d40:	subsmi	r9, sl, r7, lsl #22
   37d44:	andlt	sp, r8, fp, asr r1
   37d48:			; <UNDEFINED> instruction: 0x4604bd10
   37d4c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   37d50:	blx	1373d96 <strspn@plt+0x135b38e>
   37d54:	stmdbcs	r0, {r1, r8, fp, ip, pc}
   37d58:	stmdami	lr!, {r2, r6, r8, ip, lr, pc}
   37d5c:			; <UNDEFINED> instruction: 0xf00f4478
   37d60:	bls	176a7c <strspn@plt+0x15e074>
   37d64:	stmdale	r6!, {r2, r9, fp, sp}
   37d68:	addsmi	r2, r3, r1, lsl #6
   37d6c:	svceq	0x0015f013
   37d70:	stmdals	r3, {r0, r5, ip, lr, pc}
   37d74:	blx	ff973da4 <strspn@plt+0xff95b39c>
   37d78:	strcs	r4, [r0], #-2087	; 0xfffff7d9
   37d7c:			; <UNDEFINED> instruction: 0xf00f4478
   37d80:	stmdami	r6!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   37d84:	strtmi	r4, [r3], -r6, lsr #20
   37d88:			; <UNDEFINED> instruction: 0x46214478
   37d8c:	ldrbtmi	r9, [sl], #-0
   37d90:	strls	r9, [r1], #-2052	; 0xfffff7fc
   37d94:	stc2	0, cr15, [sl], #96	; 0x60
   37d98:	blcs	de9b0 <strspn@plt+0xc5fa8>
   37d9c:	blcs	16bde8 <strspn@plt+0x1533e0>
   37da0:	stmdami	r0!, {r2, r8, ip, lr, pc}
   37da4:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
   37da8:	blx	ffef3dec <strspn@plt+0xffedb3e4>
   37dac:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   37db0:	blx	773df6 <strspn@plt+0x75b3ee>
   37db4:	ldmdami	sp, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   37db8:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   37dbc:	blx	ffc73e00 <strspn@plt+0xffc5b3f8>
   37dc0:	ldmdami	fp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   37dc4:			; <UNDEFINED> instruction: 0xf00f4478
   37dc8:			; <UNDEFINED> instruction: 0x4621fb11
   37dcc:			; <UNDEFINED> instruction: 0xf0149805
   37dd0:	ldmdami	r8, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   37dd4:			; <UNDEFINED> instruction: 0xf00f4478
   37dd8:	stmdals	r6, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   37ddc:			; <UNDEFINED> instruction: 0xf0144621
   37de0:	ubfx	pc, fp, #25, #4
   37de4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   37de8:	blx	ff6f3e2c <strspn@plt+0xff6db424>
   37dec:	strtmi	r9, [r1], -r2, lsl #16
   37df0:	ldc2l	0, cr15, [r2], {20}
   37df4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   37df8:	blx	ffe73e3c <strspn@plt+0xffe5b434>
   37dfc:			; <UNDEFINED> instruction: 0xf7e0e7ad
   37e00:	svclt	0x0000ebd8
   37e04:	andeq	sl, r8, r2, asr #30
   37e08:	andeq	r0, r0, r8, asr #4
   37e0c:	andeq	sl, r8, r6, lsr #30
   37e10:	ldrdeq	ip, [r2], -sl
   37e14:	andeq	pc, r2, r8, lsr #22
   37e18:	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
   37e1c:	andeq	r5, r7, r4, asr #17
   37e20:	andeq	pc, r2, r6, lsl fp	; <UNPREDICTABLE>
   37e24:	andeq	pc, r2, sl, lsl #22
   37e28:	ldrdeq	r5, [r2], -sl
   37e2c:	ldrdeq	fp, [r3], -r6
   37e30:	andeq	pc, r2, r8, lsl #22
   37e34:	andeq	pc, r2, r4, lsl fp	; <UNPREDICTABLE>
   37e38:	andeq	pc, r2, r6, ror sl	; <UNPREDICTABLE>
   37e3c:	andeq	r2, r2, r2, asr #7
   37e40:	mvnsmi	lr, #737280	; 0xb4000
   37e44:	mrrcmi	0, 9, fp, ip, cr13
   37e48:	blmi	1762660 <strspn@plt+0x1749c58>
   37e4c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   37e50:	tstls	fp, #1769472	; 0x1b0000
   37e54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37e58:	blx	fee75e14 <strspn@plt+0xfee5d40c>
   37e5c:	bmi	16663c4 <strspn@plt+0x164d9bc>
   37e60:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   37e64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37e68:	subsmi	r9, sl, fp, lsl fp
   37e6c:	adchi	pc, r2, r0, asr #32
   37e70:	pop	{r0, r2, r3, r4, ip, sp, pc}
   37e74:	stcls	3, cr8, [r4], {240}	; 0xf0
   37e78:	ldmdami	r2, {r8, sl, sp}^
   37e7c:	ldrbtmi	r4, [r8], #-3666	; 0xfffff1ae
   37e80:	blx	fed73ec4 <strspn@plt+0xfed5b4bc>
   37e84:			; <UNDEFINED> instruction: 0x4629447e
   37e88:	strtmi	r4, [sl], -fp, lsr #12
   37e8c:	strls	r4, [r0], -r0, lsr #12
   37e90:	strls	r4, [r1, #-3150]	; 0xfffff3b2
   37e94:	stc2	0, cr15, [sl], #-96	; 0xffffffa0
   37e98:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37e9c:	ldrbtmi	r4, [ip], #-2124	; 0xfffff7b4
   37ea0:			; <UNDEFINED> instruction: 0xf00f4478
   37ea4:	strbmi	pc, [r2], -r3, lsr #21	; <UNPREDICTABLE>
   37ea8:	strtmi	r4, [r0], -fp, asr #12
   37eac:	blx	1e73ef0 <strspn@plt+0x1e5b4e8>
   37eb0:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37eb4:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   37eb8:	blx	fe673efc <strspn@plt+0xfe65b4f4>
   37ebc:	strbmi	r4, [fp], -r2, asr #12
   37ec0:			; <UNDEFINED> instruction: 0xf00f4620
   37ec4:	ldmib	sp, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
   37ec8:	stmdami	r3, {r1, r3, r8, fp, pc}^
   37ecc:			; <UNDEFINED> instruction: 0xf00f4478
   37ed0:	strbmi	pc, [r2], -sp, lsl #21	; <UNPREDICTABLE>
   37ed4:	strtmi	r4, [r0], -fp, asr #12
   37ed8:	blx	18f3f1c <strspn@plt+0x18db514>
   37edc:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37ee0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   37ee4:	blx	fe0f3f28 <strspn@plt+0xfe0db520>
   37ee8:	strbmi	r4, [fp], -r2, asr #12
   37eec:			; <UNDEFINED> instruction: 0xf00f4620
   37ef0:	ldmib	sp, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
   37ef4:	ldmdami	sl!, {r1, r2, r3, r8, fp, pc}
   37ef8:			; <UNDEFINED> instruction: 0xf00f4478
   37efc:			; <UNDEFINED> instruction: 0x4642fa77
   37f00:	strtmi	r4, [r0], -fp, asr #12
   37f04:	blx	1373f48 <strspn@plt+0x135b540>
   37f08:	ldmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37f0c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   37f10:	blx	1b73f54 <strspn@plt+0x1b5b54c>
   37f14:	strbmi	r4, [r2], -fp, asr #12
   37f18:			; <UNDEFINED> instruction: 0xf00f4620
   37f1c:	bls	4f6828 <strspn@plt+0x4dde20>
   37f20:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   37f24:			; <UNDEFINED> instruction: 0xf00f9203
   37f28:	strtmi	pc, [fp], -r1, ror #20
   37f2c:	bls	1097b4 <strspn@plt+0xf0dac>
   37f30:	blx	df3f74 <strspn@plt+0xddb56c>
   37f34:	stmdami	sp!, {r0, r1, r4, r9, fp, ip, pc}
   37f38:	andls	r4, r3, #120, 8	; 0x78000000
   37f3c:	blx	15f3f80 <strspn@plt+0x15db578>
   37f40:	strtmi	r9, [fp], -r3, lsl #20
   37f44:			; <UNDEFINED> instruction: 0xf00f4620
   37f48:	stmdami	r9!, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
   37f4c:			; <UNDEFINED> instruction: 0xf00f4478
   37f50:	ldmib	sp, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
   37f54:	stmdami	r7!, {r2, r4, r8, fp, pc}
   37f58:			; <UNDEFINED> instruction: 0xf00f4478
   37f5c:	strbmi	pc, [r2], -r7, asr #20	; <UNPREDICTABLE>
   37f60:	strtmi	r4, [r0], -fp, asr #12
   37f64:	blx	773fa8 <strspn@plt+0x75b5a0>
   37f68:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37f6c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   37f70:	blx	f73fb4 <strspn@plt+0xf5b5ac>
   37f74:	strbmi	r4, [fp], -r2, asr #12
   37f78:			; <UNDEFINED> instruction: 0xf00f4620
   37f7c:	ldmib	sp, {r0, r4, r9, fp, ip, sp, lr, pc}^
   37f80:			; <UNDEFINED> instruction: 0x462b4718
   37f84:	eoreq	pc, r0, #4
   37f88:	tstle	r4, r3, lsl r3
   37f8c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   37f90:	blx	b73fd4 <strspn@plt+0xb5b5cc>
   37f94:	ldmdami	sl, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
   37f98:	ldrbtmi	r3, [r8], #-1548	; 0xfffff9f4
   37f9c:	blx	9f3fe0 <strspn@plt+0x9db5d8>
   37fa0:			; <UNDEFINED> instruction: 0x462b4a18
   37fa4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   37fa8:	strls	r4, [r1, #-1593]	; 0xfffff9c7
   37fac:			; <UNDEFINED> instruction: 0xf0199600
   37fb0:	strb	pc, [fp, pc, lsr #20]!	; <UNPREDICTABLE>
   37fb4:	b	fff75f3c <strspn@plt+0xfff5d534>
   37fb8:	andeq	sl, r8, r4, lsl lr
   37fbc:	andeq	r0, r0, r8, asr #4
   37fc0:	strdeq	sl, [r8], -lr
   37fc4:	andeq	pc, r2, r2, asr #21
   37fc8:	andeq	r5, r7, r8, lsr #16
   37fcc:	andeq	ip, r1, lr, asr pc
   37fd0:	andeq	pc, r2, ip, lsr #21
   37fd4:	andeq	pc, r2, r2, lsr #21
   37fd8:	muleq	r2, r8, sl
   37fdc:	andeq	pc, r2, lr, lsl #21
   37fe0:	andeq	pc, r2, r4, lsl #21
   37fe4:	andeq	pc, r2, sl, ror sl	; <UNPREDICTABLE>
   37fe8:	andeq	pc, r2, r2, ror sl	; <UNPREDICTABLE>
   37fec:	andeq	lr, r4, ip, lsl #23
   37ff0:	muleq	r2, r4, sp
   37ff4:	andeq	pc, r2, ip, asr #20
   37ff8:	andeq	pc, r2, r6, asr #20
   37ffc:	strdeq	r5, [r2], -sl
   38000:	andeq	pc, r2, r6, lsr #20
   38004:	andeq	pc, r2, r6, lsr #20
   38008:	mvnsmi	lr, #737280	; 0xb4000
   3800c:	ldclmi	0, cr11, [ip, #-628]	; 0xfffffd8c
   38010:	mrrcmi	11, 0, sl, ip, cr4
   38014:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   38018:	ldrls	r6, [fp], #-2084	; 0xfffff7dc
   3801c:	streq	pc, [r0], #-79	; 0xffffffb1
   38020:	blx	875fdc <strspn@plt+0x85d5d4>
   38024:	bmi	166658c <strspn@plt+0x164db84>
   38028:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   3802c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38030:	subsmi	r9, sl, fp, lsl fp
   38034:	adchi	pc, r2, r0, asr #32
   38038:	pop	{r0, r2, r3, r4, ip, sp, pc}
   3803c:	stcls	3, cr8, [r4], {240}	; 0xf0
   38040:	ldmdami	r2, {r8, sl, sp}^
   38044:	ldrbtmi	r4, [r8], #-3666	; 0xfffff1ae
   38048:			; <UNDEFINED> instruction: 0xf9d0f00f
   3804c:			; <UNDEFINED> instruction: 0x4629447e
   38050:	strtmi	r4, [sl], -fp, lsr #12
   38054:	strls	r4, [r0], -r0, lsr #12
   38058:	strls	r4, [r1, #-3150]	; 0xfffff3b2
   3805c:	blx	11f40c6 <strspn@plt+0x11db6be>
   38060:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   38064:	ldrbtmi	r4, [ip], #-2124	; 0xfffff7b4
   38068:			; <UNDEFINED> instruction: 0xf00f4478
   3806c:			; <UNDEFINED> instruction: 0x4642f9bf
   38070:	strtmi	r4, [r0], -fp, asr #12
   38074:			; <UNDEFINED> instruction: 0xf994f00f
   38078:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   3807c:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   38080:			; <UNDEFINED> instruction: 0xf9b4f00f
   38084:	strbmi	r4, [fp], -r2, asr #12
   38088:			; <UNDEFINED> instruction: 0xf00f4620
   3808c:	ldmib	sp, {r0, r3, r7, r8, fp, ip, sp, lr, pc}^
   38090:	stmdami	r3, {r1, r3, r8, fp, pc}^
   38094:			; <UNDEFINED> instruction: 0xf00f4478
   38098:	strbmi	pc, [r2], -r9, lsr #19	; <UNPREDICTABLE>
   3809c:	strtmi	r4, [r0], -fp, asr #12
   380a0:			; <UNDEFINED> instruction: 0xf97ef00f
   380a4:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   380a8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   380ac:			; <UNDEFINED> instruction: 0xf99ef00f
   380b0:	strbmi	r4, [fp], -r2, asr #12
   380b4:			; <UNDEFINED> instruction: 0xf00f4620
   380b8:	ldmib	sp, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   380bc:	ldmdami	sl!, {r1, r2, r3, r8, fp, pc}
   380c0:			; <UNDEFINED> instruction: 0xf00f4478
   380c4:			; <UNDEFINED> instruction: 0x4642f993
   380c8:	strtmi	r4, [r0], -fp, asr #12
   380cc:			; <UNDEFINED> instruction: 0xf968f00f
   380d0:	ldmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   380d4:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   380d8:			; <UNDEFINED> instruction: 0xf988f00f
   380dc:	strbmi	r4, [r2], -fp, asr #12
   380e0:			; <UNDEFINED> instruction: 0xf00f4620
   380e4:	bls	4f6660 <strspn@plt+0x4ddc58>
   380e8:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   380ec:			; <UNDEFINED> instruction: 0xf00f9203
   380f0:			; <UNDEFINED> instruction: 0x462bf97d
   380f4:	bls	10997c <strspn@plt+0xf0f74>
   380f8:			; <UNDEFINED> instruction: 0xf952f00f
   380fc:	stmdami	sp!, {r0, r1, r4, r9, fp, ip, pc}
   38100:	andls	r4, r3, #120, 8	; 0x78000000
   38104:			; <UNDEFINED> instruction: 0xf972f00f
   38108:	strtmi	r9, [fp], -r3, lsl #20
   3810c:			; <UNDEFINED> instruction: 0xf00f4620
   38110:	stmdami	r9!, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   38114:			; <UNDEFINED> instruction: 0xf00f4478
   38118:	ldmib	sp, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}^
   3811c:	stmdami	r7!, {r2, r4, r8, fp, pc}
   38120:			; <UNDEFINED> instruction: 0xf00f4478
   38124:	strbmi	pc, [r2], -r3, ror #18	; <UNPREDICTABLE>
   38128:	strtmi	r4, [r0], -fp, asr #12
   3812c:			; <UNDEFINED> instruction: 0xf938f00f
   38130:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   38134:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   38138:			; <UNDEFINED> instruction: 0xf958f00f
   3813c:	strbmi	r4, [fp], -r2, asr #12
   38140:			; <UNDEFINED> instruction: 0xf00f4620
   38144:	ldmib	sp, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
   38148:			; <UNDEFINED> instruction: 0x462b4718
   3814c:	eoreq	pc, r0, #4
   38150:	tstle	r4, r3, lsl r3
   38154:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   38158:			; <UNDEFINED> instruction: 0xf948f00f
   3815c:	ldmdami	sl, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
   38160:	ldrbtmi	r3, [r8], #-1548	; 0xfffff9f4
   38164:			; <UNDEFINED> instruction: 0xf942f00f
   38168:			; <UNDEFINED> instruction: 0x462b4a18
   3816c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   38170:	strls	r4, [r1, #-1593]	; 0xfffff9c7
   38174:			; <UNDEFINED> instruction: 0xf0199600
   38178:	strb	pc, [fp, fp, asr #18]!	; <UNPREDICTABLE>
   3817c:	b	676104 <strspn@plt+0x65d6fc>
   38180:	andeq	sl, r8, ip, asr #24
   38184:	andeq	r0, r0, r8, asr #4
   38188:	andeq	sl, r8, r6, lsr ip
   3818c:	strdeq	pc, [r2], -sl
   38190:	andeq	r5, r7, r0, ror #12
   38194:	muleq	r1, r6, sp
   38198:	andeq	pc, r2, r4, ror #17
   3819c:	ldrdeq	pc, [r2], -sl
   381a0:	ldrdeq	pc, [r2], -r0
   381a4:	andeq	pc, r2, r6, asr #17
   381a8:			; <UNDEFINED> instruction: 0x0002f8bc
   381ac:			; <UNDEFINED> instruction: 0x0002f8b2
   381b0:	andeq	pc, r2, sl, lsr #17
   381b4:	andeq	lr, r4, r4, asr #19
   381b8:	andeq	r5, r2, ip, asr #23
   381bc:	andeq	pc, r2, r4, lsl #17
   381c0:	andeq	pc, r2, lr, ror r8	; <UNPREDICTABLE>
   381c4:	andeq	r5, r2, r2, lsr ip
   381c8:	andeq	pc, r2, lr, asr r8	; <UNPREDICTABLE>
   381cc:	andeq	pc, r2, lr, asr r8	; <UNPREDICTABLE>
   381d0:			; <UNDEFINED> instruction: 0x4605b530
   381d4:	addlt	r4, r5, r6, asr r8
   381d8:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
   381dc:			; <UNDEFINED> instruction: 0xf906f00f
   381e0:	ldreq	r6, [sl, fp, lsr #17]
   381e4:	addhi	pc, r7, r0, lsl #2
   381e8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
   381ec:			; <UNDEFINED> instruction: 0xf8fef00f
   381f0:	ldrdeq	lr, [r0, -r4]
   381f4:			; <UNDEFINED> instruction: 0xf9b6f7ff
   381f8:	ldmib	r4, {r0, r1, r2, r3, r6, fp, lr}^
   381fc:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
   38200:			; <UNDEFINED> instruction: 0xf8cef00f
   38204:			; <UNDEFINED> instruction: 0xf0016b20
   38208:	ldmib	r4, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   3820c:	ldmib	r4, {r4, r8}^
   38210:	stmib	sp, {r1, r4, r8, r9, sp}^
   38214:	stmdami	r9, {r8}^
   38218:	movwcs	lr, #10701	; 0x29cd
   3821c:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   38220:			; <UNDEFINED> instruction: 0xf00f230e
   38224:	stmdami	r6, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
   38228:	movwcs	lr, #43476	; 0xa9d4
   3822c:			; <UNDEFINED> instruction: 0xf00f4478
   38230:	stmdami	r4, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}^
   38234:	movwcs	lr, #35284	; 0x89d4
   38238:			; <UNDEFINED> instruction: 0xf00f4478
   3823c:	blvs	8b6508 <strspn@plt+0x89db00>
   38240:	blcs	40e48 <strspn@plt+0x28440>
   38244:	eorsmi	pc, r0, #16777216	; 0x1000000
   38248:			; <UNDEFINED> instruction: 0xf5b2bf08
   3824c:	suble	r5, r9, r0, lsl #30
   38250:	ldmib	r4, {r0, r2, r3, r4, r5, fp, lr}^
   38254:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
   38258:			; <UNDEFINED> instruction: 0xf8a2f00f
   3825c:	ldreq	r6, [fp, fp, lsr #17]
   38260:	ldmdami	sl!, {r0, r1, r3, r4, r5, sl, ip, lr, pc}
   38264:	tstcs	r4, #212, 18	; 0x350000
   38268:			; <UNDEFINED> instruction: 0xf00f4478
   3826c:	ldmib	r4, {r0, r3, r4, r7, fp, ip, sp, lr, pc}^
   38270:	ldmib	r4, {r1, r3, r4, r8, r9, sp}^
   38274:			; <UNDEFINED> instruction: 0xf0140114
   38278:			; <UNDEFINED> instruction: 0xf00ffad5
   3827c:			; <UNDEFINED> instruction: 0xf894f8d7
   38280:	blcs	44488 <strspn@plt+0x2ba80>
   38284:	ldmdami	r2!, {r1, r2, r6, r8, ip, lr, pc}
   38288:	tstcs	r8, #212, 18	; 0x350000
   3828c:			; <UNDEFINED> instruction: 0xf00f4478
   38290:	ldmib	r4, {r0, r1, r2, r7, fp, ip, sp, lr, pc}^
   38294:	ldmib	r4, {r1, r2, r3, r4, r8, r9, sp}^
   38298:			; <UNDEFINED> instruction: 0xf0140118
   3829c:			; <UNDEFINED> instruction: 0xf00ffac3
   382a0:			; <UNDEFINED> instruction: 0xf894f8c5
   382a4:	blcs	444ac <strspn@plt+0x2baa4>
   382a8:	stmdami	sl!, {r0, r1, r3, r4, r5, r8, ip, lr, pc}
   382ac:	tstcs	r6, #212, 18	; 0x350000
   382b0:			; <UNDEFINED> instruction: 0xf00f4478
   382b4:	ldmib	r4, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
   382b8:	ldmib	r4, {r2, r3, r4, r8, r9, sp}^
   382bc:			; <UNDEFINED> instruction: 0xf0140116
   382c0:			; <UNDEFINED> instruction: 0xf00ffab1
   382c4:			; <UNDEFINED> instruction: 0xf894f8b3
   382c8:	stmiblt	r3!, {r7, ip, sp}^
   382cc:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   382d0:	pop	{r0, r2, ip, sp, pc}
   382d4:			; <UNDEFINED> instruction: 0xf00f4030
   382d8:	stmdami	r0!, {r0, r3, r7, fp, ip, sp, pc}
   382dc:			; <UNDEFINED> instruction: 0xf00f4478
   382e0:	ldrb	pc, [r3, r5, lsl #17]!	; <UNPREDICTABLE>
   382e4:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   382e8:			; <UNDEFINED> instruction: 0xf880f00f
   382ec:	ldrdeq	lr, [r4, -r4]
   382f0:			; <UNDEFINED> instruction: 0xf938f7ff
   382f4:	ldmdami	fp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   382f8:			; <UNDEFINED> instruction: 0xf00f4478
   382fc:	blvs	8764e0 <strspn@plt+0x85dad8>
   38300:			; <UNDEFINED> instruction: 0xf9fcf001
   38304:	ldmdami	r8, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   38308:	tstcs	ip, #212, 18	; 0x350000
   3830c:			; <UNDEFINED> instruction: 0xf00f4478
   38310:	ldrb	pc, [fp, r7, asr #16]	; <UNPREDICTABLE>
   38314:	ldmib	r4, {r0, r2, r4, fp, lr}^
   38318:	ldrbtmi	r2, [r8], #-794	; 0xfffffce6
   3831c:			; <UNDEFINED> instruction: 0xf840f00f
   38320:	ldmdami	r3, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   38324:	tstcs	lr, #212, 18	; 0x350000
   38328:			; <UNDEFINED> instruction: 0xf00f4478
   3832c:			; <UNDEFINED> instruction: 0xe7bcf839
   38330:	andeq	ip, r2, lr, asr #18
   38334:	strdeq	pc, [r2], -r6
   38338:	andeq	pc, r2, sl, ror #31
   3833c:	andeq	pc, r2, r4, ror #31
   38340:	andeq	r0, r3, r0
   38344:	andeq	r0, r3, r8
   38348:	andeq	r0, r3, r6, lsl r0
   3834c:	andeq	r0, r3, r4, lsl r0
   38350:	andeq	r0, r3, r8, lsl r0
   38354:	andeq	r0, r3, ip, lsl r0
   38358:			; <UNDEFINED> instruction: 0x00025aba
   3835c:			; <UNDEFINED> instruction: 0x0001c6b8
   38360:	andeq	pc, r2, sl, ror pc	; <UNPREDICTABLE>
   38364:	andeq	pc, r2, ip, asr pc	; <UNPREDICTABLE>
   38368:	ldrdeq	pc, [r2], -r0
   3836c:	andeq	pc, r2, r2, ror pc	; <UNPREDICTABLE>
   38370:	andeq	pc, r2, ip, lsl #31
   38374:	blmi	88abfc <strspn@plt+0x8721f4>
   38378:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3837c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   38380:	movwls	r6, #14363	; 0x381b
   38384:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38388:			; <UNDEFINED> instruction: 0xf0136803
   3838c:	tstle	sl, r4, lsl #6
   38390:	bmi	6ca804 <strspn@plt+0x6b1dfc>
   38394:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   38398:	bls	1123e4 <strspn@plt+0xf99dc>
   3839c:	qsuble	r4, r1, r8
   383a0:	andlt	r4, r4, r8, lsl r6
   383a4:	blge	e77ec <strspn@plt+0xcede4>
   383a8:	movwls	r2, #4612	; 0x1204
   383ac:	andls	r2, r0, #0, 6
   383b0:	stmdbvs	r2, {r2, r9, sl, lr}^
   383b4:			; <UNDEFINED> instruction: 0xf984f015
   383b8:	stmiavs	r3!, {r3, r4, r8, ip, sp, pc}^
   383bc:	movwcs	fp, #403	; 0x193
   383c0:	bls	f2360 <strspn@plt+0xd9958>
   383c4:	ldrbne	r4, [r3, pc, lsl #16]
   383c8:			; <UNDEFINED> instruction: 0xf00e4478
   383cc:	stmdals	r2, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   383d0:			; <UNDEFINED> instruction: 0xf01417c1
   383d4:			; <UNDEFINED> instruction: 0xf00ff9f3
   383d8:	stmdami	fp, {r0, r3, r5, fp, ip, sp, lr, pc}
   383dc:			; <UNDEFINED> instruction: 0xf00f4478
   383e0:	strb	pc, [sl, r5, lsl #16]!	; <UNPREDICTABLE>
   383e4:	strbne	r6, [r1, r0, ror #21]
   383e8:			; <UNDEFINED> instruction: 0xf9e8f014
   383ec:	strtvs	r2, [r0], #-784	; 0xfffffcf0
   383f0:			; <UNDEFINED> instruction: 0xf7e0e7ce
   383f4:	svclt	0x0000e8de
   383f8:	andeq	sl, r8, r8, ror #17
   383fc:	andeq	r0, r0, r8, asr #4
   38400:	andeq	sl, r8, ip, asr #17
   38404:	andeq	pc, r2, ip, lsr #30
   38408:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   3840c:	ldmlt	r2, {ip, sp, lr, pc}^
   38410:	stmialt	r0!, {ip, sp, lr, pc}^
   38414:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   38418:	ldmdbmi	r3, {r1, r9, sl, lr}
   3841c:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   38420:			; <UNDEFINED> instruction: 0xf85cb086
   38424:	blge	fc430 <strspn@plt+0xe3a28>
   38428:	strcs	r6, [r0], #-2048	; 0xfffff800
   3842c:	tstls	r5, r9, lsl #16
   38430:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38434:	strls	r6, [r1], #-2129	; 0xfffff7af
   38438:	movwgt	r4, #13826	; 0x3602
   3843c:	stmdami	fp, {r2, r8, r9, fp, ip, pc}
   38440:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   38444:			; <UNDEFINED> instruction: 0xf00e17d3
   38448:	bmi	2b82fc <strspn@plt+0x29f8f4>
   3844c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   38450:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38454:	subsmi	r9, sl, r5, lsl #22
   38458:	andlt	sp, r6, r1, lsl #2
   3845c:			; <UNDEFINED> instruction: 0xf7e0bd10
   38460:	svclt	0x0000e8a8
   38464:	andeq	sl, r8, r4, asr #16
   38468:	andeq	r0, r0, r8, asr #4
   3846c:	ldrdeq	r0, [r3], -sl
   38470:	andeq	sl, r8, r2, lsl r8
   38474:	ldrblt	r6, [r0, #-2113]!	; 0xfffff7bf
   38478:	movtmi	pc, #257	; 0x101	; <UNPREDICTABLE>
   3847c:	stcmi	3, cr3, [r6, #-8]!
   38480:	addlt	r2, r2, r1, lsl #22
   38484:			; <UNDEFINED> instruction: 0x4604447d
   38488:	blmi	96e518 <strspn@plt+0x955b10>
   3848c:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   38490:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   38494:	tstle	fp, r2, lsl #22
   38498:			; <UNDEFINED> instruction: 0xf06f4b21
   3849c:	addsmi	r4, r1, #64, 4
   384a0:	eorsle	r5, r2, fp, ror #17
   384a4:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   384a8:	pop	{r1, ip, sp, pc}
   384ac:			; <UNDEFINED> instruction: 0x47184070
   384b0:	andcs	r6, r0, r2, lsl #16
   384b4:	ldmdami	ip, {r0, ip, pc}
   384b8:	ldrdls	r1, [r0, -r3]
   384bc:			; <UNDEFINED> instruction: 0xf00e4478
   384c0:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   384c4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   384c8:	tstle	r5, r1, lsl #22
   384cc:	ldcllt	0, cr11, [r0, #-8]!
   384d0:	strcs	r6, [r0, #-2050]	; 0xfffff7fe
   384d4:	tstls	r0, r5, lsl r8
   384d8:	ldrbtmi	r1, [r8], #-2003	; 0xfffff82d
   384dc:			; <UNDEFINED> instruction: 0xf00e9501
   384e0:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   384e4:	strtmi	r6, [fp], -r2, ror #16
   384e8:			; <UNDEFINED> instruction: 0xf01417c1
   384ec:	mullt	r2, fp, r9
   384f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   384f4:	svclt	0x009af00e
   384f8:	stmdavs	r1!, {r0, r1, r8, r9, fp, sp}^
   384fc:	blmi	36cc34 <strspn@plt+0x35422c>
   38500:	submi	pc, r0, #111	; 0x6f
   38504:	stmiapl	fp!, {r0, r4, r7, r9, lr}^
   38508:	stmdami	sl, {r2, r3, r6, r7, r8, ip, lr, pc}
   3850c:	andlt	r4, r2, r8, ror r4
   38510:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   38514:	svclt	0x00004718
   38518:	ldrdeq	sl, [r8], -ip
   3851c:	andeq	r0, r0, ip, ror #4
   38520:	andeq	r0, r0, r8, lsl #7
   38524:	andeq	pc, r2, r2, ror #28
   38528:	andeq	r0, r3, r0, rrx
   3852c:	andeq	r0, r3, r2, asr #32
   38530:	andeq	r0, r0, r4, ror r2
   38534:	strdeq	pc, [r2], -r0
   38538:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3853c:	ldmdami	r8, {r0, r9, sp}
   38540:	ldrbtmi	fp, [ip], #1392	; 0x570
   38544:	ldrmi	fp, [sp], -r4, lsl #1
   38548:			; <UNDEFINED> instruction: 0xf85cac08
   3854c:	teqcs	r4, #0
   38550:	blvs	1766a8 <strspn@plt+0x15dca0>
   38554:	andls	r6, r3, r0, lsl #16
   38558:	andeq	pc, r0, pc, asr #32
   3855c:			; <UNDEFINED> instruction: 0x46194811
   38560:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   38564:	strls	r6, [r2], #-1024	; 0xfffffc00
   38568:	svc	0x00ecf7df
   3856c:	stmdale	r9, {r0, r1, r4, r5, fp, sp}
   38570:	blmi	30adac <strspn@plt+0x2f23a4>
   38574:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38578:	blls	1125e8 <strspn@plt+0xf9be0>
   3857c:	qaddle	r4, sl, fp
   38580:	ldcllt	0, cr11, [r0, #-16]!
   38584:	strmi	r4, [r2], -r9, lsl #18
   38588:	teqcs	r4, #589824	; 0x90000
   3858c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   38590:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   38594:			; <UNDEFINED> instruction: 0xf8a4f7eb
   38598:	stmda	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3859c:	andeq	sl, r8, lr, lsl r7
   385a0:	andeq	r0, r0, r8, asr #4
   385a4:	andeq	ip, sl, ip, ror #5
   385a8:	andeq	sl, r8, ip, ror #13
   385ac:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   385b0:	andeq	sl, r1, r2, lsl #17
   385b4:	strlt	r2, [r8, #-2311]	; 0xfffff6f9
   385b8:			; <UNDEFINED> instruction: 0xf7ffd903
   385bc:	andcs	pc, r1, fp, lsr #30
   385c0:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   385c4:			; <UNDEFINED> instruction: 0xf00e4478
   385c8:	andcs	pc, r0, r1, lsl pc	; <UNPREDICTABLE>
   385cc:	svclt	0x0000bd08
   385d0:	andeq	r2, r2, r8, lsr #31
   385d4:	svceq	0x00d2ebb1
   385d8:	ldmdale	sl, {r4, r5, r6, r8, sl, ip, sp, pc}
   385dc:	ldmdami	r0, {r2, r9, sl, lr}
   385e0:	ldrbtmi	r4, [r8], #-1549	; 0xfffff9f3
   385e4:			; <UNDEFINED> instruction: 0xff02f00e
   385e8:	mvfmiez	f3, #5.0
   385ec:	strbeq	lr, [r5, #2820]	; 0xb04
   385f0:	and	r4, r1, lr, ror r4
   385f4:	cdp2	0, 15, cr15, cr10, cr14, {0}
   385f8:	strcc	r4, [r8], #-1568	; 0xfffff9e0
   385fc:			; <UNDEFINED> instruction: 0xff0af7ff
   38600:	ldrtmi	r4, [r0], -r5, lsr #5
   38604:	stmdami	r8, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   38608:			; <UNDEFINED> instruction: 0xf00e4478
   3860c:	andcs	pc, r1, pc, ror #29
   38610:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   38614:			; <UNDEFINED> instruction: 0xf00e4478
   38618:	andcs	pc, r0, r9, ror #29
   3861c:	svclt	0x0000bd70
   38620:	andeq	r9, r2, r2, lsl #20
   38624:	ldrdeq	lr, [r4], -r4
   38628:	andeq	lr, r2, r4, ror #27
   3862c:	andeq	r2, r2, r8, asr pc
   38630:	addlt	fp, r6, r0, lsl r5
   38634:			; <UNDEFINED> instruction: 0x460a4c15
   38638:	tstls	r0, r8, lsl #2
   3863c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
   38640:	movwls	sl, #6915	; 0x1b03
   38644:	stmdapl	r1!, {r8, r9, sp}^
   38648:	tstls	r5, r9, lsl #16
   3864c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38650:			; <UNDEFINED> instruction: 0xf836f015
   38654:	ldmib	sp, {r5, r7, r8, fp, ip, sp, pc}^
   38658:	strmi	r2, [r4], -r3, lsl #6
   3865c:	andcc	lr, r0, sp, asr #19
   38660:	stmdami	ip, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   38664:			; <UNDEFINED> instruction: 0xf00e4478
   38668:	bmi	3380dc <strspn@plt+0x31f6d4>
   3866c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   38670:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38674:	subsmi	r9, sl, r5, lsl #22
   38678:	strtmi	sp, [r0], -r5, lsl #2
   3867c:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   38680:	ldrbtcc	pc, [pc], #79	; 38688 <strspn@plt+0x1fc80>	; <UNPREDICTABLE>
   38684:			; <UNDEFINED> instruction: 0xf7dfe7f1
   38688:	svclt	0x0000ef94
   3868c:	andeq	sl, r8, r2, lsr #12
   38690:	andeq	r0, r0, r8, asr #4
   38694:			; <UNDEFINED> instruction: 0x0002feb8
   38698:	strdeq	sl, [r8], -r2
   3869c:	blmi	b0af4c <strspn@plt+0xaf2544>
   386a0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   386a4:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   386a8:	movwls	r6, #38939	; 0x981b
   386ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   386b0:	eorsle	r2, sp, r0, lsl #18
   386b4:	strmi	r6, [ip], -r3, lsl #17
   386b8:	strle	r0, [r4, #-1882]	; 0xfffff8a6
   386bc:	ldrbeq	r6, [fp, -r3, lsl #16]
   386c0:	stmiavs	r3, {r0, r1, r3, r4, r8, sl, ip, lr, pc}^
   386c4:	blmi	8e4df8 <strspn@plt+0x8cc3f0>
   386c8:	bmi	8c0ba0 <strspn@plt+0x8a8198>
   386cc:	stmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
   386d0:	strcc	lr, [r0], #-2509	; 0xfffff633
   386d4:	blmi	8898c4 <strspn@plt+0x870ebc>
   386d8:	ldrbtmi	r3, [r8], #-540	; 0xfffffde4
   386dc:			; <UNDEFINED> instruction: 0xf7ff447b
   386e0:	bmi	838394 <strspn@plt+0x81f98c>
   386e4:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   386e8:	ldmpl	r3, {r1, r2, r3, r4, fp, lr}^
   386ec:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   386f0:	subsmi	r9, sl, r9, lsl #22
   386f4:	andlt	sp, sl, r5, lsr #2
   386f8:	blge	227cc0 <strspn@plt+0x20f2b8>
   386fc:	strtmi	r2, [r1], -r8, lsl #4
   38700:	mcr2	0, 3, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
   38704:	bicsle	r2, lr, r0, lsl #16
   38708:	teqcs	r4, r7, lsl fp
   3870c:			; <UNDEFINED> instruction: 0x4607e9dd
   38710:	andls	r4, r5, fp, ror r4
   38714:	andseq	pc, ip, #-1073741824	; 0xc0000000
   38718:	ldmdami	r4, {r8, r9, ip, pc}
   3871c:	blmi	53e6b8 <strspn@plt+0x525cb0>
   38720:	strmi	lr, [r2, #-2509]	; 0xfffff633
   38724:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   38728:			; <UNDEFINED> instruction: 0xf7ff9604
   3872c:	ldrb	pc, [r8, r5, lsl #30]	; <UNPREDICTABLE>
   38730:	blmi	48af78 <strspn@plt+0x472570>
   38734:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   38738:	muleq	r3, r2, r8
   3873c:	tstvc	r9, r8, lsl r0
   38740:			; <UNDEFINED> instruction: 0xf7dfe7cf
   38744:	svclt	0x0000ef36
   38748:	andeq	sl, r8, r0, asr #11
   3874c:	andeq	r0, r0, r8, asr #4
   38750:	andeq	r3, r2, r8, asr #14
   38754:	andeq	pc, r2, r8, asr #28
   38758:	andeq	ip, sl, r2, ror r1
   3875c:	andeq	pc, r2, r0, asr #24
   38760:	andeq	sl, r8, sl, ror r5
   38764:	andeq	ip, sl, r0, ror #2
   38768:	andeq	pc, r2, ip, lsl #28
   3876c:	andeq	ip, sl, r8, lsr #2
   38770:	andeq	pc, r2, sl, lsl #24
   38774:	andeq	pc, r2, r0, ror #23
   38778:	andeq	ip, sl, r6, lsl r1
   3877c:	addlt	fp, r9, r0, lsr r5
   38780:			; <UNDEFINED> instruction: 0x460a4c19
   38784:	tstls	r0, r0, lsl r1
   38788:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
   3878c:	strls	sl, [r1, #-3331]	; 0xfffff2fd
   38790:	stmdapl	r1!, {r8, r9, sp}^
   38794:	tstls	r7, r9, lsl #16
   38798:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3879c:			; <UNDEFINED> instruction: 0xff90f014
   387a0:	strmi	fp, [r4], -r8, ror #19
   387a4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   387a8:	cdp2	0, 2, cr15, cr0, cr14, {0}
   387ac:			; <UNDEFINED> instruction: 0xf7ff4628
   387b0:	ldmdami	r0, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   387b4:			; <UNDEFINED> instruction: 0xf00e4478
   387b8:	stmdage	r5, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   387bc:	mrc2	7, 2, pc, cr10, cr15, {7}
   387c0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   387c4:	cdp2	0, 1, cr15, cr2, cr14, {0}
   387c8:	blmi	24b000 <strspn@plt+0x2325f8>
   387cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   387d0:	blls	212840 <strspn@plt+0x1f9e38>
   387d4:	qaddle	r4, sl, r5
   387d8:	andlt	r4, r9, r0, lsr #12
   387dc:			; <UNDEFINED> instruction: 0xf04fbd30
   387e0:	udf	#4943	; 0x134f
   387e4:	mcr	7, 7, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   387e8:	ldrdeq	sl, [r8], -r6
   387ec:	andeq	r0, r0, r8, asr #4
   387f0:	andeq	r9, r2, lr, lsr r8
   387f4:	andeq	lr, r4, r0, lsl r3
   387f8:	andeq	lr, r2, sl, lsr #24
   387fc:	muleq	r8, r4, r4
   38800:	addlt	fp, r9, r0, lsr r5
   38804:			; <UNDEFINED> instruction: 0x460a4c1f
   38808:	tstls	r0, r0, lsl r1
   3880c:	ldrbtmi	r4, [ip], #-2334	; 0xfffff6e2
   38810:	movwls	sl, #6915	; 0x1b03
   38814:	stmdapl	r1!, {r8, r9, sp}^
   38818:	tstls	r7, r9, lsl #16
   3881c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38820:			; <UNDEFINED> instruction: 0xff4ef014
   38824:	strmi	fp, [r4], -r8, asr #22
   38828:	ldcmi	8, cr4, [r9, #-96]	; 0xffffffa0
   3882c:			; <UNDEFINED> instruction: 0xf00e4478
   38830:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   38834:	ldrbtmi	r2, [sp], #-771	; 0xfffffcfd
   38838:	strtmi	r9, [r8], -r1, lsl #8
   3883c:	ldrbne	r9, [r3, r0, lsl #6]
   38840:	stc2	0, cr15, [lr, #56]!	; 0x38
   38844:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   38848:	ldc2l	0, cr15, [r0, #56]	; 0x38
   3884c:	movwcs	lr, #23005	; 0x59dd
   38850:	stmib	sp, {r3, r5, r9, sl, lr}^
   38854:	ldrbne	r3, [r3, r0, lsl #8]
   38858:	stc2	0, cr15, [r2, #56]!	; 0x38
   3885c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   38860:	stc2l	0, cr15, [r4, #56]	; 0x38
   38864:	blmi	24b0a0 <strspn@plt+0x232698>
   38868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3886c:	blls	2128dc <strspn@plt+0x1f9ed4>
   38870:	qaddle	r4, sl, r5
   38874:	andlt	r4, r9, r0, lsr #12
   38878:			; <UNDEFINED> instruction: 0xf04fbd30
   3887c:	udf	#4943	; 0x134f
   38880:	mrc	7, 4, APSR_nzcv, cr6, cr15, {6}
   38884:	andeq	sl, r8, r2, asr r4
   38888:	andeq	r0, r0, r8, asr #4
   3888c:	ldrdeq	pc, [r2], -r4
   38890:	andeq	pc, r2, r6, ror #25
   38894:	andeq	pc, r2, sl, asr #25
   38898:	andeq	r5, r2, sl, lsr #10
   3889c:	strdeq	sl, [r8], -r8
   388a0:			; <UNDEFINED> instruction: 0x46034913
   388a4:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
   388a8:	addlt	fp, r9, r0, lsr r5
   388ac:	stcge	8, cr5, [r2], {138}	; 0x8a
   388b0:	ldmdavs	r9, {fp, sp, lr}^
   388b4:	andls	r6, r7, #1179648	; 0x120000
   388b8:	andeq	pc, r0, #79	; 0x4f
   388bc:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
   388c0:	ldmib	sp, {r0, r1, r2, r3, sl, lr, pc}^
   388c4:	stmdami	ip, {r2, r8, sl, lr}
   388c8:	movwcs	lr, #10717	; 0x29dd
   388cc:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   388d0:			; <UNDEFINED> instruction: 0xf00e4500
   388d4:	bmi	2b7e70 <strspn@plt+0x29f468>
   388d8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   388dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   388e0:	subsmi	r9, sl, r7, lsl #22
   388e4:	andlt	sp, r9, r1, lsl #2
   388e8:			; <UNDEFINED> instruction: 0xf7dfbd30
   388ec:	svclt	0x0000ee62
   388f0:			; <UNDEFINED> instruction: 0x0008a3ba
   388f4:	andeq	r0, r0, r8, asr #4
   388f8:	andeq	pc, r2, r0, lsl #25
   388fc:	andeq	sl, r8, r6, lsl #7
   38900:	movwcs	lr, #2513	; 0x9d1
   38904:	mvnsmi	lr, #737280	; 0xb4000
   38908:	vabdl.s8	q9, d12, d2
   3890c:	strmi	r0, [ip], -r0, lsl #14
   38910:	stmdaeq	r7, {r1, r4, r8, r9, fp, sp, lr, pc}
   38914:	mvnscc	pc, pc, asr #32
   38918:	stmdbeq	r1, {r0, r1, r6, r8, r9, fp, sp, lr, pc}
   3891c:			; <UNDEFINED> instruction: 0xf1b94e2a
   38920:	addlt	r0, r3, r0, lsl #30
   38924:			; <UNDEFINED> instruction: 0xf1b8bf08
   38928:	ldrbtmi	r0, [lr], #-3842	; 0xfffff0fe
   3892c:	eorle	r4, r5, #5242880	; 0x500000
   38930:	ldmdapl	r7!, {r1, r2, r5, r8, fp, lr}^
   38934:			; <UNDEFINED> instruction: 0xf0016839
   38938:	stmdbcs	r2, {r0, r1, r8}
   3893c:	stmdbmi	r4!, {r1, r2, r3, r8, ip, lr, pc}
   38940:	adcmi	r2, fp, #0, 10
   38944:	strbmi	pc, [r0], #-111	; 0xffffff91	; <UNPREDICTABLE>
   38948:	adcmi	fp, r2, #8, 30
   3894c:	eorsle	r5, r5, r1, ror r8
   38950:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   38954:	pop	{r0, r1, ip, sp, pc}
   38958:			; <UNDEFINED> instruction: 0x470843f0
   3895c:	movwcs	lr, #2509	; 0x9cd
   38960:	movwcs	lr, #2512	; 0x9d0
   38964:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   38968:	ldc2	0, cr15, [sl, #-56]	; 0xffffffc8
   3896c:			; <UNDEFINED> instruction: 0xf0016839
   38970:	stmdbcs	r1, {r0, r1, r8}
   38974:	andlt	sp, r3, r5, lsl r1
   38978:	mvnshi	lr, #12386304	; 0xbd0000
   3897c:	movwcs	lr, #2509	; 0x9cd
   38980:	movwcs	lr, #2512	; 0x9d0
   38984:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   38988:	stc2	0, cr15, [sl, #-56]	; 0xffffffc8
   3898c:	movwcs	lr, #2516	; 0x9d4
   38990:	ldrdeq	lr, [r0, -r5]
   38994:			; <UNDEFINED> instruction: 0xff46f013
   38998:	pop	{r0, r1, ip, sp, pc}
   3899c:			; <UNDEFINED> instruction: 0xf00e43f0
   389a0:	stmdbcs	r3, {r0, r2, r6, r8, sl, fp, ip, sp, pc}
   389a4:	movwcs	lr, #2516	; 0x9d4
   389a8:	stmdbmi	sp, {r0, r3, r6, r7, r8, ip, lr, pc}
   389ac:	adcmi	r2, fp, #0, 10
   389b0:	strbmi	pc, [r0], #-111	; 0xffffff91	; <UNPREDICTABLE>
   389b4:	adcmi	fp, r2, #8, 30
   389b8:	bicle	r5, r9, r1, ror r8
   389bc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   389c0:	pop	{r0, r1, ip, sp, pc}
   389c4:			; <UNDEFINED> instruction: 0x470843f0
   389c8:	andeq	sl, r8, r6, lsr r3
   389cc:	andeq	r0, r0, ip, ror #4
   389d0:	andeq	r0, r0, r8, lsl #7
   389d4:			; <UNDEFINED> instruction: 0x0002f9b6
   389d8:	andeq	pc, r2, r6, ror #23
   389dc:	andeq	pc, r2, r6, asr #23
   389e0:	andeq	r0, r0, r4, ror r2
   389e4:	andeq	pc, r2, lr, lsr r9	; <UNPREDICTABLE>
   389e8:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   389ec:	ldmdami	r8, {r0, r9, sp}
   389f0:	ldrbtmi	fp, [ip], #1392	; 0x570
   389f4:	ldrmi	fp, [sp], -r4, lsl #1
   389f8:			; <UNDEFINED> instruction: 0xf85cac08
   389fc:	movtcs	r0, #49152	; 0xc000
   38a00:	blvs	176b58 <strspn@plt+0x15e150>
   38a04:	andls	r6, r3, r0, lsl #16
   38a08:	andeq	pc, r0, pc, asr #32
   38a0c:			; <UNDEFINED> instruction: 0x46194811
   38a10:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   38a14:	strls	r6, [r2], #-1024	; 0xfffffc00
   38a18:	ldc	7, cr15, [r4, #892]	; 0x37c
   38a1c:	stmdale	r9, {r0, r1, r3, r6, fp, sp}
   38a20:	blmi	30b25c <strspn@plt+0x2f2854>
   38a24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38a28:	blls	112a98 <strspn@plt+0xfa090>
   38a2c:	qaddle	r4, sl, fp
   38a30:	ldcllt	0, cr11, [r0, #-16]!
   38a34:	strmi	r4, [r2], -r9, lsl #18
   38a38:	movtcs	r4, #51209	; 0xc809
   38a3c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   38a40:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   38a44:	cdp2	7, 4, cr15, cr12, cr10, {7}
   38a48:	ldc	7, cr15, [r2, #892]!	; 0x37c
   38a4c:	andeq	sl, r8, lr, ror #4
   38a50:	andeq	r0, r0, r8, asr #4
   38a54:	andeq	fp, sl, r0, ror lr
   38a58:	andeq	sl, r8, ip, lsr r2
   38a5c:	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
   38a60:	ldrdeq	sl, [r1], -r2
   38a64:	strlt	r2, [r8, #-2319]	; 0xfffff6f1
   38a68:			; <UNDEFINED> instruction: 0xf7ffd903
   38a6c:	andcs	pc, r1, r9, lsl pc	; <UNPREDICTABLE>
   38a70:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   38a74:			; <UNDEFINED> instruction: 0xf00e4478
   38a78:			; <UNDEFINED> instruction: 0x2000fcb9
   38a7c:	svclt	0x0000bd08
   38a80:	strdeq	r2, [r2], -r8
   38a84:	svcne	0x0012ebb1
   38a88:	ldmdale	sl, {r4, r5, r6, r8, sl, ip, sp, pc}
   38a8c:	ldmdami	r0, {r2, r9, sl, lr}
   38a90:	ldrbtmi	r4, [r8], #-1549	; 0xfffff9f3
   38a94:	stc2	0, cr15, [sl], #56	; 0x38
   38a98:	mvfmiez	f3, #5.0
   38a9c:	strne	lr, [r5, #-2820]	; 0xfffff4fc
   38aa0:	and	r4, r1, lr, ror r4
   38aa4:	stc2	0, cr15, [r2], #56	; 0x38
   38aa8:	ldrcc	r4, [r0], #-1568	; 0xfffff9e0
   38aac:	mrc2	7, 7, pc, cr8, cr15, {7}
   38ab0:	ldrtmi	r4, [r0], -r5, lsr #5
   38ab4:	stmdami	r8, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   38ab8:			; <UNDEFINED> instruction: 0xf00e4478
   38abc:	mulcs	r1, r7, ip
   38ac0:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   38ac4:			; <UNDEFINED> instruction: 0xf00e4478
   38ac8:	mulcs	r0, r1, ip
   38acc:	svclt	0x0000bd70
   38ad0:	andeq	r9, r2, r2, asr r5
   38ad4:	andeq	lr, r4, r4, lsr #32
   38ad8:	andeq	lr, r2, r4, lsr r9
   38adc:	andeq	r2, r2, r8, lsr #21
   38ae0:	ldrdlt	fp, [r8], r0
   38ae4:			; <UNDEFINED> instruction: 0x460a4c15
   38ae8:	tstls	r0, r0, lsl r1
   38aec:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
   38af0:	movwls	sl, #6914	; 0x1b02
   38af4:	stmdapl	r1!, {r8, r9, sp}^
   38af8:	tstls	r7, r9, lsl #16
   38afc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38b00:	ldc2l	0, cr15, [lr, #80]	; 0x50
   38b04:	ldmib	sp, {r3, r5, r7, r8, fp, ip, sp, pc}^
   38b08:	strmi	r6, [r4], -r4, lsl #14
   38b0c:	ldmib	sp, {r0, r2, r3, fp, lr}^
   38b10:	ldrbtmi	r2, [r8], #-770	; 0xfffffcfe
   38b14:	strvs	lr, [r0, -sp, asr #19]
   38b18:	mcrr2	0, 0, pc, r2, cr14	; <UNPREDICTABLE>
   38b1c:	blmi	24b34c <strspn@plt+0x232944>
   38b20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38b24:	blls	212b94 <strspn@plt+0x1fa18c>
   38b28:	qaddle	r4, sl, r5
   38b2c:	andlt	r4, r8, r0, lsr #12
   38b30:			; <UNDEFINED> instruction: 0xf04fbdd0
   38b34:	udf	#4943	; 0x134f
   38b38:	ldc	7, cr15, [sl, #-892]!	; 0xfffffc84
   38b3c:	andeq	sl, r8, r2, ror r1
   38b40:	andeq	r0, r0, r8, asr #4
   38b44:	andeq	pc, r2, sl, lsr sl	; <UNPREDICTABLE>
   38b48:	andeq	sl, r8, r0, asr #2
   38b4c:	blmi	b0b3fc <strspn@plt+0xaf29f4>
   38b50:	ldrblt	r4, [r0, #1146]!	; 0x47a
   38b54:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   38b58:	movwls	r6, #47131	; 0xb81b
   38b5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38b60:	eorsle	r2, lr, r0, lsl #18
   38b64:	strmi	r6, [ip], -r3, lsl #17
   38b68:	strle	r0, [r4, #-1882]	; 0xfffff8a6
   38b6c:	ldrbeq	r6, [fp, -r3, lsl #16]
   38b70:	stmiavs	r3, {r0, r1, r3, r4, r8, sl, ip, lr, pc}^
   38b74:	blmi	8e52a8 <strspn@plt+0x8cc8a0>
   38b78:	bmi	8c10b0 <strspn@plt+0x8a86a8>
   38b7c:	stmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
   38b80:	strcc	lr, [r0], #-2509	; 0xfffff633
   38b84:	blmi	889d74 <strspn@plt+0x87136c>
   38b88:	ldrbtmi	r3, [r8], #-540	; 0xfffffde4
   38b8c:			; <UNDEFINED> instruction: 0xf7ff447b
   38b90:	bmi	838844 <strspn@plt+0x81fe3c>
   38b94:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   38b98:	ldmpl	r3, {r1, r2, r3, r4, fp, lr}^
   38b9c:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   38ba0:	subsmi	r9, sl, fp, lsl #22
   38ba4:	andlt	sp, sp, r6, lsr #2
   38ba8:	blge	1e8370 <strspn@plt+0x1cf968>
   38bac:			; <UNDEFINED> instruction: 0x46212210
   38bb0:	ldc2	0, cr15, [r4], {18}
   38bb4:	bicsle	r2, lr, r0, lsl #16
   38bb8:	cmpcs	ip, r7, lsl fp
   38bbc:			; <UNDEFINED> instruction: 0x6708e9dd
   38bc0:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   38bc4:			; <UNDEFINED> instruction: 0xf1034506
   38bc8:	movwls	r0, #540	; 0x21c
   38bcc:	blmi	54ac20 <strspn@plt+0x532218>
   38bd0:	strvs	lr, [r4, -sp, asr #19]
   38bd4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   38bd8:	strmi	lr, [r2, #-2509]	; 0xfffff633
   38bdc:			; <UNDEFINED> instruction: 0xff04f7ff
   38be0:	bmi	472b44 <strspn@plt+0x45a13c>
   38be4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   38be8:	ldm	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   38bec:	andsvs	r0, r8, r3
   38bf0:	bfi	r7, r9, #2, #13
   38bf4:	ldcl	7, cr15, [ip], {223}	; 0xdf
   38bf8:	andeq	sl, r8, r0, lsl r1
   38bfc:	andeq	r0, r0, r8, asr #4
   38c00:	muleq	r2, r8, r2
   38c04:	andeq	pc, r2, r8, asr #19
   38c08:	strdeq	fp, [sl], -r6
   38c0c:	muleq	r2, r0, r7
   38c10:	andeq	sl, r8, sl, asr #1
   38c14:	andeq	fp, sl, r4, ror #25
   38c18:	andeq	pc, r2, ip, lsl #19
   38c1c:	andeq	fp, sl, ip, lsr #25
   38c20:	andeq	pc, r2, sl, asr r7	; <UNPREDICTABLE>
   38c24:	andeq	pc, r2, lr, lsr #14
   38c28:	muleq	sl, r8, ip
   38c2c:	addlt	fp, sp, r0, lsr r5
   38c30:			; <UNDEFINED> instruction: 0x460a4c1a
   38c34:	tstls	r0, r0, lsr #2
   38c38:	ldrbtmi	r4, [ip], #-2329	; 0xfffff6e7
   38c3c:	strls	sl, [r1, #-3330]	; 0xfffff2fe
   38c40:	stmdapl	r1!, {r8, r9, sp}^
   38c44:	tstls	fp, r9, lsl #16
   38c48:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38c4c:	ldc2	0, cr15, [r8, #-80]!	; 0xffffffb0
   38c50:			; <UNDEFINED> instruction: 0x4604b9f8
   38c54:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   38c58:	blx	ff274c9a <strspn@plt+0xff25c292>
   38c5c:	strtmi	sl, [r8], -r4, lsl #18
   38c60:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   38c64:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   38c68:	blx	ff074caa <strspn@plt+0xff05c2a2>
   38c6c:	stmdbge	r8, {r1, r2, fp, sp, pc}
   38c70:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   38c74:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   38c78:	blx	fee74cba <strspn@plt+0xfee5c2b2>
   38c7c:	blmi	24b4b4 <strspn@plt+0x232aac>
   38c80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38c84:	blls	312cf4 <strspn@plt+0x2fa2ec>
   38c88:	qaddle	r4, sl, r5
   38c8c:	andlt	r4, sp, r0, lsr #12
   38c90:			; <UNDEFINED> instruction: 0xf04fbd30
   38c94:	udf	#4943	; 0x134f
   38c98:	stc	7, cr15, [sl], {223}	; 0xdf
   38c9c:	andeq	sl, r8, r6, lsr #32
   38ca0:	andeq	r0, r0, r8, asr #4
   38ca4:	andeq	r9, r2, lr, lsl #7
   38ca8:	andeq	sp, r4, lr, asr lr
   38cac:	andeq	lr, r2, r6, ror r7
   38cb0:	andeq	r9, r8, r0, ror #31
   38cb4:	strdlt	fp, [sp], r0
   38cb8:	strmi	r4, [sl], -r0, lsr #24
   38cbc:	tstls	r0, r0, lsr #2
   38cc0:	ldrbtmi	r4, [ip], #-2335	; 0xfffff6e1
   38cc4:	movwls	sl, #6914	; 0x1b02
   38cc8:	stmdapl	r1!, {r8, r9, sp}^
   38ccc:	tstls	fp, r9, lsl #16
   38cd0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38cd4:	ldc2l	0, cr15, [r4], #80	; 0x50
   38cd8:			; <UNDEFINED> instruction: 0x4604bb58
   38cdc:	ldcmi	8, cr4, [sl, #-100]	; 0xffffff9c
   38ce0:			; <UNDEFINED> instruction: 0xf00e4478
   38ce4:	ldmib	sp, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}^
   38ce8:	ldrbtmi	r6, [sp], #-1796	; 0xfffff8fc
   38cec:	movwcs	lr, #10717	; 0x29dd
   38cf0:	stmib	sp, {r3, r5, r9, sl, lr}^
   38cf4:			; <UNDEFINED> instruction: 0xf00e6700
   38cf8:	ldmdami	r4, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   38cfc:			; <UNDEFINED> instruction: 0xf00e4478
   38d00:	ldmib	sp, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   38d04:	strtmi	r6, [r8], -r8, lsl #14
   38d08:	movwcs	lr, #27101	; 0x69dd
   38d0c:	strvs	lr, [r0, -sp, asr #19]
   38d10:	blx	11f4d52 <strspn@plt+0x11dc34a>
   38d14:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   38d18:	blx	1a74d5a <strspn@plt+0x1a5c352>
   38d1c:	blmi	24b558 <strspn@plt+0x232b50>
   38d20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38d24:	blls	312d94 <strspn@plt+0x2fa38c>
   38d28:	qaddle	r4, sl, r5
   38d2c:	andlt	r4, sp, r0, lsr #12
   38d30:			; <UNDEFINED> instruction: 0xf04fbdf0
   38d34:	udf	#4943	; 0x134f
   38d38:	ldc	7, cr15, [sl], #-892	; 0xfffffc84
   38d3c:	muleq	r8, lr, pc	; <UNPREDICTABLE>
   38d40:	andeq	r0, r0, r8, asr #4
   38d44:	andeq	pc, r2, r0, lsr #16
   38d48:	andeq	pc, r2, r2, ror #16
   38d4c:	andeq	pc, r2, r4, lsl r8	; <UNPREDICTABLE>
   38d50:	andeq	r5, r2, r2, ror r0
   38d54:	andeq	r9, r8, r0, asr #30
   38d58:	addlt	fp, r3, r0, lsr r5
   38d5c:	strmi	r2, [r4], -r0, lsl #10
   38d60:	ldmib	r0, {r0, r8, sl, ip, pc}^
   38d64:	stmdami	r8, {r8, r9, sp}
   38d68:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   38d6c:			; <UNDEFINED> instruction: 0xf00e17d3
   38d70:	stmdavs	r0!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   38d74:	strtmi	r6, [fp], -r2, ror #16
   38d78:			; <UNDEFINED> instruction: 0xf01317c1
   38d7c:	andlt	pc, r3, pc, lsr #26
   38d80:	ldrhtmi	lr, [r0], -sp
   38d84:	bllt	14f4dc4 <strspn@plt+0x14dc3bc>
   38d88:			; <UNDEFINED> instruction: 0x0002f9b6
   38d8c:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   38d90:	ldmdami	r8, {r0, r9, sp}
   38d94:	ldrbtmi	fp, [ip], #1392	; 0x570
   38d98:	ldrmi	fp, [sp], -r4, lsl #1
   38d9c:			; <UNDEFINED> instruction: 0xf85cac08
   38da0:	teqcs	r4, #0
   38da4:	blvs	176efc <strspn@plt+0x15e4f4>
   38da8:	andls	r6, r3, r0, lsl #16
   38dac:	andeq	pc, r0, pc, asr #32
   38db0:			; <UNDEFINED> instruction: 0x46194811
   38db4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   38db8:	strls	r6, [r2], #-1024	; 0xfffffc00
   38dbc:	bl	ff0f6d40 <strspn@plt+0xff0de338>
   38dc0:	stmdale	r9, {r0, r1, r4, r5, fp, sp}
   38dc4:	blmi	30b600 <strspn@plt+0x2f2bf8>
   38dc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38dcc:	blls	112e3c <strspn@plt+0xfa434>
   38dd0:	qaddle	r4, sl, fp
   38dd4:	ldcllt	0, cr11, [r0, #-16]!
   38dd8:	strmi	r4, [r2], -r9, lsl #18
   38ddc:	teqcs	r4, #589824	; 0x90000
   38de0:	strls	r4, [r0, #-1145]	; 0xfffffb87
   38de4:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   38de8:	ldc2l	7, cr15, [sl], #-936	; 0xfffffc58
   38dec:	bl	ff876d70 <strspn@plt+0xff85e368>
   38df0:	andeq	r9, r8, sl, asr #29
   38df4:	andeq	r0, r0, r8, asr #4
   38df8:	andeq	fp, sl, r8, lsl fp
   38dfc:	muleq	r8, r8, lr
   38e00:	andeq	pc, r2, r0, asr #18
   38e04:	andeq	sl, r1, lr, lsr #32
   38e08:	addlt	fp, r3, r0, lsl #10
   38e0c:	movwls	r2, #4864	; 0x1300
   38e10:	movwcs	lr, #2512	; 0x9d0
   38e14:	movwls	r4, #2052	; 0x804
   38e18:			; <UNDEFINED> instruction: 0x17d34478
   38e1c:	blx	ff074e5c <strspn@plt+0xff05c454>
   38e20:			; <UNDEFINED> instruction: 0xf85db003
   38e24:	svclt	0x0000fb04
   38e28:	andeq	pc, r2, r8, lsl #18
   38e2c:	strlt	r2, [r0, #-2311]	; 0xfffff6f9
   38e30:	stmdble	sp, {r0, r1, r7, ip, sp, pc}
   38e34:	tstcs	r0, r2, lsl #16
   38e38:	stmdami	r9, {r0, r1, r6, fp, sp, lr}
   38e3c:	smlabtcc	r0, sp, r9, lr
   38e40:			; <UNDEFINED> instruction: 0x17d34478
   38e44:	blx	feb74e84 <strspn@plt+0xfeb5c47c>
   38e48:	andlt	r2, r3, r1
   38e4c:	blx	176fca <strspn@plt+0x15e5c2>
   38e50:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   38e54:	blx	ff2f4e94 <strspn@plt+0xff2dc48c>
   38e58:	andlt	r2, r3, r0
   38e5c:	blx	176fda <strspn@plt+0x15e5d2>
   38e60:	andeq	pc, r2, r0, ror #17
   38e64:	andeq	r2, r2, sl, lsl r7
   38e68:	addlt	fp, r6, r0, lsl r5
   38e6c:			; <UNDEFINED> instruction: 0x460a4c15
   38e70:	tstls	r0, r8, lsl #2
   38e74:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
   38e78:	movwls	sl, #6915	; 0x1b03
   38e7c:	stmdapl	r1!, {r8, r9, sp}^
   38e80:	tstls	r5, r9, lsl #16
   38e84:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38e88:	ldc2	0, cr15, [sl], {20}
   38e8c:	ldmib	sp, {r5, r7, r8, fp, ip, sp, pc}^
   38e90:	strmi	r2, [r4], -r3, lsl #6
   38e94:	andcc	lr, r0, sp, asr #19
   38e98:	stmdami	ip, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   38e9c:			; <UNDEFINED> instruction: 0xf00e4478
   38ea0:	bmi	3378a4 <strspn@plt+0x31ee9c>
   38ea4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   38ea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38eac:	subsmi	r9, sl, r5, lsl #22
   38eb0:	strtmi	sp, [r0], -r5, lsl #2
   38eb4:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   38eb8:	ldrbtcc	pc, [pc], #79	; 38ec0 <strspn@plt+0x204b8>	; <UNPREDICTABLE>
   38ebc:			; <UNDEFINED> instruction: 0xf7dfe7f1
   38ec0:	svclt	0x0000eb78
   38ec4:	andeq	r9, r8, sl, ror #27
   38ec8:	andeq	r0, r0, r8, asr #4
   38ecc:	andeq	pc, r2, r4, lsl #17
   38ed0:			; <UNDEFINED> instruction: 0x00089dba
   38ed4:	addlt	fp, r9, r0, lsr r5
   38ed8:			; <UNDEFINED> instruction: 0x460a4c19
   38edc:	tstls	r0, r0, lsl r1
   38ee0:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
   38ee4:	strls	sl, [r1, #-3331]	; 0xfffff2fd
   38ee8:	stmdapl	r1!, {r8, r9, sp}^
   38eec:	tstls	r7, r9, lsl #16
   38ef0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   38ef4:	blx	ff974f4e <strspn@plt+0xff95c546>
   38ef8:	strmi	fp, [r4], -r8, ror #19
   38efc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   38f00:	blx	1d74f40 <strspn@plt+0x1d5c538>
   38f04:			; <UNDEFINED> instruction: 0xf7ff4628
   38f08:	ldmdami	r0, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   38f0c:			; <UNDEFINED> instruction: 0xf00e4478
   38f10:	stmdage	r5, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   38f14:			; <UNDEFINED> instruction: 0xff20f7ff
   38f18:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   38f1c:	blx	19f4f5c <strspn@plt+0x19dc554>
   38f20:	blmi	24b758 <strspn@plt+0x232d50>
   38f24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38f28:	blls	212f98 <strspn@plt+0x1fa590>
   38f2c:	qaddle	r4, sl, r5
   38f30:	andlt	r4, r9, r0, lsr #12
   38f34:			; <UNDEFINED> instruction: 0xf04fbd30
   38f38:	udf	#4943	; 0x134f
   38f3c:	bl	e76ec0 <strspn@plt+0xe5e4b8>
   38f40:	andeq	r9, r8, lr, ror sp
   38f44:	andeq	r0, r0, r8, asr #4
   38f48:	andeq	r9, r2, r6, ror #1
   38f4c:			; <UNDEFINED> instruction: 0x0004dbb8
   38f50:	ldrdeq	lr, [r2], -r2
   38f54:	andeq	r9, r8, ip, lsr sp
   38f58:	blmi	b0b808 <strspn@plt+0xaf2e00>
   38f5c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   38f60:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   38f64:	movwls	r6, #38939	; 0x981b
   38f68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38f6c:	eorsle	r2, sp, r0, lsl #18
   38f70:	strmi	r6, [ip], -r3, lsl #17
   38f74:	strle	r0, [r4, #-1882]	; 0xfffff8a6
   38f78:	ldrbeq	r6, [fp, -r3, lsl #16]
   38f7c:	stmiavs	r3, {r0, r1, r3, r4, r8, sl, ip, lr, pc}^
   38f80:	blmi	8e56b4 <strspn@plt+0x8cccac>
   38f84:	bmi	8c145c <strspn@plt+0x8a8a54>
   38f88:	stmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
   38f8c:	strcc	lr, [r0], #-2509	; 0xfffff633
   38f90:	blmi	88a180 <strspn@plt+0x871778>
   38f94:	ldrbtmi	r3, [r8], #-540	; 0xfffffde4
   38f98:			; <UNDEFINED> instruction: 0xf7ff447b
   38f9c:	bmi	838b80 <strspn@plt+0x820178>
   38fa0:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   38fa4:	ldmpl	r3, {r1, r2, r3, r4, fp, lr}^
   38fa8:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   38fac:	subsmi	r9, sl, r9, lsl #22
   38fb0:	andlt	sp, sl, r5, lsr #2
   38fb4:	blge	22857c <strspn@plt+0x20fb74>
   38fb8:	strtmi	r2, [r1], -r8, lsl #4
   38fbc:	blx	3f500c <strspn@plt+0x3dc604>
   38fc0:	bicsle	r2, lr, r0, lsl #16
   38fc4:	teqcs	r4, r7, lsl fp
   38fc8:			; <UNDEFINED> instruction: 0x4607e9dd
   38fcc:	andls	r4, r5, fp, ror r4
   38fd0:	andseq	pc, ip, #-1073741824	; 0xc0000000
   38fd4:	ldmdami	r4, {r8, r9, ip, pc}
   38fd8:	blmi	53ef74 <strspn@plt+0x52656c>
   38fdc:	strmi	lr, [r2, #-2509]	; 0xfffff633
   38fe0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   38fe4:			; <UNDEFINED> instruction: 0xf7ff9604
   38fe8:			; <UNDEFINED> instruction: 0xe7d8fed1
   38fec:	blmi	48b834 <strspn@plt+0x472e2c>
   38ff0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   38ff4:	muleq	r3, r2, r8
   38ff8:	tstvc	r9, r8, lsl r0
   38ffc:			; <UNDEFINED> instruction: 0xf7dfe7cf
   39000:	svclt	0x0000ead8
   39004:	andeq	r9, r8, r4, lsl #26
   39008:	andeq	r0, r0, r8, asr #4
   3900c:	andeq	r2, r2, ip, lsl #29
   39010:	muleq	r2, r0, r7
   39014:	andeq	fp, sl, r6, lsr r9
   39018:	andeq	pc, r2, r4, lsl #7
   3901c:			; <UNDEFINED> instruction: 0x00089cbe
   39020:	andeq	fp, sl, r4, lsr #18
   39024:	andeq	pc, r2, r4, asr r7	; <UNPREDICTABLE>
   39028:	andeq	fp, sl, ip, ror #17
   3902c:	muleq	r2, sl, r5
   39030:	andeq	pc, r2, r4, lsr #6
   39034:	ldrdeq	fp, [sl], -sl
   39038:	addlt	fp, r9, r0, lsr r5
   3903c:			; <UNDEFINED> instruction: 0x460a4c1f
   39040:	tstls	r0, r0, lsl r1
   39044:	ldrbtmi	r4, [ip], #-2334	; 0xfffff6e2
   39048:	movwls	sl, #6915	; 0x1b03
   3904c:	stmdapl	r1!, {r8, r9, sp}^
   39050:	tstls	r7, r9, lsl #16
   39054:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   39058:	blx	cf50b2 <strspn@plt+0xcdc6aa>
   3905c:	strmi	fp, [r4], -r8, asr #22
   39060:	ldcmi	8, cr4, [r9, #-96]	; 0xffffffa0
   39064:			; <UNDEFINED> instruction: 0xf00e4478
   39068:	ldmib	sp, {r0, r6, r7, r8, fp, ip, sp, lr, pc}^
   3906c:	ldrbtmi	r2, [sp], #-771	; 0xfffffcfd
   39070:	strtmi	r9, [r8], -r1, lsl #8
   39074:	ldrbne	r9, [r3, r0, lsl #6]
   39078:			; <UNDEFINED> instruction: 0xf992f00e
   3907c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   39080:			; <UNDEFINED> instruction: 0xf9b4f00e
   39084:	movwcs	lr, #23005	; 0x59dd
   39088:	stmib	sp, {r3, r5, r9, sl, lr}^
   3908c:	ldrbne	r3, [r3, r0, lsl #8]
   39090:			; <UNDEFINED> instruction: 0xf986f00e
   39094:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   39098:			; <UNDEFINED> instruction: 0xf9a8f00e
   3909c:	blmi	24b8d8 <strspn@plt+0x232ed0>
   390a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   390a4:	blls	213114 <strspn@plt+0x1fa70c>
   390a8:	qaddle	r4, sl, r5
   390ac:	andlt	r4, r9, r0, lsr #12
   390b0:			; <UNDEFINED> instruction: 0xf04fbd30
   390b4:	udf	#4943	; 0x134f
   390b8:	b	1ef703c <strspn@plt+0x1ede634>
   390bc:	andeq	r9, r8, sl, lsl ip
   390c0:	andeq	r0, r0, r8, asr #4
   390c4:	muleq	r2, ip, r4
   390c8:			; <UNDEFINED> instruction: 0x0002f6b2
   390cc:	muleq	r2, r2, r4
   390d0:	strdeq	r4, [r2], -r2
   390d4:	andeq	r9, r8, r0, asr #23
   390d8:	ldmdami	r7, {r0, r1, r9, sl, lr}
   390dc:	stmdbcs	pc, {r0, r1, r2, r4, r9, fp, lr}	; <UNPREDICTABLE>
   390e0:	ldrlt	r4, [r0, #-1144]!	; 0xfffffb88
   390e4:	stmpl	r2, {r0, r3, r7, ip, sp, pc}
   390e8:	andls	r6, r7, #1179648	; 0x120000
   390ec:	andeq	pc, r0, #79	; 0x4f
   390f0:	ldmdavs	r8, {r1, r3, r4, r8, fp, ip, lr, pc}
   390f4:	ldmvs	sl, {r1, sl, fp, sp, pc}
   390f8:	ldmvs	fp, {r0, r3, r4, r6, fp, sp, lr}^
   390fc:	ldmib	sp, {r0, r1, r2, r3, sl, lr, pc}^
   39100:	stmdami	pc, {r2, r8, sl, lr}	; <UNPREDICTABLE>
   39104:	movwcs	lr, #10717	; 0x29dd
   39108:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3910c:			; <UNDEFINED> instruction: 0xf00e4500
   39110:	andcs	pc, r1, r7, asr #18
   39114:	blmi	28b948 <strspn@plt+0x272f40>
   39118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3911c:	blls	21318c <strspn@plt+0x1fa784>
   39120:	qaddle	r4, sl, r7
   39124:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   39128:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3912c:			; <UNDEFINED> instruction: 0xf95ef00e
   39130:	strb	r2, [pc, r0]!
   39134:	b	f770b8 <strspn@plt+0xf5e6b0>
   39138:	andeq	r9, r8, r0, lsl #23
   3913c:	andeq	r0, r0, r8, asr #4
   39140:	andeq	pc, r2, r4, asr #12
   39144:	andeq	r9, r8, r8, asr #22
   39148:	andeq	r2, r2, r2, asr #8
   3914c:	ldrbmi	lr, [r0, sp, lsr #18]!
   39150:	stcmi	0, cr11, [fp], {184}	; 0xb8
   39154:	bicscs	r4, r0, sl, lsl #12
   39158:	stmibmi	sl, {r8, ip, pc}
   3915c:	blge	ca354 <strspn@plt+0xb194c>
   39160:	movwcs	r9, #769	; 0x301
   39164:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   39168:			; <UNDEFINED> instruction: 0xf04f9137
   3916c:			; <UNDEFINED> instruction: 0xf0140100
   39170:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   39174:	rscshi	pc, pc, r0, asr #32
   39178:	andls	pc, ip, #14614528	; 0xdf0000
   3917c:	bmi	fe10ab8c <strspn@plt+0xfe0f2184>
   39180:	stmibmi	r3, {r0, r3, r4, r5, r6, r7, sl, lr}
   39184:			; <UNDEFINED> instruction: 0xf8df447a
   39188:	ldrbtmi	r8, [r9], #-524	; 0xfffffdf4
   3918c:			; <UNDEFINED> instruction: 0xf00e4648
   39190:	bmi	fe0b75b4 <strspn@plt+0xfe09ebac>
   39194:	ldrbtmi	r4, [r8], #1619	; 0x653
   39198:			; <UNDEFINED> instruction: 0x4651447a
   3919c:	ldclmi	8, cr9, [pc, #-8]!	; 3919c <strspn@plt+0x20794>
   391a0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, fp, lr}^
   391a4:	ldrbtmi	r8, [sp], #-2560	; 0xfffff600
   391a8:			; <UNDEFINED> instruction: 0xf932f018
   391ac:			; <UNDEFINED> instruction: 0x6704e9dd
   391b0:	bmi	1f4a3a8 <strspn@plt+0x1f319a0>
   391b4:	strtmi	r4, [r0], -r9, lsr #12
   391b8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   391bc:			; <UNDEFINED> instruction: 0xf00e6700
   391c0:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
   391c4:	bmi	1e52de4 <strspn@plt+0x1e3a3dc>
   391c8:	strtmi	r4, [r0], -r9, lsr #12
   391cc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   391d0:			; <UNDEFINED> instruction: 0xf00e6700
   391d4:	ldmib	sp, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
   391d8:	bmi	1d52e00 <strspn@plt+0x1d3a3f8>
   391dc:	strtmi	r4, [r0], -r9, lsr #12
   391e0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   391e4:			; <UNDEFINED> instruction: 0xf00e6700
   391e8:	ldmib	sp, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   391ec:	bmi	1c52e1c <strspn@plt+0x1c3a414>
   391f0:	strtmi	r4, [r0], -r9, lsr #12
   391f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   391f8:			; <UNDEFINED> instruction: 0xf00e6700
   391fc:	bmi	1bb7548 <strspn@plt+0x1b9eb40>
   39200:	strbmi	r4, [r8], -r9, lsr #12
   39204:			; <UNDEFINED> instruction: 0xf00e447a
   39208:			; <UNDEFINED> instruction: 0xf108f8cb
   3920c:	andls	r0, r0, #12, 4	; 0xc0000000
   39210:	bmi	1a8ab64 <strspn@plt+0x1a7215c>
   39214:	stmdals	ip, {r0, r4, r6, r9, sl, lr}
   39218:			; <UNDEFINED> instruction: 0xf8cd447a
   3921c:			; <UNDEFINED> instruction: 0xf018a004
   39220:	ldmib	sp, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   39224:	bmi	1992e64 <strspn@plt+0x197a45c>
   39228:	strtmi	r4, [r0], -r9, lsr #12
   3922c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39230:			; <UNDEFINED> instruction: 0xf00e6700
   39234:	ldmib	sp, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}^
   39238:	bmi	1892e80 <strspn@plt+0x187a478>
   3923c:	strtmi	r4, [r0], -r9, lsr #12
   39240:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39244:			; <UNDEFINED> instruction: 0xf00e6700
   39248:	ldmib	sp, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}^
   3924c:	bmi	1792e9c <strspn@plt+0x177a494>
   39250:	strtmi	r4, [r0], -r9, lsr #12
   39254:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39258:			; <UNDEFINED> instruction: 0xf00e6700
   3925c:	ldmib	sp, {r0, r5, r7, fp, ip, sp, lr, pc}^
   39260:	bmi	1692eb8 <strspn@plt+0x167a4b0>
   39264:	ldmdbmi	r9, {r5, r9, sl, lr}^
   39268:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3926c:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   39270:			; <UNDEFINED> instruction: 0xf896f00e
   39274:			; <UNDEFINED> instruction: 0x6716e9dd
   39278:			; <UNDEFINED> instruction: 0x46294a55
   3927c:	ldrbtmi	r4, [sl], #-2133	; 0xfffff7ab
   39280:	strvs	lr, [r0, -sp, asr #19]
   39284:			; <UNDEFINED> instruction: 0xf00e4478
   39288:	ldmib	sp, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^
   3928c:	bmi	14d2ef4 <strspn@plt+0x14ba4ec>
   39290:	ldmdbmi	r2, {r5, r9, sl, lr}^
   39294:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39298:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   3929c:			; <UNDEFINED> instruction: 0xf880f00e
   392a0:			; <UNDEFINED> instruction: 0x671ae9dd
   392a4:	strtmi	r4, [r9], -lr, asr #20
   392a8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   392ac:	strvs	lr, [r0, -sp, asr #19]
   392b0:			; <UNDEFINED> instruction: 0xf876f00e
   392b4:			; <UNDEFINED> instruction: 0x671ce9dd
   392b8:	strtmi	r4, [r9], -sl, asr #20
   392bc:	stmib	sp, {r5, r9, sl, lr}^
   392c0:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   392c4:			; <UNDEFINED> instruction: 0xf86cf00e
   392c8:	bmi	1220b48 <strspn@plt+0x1208140>
   392cc:	strtmi	r4, [r0], -r9, lsr #12
   392d0:	ldrbtmi	r1, [sl], #-2039	; 0xfffff809
   392d4:	strvs	lr, [r0, -sp, asr #19]
   392d8:			; <UNDEFINED> instruction: 0xf862f00e
   392dc:			; <UNDEFINED> instruction: 0x6720e9dd
   392e0:	strtmi	r4, [r9], -r2, asr #20
   392e4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   392e8:	strvs	lr, [r0, -sp, asr #19]
   392ec:			; <UNDEFINED> instruction: 0xf858f00e
   392f0:			; <UNDEFINED> instruction: 0x6722e9dd
   392f4:			; <UNDEFINED> instruction: 0x46294a3e
   392f8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   392fc:	strvs	lr, [r0, -sp, asr #19]
   39300:			; <UNDEFINED> instruction: 0xf84ef00e
   39304:			; <UNDEFINED> instruction: 0x6724e9dd
   39308:			; <UNDEFINED> instruction: 0x46294a3a
   3930c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   39310:	strvs	lr, [r0, -sp, asr #19]
   39314:			; <UNDEFINED> instruction: 0xf844f00e
   39318:			; <UNDEFINED> instruction: 0x6726e9dd
   3931c:			; <UNDEFINED> instruction: 0x46294a36
   39320:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   39324:	strvs	lr, [r0, -sp, asr #19]
   39328:			; <UNDEFINED> instruction: 0xf83af00e
   3932c:			; <UNDEFINED> instruction: 0x6728e9dd
   39330:			; <UNDEFINED> instruction: 0x46294a32
   39334:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   39338:	strvs	lr, [r0, -sp, asr #19]
   3933c:			; <UNDEFINED> instruction: 0xf830f00e
   39340:	bmi	c1fff0 <strspn@plt+0xc075e8>
   39344:	strtmi	r4, [r9], -r0, lsr #12
   39348:	bfine	r4, ip, #12, #18
   3934c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39350:			; <UNDEFINED> instruction: 0xf00e4500
   39354:	stmdami	fp!, {r0, r2, r5, fp, ip, sp, lr, pc}
   39358:			; <UNDEFINED> instruction: 0xf00e4478
   3935c:	bmi	af7480 <strspn@plt+0xadea78>
   39360:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   39364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39368:	subsmi	r9, sl, r7, lsr fp
   3936c:	ldrbmi	sp, [r0], -r6, lsl #2
   39370:	pop	{r3, r4, r5, ip, sp, pc}
   39374:			; <UNDEFINED> instruction: 0xf04f87f0
   39378:	udf	#943	; 0x3af
   3937c:	ldmdb	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39380:	andeq	r9, r8, r4, lsl #22
   39384:	andeq	r0, r0, r8, asr #4
   39388:	strdeq	r9, [r1], -ip
   3938c:	andeq	pc, r2, r4, ror #11
   39390:	muleq	r2, lr, r9
   39394:	andeq	r4, r7, lr, ror ip
   39398:	ldrdeq	pc, [r2], -r8
   3939c:	andeq	sp, r4, lr, lsl r9
   393a0:	andeq	r9, r1, r4, lsr sl
   393a4:	andeq	fp, r1, r0, ror r7
   393a8:	andeq	pc, r2, ip, lsr #11
   393ac:	andeq	pc, r2, r0, lsr #11
   393b0:	muleq	r2, r8, r5
   393b4:	andeq	r5, r3, ip, asr #25
   393b8:	andeq	pc, r2, r0, lsl #11
   393bc:	andeq	pc, r2, r4, ror r5	; <UNPREDICTABLE>
   393c0:	andeq	pc, r2, ip, ror #10
   393c4:	andeq	pc, r2, r4, ror #10
   393c8:	andeq	pc, r2, ip, asr r5	; <UNPREDICTABLE>
   393cc:	andeq	pc, r2, lr, asr r5	; <UNPREDICTABLE>
   393d0:	andeq	pc, r2, sl, asr r5	; <UNPREDICTABLE>
   393d4:	andeq	r9, r1, r8, lsl #19
   393d8:	andeq	pc, r2, ip, asr #10
   393dc:	andeq	r0, r2, lr, lsl pc
   393e0:	andeq	pc, r2, lr, lsr r5	; <UNPREDICTABLE>
   393e4:	andeq	pc, r2, lr, lsr #10
   393e8:	andeq	pc, r2, r6, lsr #10
   393ec:	andeq	pc, r2, sl, lsl r5	; <UNPREDICTABLE>
   393f0:	andeq	pc, r2, lr, lsl #10
   393f4:	andeq	pc, r2, r2, lsl #10
   393f8:	strdeq	pc, [r2], -r6
   393fc:	andeq	pc, r2, sl, ror #9
   39400:	ldrdeq	pc, [r2], -ip
   39404:	andeq	r4, r2, r0, lsr sl
   39408:	strdeq	r9, [r8], -lr
   3940c:	svcmi	0x00f0e92d
   39410:	ldcmi	0, cr11, [r7], {165}	; 0xa5
   39414:	orrcs	r4, r0, sl, lsl #12
   39418:	ldmibmi	r6, {r8, ip, pc}
   3941c:	blge	10a614 <strspn@plt+0xf1c0c>
   39420:	movwcs	r9, #769	; 0x301
   39424:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   39428:			; <UNDEFINED> instruction: 0xf04f9123
   3942c:			; <UNDEFINED> instruction: 0xf0140100
   39430:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   39434:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   39438:	eorshi	pc, ip, #14614528	; 0xdf0000
   3943c:	bmi	fe40ac5c <strspn@plt+0xfe3f2254>
   39440:	stmibmi	pc, {r3, r4, r5, r6, r7, sl, lr}	; <UNPREDICTABLE>
   39444:	svcmi	0x008f447a
   39448:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   3944c:			; <UNDEFINED> instruction: 0xffa8f00d
   39450:	ldrbtmi	r4, [pc], #-2701	; 39458 <strspn@plt+0x20a50>
   39454:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   39458:	smladxls	r0, r1, r6, r4
   3945c:	stcmi	7, cr3, [fp, #48]	; 0x30
   39460:	stcmi	8, cr9, [fp], {3}
   39464:			; <UNDEFINED> instruction: 0x9601447d
   39468:			; <UNDEFINED> instruction: 0xffd2f017
   3946c:	ldrbtmi	r9, [ip], #-2820	; 0xfffff4fc
   39470:	strtmi	r4, [r9], -r8, lsl #21
   39474:	blvc	ff933db8 <strspn@plt+0xff91b3b0>
   39478:			; <UNDEFINED> instruction: 0x4620469a
   3947c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39480:			; <UNDEFINED> instruction: 0xf00dab00
   39484:	bls	1b92c0 <strspn@plt+0x1a08b8>
   39488:	strtmi	r4, [r0], -r9, lsr #12
   3948c:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   39490:	bmi	fe082098 <strspn@plt+0xfe069690>
   39494:			; <UNDEFINED> instruction: 0xf00d447a
   39498:	bls	1f92ac <strspn@plt+0x1e08a4>
   3949c:	strtmi	r4, [r0], -r9, lsr #12
   394a0:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   394a4:	bmi	1f820ac <strspn@plt+0x1f696a4>
   394a8:			; <UNDEFINED> instruction: 0xf00d447a
   394ac:	bls	239298 <strspn@plt+0x220890>
   394b0:	strtmi	r4, [r0], -r9, lsr #12
   394b4:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   394b8:	bmi	1e820c0 <strspn@plt+0x1e696b8>
   394bc:			; <UNDEFINED> instruction: 0xf00d447a
   394c0:	bmi	1e79284 <strspn@plt+0x1e6087c>
   394c4:	strtmi	r4, [r9], -r0, asr #12
   394c8:			; <UNDEFINED> instruction: 0xf00d447a
   394cc:	bmi	1df9278 <strspn@plt+0x1de0870>
   394d0:			; <UNDEFINED> instruction: 0x46314633
   394d4:	stmdals	r8, {r1, r3, r4, r5, r6, sl, lr}
   394d8:	strls	r9, [r0, -r1, lsl #12]
   394dc:			; <UNDEFINED> instruction: 0xff98f017
   394e0:	bmi	1ce010c <strspn@plt+0x1cc7704>
   394e4:	strtmi	r4, [r0], -r9, lsr #12
   394e8:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   394ec:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   394f0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   394f4:			; <UNDEFINED> instruction: 0xff54f00d
   394f8:	bmi	1ba0128 <strspn@plt+0x1b87720>
   394fc:	strtmi	r4, [r0], -r9, lsr #12
   39500:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   39504:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39508:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3950c:			; <UNDEFINED> instruction: 0xff48f00d
   39510:	bmi	1a60144 <strspn@plt+0x1a4773c>
   39514:	strtmi	r4, [r0], -r9, lsr #12
   39518:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3951c:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39520:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   39524:			; <UNDEFINED> instruction: 0xff3cf00d
   39528:	bmi	1920160 <strspn@plt+0x1907758>
   3952c:	stmdbmi	r3!, {r5, r9, sl, lr}^
   39530:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   39534:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39538:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3953c:			; <UNDEFINED> instruction: 0xf00d4479
   39540:	blls	3b9204 <strspn@plt+0x3a07fc>
   39544:			; <UNDEFINED> instruction: 0x46294a5e
   39548:	ldrbtmi	r4, [sl], #-2142	; 0xfffff7a2
   3954c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   39550:			; <UNDEFINED> instruction: 0xf00d9601
   39554:	blls	3f91f0 <strspn@plt+0x3e07e8>
   39558:			; <UNDEFINED> instruction: 0x46204a5b
   3955c:	b	140bad0 <strspn@plt+0x13f30c8>
   39560:	ldrmi	r7, [r8], r3, ror #19
   39564:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39568:	ldrbtmi	r8, [r9], #-2304	; 0xfffff700
   3956c:			; <UNDEFINED> instruction: 0xff18f00d
   39570:	bmi	16201b4 <strspn@plt+0x16077ac>
   39574:	strtmi	r4, [r0], -r9, lsr #12
   39578:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3957c:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39580:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   39584:			; <UNDEFINED> instruction: 0xff0cf00d
   39588:	bmi	14e01d0 <strspn@plt+0x14c77c8>
   3958c:	strtmi	r4, [r0], -r9, lsr #12
   39590:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   39594:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39598:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3959c:			; <UNDEFINED> instruction: 0xff00f00d
   395a0:	bmi	13a01ec <strspn@plt+0x13877e4>
   395a4:	strtmi	r4, [r0], -r9, lsr #12
   395a8:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   395ac:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   395b0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   395b4:	cdp2	0, 15, cr15, cr4, cr13, {0}
   395b8:	bmi	1260208 <strspn@plt+0x1247800>
   395bc:	strtmi	r4, [r0], -r9, lsr #12
   395c0:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   395c4:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   395c8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   395cc:	cdp2	0, 14, cr15, cr8, cr13, {0}
   395d0:	bmi	1120224 <strspn@plt+0x110781c>
   395d4:	strtmi	r4, [r0], -r9, lsr #12
   395d8:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   395dc:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   395e0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   395e4:	cdp2	0, 13, cr15, cr12, cr13, {0}
   395e8:	bmi	fe0240 <strspn@plt+0xfc7838>
   395ec:	strtmi	r4, [r0], -r9, lsr #12
   395f0:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   395f4:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   395f8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   395fc:	cdp2	0, 13, cr15, cr0, cr13, {0}
   39600:	bmi	ea025c <strspn@plt+0xe87854>
   39604:	strtmi	r4, [r0], -r9, lsr #12
   39608:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3960c:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39610:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   39614:	cdp2	0, 12, cr15, cr4, cr13, {0}
   39618:	bmi	d60278 <strspn@plt+0xd47870>
   3961c:	strtmi	r4, [r0], -r9, lsr #12
   39620:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   39624:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
   39628:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3962c:	cdp2	0, 11, cr15, cr8, cr13, {0}
   39630:	bmi	c20294 <strspn@plt+0xc0788c>
   39634:	strtmi	r4, [r9], -r0, lsr #12
   39638:	bfine	r4, ip, #12, #18
   3963c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   39640:			; <UNDEFINED> instruction: 0xf00d4500
   39644:	stmdami	fp!, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   39648:			; <UNDEFINED> instruction: 0xf00d4478
   3964c:	bmi	af9190 <strspn@plt+0xae0788>
   39650:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   39654:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39658:	subsmi	r9, sl, r3, lsr #22
   3965c:	ldrtmi	sp, [r0], -r6, lsl #2
   39660:	pop	{r0, r2, r5, ip, sp, pc}
   39664:			; <UNDEFINED> instruction: 0xf04f8ff0
   39668:	udf	#879	; 0x36f
   3966c:	svc	0x00a0f7de
   39670:	andeq	r9, r8, r4, asr #16
   39674:	andeq	r0, r0, r8, asr #4
   39678:	andeq	r9, r1, ip, lsr r8
   3967c:	andeq	pc, r2, r4, lsr #6
   39680:	ldrdeq	fp, [r2], -lr
   39684:	andeq	r4, r7, r2, asr #19
   39688:	andeq	pc, r2, sl, lsl r3	; <UNPREDICTABLE>
   3968c:	andeq	sp, r4, r0, ror #12
   39690:	andeq	r9, r1, r6, ror r7
   39694:	andeq	fp, r1, ip, lsr #9
   39698:	andeq	pc, r2, r4, ror #5
   3969c:	ldrdeq	pc, [r2], -r8
   396a0:	ldrdeq	pc, [r2], -r0
   396a4:	andeq	r5, r3, r8, lsl #20
   396a8:	andeq	pc, r2, r4, asr #5
   396ac:			; <UNDEFINED> instruction: 0x0002f2b2
   396b0:	andeq	pc, r2, r6, lsr #5
   396b4:	muleq	r2, sl, r2
   396b8:	andeq	pc, r2, lr, lsl #5
   396bc:	muleq	r2, r0, r2
   396c0:	andeq	pc, r2, lr, lsl #5
   396c4:			; <UNDEFINED> instruction: 0x000196be
   396c8:	andeq	pc, r2, ip, ror r2	; <UNPREDICTABLE>
   396cc:	andeq	r0, r2, lr, asr #24
   396d0:	andeq	pc, r2, sl, ror #4
   396d4:	andeq	pc, r2, sl, asr r2	; <UNPREDICTABLE>
   396d8:	andeq	pc, r2, sl, asr #4
   396dc:	andeq	pc, r2, sl, lsr r2	; <UNPREDICTABLE>
   396e0:	andeq	pc, r2, sl, lsr #4
   396e4:	andeq	pc, r2, sl, lsl r2	; <UNPREDICTABLE>
   396e8:	andeq	pc, r2, sl, lsl #4
   396ec:	strdeq	pc, [r2], -sl
   396f0:	andeq	pc, r2, ip, ror #3
   396f4:	andeq	r4, r2, r0, asr #14
   396f8:	andeq	r9, r8, lr, lsl #12
   396fc:			; <UNDEFINED> instruction: 0xf410b5f0
   39700:	mcrmi	2, 1, r4, cr11, cr0, {3}
   39704:	strmi	fp, [r4], -r5, lsl #1
   39708:	teqle	r2, lr, ror r4
   3970c:	ldrbtmi	r4, [pc], #-3881	; 39714 <strspn@plt+0x20d0c>
   39710:	ldmpl	r5!, {r0, r3, r5, r8, r9, fp, lr}^
   39714:			; <UNDEFINED> instruction: 0xf003682b
   39718:	blcs	ba32c <strspn@plt+0xa1924>
   3971c:	stmdami	r7!, {r0, r2, r6, ip, lr, pc}
   39720:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   39724:	cdp2	0, 3, cr15, cr12, cr13, {0}
   39728:			; <UNDEFINED> instruction: 0xf003682b
   3972c:	blcs	7a340 <strspn@plt+0x61938>
   39730:	blcs	ed7ac <strspn@plt+0xd4da4>
   39734:	blmi	8ed820 <strspn@plt+0x8d4e18>
   39738:	ldmdavc	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   3973c:	teqle	r1, r0, lsl #22
   39740:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
   39744:	strtle	r0, [sl], #-1315	; 0xfffffadd
   39748:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   3974c:	strtle	r0, [r3], #-1382	; 0xfffffa9a
   39750:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   39754:	ldrle	r0, [ip], #-1440	; 0xfffffa60
   39758:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   3975c:	ldrbtmi	pc, [lr], #-1060	; 0xfffffbdc	; <UNPREDICTABLE>
   39760:	streq	lr, [r1], #-2509	; 0xfffff633
   39764:	tstls	r0, fp, lsl r8
   39768:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   3976c:	andlt	r4, r5, r8, lsr #15
   39770:	ldmdami	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   39774:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39778:	mcr2	0, 6, pc, cr12, cr6, {0}	; <UNPREDICTABLE>
   3977c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   39780:	ldmdami	r6, {r1, r2, r6, r7, r8, ip, lr, pc}
   39784:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   39788:	pop	{r0, r2, ip, sp, pc}
   3978c:			; <UNDEFINED> instruction: 0xf00d40f0
   39790:	ldmdami	r3, {r0, r1, r2, r9, sl, fp, ip, sp, pc}
   39794:			; <UNDEFINED> instruction: 0xe7e14478
   39798:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   3979c:	blmi	4f370c <strspn@plt+0x4dad04>
   397a0:			; <UNDEFINED> instruction: 0xe7d3447b
   397a4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   397a8:	blmi	4b36e0 <strspn@plt+0x49acd8>
   397ac:			; <UNDEFINED> instruction: 0xe7c458f5
   397b0:	andeq	r9, r8, r8, asr r5
   397b4:	andeq	r9, r3, lr, lsr r7
   397b8:	andeq	r0, r0, ip, ror #4
   397bc:	andeq	pc, r2, r2, asr #5
   397c0:	andeq	r0, r0, r8, ror #4
   397c4:	andeq	r9, r3, sl, lsl #14
   397c8:	andeq	r9, r3, r2, lsl #14
   397cc:	strdeq	r9, [r3], -sl
   397d0:	strdeq	r9, [r3], -r2
   397d4:	andeq	pc, r2, sl, ror #4
   397d8:	andeq	r4, r7, r6, lsl #17
   397dc:	andeq	pc, r2, lr, asr r2	; <UNPREDICTABLE>
   397e0:	andeq	pc, r2, r4, lsr r2	; <UNPREDICTABLE>
   397e4:	andeq	pc, r2, r2, lsr #4
   397e8:	andeq	pc, r2, r0, lsl r2	; <UNPREDICTABLE>
   397ec:	andeq	r1, r2, r2, lsr #14
   397f0:			; <UNDEFINED> instruction: 0x000002b0
   397f4:	stmdami	r2, {r0, r9, sl, lr}
   397f8:			; <UNDEFINED> instruction: 0xf00d4478
   397fc:	svclt	0x0000bdd1
   39800:	strdeq	pc, [r2], -r4
   39804:	stmdami	r2, {r0, r9, sl, lr}
   39808:			; <UNDEFINED> instruction: 0xf00d4478
   3980c:	svclt	0x0000bdc9
   39810:	andeq	pc, r2, ip, ror #3
   39814:			; <UNDEFINED> instruction: 0x460ab570
   39818:	addslt	r4, r6, lr, asr ip
   3981c:	movtcs	r4, #35166	; 0x895e
   39820:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
   39824:	strcc	lr, [r0, #-2509]	; 0xfffff633
   39828:	stmdapl	r1!, {r8, r9, sp}^
   3982c:	stmdavs	r9, {r2, r9, sl, lr}
   39830:			; <UNDEFINED> instruction: 0xf04f9115
   39834:			; <UNDEFINED> instruction: 0xf0130100
   39838:	cmplt	r0, r3, asr #30	; <UNPREDICTABLE>
   3983c:	blmi	15cc1a0 <strspn@plt+0x15b3798>
   39840:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39844:	blls	5938b4 <strspn@plt+0x57aeac>
   39848:			; <UNDEFINED> instruction: 0xf040405a
   3984c:	andslt	r8, r6, r0, lsr #1
   39850:	ldmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   39854:			; <UNDEFINED> instruction: 0xf00d4478
   39858:	strtmi	pc, [r8], -r9, asr #27
   3985c:	blx	ff577860 <strspn@plt+0xff55ee58>
   39860:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   39864:	stc2l	0, cr15, [r2, #52]	; 0x34
   39868:			; <UNDEFINED> instruction: 0xf7ffa805
   3986c:	stmiavs	r4!, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   39870:	streq	pc, [r2], #-20	; 0xffffffec
   39874:	stmdami	ip, {r3, ip, lr, pc}^
   39878:			; <UNDEFINED> instruction: 0xf00d4478
   3987c:	stmdami	fp, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   39880:			; <UNDEFINED> instruction: 0xf00d4478
   39884:			; <UNDEFINED> instruction: 0xe7d9fdb3
   39888:	stclmi	14, cr4, [sl, #-292]	; 0xfffffedc
   3988c:	ldrbtmi	r9, [lr], #-2823	; 0xfffff4f9
   39890:	bmi	128aa8c <strspn@plt+0x1272084>
   39894:	strls	r4, [r1], #-1585	; 0xfffff9cf
   39898:	movwls	r4, #1576	; 0x628
   3989c:			; <UNDEFINED> instruction: 0xf00d447a
   398a0:	blls	278ea4 <strspn@plt+0x26049c>
   398a4:	ldrtmi	r4, [r1], -r5, asr #20
   398a8:	strls	r4, [r1], #-1576	; 0xfffff9d8
   398ac:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   398b0:	ldc2l	0, cr15, [r6, #-52]!	; 0xffffffcc
   398b4:	bmi	10e04e0 <strspn@plt+0x10c7ad8>
   398b8:			; <UNDEFINED> instruction: 0x46284631
   398bc:	movwls	r9, #1025	; 0x401
   398c0:			; <UNDEFINED> instruction: 0xf00d447a
   398c4:	blls	2f8e80 <strspn@plt+0x2e0478>
   398c8:			; <UNDEFINED> instruction: 0x46314a3e
   398cc:	strls	r4, [r1], #-1576	; 0xfffff9d8
   398d0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   398d4:	stc2l	0, cr15, [r4, #-52]!	; 0xffffffcc
   398d8:	bmi	f2050c <strspn@plt+0xf07b04>
   398dc:			; <UNDEFINED> instruction: 0x46284631
   398e0:	movwls	r9, #1025	; 0x401
   398e4:			; <UNDEFINED> instruction: 0xf00d447a
   398e8:	blls	378e5c <strspn@plt+0x360454>
   398ec:			; <UNDEFINED> instruction: 0x46314a37
   398f0:	strls	r4, [r1], #-1576	; 0xfffff9d8
   398f4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   398f8:	ldc2l	0, cr15, [r2, #-52]	; 0xffffffcc
   398fc:	bmi	d60538 <strspn@plt+0xd47b30>
   39900:			; <UNDEFINED> instruction: 0x46284631
   39904:	movwls	r9, #1025	; 0x401
   39908:			; <UNDEFINED> instruction: 0xf00d447a
   3990c:	blls	3f8e38 <strspn@plt+0x3e0430>
   39910:			; <UNDEFINED> instruction: 0x46314a30
   39914:	strls	r4, [r1], #-1576	; 0xfffff9d8
   39918:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3991c:	stc2l	0, cr15, [r0, #-52]	; 0xffffffcc
   39920:	bmi	ba0564 <strspn@plt+0xb87b5c>
   39924:			; <UNDEFINED> instruction: 0x46284631
   39928:	movwls	r9, #1025	; 0x401
   3992c:			; <UNDEFINED> instruction: 0xf00d447a
   39930:	blls	478e14 <strspn@plt+0x46040c>
   39934:	ldrtmi	r4, [r1], -r9, lsr #20
   39938:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3993c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   39940:	stc2	0, cr15, [lr, #-52]!	; 0xffffffcc
   39944:	bmi	9e0590 <strspn@plt+0x9c7b88>
   39948:			; <UNDEFINED> instruction: 0x46284631
   3994c:	movwls	r9, #1025	; 0x401
   39950:			; <UNDEFINED> instruction: 0xf00d447a
   39954:	blls	4f8df0 <strspn@plt+0x4e03e8>
   39958:	ldrtmi	r4, [r1], -r2, lsr #20
   3995c:	strls	r4, [r1], #-1576	; 0xfffff9d8
   39960:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   39964:	ldc2	0, cr15, [ip, #-52]	; 0xffffffcc
   39968:	bmi	8205bc <strspn@plt+0x807bb4>
   3996c:			; <UNDEFINED> instruction: 0x46284631
   39970:	movwls	r9, #1025	; 0x401
   39974:			; <UNDEFINED> instruction: 0xf00d447a
   39978:	blls	578dcc <strspn@plt+0x5603c4>
   3997c:			; <UNDEFINED> instruction: 0x46314a1b
   39980:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   39984:	strcc	lr, [r0], #-2509	; 0xfffff633
   39988:	stc2	0, cr15, [sl, #-52]	; 0xffffffcc
   3998c:			; <UNDEFINED> instruction: 0xf7dee777
   39990:	svclt	0x0000ee10
   39994:	andeq	r9, r8, r0, asr #8
   39998:	andeq	r0, r0, r8, asr #4
   3999c:	andeq	r9, r8, r0, lsr #8
   399a0:	andeq	pc, r2, r4, ror #3
   399a4:	andeq	pc, r2, r2, ror #3
   399a8:	andeq	fp, r1, ip, lsl r1
   399ac:	andeq	r4, r2, r8, lsl #10
   399b0:	andeq	sp, r4, r6, lsr r2
   399b4:	andeq	r9, r1, ip, ror r3
   399b8:			; <UNDEFINED> instruction: 0x0002f1b4
   399bc:	andeq	pc, r2, lr, lsr #3
   399c0:	andeq	pc, r2, r8, lsr #3
   399c4:	andeq	pc, r2, r2, lsr #3
   399c8:	muleq	r2, ip, r1
   399cc:	muleq	r2, r6, r1
   399d0:	muleq	r2, r0, r1
   399d4:	andeq	pc, r2, sl, lsl #3
   399d8:	andeq	pc, r2, r4, lsl #3
   399dc:	andeq	pc, r2, lr, ror r1	; <UNPREDICTABLE>
   399e0:	andeq	pc, r2, r8, ror r1	; <UNPREDICTABLE>
   399e4:	andeq	pc, r2, r2, ror r1	; <UNPREDICTABLE>
   399e8:	andeq	pc, r2, ip, ror #2
   399ec:	andeq	pc, r2, sl, ror #2
   399f0:	addlt	fp, r3, r0, lsl #10
   399f4:	strmi	r9, [sl], -r0, lsl #4
   399f8:	movwcs	r9, #769	; 0x301
   399fc:	mcr2	0, 1, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   39a00:			; <UNDEFINED> instruction: 0xf85db003
   39a04:	svclt	0x0000fb04
   39a08:			; <UNDEFINED> instruction: 0x4604b510
   39a0c:	stmdavs	r1!, {r0, r1, r2, fp, lr}
   39a10:			; <UNDEFINED> instruction: 0xf00d4478
   39a14:	stmdavs	r0!, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   39a18:			; <UNDEFINED> instruction: 0xf0122100
   39a1c:	stmdami	r4, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   39a20:			; <UNDEFINED> instruction: 0x4010e8bd
   39a24:			; <UNDEFINED> instruction: 0xf00d4478
   39a28:	svclt	0x0000bce1
   39a2c:	andeq	pc, r2, r8, ror #1
   39a30:	andeq	r4, r2, r4, ror #6
   39a34:	blcs	53a48 <strspn@plt+0x3b040>
   39a38:	adchi	pc, r3, r0
   39a3c:			; <UNDEFINED> instruction: 0x4604b570
   39a40:			; <UNDEFINED> instruction: 0xb08248be
   39a44:			; <UNDEFINED> instruction: 0xf00d4478
   39a48:	stmdavs	r0!, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   39a4c:	ldc2l	0, cr15, [r8], #-32	; 0xffffffe0
   39a50:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
   39a54:	stc2l	0, cr15, [sl], {13}
   39a58:	ldmmi	sl!, {r1, r2, r5, r7, fp, sp, lr}
   39a5c:	stmdavs	r5!, {r8, r9, sp}
   39a60:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   39a64:	ldc2l	0, cr15, [r6, #-88]	; 0xffffffa8
   39a68:	mvnslt	r4, r2, lsl #12
   39a6c:	ldrtmi	r2, [r0], -r0, lsl #6
   39a70:			; <UNDEFINED> instruction: 0xf0174619
   39a74:	stmdavs	r3!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   39a78:	cmnle	r1, r0, lsl #22
   39a7c:	blcs	53d10 <strspn@plt+0x3b308>
   39a80:	stmdavs	r2!, {r2, r4, r6, r8, sl, fp, ip, lr, pc}
   39a84:	bcs	70829c <strspn@plt+0x6ef894>
   39a88:	ldm	pc, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   39a8c:	cdpvc	0, 8, cr15, cr14, cr2, {0}
   39a90:	mcrvc	14, 4, r8, cr14, cr14, {3}
   39a94:	mrcvc	14, 3, r8, cr14, cr14, {3}
   39a98:	ldrbtle	r7, [lr], #-3710	; 0xfffff182
   39a9c:	mrcvc	14, 3, r7, cr14, cr14, {3}
   39aa0:	mrcvc	14, 3, r7, cr14, cr14, {3}
   39aa4:	blgt	1fd94a4 <strspn@plt+0x1fc0a9c>
   39aa8:	svcne	0x002b977e
   39aac:	ldmle	sp, {r0, r1, r3, r4, r8, r9, fp, sp}^
   39ab0:			; <UNDEFINED> instruction: 0xf851a102
   39ab4:	ldrmi	r3, [r9], #-35	; 0xffffffdd
   39ab8:	svclt	0x00004708
   39abc:	andeq	r0, r0, r1, asr r2
   39ac0:	andeq	r0, r0, pc, lsr r2
   39ac4:			; <UNDEFINED> instruction: 0xffffffb1
   39ac8:	andeq	r0, r0, sp, lsr #4
   39acc:	andeq	r0, r0, fp, lsl r2
   39ad0:			; <UNDEFINED> instruction: 0xffffffb1
   39ad4:			; <UNDEFINED> instruction: 0xffffffb1
   39ad8:	andeq	r0, r0, r9, lsl #4
   39adc:			; <UNDEFINED> instruction: 0xffffffb1
   39ae0:			; <UNDEFINED> instruction: 0xffffffb1
   39ae4:			; <UNDEFINED> instruction: 0xffffffb1
   39ae8:			; <UNDEFINED> instruction: 0xffffffb1
   39aec:			; <UNDEFINED> instruction: 0xffffffb1
   39af0:	strdeq	r0, [r0], -r7
   39af4:			; <UNDEFINED> instruction: 0xffffffb1
   39af8:			; <UNDEFINED> instruction: 0xffffffb1
   39afc:			; <UNDEFINED> instruction: 0xffffffb1
   39b00:			; <UNDEFINED> instruction: 0xffffffb1
   39b04:			; <UNDEFINED> instruction: 0xffffffb1
   39b08:			; <UNDEFINED> instruction: 0xffffffb1
   39b0c:			; <UNDEFINED> instruction: 0xffffffb1
   39b10:			; <UNDEFINED> instruction: 0xffffffb1
   39b14:			; <UNDEFINED> instruction: 0xffffffb1
   39b18:	andeq	r0, r0, r5, ror #3
   39b1c:			; <UNDEFINED> instruction: 0xffffffb1
   39b20:	ldrdeq	r0, [r0], -r3
   39b24:			; <UNDEFINED> instruction: 0xffffffb1
   39b28:	andeq	r0, r0, r1, asr #3
   39b2c:	ldmib	r4, {r3, r4, r7, sl, fp, ip}^
   39b30:			; <UNDEFINED> instruction: 0xf0001203
   39b34:	blcs	59da4 <strspn@plt+0x4139c>
   39b38:	movwcc	sp, #24626	; 0x6032
   39b3c:	stmmi	r2, {r4, r5, ip, lr, pc}
   39b40:			; <UNDEFINED> instruction: 0xf00d4478
   39b44:	stmdbvs	r3!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}^
   39b48:			; <UNDEFINED> instruction: 0xf104b11b
   39b4c:			; <UNDEFINED> instruction: 0xf7ff0014
   39b50:	ldmdami	lr!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   39b54:	andlt	r4, r2, r8, ror r4
   39b58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   39b5c:	mcrrlt	0, 0, pc, r6, cr13	; <UNPREDICTABLE>
   39b60:	ldmdbmi	ip!, {r0, r1, r3, r4, r5, r6, r9, fp, lr}^
   39b64:	ldrbtmi	r4, [sl], #-2172	; 0xfffff784
   39b68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   39b6c:	ldc2	0, cr15, [r8], {13}
   39b70:	stmdavs	r0!, {r9, sp}^
   39b74:			; <UNDEFINED> instruction: 0xf00e4611
   39b78:	stmiavs	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   39b7c:	vstmiale	r0, {d2-d1}
   39b80:	ldmdami	r6!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   39b84:			; <UNDEFINED> instruction: 0xf00d4478
   39b88:	stmiavs	r1!, {r0, r4, r5, sl, fp, ip, sp, pc}^
   39b8c:	stmdbvs	r3!, {r0, r4, r8, fp, ip, sp, pc}
   39b90:	sbcsle	r2, r8, r0, lsl #22
   39b94:	stmdbvs	r2!, {r1, r4, r5, r6, fp, lr}
   39b98:			; <UNDEFINED> instruction: 0xf00d4478
   39b9c:	ldrb	pc, [r2, r1, lsl #24]	; <UNPREDICTABLE>
   39ba0:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
   39ba4:	blx	fff75be2 <strspn@plt+0xfff5d1da>
   39ba8:	stmdami	pc!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   39bac:			; <UNDEFINED> instruction: 0xf00d4478
   39bb0:	stmiavs	r0!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   39bb4:			; <UNDEFINED> instruction: 0xf0122100
   39bb8:	strb	pc, [sl, pc, ror #27]	; <UNPREDICTABLE>
   39bbc:			; <UNDEFINED> instruction: 0xf00f6920
   39bc0:			; <UNDEFINED> instruction: 0xf00ffddf
   39bc4:			; <UNDEFINED> instruction: 0x4605fdf3
   39bc8:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   39bcc:	stc2	0, cr15, [lr], {13}
   39bd0:	smlattcs	r0, r0, r8, r6
   39bd4:	stc2l	0, cr15, [r0, #72]!	; 0x48
   39bd8:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   39bdc:	stc2	0, cr15, [r6], {13}
   39be0:			; <UNDEFINED> instruction: 0xf0002d00
   39be4:	stmdbvs	r6!, {r0, r2, r5, r7, pc}
   39be8:			; <UNDEFINED> instruction: 0xf00f4630
   39bec:	addmi	pc, r6, #12864	; 0x3240
   39bf0:	addshi	pc, r5, r0
   39bf4:	ldrbtmi	r4, [r9], #-2399	; 0xfffff6a1
   39bf8:			; <UNDEFINED> instruction: 0x462a485f
   39bfc:			; <UNDEFINED> instruction: 0xf00d4478
   39c00:	ldmdami	lr, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   39c04:			; <UNDEFINED> instruction: 0xf00d4478
   39c08:	bmi	17b8bd4 <strspn@plt+0x17a01cc>
   39c0c:	stmdbvs	r0!, {r8, r9, sp}^
   39c10:			; <UNDEFINED> instruction: 0x4619447a
   39c14:	stmib	sp, {r3, r4, r5, r6, r9, ip, sp}^
   39c18:	bmi	16c2820 <strspn@plt+0x16a9e18>
   39c1c:			; <UNDEFINED> instruction: 0xf016447a
   39c20:	ldr	pc, [r6, r5, ror #26]
   39c24:	blcs	c8830 <strspn@plt+0xafe28>
   39c28:	ldmdami	r7, {r0, r1, r4, r7, fp, ip, lr, pc}^
   39c2c:	ldrbtmi	r6, [r8], #-2273	; 0xfffff71f
   39c30:	blx	fedf5c6e <strspn@plt+0xfeddd266>
   39c34:	ldmdami	r5, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   39c38:	andne	lr, r3, #212, 18	; 0x350000
   39c3c:			; <UNDEFINED> instruction: 0xf00d4478
   39c40:	ldmdami	r3, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   39c44:			; <UNDEFINED> instruction: 0xf00d4478
   39c48:	stmiavs	r3!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   39c4c:	rsble	r2, r9, r1, lsl #22
   39c50:			; <UNDEFINED> instruction: 0xf0086960
   39c54:	stmibvs	r1!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   39c58:	stmdami	lr, {r8, r9, sp}^
   39c5c:	ldrbtmi	r6, [r8], #-2466	; 0xfffff65e
   39c60:	movwne	lr, #2509	; 0x9cd
   39c64:	blx	fe775ca2 <strspn@plt+0xfe75d29a>
   39c68:	stmdami	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   39c6c:			; <UNDEFINED> instruction: 0xf00d4478
   39c70:			; <UNDEFINED> instruction: 0xf104fb97
   39c74:			; <UNDEFINED> instruction: 0xf7ff0014
   39c78:	strb	pc, [sl, -r7, asr #29]!	; <UNPREDICTABLE>
   39c7c:	ldrtmi	r4, [r2], -r7, asr #16
   39c80:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39c84:			; <UNDEFINED> instruction: 0xf016306c
   39c88:	strmi	pc, [r2], -r5, asr #24
   39c8c:	stmdami	r4, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
   39c90:	movwcs	r4, #1586	; 0x632
   39c94:	eorcc	r4, r4, r8, ror r4
   39c98:	ldc2	0, cr15, [ip], #-88	; 0xffffffa8
   39c9c:	strbt	r4, [r5], r2, lsl #12
   39ca0:	ldrtmi	r4, [r2], -r0, asr #16
   39ca4:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39ca8:			; <UNDEFINED> instruction: 0xf0163030
   39cac:			; <UNDEFINED> instruction: 0x4602fc33
   39cb0:	ldmdami	sp!, {r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   39cb4:	movwcs	r4, #1586	; 0x632
   39cb8:	andscc	r4, r8, r8, ror r4
   39cbc:	stc2	0, cr15, [sl], #-88	; 0xffffffa8
   39cc0:	ldrb	r4, [r3], r2, lsl #12
   39cc4:			; <UNDEFINED> instruction: 0x46324839
   39cc8:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39ccc:			; <UNDEFINED> instruction: 0xf0163054
   39cd0:	strmi	pc, [r2], -r1, lsr #24
   39cd4:	ldmdami	r6!, {r1, r3, r6, r7, r9, sl, sp, lr, pc}
   39cd8:	movwcs	r4, #1586	; 0x632
   39cdc:	subcc	r4, r8, r8, ror r4
   39ce0:	ldc2	0, cr15, [r8], {22}
   39ce4:	strb	r4, [r1], r2, lsl #12
   39ce8:			; <UNDEFINED> instruction: 0x46324832
   39cec:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39cf0:			; <UNDEFINED> instruction: 0xf0163060
   39cf4:	strmi	pc, [r2], -pc, lsl #24
   39cf8:	stmdami	pc!, {r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   39cfc:	movwcs	r4, #1586	; 0x632
   39d00:	andcc	r4, ip, r8, ror r4
   39d04:	stc2	0, cr15, [r6], {22}
   39d08:	strt	r4, [pc], r2, lsl #12
   39d0c:	ldrtmi	r4, [r2], -fp, lsr #16
   39d10:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   39d14:			; <UNDEFINED> instruction: 0xf016303c
   39d18:			; <UNDEFINED> instruction: 0x4602fbfd
   39d1c:	stmdbmi	r8!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
   39d20:			; <UNDEFINED> instruction: 0xe7694479
   39d24:	stmdbvs	r1!, {r0, r1, r2, r5, fp, lr}^
   39d28:			; <UNDEFINED> instruction: 0xf00d4478
   39d2c:			; <UNDEFINED> instruction: 0xe792fb39
   39d30:	stmdbvs	r1!, {r0, r2, r5, fp, lr}
   39d34:			; <UNDEFINED> instruction: 0xf00d4478
   39d38:			; <UNDEFINED> instruction: 0xe762fb33
   39d3c:	andeq	pc, r2, r8, ror #1
   39d40:	andeq	pc, r2, r6, ror #1
   39d44:	andeq	r4, r7, sl, lsl r6
   39d48:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   39d4c:	andeq	r4, r2, r4, lsr r2
   39d50:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   39d54:	andeq	ip, r4, ip, asr pc
   39d58:	andeq	r9, r1, r2, lsl r1
   39d5c:	andeq	lr, r2, r4, lsr #31
   39d60:			; <UNDEFINED> instruction: 0x0002efb8
   39d64:	andeq	lr, r2, lr, lsr #31
   39d68:	andeq	pc, r2, ip
   39d6c:	andeq	pc, r2, sl
   39d70:	andeq	pc, r2, sl
   39d74:	andeq	lr, r2, lr, lsl pc
   39d78:			; <UNDEFINED> instruction: 0x000394b0
   39d7c:	strdeq	lr, [r2], -r0
   39d80:	andeq	r4, r7, ip, ror #8
   39d84:	andeq	lr, r2, r4, ror #31
   39d88:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   39d8c:	andeq	lr, r2, r4, lsl pc
   39d90:	andeq	lr, r2, r4, asr #30
   39d94:	andeq	lr, r2, sl, lsr pc
   39d98:	strdeq	lr, [r2], -ip
   39d9c:	strdeq	r4, [r7], -sl
   39da0:	andeq	r4, r7, r8, ror #7
   39da4:	ldrdeq	r4, [r7], -r6
   39da8:	andeq	r4, r7, r4, asr #7
   39dac:			; <UNDEFINED> instruction: 0x000743b2
   39db0:	andeq	r4, r7, r0, lsr #7
   39db4:	andeq	r4, r7, lr, lsl #7
   39db8:	andeq	r4, r7, ip, ror r3
   39dbc:	andeq	r4, r7, sl, ror #6
   39dc0:	andeq	lr, r2, r0, lsl #28
   39dc4:			; <UNDEFINED> instruction: 0x00021cb4
   39dc8:	andeq	r9, r3, ip, asr r7
   39dcc:	strlt	r4, [r8, #-1544]	; 0xfffff9f8
   39dd0:	mrc2	7, 1, pc, cr0, cr15, {7}
   39dd4:	stclt	0, cr2, [r8, #-4]
   39dd8:	adclt	fp, r4, r0, lsl r5
   39ddc:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   39de0:	orrcs	r4, r0, sl, lsl #12
   39de4:	ldmdbmi	r0, {r8, ip, pc}
   39de8:	cfstrsge	mvf4, [r3], {252}	; 0xfc
   39dec:	movwcs	r9, #1025	; 0x401
   39df0:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   39df4:			; <UNDEFINED> instruction: 0x91236809
   39df8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   39dfc:	stc2l	0, cr15, [r0], #-76	; 0xffffffb4
   39e00:	bmi	2e6328 <strspn@plt+0x2cd920>
   39e04:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   39e08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39e0c:	subsmi	r9, sl, r3, lsr #22
   39e10:	eorlt	sp, r4, r5, lsl #2
   39e14:			; <UNDEFINED> instruction: 0x4620bd10
   39e18:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   39e1c:			; <UNDEFINED> instruction: 0xf7dee7f1
   39e20:	svclt	0x0000ebc8
   39e24:	andeq	r8, r8, r8, ror lr
   39e28:	andeq	r0, r0, r8, asr #4
   39e2c:	andeq	r8, r8, sl, asr lr
   39e30:	adclt	fp, fp, r0, lsr r5
   39e34:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   39e38:			; <UNDEFINED> instruction: 0xf8df2400
   39e3c:	ldrbtmi	ip, [lr], #80	; 0x50
   39e40:	blmi	54d294 <strspn@plt+0x53488c>
   39e44:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   39e48:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   39e4c:	ldrdgt	pc, [r0], -ip
   39e50:	adcgt	pc, r4, sp, asr #17
   39e54:	stceq	0, cr15, [r0], {79}	; 0x4f
   39e58:	movwls	r9, #5378	; 0x1502
   39e5c:	blge	283464 <strspn@plt+0x26aa5c>
   39e60:	stmib	sp, {r1, r2, sl, ip, pc}^
   39e64:	strls	r4, [r3], #-1028	; 0xfffffbfc
   39e68:			; <UNDEFINED> instruction: 0xf0139500
   39e6c:	bmi	2f9870 <strspn@plt+0x2e0e68>
   39e70:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   39e74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39e78:	subsmi	r9, sl, r9, lsr #22
   39e7c:	eorlt	sp, fp, r1, lsl #2
   39e80:			; <UNDEFINED> instruction: 0xf7debd30
   39e84:	svclt	0x0000eb96
   39e88:	andeq	r8, r8, r2, lsr #28
   39e8c:	andeq	r0, r0, r8, asr #4
   39e90:			; <UNDEFINED> instruction: 0xffffff81
   39e94:			; <UNDEFINED> instruction: 0xfffffba3
   39e98:	andeq	r8, r8, lr, ror #27
   39e9c:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   39ea0:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   39ea4:	svcmi	0x00f0e92d
   39ea8:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   39eac:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   39eb0:			; <UNDEFINED> instruction: 0xf8df4606
   39eb4:			; <UNDEFINED> instruction: 0xf01574d0
   39eb8:	stmdbvs	r4, {r2, r8, sl}^
   39ebc:	movwls	r6, #38939	; 0x981b
   39ec0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   39ec4:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   39ec8:	eorsle	fp, r0, r7, lsl #20
   39ecc:	stmdble	r7!, {r0, r1, sl, fp, sp}
   39ed0:	orrmi	pc, r4, #164, 10	; 0x29000000
   39ed4:	blcs	388ae0 <strspn@plt+0x3700d8>
   39ed8:			; <UNDEFINED> instruction: 0xf5a4d812
   39edc:	cfstrscc	mvf4, [r1], {132}	; 0x84
   39ee0:	stmdale	sp, {r0, r2, r3, sl, fp, sp}
   39ee4:			; <UNDEFINED> instruction: 0xf004e8df
   39ee8:	strls	r9, [ip, -r9, lsl #3]
   39eec:	stceq	12, cr0, [ip], {12}
   39ef0:	andlt	sl, ip, r2, lsr #19
   39ef4:			; <UNDEFINED> instruction: 0xf8df82b7
   39ef8:	ldrbtmi	r0, [r8], #-1168	; 0xfffffb70
   39efc:	blx	1df5f38 <strspn@plt+0x1ddd530>
   39f00:			; <UNDEFINED> instruction: 0xf8df2500
   39f04:			; <UNDEFINED> instruction: 0xf8df2488
   39f08:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   39f0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39f10:	subsmi	r9, sl, r9, lsl #22
   39f14:	eorhi	pc, pc, #64	; 0x40
   39f18:	andlt	r4, fp, r8, lsr #12
   39f1c:	svchi	0x00f0e8bd
   39f20:	rscle	r2, sp, r0, lsl #24
   39f24:	strcs	r4, [r0, #-1617]	; 0xfffff9af
   39f28:	ldc2	0, cr15, [ip], {19}
   39f2c:			; <UNDEFINED> instruction: 0xf8dfe7e9
   39f30:	strtmi	ip, [fp], -r0, ror #8
   39f34:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39f38:	ldrbtmi	r4, [ip], #1568	; 0x620
   39f3c:			; <UNDEFINED> instruction: 0xf8cd9501
   39f40:	ldrbtmi	ip, [sl], #-0
   39f44:			; <UNDEFINED> instruction: 0xf8d64629
   39f48:			; <UNDEFINED> instruction: 0xf0168018
   39f4c:	bicslt	pc, ip, pc, asr #23
   39f50:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39f54:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   39f58:	blx	8f5f94 <strspn@plt+0x8dd58c>
   39f5c:	ldmdble	r5, {r4, sl, fp, sp}
   39f60:	orrmi	pc, r4, #164, 10	; 0x29000000
   39f64:	blcs	2c8b7c <strspn@plt+0x2b0174>
   39f68:	blcs	2effb8 <strspn@plt+0x2d75b0>
   39f6c:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   39f70:	msreq	CPSR_x, r3, lsl r0
   39f74:	andeq	r0, pc, r2, lsr #2
   39f78:	andeq	r0, fp, fp
   39f7c:	teqeq	r3, fp, ror #1
   39f80:	teqeq	r3, r3, lsr r1
   39f84:	teqeq	r3, r3, lsr r1
   39f88:	ldr	r2, [sl, r0, asr #10]!
   39f8c:	stmdale	r9, {r1, sl, fp, sp}
   39f90:	streq	pc, [r8], #-2271	; 0xfffff721
   39f94:			; <UNDEFINED> instruction: 0xf00d4478
   39f98:	ldrbmi	pc, [r8], -r9, lsr #20	; <UNPREDICTABLE>
   39f9c:			; <UNDEFINED> instruction: 0xf0122100
   39fa0:	ldrsht	pc, [sl], fp	; <UNPREDICTABLE>
   39fa4:	blcs	381b38 <strspn@plt+0x369130>
   39fa8:	andge	sp, r2, #15859712	; 0xf20000
   39fac:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   39fb0:			; <UNDEFINED> instruction: 0x4710441a
   39fb4:	andeq	r0, r0, sp, asr #1
   39fb8:			; <UNDEFINED> instruction: 0xffffffdd
   39fbc:			; <UNDEFINED> instruction: 0xffffffdd
   39fc0:	andeq	r0, r0, sp, asr #1
   39fc4:			; <UNDEFINED> instruction: 0xffffffdd
   39fc8:			; <UNDEFINED> instruction: 0xffffffd5
   39fcc:			; <UNDEFINED> instruction: 0xffffffdd
   39fd0:			; <UNDEFINED> instruction: 0xffffffdd
   39fd4:			; <UNDEFINED> instruction: 0xffffffdd
   39fd8:			; <UNDEFINED> instruction: 0xffffffdd
   39fdc:			; <UNDEFINED> instruction: 0xffffffdd
   39fe0:			; <UNDEFINED> instruction: 0xffffffdd
   39fe4:			; <UNDEFINED> instruction: 0xffffffdd
   39fe8:			; <UNDEFINED> instruction: 0xffffffd5
   39fec:			; <UNDEFINED> instruction: 0x4651465a
   39ff0:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
   39ff4:			; <UNDEFINED> instruction: 0xffa4f000
   39ff8:	bmi	ffab3e0c <strspn@plt+0xffa9b404>
   39ffc:			; <UNDEFINED> instruction: 0x46304651
   3a000:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   3a004:	blx	1cf605a <strspn@plt+0x1cdd652>
   3a008:			; <UNDEFINED> instruction: 0x4651e77b
   3a00c:			; <UNDEFINED> instruction: 0xf7ff4630
   3a010:	strcs	pc, [r0, #-3811]	; 0xfffff11d
   3a014:			; <UNDEFINED> instruction: 0xf04fe775
   3a018:			; <UNDEFINED> instruction: 0x465231ff
   3a01c:	ldrtmi	r9, [r0], -r0, lsl #2
   3a020:	mrscs	r2, SP_irq
   3a024:	stc2l	7, cr15, [r4, #-948]!	; 0xfffffc4c
   3a028:	strb	r2, [sl, -r0, lsl #10]!
   3a02c:			; <UNDEFINED> instruction: 0x46516af2
   3a030:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
   3a034:	mrc2	7, 7, pc, cr12, cr15, {7}
   3a038:	ldrbmi	lr, [sl], -r3, ror #14
   3a03c:			; <UNDEFINED> instruction: 0x46304651
   3a040:			; <UNDEFINED> instruction: 0xf0082500
   3a044:			; <UNDEFINED> instruction: 0xe75cf9bb
   3a048:			; <UNDEFINED> instruction: 0x46518db2
   3a04c:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
   3a050:	blx	1577fe6 <strspn@plt+0x155f5de>
   3a054:	bvs	ffd73db0 <strspn@plt+0xffd5b3a8>
   3a058:	ldmvs	r2!, {sp}^
   3a05c:	stfcss	f2, [r8], {-0}
   3a060:	smlabteq	r4, sp, r9, lr
   3a064:	movwcs	fp, #3980	; 0xf8c
   3a068:	bcs	42c74 <strspn@plt+0x2a26c>
   3a06c:	movwcs	fp, #7960	; 0x1f18
   3a070:			; <UNDEFINED> instruction: 0xf0002b00
   3a074:	stmiami	fp, {r0, r2, r4, r5, r6, r7, pc}^
   3a078:			; <UNDEFINED> instruction: 0xf00d4478
   3a07c:			; <UNDEFINED> instruction: 0xe73ff9b7
   3a080:			; <UNDEFINED> instruction: 0xf04f48c9
   3a084:	ldrbmi	r0, [r8], r0, lsl #18
   3a088:			; <UNDEFINED> instruction: 0xf00d4478
   3a08c:	stmiami	r7, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
   3a090:	stmib	sp, {r2, r8, fp, sp, pc}^
   3a094:	ldrbtmi	r8, [r8], #-2308	; 0xfffff6fc
   3a098:			; <UNDEFINED> instruction: 0xf016300c
   3a09c:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   3a0a0:	bcs	3e8b8 <strspn@plt+0x25eb0>
   3a0a4:			; <UNDEFINED> instruction: 0xf5b1bf06
   3a0a8:	movwcs	r7, #8084	; 0x1f94
   3a0ac:	strbmi	r2, [sl, #-768]	; 0xfffffd00
   3a0b0:	ldrbmi	fp, [r9, #-3848]	; 0xfffff0f8
   3a0b4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   3a0b8:	movwcs	fp, #3880	; 0xf28
   3a0bc:	blcs	5e0d0 <strspn@plt+0x456c8>
   3a0c0:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
   3a0c4:	blcs	60cd8 <strspn@plt+0x482d0>
   3a0c8:	msrhi	CPSR_fsxc, r0
   3a0cc:	ldmpl	pc!, {r3, r4, r5, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   3a0d0:			; <UNDEFINED> instruction: 0xf003683b
   3a0d4:	blcs	bace8 <strspn@plt+0xa22e0>
   3a0d8:	ldrbmi	sp, [r8], -sp
   3a0dc:			; <UNDEFINED> instruction: 0xf0124649
   3a0e0:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   3a0e4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3a0e8:	andsle	r2, r6, r1, lsl #22
   3a0ec:			; <UNDEFINED> instruction: 0xf0002b03
   3a0f0:	ldmib	sp, {r0, r1, r4, r5, r8, pc}^
   3a0f4:	ldrmi	r1, [r1, #516]	; 0x204
   3a0f8:	strmi	fp, [r8, #3848]	; 0xf08
   3a0fc:	tsthi	sl, r0	; <UNPREDICTABLE>
   3a100:	bl	feb0c3b8 <strspn@plt+0xfeaf39b0>
   3a104:	stmdbls	r3, {r0, r9}
   3a108:			; <UNDEFINED> instruction: 0xf00d4478
   3a10c:	ldmdavs	fp!, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
   3a110:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3a114:			; <UNDEFINED> instruction: 0xf0002b03
   3a118:	stmiami	r7!, {r2, r5, r8, pc}
   3a11c:			; <UNDEFINED> instruction: 0xf00d4478
   3a120:			; <UNDEFINED> instruction: 0x2c18f965
   3a124:	sbchi	pc, r2, r0, asr #4
   3a128:	strmi	pc, [r4], #1444	; 0x5a4
   3a12c:	ldmdale	ip!, {r1, r2, r3, sl, fp, sp}
   3a130:	ldmdale	sl!, {r1, r2, r3, sl, fp, sp}
   3a134:			; <UNDEFINED> instruction: 0xf004e8df
   3a138:	teqvs	r5, r7, ror #10
   3a13c:	stmdbcc	r7!, {r0, r2, r4, r5, r9, sl, ip, lr}^
   3a140:	cfldr32hi	mvfx3, [r5, #-228]!	; 0xffffff1c
   3a144:	eorseq	r7, r5, r5, lsr r5
   3a148:	ldrbtmi	r4, [pc], #-3996	; 3a150 <strspn@plt+0x21748>
   3a14c:			; <UNDEFINED> instruction: 0xf00d4638
   3a150:	tstcs	r0, sp, asr #18	; <UNPREDICTABLE>
   3a154:	bl	38bac4 <strspn@plt+0x3730bc>
   3a158:	ldrtmi	r0, [r0], -r1, lsl #6
   3a15c:	tstls	r0, r1, lsl #6
   3a160:			; <UNDEFINED> instruction: 0xf0132300
   3a164:	strmi	pc, [r4], -sp, lsr #21
   3a168:			; <UNDEFINED> instruction: 0xf0402800
   3a16c:	ldmmi	r4, {r0, r1, r2, r5, r6, r7, pc}
   3a170:	movwcs	lr, #18909	; 0x49dd
   3a174:			; <UNDEFINED> instruction: 0xf00d4478
   3a178:	bmi	fe4f85cc <strspn@plt+0xfe4dfbc4>
   3a17c:	strtmi	r4, [r1], -r3, lsr #12
   3a180:	stmdals	r6, {r1, r3, r4, r5, r6, sl, lr}
   3a184:	andls	r3, r0, #36, 4	; 0x40000002
   3a188:	strls	r4, [r1], #-2703	; 0xfffff571
   3a18c:			; <UNDEFINED> instruction: 0xf017447a
   3a190:	stmmi	lr, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   3a194:	ldrbtmi	r9, [r8], #-2311	; 0xfffff6f9
   3a198:			; <UNDEFINED> instruction: 0xf902f00d
   3a19c:			; <UNDEFINED> instruction: 0xf00d4638
   3a1a0:	ldmvs	r3!, {r0, r2, r5, r8, fp, ip, sp, lr, pc}
   3a1a4:			; <UNDEFINED> instruction: 0xf53f075b
   3a1a8:	ldrbmi	sl, [r0], -ip, lsr #29
   3a1ac:			; <UNDEFINED> instruction: 0xf0122100
   3a1b0:	strbcs	pc, [r0, #-2803]	; 0xfffff50d	; <UNPREDICTABLE>
   3a1b4:	stmmi	r6, {r0, r2, r5, r7, r9, sl, sp, lr, pc}
   3a1b8:			; <UNDEFINED> instruction: 0xf00d4478
   3a1bc:	stmibmi	r5, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
   3a1c0:	movwcs	r4, #2693	; 0xa85
   3a1c4:			; <UNDEFINED> instruction: 0x46584479
   3a1c8:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
   3a1cc:	movwne	lr, #2509	; 0x9cd
   3a1d0:			; <UNDEFINED> instruction: 0xf0164619
   3a1d4:	str	pc, [r0, fp, lsl #21]!
   3a1d8:	ldrbmi	r4, [r9], -r0, lsl #17
   3a1dc:			; <UNDEFINED> instruction: 0xf00d4478
   3a1e0:			; <UNDEFINED> instruction: 0xe79af8df
   3a1e4:	mvnscc	pc, pc, asr #32
   3a1e8:	tstls	r0, r2, asr r6
   3a1ec:	movwcs	r4, #1584	; 0x630
   3a1f0:			; <UNDEFINED> instruction: 0xf7ed2101
   3a1f4:	strbcs	pc, [r0, #-3197]	; 0xfffff383	; <UNPREDICTABLE>
   3a1f8:	ldrbmi	lr, [r1], -r3, lsl #13
   3a1fc:			; <UNDEFINED> instruction: 0xf7ff4630
   3a200:	strbcs	pc, [r0, #-3563]	; 0xfffff215	; <UNPREDICTABLE>
   3a204:	bmi	1df3c00 <strspn@plt+0x1ddb1f8>
   3a208:	ldrbmi	r2, [r0], -r0, lsl #6
   3a20c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   3a210:	eorscc	r9, r0, #67108864	; 0x4000000
   3a214:	bmi	1d1ea1c <strspn@plt+0x1d06014>
   3a218:	ldrbtmi	r2, [sl], #-1344	; 0xfffffac0
   3a21c:			; <UNDEFINED> instruction: 0xf8f8f017
   3a220:	ldmvs	r1!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   3a224:	tsteq	r4, r1, lsl r0	; <UNPREDICTABLE>
   3a228:	adchi	pc, r0, r0
   3a22c:	svceq	0x0007f1bb
   3a230:	blge	170924 <strspn@plt+0x157f1c>
   3a234:	andcs	r4, r8, #48, 12	; 0x3000000
   3a238:			; <UNDEFINED> instruction: 0xf0114651
   3a23c:	strmi	pc, [r5], -pc, asr #17
   3a240:			; <UNDEFINED> instruction: 0xd1b22800
   3a244:	ldmib	sp, {r3, r5, r6, fp, lr}^
   3a248:	ldrbtmi	r2, [r8], #-772	; 0xfffffcfc
   3a24c:			; <UNDEFINED> instruction: 0xf8a8f00d
   3a250:			; <UNDEFINED> instruction: 0x465ae657
   3a254:			; <UNDEFINED> instruction: 0x46304651
   3a258:			; <UNDEFINED> instruction: 0xf0082540
   3a25c:	ldrb	pc, [r0], -pc, lsr #17	; <UNPREDICTABLE>
   3a260:			; <UNDEFINED> instruction: 0xf10a2c10
   3a264:	blge	13a68c <strspn@plt+0x121c84>
   3a268:	svclt	0x00284630
   3a26c:			; <UNDEFINED> instruction: 0xf1a42410
   3a270:			; <UNDEFINED> instruction: 0xf0110208
   3a274:			; <UNDEFINED> instruction: 0x4605f8b3
   3a278:			; <UNDEFINED> instruction: 0xf47f2800
   3a27c:	ldmdami	fp, {r2, r3, r4, r5, r9, sl, fp, sp, pc}^
   3a280:			; <UNDEFINED> instruction: 0xf00d4478
   3a284:	ldmdbmi	sl, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}^
   3a288:	strtmi	r9, [fp], -r1, lsl #10
   3a28c:	ldmdapl	pc!, {r0, r3, r4, r6, r9, fp, lr}^	; <UNPREDICTABLE>
   3a290:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3a294:	strls	r0, [r0, -r4, lsl #2]
   3a298:			; <UNDEFINED> instruction: 0xf8baf017
   3a29c:	adcmi	r6, r3, #995328	; 0xf3000
   3a2a0:	ldmdami	r5, {r0, r2, r4, r6, fp, ip, lr, pc}^
   3a2a4:			; <UNDEFINED> instruction: 0xf00d4478
   3a2a8:	strt	pc, [sl], -r1, lsr #17
   3a2ac:	ldccs	12, cr3, [r7], {1}
   3a2b0:	svcge	0x007bf63f
   3a2b4:			; <UNDEFINED> instruction: 0xf853a302
   3a2b8:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   3a2bc:	svclt	0x00004718
   3a2c0:			; <UNDEFINED> instruction: 0xfffffee3
   3a2c4:			; <UNDEFINED> instruction: 0xfffffee3
   3a2c8:			; <UNDEFINED> instruction: 0xfffffee3
   3a2cc:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2d0:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2d4:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2d8:	andeq	r0, r0, r1, rrx
   3a2dc:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2e0:	andeq	r0, r0, r1, rrx
   3a2e4:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2e8:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2ec:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2f0:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2f4:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2f8:			; <UNDEFINED> instruction: 0xfffffeeb
   3a2fc:			; <UNDEFINED> instruction: 0xfffffeeb
   3a300:	andeq	r0, r0, r1, rrx
   3a304:			; <UNDEFINED> instruction: 0xfffffeeb
   3a308:			; <UNDEFINED> instruction: 0xfffffeeb
   3a30c:			; <UNDEFINED> instruction: 0xfffffeeb
   3a310:			; <UNDEFINED> instruction: 0xffffff47
   3a314:			; <UNDEFINED> instruction: 0xfffffeeb
   3a318:			; <UNDEFINED> instruction: 0xfffffeeb
   3a31c:	andeq	r0, r0, r1, rrx
   3a320:	strbcs	r4, [r0, #-1616]	; 0xfffff9b0
   3a324:			; <UNDEFINED> instruction: 0xf80cf008
   3a328:	strbmi	lr, [r0], -fp, ror #11
   3a32c:			; <UNDEFINED> instruction: 0xf0124649
   3a330:			; <UNDEFINED> instruction: 0xe6f2fa33
   3a334:			; <UNDEFINED> instruction: 0xf00d9803
   3a338:	usat	pc, #8, r9, asr #16	; <UNPREDICTABLE>
   3a33c:	strbcs	r4, [r0, #-1592]	; 0xfffff9c8
   3a340:			; <UNDEFINED> instruction: 0xf854f00d
   3a344:	tstcs	r0, r0, asr r6
   3a348:	blx	9f6398 <strspn@plt+0x9dd990>
   3a34c:	stmdami	fp!, {r0, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   3a350:			; <UNDEFINED> instruction: 0xf00d4478
   3a354:	str	pc, [r4, fp, asr #16]!
   3a358:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   3a35c:			; <UNDEFINED> instruction: 0xf846f00d
   3a360:	stmdami	r8!, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
   3a364:			; <UNDEFINED> instruction: 0xf00d4478
   3a368:	ldrb	pc, [r6], r1, asr #16	; <UNPREDICTABLE>
   3a36c:	strbcs	r4, [r0, #-1616]	; 0xfffff9b0
   3a370:	blx	4f63c0 <strspn@plt+0x4dd9b8>
   3a374:			; <UNDEFINED> instruction: 0xf7dee5c5
   3a378:	svclt	0x0000e91c
   3a37c:			; <UNDEFINED> instruction: 0x00088db8
   3a380:	andeq	r0, r0, r8, asr #4
   3a384:	muleq	r8, ip, sp
   3a388:	andeq	r3, r2, sl, ror #27
   3a38c:	andeq	r8, r8, r6, asr sp
   3a390:	ldrdeq	r4, [r7], -sl
   3a394:	andeq	pc, r2, sl, lsl #7
   3a398:	andeq	sp, r1, r6, asr #32
   3a39c:	andeq	ip, r4, r0, lsr fp
   3a3a0:	andeq	r9, r3, lr, lsl #9
   3a3a4:	andeq	r3, r2, r0, lsl sp
   3a3a8:	andeq	ip, r4, ip, lsr sl
   3a3ac:	andeq	r4, r7, lr, ror r7
   3a3b0:	andeq	r0, r0, ip, ror #4
   3a3b4:	ldrdeq	pc, [r2], -r0
   3a3b8:	andeq	ip, r4, r8, lsr #19
   3a3bc:	andeq	ip, r4, sl, ror r9
   3a3c0:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   3a3c4:	muleq	r7, r4, r6
   3a3c8:	andeq	pc, r2, ip, ror #2
   3a3cc:	andeq	pc, r2, sl, ror r1	; <UNPREDICTABLE>
   3a3d0:	andeq	ip, r4, ip, lsl #18
   3a3d4:	andeq	r4, r7, r0, asr r6
   3a3d8:	andeq	ip, r2, sl, lsl #12
   3a3dc:	ldrdeq	r8, [r1], -r0
   3a3e0:	andeq	r4, r7, r6, lsl #12
   3a3e4:	andeq	pc, r2, r2, lsl #2
   3a3e8:	andeq	pc, r2, r2, ror #1
   3a3ec:			; <UNDEFINED> instruction: 0x0001abb8
   3a3f0:	andeq	r0, r0, ip, lsr #5
   3a3f4:	strheq	pc, [r2], -r0	; <UNPREDICTABLE>
   3a3f8:	andeq	r3, r2, r4, ror #21
   3a3fc:	andeq	sl, r1, r4, asr #12
   3a400:	andeq	ip, r1, r2, asr #28
   3a404:	ldrdeq	r5, [r3], -r8
   3a408:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   3a40c:	addlt	r0, r4, fp, asr r7
   3a410:	strle	r4, [r7], #-1540	; 0xfffff9fc
   3a414:	ldmdami	r5, {r0, r6, r8, fp, sp, lr}
   3a418:			; <UNDEFINED> instruction: 0xf00c4478
   3a41c:	andcs	pc, r0, r1, asr #31
   3a420:	ldcllt	0, cr11, [r0, #-16]!
   3a424:	bvs	ff0d4738 <strspn@plt+0xff0bbd30>
   3a428:	blx	fed14b34 <strspn@plt+0xfecfc12c>
   3a42c:	bvs	11b7240 <strspn@plt+0x119e838>
   3a430:	andls	r0, r0, #1490944	; 0x16c000
   3a434:	bvs	fe1d4a44 <strspn@plt+0xfe1bc03c>
   3a438:			; <UNDEFINED> instruction: 0xf7ed9103
   3a43c:	stmdami	ip, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   3a440:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   3a444:			; <UNDEFINED> instruction: 0xffacf00c
   3a448:	movwcs	r4, #1577	; 0x629
   3a44c:			; <UNDEFINED> instruction: 0xf04f4620
   3a450:	andls	r3, r0, #-268435441	; 0xf000000f
   3a454:			; <UNDEFINED> instruction: 0xf7ed6a22
   3a458:	stmdami	r6, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   3a45c:			; <UNDEFINED> instruction: 0x46294632
   3a460:			; <UNDEFINED> instruction: 0xf00c4478
   3a464:	mulcs	r0, sp, pc	; <UNPREDICTABLE>
   3a468:	ldcllt	0, cr11, [r0, #-16]!
   3a46c:	andeq	r1, r2, r4, asr #16
   3a470:	andeq	r8, r1, r2, lsl #24
   3a474:			; <UNDEFINED> instruction: 0x0002f8b4
   3a478:	mvnsmi	lr, sp, lsr #18
   3a47c:	stmibvs	r7!, {r2, r9, sl, lr}^
   3a480:	ldmdami	r3, {r1, r7, ip, sp, pc}
   3a484:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   3a488:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   3a48c:			; <UNDEFINED> instruction: 0xf8d46a65
   3a490:			; <UNDEFINED> instruction: 0xf00c8028
   3a494:	stmibvs	r2!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3a498:			; <UNDEFINED> instruction: 0x46204639
   3a49c:	strls	r2, [r0], -r1, lsl #6
   3a4a0:	blx	9f845e <strspn@plt+0x9dfa56>
   3a4a4:	ldrtmi	r4, [r9], -fp, lsl #16
   3a4a8:			; <UNDEFINED> instruction: 0xf00c4478
   3a4ac:	qsub16mi	pc, r9, r9	; <UNPREDICTABLE>
   3a4b0:	movwcs	r4, #1568	; 0x620
   3a4b4:	bvs	8dfcbc <strspn@plt+0x8c72b4>
   3a4b8:	blx	6f8476 <strspn@plt+0x6dfa6e>
   3a4bc:	strbmi	r4, [r2], -r6, lsl #16
   3a4c0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3a4c4:			; <UNDEFINED> instruction: 0xff6cf00c
   3a4c8:	andlt	r2, r2, r0, asr #32
   3a4cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3a4d0:	ldrdeq	r1, [r2], -r2
   3a4d4:	muleq	r1, ip, fp
   3a4d8:	andeq	pc, r2, r2, asr r8	; <UNPREDICTABLE>
   3a4dc:	svcmi	0x00f0e92d
   3a4e0:	stc	6, cr4, [sp, #-16]!
   3a4e4:	ldrmi	r8, [r6], -r2, lsl #22
   3a4e8:	ldmmi	r4!, {r0, r1, r7, fp, sp, lr}^
   3a4ec:	smmlsreq	fp, r4, sl, r4
   3a4f0:			; <UNDEFINED> instruction: 0xf5ad4478
   3a4f4:	stmpl	r2, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr}
   3a4f8:	sbcsls	r6, r5, #1179648	; 0x120000
   3a4fc:	andeq	pc, r0, #79	; 0x4f
   3a500:	msrhi	CPSR_, r0, asr #2
   3a504:	movwpl	pc, #50755	; 0xc643	; <UNPREDICTABLE>
   3a508:	teqeq	r8, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   3a50c:	mulsle	r7, r9, r2
   3a510:			; <UNDEFINED> instruction: 0xf643d83a
   3a514:	vsubw.s8	<illegal reg q10.5>, q2, d2
   3a518:	addsmi	r0, r9, #16, 6	; 0x40000000
   3a51c:	tsthi	r4, r0	; <UNPREDICTABLE>
   3a520:	rscshi	pc, sp, r0, asr #4
   3a524:	movwpl	pc, #46659	; 0xb643	; <UNPREDICTABLE>
   3a528:	tsteq	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   3a52c:			; <UNDEFINED> instruction: 0xf0004299
   3a530:			; <UNDEFINED> instruction: 0xf643810b
   3a534:	vsubw.s8	<illegal reg q10.5>, q2, d3
   3a538:	addsmi	r0, r9, #56, 6	; 0xe0000000
   3a53c:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   3a540:	orrhi	pc, r0, #14614528	; 0xdf0000
   3a544:	ldrbtmi	sl, [r8], #3332	; 0xd04
   3a548:			; <UNDEFINED> instruction: 0xf00c4640
   3a54c:	strtmi	pc, [r0], -pc, asr #30
   3a550:			; <UNDEFINED> instruction: 0x46322338
   3a554:	movwcs	r9, #768	; 0x300
   3a558:			; <UNDEFINED> instruction: 0xf0139501
   3a55c:			; <UNDEFINED> instruction: 0x4604f8b1
   3a560:			; <UNDEFINED> instruction: 0xf0002800
   3a564:	strcs	r8, [r0, #324]	; 0x144
   3a568:	blmi	ff58d0cc <strspn@plt+0xff5746c4>
   3a56c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a570:	blls	ff5945e0 <strspn@plt+0xff57bbd8>
   3a574:			; <UNDEFINED> instruction: 0xf040405a
   3a578:			; <UNDEFINED> instruction: 0x4628819e
   3a57c:	cfldr64vc	mvdx15, [r7, #-52]	; 0xffffffcc
   3a580:	blhi	f587c <strspn@plt+0xdce74>
   3a584:	svchi	0x00f0e8bd
   3a588:	movwpl	pc, #5699	; 0x1643	; <UNPREDICTABLE>
   3a58c:	cmpeq	r0, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
   3a590:	mulle	r7, r9, r2
   3a594:			; <UNDEFINED> instruction: 0xf643d95c
   3a598:	vsubw.s8	<illegal reg q10.5>, q4, d10
   3a59c:	addsmi	r0, r9, #80, 6	; 0x40000001
   3a5a0:	sbcshi	pc, r0, r0, asr #32
   3a5a4:			; <UNDEFINED> instruction: 0xf0156825
   3a5a8:	sbcsle	r0, sp, r4, lsl #10
   3a5ac:	stcge	15, cr4, [r4, #-796]	; 0xfffffce4
   3a5b0:			; <UNDEFINED> instruction: 0x4638447f
   3a5b4:			; <UNDEFINED> instruction: 0xff1af00c
   3a5b8:			; <UNDEFINED> instruction: 0x46322350
   3a5bc:	strtmi	r9, [r0], -r0, lsl #6
   3a5c0:	strls	r2, [r1, #-768]	; 0xfffffd00
   3a5c4:			; <UNDEFINED> instruction: 0xf87cf013
   3a5c8:	bicle	r2, ip, r0, lsl #16
   3a5cc:	stmiami	r0, {r0, r1, r3, r5, fp, sp, lr}^
   3a5d0:	stmibmi	r1, {r6, r7, r9, fp, lr}^
   3a5d4:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3a5d8:	ldrbtmi	r4, [r8], #-1688	; 0xfffff968
   3a5dc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3a5e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3a5e4:			; <UNDEFINED> instruction: 0xf00c9003
   3a5e8:	stmdavs	fp!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3a5ec:			; <UNDEFINED> instruction: 0x46394abb
   3a5f0:	b	1420604 <strspn@plt+0x1407bfc>
   3a5f4:	ldrmi	r7, [r8], r3, ror #19
   3a5f8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3a5fc:			; <UNDEFINED> instruction: 0xf00c8900
   3a600:	stmiavs	fp!, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3a604:			; <UNDEFINED> instruction: 0x46394ab6
   3a608:	b	142061c <strspn@plt+0x1407c14>
   3a60c:	ldrmi	r7, [r8], r3, ror #19
   3a610:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3a614:			; <UNDEFINED> instruction: 0xf00c8900
   3a618:	stmiavs	fp!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3a61c:			; <UNDEFINED> instruction: 0x46394ab1
   3a620:	b	1420634 <strspn@plt+0x1407c2c>
   3a624:	ldrmi	r7, [r8], r3, ror #19
   3a628:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3a62c:			; <UNDEFINED> instruction: 0xf00c8900
   3a630:	stmdbvs	ip!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3a634:	ldrtmi	r4, [r9], -ip, lsr #21
   3a638:	strbne	r9, [r5, r3, lsl #16]!
   3a63c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3a640:			; <UNDEFINED> instruction: 0xf00c4500
   3a644:	stmiami	r9!, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3a648:			; <UNDEFINED> instruction: 0xf00c4478
   3a64c:	str	pc, [sl, pc, asr #29]
   3a650:	movwpl	pc, #22083	; 0x5643	; <UNPREDICTABLE>
   3a654:	movtcc	pc, #708	; 0x2c4	; <UNPREDICTABLE>
   3a658:	mulle	r5, r9, r2
   3a65c:	movwpl	pc, #58947	; 0xe643	; <UNPREDICTABLE>
   3a660:	movtcc	pc, #708	; 0x2c4	; <UNPREDICTABLE>
   3a664:			; <UNDEFINED> instruction: 0xd16d4299
   3a668:			; <UNDEFINED> instruction: 0xf0136823
   3a66c:			; <UNDEFINED> instruction: 0xf0000504
   3a670:	stmiavs	r3!, {r5, r7, pc}^
   3a674:			; <UNDEFINED> instruction: 0xf0402b00
   3a678:	ldmmi	sp, {r0, r1, r2, r3, r8, pc}
   3a67c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   3a680:			; <UNDEFINED> instruction: 0xf00c4478
   3a684:			; <UNDEFINED> instruction: 0x4631feb3
   3a688:	strbmi	r4, [fp], -r0, lsr #12
   3a68c:	subsvc	pc, r0, #1325400064	; 0x4f000000
   3a690:	mcr2	0, 5, pc, cr4, cr0, {0}	; <UNPREDICTABLE>
   3a694:	vmlal.s8	q9, d0, d0
   3a698:	ldmmi	r6, {r2, r8, pc}
   3a69c:			; <UNDEFINED> instruction: 0xf8df464c
   3a6a0:	ldrbtmi	fp, [r8], #-600	; 0xfffffda8
   3a6a4:	subsge	pc, r4, #14614528	; 0xdf0000
   3a6a8:	cdp2	0, 10, cr15, cr0, cr12, {0}
   3a6ac:	ldrdpl	pc, [r0], -r9
   3a6b0:	subhi	pc, ip, #14614528	; 0xdf0000
   3a6b4:	cfldrscs	mvf4, [r9, #-1004]	; 0xfffffc14
   3a6b8:			; <UNDEFINED> instruction: 0x462b44fa
   3a6bc:	svclt	0x0028ad08
   3a6c0:	ldrbtmi	r2, [r8], #793	; 0x319
   3a6c4:	strbne	lr, [r3, #-2821]	; 0xfffff4fb
   3a6c8:	ldrtmi	lr, [r0], -r2
   3a6cc:	cdp2	0, 8, cr15, cr14, cr12, {0}
   3a6d0:			; <UNDEFINED> instruction: 0x6704e9d4
   3a6d4:			; <UNDEFINED> instruction: 0x4651465a
   3a6d8:	ldrcc	r4, [r0], #-1600	; 0xfffff9c0
   3a6dc:	strvs	lr, [r0, -sp, asr #19]
   3a6e0:			; <UNDEFINED> instruction: 0xf00c4e88
   3a6e4:	stmiavs	r3!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   3a6e8:	stmmi	r7, {r9, sp}
   3a6ec:	andls	r4, r1, #2113929216	; 0x7e000000
   3a6f0:	ldrbtmi	r4, [r8], #-2694	; 0xfffff57a
   3a6f4:	movwls	r4, #1585	; 0x631
   3a6f8:			; <UNDEFINED> instruction: 0xf00c447a
   3a6fc:	stmmi	r4, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   3a700:			; <UNDEFINED> instruction: 0xf00c4478
   3a704:	adcmi	pc, ip, #1840	; 0x730
   3a708:			; <UNDEFINED> instruction: 0xf8d9d1df
   3a70c:	blcs	686714 <strspn@plt+0x66dd0c>
   3a710:	sbchi	pc, ip, r0, lsl #4
   3a714:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
   3a718:	cdp2	0, 6, cr15, cr8, cr12, {0}
   3a71c:			; <UNDEFINED> instruction: 0xf643e723
   3a720:	vsubw.s8	<illegal reg q10.5>, q2, d4
   3a724:	addsmi	r0, r9, #4, 6	; 0x10000000
   3a728:			; <UNDEFINED> instruction: 0xf643d005
   3a72c:	vsubw.s8	<illegal reg q10.5>, q2, d13
   3a730:	addsmi	r0, r9, #4, 6	; 0x10000000
   3a734:	ldmdami	r8!, {r1, r2, r8, ip, lr, pc}^
   3a738:	strcs	r4, [r0, #1585]	; 0x631
   3a73c:			; <UNDEFINED> instruction: 0xf00c4478
   3a740:	ldr	pc, [r1, -pc, lsr #28]
   3a744:	str	r2, [pc, -r0, asr #10]
   3a748:	stcge	15, cr4, [r4, #-464]	; 0xfffffe30
   3a74c:			; <UNDEFINED> instruction: 0x4638447f
   3a750:	cdp2	0, 4, cr15, cr12, cr12, {0}
   3a754:	tstcs	r0, #32, 12	; 0x2000000
   3a758:	movwls	r4, #1586	; 0x632
   3a75c:	strls	r2, [r1, #-768]	; 0xfffffd00
   3a760:			; <UNDEFINED> instruction: 0xffaef012
   3a764:	stmdacs	r0, {r2, r9, sl, lr}
   3a768:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
   3a76c:	bmi	1b54814 <strspn@plt+0x1b3be0c>
   3a770:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   3a774:	stmdbmi	fp!, {r8}^
   3a778:	stmdami	fp!, {r1, r3, r4, r5, r6, sl, lr}^
   3a77c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3a780:	cdp2	0, 0, cr15, cr14, cr12, {0}
   3a784:	stmdami	sl!, {r0, r3, r5, r6, r9, fp, lr}^
   3a788:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   3a78c:			; <UNDEFINED> instruction: 0xf00c4478
   3a790:	bmi	1a79fb4 <strspn@plt+0x1a615ac>
   3a794:	strtmi	r9, [r3], -r1, lsl #8
   3a798:	ldrbtmi	r6, [sl], #-2152	; 0xfffff798
   3a79c:	strtmi	r9, [r1], -r0, lsl #4
   3a7a0:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
   3a7a4:	mrc2	0, 1, pc, cr4, cr6, {0}
   3a7a8:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   3a7ac:	cdp2	0, 1, cr15, cr14, cr12, {0}
   3a7b0:	stmdami	r3!, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   3a7b4:	ldrbtmi	sl, [r8], #-3844	; 0xfffff0fc
   3a7b8:	cdp2	0, 1, cr15, cr8, cr12, {0}
   3a7bc:	vst1.8	{d20-d22}, [pc :128], fp
   3a7c0:			; <UNDEFINED> instruction: 0x46327150
   3a7c4:	strls	r4, [r1, -r0, lsr #12]
   3a7c8:			; <UNDEFINED> instruction: 0xf0129100
   3a7cc:			; <UNDEFINED> instruction: 0x4605ff79
   3a7d0:			; <UNDEFINED> instruction: 0xf47f2800
   3a7d4:	ldmdavs	fp!, {r3, r6, r7, r9, sl, fp, sp, pc}
   3a7d8:	andls	r4, r1, sl, asr sl
   3a7dc:	ldrbtmi	r4, [sl], #-2394	; 0xfffff6a6
   3a7e0:	ldrbtmi	r4, [r9], #-2138	; 0xfffff7a6
   3a7e4:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   3a7e8:	ldc2l	0, cr15, [sl, #48]	; 0x30
   3a7ec:			; <UNDEFINED> instruction: 0xf8dfe6bc
   3a7f0:			; <UNDEFINED> instruction: 0xf8dfa160
   3a7f4:	ldmib	sp, {r5, r6, r8, ip, pc}^
   3a7f8:	ldrbtmi	r6, [sl], #1796	; 0x704
   3a7fc:	ldmdbmi	r6, {r0, r3, r4, r5, r6, r7, sl, lr}^
   3a800:			; <UNDEFINED> instruction: 0xf8df4652
   3a804:	stmib	sp, {r3, r4, r6, r8, ip, sp, pc}^
   3a808:	strbmi	r6, [r8], -r0, lsl #14
   3a80c:	mrcmi	4, 2, r4, cr4, cr9, {3}
   3a810:	stc2l	0, cr15, [r6, #48]	; 0x30
   3a814:	ldrbtmi	r6, [fp], #2219	; 0x8ab
   3a818:			; <UNDEFINED> instruction: 0x4641447e
   3a81c:	movwls	r9, #1025	; 0x401
   3a820:			; <UNDEFINED> instruction: 0x4630465a
   3a824:	bvs	47604c <strspn@plt+0x45d644>
   3a828:	ldc2	0, cr15, [sl, #48]!	; 0x30
   3a82c:			; <UNDEFINED> instruction: 0x6704e9d5
   3a830:	ldrbmi	r4, [r2], -ip, asr #18
   3a834:	stmib	sp, {r3, r6, r9, sl, lr}^
   3a838:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   3a83c:	ldc2	0, cr15, [r0, #48]!	; 0x30
   3a840:	vnmls.f16	s12, s17, s23
   3a844:			; <UNDEFINED> instruction: 0x465a0a10
   3a848:	strls	r4, [r1], #-1601	; 0xfffff9bf
   3a84c:			; <UNDEFINED> instruction: 0xf00c9300
   3a850:	bvs	bf9ef4 <strspn@plt+0xbe14ec>
   3a854:	strbmi	r4, [r8], -r4, asr #20
   3a858:	ldrbtmi	r4, [sl], #-2372	; 0xfffff6bc
   3a85c:	ldrbtmi	r1, [r9], #-2039	; 0xfffff809
   3a860:	strvs	lr, [r0, -sp, asr #19]
   3a864:	ldc2	0, cr15, [ip, #48]	; 0x30
   3a868:	stmdami	r2, {r0, r6, r9, fp, lr}^
   3a86c:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   3a870:			; <UNDEFINED> instruction: 0xf00c4478
   3a874:	bmi	1079ed0 <strspn@plt+0x10614c8>
   3a878:	strtmi	r9, [r3], -r1, lsl #8
   3a87c:	bvs	1a4ba6c <strspn@plt+0x1a33064>
   3a880:	andls	r3, r0, #12, 4	; 0xc0000000
   3a884:			; <UNDEFINED> instruction: 0x46214a3d
   3a888:			; <UNDEFINED> instruction: 0xf016447a
   3a88c:	ldmdami	ip!, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3a890:			; <UNDEFINED> instruction: 0xf00c4478
   3a894:	strbt	pc, [r6], -fp, lsr #27	; <UNPREDICTABLE>
   3a898:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   3a89c:	stc2	0, cr15, [r6, #48]!	; 0x30
   3a8a0:	ldmdami	r9!, {r0, r5, r6, r9, sl, sp, lr, pc}
   3a8a4:			; <UNDEFINED> instruction: 0xf00c4478
   3a8a8:	ldrb	pc, [ip], -r1, lsr #27	; <UNPREDICTABLE>
   3a8ac:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   3a8b0:	ldc2	0, cr15, [ip, #48]	; 0x30
   3a8b4:			; <UNDEFINED> instruction: 0xf7dde72e
   3a8b8:	svclt	0x0000ee7c
   3a8bc:	andeq	r8, r8, r0, ror r7
   3a8c0:	andeq	r0, r0, r8, asr #4
   3a8c4:	andeq	ip, r4, lr, ror r5
   3a8c8:	strdeq	r8, [r8], -r4
   3a8cc:	andeq	ip, r4, r4, lsl r5
   3a8d0:	andeq	r8, r1, sl, lsl #12
   3a8d4:	andeq	pc, r2, r4, lsl #15
   3a8d8:	andeq	sl, r2, r6, asr #10
   3a8dc:	andeq	pc, r2, r4, ror r7	; <UNPREDICTABLE>
   3a8e0:	andeq	pc, r2, r4, ror #14
   3a8e4:	andeq	pc, r2, r8, asr r7	; <UNPREDICTABLE>
   3a8e8:	andeq	pc, r2, r0, asr r7	; <UNPREDICTABLE>
   3a8ec:	andeq	r3, r2, r0, asr #14
   3a8f0:	andeq	ip, r4, r4, asr #8
   3a8f4:			; <UNDEFINED> instruction: 0x0002f6ba
   3a8f8:	andeq	lr, r2, r8, lsr #2
   3a8fc:	andeq	sl, r2, r0, ror r4
   3a900:	andeq	r8, r1, r2, lsr #10
   3a904:	ldrdeq	ip, [r4], -r8
   3a908:	andeq	r8, r1, sl, lsl r5
   3a90c:	andeq	pc, r2, ip, lsr r6	; <UNPREDICTABLE>
   3a910:	andeq	r3, r2, r8, lsl #13
   3a914:	andeq	r3, r2, sl, asr #11
   3a918:	ldrdeq	pc, [r1], -r0
   3a91c:	andeq	ip, r4, r8, ror r3
   3a920:	andeq	r0, r3, r4, asr r4
   3a924:	andeq	sl, r2, ip, lsr #7
   3a928:	andeq	r8, r1, r6, ror #8
   3a92c:	andeq	r0, r3, sl, lsr #8
   3a930:	strdeq	r8, [r1], -r0
   3a934:	andeq	r4, r7, sl, ror #20
   3a938:	andeq	pc, r2, lr, ror r5	; <UNPREDICTABLE>
   3a93c:	ldrdeq	r3, [r2], -lr
   3a940:	andeq	ip, r4, lr, lsl #6
   3a944:	andeq	pc, r2, sl, ror #10
   3a948:	andeq	sl, r2, r6, asr #6
   3a94c:	andeq	r8, r1, r6, lsr #8
   3a950:	andeq	sp, r2, r2, ror #31
   3a954:	andeq	r8, r1, r8, ror #7
   3a958:	andeq	pc, r2, ip, lsl r5	; <UNPREDICTABLE>
   3a95c:	andeq	pc, r2, lr, lsl r5	; <UNPREDICTABLE>
   3a960:	strdeq	r8, [r1], -r4
   3a964:	andeq	pc, r2, r2, lsl #10
   3a968:	andeq	r0, r3, r2, ror r3
   3a96c:	andeq	pc, r1, sl, asr r9	; <UNPREDICTABLE>
   3a970:	andeq	r0, r3, r6, asr #6
   3a974:	andeq	r8, r1, ip, lsl #8
   3a978:	andeq	r4, r7, r8, lsl #19
   3a97c:	muleq	r2, r8, r4
   3a980:	strdeq	r3, [r2], -r8
   3a984:	andeq	r3, r2, lr, ror #9
   3a988:			; <UNDEFINED> instruction: 0x0002f4b0
   3a98c:	andeq	sl, r1, r6, ror #1
   3a990:			; <UNDEFINED> instruction: 0x4605b538
   3a994:	svc	0x0038f7dd
   3a998:	strmi	r2, [r4], -r9, lsl #2
   3a99c:	stmdavs	r5!, {r3, r5, r9, sl, lr}
   3a9a0:	mrc	7, 7, APSR_nzcv, cr0, cr13, {6}
   3a9a4:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
   3a9a8:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3a9ac:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3a9b0:	push	{r1, r3, r4, r5, r6, sl, lr}
   3a9b4:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
   3a9b8:			; <UNDEFINED> instruction: 0xf8df58d3
   3a9bc:	ldmdavs	fp, {r2, r3, r5, r6, r7, sl, sp, lr}
   3a9c0:			; <UNDEFINED> instruction: 0xf04f9321
   3a9c4:			; <UNDEFINED> instruction: 0xf7dd0300
   3a9c8:	ldrbtmi	lr, [lr], #-4000	; 0xfffff060
   3a9cc:	vmull.p8	<illegal reg q8.5>, d0, d4
   3a9d0:	rsbsle	r8, r4, r4, lsr r2
   3a9d4:	ldrbge	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3a9d8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   3a9dc:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   3a9e0:	ldrbtmi	r2, [sl], #768	; 0x300
   3a9e4:	andcs	r4, r1, #32505856	; 0x1f00000
   3a9e8:	strcc	lr, [r8], #-2509	; 0xfffff633
   3a9ec:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
   3a9f0:	movwcs	lr, #27085	; 0x69cd
   3a9f4:	tstcs	r0, r8, asr r2
   3a9f8:			; <UNDEFINED> instruction: 0xf7dd4640
   3a9fc:	andcs	lr, r0, #44, 30	; 0xb0
   3aa00:	strtmi	r4, [r0], -r9, asr #12
   3aa04:			; <UNDEFINED> instruction: 0xf88d23ff
   3aa08:			; <UNDEFINED> instruction: 0xf7dd3028
   3aa0c:	addmi	lr, r4, #1184	; 0x4a0
   3aa10:			; <UNDEFINED> instruction: 0xf0404605
   3aa14:	blls	19b27c <strspn@plt+0x182874>
   3aa18:	bleq	2036a6c <strspn@plt+0x201e064>
   3aa1c:	orrshi	pc, pc, r0
   3aa20:	andeq	pc, r1, #-1073741822	; 0xc0000002
   3aa24:	subeq	pc, r6, #134217729	; 0x8000001
   3aa28:	vpmax.u8	d2, d0, d0
   3aa2c:	sbcslt	r8, sl, #-1073741780	; 0xc000002c
   3aa30:			; <UNDEFINED> instruction: 0xf0402a7f
   3aa34:	vsra.u64	q12, q12, #61
   3aa38:	blcs	50365c <strspn@plt+0x4eac54>
   3aa3c:	adchi	pc, r8, r0
   3aa40:	eorle	r2, r9, r5, lsl #23
   3aa44:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3aa48:	stmdavc	r2!, {r2, r4, r5, r7, fp, ip, lr}
   3aa4c:			; <UNDEFINED> instruction: 0xf0402a00
   3aa50:			; <UNDEFINED> instruction: 0x4628817e
   3aa54:			; <UNDEFINED> instruction: 0xff9cf7ff
   3aa58:	strtmi	r2, [r8], -r0, lsl #4
   3aa5c:			; <UNDEFINED> instruction: 0xf7dd4611
   3aa60:			; <UNDEFINED> instruction: 0xf8dfee20
   3aa64:	tstcs	r0, r0, asr r4
   3aa68:	ldmpl	r4!, {r1, r5, fp, ip, sp, lr}^
   3aa6c:			; <UNDEFINED> instruction: 0xb1227021
   3aa70:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3aa74:			; <UNDEFINED> instruction: 0xf7e84478
   3aa78:	stmdavc	r0!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   3aa7c:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3aa80:	strtcc	pc, [r0], #-2271	; 0xfffff721
   3aa84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3aa88:	blls	894af8 <strspn@plt+0x87c0f0>
   3aa8c:			; <UNDEFINED> instruction: 0xf040405a
   3aa90:	eorlt	r8, r3, r5, ror #3
   3aa94:	svchi	0x00f0e8bd
   3aa98:	strbmi	r4, [r3], -r1, lsl #12
   3aa9c:	vqsub.s8	q9, q2, q4
   3aaa0:			; <UNDEFINED> instruction: 0xf7dd200e
   3aaa4:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3aaa8:	orrshi	pc, r8, r0, asr #5
   3aaac:	blcs	1424a0 <strspn@plt+0x129a98>
   3aab0:	mvnhi	pc, r0, lsl #4
   3aab4:			; <UNDEFINED> instruction: 0xf003e8df
   3aab8:	svcls	0x00d89fd8
   3aabc:			; <UNDEFINED> instruction: 0xf7dd00d8
   3aac0:	strtmi	lr, [r3], -lr, ror #28
   3aac4:	strtmi	r4, [r1], -r2, lsr #12
   3aac8:	strtmi	r4, [r0], -r5, lsl #12
   3aacc:	svc	0x0090f7dd
   3aad0:	vmlal.s8	q9, d0, d0
   3aad4:	tstcs	r3, r6, lsr r1
   3aad8:			; <UNDEFINED> instruction: 0xf7dd4628
   3aadc:	blmi	ffe76434 <strspn@plt+0xffe5da2c>
   3aae0:	sbcsvs	pc, r5, #82837504	; 0x4f00000
   3aae4:	bicsvs	pc, r4, pc, asr #12
   3aae8:			; <UNDEFINED> instruction: 0xf6cb447b
   3aaec:			; <UNDEFINED> instruction: 0xf6cb22d5
   3aaf0:	andls	r2, r2, #212, 2	; 0x35
   3aaf4:			; <UNDEFINED> instruction: 0xf64f9101
   3aaf8:	ldmdavs	r9, {r0, r1, r4, r6, r7, r9, sp, lr}^
   3aafc:	sbcscs	pc, r3, #212860928	; 0xcb00000
   3ab00:	bicsvs	pc, r2, #82837504	; 0x4f00000
   3ab04:			; <UNDEFINED> instruction: 0xf6cb9200
   3ab08:			; <UNDEFINED> instruction: 0xf64f23d2
   3ab0c:	ldrdcs	r6, [ip], -r1
   3ab10:	sbcscs	pc, r1, #212860928	; 0xcb00000
   3ab14:	mcr	7, 2, pc, cr14, cr13, {6}	; <UNPREDICTABLE>
   3ab18:	adcvs	pc, r5, #78643200	; 0x4b00000
   3ab1c:			; <UNDEFINED> instruction: 0x63a4f64b
   3ab20:	rscscs	pc, r5, #204, 12	; 0xcc00000
   3ab24:	mvnscs	pc, #204, 12	; 0xcc00000
   3ab28:	asrvs	pc, fp, #12	; <UNPREDICTABLE>
   3ab2c:	andcc	lr, r1, #3358720	; 0x334000
   3ab30:	mvnscs	pc, ip, asr #13
   3ab34:	adcvs	pc, r3, #78643200	; 0x4b00000
   3ab38:			; <UNDEFINED> instruction: 0x63a2f64b
   3ab3c:	rscscs	pc, r3, #204, 12	; 0xcc00000
   3ab40:	mvnscs	pc, #204, 12	; 0xcc00000
   3ab44:	rsccs	r9, r0, r0, lsl #4
   3ab48:	adcvs	pc, r1, #78643200	; 0x4b00000
   3ab4c:	rscscs	pc, r1, #204, 12	; 0xcc00000
   3ab50:	mrc	7, 1, APSR_nzcv, cr0, cr13, {6}
   3ab54:	vmax.s8	d20, d12, d17
   3ab58:	vqsub.s8	q8, q14, <illegal reg q2.5>
   3ab5c:			; <UNDEFINED> instruction: 0xf6cf03d4
   3ab60:			; <UNDEFINED> instruction: 0xf6cf22c5
   3ab64:	andls	r2, r2, #196, 6	; 0x10000003
   3ab68:	movwls	r2, #4344	; 0x10f8
   3ab6c:	sbcseq	pc, r3, #76, 4	; 0xc0000004
   3ab70:	bicseq	pc, r2, #76, 4	; 0xc0000004
   3ab74:	sbccs	pc, r3, #217055232	; 0xcf00000
   3ab78:	biccs	pc, r2, #217055232	; 0xcf00000
   3ab7c:	vhsub.s8	d25, d12, d0
   3ab80:			; <UNDEFINED> instruction: 0xf6cf02d1
   3ab84:			; <UNDEFINED> instruction: 0xf7dd22c1
   3ab88:	andcs	lr, r1, r6, lsl lr
   3ab8c:	ldcl	7, cr15, [r4], {221}	; 0xdd
   3ab90:			; <UNDEFINED> instruction: 0xf0402f00
   3ab94:	movwcs	r8, #4296	; 0x10c8
   3ab98:			; <UNDEFINED> instruction: 0x4621463a
   3ab9c:	addmi	pc, r4, pc, asr #8
   3aba0:	svc	0x0026f7dd
   3aba4:	vmlal.s8	q9, d0, d0
   3aba8:	strbmi	r8, [r3], -r4, ror #2
   3abac:			; <UNDEFINED> instruction: 0x46292258
   3abb0:	andcs	pc, lr, r4, asr #4
   3abb4:	svc	0x001cf7dd
   3abb8:	vmlal.s8	q9, d0, d0
   3abbc:	ldmdacs	r7, {r0, r1, r3, r4, r8, pc}
   3abc0:			; <UNDEFINED> instruction: 0xf89ddd0c
   3abc4:	stmdblt	fp, {r3, r5, ip, sp}^
   3abc8:	teqlt	fp, fp, lsl #22
   3abcc:	movwcs	lr, #51677	; 0xc9dd
   3abd0:	andle	r4, r3, r3, lsl r3
   3abd4:	movwcs	lr, #59869	; 0xe9dd
   3abd8:	teqle	sl, r3, lsl r3
   3abdc:	ldmpl	r4!, {r2, r4, r5, r7, r8, r9, fp, lr}^
   3abe0:	blcs	58c74 <strspn@plt+0x4026c>
   3abe4:	svcge	0x0035f43f
   3abe8:	ldmmi	r7!, {r1, r2, r4, r5, r7, r8, fp, lr}
   3abec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3abf0:	stc2l	7, cr15, [ip, #-928]	; 0xfffffc60
   3abf4:	stmdacs	r0!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
   3abf8:	cmpeq	r7, #323584	; 0x4f000
   3abfc:	mvnscc	pc, r3, lsl #2
   3ac00:	sbcshi	pc, r0, r0, asr #6
   3ac04:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   3ac08:			; <UNDEFINED> instruction: 0xf0402b02
   3ac0c:	blls	31af40 <strspn@plt+0x302538>
   3ac10:			; <UNDEFINED> instruction: 0xf0002b00
   3ac14:	ldmib	sp, {r0, r1, r2, r6, r7, pc}^
   3ac18:	tstmi	r3, #12, 6	; 0x30000000
   3ac1c:	sbchi	pc, r2, r0
   3ac20:	movwcs	lr, #59869	; 0xe9dd
   3ac24:			; <UNDEFINED> instruction: 0xf0004313
   3ac28:	blge	8daf24 <strspn@plt+0x8c251c>
   3ac2c:	biceq	lr, r1, #3072	; 0xc00
   3ac30:	umaalne	pc, r8, sp, r8	; <UNPREDICTABLE>
   3ac34:	ldclcs	8, cr15, [r0], #-332	; 0xfffffeb4
   3ac38:			; <UNDEFINED> instruction: 0xf0404291
   3ac3c:			; <UNDEFINED> instruction: 0xf85380b3
   3ac40:	ldmib	sp, {r2, r3, r5, r6, sl, fp}^
   3ac44:	bfine	r2, r0, (invalid: 6:1)
   3ac48:	svclt	0x0008428b
   3ac4c:			; <UNDEFINED> instruction: 0xf0404282
   3ac50:	movwcs	r8, #169	; 0xa9
   3ac54:	ldrmi	r4, [sl], -r9, lsr #12
   3ac58:			; <UNDEFINED> instruction: 0xf7dd2018
   3ac5c:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   3ac60:	rscshi	pc, lr, r0, asr #5
   3ac64:	strb	r3, [r5], r1, lsl #14
   3ac68:			; <UNDEFINED> instruction: 0xf04f087b
   3ac6c:	stmdacs	pc, {r2, r3, r4, sl, fp}^	; <UNPREDICTABLE>
   3ac70:	stc2	11, cr15, [r3], {12}	; <UNPREDICTABLE>
   3ac74:	tsteq	ip, sl, lsl #22
   3ac78:			; <UNDEFINED> instruction: 0xf89ddd47
   3ac7c:	blcs	86d24 <strspn@plt+0x6e31c>
   3ac80:	blls	32f194 <strspn@plt+0x31678c>
   3ac84:	suble	r2, r0, r0, lsl #22
   3ac88:	movwcs	lr, #51677	; 0xc9dd
   3ac8c:	eorsle	r4, ip, r3, lsl r3
   3ac90:	movwcs	lr, #59869	; 0xe9dd
   3ac94:	eorsle	r4, r8, r3, lsl r3
   3ac98:	andcs	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   3ac9c:	ldmib	sp, {r8, r9, sp}^
   3aca0:	ldrmi	fp, [ip, #3088]	; 0xc10
   3aca4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3aca8:	ldmib	sp, {r0, r1, r2, r3, r5, r8, ip, lr, pc}^
   3acac:	movwcs	fp, #3090	; 0xc12
   3acb0:	ldrmi	r6, [ip, #2122]	; 0x84a
   3acb4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3acb8:	ldmib	sp, {r0, r1, r2, r5, r8, ip, lr, pc}^
   3acbc:	movwcs	fp, #3092	; 0xc14
   3acc0:	ldrmi	r6, [ip, #2186]	; 0x88a
   3acc4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3acc8:	ldmib	sp, {r0, r1, r2, r3, r4, r8, ip, lr, pc}^
   3accc:	movwcs	fp, #3094	; 0xc16
   3acd0:	ldrmi	r6, [ip, #2250]	; 0x8ca
   3acd4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3acd8:	ldmib	sp, {r0, r1, r2, r4, r8, ip, lr, pc}^
   3acdc:	movwcs	fp, #3096	; 0xc18
   3ace0:	ldrmi	r6, [ip, #2314]	; 0x90a
   3ace4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3ace8:	ldmib	sp, {r0, r1, r2, r3, r8, ip, lr, pc}^
   3acec:	movwcs	fp, #3098	; 0xc1a
   3acf0:	ldrmi	r6, [ip, #2378]	; 0x94a
   3acf4:	ldrmi	fp, [r3, #3848]	; 0xf08
   3acf8:	ldmib	sp, {r0, r1, r2, r8, ip, lr, pc}^
   3acfc:	stmibvs	r8, {r2, r3, r4, r8, r9, sp}
   3ad00:	addmi	r2, fp, #0, 2
   3ad04:	addmi	fp, r2, #8, 30
   3ad08:	blmi	1aaef9c <strspn@plt+0x1a96594>
   3ad0c:	stmdavc	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
   3ad10:			; <UNDEFINED> instruction: 0xf43f2b00
   3ad14:	stmdbmi	sp!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, pc}^
   3ad18:	stmdami	sp!, {r1, r3, r4, r5, r9, sl, lr}^
   3ad1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3ad20:	ldc2	7, cr15, [r4], #928	; 0x3a0
   3ad24:	blmi	18f4780 <strspn@plt+0x18dbd78>
   3ad28:	stmdavc	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
   3ad2c:			; <UNDEFINED> instruction: 0xf43f2b00
   3ad30:	stmdbmi	r8!, {r4, r7, r9, sl, fp, sp, pc}^
   3ad34:	stmdami	r8!, {r1, r3, r4, r5, r9, sl, lr}^
   3ad38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3ad3c:	stc2	7, cr15, [r6], #928	; 0x3a0
   3ad40:	stmdbmi	r6!, {r0, r1, r2, r7, r9, sl, sp, lr, pc}^
   3ad44:	ldrbtmi	r4, [r9], #-2150	; 0xfffff79a
   3ad48:			; <UNDEFINED> instruction: 0xf7e84478
   3ad4c:	stmdbmi	r5!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   3ad50:	stmdami	r5!, {r1, r3, r4, r5, r9, sl, lr}^
   3ad54:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3ad58:	ldc2	7, cr15, [r8], {232}	; 0xe8
   3ad5c:	bmi	1574748 <strspn@plt+0x155bd40>
   3ad60:	svcmi	0x007ff413
   3ad64:	smlabtcs	r7, r3, r3, pc	; <UNPREDICTABLE>
   3ad68:	stmdavc	r2!, {r2, r4, r5, r7, fp, ip, lr}
   3ad6c:	blmi	14af214 <strspn@plt+0x149680c>
   3ad70:	svclt	0x000c2f06
   3ad74:	tstcs	r0, r1, lsl #2
   3ad78:	strdvc	r5, [r1], -r4	; <UNPREDICTABLE>
   3ad7c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   3ad80:	bcs	42d8c <strspn@plt+0x2a384>
   3ad84:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {1}
   3ad88:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
   3ad8c:	ldc2l	7, cr15, [lr], #-928	; 0xfffffc60
   3ad90:	ldrbt	r7, [r3], -r0, lsr #16
   3ad94:	ldmpl	r4!, {r1, r2, r6, r8, r9, fp, lr}^
   3ad98:	ldmiblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
   3ad9c:	ldmpl	r4!, {r0, r2, r6, r9, fp, lr}
   3ada0:	strbt	r7, [sl], -r3, lsr #32
   3ada4:	ldmpl	r4!, {r1, r6, r8, r9, fp, lr}^
   3ada8:	blcs	58e3c <strspn@plt+0x40434>
   3adac:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {1}
   3adb0:	ldrtmi	r4, [sl], -pc, asr #18
   3adb4:	ldrbtmi	r4, [r9], #-2127	; 0xfffff7b1
   3adb8:			; <UNDEFINED> instruction: 0xf7e84478
   3adbc:	strb	pc, [r8], -r7, ror #24	; <UNPREDICTABLE>
   3adc0:	blmi	f69a30 <strspn@plt+0xf51028>
   3adc4:	strdvc	r5, [r2], -r4	; <UNPREDICTABLE>
   3adc8:	stmdbmi	fp, {r0, r1, r2, r4, r6, r9, sl, sp, lr, pc}^
   3adcc:	stmdami	fp, {r0, r1, r3, r4, r6, r9, sl, lr}^
   3add0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   3add4:			; <UNDEFINED> instruction: 0xf7e84478
   3add8:			; <UNDEFINED> instruction: 0xe642fc59
   3addc:	ldmpl	r4!, {r2, r4, r5, r8, r9, fp, lr}^
   3ade0:	blcs	58e74 <strspn@plt+0x4046c>
   3ade4:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
   3ade8:	ldrtmi	r4, [r9], -r5, asr #16
   3adec:			; <UNDEFINED> instruction: 0xf7e84478
   3adf0:			; <UNDEFINED> instruction: 0xe62efcbf
   3adf4:	ldmpl	r4!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   3adf8:	blcs	58e8c <strspn@plt+0x40484>
   3adfc:	mcrge	4, 1, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   3ae00:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   3ae04:	ldc2	7, cr15, [r4], #928	; 0x3a0
   3ae08:	strmi	lr, [fp], -r3, lsr #12
   3ae0c:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, fp, lr}	; <UNPREDICTABLE>
   3ae10:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
   3ae14:			; <UNDEFINED> instruction: 0xf7e84479
   3ae18:	blmi	9f9f04 <strspn@plt+0x9e14fc>
   3ae1c:	ldmpl	r4!, {r1, r5, fp, ip, sp, lr}^
   3ae20:	andlt	pc, r0, r4, lsl #17
   3ae24:			; <UNDEFINED> instruction: 0xf7ffe623
   3ae28:	ldmdbmi	r9!, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3ae2c:			; <UNDEFINED> instruction: 0x463a4839
   3ae30:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
   3ae34:			; <UNDEFINED> instruction: 0xf7e84478
   3ae38:	ldmdbmi	r7!, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
   3ae3c:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   3ae40:			; <UNDEFINED> instruction: 0xf7e84478
   3ae44:	strtmi	pc, [r0], -r1, asr #25
   3ae48:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   3ae4c:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
   3ae50:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   3ae54:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
   3ae58:	ldc2	7, cr15, [r6], #928	; 0x3a0
   3ae5c:	bl	fea78dd8 <strspn@plt+0xfea603d0>
   3ae60:			; <UNDEFINED> instruction: 0xf7ff4628
   3ae64:	ldmdbmi	r0!, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   3ae68:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
   3ae6c:			; <UNDEFINED> instruction: 0xf7e84478
   3ae70:	strtmi	pc, [r0], -fp, lsr #25
   3ae74:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   3ae78:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
   3ae7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3ae80:	stc2	7, cr15, [r2], #928	; 0x3a0
   3ae84:	ldmpl	r4!, {r1, r3, r8, r9, fp, lr}^
   3ae88:	blcs	58f1c <strspn@plt+0x40514>
   3ae8c:	cfstrdge	mvd15, [r1, #252]!	; 0xfc
   3ae90:	ldrtmi	r4, [sl], -r9, lsr #18
   3ae94:	ldrbtmi	r4, [r9], #-2089	; 0xfffff7d7
   3ae98:			; <UNDEFINED> instruction: 0xf7e84478
   3ae9c:	ldrb	pc, [r8, #3063]	; 0xbf7	; <UNPREDICTABLE>
   3aea0:			; <UNDEFINED> instruction: 0x000882b0
   3aea4:	andeq	r0, r0, r8, asr #4
   3aea8:	muleq	r8, r6, r2
   3aeac:	andeq	r4, r7, sl, lsl #17
   3aeb0:	andeq	r0, r0, r4, lsl #4
   3aeb4:	andeq	r0, r0, r0, asr #6
   3aeb8:	andeq	pc, r2, r8, lsr #8
   3aebc:	ldrdeq	r8, [r8], -ip
   3aec0:	andeq	r4, r7, r4, lsl #15
   3aec4:	ldrdeq	pc, [r2], -ip
   3aec8:	andeq	pc, r2, r2, lsl #4
   3aecc:	andeq	pc, r2, ip, lsr #5
   3aed0:	andeq	pc, r2, lr, lsl #2
   3aed4:	muleq	r2, r0, r2
   3aed8:	strdeq	pc, [r1], -r2
   3aedc:	andeq	pc, r2, r2, lsl #5
   3aee0:	andeq	pc, r1, r4, asr #24
   3aee4:	andeq	pc, r2, r4, ror r2	; <UNPREDICTABLE>
   3aee8:	andeq	pc, r1, r6, ror sp	; <UNPREDICTABLE>
   3aeec:	strdeq	pc, [r2], -r2
   3aef0:	andeq	pc, r2, r2, lsl r2	; <UNPREDICTABLE>
   3aef4:	muleq	r2, r4, r0
   3aef8:	strdeq	pc, [r2], -r6
   3aefc:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
   3af00:	andeq	pc, r2, r0, lsr #32
   3af04:	andeq	lr, r2, lr, asr #19
   3af08:			; <UNDEFINED> instruction: 0x0001fbb2
   3af0c:			; <UNDEFINED> instruction: 0x0002f1b4
   3af10:	muleq	r2, r6, r1
   3af14:	ldrdeq	pc, [r1], -r4
   3af18:	andeq	pc, r2, sl, lsl #3
   3af1c:	andeq	pc, r1, r0, lsl #22
   3af20:	andeq	pc, r2, r6, ror r1	; <UNPREDICTABLE>
   3af24:	andeq	pc, r1, sl, asr #22
   3af28:	andeq	pc, r2, lr, asr r1	; <UNPREDICTABLE>
   3af2c:	strdeq	lr, [r2], -ip
   3af30:	andeq	pc, r2, ip, asr #2
   3af34:	andeq	pc, r1, lr, asr #23
   3af38:	andeq	pc, r2, r2, lsr r1	; <UNPREDICTABLE>
   3af3c:	andeq	pc, r1, r0, lsl ip	; <UNPREDICTABLE>
   3af40:	svcmi	0x00f0e92d
   3af44:	ldmibmi	r0, {r0, r2, r3, r9, sl, lr}
   3af48:	bvs	ff1671bc <strspn@plt+0xff14e7b4>
   3af4c:	ldrbtmi	r4, [r9], #-2959	; 0xfffff471
   3af50:	svcmi	0x008f4294
   3af54:	svclt	0x002858cb
   3af58:	ldrbtmi	r4, [pc], #-1556	; 3af60 <strspn@plt+0x22558>
   3af5c:	tstls	r9, #1769472	; 0x1b0000
   3af60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3af64:	ldfcsp	f3, [r4], {124}	; 0x7c
   3af68:	streq	pc, [r0], -pc, asr #32
   3af6c:	stmdbge	r2, {r5, r7, r9, sl, lr}
   3af70:			; <UNDEFINED> instruction: 0xf04fbf28
   3af74:			; <UNDEFINED> instruction: 0x462a0854
   3af78:			; <UNDEFINED> instruction: 0xf8cd4633
   3af7c:	mrsls	r8, (UNDEF: 1)
   3af80:	blx	1b76fd2 <strspn@plt+0x1b5e5ca>
   3af84:			; <UNDEFINED> instruction: 0x4628b978
   3af88:			; <UNDEFINED> instruction: 0xf0112100
   3af8c:	bmi	fe0b9fa8 <strspn@plt+0xfe0a15a0>
   3af90:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
   3af94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3af98:	subsmi	r9, sl, r9, lsl fp
   3af9c:	rscshi	pc, r2, r0, asr #32
   3afa0:	pop	{r0, r1, r3, r4, ip, sp, pc}
   3afa4:	ldclmi	15, cr8, [ip, #-960]!	; 0xfffffc40
   3afa8:	ldmdbmi	sp!, {r2, r3, r4, r5, r6, r9, fp, lr}^
   3afac:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   3afb0:			; <UNDEFINED> instruction: 0x46284479
   3afb4:			; <UNDEFINED> instruction: 0xf9f4f00c
   3afb8:	bmi	1f0d5a8 <strspn@plt+0x1ef4ba0>
   3afbc:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   3afc0:	muleq	r8, sp, r8
   3afc4:	ldrbtmi	r3, [sl], #-340	; 0xfffffeac
   3afc8:	mrscs	r9, (UNDEF: 16)
   3afcc:			; <UNDEFINED> instruction: 0xf0159601
   3afd0:			; <UNDEFINED> instruction: 0x2c07fb8d
   3afd4:	ldmdami	r5!, {r2, fp, ip, lr, pc}^
   3afd8:			; <UNDEFINED> instruction: 0xf00c4478
   3afdc:	ldrb	pc, [r6, r7, lsl #20]	; <UNPREDICTABLE>
   3afe0:	ldrdls	pc, [ip, #143]	; 0x8f
   3afe4:	bmi	1d0c88c <strspn@plt+0x1cf3e84>
   3afe8:	ldrbtmi	r4, [sl], #-1273	; 0xfffffb07
   3afec:			; <UNDEFINED> instruction: 0xf00c4649
   3aff0:	ldmdami	r1!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   3aff4:	ldrtmi	r9, [r3], -r1, lsl #12
   3aff8:	bmi	1c4c8c4 <strspn@plt+0x1c33ebc>
   3affc:	ldrbtmi	r5, [sl], #-2110	; 0xfffff7c2
   3b000:	strls	r9, [r0], -r3, lsl #16
   3b004:	blx	1cf7062 <strspn@plt+0x1cde65a>
   3b008:	stmible	r4!, {r0, r1, r2, r3, sl, fp, sp}^
   3b00c:	strbmi	r4, [r9], -ip, ror #20
   3b010:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3b014:			; <UNDEFINED> instruction: 0xf9c4f00c
   3b018:	ldrdeq	lr, [r4, -sp]
   3b01c:	blx	fef7706a <strspn@plt+0xfef5e662>
   3b020:	ldmible	r8, {r0, r1, r2, r4, sl, fp, sp}^
   3b024:	strbmi	r4, [r9], -r7, ror #20
   3b028:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3b02c:			; <UNDEFINED> instruction: 0xf9b8f00c
   3b030:	ldrdeq	lr, [r6, -sp]
   3b034:	blx	fec77082 <strspn@plt+0xfec5e67a>
   3b038:	stmible	ip, {r0, r1, r2, r3, r4, sl, fp, sp}^
   3b03c:	mulcc	r8, sp, r8
   3b040:	suble	r2, lr, r2, lsl #22
   3b044:	rscseq	pc, sp, #3
   3b048:	bicle	r2, r4, r1, lsl #20
   3b04c:	rsble	r2, pc, r1, lsl #22
   3b050:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
   3b054:	movwcs	lr, #35293	; 0x89dd
   3b058:	ldmdami	ip, {r3, r5, r8, sl, sp}^
   3b05c:			; <UNDEFINED> instruction: 0xf8dfaf0a
   3b060:	stmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
   3b064:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   3b068:	ldrbtmi	r4, [fp], #2650	; 0xa5a
   3b06c:	ldrdge	pc, [r8, #-143]!	; 0xffffff71
   3b070:			; <UNDEFINED> instruction: 0xf8df447a
   3b074:			; <UNDEFINED> instruction: 0xf00c9168
   3b078:	strbmi	pc, [r5, #-2451]	; 0xfffff66d	; <UNPREDICTABLE>
   3b07c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   3b080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b084:	ldm	r7!, {r4, fp, ip, lr, pc}^
   3b088:	ldfnee	f0, [lr], {2}
   3b08c:	tstlt	r3, #2097152	; 0x200000
   3b090:			; <UNDEFINED> instruction: 0x460b4853
   3b094:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   3b098:			; <UNDEFINED> instruction: 0xf982f00c
   3b09c:	andle	r2, r4, r6, lsl #28
   3b0a0:	ldrtmi	r3, [r3], -r8, lsl #10
   3b0a4:	stmible	lr!, {r0, r2, r6, r8, sl, lr}^
   3b0a8:	stmdami	lr, {r0, r1, r7, r8, ip, sp, pc}^
   3b0ac:			; <UNDEFINED> instruction: 0xf00c4478
   3b0b0:			; <UNDEFINED> instruction: 0xf89df99d
   3b0b4:	mrrccs	0, 0, r3, r3, cr8	; <UNPREDICTABLE>
   3b0b8:	movweq	pc, #12707	; 0x31a3	; <UNPREDICTABLE>
   3b0bc:			; <UNDEFINED> instruction: 0xf383fab3
   3b0c0:	cmpne	r3, #323584	; 0x4f000
   3b0c4:	movwcs	fp, #3992	; 0xf98
   3b0c8:	cmple	lr, r0, lsl #22
   3b0cc:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   3b0d0:			; <UNDEFINED> instruction: 0xf98cf00c
   3b0d4:			; <UNDEFINED> instruction: 0x460be77f
   3b0d8:			; <UNDEFINED> instruction: 0x46594650
   3b0dc:			; <UNDEFINED> instruction: 0xf960f00c
   3b0e0:	stmdami	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   3b0e4:			; <UNDEFINED> instruction: 0xf00c4478
   3b0e8:			; <UNDEFINED> instruction: 0x2c20f981
   3b0ec:			; <UNDEFINED> instruction: 0xf89dd030
   3b0f0:	bllt	107198 <strspn@plt+0xee790>
   3b0f4:	strmi	lr, [r8, #-2525]	; 0xfffff623
   3b0f8:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r9, fp, lr}
   3b0fc:	ldrbtmi	r4, [sl], #-2110	; 0xfffff7c2
   3b100:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b104:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   3b108:			; <UNDEFINED> instruction: 0xf94af00c
   3b10c:	mlaeq	r8, sp, r8, pc	; <UNPREDICTABLE>
   3b110:	bmi	ec3518 <strspn@plt+0xeaab10>
   3b114:	smlabteq	r0, sp, r9, lr
   3b118:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
   3b11c:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
   3b120:			; <UNDEFINED> instruction: 0xf00c4478
   3b124:	ldmdami	r8!, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   3b128:			; <UNDEFINED> instruction: 0xf00c4478
   3b12c:			; <UNDEFINED> instruction: 0xe752f95f
   3b130:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   3b134:	bmi	df4f74 <strspn@plt+0xddc56c>
   3b138:	ldmdbmi	r6!, {r3, r5, r9, sl, lr}
   3b13c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3b140:			; <UNDEFINED> instruction: 0xf92ef00c
   3b144:	ldrdeq	lr, [r8, -sp]
   3b148:			; <UNDEFINED> instruction: 0xf00d2201
   3b14c:			; <UNDEFINED> instruction: 0xe7ddfab5
   3b150:	strmi	lr, [r8, #-2525]	; 0xfffff623
   3b154:	ldmdbmi	r1!, {r4, r5, r9, fp, lr}
   3b158:	ldrbtmi	r4, [sl], #-2097	; 0xfffff7cf
   3b15c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b160:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   3b164:			; <UNDEFINED> instruction: 0xf91cf00c
   3b168:	blls	5f50e4 <strspn@plt+0x5dc6dc>
   3b16c:	bmi	b83574 <strspn@plt+0xb6ab6c>
   3b170:	stmib	sp, {r0, r2, r3, r5, fp, lr}^
   3b174:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   3b178:	ldrbtmi	r4, [r8], #-2348	; 0xfffff6d4
   3b17c:			; <UNDEFINED> instruction: 0xf00c4479
   3b180:	str	pc, [r3, pc, lsl #18]!
   3b184:	b	579100 <strspn@plt+0x5606f8>
   3b188:	andeq	r7, r8, r2, lsl sp
   3b18c:	andeq	r0, r0, r8, asr #4
   3b190:	andeq	r7, r8, r6, lsl #26
   3b194:	andeq	r7, r8, lr, asr #25
   3b198:	ldrdeq	r7, [r1], -r0
   3b19c:	andeq	r5, r3, r2, lsl #27
   3b1a0:	andeq	r9, r2, r8, ror fp
   3b1a4:	andeq	r4, r7, lr, lsr #5
   3b1a8:	andeq	lr, r2, r6, lsl pc
   3b1ac:			; <UNDEFINED> instruction: 0x00022db0
   3b1b0:	ldrdeq	fp, [r4], -ip
   3b1b4:	andeq	lr, r2, sl, lsl #30
   3b1b8:	andeq	r0, r0, ip, ror r2
   3b1bc:	andeq	sp, r2, r2, lsl #24
   3b1c0:	andeq	lr, r2, sl, ror #29
   3b1c4:	andeq	lr, r2, r6, ror #29
   3b1c8:	andeq	lr, r2, lr, ror lr
   3b1cc:	andeq	r7, r1, r6, lsr #23
   3b1d0:	andeq	lr, r2, r6, ror #29
   3b1d4:	muleq	r1, ip, r0
   3b1d8:	andeq	lr, r2, r4, lsr #29
   3b1dc:	andeq	r7, r3, lr, asr #27
   3b1e0:	andeq	lr, r2, sl, lsl #29
   3b1e4:	andeq	ip, r2, r0, asr #6
   3b1e8:			; <UNDEFINED> instruction: 0x00022cba
   3b1ec:	andeq	lr, r2, r4, asr lr
   3b1f0:	andeq	r3, r3, sl, lsl r7
   3b1f4:	andeq	r7, r3, ip, asr #26
   3b1f8:	ldrdeq	r7, [r1], -lr
   3b1fc:	andeq	lr, r2, ip, lsr #28
   3b200:	andeq	fp, r4, r6, lsr #19
   3b204:	andeq	r7, r1, ip, ror #21
   3b208:	andeq	r2, r2, r0, ror #24
   3b20c:	muleq	r2, r2, sp
   3b210:	ldrdeq	r3, [r3], -ip
   3b214:	andeq	r7, r3, lr, lsl #26
   3b218:			; <UNDEFINED> instruction: 0x000336be
   3b21c:	strdeq	r7, [r3], -r0
   3b220:	andeq	r7, r1, r2, lsl #21
   3b224:			; <UNDEFINED> instruction: 0x0002edb6
   3b228:	muleq	r1, r2, sl
   3b22c:	andeq	fp, r4, r8, asr #18
   3b230:	svcmi	0x00f0e92d
   3b234:			; <UNDEFINED> instruction: 0xf8df4604
   3b238:			; <UNDEFINED> instruction: 0x461e0b74
   3b23c:	blcc	1c795c0 <strspn@plt+0x1c60bb8>
   3b240:	ldrbtmi	fp, [r8], #-195	; 0xffffff3d
   3b244:			; <UNDEFINED> instruction: 0xf64558c3
   3b248:	addmi	r0, r2, #9
   3b24c:	movtls	r6, #6171	; 0x181b
   3b250:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b254:	tsthi	r4, r0, asr #4	; <UNPREDICTABLE>
   3b258:	andeq	pc, r0, r2, lsr #11
   3b25c:	stmdacs	r8, {r0, fp, ip, sp}
   3b260:	tsthi	r1, r0, lsl #4	; <UNPREDICTABLE>
   3b264:	andeq	pc, r0, #679477248	; 0x28800000
   3b268:	bcs	249a74 <strspn@plt+0x23106c>
   3b26c:	mrshi	pc, R11_fiq	; <UNPREDICTABLE>
   3b270:			; <UNDEFINED> instruction: 0xf012e8df
   3b274:	ldrsheq	r0, [ip, #-6]
   3b278:	ldrsheq	r0, [sl, #-6]!
   3b27c:	andeq	r0, r5, #164, 2	; 0x29
   3b280:			; <UNDEFINED> instruction: 0x0327045f
   3b284:	stmdavs	r5!, {r0, r6, r7, r8, r9}
   3b288:	streq	pc, [r4, #-21]	; 0xffffffeb
   3b28c:	strhi	pc, [r5, #-0]!
   3b290:	lslcs	sl, r8, fp
   3b294:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
   3b298:	strtmi	r1, [r0], -r0, lsl #6
   3b29c:			; <UNDEFINED> instruction: 0xf0122300
   3b2a0:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   3b2a4:	sbcshi	pc, ip, r0, asr #32
   3b2a8:	mlscs	r0, sp, r8, pc	; <UNPREDICTABLE>
   3b2ac:			; <UNDEFINED> instruction: 0xf8df2300
   3b2b0:			; <UNDEFINED> instruction: 0xf8df9b04
   3b2b4:	stmib	sp, {r2, r8, r9, fp, ip}^
   3b2b8:	ldrbtmi	r2, [r9], #768	; 0x300
   3b2bc:	bcs	fff79640 <strspn@plt+0xfff60c38>
   3b2c0:			; <UNDEFINED> instruction: 0x46484479
   3b2c4:			; <UNDEFINED> instruction: 0xf00c447a
   3b2c8:	stmiavs	r6!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   3b2cc:			; <UNDEFINED> instruction: 0x0602f016
   3b2d0:	ldrhi	pc, [r7, #-64]!	; 0xffffffc0
   3b2d4:	bpl	ffa79658 <strspn@plt+0xffa60c50>
   3b2d8:	bcs	ffa7965c <strspn@plt+0xffa60c54>
   3b2dc:			; <UNDEFINED> instruction: 0xf8df447d
   3b2e0:	ldrbtmi	r0, [sl], #-2792	; 0xfffff518
   3b2e4:	bmi	ff979668 <strspn@plt+0xff960c60>
   3b2e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3b2ec:			; <UNDEFINED> instruction: 0xf858f00c
   3b2f0:	bne	ff779674 <strspn@plt+0xff760c6c>
   3b2f4:	bcs	ff779678 <strspn@plt+0xff760c70>
   3b2f8:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   3b2fc:	teqcc	ip, r1, lsl #12
   3b300:	tstls	r0, sl, ror r4
   3b304:			; <UNDEFINED> instruction: 0xf8bd2100
   3b308:	ldrbtmi	r0, [ip], #-98	; 0xffffff9e
   3b30c:			; <UNDEFINED> instruction: 0xf880f016
   3b310:	blt	ff179694 <strspn@plt+0xff160c8c>
   3b314:			; <UNDEFINED> instruction: 0x46299b19
   3b318:	bcs	ff07969c <strspn@plt+0xff060c94>
   3b31c:			; <UNDEFINED> instruction: 0x462044fb
   3b320:	movwls	r9, #1537	; 0x601
   3b324:			; <UNDEFINED> instruction: 0xf00c447a
   3b328:			; <UNDEFINED> instruction: 0x46d8f83b
   3b32c:	ldmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
   3b330:			; <UNDEFINED> instruction: 0xf8dfab1a
   3b334:	strtmi	r1, [r0], -ip, lsr #21
   3b338:	bvc	fea796bc <strspn@plt+0xfea60cb4>
   3b33c:	blge	75a78 <strspn@plt+0x5d070>
   3b340:			; <UNDEFINED> instruction: 0xf00c4479
   3b344:	ldmib	sp, {r0, r2, r3, r5, fp, ip, sp, lr, pc}^
   3b348:	ldrbtmi	fp, [pc], #-3100	; 3b350 <strspn@plt+0x22948>
   3b34c:	strtmi	r4, [r0], -r9, lsr #12
   3b350:	bge	fe5796d4 <strspn@plt+0xfe560ccc>
   3b354:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   3b358:			; <UNDEFINED> instruction: 0xf00cbc00
   3b35c:	blls	7f93e8 <strspn@plt+0x7e09e0>
   3b360:			; <UNDEFINED> instruction: 0x462944fa
   3b364:	strls	r4, [r1], -r0, lsr #12
   3b368:	ldrbmi	r9, [r2], -r0, lsl #6
   3b36c:			; <UNDEFINED> instruction: 0xf818f00c
   3b370:			; <UNDEFINED> instruction: 0xbc20e9dd
   3b374:	bne	1d796f8 <strspn@plt+0x1d60cf0>
   3b378:	strtmi	r4, [r0], -r2, asr #12
   3b37c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b380:			; <UNDEFINED> instruction: 0xf00cbc00
   3b384:	ldmib	sp, {r0, r2, r3, fp, ip, sp, lr, pc}^
   3b388:	ldrtmi	fp, [sl], -r2, lsr #24
   3b38c:	strtmi	r4, [r0], -r9, lsr #12
   3b390:			; <UNDEFINED> instruction: 0xbc00e9cd
   3b394:			; <UNDEFINED> instruction: 0xf804f00c
   3b398:	strtmi	r9, [r9], -r4, lsr #22
   3b39c:	ldrbmi	r4, [r2], -r0, lsr #12
   3b3a0:	movwls	r9, #1537	; 0x601
   3b3a4:			; <UNDEFINED> instruction: 0xfffcf00b
   3b3a8:			; <UNDEFINED> instruction: 0xbc26e9dd
   3b3ac:	bne	1079730 <strspn@plt+0x1060d28>
   3b3b0:	strtmi	r4, [r0], -r2, asr #12
   3b3b4:			; <UNDEFINED> instruction: 0xbc00e9cd
   3b3b8:			; <UNDEFINED> instruction: 0xf00b4479
   3b3bc:	shsub8mi	pc, sl, r1	; <UNPREDICTABLE>
   3b3c0:	stmdavc	r8!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   3b3c4:	strtmi	r4, [r0], -r9, lsr #12
   3b3c8:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b3cc:			; <UNDEFINED> instruction: 0xffe8f00b
   3b3d0:	strtmi	r9, [r9], -sl, lsr #22
   3b3d4:	ldrbmi	r4, [r2], -r0, lsr #12
   3b3d8:	movwls	r9, #1537	; 0x601
   3b3dc:			; <UNDEFINED> instruction: 0xffe0f00b
   3b3e0:			; <UNDEFINED> instruction: 0xf8df9e2c
   3b3e4:			; <UNDEFINED> instruction: 0x46482a10
   3b3e8:	bne	37976c <strspn@plt+0x360d64>
   3b3ec:	ldrbtmi	r1, [sl], #-2039	; 0xfffff809
   3b3f0:	strvs	lr, [r0, -sp, asr #19]
   3b3f4:			; <UNDEFINED> instruction: 0xf00b4479
   3b3f8:	mcrls	15, 1, pc, cr13, cr3, {6}	; <UNPREDICTABLE>
   3b3fc:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b400:	strbmi	r4, [r8], -r9, lsr #12
   3b404:	ldrbtmi	r1, [sl], #-2039	; 0xfffff809
   3b408:	strvs	lr, [r0, -sp, asr #19]
   3b40c:			; <UNDEFINED> instruction: 0xffc8f00b
   3b410:			; <UNDEFINED> instruction: 0xf8df9e2e
   3b414:	strtmi	r2, [r9], -ip, ror #19
   3b418:	ldrbne	r4, [r7, r8, asr #12]!
   3b41c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b420:	strcs	r6, [r0, -r0, lsl #14]
   3b424:			; <UNDEFINED> instruction: 0xffbcf00b
   3b428:	ldrhtvs	pc, [ip], sp	; <UNPREDICTABLE>
   3b42c:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b430:	strtmi	r4, [r0], -r9, lsr #12
   3b434:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b438:			; <UNDEFINED> instruction: 0xf00b6700
   3b43c:			; <UNDEFINED> instruction: 0x4620ffb1
   3b440:	ldrhtmi	pc, [lr], sp	; <UNPREDICTABLE>
   3b444:			; <UNDEFINED> instruction: 0xf8df4629
   3b448:	strcs	r2, [r0, #-2496]	; 0xfffff640
   3b44c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b450:			; <UNDEFINED> instruction: 0xf00b4500
   3b454:			; <UNDEFINED> instruction: 0xf8dfffa5
   3b458:	ldrbtmi	r0, [r8], #-2484	; 0xfffff64c
   3b45c:			; <UNDEFINED> instruction: 0xffc6f00b
   3b460:			; <UNDEFINED> instruction: 0xf8df2540
   3b464:			; <UNDEFINED> instruction: 0xf8df29ac
   3b468:	ldrbtmi	r3, [sl], #-2376	; 0xfffff6b8
   3b46c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b470:	subsmi	r9, sl, r1, asr #22
   3b474:	ldrbthi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   3b478:	sublt	r4, r3, r8, lsr #12
   3b47c:	svchi	0x00f0e8bd
   3b480:	svcmi	0x00b0f5b2
   3b484:			; <UNDEFINED> instruction: 0xf8dfd80e
   3b488:	strbcs	r0, [r0, #-2444]	; 0xfffff674
   3b48c:	andls	r4, r3, r8, ror r4
   3b490:			; <UNDEFINED> instruction: 0xf8ecf010
   3b494:			; <UNDEFINED> instruction: 0xf00b9803
   3b498:	ldrtmi	pc, [r0], -r9, lsr #31	; <UNPREDICTABLE>
   3b49c:			; <UNDEFINED> instruction: 0xf0112100
   3b4a0:			; <UNDEFINED> instruction: 0xe7def97b
   3b4a4:	adcsmi	pc, r0, #679477248	; 0x28800000
   3b4a8:	bcs	1c9cbc <strspn@plt+0x1b12b4>
   3b4ac:	ldrbhi	pc, [r6], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   3b4b0:			; <UNDEFINED> instruction: 0xf853a302
   3b4b4:	ldrmi	r2, [r3], #-34	; 0xffffffde
   3b4b8:	svclt	0x00004718
   3b4bc:	ldrdeq	r0, [r0], -r5
   3b4c0:	andeq	r0, r0, fp, ror #7
   3b4c4:	muleq	r0, r5, r6
   3b4c8:	andeq	r0, r0, sp, lsl r0
   3b4cc:			; <UNDEFINED> instruction: 0xffffffa5
   3b4d0:			; <UNDEFINED> instruction: 0xfffffdcb
   3b4d4:	ldrdeq	r0, [r0], -r5
   3b4d8:	ldmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b4dc:			; <UNDEFINED> instruction: 0xf00b4478
   3b4e0:	blge	17b2fc <strspn@plt+0x1628f4>
   3b4e4:	tstcs	r4, r0, lsr #12
   3b4e8:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
   3b4ec:	movwcs	r1, #768	; 0x300
   3b4f0:			; <UNDEFINED> instruction: 0xf8e6f012
   3b4f4:	stmdacs	r0, {r2, r9, sl, lr}
   3b4f8:			; <UNDEFINED> instruction: 0xf8dfd1b2
   3b4fc:	ldrbtmi	r0, [r8], #-2336	; 0xfffff6e0
   3b500:			; <UNDEFINED> instruction: 0xff74f00b
   3b504:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b508:	strtmi	r9, [r3], -r4, lsl #16
   3b50c:			; <UNDEFINED> instruction: 0x4621447a
   3b510:	andls	r3, r0, #24, 4	; 0x80000001
   3b514:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b518:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3b51c:			; <UNDEFINED> instruction: 0xff78f015
   3b520:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b524:			; <UNDEFINED> instruction: 0xf00b4478
   3b528:	ldr	pc, [r9, r1, ror #30]
   3b52c:	ldmvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b530:	tstls	r3, r0, asr #10
   3b534:			; <UNDEFINED> instruction: 0x4638447f
   3b538:			; <UNDEFINED> instruction: 0xff58f00b
   3b53c:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b540:	movwcs	r9, #2307	; 0x903
   3b544:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b548:			; <UNDEFINED> instruction: 0xf8df2300
   3b54c:	strmi	r2, [r8], -r8, ror #17
   3b550:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   3b554:			; <UNDEFINED> instruction: 0xf8caf015
   3b558:			; <UNDEFINED> instruction: 0xf00b4638
   3b55c:	ldrtmi	pc, [r1], -r7, asr #30	; <UNPREDICTABLE>
   3b560:			; <UNDEFINED> instruction: 0xf0114620
   3b564:			; <UNDEFINED> instruction: 0xe77cfe7d
   3b568:			; <UNDEFINED> instruction: 0xf0156825
   3b56c:			; <UNDEFINED> instruction: 0xf0000504
   3b570:	blge	15c430 <strspn@plt+0x143a28>
   3b574:	tstcs	r4, r0, lsr #12
   3b578:	ldrtmi	r9, [r2], -r1, lsl #6
   3b57c:	mrsls	r2, LR_irq
   3b580:			; <UNDEFINED> instruction: 0xf89ef012
   3b584:	stmdacs	r0, {r2, r9, sl, lr}
   3b588:	svcge	0x006af47f
   3b58c:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b590:			; <UNDEFINED> instruction: 0xf00b4478
   3b594:			; <UNDEFINED> instruction: 0xf8dfff2b
   3b598:			; <UNDEFINED> instruction: 0xf8df08a4
   3b59c:	strtmi	r2, [r3], -r4, lsr #17
   3b5a0:			; <UNDEFINED> instruction: 0x46214478
   3b5a4:	ldrbtmi	r9, [sl], #-0
   3b5a8:	strls	r9, [r1], #-2052	; 0xfffff7fc
   3b5ac:			; <UNDEFINED> instruction: 0xf89ef015
   3b5b0:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b5b4:			; <UNDEFINED> instruction: 0xf00b4478
   3b5b8:	smmul	r1, r9, pc	; <UNPREDICTABLE>
   3b5bc:			; <UNDEFINED> instruction: 0xf0156825
   3b5c0:			; <UNDEFINED> instruction: 0xf0000504
   3b5c4:	blge	15c44c <strspn@plt+0x143a44>
   3b5c8:	tstcs	r8, r0, lsr #12
   3b5cc:	ldrtmi	r9, [r2], -r1, lsl #6
   3b5d0:	mrsls	r2, LR_irq
   3b5d4:			; <UNDEFINED> instruction: 0xf874f012
   3b5d8:	stmdacs	r0, {r2, r9, sl, lr}
   3b5dc:	svcge	0x0040f47f
   3b5e0:			; <UNDEFINED> instruction: 0x6704e9dd
   3b5e4:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b5e8:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b5ec:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3b5f0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3b5f4:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   3b5f8:			; <UNDEFINED> instruction: 0xf8df4479
   3b5fc:	andls	r8, r3, r8, asr r8
   3b600:	cdp2	0, 12, cr15, cr14, cr11, {0}
   3b604:			; <UNDEFINED> instruction: 0x6706e9dd
   3b608:			; <UNDEFINED> instruction: 0xf8df44f8
   3b60c:			; <UNDEFINED> instruction: 0xf8df284c
   3b610:	strbmi	r9, [r1], -ip, asr #16
   3b614:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   3b618:	strvs	lr, [r0, -sp, asr #19]
   3b61c:			; <UNDEFINED> instruction: 0xf00b44f9
   3b620:			; <UNDEFINED> instruction: 0xf8dffebf
   3b624:			; <UNDEFINED> instruction: 0xf8df583c
   3b628:			; <UNDEFINED> instruction: 0x4641283c
   3b62c:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
   3b630:			; <UNDEFINED> instruction: 0xf00b447a
   3b634:			; <UNDEFINED> instruction: 0xf105feb5
   3b638:	andls	r0, r0, #36, 4	; 0x40000002
   3b63c:			; <UNDEFINED> instruction: 0xf8df4623
   3b640:	strtmi	r2, [r1], -r8, lsr #16
   3b644:	ldrcc	r9, [r0, #-2056]!	; 0xfffff7f8
   3b648:	strls	r4, [r1], #-1146	; 0xfffffb86
   3b64c:	mcr2	0, 7, pc, cr0, cr5, {0}	; <UNPREDICTABLE>
   3b650:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b654:	strbmi	r4, [r8], -r1, asr #12
   3b658:			; <UNDEFINED> instruction: 0xf00b447a
   3b65c:			; <UNDEFINED> instruction: 0xf8dffea1
   3b660:	stmdals	r9, {r4, fp, sp}
   3b664:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   3b668:	strls	r4, [r1], #-1569	; 0xfffff9df
   3b66c:			; <UNDEFINED> instruction: 0xf0159500
   3b670:			; <UNDEFINED> instruction: 0xf8dffecf
   3b674:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
   3b678:	cdp2	0, 11, cr15, cr8, cr11, {0}
   3b67c:	stmdavs	r3!, {r4, r5, r6, r7, r9, sl, sp, lr, pc}
   3b680:	strtle	r0, [r0], #1883	; 0x75b
   3b684:	ubfxeq	pc, pc, #17, #17
   3b688:			; <UNDEFINED> instruction: 0xf00b4478
   3b68c:	ldr	pc, [sl, pc, lsr #29]
   3b690:	ldrbeq	r6, [sp, -r3, lsr #16]
   3b694:	subshi	pc, r1, #64, 2
   3b698:	cmncs	r0, r8, lsl fp
   3b69c:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
   3b6a0:	strtmi	r1, [r0], -r0, lsl #6
   3b6a4:			; <UNDEFINED> instruction: 0xf0122300
   3b6a8:	strmi	pc, [r7], -fp, lsl #16
   3b6ac:			; <UNDEFINED> instruction: 0xf47f2800
   3b6b0:			; <UNDEFINED> instruction: 0xf89daed7
   3b6b4:	movwcs	r2, #96	; 0x60
   3b6b8:			; <UNDEFINED> instruction: 0x97c0f8df
   3b6bc:	bleq	77800 <strspn@plt+0x5edf8>
   3b6c0:	sbfxne	pc, pc, #17, #29
   3b6c4:	movwcs	lr, #2509	; 0x9cd
   3b6c8:			; <UNDEFINED> instruction: 0xf8df44f9
   3b6cc:	ldrbtmi	r2, [r9], #-1976	; 0xfffff848
   3b6d0:	sbfxpl	pc, pc, #17, #21
   3b6d4:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   3b6d8:	sbfxhi	pc, pc, #17, #17
   3b6dc:			; <UNDEFINED> instruction: 0xf00b447d
   3b6e0:			; <UNDEFINED> instruction: 0xf8dffe5f
   3b6e4:	ldrbtmi	r2, [r8], #1964	; 0x7ac
   3b6e8:	sbfxeq	pc, pc, #17, #9
   3b6ec:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   3b6f0:			; <UNDEFINED> instruction: 0xf00b4478
   3b6f4:			; <UNDEFINED> instruction: 0xf8dffe55
   3b6f8:			; <UNDEFINED> instruction: 0xf8df17a0
   3b6fc:	ldrtmi	r2, [fp], -r0, lsr #15
   3b700:	smlsdxls	r1, r9, r4, r4
   3b704:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
   3b708:	mrscs	r9, (UNDEF: 16)
   3b70c:	mlseq	r1, sp, r8, pc	; <UNPREDICTABLE>
   3b710:	mrc2	0, 3, pc, cr14, cr5, {0}
   3b714:	strhtge	pc, [r2], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3b718:			; <UNDEFINED> instruction: 0x2784f8df
   3b71c:			; <UNDEFINED> instruction: 0xf8df4629
   3b720:	ldrbtmi	r0, [sl], #-1924	; 0xfffff87c
   3b724:	blge	75e60 <strspn@plt+0x5d458>
   3b728:			; <UNDEFINED> instruction: 0xf00b4478
   3b72c:	mrcls	14, 0, APSR_nzcv, cr9, cr9, {1}
   3b730:			; <UNDEFINED> instruction: 0x2774f8df
   3b734:	strbmi	r4, [r0], -r9, lsr #12
   3b738:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
   3b73c:			; <UNDEFINED> instruction: 0xf00b9600
   3b740:	ldmib	sp, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   3b744:			; <UNDEFINED> instruction: 0xf8df671a
   3b748:	strtmi	r2, [r9], -r4, ror #14
   3b74c:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   3b750:	strvs	lr, [r0, -sp, asr #19]
   3b754:	cdp2	0, 2, cr15, cr4, cr11, {0}
   3b758:			; <UNDEFINED> instruction: 0x671ce9dd
   3b75c:	smmlscs	r0, pc, r8, pc	; <UNPREDICTABLE>
   3b760:	strbmi	r4, [r0], -r9, lsr #12
   3b764:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b768:			; <UNDEFINED> instruction: 0xf00b6700
   3b76c:	ldmib	sp, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   3b770:			; <UNDEFINED> instruction: 0xf8df671e
   3b774:	strtmi	r2, [r9], -r0, asr #14
   3b778:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   3b77c:	strvs	lr, [r0, -sp, asr #19]
   3b780:	cdp2	0, 0, cr15, cr14, cr11, {0}
   3b784:			; <UNDEFINED> instruction: 0x6720e9dd
   3b788:			; <UNDEFINED> instruction: 0x272cf8df
   3b78c:	strbmi	r4, [r0], -r9, lsr #12
   3b790:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b794:			; <UNDEFINED> instruction: 0xf00b6700
   3b798:	ldmib	sp, {r0, r1, r9, sl, fp, ip, sp, lr, pc}^
   3b79c:			; <UNDEFINED> instruction: 0xf8df6722
   3b7a0:			; <UNDEFINED> instruction: 0x4629271c
   3b7a4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   3b7a8:	strvs	lr, [r0, -sp, asr #19]
   3b7ac:	ldc2l	0, cr15, [r8, #44]!	; 0x2c
   3b7b0:			; <UNDEFINED> instruction: 0x6724e9dd
   3b7b4:			; <UNDEFINED> instruction: 0x2708f8df
   3b7b8:	strbmi	r4, [r0], -r9, lsr #12
   3b7bc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b7c0:			; <UNDEFINED> instruction: 0xf00b6700
   3b7c4:	stmiavs	r3!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3b7c8:			; <UNDEFINED> instruction: 0xf100079a
   3b7cc:	cdpls	2, 2, cr8, cr6, cr7, {5}
   3b7d0:			; <UNDEFINED> instruction: 0xf8df4629
   3b7d4:			; <UNDEFINED> instruction: 0x464826f0
   3b7d8:	ldrbtmi	r1, [sl], #-2039	; 0xfffff809
   3b7dc:	strvs	lr, [r0, -sp, asr #19]
   3b7e0:	ldc2l	0, cr15, [lr, #44]	; 0x2c
   3b7e4:			; <UNDEFINED> instruction: 0xf8df9e27
   3b7e8:	strtmi	r2, [r9], -r0, ror #13
   3b7ec:	ldrbne	r4, [r7, r8, asr #12]!
   3b7f0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b7f4:	strcs	r6, [r0, -r0, lsl #14]
   3b7f8:	ldc2l	0, cr15, [r2, #44]	; 0x2c
   3b7fc:	strhtvs	pc, [r0], sp	; <UNPREDICTABLE>
   3b800:			; <UNDEFINED> instruction: 0x26c8f8df
   3b804:	strbmi	r4, [r0], -r9, lsr #12
   3b808:	strvs	lr, [r0, -sp, asr #19]
   3b80c:			; <UNDEFINED> instruction: 0xf00b447a
   3b810:			; <UNDEFINED> instruction: 0xf8bdfdc7
   3b814:			; <UNDEFINED> instruction: 0xf8df60a2
   3b818:			; <UNDEFINED> instruction: 0x462926b8
   3b81c:	strbmi	r2, [r0], -r0, lsl #14
   3b820:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b824:			; <UNDEFINED> instruction: 0xf00b6700
   3b828:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   3b82c:			; <UNDEFINED> instruction: 0xf8df672a
   3b830:	strtmi	r2, [r9], -r4, lsr #13
   3b834:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   3b838:	strvs	lr, [r0, -sp, asr #19]
   3b83c:	ldc2	0, cr15, [r0, #44]!	; 0x2c
   3b840:			; <UNDEFINED> instruction: 0x672ce9dd
   3b844:			; <UNDEFINED> instruction: 0x2690f8df
   3b848:	strbmi	r4, [r0], -r9, lsr #12
   3b84c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b850:			; <UNDEFINED> instruction: 0xf00b6700
   3b854:	ldmib	sp, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   3b858:			; <UNDEFINED> instruction: 0xf8df672e
   3b85c:	strtmi	r2, [r9], -r0, lsl #13
   3b860:	stmib	sp, {r6, r9, sl, lr}^
   3b864:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   3b868:	ldc2	0, cr15, [sl, #44]	; 0x2c
   3b86c:			; <UNDEFINED> instruction: 0xf8df9e30
   3b870:			; <UNDEFINED> instruction: 0x46292670
   3b874:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   3b878:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}^
   3b87c:			; <UNDEFINED> instruction: 0xf00b6700
   3b880:			; <UNDEFINED> instruction: 0xf8bdfd8f
   3b884:			; <UNDEFINED> instruction: 0xf8df40c4
   3b888:			; <UNDEFINED> instruction: 0x4629265c
   3b88c:	strcs	r4, [r0, #-1600]	; 0xfffff9c0
   3b890:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b894:			; <UNDEFINED> instruction: 0xf00b4500
   3b898:			; <UNDEFINED> instruction: 0xf8dffd83
   3b89c:	ldrbtmi	r0, [r8], #-1612	; 0xfffff9b4
   3b8a0:	stc2	0, cr15, [r4, #44]!	; 0x2c
   3b8a4:	stmdavs	r3!, {r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   3b8a8:			; <UNDEFINED> instruction: 0xf53f0758
   3b8ac:			; <UNDEFINED> instruction: 0xf8dfaef5
   3b8b0:	ldrbtmi	r0, [r8], #-1596	; 0xfffff9c4
   3b8b4:			; <UNDEFINED> instruction: 0xf00f9003
   3b8b8:	stmdals	r3, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3b8bc:	ldc2	0, cr15, [r6, #44]	; 0x2c
   3b8c0:	stmdavs	r3!, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   3b8c4:	strle	r0, [r8], #-1887	; 0xfffff8a1
   3b8c8:			; <UNDEFINED> instruction: 0x0624f8df
   3b8cc:	andls	r4, r3, r8, ror r4
   3b8d0:	cdp2	0, 12, cr15, cr12, cr15, {0}
   3b8d4:			; <UNDEFINED> instruction: 0xf00b9803
   3b8d8:	blge	17af04 <strspn@plt+0x1624fc>
   3b8dc:	ldrtmi	r2, [r2], -r4, asr #2
   3b8e0:	movwne	lr, #2509	; 0x9cd
   3b8e4:	movwcs	r4, #1568	; 0x620
   3b8e8:	mcr2	0, 7, pc, cr10, cr1, {0}	; <UNPREDICTABLE>
   3b8ec:			; <UNDEFINED> instruction: 0xf47f2800
   3b8f0:			; <UNDEFINED> instruction: 0xf8dfadb7
   3b8f4:	ldmib	sp, {r9, sl, ip, lr}^
   3b8f8:	ldrbtmi	r6, [sp], #-1796	; 0xfffff8fc
   3b8fc:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3b900:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3b904:			; <UNDEFINED> instruction: 0x4628447a
   3b908:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b90c:			; <UNDEFINED> instruction: 0xf8df6700
   3b910:			; <UNDEFINED> instruction: 0xf00b85f0
   3b914:	ldmib	sp, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
   3b918:	strtmi	r6, [r8], -r6, lsl #14
   3b91c:			; <UNDEFINED> instruction: 0xf8df44f8
   3b920:	strbmi	r2, [r1], -r4, ror #11
   3b924:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b928:			; <UNDEFINED> instruction: 0xf00b6700
   3b92c:	ldmib	sp, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   3b930:			; <UNDEFINED> instruction: 0xf8df6708
   3b934:			; <UNDEFINED> instruction: 0x464125d4
   3b938:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3b93c:	strvs	lr, [r0, -sp, asr #19]
   3b940:	stc2	0, cr15, [lr, #-44]!	; 0xffffffd4
   3b944:			; <UNDEFINED> instruction: 0x670ae9dd
   3b948:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   3b94c:	strtmi	r4, [r8], -r1, asr #12
   3b950:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b954:			; <UNDEFINED> instruction: 0xf00b6700
   3b958:	ldmib	sp, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
   3b95c:			; <UNDEFINED> instruction: 0xf8df670c
   3b960:			; <UNDEFINED> instruction: 0x464125b0
   3b964:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3b968:	strvs	lr, [r0, -sp, asr #19]
   3b96c:	ldc2	0, cr15, [r8, #-44]	; 0xffffffd4
   3b970:			; <UNDEFINED> instruction: 0x670ee9dd
   3b974:	ldrcs	pc, [ip, #2271]	; 0x8df
   3b978:	strtmi	r4, [r8], -r1, asr #12
   3b97c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b980:			; <UNDEFINED> instruction: 0xf00b6700
   3b984:	stmiavs	r4!, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
   3b988:	streq	pc, [r2], #-20	; 0xffffffec
   3b98c:	bichi	pc, r1, r0, asr #32
   3b990:			; <UNDEFINED> instruction: 0x6710e9dd
   3b994:			; <UNDEFINED> instruction: 0xf8df4641
   3b998:	strtmi	r2, [r8], -r0, lsl #11
   3b99c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3b9a0:			; <UNDEFINED> instruction: 0xf00b6700
   3b9a4:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   3b9a8:			; <UNDEFINED> instruction: 0xf8df6712
   3b9ac:			; <UNDEFINED> instruction: 0x46282570
   3b9b0:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   3b9b4:	strvs	lr, [r0, -sp, asr #19]
   3b9b8:	ldc2l	0, cr15, [r2], #44	; 0x2c
   3b9bc:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   3b9c0:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   3b9c4:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   3b9c8:			; <UNDEFINED> instruction: 0xf00b4478
   3b9cc:			; <UNDEFINED> instruction: 0xf8dffce9
   3b9d0:	ldmdals	r4, {r3, r4, r6, r8, sl, sp}
   3b9d4:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   3b9d8:	andcc	r4, ip, #34603008	; 0x2100000
   3b9dc:			; <UNDEFINED> instruction: 0xf8df9200
   3b9e0:	strls	r2, [r1], #-1356	; 0xfffffab4
   3b9e4:			; <UNDEFINED> instruction: 0xf015447a
   3b9e8:			; <UNDEFINED> instruction: 0xf8dffd13
   3b9ec:	ldrbtmi	r0, [r8], #-1348	; 0xfffffabc
   3b9f0:	ldc2l	0, cr15, [ip], #44	; 0x2c
   3b9f4:	stmdavs	r5!, {r2, r4, r5, r8, sl, sp, lr, pc}
   3b9f8:	streq	pc, [r4, #-21]	; 0xffffffeb
   3b9fc:	cmnhi	r9, r0	; <UNPREDICTABLE>
   3ba00:	ldrtmi	sl, [r2], -r4, lsl #22
   3ba04:	strtmi	r2, [r0], -r8, asr #2
   3ba08:	movwne	lr, #2509	; 0x9cd
   3ba0c:			; <UNDEFINED> instruction: 0xf0112300
   3ba10:			; <UNDEFINED> instruction: 0x4606fe57
   3ba14:			; <UNDEFINED> instruction: 0xf47f2800
   3ba18:			; <UNDEFINED> instruction: 0xf8dfad23
   3ba1c:	ldmib	sp, {r3, r4, r8, sl, ip, lr}^
   3ba20:	ldrbtmi	r8, [sp], #-2308	; 0xfffff6fc
   3ba24:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
   3ba28:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   3ba2c:			; <UNDEFINED> instruction: 0x4628447a
   3ba30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3ba34:			; <UNDEFINED> instruction: 0xf8df8900
   3ba38:			; <UNDEFINED> instruction: 0xf00b8508
   3ba3c:	ldmib	sp, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   3ba40:	strtmi	sl, [r8], -r6, lsl #22
   3ba44:			; <UNDEFINED> instruction: 0xf8df44f8
   3ba48:			; <UNDEFINED> instruction: 0x464124fc
   3ba4c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ba50:			; <UNDEFINED> instruction: 0xf00bab00
   3ba54:	ldmib	sp, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
   3ba58:			; <UNDEFINED> instruction: 0xf8dfab08
   3ba5c:	strbmi	r2, [r1], -ip, ror #9
   3ba60:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3ba64:	blge	761a0 <strspn@plt+0x5d798>
   3ba68:	ldc2	0, cr15, [sl], {11}
   3ba6c:	blge	2f61e8 <strspn@plt+0x2dd7e0>
   3ba70:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   3ba74:	strtmi	r4, [r8], -r1, asr #12
   3ba78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ba7c:			; <UNDEFINED> instruction: 0xf00bab00
   3ba80:	ldmib	sp, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   3ba84:			; <UNDEFINED> instruction: 0xf8dfab0c
   3ba88:	strbmi	r2, [r1], -r8, asr #9
   3ba8c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3ba90:	blge	761cc <strspn@plt+0x5d7c4>
   3ba94:	stc2	0, cr15, [r4], {11}
   3ba98:	blge	3f6214 <strspn@plt+0x3dd80c>
   3ba9c:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3baa0:	strtmi	r4, [r8], -r1, asr #12
   3baa4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3baa8:			; <UNDEFINED> instruction: 0xf00bab00
   3baac:	stmiavs	r4!, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   3bab0:	streq	pc, [r2], #-20	; 0xffffffec
   3bab4:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
   3bab8:			; <UNDEFINED> instruction: 0x6710e9dd
   3babc:			; <UNDEFINED> instruction: 0xf8df4641
   3bac0:			; <UNDEFINED> instruction: 0x46282498
   3bac4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bac8:			; <UNDEFINED> instruction: 0xf00b6700
   3bacc:	ldmib	sp, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   3bad0:			; <UNDEFINED> instruction: 0xf8df6712
   3bad4:	strbmi	r2, [r1], -r8, lsl #9
   3bad8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3badc:	strvs	lr, [r0, -sp, asr #19]
   3bae0:	mrrc2	0, 0, pc, lr, cr11	; <UNPREDICTABLE>
   3bae4:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3bae8:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3baec:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   3baf0:			; <UNDEFINED> instruction: 0xf00b4478
   3baf4:			; <UNDEFINED> instruction: 0xf8dffc55
   3baf8:			; <UNDEFINED> instruction: 0xf8df1470
   3bafc:			; <UNDEFINED> instruction: 0x46232470
   3bb00:	ldmdals	r4, {r0, r3, r4, r5, r6, sl, lr}
   3bb04:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
   3bb08:	strtmi	r9, [r1], -r0, lsl #2
   3bb0c:			; <UNDEFINED> instruction: 0xf0159401
   3bb10:	blls	5bad14 <strspn@plt+0x5a230c>
   3bb14:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3bb18:	strtmi	r4, [r8], -r1, asr #12
   3bb1c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3bb20:			; <UNDEFINED> instruction: 0xf00b9300
   3bb24:			; <UNDEFINED> instruction: 0xf8dffc3d
   3bb28:	ldrbtmi	r0, [r8], #-1100	; 0xfffffbb4
   3bb2c:	mrrc2	0, 0, pc, lr, cr11	; <UNPREDICTABLE>
   3bb30:	stmdavs	r3!, {r1, r2, r4, r7, sl, sp, lr, pc}
   3bb34:			; <UNDEFINED> instruction: 0xf53f075b
   3bb38:			; <UNDEFINED> instruction: 0xf8dfaed0
   3bb3c:	strcs	r0, [r0, #-1084]	; 0xfffffbc4
   3bb40:	andls	r4, r3, r8, ror r4
   3bb44:	ldc2	0, cr15, [r2, #60]	; 0x3c
   3bb48:			; <UNDEFINED> instruction: 0xf00b9803
   3bb4c:	str	pc, [r8], #3151	; 0xc4f
   3bb50:			; <UNDEFINED> instruction: 0xf0156825
   3bb54:			; <UNDEFINED> instruction: 0xf0000504
   3bb58:	bge	15be78 <strspn@plt+0x143470>
   3bb5c:			; <UNDEFINED> instruction: 0x46204631
   3bb60:	ldc2l	7, cr15, [r8], {233}	; 0xe9
   3bb64:			; <UNDEFINED> instruction: 0xf43f2800
   3bb68:			; <UNDEFINED> instruction: 0xf89dac7b
   3bb6c:	movwcs	r2, #16
   3bb70:	strls	pc, [r8], #-2271	; 0xfffff721
   3bb74:	strne	pc, [r8], #-2271	; 0xfffff721
   3bb78:	movwcs	lr, #2509	; 0x9cd
   3bb7c:			; <UNDEFINED> instruction: 0xf8df44f9
   3bb80:	ldrbtmi	r2, [r9], #-1028	; 0xfffffbfc
   3bb84:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   3bb88:	stc2	0, cr15, [sl], {11}
   3bb8c:			; <UNDEFINED> instruction: 0xf01468a4
   3bb90:			; <UNDEFINED> instruction: 0xf0400402
   3bb94:	ldclmi	0, cr8, [ip, #880]!	; 0x370
   3bb98:	ldrbtmi	r4, [sp], #-2812	; 0xfffff504
   3bb9c:	ldrbtmi	r4, [sl], #-2300	; 0xfffff704
   3bba0:	mvnslt	pc, #14614528	; 0xdf0000
   3bba4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3bba8:	blx	ffef7bde <strspn@plt+0xffedf1d6>
   3bbac:	bmi	fff0e39c <strspn@plt+0xffef5994>
   3bbb0:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
   3bbb4:	teqcc	ip, r3, lsr #12
   3bbb8:	strls	r4, [r1], #-1146	; 0xfffffb86
   3bbbc:	tstls	r0, pc, asr r6
   3bbc0:			; <UNDEFINED> instruction: 0xf8bd2100
   3bbc4:			; <UNDEFINED> instruction: 0xf8df0012
   3bbc8:			; <UNDEFINED> instruction: 0xf01583d8
   3bbcc:	ldrbmi	pc, [sl], -r1, lsr #24	; <UNPREDICTABLE>
   3bbd0:	blge	1f634c <strspn@plt+0x1dd944>
   3bbd4:	ldmibmi	r3!, {r3, r4, r5, r6, r7, sl, lr}^
   3bbd8:	stmib	sp, {r0, r1, r4, r5, r6, r7, r9, sl, fp, lr}^
   3bbdc:	ldrbtmi	sl, [r9], #-2816	; 0xfffff500
   3bbe0:	ldrbtmi	r4, [lr], #-1600	; 0xfffff9c0
   3bbe4:	blx	ff777c1a <strspn@plt+0xff75f212>
   3bbe8:			; <UNDEFINED> instruction: 0xbc08e9dd
   3bbec:	ldrtmi	r4, [r2], -r9, lsr #12
   3bbf0:			; <UNDEFINED> instruction: 0xf8df4640
   3bbf4:	stmib	sp, {r3, r4, r5, r7, r8, r9, sp, pc}^
   3bbf8:			; <UNDEFINED> instruction: 0xf00bbc00
   3bbfc:	blls	2fab48 <strspn@plt+0x2e2140>
   3bc00:			; <UNDEFINED> instruction: 0x462944fa
   3bc04:	strls	r4, [r1], #-1600	; 0xfffff9c0
   3bc08:	ldrbmi	r9, [r2], -r0, lsl #6
   3bc0c:	blx	ff277c42 <strspn@plt+0xff25f23a>
   3bc10:			; <UNDEFINED> instruction: 0xbc0ce9dd
   3bc14:	ldrtmi	r4, [sl], -r6, ror #19
   3bc18:	stmib	sp, {r6, r9, sl, lr}^
   3bc1c:	ldrbtmi	fp, [r9], #-3072	; 0xfffff400
   3bc20:	blx	feff7c56 <strspn@plt+0xfefdf24e>
   3bc24:	ldmib	sp, {r1, r4, r5, r9, sl, lr}^
   3bc28:	strtmi	r6, [r9], -lr, lsl #14
   3bc2c:	stmib	sp, {r6, r9, sl, lr}^
   3bc30:			; <UNDEFINED> instruction: 0xf00b6700
   3bc34:	blls	47ab10 <strspn@plt+0x462108>
   3bc38:	ldrbmi	r4, [r2], -r9, lsr #12
   3bc3c:	strls	r4, [r1], #-1600	; 0xfffff9c0
   3bc40:			; <UNDEFINED> instruction: 0xf00b9300
   3bc44:	blls	4fab00 <strspn@plt+0x4e20f8>
   3bc48:			; <UNDEFINED> instruction: 0x46404ada
   3bc4c:	movwls	r4, #2522	; 0x9da
   3bc50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3bc54:			; <UNDEFINED> instruction: 0xf00b9401
   3bc58:	vnmlsls.f64	d15, d19, d19
   3bc5c:			; <UNDEFINED> instruction: 0x46294ad7
   3bc60:	ldrbne	r4, [r7, r8, asr #12]!
   3bc64:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bc68:			; <UNDEFINED> instruction: 0xf00b6700
   3bc6c:	vmovls.32	pc, d20[0]
   3bc70:			; <UNDEFINED> instruction: 0x46294ad3
   3bc74:	ldrbne	r4, [r7, r8, asr #12]!
   3bc78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bc7c:			; <UNDEFINED> instruction: 0xf00b6700
   3bc80:	vnmlsls.f64	d15, d21, d15
   3bc84:	strtmi	r4, [r9], -pc, asr #21
   3bc88:	ldrbne	r4, [r7, r8, asr #12]!
   3bc8c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bc90:	strcs	r6, [r0, -r0, lsl #14]
   3bc94:	blx	fe177cca <strspn@plt+0xfe15f2c2>
   3bc98:	ldrhvs	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3bc9c:	strtmi	r4, [r9], -sl, asr #21
   3bca0:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   3bca4:	strvs	lr, [r0, -sp, asr #19]
   3bca8:	blx	1ef7cde <strspn@plt+0x1edf2d6>
   3bcac:	ldrhmi	pc, [sl], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3bcb0:	strtmi	r4, [r9], -r6, asr #21
   3bcb4:	strcs	r4, [r0, #-1600]	; 0xfffff9c0
   3bcb8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bcbc:			; <UNDEFINED> instruction: 0xf00b4500
   3bcc0:	stmiami	r3, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3bcc4:			; <UNDEFINED> instruction: 0xf00b4478
   3bcc8:			; <UNDEFINED> instruction: 0xf7fffb91
   3bccc:	stmiami	r1, {r0, r3, r6, r7, r8, r9, fp, ip, sp, pc}^
   3bcd0:			; <UNDEFINED> instruction: 0xf00b4478
   3bcd4:			; <UNDEFINED> instruction: 0xf7fffb8b
   3bcd8:	ldmmi	pc!, {r2, r6, r7, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3bcdc:			; <UNDEFINED> instruction: 0xf00b4478
   3bce0:			; <UNDEFINED> instruction: 0xf7fffb85
   3bce4:	popmi	{r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
   3bce8:			; <UNDEFINED> instruction: 0xf00b4478
   3bcec:			; <UNDEFINED> instruction: 0xf7fffb7f
   3bcf0:	ldmmi	fp!, {r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
   3bcf4:	andls	r4, r3, r8, ror r4
   3bcf8:	ldc2	0, cr15, [r8], #60	; 0x3c
   3bcfc:			; <UNDEFINED> instruction: 0xf00b9803
   3bd00:			; <UNDEFINED> instruction: 0xf7fffb75
   3bd04:	ldmmi	r7!, {r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, pc}
   3bd08:			; <UNDEFINED> instruction: 0xf00b4478
   3bd0c:			; <UNDEFINED> instruction: 0xf7fffb6f
   3bd10:	ldmmi	r5!, {r3, r5, r7, r8, r9, fp, ip, sp, pc}
   3bd14:			; <UNDEFINED> instruction: 0xf00b4478
   3bd18:	strbt	pc, [r6], -r9, ror #22	; <UNPREDICTABLE>
   3bd1c:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
   3bd20:	blx	1977d56 <strspn@plt+0x195f34e>
   3bd24:	blls	5b5410 <strspn@plt+0x59ca08>
   3bd28:	bmi	fec8d5d0 <strspn@plt+0xfec74bc8>
   3bd2c:	strls	r4, [r1], -r1, asr #12
   3bd30:	movwls	r4, #1146	; 0x47a
   3bd34:	blx	d77d6a <strspn@plt+0xd5f362>
   3bd38:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
   3bd3c:	blx	15f7d72 <strspn@plt+0x15df36a>
   3bd40:	stmiami	sp!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   3bd44:			; <UNDEFINED> instruction: 0xf00b4478
   3bd48:			; <UNDEFINED> instruction: 0xf7fffb51
   3bd4c:	stmiami	fp!, {r2, r7, r8, r9, fp, ip, sp, pc}
   3bd50:			; <UNDEFINED> instruction: 0xf00b4478
   3bd54:	ldr	pc, [r4, fp, asr #22]!
   3bd58:	stc	7, cr15, [sl], #-880	; 0xfffffc90
   3bd5c:	ldrbtmi	r4, [r8], #-2216	; 0xfffff758
   3bd60:	blx	1177d96 <strspn@plt+0x115f38e>
   3bd64:	strtmi	sl, [r0], -r4, lsl #22
   3bd68:	ldrtmi	r2, [r2], -r4, lsl #2
   3bd6c:	movwne	lr, #2509	; 0x9cd
   3bd70:			; <UNDEFINED> instruction: 0xf0112300
   3bd74:	strmi	pc, [r4], -r5, lsr #25
   3bd78:			; <UNDEFINED> instruction: 0xf47f2800
   3bd7c:	stmiami	r1!, {r0, r4, r5, r6, r8, r9, fp, sp, pc}
   3bd80:			; <UNDEFINED> instruction: 0xf00b4478
   3bd84:	bmi	fe87aa58 <strspn@plt+0xfe862050>
   3bd88:	strtmi	r9, [r3], -r4, lsl #16
   3bd8c:			; <UNDEFINED> instruction: 0x4621447a
   3bd90:	andls	r3, r0, #60, 4	; 0xc0000003
   3bd94:	strls	r4, [r1], #-2717	; 0xfffff563
   3bd98:			; <UNDEFINED> instruction: 0xf015447a
   3bd9c:	ldmmi	ip, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   3bda0:			; <UNDEFINED> instruction: 0xf00b4478
   3bda4:			; <UNDEFINED> instruction: 0xf7fffb23
   3bda8:	svclt	0x0000bb5b
   3bdac:	andeq	r7, r8, lr, lsl sl
   3bdb0:	andeq	r0, r0, r8, asr #4
   3bdb4:	andeq	r7, r1, sl, lsr #18
   3bdb8:	andeq	r9, r2, r8, ror #16
   3bdbc:	andeq	lr, r2, ip, lsl #30
   3bdc0:	andeq	fp, r4, r8, ror #15
   3bdc4:	strdeq	lr, [r2], -sl
   3bdc8:	muleq	r1, r2, r9
   3bdcc:	andeq	r7, r1, r2, lsl #18
   3bdd0:	andeq	r4, r7, r2, lsl r0
   3bdd4:	andeq	lr, r2, r8, ror #29
   3bdd8:	ldrdeq	lr, [r2], -ip
   3bddc:	andeq	lr, r2, r8, lsl pc
   3bde0:	andeq	lr, r2, r0, asr #29
   3bde4:	andeq	lr, r2, r6, asr #29
   3bde8:			; <UNDEFINED> instruction: 0x0002eebc
   3bdec:			; <UNDEFINED> instruction: 0x0002eeb0
   3bdf0:	andeq	lr, r2, r4, ror #29
   3bdf4:	andeq	lr, r2, lr, asr lr
   3bdf8:	andeq	lr, r1, r4, asr #27
   3bdfc:	andeq	lr, r2, r6, asr lr
   3be00:	andeq	lr, r2, r0, asr lr
   3be04:	andeq	lr, r2, r8, asr #28
   3be08:	andeq	lr, r2, r0, asr #28
   3be0c:	andeq	r2, r2, lr, lsr #18
   3be10:	strdeq	r7, [r8], -r6
   3be14:	andeq	fp, r4, r8, lsr r6
   3be18:	andeq	fp, r4, r8, ror #11
   3be1c:	andeq	r6, r2, r6, ror #21
   3be20:	andeq	r3, r7, r0, lsl #28
   3be24:	andeq	lr, r2, r6, lsl #23
   3be28:	andeq	fp, r2, r8, asr #29
   3be2c:	muleq	r4, r0, r5
   3be30:	andeq	r3, r7, r8, asr #27
   3be34:	muleq	r2, r6, sl
   3be38:	andeq	r6, r2, r4, asr sl
   3be3c:	andeq	r3, r7, ip, ror #26
   3be40:	andeq	lr, r2, r2, asr #20
   3be44:	andeq	fp, r2, r8, lsr lr
   3be48:	andeq	r7, r1, ip, lsl r6
   3be4c:	muleq	r2, sl, fp
   3be50:	andeq	r9, r2, r0, lsr r5
   3be54:			; <UNDEFINED> instruction: 0x0004b4bc
   3be58:	andeq	lr, r2, r6, lsl #23
   3be5c:	andeq	r7, r1, r0, ror #12
   3be60:	ldrdeq	r3, [r7], -lr
   3be64:	andeq	lr, r2, r8, ror fp
   3be68:	andeq	lr, r2, ip, ror #22
   3be6c:	andeq	lr, r2, r4, ror #22
   3be70:	andeq	lr, r2, r2, ror #22
   3be74:	andeq	r2, r2, r2, lsl r7
   3be78:	andeq	fp, r4, ip, lsr r4
   3be7c:	andeq	r7, r1, ip, lsl r5
   3be80:	andeq	r9, r2, sl, asr r4
   3be84:			; <UNDEFINED> instruction: 0x0002e9b6
   3be88:	andeq	fp, r4, r8, ror #7
   3be8c:	andeq	r7, r1, r6, lsr #10
   3be90:	andeq	lr, r2, sl, lsr #19
   3be94:	andeq	r7, r1, ip, lsl #11
   3be98:	andeq	r3, r7, ip, lsl #24
   3be9c:	muleq	r2, sl, r9
   3bea0:	andeq	lr, r2, lr, lsl #19
   3bea4:	andeq	r7, r1, ip, lsr #9
   3bea8:	andeq	lr, r2, r2, lsl #19
   3beac:	andeq	lr, r2, r6, ror r9
   3beb0:	andeq	lr, r2, r0, ror r9
   3beb4:	andeq	lr, r2, sl, ror #18
   3beb8:	andeq	lr, r2, r4, ror #18
   3bebc:	andeq	lr, r2, lr, asr r9
   3bec0:	andeq	lr, r2, r4, asr r9
   3bec4:	andeq	lr, r2, r2, asr #18
   3bec8:	andeq	lr, r2, r8, lsr r9
   3becc:	andeq	lr, r2, r8, lsr #18
   3bed0:	andeq	lr, r2, r0, lsr #18
   3bed4:	andeq	lr, r2, r6, lsl r9
   3bed8:	andeq	lr, r2, r0, lsl r9
   3bedc:	andeq	lr, r2, r6, lsl #18
   3bee0:	andeq	lr, r2, r2, lsl #18
   3bee4:	strdeq	lr, [r2], -r4
   3bee8:	andeq	r2, r2, sl, ror #9
   3beec:	andeq	fp, r4, r2, lsl r2
   3bef0:	strdeq	fp, [r4], -r8
   3bef4:	andeq	r7, r1, r2, lsl r3
   3bef8:	strdeq	lr, [r2], -r4
   3befc:	andeq	r9, r2, r0, lsr #4
   3bf00:	andeq	fp, r4, r8, lsr #3
   3bf04:	andeq	lr, r2, r4, ror #13
   3bf08:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   3bf0c:	ldrdeq	lr, [r2], -r8
   3bf10:	ldrdeq	lr, [r2], -r2
   3bf14:	andeq	lr, r2, ip, asr #13
   3bf18:			; <UNDEFINED> instruction: 0x0002e6bc
   3bf1c:			; <UNDEFINED> instruction: 0x0002e6b2
   3bf20:	andeq	lr, r2, sl, lsr #13
   3bf24:			; <UNDEFINED> instruction: 0x000172b4
   3bf28:	andeq	r3, r7, r6, lsr r9
   3bf2c:	muleq	r2, r8, r6
   3bf30:	muleq	r2, sl, r3
   3bf34:	andeq	r7, r1, sl, ror #3
   3bf38:	andeq	lr, r2, ip, asr #11
   3bf3c:	strdeq	r9, [r2], -r8
   3bf40:	andeq	fp, r4, r0, lsl #1
   3bf44:			; <UNDEFINED> instruction: 0x0002e5bc
   3bf48:			; <UNDEFINED> instruction: 0x0002e5b6
   3bf4c:			; <UNDEFINED> instruction: 0x0002e5b0
   3bf50:	andeq	lr, r2, sl, lsr #11
   3bf54:	andeq	lr, r2, r4, lsr #11
   3bf58:	muleq	r2, r4, r5
   3bf5c:	andeq	lr, r2, sl, lsl #11
   3bf60:	andeq	lr, r2, r2, lsl #11
   3bf64:	andeq	r7, r1, ip, lsl #3
   3bf68:	andeq	r3, r7, ip, lsl #16
   3bf6c:	andeq	lr, r2, r6, ror r5
   3bf70:	andeq	lr, r2, r6, ror #10
   3bf74:	andeq	r2, r2, lr, asr r2
   3bf78:	andeq	sl, r4, r4, lsl #31
   3bf7c:	andeq	r7, r1, r8, rrx
   3bf80:	andeq	r8, r2, r6, lsr #31
   3bf84:	andeq	lr, r2, sl, asr #12
   3bf88:	andeq	sl, r4, sl, lsr #30
   3bf8c:	andeq	lr, r2, lr, lsr r6
   3bf90:	ldrdeq	r7, [r1], -r6
   3bf94:	andeq	lr, r2, r8, asr #12
   3bf98:	andeq	r3, r7, sl, asr r7
   3bf9c:	andeq	lr, r2, r0, lsr r6
   3bfa0:	andeq	r7, r1, r8, lsr r0
   3bfa4:	andeq	lr, r2, r2, lsr #12
   3bfa8:	andeq	lr, r2, lr, lsr #12
   3bfac:	andeq	lr, r2, ip, lsl r6
   3bfb0:	andeq	lr, r2, lr, lsl #12
   3bfb4:	andeq	lr, r2, ip, ror #11
   3bfb8:	andeq	lr, r1, r6, ror #10
   3bfbc:	andeq	lr, r2, r8, ror #11
   3bfc0:	andeq	lr, r2, r4, ror #11
   3bfc4:	andeq	lr, r2, r0, ror #11
   3bfc8:	ldrdeq	lr, [r2], -sl
   3bfcc:	ldrdeq	lr, [r2], -r4
   3bfd0:	andeq	r2, r2, r4, asr #1
   3bfd4:	strdeq	sl, [r4], -r4
   3bfd8:	andeq	sl, r4, r8, ror #27
   3bfdc:	ldrdeq	sl, [r4], -ip
   3bfe0:	ldrdeq	sl, [r4], -r0
   3bfe4:			; <UNDEFINED> instruction: 0x0004adbc
   3bfe8:	andeq	r8, r1, r0, lsl #25
   3bfec:	andeq	r8, r1, r6, ror ip
   3bff0:	andeq	lr, r2, r4, asr r3
   3bff4:	andeq	r8, r1, sl, asr ip
   3bff8:	andeq	r8, r1, r0, asr ip
   3bffc:	andeq	r8, r1, r4, asr #24
   3c000:	andeq	sl, r4, r6, ror #26
   3c004:	andeq	r6, r2, r4, ror #4
   3c008:	andeq	r3, r7, r0, lsl #11
   3c00c:	andeq	lr, r2, r0, asr r4
   3c010:	andeq	fp, r2, ip, asr #12
   3c014:	stmdbvs	r1, {r1, fp, sp, lr}^
   3c018:	smmlareq	r2, r5, fp, r4
   3c01c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3c020:	stmibvs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3c024:	b	1428234 <strspn@plt+0x140f82c>
   3c028:			; <UNDEFINED> instruction: 0x46042511
   3c02c:	bvs	931454 <strspn@plt+0x918a4c>
   3c030:	ldrtmi	r4, [r1], -sl, lsr #12
   3c034:	andlt	r4, r2, r0, lsr #12
   3c038:			; <UNDEFINED> instruction: 0x47f0e8bd
   3c03c:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c040:	blx	180e8f8 <strspn@plt+0x17f5ef0>
   3c044:			; <UNDEFINED> instruction: 0xf853f881
   3c048:			; <UNDEFINED> instruction: 0xf8d99002
   3c04c:			; <UNDEFINED> instruction: 0xf0033000
   3c050:	blcs	bcc64 <strspn@plt+0xa425c>
   3c054:	stmdami	r8!, {r0, r2, r4, r5, r8, ip, lr, pc}
   3c058:	beq	7819c <strspn@plt+0x5f794>
   3c05c:	ldrbtmi	r4, [r8], #-3879	; 0xfffff0d9
   3c060:			; <UNDEFINED> instruction: 0xf9c4f00b
   3c064:	ldrbtmi	r4, [pc], #-2598	; 3c06c <strspn@plt+0x23664>
   3c068:			; <UNDEFINED> instruction: 0xf1074651
   3c06c:	ldrbtmi	r0, [sl], #-840	; 0xfffffcb8
   3c070:	strtmi	r9, [r8], -r0, lsl #6
   3c074:			; <UNDEFINED> instruction: 0xf8cd2302
   3c078:			; <UNDEFINED> instruction: 0xf014a004
   3c07c:	stmdami	r1!, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   3c080:	ldrbtmi	r3, [r8], #-1876	; 0xfffff8ac
   3c084:			; <UNDEFINED> instruction: 0xf9b2f00b
   3c088:	movwcs	r4, #10783	; 0x2a1f
   3c08c:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   3c090:			; <UNDEFINED> instruction: 0xf8cd4640
   3c094:	strls	sl, [r0, -r4]
   3c098:	blx	a780f2 <strspn@plt+0xa5f6ea>
   3c09c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   3c0a0:			; <UNDEFINED> instruction: 0xf9a4f00b
   3c0a4:	ldrdcc	pc, [r0], -r9
   3c0a8:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3c0ac:	andsle	r2, r9, r3, lsl #22
   3c0b0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   3c0b4:			; <UNDEFINED> instruction: 0xf99af00b
   3c0b8:	strtmi	r6, [r0], -r1, lsr #19
   3c0bc:			; <UNDEFINED> instruction: 0xf8d0f011
   3c0c0:	ldmdami	r4, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3c0c4:			; <UNDEFINED> instruction: 0xf00b4478
   3c0c8:			; <UNDEFINED> instruction: 0xf8d9f96b
   3c0cc:			; <UNDEFINED> instruction: 0xf0033000
   3c0d0:	blcs	7cce4 <strspn@plt+0x642dc>
   3c0d4:	blcs	13048c <strspn@plt+0x117a84>
   3c0d8:	stmdami	pc, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   3c0dc:			; <UNDEFINED> instruction: 0xf00b4478
   3c0e0:	ldr	pc, [r8, r5, lsl #19]!
   3c0e4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3c0e8:			; <UNDEFINED> instruction: 0xf980f00b
   3c0ec:	svclt	0x0000e7e0
   3c0f0:	andeq	r6, r8, r0, asr #24
   3c0f4:	andeq	r0, r0, ip, ror #4
   3c0f8:	andeq	lr, r2, lr, asr #4
   3c0fc:	andeq	r3, r7, r6, lsr #5
   3c100:	andeq	r7, r2, sl, lsl #17
   3c104:	andeq	sl, r4, r2, asr #20
   3c108:	andeq	lr, r2, r6, lsr #4
   3c10c:	andeq	r7, r2, r6, ror ip
   3c110:	andeq	sl, r4, r2, lsl sl
   3c114:	andeq	r7, r3, ip, asr #7
   3c118:	andeq	fp, r1, r0, asr #1
   3c11c:	andeq	r3, r3, r6, asr r9
   3c120:	mvnsmi	lr, #737280	; 0xb4000
   3c124:	stmdami	r3, {r2, r9, sl, lr}^
   3c128:	bmi	110d984 <strspn@plt+0x10f4f7c>
   3c12c:	movwcs	pc, #12869	; 0x3245	; <UNPREDICTABLE>
   3c130:	vmvn.i32	q10, #4718592	; 0x00480000
   3c134:	addsmi	r0, r9, #8, 6	; 0x20000000
   3c138:	stmpl	r2, {r0, r3, r7, ip, sp, pc}
   3c13c:	andls	r6, r7, #1179648	; 0x120000
   3c140:	andeq	pc, r0, #79	; 0x4f
   3c144:	ldmdale	r2, {r0, r1, r2, r4, r5, ip, lr, pc}
   3c148:	movwcs	pc, #4677	; 0x1245	; <UNPREDICTABLE>
   3c14c:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   3c150:	mulsle	r6, r9, r2
   3c154:	subcs	sp, r0, r1, lsr #18
   3c158:	blmi	e0ea40 <strspn@plt+0xdf6038>
   3c15c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c160:	blls	2161d0 <strspn@plt+0x1fd7c8>
   3c164:	qdsuble	r4, sl, r3
   3c168:	pop	{r0, r3, ip, sp, pc}
   3c16c:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   3c170:	vsubw.s8	q10, q12, d20
   3c174:	addsmi	r0, r9, #4, 6	; 0x10000000
   3c178:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   3c17c:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   3c180:	stmdami	pc!, {r1, r3, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   3c184:			; <UNDEFINED> instruction: 0xf00b4478
   3c188:	bmi	bfa654 <strspn@plt+0xbe1c4c>
   3c18c:	strtmi	r4, [r0], -r9, lsr #12
   3c190:			; <UNDEFINED> instruction: 0xf011447a
   3c194:	addcs	pc, r0, fp, lsr #21
   3c198:	vaba.s8	q15, <illegal reg q10.5>, q7
   3c19c:	addsmi	r2, r9, #4, 6	; 0x10000000
   3c1a0:			; <UNDEFINED> instruction: 0xf5a1d007
   3c1a4:	stmdbcc	r6, {r2, r5, r7, r8, lr}
   3c1a8:	svclt	0x00342902
   3c1ac:	subcs	r2, r0, r0, lsl #1
   3c1b0:	ldrdcs	lr, [r0], r2
   3c1b4:	svcmi	0x0024e7d0
   3c1b8:			; <UNDEFINED> instruction: 0x4638447f
   3c1bc:			; <UNDEFINED> instruction: 0xf916f00b
   3c1c0:	andcs	sl, r8, #5120	; 0x1400
   3c1c4:	stmib	sp, {r5, r9, sl, lr}^
   3c1c8:	strtmi	r2, [sl], -r0, lsl #6
   3c1cc:			; <UNDEFINED> instruction: 0xf0112300
   3c1d0:			; <UNDEFINED> instruction: 0x4606fa77
   3c1d4:	mvnle	r2, r0, lsl #16
   3c1d8:	ldmdami	ip, {r0, r2, r8, r9, fp, ip, pc}
   3c1dc:	ldmdbmi	sp, {r2, r3, r4, r9, fp, lr}
   3c1e0:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3c1e4:	ldrbtmi	r4, [r8], #-1688	; 0xfffff968
   3c1e8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3c1ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3c1f0:			; <UNDEFINED> instruction: 0xf00b9003
   3c1f4:	blls	1fa550 <strspn@plt+0x1e1b48>
   3c1f8:			; <UNDEFINED> instruction: 0x46394a17
   3c1fc:	b	1422210 <strspn@plt+0x1409808>
   3c200:	ldrmi	r7, [r8], r3, ror #19
   3c204:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3c208:			; <UNDEFINED> instruction: 0xf00b8900
   3c20c:	ldmdami	r3, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
   3c210:			; <UNDEFINED> instruction: 0xf00b4478
   3c214:	bls	1fa5c8 <strspn@plt+0x1e1bc0>
   3c218:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   3c21c:			; <UNDEFINED> instruction: 0x46204633
   3c220:			; <UNDEFINED> instruction: 0xf822f011
   3c224:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   3c228:			; <UNDEFINED> instruction: 0xf8e0f00b
   3c22c:	ldr	r2, [r3, r0, lsl #1]
   3c230:	ldmib	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c234:	andeq	r6, r8, r0, lsr fp
   3c238:	andeq	r0, r0, r8, asr #4
   3c23c:	andeq	r6, r8, r4, lsl #22
   3c240:	andeq	sl, r4, r0, asr #18
   3c244:	andeq	pc, r1, ip, asr #16
   3c248:	andeq	sl, r4, ip, lsl #18
   3c24c:	strdeq	r6, [r1], -lr
   3c250:	andeq	lr, r2, r4, asr #8
   3c254:	andeq	r8, r2, sl, lsr r9
   3c258:	strdeq	r6, [r1], -r8
   3c25c:	andeq	r7, r1, r8, asr #5
   3c260:	andeq	r1, r2, r2, ror #22
   3c264:			; <UNDEFINED> instruction: 0x4604b510
   3c268:			; <UNDEFINED> instruction: 0xf0106941
   3c26c:	stmdbmi	r7, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3c270:	strtmi	r2, [r0], -r1, lsl #4
   3c274:			; <UNDEFINED> instruction: 0xf0104479
   3c278:	bl	17ac84 <strspn@plt+0x16227c>
   3c27c:	stmdami	r4, {r7, sl}
   3c280:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   3c284:			; <UNDEFINED> instruction: 0xf88cf00b
   3c288:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   3c28c:	andeq	sp, r1, r8, lsl r8
   3c290:	andeq	r6, r1, sl, lsr #28
   3c294:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3c298:	ldrle	r0, [r3, #-1883]	; 0xfffff8a5
   3c29c:	bl	565b0 <strspn@plt+0x3dba8>
   3c2a0:	stmibvs	r1!, {r0, r7, sl}
   3c2a4:	bvs	ff0ea7d8 <strspn@plt+0xff0d1dd0>
   3c2a8:			; <UNDEFINED> instruction: 0xffdef010
   3c2ac:	stmibvs	r1!, {r0, r1, r3, fp, lr}^
   3c2b0:			; <UNDEFINED> instruction: 0xf00b4478
   3c2b4:	andcs	pc, r0, r5, ror r8	; <UNPREDICTABLE>
   3c2b8:			; <UNDEFINED> instruction: 0x4608bd10
   3c2bc:			; <UNDEFINED> instruction: 0xf0102100
   3c2c0:	ldrb	pc, [r3, fp, ror #20]!	; <UNPREDICTABLE>
   3c2c4:	addeq	lr, r1, #0, 22
   3c2c8:			; <UNDEFINED> instruction: 0xf0106951
   3c2cc:	stmdami	r4, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3c2d0:			; <UNDEFINED> instruction: 0xf00b4478
   3c2d4:	andcs	pc, r0, fp, lsl #17
   3c2d8:	svclt	0x0000bd10
   3c2dc:	strdeq	r6, [r1], -ip
   3c2e0:	strdeq	sl, [r4], -r4
   3c2e4:	ldrb	r2, [r5, r0, lsl #2]
   3c2e8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3c2ec:			; <UNDEFINED> instruction: 0x4604075b
   3c2f0:	strtmi	sp, [r0], -r4, lsl #10
   3c2f4:	pop	{r0, r8, sp}
   3c2f8:	bfi	r4, r0, #0, #12
   3c2fc:			; <UNDEFINED> instruction: 0xf7f86941
   3c300:	stmdami	r4, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3c304:			; <UNDEFINED> instruction: 0xf00b4478
   3c308:			; <UNDEFINED> instruction: 0x4620f871
   3c30c:	pop	{r0, r8, sp}
   3c310:			; <UNDEFINED> instruction: 0xe7bf4010
   3c314:	andeq	sl, r4, r0, asr #15
   3c318:	mvnsmi	lr, sp, lsr #18
   3c31c:	cdpmi	0, 2, cr11, cr1, cr4, {4}
   3c320:	bmi	884f28 <strspn@plt+0x86c520>
   3c324:	stcmi	6, cr4, [r1], #-100	; 0xffffff9c
   3c328:	stmibvs	r7, {r1, r2, r3, r4, r5, r6, sl, lr}
   3c32c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   3c330:	stmdbvs	r0, {r0, r2, r9, sl, lr}^
   3c334:	strls	r9, [r0], #-769	; 0xfffffcff
   3c338:			; <UNDEFINED> instruction: 0xf8d59203
   3c33c:			; <UNDEFINED> instruction: 0xf014801c
   3c340:			; <UNDEFINED> instruction: 0x4630f9d5
   3c344:			; <UNDEFINED> instruction: 0xf852f00b
   3c348:	bls	104f50 <strspn@plt+0xec548>
   3c34c:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   3c350:	ldrtmi	r9, [r8], -r1, lsl #6
   3c354:	ldrmi	r9, [r9], -r0, lsl #2
   3c358:			; <UNDEFINED> instruction: 0xf9c8f014
   3c35c:			; <UNDEFINED> instruction: 0xf00b4630
   3c360:	bmi	53a47c <strspn@plt+0x521a74>
   3c364:	ldrcc	r2, [r8], #-768	; 0xfffffd00
   3c368:	movwls	r4, #5657	; 0x1619
   3c36c:			; <UNDEFINED> instruction: 0x4640447a
   3c370:			; <UNDEFINED> instruction: 0xf0149400
   3c374:	vmul.i8	d31, d28, d27
   3c378:	vrsra.s64	<illegal reg q9.5>, q2, #54
   3c37c:	ldrmi	r1, [r8, #946]	; 0x3b2
   3c380:	subcs	sp, r0, r3
   3c384:	pop	{r2, ip, sp, pc}
   3c388:			; <UNDEFINED> instruction: 0x463081f0
   3c38c:			; <UNDEFINED> instruction: 0xf82ef00b
   3c390:	movwcs	r6, #6697	; 0x1a29
   3c394:			; <UNDEFINED> instruction: 0x462822ff
   3c398:			; <UNDEFINED> instruction: 0xff66f010
   3c39c:	andlt	r2, r4, r0, asr #32
   3c3a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3c3a4:	muleq	r4, ip, r7
   3c3a8:	andeq	lr, r2, r4, lsl r3
   3c3ac:	andeq	r3, r7, lr, lsr #8
   3c3b0:	andeq	lr, r2, ip, ror #5
   3c3b4:			; <UNDEFINED> instruction: 0x4604b538
   3c3b8:	stmdbvs	r1, {r0, r2, r3, r8, sl, fp, lr}^
   3c3bc:			; <UNDEFINED> instruction: 0xf7f8447d
   3c3c0:	strtmi	pc, [r8], -r9, lsl #23
   3c3c4:			; <UNDEFINED> instruction: 0xf812f00b
   3c3c8:	strtmi	r6, [r0], -r1, lsr #19
   3c3cc:			; <UNDEFINED> instruction: 0xff48f010
   3c3d0:			; <UNDEFINED> instruction: 0xf00b4628
   3c3d4:	stmibvs	r1!, {r0, r1, r3, fp, ip, sp, lr, pc}^
   3c3d8:			; <UNDEFINED> instruction: 0xf7f84620
   3c3dc:			; <UNDEFINED> instruction: 0x4628fb7b
   3c3e0:			; <UNDEFINED> instruction: 0xf804f00b
   3c3e4:	strtmi	r6, [r0], -r1, lsr #20
   3c3e8:	ldrhtmi	lr, [r8], -sp
   3c3ec:	svclt	0x0038f010
   3c3f0:	andeq	sl, r4, r8, lsl #14
   3c3f4:			; <UNDEFINED> instruction: 0xf7ffb508
   3c3f8:	ldrdcs	pc, [r0], #-253	; 0xffffff03
   3c3fc:	svclt	0x0000bd08
   3c400:	addlt	fp, r2, r0, lsl r5
   3c404:			; <UNDEFINED> instruction: 0xf7ff4604
   3c408:	stmdami	r9, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3c40c:			; <UNDEFINED> instruction: 0xf00a4478
   3c410:	bmi	27c3cc <strspn@plt+0x2639c4>
   3c414:	bvs	184501c <strspn@plt+0x182c614>
   3c418:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3c41c:	bmi	1c5024 <strspn@plt+0x1ac61c>
   3c420:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   3c424:			; <UNDEFINED> instruction: 0xfff4f014
   3c428:	andlt	r2, r2, r0, asr #32
   3c42c:	svclt	0x0000bd10
   3c430:			; <UNDEFINED> instruction: 0x0004a6b8
   3c434:	andeq	r3, r7, ip, lsr r4
   3c438:	muleq	r2, r2, r3
   3c43c:	strdlt	fp, [r5], r0
   3c440:			; <UNDEFINED> instruction: 0xf8dfac0a
   3c444:	ldrmi	ip, [r6], -r4, rrx
   3c448:			; <UNDEFINED> instruction: 0xf8544a18
   3c44c:	ldrbtmi	r5, [ip], #2820	; 0xb04
   3c450:			; <UNDEFINED> instruction: 0xf04f461f
   3c454:	strls	r3, [r1], #-1023	; 0xfffffc01
   3c458:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   3c45c:	andls	r6, r3, #1179648	; 0x120000
   3c460:	andeq	pc, r0, #79	; 0x4f
   3c464:	andcs	r9, r1, #0, 10
   3c468:	strls	r4, [r2], #-1549	; 0xfffff9f3
   3c46c:	stmda	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c470:	svclt	0x003442a8
   3c474:	movwcs	r2, #4864	; 0x1300
   3c478:	bicsvc	lr, r0, #339968	; 0x53000
   3c47c:	bmi	3708a8 <strspn@plt+0x357ea0>
   3c480:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   3c484:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c488:	subsmi	r9, sl, r3, lsl #22
   3c48c:	andlt	sp, r5, r9, lsl #2
   3c490:			; <UNDEFINED> instruction: 0x4602bdf0
   3c494:	strtmi	r4, [fp], -r7, lsl #16
   3c498:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   3c49c:			; <UNDEFINED> instruction: 0xf7e79700
   3c4a0:	pld	[ip, pc, lsl r9]
   3c4a4:	svclt	0x0000e886
   3c4a8:	andeq	r6, r8, r2, lsl r8
   3c4ac:	andeq	r0, r0, r8, asr #4
   3c4b0:	ldrdeq	r6, [r8], -lr
   3c4b4:	andeq	r6, r1, sl, ror r9
   3c4b8:			; <UNDEFINED> instruction: 0x4604b5f0
   3c4bc:	andcc	r4, r1, r3, lsr #26
   3c4c0:	ldrbtmi	fp, [sp], #-131	; 0xffffff7d
   3c4c4:			; <UNDEFINED> instruction: 0xf5b4d00d
   3c4c8:	stmdble	r2, {r7, r8, r9, sl, fp, sp, lr}
   3c4cc:	movweq	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
   3c4d0:	ldmdami	pc, {r0, r1, r4, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
   3c4d4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   3c4d8:	pop	{r0, r1, ip, sp, pc}
   3c4dc:			; <UNDEFINED> instruction: 0xf00a40f0
   3c4e0:	svcmi	0x001cbf5f
   3c4e4:	blmi	74d6e8 <strspn@plt+0x734ce0>
   3c4e8:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   3c4ec:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3c4f0:	andle	r2, fp, r2, lsl #22
   3c4f4:			; <UNDEFINED> instruction: 0x46214819
   3c4f8:			; <UNDEFINED> instruction: 0xf00a4478
   3c4fc:	ldmdavs	r3!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3c500:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3c504:	andsle	r2, pc, r1, lsl #22
   3c508:	andle	r2, r6, r3, lsl #22
   3c50c:			; <UNDEFINED> instruction: 0x46384b14
   3c510:	andlt	r5, r3, fp, ror #17
   3c514:	ldrhtmi	lr, [r0], #141	; 0x8d
   3c518:	blmi	4ce180 <strspn@plt+0x4b5778>
   3c51c:	stmiapl	fp!, {r3, r4, r5, r9, sl, lr}^
   3c520:	pop	{r0, r1, ip, sp, pc}
   3c524:			; <UNDEFINED> instruction: 0x471840f0
   3c528:	beq	fe90ed6c <strspn@plt+0xfe8f6364>
   3c52c:	tstcs	r2, pc, lsl #16
   3c530:	movwls	r4, #5242	; 0x147a
   3c534:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
   3c538:	bmi	3cf174 <strspn@plt+0x3b676c>
   3c53c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
   3c540:			; <UNDEFINED> instruction: 0xf7ff447a
   3c544:			; <UNDEFINED> instruction: 0xe7ceff7b
   3c548:	ldcllt	0, cr11, [r0, #12]!
   3c54c:	muleq	r8, lr, r7
   3c550:			; <UNDEFINED> instruction: 0x00036fba
   3c554:	andeq	lr, r2, r0, lsl r3
   3c558:	andeq	r0, r0, ip, ror #4
   3c55c:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   3c560:	andeq	r0, r0, r8, lsl #7
   3c564:	andeq	r0, r0, r4, ror r2
   3c568:	strdeq	lr, [r2], -r4
   3c56c:	andeq	r8, sl, sl, asr #7
   3c570:	andeq	lr, r2, r6, asr #5
   3c574:			; <UNDEFINED> instruction: 0x0002e4b4
   3c578:	addlt	fp, r7, r0, lsl #10
   3c57c:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3c580:	tstcs	r8, sl, lsl #12
   3c584:	ldmdbmi	r8, {r8, ip, pc}
   3c588:	blge	10d980 <strspn@plt+0xf4f78>
   3c58c:	movwcs	r9, #769	; 0x301
   3c590:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   3c594:	tstls	r5, r9, lsl #16
   3c598:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3c59c:			; <UNDEFINED> instruction: 0xf890f011
   3c5a0:	bmi	4e8ae8 <strspn@plt+0x4d00e0>
   3c5a4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   3c5a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c5ac:	subsmi	r9, sl, r5, lsl #22
   3c5b0:	andlt	sp, r7, r5, lsl r1
   3c5b4:	blx	17a732 <strspn@plt+0x161d2a>
   3c5b8:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3c5bc:			; <UNDEFINED> instruction: 0xff16f00a
   3c5c0:			; <UNDEFINED> instruction: 0xf7ff9803
   3c5c4:	stmdami	fp, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3c5c8:			; <UNDEFINED> instruction: 0xf00a4478
   3c5cc:	stmdals	r4, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   3c5d0:			; <UNDEFINED> instruction: 0xff72f7ff
   3c5d4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   3c5d8:			; <UNDEFINED> instruction: 0xff08f00a
   3c5dc:			; <UNDEFINED> instruction: 0xf7dbe7e1
   3c5e0:	svclt	0x0000efe8
   3c5e4:	ldrdeq	r6, [r8], -r8
   3c5e8:	andeq	r0, r0, r8, asr #4
   3c5ec:			; <UNDEFINED> instruction: 0x000866ba
   3c5f0:	andeq	lr, r2, r2, ror r2
   3c5f4:	andeq	lr, r2, r0, ror r2
   3c5f8:			; <UNDEFINED> instruction: 0x000217b2
   3c5fc:	mvnsmi	lr, sp, lsr #18
   3c600:	tstcc	r1, sp, lsl #12
   3c604:	svclt	0x00084e2e
   3c608:	svccc	0x00fff1b0
   3c60c:	ldrbtmi	fp, [lr], #-132	; 0xffffff7c
   3c610:	andsle	r4, r4, r4, lsl #12
   3c614:	adcmi	r2, fp, #0, 6
   3c618:	addvs	pc, r0, #1325400064	; 0x4f000000
   3c61c:	addmi	fp, r2, #8, 30
   3c620:	vsubl.u8	<illegal reg q14.5>, d0, d4
   3c624:	movwcs	r0, #521	; 0x209
   3c628:	eorle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   3c62c:	strtmi	r4, [r2], -r5, lsr #16
   3c630:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   3c634:	pop	{r2, ip, sp, pc}
   3c638:			; <UNDEFINED> instruction: 0xf00a41f0
   3c63c:	svcmi	0x0022beb1
   3c640:	blmi	8cd844 <strspn@plt+0x8b4e3c>
   3c644:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   3c648:	ldrdcc	pc, [r0], -r8
   3c64c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3c650:	andle	r2, sp, r2, lsl #22
   3c654:			; <UNDEFINED> instruction: 0x462b481e
   3c658:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   3c65c:	cdp2	0, 10, cr15, cr0, cr10, {0}
   3c660:	ldrdcc	pc, [r0], -r8
   3c664:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   3c668:	eorle	r2, r5, r1, lsl #22
   3c66c:	andle	r2, r6, r3, lsl #22
   3c670:			; <UNDEFINED> instruction: 0x46384b18
   3c674:	strdlt	r5, [r4], -r3
   3c678:	ldrhmi	lr, [r0, #141]!	; 0x8d
   3c67c:	blmi	5ce2e4 <strspn@plt+0x5b58dc>
   3c680:	ldmpl	r3!, {r3, r4, r5, r9, sl, lr}^
   3c684:	pop	{r2, ip, sp, pc}
   3c688:			; <UNDEFINED> instruction: 0x471841f0
   3c68c:	beq	fe88e6e0 <strspn@plt+0xfe875cd8>
   3c690:	b	108f2e4 <strspn@plt+0x10768dc>
   3c694:	bmi	510cb0 <strspn@plt+0x4f82a8>
   3c698:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   3c69c:	blmi	4e12a4 <strspn@plt+0x4c889c>
   3c6a0:	ldrbtmi	r3, [sl], #-20	; 0xffffffec
   3c6a4:	andscc	r9, r0, #-2147483648	; 0x80000000
   3c6a8:	ldrbtmi	r0, [fp], #-2729	; 0xfffff557
   3c6ac:	tstcs	lr, r3, lsl #2
   3c6b0:			; <UNDEFINED> instruction: 0xf7ff4607
   3c6b4:	strb	pc, [r4, r3, asr #29]	; <UNPREDICTABLE>
   3c6b8:	pop	{r2, ip, sp, pc}
   3c6bc:	svclt	0x000081f0
   3c6c0:	andeq	r6, r8, r2, asr r6
   3c6c4:	andeq	r8, r1, sl, asr #15
   3c6c8:	andeq	lr, r2, r4, lsl #4
   3c6cc:	andeq	r0, r0, ip, ror #4
   3c6d0:	andeq	r8, r1, r2, lsr #15
   3c6d4:	andeq	r0, r0, r8, lsl #7
   3c6d8:	andeq	r0, r0, r4, ror r2
   3c6dc:	andeq	r8, sl, r8, ror #4
   3c6e0:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   3c6e4:	andeq	lr, r2, r2, asr r3
   3c6e8:	andeq	lr, r2, sl, lsr #3
   3c6ec:	addlt	fp, r9, r0, lsl #10
   3c6f0:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3c6f4:	tstcs	r0, sl, lsl #12
   3c6f8:	ldmdbmi	r9, {r8, ip, pc}
   3c6fc:	blge	cdaf4 <strspn@plt+0xb50ec>
   3c700:	movwcs	r9, #769	; 0x301
   3c704:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   3c708:	tstls	r7, r9, lsl #16
   3c70c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3c710:			; <UNDEFINED> instruction: 0xffd6f010
   3c714:	bmi	528c5c <strspn@plt+0x510254>
   3c718:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   3c71c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c720:	subsmi	r9, sl, r7, lsl #22
   3c724:	andlt	sp, r9, r7, lsl r1
   3c728:	blx	17a8a6 <strspn@plt+0x161e9e>
   3c72c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   3c730:	cdp2	0, 5, cr15, cr12, cr10, {0}
   3c734:	ldrdeq	lr, [r2, -sp]
   3c738:			; <UNDEFINED> instruction: 0xff60f7ff
   3c73c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   3c740:	cdp2	0, 5, cr15, cr4, cr10, {0}
   3c744:	ldrdeq	lr, [r4, -sp]
   3c748:			; <UNDEFINED> instruction: 0xff58f7ff
   3c74c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   3c750:	cdp2	0, 4, cr15, cr12, cr10, {0}
   3c754:			; <UNDEFINED> instruction: 0xf7dbe7df
   3c758:	svclt	0x0000ef2c
   3c75c:	andeq	r6, r8, r4, ror #10
   3c760:	andeq	r0, r0, r8, asr #4
   3c764:	andeq	r6, r8, r6, asr #10
   3c768:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   3c76c:	strdeq	lr, [r2], -sl
   3c770:	andeq	r1, r2, sl, lsr r6
   3c774:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3c778:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   3c77c:	tstle	r0, r2, lsl #1
   3c780:	ldrmi	r4, [r9], -fp, lsl #24
   3c784:	movwls	r4, #6667	; 0x1a0b
   3c788:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   3c78c:	strls	r6, [r0], #-2368	; 0xfffff6c0
   3c790:			; <UNDEFINED> instruction: 0xffacf013
   3c794:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   3c798:	cdp2	0, 2, cr15, cr8, cr10, {0}
   3c79c:	andlt	r2, r2, r0
   3c7a0:	stmibvs	r1, {r4, r8, sl, fp, ip, sp, pc}
   3c7a4:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3c7a8:	andlt	r2, r2, r0
   3c7ac:	svclt	0x0000bd10
   3c7b0:	andeq	r3, r7, ip, lsl #2
   3c7b4:	strdeq	lr, [r2], -sl
   3c7b8:	andeq	sl, r4, lr, lsr #6
   3c7bc:	addlt	fp, r2, r0, lsl r5
   3c7c0:	strmi	r4, [r4], -fp, lsl #20
   3c7c4:	movwcs	r6, #2368	; 0x940
   3c7c8:	andls	r4, r0, #2046820352	; 0x7a000000
   3c7cc:	ldrmi	r4, [r9], -r9, lsl #20
   3c7d0:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   3c7d4:			; <UNDEFINED> instruction: 0xff8af013
   3c7d8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3c7dc:	cdp2	0, 0, cr15, cr6, cr10, {0}
   3c7e0:	stmibvs	r1!, {r5, r9, sl, lr}
   3c7e4:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3c7e8:	andlt	r2, r2, r0, asr #32
   3c7ec:	svclt	0x0000bd10
   3c7f0:	andeq	r3, r7, ip, asr #1
   3c7f4:	strheq	lr, [r2], -r2
   3c7f8:	andeq	sl, r4, sl, ror #5
   3c7fc:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   3c800:	streq	pc, [r4, #-19]	; 0xffffffed
   3c804:	strmi	fp, [r4], -r2, lsl #1
   3c808:	stmdbvs	r1, {r1, r2, r3, r4, r8, ip, lr, pc}^
   3c80c:	mrcmi	8, 0, r4, cr2, cr1, {0}
   3c810:			; <UNDEFINED> instruction: 0xf00a4478
   3c814:	bmi	4bbf30 <strspn@plt+0x4a3528>
   3c818:			; <UNDEFINED> instruction: 0x462b447e
   3c81c:	andls	r4, r0, #2046820352	; 0x7a000000
   3c820:	strtmi	r4, [r9], -pc, lsl #20
   3c824:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   3c828:			; <UNDEFINED> instruction: 0xf01369a0
   3c82c:	shsaxmi	pc, r0, pc	; <UNPREDICTABLE>
   3c830:	ldc2l	0, cr15, [ip, #40]	; 0x28
   3c834:	strtmi	r6, [r0], -r1, ror #19
   3c838:			; <UNDEFINED> instruction: 0xff58f7ff
   3c83c:			; <UNDEFINED> instruction: 0xf00a4630
   3c840:	ldrdcs	pc, [r0], -r5
   3c844:	ldcllt	0, cr11, [r0, #-8]!
   3c848:			; <UNDEFINED> instruction: 0xf7ff6a01
   3c84c:	andcs	pc, r0, pc, asr #30
   3c850:	ldcllt	0, cr11, [r0, #-8]!
   3c854:	andeq	pc, r1, ip, asr #8
   3c858:	andeq	sl, r4, ip, lsr #5
   3c85c:	andeq	r3, r7, r8, ror r0
   3c860:	andeq	lr, r2, lr, asr r0
   3c864:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3c868:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   3c86c:	tstle	r1, r2, lsl #1
   3c870:	ldrmi	r4, [r9], -fp, lsl #24
   3c874:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
   3c878:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   3c87c:	strcc	r6, [ip], #-2368	; 0xfffff6c0
   3c880:			; <UNDEFINED> instruction: 0xf0139400
   3c884:	stmdami	r8, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   3c888:			; <UNDEFINED> instruction: 0xf00a4478
   3c88c:	andcs	pc, r0, pc, lsr #27
   3c890:	ldclt	0, cr11, [r0, #-8]
   3c894:			; <UNDEFINED> instruction: 0xf7fc6981
   3c898:			; <UNDEFINED> instruction: 0x2000ffbd
   3c89c:	ldclt	0, cr11, [r0, #-8]
   3c8a0:	andeq	r3, r7, lr, lsl r0
   3c8a4:	andeq	lr, r2, r6, lsl r0
   3c8a8:	andeq	sl, r4, ip, lsr r2
   3c8ac:	movwcs	r4, #2571	; 0xa0b
   3c8b0:	addlt	fp, r2, r0, lsl r5
   3c8b4:			; <UNDEFINED> instruction: 0x4604447a
   3c8b8:	stmdbvs	r0, {r3, r4, r9, ip, sp}^
   3c8bc:	movwcs	lr, #2509	; 0x9cd
   3c8c0:	bmi	20e12c <strspn@plt+0x1f5724>
   3c8c4:			; <UNDEFINED> instruction: 0xf013447a
   3c8c8:	stmdami	r6, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3c8cc:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   3c8d0:	stc2l	0, cr15, [r6, #-40]!	; 0xffffffd8
   3c8d4:	andlt	r2, r2, r0, asr #32
   3c8d8:	svclt	0x0000bd10
   3c8dc:	andeq	r2, r7, r0, ror #31
   3c8e0:	ldrdeq	sp, [r2], -r8
   3c8e4:	andeq	sl, r1, lr, asr #13
   3c8e8:	movwcs	r4, #2571	; 0xa0b
   3c8ec:	addlt	fp, r2, r0, lsl r5
   3c8f0:			; <UNDEFINED> instruction: 0x4604447a
   3c8f4:	stmdbvs	r0, {r3, r4, r9, ip, sp}^
   3c8f8:	movwcs	lr, #2509	; 0x9cd
   3c8fc:	bmi	20e168 <strspn@plt+0x1f5760>
   3c900:			; <UNDEFINED> instruction: 0xf013447a
   3c904:	stmdami	r6, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3c908:	andne	lr, r6, #212, 18	; 0x350000
   3c90c:			; <UNDEFINED> instruction: 0xf00a4478
   3c910:	subcs	pc, r0, r7, asr #26
   3c914:	ldclt	0, cr11, [r0, #-8]
   3c918:	andeq	r2, r7, r4, lsr #31
   3c91c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   3c920:	andeq	sl, r1, ip, lsl #13
   3c924:	mvnsmi	lr, #737280	; 0xb4000
   3c928:	ldrbtmi	r4, [sp], #-3349	; 0xfffff2eb
   3c92c:	adclt	r6, r7, #44, 16	; 0x2c0000
   3c930:	ldmdale	pc, {r2, r3, r4, r5, r7, r9, lr}	; <UNPREDICTABLE>
   3c934:			; <UNDEFINED> instruction: 0x3601e9d5
   3c938:	ldrtmi	r4, [r9], r0, lsl #13
   3c93c:	mulle	r8, ip, r2
   3c940:	strcc	r4, [r1], #-2832	; 0xfffff4f0
   3c944:			; <UNDEFINED> instruction: 0xf8464648
   3c948:	ldrbtmi	r8, [fp], #-39	; 0xffffffd9
   3c94c:	pop	{r2, r3, r4, sp, lr}
   3c950:	andcs	r8, r4, #248, 6	; 0xe0000003
   3c954:	stmiane	r9!, {r4, r5, r9, sl, lr}
   3c958:			; <UNDEFINED> instruction: 0xf928f015
   3c95c:	tstcs	r0, sl, ror #16
   3c960:	addseq	r1, r2, r2, lsl fp
   3c964:	bl	4e184 <strspn@plt+0x3577c>
   3c968:	adcvs	r0, lr, r4, lsl #1
   3c96c:	svc	0x0072f7db
   3c970:	strb	r6, [r5, ip, lsr #16]!
   3c974:	stmdami	r5, {r2, r8, fp, lr}
   3c978:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3c97c:	cdp2	7, 11, cr15, cr0, cr6, {7}
   3c980:	andeq	r8, sl, sl
   3c984:	andeq	r7, sl, sl, ror #31
   3c988:	ldrdeq	lr, [r2], -r8
   3c98c:	muleq	r2, sl, r0
   3c990:	blmi	269db8 <strspn@plt+0x2513b0>
   3c994:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3c998:	andle	r4, r3, #144, 4
   3c99c:			; <UNDEFINED> instruction: 0xf853689b
   3c9a0:	stclt	0, cr0, [r8, #-128]	; 0xffffff80
   3c9a4:	stmdami	r5, {r2, r8, fp, lr}
   3c9a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3c9ac:			; <UNDEFINED> instruction: 0xf7e6310c
   3c9b0:	svclt	0x0000fe97
   3c9b4:	andeq	r7, sl, r0, lsr #31
   3c9b8:	andeq	lr, r2, r8, lsr #1
   3c9bc:	andeq	lr, r2, r6, lsl #1
   3c9c0:	blmi	3cf1fc <strspn@plt+0x3b67f4>
   3c9c4:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   3c9c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3c9cc:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   3c9d0:			; <UNDEFINED> instruction: 0xf04f9301
   3c9d4:			; <UNDEFINED> instruction: 0xf00c0300
   3c9d8:	tstlt	r0, fp, ror #26	; <UNPREDICTABLE>
   3c9dc:	bmi	2629e4 <strspn@plt+0x249fdc>
   3c9e0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3c9e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c9e8:	subsmi	r9, sl, r1, lsl #22
   3c9ec:	andlt	sp, r3, r2, lsl #2
   3c9f0:	blx	17ab6e <strspn@plt+0x162166>
   3c9f4:	ldcl	7, cr15, [ip, #876]	; 0x36c
   3c9f8:	muleq	r8, ip, r2
   3c9fc:	andeq	r0, r0, r8, asr #4
   3ca00:	andeq	r6, r8, lr, ror r2
   3ca04:			; <UNDEFINED> instruction: 0x4605b538
   3ca08:			; <UNDEFINED> instruction: 0xffdaf7ff
   3ca0c:	subcs	fp, r0, r8, lsl #18
   3ca10:			; <UNDEFINED> instruction: 0x4604bd38
   3ca14:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3ca18:	stc2l	0, cr15, [r8], #40	; 0x28
   3ca1c:	mvneq	pc, r4, lsl #2
   3ca20:			; <UNDEFINED> instruction: 0xf0054628
   3ca24:	stmdami	r4, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   3ca28:			; <UNDEFINED> instruction: 0xf00a4478
   3ca2c:	ldrdcs	pc, [r0], #-207	; 0xffffff31
   3ca30:	svclt	0x0000bd38
   3ca34:	andeq	lr, r2, r2, asr r0
   3ca38:	andeq	r1, r2, r0, ror #6
   3ca3c:			; <UNDEFINED> instruction: 0x460cb530
   3ca40:	andcc	lr, r3, #212, 18	; 0x350000
   3ca44:	stmdbvs	r9, {r0, r2, r7, ip, sp, pc}^
   3ca48:	stmdami	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   3ca4c:	stmib	sp, {r8, r9, ip, pc}^
   3ca50:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   3ca54:	movwcs	lr, #6612	; 0x19d4
   3ca58:			; <UNDEFINED> instruction: 0xf00a6821
   3ca5c:	stmdavs	fp!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
   3ca60:	strle	r0, [r9], #-1947	; 0xfffff865
   3ca64:	ldmib	r4, {r0, r3, fp, lr}^
   3ca68:	stmibvs	r1!, {r0, r1, r2, r8, r9, sp}
   3ca6c:	andlt	r4, r5, r8, ror r4
   3ca70:	ldrhtmi	lr, [r0], -sp
   3ca74:	ldclt	0, cr15, [r4], {10}
   3ca78:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3ca7c:	pop	{r0, r2, ip, sp, pc}
   3ca80:			; <UNDEFINED> instruction: 0xf00a4030
   3ca84:	svclt	0x0000bcb3
   3ca88:	andeq	lr, r2, lr, lsl r0
   3ca8c:	andeq	lr, r2, ip, asr #32
   3ca90:	andeq	r9, r4, r6, ror #3
   3ca94:			; <UNDEFINED> instruction: 0x4604b570
   3ca98:	ldrmi	r4, [r5], -r8, lsl #17
   3ca9c:	vpmax.s8	d20, d23, d8
   3caa0:	ldrbtmi	r0, [r8], #-779	; 0xfffffcf5
   3caa4:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   3caa8:	umullslt	r4, r0, r9, r2
   3caac:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   3cab0:			; <UNDEFINED> instruction: 0xf04f920f
   3cab4:			; <UNDEFINED> instruction: 0xf0000200
   3cab8:	ldmdale	sl, {r0, r1, r3, r4, r6, r7, pc}
   3cabc:	tsteq	r2, #1879048196	; 0x70000004	; <UNPREDICTABLE>
   3cac0:	tsteq	ip, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   3cac4:			; <UNDEFINED> instruction: 0xf0004299
   3cac8:	ldmdble	sp, {r0, r1, r4, r5, r7, pc}^
   3cacc:	movweq	pc, #62023	; 0xf247	; <UNPREDICTABLE>
   3cad0:	msreq	CPSR_f, #196, 4	; 0x4000000c
   3cad4:	mlale	r4, r9, r2, r4
   3cad8:	subcs	sp, r0, r5, lsr r9
   3cadc:	blmi	1e4f4c8 <strspn@plt+0x1e36ac0>
   3cae0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cae4:	blls	416b54 <strspn@plt+0x3fe14c>
   3cae8:			; <UNDEFINED> instruction: 0xf040405a
   3caec:	andslt	r8, r0, r4, ror #1
   3caf0:	vmla.f32	<illegal reg q13.5>, <illegal reg q3.5>, q8
   3caf4:	vrsra.s8	d16, d1, #8
   3caf8:	addsmi	r0, r9, #28, 6	; 0x70000000
   3cafc:	addshi	pc, r3, r0
   3cb00:	vmla.i8	<illegal reg q14.5>, <illegal reg q3.5>, <illegal reg q8.5>
   3cb04:	vsubw.s8	q8, q4, d9
   3cb08:	addsmi	r0, r9, #36, 6	; 0x90000000
   3cb0c:	vmul.i8	<illegal reg q14.5>, <illegal reg q3.5>, q0
   3cb10:	vrsra.s8	d16, d0, #8
   3cb14:	addsmi	r0, r9, #40, 6	; 0xa0000000
   3cb18:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   3cb1c:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   3cb20:	stmdami	r9!, {r2, r3, r4, r6, r7, ip, lr, pc}^
   3cb24:			; <UNDEFINED> instruction: 0xf00a4478
   3cb28:	blge	1bbcb4 <strspn@plt+0x1a32ac>
   3cb2c:	movwls	r2, #4392	; 0x1128
   3cb30:	movwcs	r4, #1578	; 0x62a
   3cb34:	tstls	r0, r0, lsr #12
   3cb38:	stc2l	0, cr15, [r2, #64]	; 0x40
   3cb3c:			; <UNDEFINED> instruction: 0xf0002800
   3cb40:	addcs	r8, r0, r8, lsr #1
   3cb44:	vabd.s8	q15, <illegal reg q11.5>, q5
   3cb48:	vsubw.s8	q8, q2, d7
   3cb4c:	addsmi	r0, r9, #36, 6	; 0x90000000
   3cb50:	vhadd.s8	d29, d7, d5
   3cb54:	vsubw.s8	q8, q2, d10
   3cb58:	addsmi	r0, r9, #36, 6	; 0x90000000
   3cb5c:	ldmdami	fp, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   3cb60:	ldrbtmi	sl, [r8], #-3589	; 0xfffff1fb
   3cb64:	mcrr2	0, 0, pc, r2, cr10	; <UNPREDICTABLE>
   3cb68:	strtmi	r2, [sl], -r4, lsr #2
   3cb6c:	strtmi	r2, [r0], -r0, lsl #6
   3cb70:	tstls	r0, r1, lsl #12
   3cb74:	stc2	0, cr15, [r4, #64]!	; 0x40
   3cb78:	mvnle	r2, r0, lsl #16
   3cb7c:	andeq	pc, r8, r4, lsl #2
   3cb80:			; <UNDEFINED> instruction: 0xf7ff4631
   3cb84:			; <UNDEFINED> instruction: 0xe7dcff5b
   3cb88:	movweq	pc, #49735	; 0xc247	; <UNPREDICTABLE>
   3cb8c:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   3cb90:	mulle	r6, r9, r2
   3cb94:	vmul.i8	d29, d7, d20
   3cb98:	vsubw.s8	q8, q2, d14
   3cb9c:	addsmi	r0, r9, #4, 6	; 0x10000000
   3cba0:	stmdami	fp, {r0, r1, r3, r4, r7, r8, ip, lr, pc}^
   3cba4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3cba8:	blx	ffef8bda <strspn@plt+0xffee01d2>
   3cbac:	ldr	r2, [r5, r0, lsl #1]
   3cbb0:	movweq	pc, #29255	; 0x7247	; <UNPREDICTABLE>
   3cbb4:	msreq	CPSR_s, #200, 4	; 0x8000000c
   3cbb8:	stmible	lr, {r0, r3, r4, r7, r9, lr}
   3cbbc:			; <UNDEFINED> instruction: 0xf0136823
   3cbc0:	bicle	r0, ip, r4
   3cbc4:	vabd.s8	d30, d23, d10
   3cbc8:	vsubw.s8	q8, q4, d13
   3cbcc:	addsmi	r0, r9, #4, 6	; 0x10000000
   3cbd0:	vhadd.s8	<illegal reg q14.5>, <illegal reg q3.5>, q7
   3cbd4:	vrsra.s8	d16, d3, #8
   3cbd8:	addsmi	r0, r9, #4, 6	; 0x10000000
   3cbdc:	svcge	0x007df47f
   3cbe0:			; <UNDEFINED> instruction: 0xf0136823
   3cbe4:			; <UNDEFINED> instruction: 0xf43f0004
   3cbe8:	ldmdami	sl!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   3cbec:			; <UNDEFINED> instruction: 0xf00a4478
   3cbf0:	bmi	ebbbec <strspn@plt+0xea31e4>
   3cbf4:	strtmi	r4, [r0], -r9, lsr #12
   3cbf8:			; <UNDEFINED> instruction: 0xf010447a
   3cbfc:			; <UNDEFINED> instruction: 0xe7a0fd77
   3cc00:	mvnmi	pc, r1, lsr #11
   3cc04:	ldmdbcs	r3, {r0, r8, fp, ip, sp}
   3cc08:	svcge	0x0067f63f
   3cc0c:	vhsub.s8	d18, d12, d1
   3cc10:	blx	bd914 <strspn@plt+0xa4f0c>
   3cc14:	vaddw.s8	<illegal reg q15.5>, q0, d1
   3cc18:	andmi	r0, fp, r8, lsl #6
   3cc1c:	svclt	0x000c2b00
   3cc20:	addcs	r2, r0, r0, asr #32
   3cc24:	stmdavs	r3!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   3cc28:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   3cc2c:	svcge	0x0056f43f
   3cc30:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   3cc34:	blx	ff6f8c66 <strspn@plt+0xff6e025e>
   3cc38:	tstcs	ip, r5, lsl #22
   3cc3c:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   3cc40:	strtmi	r1, [r0], -r0, lsl #6
   3cc44:			; <UNDEFINED> instruction: 0xf0102300
   3cc48:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   3cc4c:	svcge	0x0079f47f
   3cc50:	ldrdne	lr, [sl], -sp
   3cc54:	andcc	lr, r8, #3620864	; 0x374000
   3cc58:	andne	lr, r2, sp, asr #19
   3cc5c:	stmib	sp, {r5, fp, lr}^
   3cc60:	stmdbls	r5, {r9, ip, sp}
   3cc64:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
   3cc68:			; <UNDEFINED> instruction: 0xf00a2306
   3cc6c:			; <UNDEFINED> instruction: 0xe768fb99
   3cc70:			; <UNDEFINED> instruction: 0xf0136823
   3cc74:			; <UNDEFINED> instruction: 0xf43f0004
   3cc78:	ldmdami	sl, {r0, r4, r5, r8, r9, sl, fp, sp, pc}
   3cc7c:			; <UNDEFINED> instruction: 0xf00a4478
   3cc80:	bmi	6bbb5c <strspn@plt+0x6a3154>
   3cc84:	strtmi	r4, [r0], -r9, lsr #12
   3cc88:			; <UNDEFINED> instruction: 0xf010447a
   3cc8c:	addcs	pc, r0, pc, lsr #26
   3cc90:	ldmdami	r6, {r2, r5, r8, r9, sl, sp, lr, pc}
   3cc94:	mulscs	r5, sp, r8
   3cc98:	mulsne	r4, sp, r8
   3cc9c:			; <UNDEFINED> instruction: 0xf00a4478
   3cca0:			; <UNDEFINED> instruction: 0xf104fb7f
   3cca4:	stmdbge	r6, {r3}
   3cca8:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3ccac:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   3ccb0:	blx	fe778ce2 <strspn@plt+0xfe7602da>
   3ccb4:			; <UNDEFINED> instruction: 0xf7dbe745
   3ccb8:	svclt	0x0000ec7c
   3ccbc:			; <UNDEFINED> instruction: 0x000861be
   3ccc0:	andeq	r0, r0, r8, asr #4
   3ccc4:	andeq	r6, r8, r0, lsl #3
   3ccc8:	andeq	r9, r4, r0, lsr #31
   3cccc:	andeq	r9, r4, r2, ror #30
   3ccd0:	andeq	r6, r1, r6, lsl #10
   3ccd4:	ldrdeq	r9, [r4], -r8
   3ccd8:	andeq	lr, r1, r4, ror #27
   3ccdc:	muleq	r4, r2, lr
   3cce0:	muleq	r2, ip, lr
   3cce4:	andeq	r9, r4, r8, asr #28
   3cce8:	andeq	r6, r3, r8, lsl #16
   3ccec:	andeq	sp, r2, r4, asr #28
   3ccf0:	ldrdeq	r1, [r2], -sl
   3ccf4:	addlt	fp, r2, r0, lsl r5
   3ccf8:	strcs	r7, [r0], #-2075	; 0xfffff7e5
   3ccfc:			; <UNDEFINED> instruction: 0xf0069400
   3cd00:	ldrdcs	pc, [r1], -sp
   3cd04:	ldclt	0, cr11, [r0, #-8]
   3cd08:	bcs	42a150 <strspn@plt+0x411748>
   3cd0c:	addlt	r4, ip, sl, lsr #24
   3cd10:	svclt	0x00984b2a
   3cd14:	ldrbtmi	r2, [ip], #-0
   3cd18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3cd1c:			; <UNDEFINED> instruction: 0xf04f930b
   3cd20:	stmdale	r9, {r8, r9}
   3cd24:	blmi	98f5c4 <strspn@plt+0x976bbc>
   3cd28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cd2c:	blls	316d9c <strspn@plt+0x2fe394>
   3cd30:	teqle	lr, sl, asr r0
   3cd34:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   3cd38:	strmi	sl, [sl], -r7, lsl #22
   3cd3c:	stmib	sp, {r4, r8, sp}^
   3cd40:	movwcs	r1, #768	; 0x300
   3cd44:	ldc2	0, cr15, [ip], #64	; 0x40
   3cd48:	tstlt	r8, r4, lsl #12
   3cd4c:	strb	r2, [r9, r1]!
   3cd50:	ldmdami	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
   3cd54:	ldmdbmi	sp, {r2, r3, r4, r9, fp, lr}
   3cd58:	movwls	r4, #1144	; 0x478
   3cd5c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3cd60:	andls	r9, r3, r1, lsl #8
   3cd64:	blx	778d96 <strspn@plt+0x76038e>
   3cd68:	stmdals	r3, {r3, r8, r9, fp, ip, pc}
   3cd6c:	bmi	68f1d4 <strspn@plt+0x6767cc>
   3cd70:	movwls	r4, #1145	; 0x479
   3cd74:	strls	r4, [r1], #-1146	; 0xfffffb86
   3cd78:	tstls	r3, r5
   3cd7c:	blx	478dae <strspn@plt+0x4603a6>
   3cd80:	stmdbls	r3, {r0, r3, r8, r9, fp, ip, pc}
   3cd84:	bmi	562da0 <strspn@plt+0x54a398>
   3cd88:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3cd8c:	tstls	r4, r1, lsl #8
   3cd90:			; <UNDEFINED> instruction: 0xf00a9003
   3cd94:	blls	2fb9b0 <strspn@plt+0x2e2fa8>
   3cd98:	ldmib	sp, {r4, r9, fp, lr}^
   3cd9c:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   3cda0:	strcc	lr, [r0], #-2509	; 0xfffff633
   3cda4:	blx	fff78dd4 <strspn@plt+0xfff603cc>
   3cda8:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3cdac:	blx	ffe78ddc <strspn@plt+0xffe603d4>
   3cdb0:			; <UNDEFINED> instruction: 0xf7dbe7cc
   3cdb4:	svclt	0x0000ebfe
   3cdb8:	andeq	r5, r8, sl, asr #30
   3cdbc:	andeq	r0, r0, r8, asr #4
   3cdc0:	andeq	r5, r8, r8, lsr pc
   3cdc4:			; <UNDEFINED> instruction: 0x00015eb4
   3cdc8:	andeq	sp, r2, r8, lsl #28
   3cdcc:	andeq	r7, r2, sl, asr #27
   3cdd0:	andeq	r9, r4, r4, asr sp
   3cdd4:	andeq	sp, r2, r0, lsl #28
   3cdd8:	strdeq	sp, [r2], -r6
   3cddc:	andeq	r7, r2, lr, ror #13
   3cde0:	ldrdeq	r0, [r2], -lr
   3cde4:	bcs	12a22c <strspn@plt+0x111824>
   3cde8:	addlt	r4, r4, r7, lsl ip
   3cdec:	svclt	0x00984b17
   3cdf0:	ldrbtmi	r2, [ip], #-0
   3cdf4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3cdf8:			; <UNDEFINED> instruction: 0xf04f9303
   3cdfc:	stmdale	r9, {r8, r9}
   3ce00:	blmi	4cf654 <strspn@plt+0x4b6c4c>
   3ce04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ce08:	blls	116e78 <strspn@plt+0xfe470>
   3ce0c:	tstle	r8, sl, asr r0
   3ce10:	ldclt	0, cr11, [r0, #-16]
   3ce14:	strmi	sl, [sl], -r2, lsl #22
   3ce18:	stmib	sp, {r2, r8, sp}^
   3ce1c:	movwcs	r1, #768	; 0x300
   3ce20:	mcrr2	0, 1, pc, lr, cr0	; <UNPREDICTABLE>
   3ce24:	andcs	fp, r1, r8, lsl #2
   3ce28:	stcmi	7, cr14, [sl], {234}	; 0xea
   3ce2c:	bmi	2ce640 <strspn@plt+0x2b5c38>
   3ce30:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
   3ce34:	ldrbtmi	r9, [sl], #-1
   3ce38:	strls	r9, [r0], #-2050	; 0xfffff7fe
   3ce3c:	blx	ffa78e94 <strspn@plt+0xffa6048c>
   3ce40:			; <UNDEFINED> instruction: 0xf7dbe7f1
   3ce44:	svclt	0x0000ebb6
   3ce48:	andeq	r5, r8, lr, ror #28
   3ce4c:	andeq	r0, r0, r8, asr #4
   3ce50:	andeq	r5, r8, ip, asr lr
   3ce54:	strdeq	r2, [r7], -sl
   3ce58:	andeq	sp, r2, r2, asr sp
   3ce5c:	svcmi	0x00f0e92d
   3ce60:	mrrcmi	6, 1, r4, r8, cr14
   3ce64:	svcmi	0x0058b089
   3ce68:	blmi	164e8c0 <strspn@plt+0x1635eb8>
   3ce6c:	bmi	164e064 <strspn@plt+0x163565c>
   3ce70:	ldmdbmi	r8, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   3ce74:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   3ce78:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   3ce7c:			; <UNDEFINED> instruction: 0x46054479
   3ce80:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   3ce84:			; <UNDEFINED> instruction: 0xf04f9307
   3ce88:			; <UNDEFINED> instruction: 0xf8dd0300
   3ce8c:	strcs	r8, [r0], #-72	; 0xffffffb8
   3ce90:			; <UNDEFINED> instruction: 0xf8c99405
   3ce94:			; <UNDEFINED> instruction: 0xf88d4004
   3ce98:			; <UNDEFINED> instruction: 0xf00ac014
   3ce9c:	bmi	13fb8a8 <strspn@plt+0x13e2ea0>
   3cea0:			; <UNDEFINED> instruction: 0xf8df4623
   3cea4:	tstcs	r0, r8, lsr r1
   3cea8:	strls	r4, [r1], #-1146	; 0xfffffb86
   3ceac:	teqge	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ceb0:	andcs	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   3ceb4:			; <UNDEFINED> instruction: 0xf89d44fa
   3ceb8:	andls	r0, r0, #20
   3cebc:	ldrbtmi	r4, [sl], #-2633	; 0xfffff5b7
   3cec0:	ldc2	0, cr15, [r4], {19}
   3cec4:			; <UNDEFINED> instruction: 0xf00a4650
   3cec8:			; <UNDEFINED> instruction: 0xf1b8fa91
   3cecc:	ldmdble	sl, {r0, r1, r2, r8, r9, sl, fp}
   3ced0:	andseq	pc, r5, #1073741827	; 0x40000003
   3ced4:	tstcs	r7, r3, lsr #12
   3ced8:	stmib	sp, {r3, r5, r9, sl, lr}^
   3cedc:	lfmne	f1, 2, [r2], #-0
   3cee0:	blx	ffbf8f2a <strspn@plt+0xffbe0522>
   3cee4:	orrslt	r4, r8, r4, lsl #12
   3cee8:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   3ceec:	blx	1ff8f1c <strspn@plt+0x1fe0514>
   3cef0:	blmi	dcf7f0 <strspn@plt+0xdb6de8>
   3cef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cef8:	blls	216f68 <strspn@plt+0x1fe560>
   3cefc:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
   3cf00:	pop	{r0, r3, ip, sp, pc}
   3cf04:	ldmdami	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cf08:			; <UNDEFINED> instruction: 0xf00a4478
   3cf0c:	strb	pc, [fp, pc, ror #20]!	; <UNPREDICTABLE>
   3cf10:	mulseq	r5, sp, r8
   3cf14:	bmi	e0531c <strspn@plt+0xdec914>
   3cf18:	ldrsblt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   3cf1c:	smlabteq	r0, sp, r9, lr
   3cf20:	ldmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
   3cf24:	ldmdami	r6!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   3cf28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3cf2c:	blx	e78f5c <strspn@plt+0xe60554>
   3cf30:			; <UNDEFINED> instruction: 0x46514a34
   3cf34:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   3cf38:	blx	cf8f68 <strspn@plt+0xce0560>
   3cf3c:			; <UNDEFINED> instruction: 0x46234a32
   3cf40:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3cf44:	mulseq	r6, sp, r8
   3cf48:	strlt	lr, [r0], #-2509	; 0xfffff633
   3cf4c:	blx	1878fa4 <strspn@plt+0x186059c>
   3cf50:	ldrbmi	r4, [r1], -lr, lsr #20
   3cf54:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   3cf58:	blx	8f8f88 <strspn@plt+0x8e0580>
   3cf5c:			; <UNDEFINED> instruction: 0xf10b4623
   3cf60:	tstcs	r0, ip, lsl #4
   3cf64:	strtmi	r9, [r2], -r0, lsl #4
   3cf68:	mulseq	r7, sp, r8
   3cf6c:			; <UNDEFINED> instruction: 0xf0139401
   3cf70:	bmi	a3be6c <strspn@plt+0xa23464>
   3cf74:			; <UNDEFINED> instruction: 0x46384651
   3cf78:			; <UNDEFINED> instruction: 0xf00a447a
   3cf7c:	stmdals	r6, {r0, r4, r9, fp, ip, sp, lr, pc}
   3cf80:	stc2	7, cr15, [r0], {250}	; 0xfa
   3cf84:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   3cf88:	blx	c78fb8 <strspn@plt+0xc605b0>
   3cf8c:	svceq	0x0008f1b8
   3cf90:	svcmi	0x0021d0ae
   3cf94:	stcmi	6, cr4, [r1], #-320	; 0xfffffec0
   3cf98:	blx	a78fc8 <strspn@plt+0xa605c0>
   3cf9c:			; <UNDEFINED> instruction: 0x4628447f
   3cfa0:	strcs	r4, [fp, #-1148]	; 0xfffffb84
   3cfa4:	tsteq	r8, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
   3cfa8:	andeq	pc, r8, #168, 2	; 0x2a
   3cfac:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   3cfb0:	andls	pc, ip, sp, asr #17
   3cfb4:	strls	r9, [r0], #-1793	; 0xfffff8ff
   3cfb8:			; <UNDEFINED> instruction: 0xf7f69502
   3cfbc:	ldr	pc, [r7, r9, lsr #21]
   3cfc0:	b	ffdfaf34 <strspn@plt+0xffde252c>
   3cfc4:	strdeq	r5, [r8], -r4
   3cfc8:	andeq	r5, r1, ip, lsl #28
   3cfcc:	andeq	r0, r0, r8, asr #4
   3cfd0:	andeq	sp, r2, sl, lsl sp
   3cfd4:	andeq	r7, r2, ip, lsr #25
   3cfd8:			; <UNDEFINED> instruction: 0x00085db8
   3cfdc:	muleq	r0, r4, r3
   3cfe0:	andeq	r9, r4, r0, lsl ip
   3cfe4:	andeq	r2, r2, lr, asr #5
   3cfe8:	muleq	r2, lr, lr
   3cfec:	andeq	r5, r8, ip, ror #26
   3cff0:	andeq	r6, r1, r4, lsl #5
   3cff4:	andeq	sp, r2, r0, lsl #25
   3cff8:	andeq	r2, r7, r8, lsl #22
   3cffc:	andeq	r5, r3, r4, lsr #30
   3d000:	andeq	r5, r1, r2, ror #25
   3d004:	andeq	sp, r2, sl, ror ip
   3d008:	andeq	sp, r2, r6, asr #24
   3d00c:	andeq	sp, r2, r6, ror #24
   3d010:	andeq	sp, r2, r0, asr ip
   3d014:	andeq	r0, r2, r2, lsl #28
   3d018:	andeq	r2, r8, r0, ror lr
   3d01c:	andeq	sp, r2, r4, lsr ip
   3d020:	addlt	fp, r2, r0, lsl r5
   3d024:	strcs	r7, [r0], #-2075	; 0xfffff7e5
   3d028:			; <UNDEFINED> instruction: 0xf0069400
   3d02c:	andcs	pc, r1, r7, asr #26
   3d030:	ldclt	0, cr11, [r0, #-8]
   3d034:	svcmi	0x00f0e92d
   3d038:	mrrcmi	6, 1, r4, r1, cr14
   3d03c:			; <UNDEFINED> instruction: 0xf8dfb089
   3d040:	ldrmi	r9, [r4], r4, asr #2
   3d044:	ldrbtmi	r4, [ip], #-2896	; 0xfffff4b0
   3d048:	ldrbtmi	r4, [r9], #2640	; 0xa50
   3d04c:	svcge	0x00044950
   3d050:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   3d054:			; <UNDEFINED> instruction: 0x46054479
   3d058:	ldmdavs	fp, {r3, r6, r9, sl, lr}
   3d05c:			; <UNDEFINED> instruction: 0xf04f9307
   3d060:			; <UNDEFINED> instruction: 0xf8dd0300
   3d064:	strcs	r8, [r0], #-72	; 0xffffffb8
   3d068:	rsbsvs	r9, ip, r4, lsl #8
   3d06c:	andsgt	pc, r0, sp, lsl #17
   3d070:			; <UNDEFINED> instruction: 0xf00a60bc
   3d074:	bmi	123b6d0 <strspn@plt+0x1222cc8>
   3d078:			; <UNDEFINED> instruction: 0xf8df4623
   3d07c:	tstcs	r0, ip, lsl r1
   3d080:	strls	r4, [r1], #-1146	; 0xfffffb86
   3d084:			; <UNDEFINED> instruction: 0xa114f8df
   3d088:	andcs	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   3d08c:			; <UNDEFINED> instruction: 0xf89d44fa
   3d090:	andls	r0, r0, #16
   3d094:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
   3d098:	blx	a790ee <strspn@plt+0xa606e6>
   3d09c:			; <UNDEFINED> instruction: 0xf00a4650
   3d0a0:			; <UNDEFINED> instruction: 0xf1b8f9a5
   3d0a4:	ldmdble	sl, {r0, r1, r3, r8, r9, sl, fp}
   3d0a8:	andseq	pc, r1, #1073741827	; 0x40000003
   3d0ac:	tstcs	fp, r3, lsr #12
   3d0b0:	stmib	sp, {r3, r5, r9, sl, lr}^
   3d0b4:	lfmne	f1, 2, [r2], #-0
   3d0b8:	blx	f9102 <strspn@plt+0xe06fa>
   3d0bc:	orrslt	r4, r8, r4, lsl #12
   3d0c0:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   3d0c4:			; <UNDEFINED> instruction: 0xf992f00a
   3d0c8:	blmi	c0f9ac <strspn@plt+0xbf6fa4>
   3d0cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d0d0:	blls	217140 <strspn@plt+0x1fe738>
   3d0d4:	cmple	r0, sl, asr r0
   3d0d8:	pop	{r0, r3, ip, sp, pc}
   3d0dc:	ldmdami	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d0e0:			; <UNDEFINED> instruction: 0xf00a4478
   3d0e4:	strb	pc, [fp, r3, lsl #19]!	; <UNPREDICTABLE>
   3d0e8:	mulscs	r2, sp, r8
   3d0ec:			; <UNDEFINED> instruction: 0xf8df2300
   3d0f0:	ldmdbmi	r0!, {r6, r7, ip, sp, pc}
   3d0f4:	stmib	sp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   3d0f8:	bmi	c05d00 <strspn@plt+0xbed2f8>
   3d0fc:			; <UNDEFINED> instruction: 0x46584479
   3d100:			; <UNDEFINED> instruction: 0xf00a447a
   3d104:			; <UNDEFINED> instruction: 0xf89df94d
   3d108:	movwcs	r2, #19
   3d10c:			; <UNDEFINED> instruction: 0x46514658
   3d110:	movwcs	lr, #2509	; 0x9cd
   3d114:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
   3d118:			; <UNDEFINED> instruction: 0xf942f00a
   3d11c:	ldrbmi	r4, [r1], -r8, lsr #20
   3d120:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   3d124:			; <UNDEFINED> instruction: 0xf93cf00a
   3d128:			; <UNDEFINED> instruction: 0xf7fa9805
   3d12c:	blls	1fbde0 <strspn@plt+0x1e33d8>
   3d130:	ldrbmi	r4, [r8], -r4, lsr #20
   3d134:	strls	r4, [r1], #-1617	; 0xfffff9af
   3d138:	movwls	r4, #1146	; 0x47a
   3d13c:			; <UNDEFINED> instruction: 0xf930f00a
   3d140:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   3d144:			; <UNDEFINED> instruction: 0xf952f00a
   3d148:	svceq	0x000cf1b8
   3d14c:			; <UNDEFINED> instruction: 0x4650d0bc
   3d150:			; <UNDEFINED> instruction: 0xf00a4c1e
   3d154:	blmi	7fb688 <strspn@plt+0x7e2c80>
   3d158:			; <UNDEFINED> instruction: 0xf1a8447c
   3d15c:	ldrbtmi	r0, [fp], #-524	; 0xfffffdf4
   3d160:	strcc	lr, [r0], #-2509	; 0xfffff633
   3d164:	strcs	r4, [r3], #-2843	; 0xfffff4e5
   3d168:	tsteq	ip, r6, lsl #2	; <UNPREDICTABLE>
   3d16c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   3d170:	strls	r9, [r2], #-1795	; 0xfffff8fd
   3d174:			; <UNDEFINED> instruction: 0xf9ccf7f6
   3d178:			; <UNDEFINED> instruction: 0xf7dbe7a6
   3d17c:	svclt	0x0000ea1a
   3d180:	andeq	r5, r8, sl, lsl ip
   3d184:	andeq	r5, r1, r2, lsr ip
   3d188:	andeq	r0, r0, r8, asr #4
   3d18c:	andeq	sp, r2, lr, asr sp
   3d190:	ldrdeq	r7, [r2], -r4
   3d194:	andeq	r5, r8, r0, ror #23
   3d198:	muleq	r0, r4, r3
   3d19c:	andeq	r9, r4, r8, lsr sl
   3d1a0:	strdeq	r2, [r2], -r6
   3d1a4:	andeq	r0, r2, r6, asr #25
   3d1a8:	muleq	r8, r4, fp
   3d1ac:	andeq	r6, r1, ip, lsr #1
   3d1b0:	andeq	r5, r1, r8, lsl fp
   3d1b4:	andeq	r5, r3, r0, asr sp
   3d1b8:			; <UNDEFINED> instruction: 0x0002dcbc
   3d1bc:			; <UNDEFINED> instruction: 0x0002dcb6
   3d1c0:			; <UNDEFINED> instruction: 0x0002dcb6
   3d1c4:	andeq	sp, r2, ip, lsr #25
   3d1c8:	andeq	r0, r2, r6, asr #24
   3d1cc:	andeq	r2, r8, r0, ror #25
   3d1d0:	muleq	r2, r2, ip
   3d1d4:	andeq	r2, r7, r6, lsr #21
   3d1d8:	ldrbmi	lr, [r0, sp, lsr #18]!
   3d1dc:	ldrmi	fp, [r4], -r6, lsl #1
   3d1e0:	ldrdls	pc, [r4, -pc]
   3d1e4:	andsmi	pc, r0, sp, lsl #17
   3d1e8:	mcrrmi	6, 1, r4, r0, cr14
   3d1ec:	blmi	104e5d8 <strspn@plt+0x1035bd0>
   3d1f0:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   3d1f4:	stmdbmi	r0, {r0, r1, r2, r3, r4, r5, r9, fp, lr}^
   3d1f8:	stmiapl	r3!, {r3, r6, r9, sl, lr}^
   3d1fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3d200:	ldmdavs	fp, {r1, r2, r3, r8, r9, sl, fp, ip, pc}
   3d204:			; <UNDEFINED> instruction: 0xf04f9305
   3d208:	strcs	r0, [r0], #-768	; 0xfffffd00
   3d20c:	andsmi	pc, r3, sp, lsl #17
   3d210:	andsmi	pc, r1, sp, lsr #17
   3d214:			; <UNDEFINED> instruction: 0xf8c4f00a
   3d218:			; <UNDEFINED> instruction: 0x46234a38
   3d21c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   3d220:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3d224:			; <UNDEFINED> instruction: 0xf8df9401
   3d228:			; <UNDEFINED> instruction: 0xf852a0dc
   3d22c:	ldrbtmi	r2, [sl], #12
   3d230:	mulseq	r0, sp, r8
   3d234:	bmi	d61a3c <strspn@plt+0xd49034>
   3d238:			; <UNDEFINED> instruction: 0xf013447a
   3d23c:			; <UNDEFINED> instruction: 0x4650fa57
   3d240:			; <UNDEFINED> instruction: 0xf8d4f00a
   3d244:	ldmdble	fp, {r0, r1, r8, r9, sl, fp, sp}
   3d248:	tstcs	r3, r3, lsr #12
   3d24c:	ldmdaeq	r1, {r0, r2, r3, r8, ip, sp, lr, pc}
   3d250:			; <UNDEFINED> instruction: 0x46281c72
   3d254:	andhi	pc, r4, sp, asr #17
   3d258:			; <UNDEFINED> instruction: 0xf0109100
   3d25c:			; <UNDEFINED> instruction: 0x4604fa31
   3d260:	stmdami	sl!, {r3, r4, r7, r8, ip, sp, pc}
   3d264:			; <UNDEFINED> instruction: 0xf00a4478
   3d268:	bmi	abb574 <strspn@plt+0xaa2b6c>
   3d26c:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   3d270:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d274:	subsmi	r9, sl, r5, lsl #22
   3d278:	andlt	sp, r6, r4, lsr r1
   3d27c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3d280:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   3d284:			; <UNDEFINED> instruction: 0xf8b2f00a
   3d288:	bmi	93723c <strspn@plt+0x91e834>
   3d28c:	stmdbmi	r3!, {r3, r6, r9, sl, lr}
   3d290:			; <UNDEFINED> instruction: 0xf8df447a
   3d294:	ldrbtmi	r8, [r9], #-140	; 0xffffff74
   3d298:			; <UNDEFINED> instruction: 0xf882f00a
   3d29c:	strtmi	r4, [r3], -r1, lsr #20
   3d2a0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3d2a4:	mulseq	r1, sp, r8
   3d2a8:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   3d2ac:			; <UNDEFINED> instruction: 0xf0138400
   3d2b0:	ldmdami	sp, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   3d2b4:			; <UNDEFINED> instruction: 0xf00a4478
   3d2b8:	svccs	0x0004f899
   3d2bc:			; <UNDEFINED> instruction: 0x4650d0d5
   3d2c0:			; <UNDEFINED> instruction: 0xf894f00a
   3d2c4:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3d2c8:	movweq	pc, #49416	; 0xc108	; <UNPREDICTABLE>
   3d2cc:	ldrbtmi	r1, [ip], #3898	; 0xf3a
   3d2d0:			; <UNDEFINED> instruction: 0x46281d31
   3d2d4:	strls	r9, [r2], #-1027	; 0xfffffbfd
   3d2d8:			; <UNDEFINED> instruction: 0xf8cd9401
   3d2dc:			; <UNDEFINED> instruction: 0xf7f6c000
   3d2e0:	bfi	pc, r7, (invalid: 18:2)	; <UNPREDICTABLE>
   3d2e4:	stmdb	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d2e8:	muleq	r1, r0, sl
   3d2ec:	andeq	r5, r8, lr, ror #20
   3d2f0:	andeq	r0, r0, r8, asr #4
   3d2f4:	andeq	sp, r2, ip, lsl ip
   3d2f8:	andeq	r7, r2, sl, lsr #18
   3d2fc:	andeq	r5, r8, lr, lsr sl
   3d300:	muleq	r0, r4, r3
   3d304:	muleq	r4, r6, r8
   3d308:	andeq	r1, r2, r4, asr pc
   3d30c:	andeq	r0, r2, r4, lsr #22
   3d310:	strdeq	r5, [r8], -r2
   3d314:	andeq	r5, r1, sl, lsl #30
   3d318:	andeq	r7, r1, r0, asr r9
   3d31c:			; <UNDEFINED> instruction: 0x00035bb6
   3d320:	andeq	r2, r7, ip, lsr #19
   3d324:	andeq	sp, r2, r2, lsl #23
   3d328:	ldrdeq	r0, [r2], -r4
   3d32c:	andeq	sp, r2, r2, ror #22
   3d330:	mvnsmi	lr, sp, lsr #18
   3d334:	ldrmi	r2, [r0], r0, lsl #10
   3d338:	subsvs	r6, sp, sp, lsl r0
   3d33c:	addsvs	r2, sp, r0, lsl r2
   3d340:	sbcsvs	r4, sp, ip, lsl r6
   3d344:	strmi	r4, [pc], -r6, lsl #12
   3d348:			; <UNDEFINED> instruction: 0xf8acf00e
   3d34c:	ldrtmi	r4, [r9], -r2, asr #12
   3d350:	adcmi	r2, r8, #67108864	; 0x4000000
   3d354:	svclt	0x00d84630
   3d358:			; <UNDEFINED> instruction: 0xf00f7025
   3d35c:	andcs	pc, r1, r5, lsl #31
   3d360:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3d364:	mvnsmi	lr, sp, lsr #18
   3d368:	bmi	fe54ebc4 <strspn@plt+0xfe5361bc>
   3d36c:	blmi	fe548a70 <strspn@plt+0xfe530068>
   3d370:	ldrbtmi	fp, [sl], #-180	; 0xffffff4c
   3d374:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d378:			; <UNDEFINED> instruction: 0xf04f9333
   3d37c:	stmdale	r5, {r8, r9}
   3d380:	svclt	0x00082db8
   3d384:	andle	r4, r2, fp, lsr #12
   3d388:	and	r2, r9, r0
   3d38c:	strmi	r2, [sl], -r0, asr #7
   3d390:	stmdbge	r2, {r8, r9, ip, pc}
   3d394:	mrsls	r2, SP_irq
   3d398:			; <UNDEFINED> instruction: 0xf992f010
   3d39c:	andcs	fp, r1, r0, ror #2
   3d3a0:	blmi	fe20fdc8 <strspn@plt+0xfe1f73c0>
   3d3a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d3a8:	blls	d17418 <strspn@plt+0xcfea10>
   3d3ac:			; <UNDEFINED> instruction: 0xf040405a
   3d3b0:	eorslt	r8, r4, r2, lsl #2
   3d3b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3d3b8:	ldmib	sp, {r0, r1, r7, sl, fp, lr}^
   3d3bc:	ldrbtmi	r6, [ip], #-1794	; 0xfffff8fe
   3d3c0:	stmibmi	r3, {r1, r7, r9, fp, lr}
   3d3c4:			; <UNDEFINED> instruction: 0x4620447a
   3d3c8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3d3cc:			; <UNDEFINED> instruction: 0xf8df6700
   3d3d0:			; <UNDEFINED> instruction: 0xf0098204
   3d3d4:	ldmib	sp, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3d3d8:	strtmi	r6, [r0], -r4, lsl #14
   3d3dc:	bmi	1fce7c4 <strspn@plt+0x1fb5dbc>
   3d3e0:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   3d3e4:	strvs	lr, [r0, -sp, asr #19]
   3d3e8:			; <UNDEFINED> instruction: 0xffdaf009
   3d3ec:			; <UNDEFINED> instruction: 0x6706e9dd
   3d3f0:			; <UNDEFINED> instruction: 0x46414a7a
   3d3f4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d3f8:	strvs	lr, [r0, -sp, asr #19]
   3d3fc:			; <UNDEFINED> instruction: 0xffd0f009
   3d400:			; <UNDEFINED> instruction: 0x6708e9dd
   3d404:			; <UNDEFINED> instruction: 0x46414a76
   3d408:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d40c:	strvs	lr, [r0, -sp, asr #19]
   3d410:			; <UNDEFINED> instruction: 0xffc6f009
   3d414:			; <UNDEFINED> instruction: 0x670ae9dd
   3d418:			; <UNDEFINED> instruction: 0x46414a72
   3d41c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d420:	strvs	lr, [r0, -sp, asr #19]
   3d424:			; <UNDEFINED> instruction: 0xffbcf009
   3d428:			; <UNDEFINED> instruction: 0x670ce9dd
   3d42c:	strbmi	r4, [r1], -lr, ror #20
   3d430:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d434:	strvs	lr, [r0, -sp, asr #19]
   3d438:			; <UNDEFINED> instruction: 0xffb2f009
   3d43c:			; <UNDEFINED> instruction: 0x670ee9dd
   3d440:	strbmi	r4, [r1], -sl, ror #20
   3d444:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d448:	strvs	lr, [r0, -sp, asr #19]
   3d44c:			; <UNDEFINED> instruction: 0xffa8f009
   3d450:			; <UNDEFINED> instruction: 0x6710e9dd
   3d454:	strbmi	r4, [r1], -r6, ror #20
   3d458:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d45c:	strvs	lr, [r0, -sp, asr #19]
   3d460:			; <UNDEFINED> instruction: 0xff9ef009
   3d464:			; <UNDEFINED> instruction: 0x6712e9dd
   3d468:	strbmi	r4, [r1], -r2, ror #20
   3d46c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d470:	strvs	lr, [r0, -sp, asr #19]
   3d474:			; <UNDEFINED> instruction: 0xff94f009
   3d478:			; <UNDEFINED> instruction: 0x6714e9dd
   3d47c:			; <UNDEFINED> instruction: 0x46414a5e
   3d480:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d484:	strvs	lr, [r0, -sp, asr #19]
   3d488:			; <UNDEFINED> instruction: 0xff8af009
   3d48c:			; <UNDEFINED> instruction: 0x6716e9dd
   3d490:			; <UNDEFINED> instruction: 0x46414a5a
   3d494:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d498:	strvs	lr, [r0, -sp, asr #19]
   3d49c:			; <UNDEFINED> instruction: 0xff80f009
   3d4a0:			; <UNDEFINED> instruction: 0x6718e9dd
   3d4a4:			; <UNDEFINED> instruction: 0x46414a56
   3d4a8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d4ac:	strvs	lr, [r0, -sp, asr #19]
   3d4b0:			; <UNDEFINED> instruction: 0xff76f009
   3d4b4:			; <UNDEFINED> instruction: 0x671ae9dd
   3d4b8:			; <UNDEFINED> instruction: 0x46414a52
   3d4bc:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d4c0:	strvs	lr, [r0, -sp, asr #19]
   3d4c4:			; <UNDEFINED> instruction: 0xff6cf009
   3d4c8:			; <UNDEFINED> instruction: 0x671ce9dd
   3d4cc:	strbmi	r4, [r1], -lr, asr #20
   3d4d0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d4d4:	strvs	lr, [r0, -sp, asr #19]
   3d4d8:			; <UNDEFINED> instruction: 0xff62f009
   3d4dc:			; <UNDEFINED> instruction: 0x671ee9dd
   3d4e0:	strbmi	r4, [r1], -sl, asr #20
   3d4e4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d4e8:	strvs	lr, [r0, -sp, asr #19]
   3d4ec:			; <UNDEFINED> instruction: 0xff58f009
   3d4f0:			; <UNDEFINED> instruction: 0x6720e9dd
   3d4f4:	strbmi	r4, [r1], -r6, asr #20
   3d4f8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d4fc:	strvs	lr, [r0, -sp, asr #19]
   3d500:			; <UNDEFINED> instruction: 0xff4ef009
   3d504:			; <UNDEFINED> instruction: 0x6722e9dd
   3d508:	strbmi	r4, [r1], -r2, asr #20
   3d50c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d510:	strvs	lr, [r0, -sp, asr #19]
   3d514:			; <UNDEFINED> instruction: 0xff44f009
   3d518:			; <UNDEFINED> instruction: 0x6724e9dd
   3d51c:			; <UNDEFINED> instruction: 0x46414a3e
   3d520:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d524:	strvs	lr, [r0, -sp, asr #19]
   3d528:			; <UNDEFINED> instruction: 0xff3af009
   3d52c:			; <UNDEFINED> instruction: 0x6726e9dd
   3d530:			; <UNDEFINED> instruction: 0x46414a3a
   3d534:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d538:	strvs	lr, [r0, -sp, asr #19]
   3d53c:			; <UNDEFINED> instruction: 0xff30f009
   3d540:			; <UNDEFINED> instruction: 0x6728e9dd
   3d544:			; <UNDEFINED> instruction: 0x46414a36
   3d548:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d54c:	strvs	lr, [r0, -sp, asr #19]
   3d550:			; <UNDEFINED> instruction: 0xff26f009
   3d554:			; <UNDEFINED> instruction: 0x672ae9dd
   3d558:			; <UNDEFINED> instruction: 0x46414a32
   3d55c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d560:	strvs	lr, [r0, -sp, asr #19]
   3d564:			; <UNDEFINED> instruction: 0xff1cf009
   3d568:			; <UNDEFINED> instruction: 0x672ce9dd
   3d56c:	strbmi	r4, [r1], -lr, lsr #20
   3d570:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d574:	strvs	lr, [r0, -sp, asr #19]
   3d578:			; <UNDEFINED> instruction: 0xff12f009
   3d57c:			; <UNDEFINED> instruction: 0x672ee9dd
   3d580:	strbmi	r4, [r1], -sl, lsr #20
   3d584:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d588:	strvs	lr, [r0, -sp, asr #19]
   3d58c:			; <UNDEFINED> instruction: 0xff08f009
   3d590:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, sp}
   3d594:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   3d598:			; <UNDEFINED> instruction: 0xff28f009
   3d59c:	ldrbt	r2, [pc], r1
   3d5a0:			; <UNDEFINED> instruction: 0x6730e9dd
   3d5a4:	bmi	90eeb0 <strspn@plt+0x8f64a8>
   3d5a8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3d5ac:	strvs	lr, [r0, -sp, asr #19]
   3d5b0:	cdp2	0, 15, cr15, cr6, cr9, {0}
   3d5b4:			; <UNDEFINED> instruction: 0xf7dae7ee
   3d5b8:	svclt	0x0000effc
   3d5bc:	andeq	r5, r8, lr, ror #17
   3d5c0:	andeq	r0, r0, r8, asr #4
   3d5c4:			; <UNDEFINED> instruction: 0x000858bc
   3d5c8:	andeq	r5, r1, lr, asr #16
   3d5cc:			; <UNDEFINED> instruction: 0x0002ddb0
   3d5d0:	andeq	r7, r2, r0, ror #14
   3d5d4:	andeq	r9, r4, r8, ror #13
   3d5d8:	muleq	r2, lr, sp
   3d5dc:	muleq	r2, r6, sp
   3d5e0:	andeq	sp, r2, lr, lsl #27
   3d5e4:	andeq	sp, r2, r6, lsl #27
   3d5e8:	andeq	sp, r2, lr, ror sp
   3d5ec:	andeq	sp, r2, r6, ror sp
   3d5f0:	andeq	sp, r2, lr, ror #26
   3d5f4:	andeq	sp, r2, r6, ror #26
   3d5f8:	andeq	sp, r2, lr, asr sp
   3d5fc:	andeq	sp, r2, r6, asr sp
   3d600:	andeq	sp, r2, r6, asr sp
   3d604:	andeq	sp, r2, r2, asr sp
   3d608:	andeq	sp, r2, lr, asr #26
   3d60c:	andeq	sp, r2, sl, asr #26
   3d610:	andeq	sp, r2, r6, asr #26
   3d614:	andeq	sp, r2, r6, asr #26
   3d618:	andeq	sp, r2, r6, asr #26
   3d61c:	andeq	sp, r2, r6, asr #26
   3d620:	andeq	sp, r2, r2, asr #26
   3d624:	andeq	sp, r2, r2, asr #26
   3d628:	andeq	sp, r2, r2, asr #26
   3d62c:	andeq	sp, r2, lr, lsr sp
   3d630:	strdeq	r0, [r2], -r2
   3d634:	andeq	sp, r2, sl, lsr #26
   3d638:			; <UNDEFINED> instruction: 0x4617b5f0
   3d63c:	svccs	0x005f4a87
   3d640:	addslt	r4, sp, r7, lsl #23
   3d644:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d648:	tstls	fp, #1769472	; 0x1b0000
   3d64c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d650:	svccs	0x005cd80f
   3d654:	ldrtmi	fp, [fp], -r8, lsl #30
   3d658:	andcs	sp, r0, ip
   3d65c:	blmi	fe050068 <strspn@plt+0xfe037660>
   3d660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d664:	blls	7176d4 <strspn@plt+0x6feccc>
   3d668:			; <UNDEFINED> instruction: 0xf040405a
   3d66c:	ldrshlt	r8, [sp], -r4
   3d670:	cmncs	r0, #240, 26	; 0x3c00
   3d674:	movwls	r4, #1546	; 0x60a
   3d678:	movwcs	sl, #2307	; 0x903
   3d67c:			; <UNDEFINED> instruction: 0xf0109101
   3d680:			; <UNDEFINED> instruction: 0x4604f81f
   3d684:	stccs	0, cr2, [r0], {1}
   3d688:	ldfmip	f5, [r7, #-928]!	; 0xfffffc60
   3d68c:	ldrbtmi	r9, [sp], #-2819	; 0xfffff4fd
   3d690:	ldmdbmi	r7!, {r1, r2, r4, r5, r6, r9, fp, lr}^
   3d694:			; <UNDEFINED> instruction: 0x4628447a
   3d698:	movwls	r4, #1145	; 0x479
   3d69c:	strls	r4, [r1], #-3701	; 0xfffff18b
   3d6a0:	cdp2	0, 7, cr15, cr14, cr9, {0}
   3d6a4:	ldrbtmi	r9, [lr], #-2820	; 0xfffff4fc
   3d6a8:			; <UNDEFINED> instruction: 0x46284a73
   3d6ac:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d6b0:	movwls	r4, #1585	; 0x631
   3d6b4:	cdp2	0, 7, cr15, cr4, cr9, {0}
   3d6b8:	bmi	1c642d4 <strspn@plt+0x1c4b8cc>
   3d6bc:			; <UNDEFINED> instruction: 0x46284631
   3d6c0:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d6c4:			; <UNDEFINED> instruction: 0xf0099300
   3d6c8:	blls	1fd07c <strspn@plt+0x1e4674>
   3d6cc:	ldrtmi	r4, [r1], -ip, ror #20
   3d6d0:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d6d4:	movwls	r4, #1146	; 0x47a
   3d6d8:	cdp2	0, 6, cr15, cr2, cr9, {0}
   3d6dc:	bmi	1aa4300 <strspn@plt+0x1a8b8f8>
   3d6e0:			; <UNDEFINED> instruction: 0x46284631
   3d6e4:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d6e8:			; <UNDEFINED> instruction: 0xf0099300
   3d6ec:	blls	27d058 <strspn@plt+0x264650>
   3d6f0:	ldrtmi	r4, [r1], -r5, ror #20
   3d6f4:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d6f8:	movwls	r4, #1146	; 0x47a
   3d6fc:	cdp2	0, 5, cr15, cr0, cr9, {0}
   3d700:	bmi	18e432c <strspn@plt+0x18cb924>
   3d704:			; <UNDEFINED> instruction: 0x46284631
   3d708:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d70c:			; <UNDEFINED> instruction: 0xf0099300
   3d710:	blls	2fd034 <strspn@plt+0x2e462c>
   3d714:			; <UNDEFINED> instruction: 0x46314a5e
   3d718:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d71c:	movwls	r4, #1146	; 0x47a
   3d720:	cdp2	0, 3, cr15, cr14, cr9, {0}
   3d724:	bmi	1724358 <strspn@plt+0x170b950>
   3d728:			; <UNDEFINED> instruction: 0x46284631
   3d72c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d730:			; <UNDEFINED> instruction: 0xf0099300
   3d734:	blls	37d010 <strspn@plt+0x364608>
   3d738:			; <UNDEFINED> instruction: 0x46314a57
   3d73c:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d740:	movwls	r4, #1146	; 0x47a
   3d744:	cdp2	0, 2, cr15, cr12, cr9, {0}
   3d748:	bmi	1564384 <strspn@plt+0x154b97c>
   3d74c:			; <UNDEFINED> instruction: 0x46284631
   3d750:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d754:			; <UNDEFINED> instruction: 0xf0099300
   3d758:	blls	3fcfec <strspn@plt+0x3e45e4>
   3d75c:			; <UNDEFINED> instruction: 0x46314a50
   3d760:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d764:	movwls	r4, #1146	; 0x47a
   3d768:	cdp2	0, 1, cr15, cr10, cr9, {0}
   3d76c:	bmi	13a43b0 <strspn@plt+0x138b9a8>
   3d770:			; <UNDEFINED> instruction: 0x46284631
   3d774:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d778:			; <UNDEFINED> instruction: 0xf0099300
   3d77c:	blls	47cfc8 <strspn@plt+0x4645c0>
   3d780:	ldrtmi	r4, [r1], -r9, asr #20
   3d784:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d788:	movwls	r4, #1146	; 0x47a
   3d78c:	cdp2	0, 0, cr15, cr8, cr9, {0}
   3d790:	bmi	11e43dc <strspn@plt+0x11cb9d4>
   3d794:			; <UNDEFINED> instruction: 0x46284631
   3d798:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d79c:			; <UNDEFINED> instruction: 0xf0099300
   3d7a0:	blls	4fcfa4 <strspn@plt+0x4e459c>
   3d7a4:	ldrtmi	r4, [r1], -r2, asr #20
   3d7a8:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d7ac:	movwls	r4, #1146	; 0x47a
   3d7b0:	ldc2l	0, cr15, [r6, #36]!	; 0x24
   3d7b4:	bmi	1024408 <strspn@plt+0x100ba00>
   3d7b8:			; <UNDEFINED> instruction: 0x46284631
   3d7bc:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d7c0:			; <UNDEFINED> instruction: 0xf0099300
   3d7c4:	blls	57cf80 <strspn@plt+0x564578>
   3d7c8:			; <UNDEFINED> instruction: 0x46314a3b
   3d7cc:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d7d0:	movwls	r4, #1146	; 0x47a
   3d7d4:	stc2l	0, cr15, [r4, #36]!	; 0x24
   3d7d8:	bmi	e64434 <strspn@plt+0xe4ba2c>
   3d7dc:			; <UNDEFINED> instruction: 0x46284631
   3d7e0:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d7e4:			; <UNDEFINED> instruction: 0xf0099300
   3d7e8:	blls	5fcf5c <strspn@plt+0x5e4554>
   3d7ec:			; <UNDEFINED> instruction: 0x46314a34
   3d7f0:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d7f4:	movwls	r4, #1146	; 0x47a
   3d7f8:	ldc2l	0, cr15, [r2, #36]	; 0x24
   3d7fc:	bmi	ca4460 <strspn@plt+0xc8ba58>
   3d800:			; <UNDEFINED> instruction: 0x46284631
   3d804:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d808:			; <UNDEFINED> instruction: 0xf0099300
   3d80c:	blls	67cf38 <strspn@plt+0x664530>
   3d810:	ldrtmi	r4, [r1], -sp, lsr #20
   3d814:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d818:	movwls	r4, #1146	; 0x47a
   3d81c:	stc2l	0, cr15, [r0, #36]	; 0x24
   3d820:	bmi	ae448c <strspn@plt+0xacba84>
   3d824:			; <UNDEFINED> instruction: 0x46284631
   3d828:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   3d82c:			; <UNDEFINED> instruction: 0xf0099300
   3d830:	svccs	0x005ffdb7
   3d834:	stmdami	r6!, {r0, r2, fp, ip, lr, pc}
   3d838:			; <UNDEFINED> instruction: 0xf0094478
   3d83c:	ldrdcs	pc, [r1], -r7
   3d840:	blls	6f7478 <strspn@plt+0x6dea70>
   3d844:	bmi	90f110 <strspn@plt+0x8f6708>
   3d848:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3d84c:	movwls	r4, #1146	; 0x47a
   3d850:	stc2	0, cr15, [r6, #36]!	; 0x24
   3d854:			; <UNDEFINED> instruction: 0xf7dae7ef
   3d858:	svclt	0x0000eeac
   3d85c:	andeq	r5, r8, ip, lsl r6
   3d860:	andeq	r0, r0, r8, asr #4
   3d864:	andeq	r5, r8, r0, lsl #12
   3d868:	andeq	r5, r1, lr, ror r5
   3d86c:	andeq	sp, r2, r0, ror #21
   3d870:	muleq	r2, r0, r4
   3d874:	andeq	r9, r4, lr, lsl r4
   3d878:	ldrdeq	sp, [r2], -r2
   3d87c:	andeq	sp, r2, sl, asr #21
   3d880:	andeq	sp, r2, r4, asr #21
   3d884:			; <UNDEFINED> instruction: 0x0002dabe
   3d888:			; <UNDEFINED> instruction: 0x0002dab8
   3d88c:			; <UNDEFINED> instruction: 0x0002dab2
   3d890:	andeq	sp, r2, ip, lsr #21
   3d894:	andeq	sp, r2, r6, lsr #21
   3d898:	andeq	sp, r2, r0, lsr #21
   3d89c:	muleq	r2, sl, sl
   3d8a0:	muleq	r2, ip, sl
   3d8a4:	muleq	r2, sl, sl
   3d8a8:	muleq	r2, r8, sl
   3d8ac:	muleq	r2, r6, sl
   3d8b0:	muleq	r2, r4, sl
   3d8b4:	muleq	r2, r6, sl
   3d8b8:	muleq	r2, r8, sl
   3d8bc:	muleq	r2, sl, sl
   3d8c0:	muleq	r2, r8, sl
   3d8c4:	muleq	r2, sl, sl
   3d8c8:	muleq	r2, ip, sl
   3d8cc:	muleq	r2, sl, sl
   3d8d0:	andeq	r0, r2, r0, asr r5
   3d8d4:	andeq	sp, r2, r8, lsl #21
   3d8d8:	mvnsmi	lr, sp, lsr #18
   3d8dc:	ldmdbmi	r4, {r1, r2, r3, r9, sl, lr}
   3d8e0:	ldrmi	r4, [r8], -r7, lsl #12
   3d8e4:	ldrbtmi	r4, [r9], #-1564	; 0xfffff9e4
   3d8e8:			; <UNDEFINED> instruction: 0xf7da4615
   3d8ec:	asrlt	lr, r4, #27
   3d8f0:	blcs	1d5b984 <strspn@plt+0x1d42f7c>
   3d8f4:	andcs	sp, r0, r2
   3d8f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3d8fc:	stclne	8, cr7, [r2], #-396	; 0xfffffe74
   3d900:	mvnsle	r2, r5, ror fp
   3d904:	svccc	0x0001f812
   3d908:	mvnsle	r2, lr, ror #22
   3d90c:	blcs	5ba60 <strspn@plt+0x43058>
   3d910:			; <UNDEFINED> instruction: 0xf8dfd1f1
   3d914:	ldrbtmi	lr, [lr], #32
   3d918:			; <UNDEFINED> instruction: 0xf8dfe002
   3d91c:	ldrbtmi	lr, [lr], #28
   3d920:	strtmi	r4, [sl], -r3, lsr #12
   3d924:			; <UNDEFINED> instruction: 0x46384631
   3d928:	pop	{r2, r4, r5, r6, r7, r9, sl, lr}
   3d92c:			; <UNDEFINED> instruction: 0x476041f0
   3d930:	strdeq	sp, [r2], -lr
   3d934:	andeq	r0, r0, r3, asr r0
   3d938:	andeq	r0, r0, fp, lsl r0
   3d93c:	addlt	fp, r5, r0, lsr r5
   3d940:	movwls	r4, #15623	; 0x3d07
   3d944:	stcmi	3, cr2, [r7], {46}	; 0x2e
   3d948:	movwls	r4, #9341	; 0x247d
   3d94c:	ldrbtmi	r4, [ip], #-2822	; 0xfffff4fa
   3d950:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3d954:			; <UNDEFINED> instruction: 0xf7f5447b
   3d958:	ldrdcs	pc, [r1], -fp
   3d95c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3d960:	strdeq	r2, [r8], -ip
   3d964:	andeq	sp, r2, r2, lsr #19
   3d968:	andeq	r2, r7, r8, ror #11
   3d96c:	addlt	fp, r4, r0, ror r5
   3d970:	strcs	r4, [sl], -r8, lsl #24
   3d974:	blmi	262588 <strspn@plt+0x249b80>
   3d978:	cfstrsmi	mvf4, [r8, #-496]	; 0xfffffe10
   3d97c:	ldrbtmi	r3, [fp], #-1208	; 0xfffffb48
   3d980:	ldrbtmi	r9, [sp], #-1025	; 0xfffffbff
   3d984:	strls	r3, [r0, #-780]	; 0xfffffcf4
   3d988:			; <UNDEFINED> instruction: 0xf7f59602
   3d98c:	andcs	pc, r1, r1, asr #27
   3d990:	ldcllt	0, cr11, [r0, #-16]!
   3d994:	andeq	r2, r8, ip, asr #9
   3d998:			; <UNDEFINED> instruction: 0x000725be
   3d99c:	andeq	sp, r2, sl, ror r9
   3d9a0:	addlt	fp, r4, r0, ror r5
   3d9a4:	strcs	r4, [r8], -r8, lsl #24
   3d9a8:	blmi	2625bc <strspn@plt+0x249bb4>
   3d9ac:	cfstrsmi	mvf4, [r8, #-496]	; 0xfffffe10
   3d9b0:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
   3d9b4:	ldrbtmi	r9, [sp], #-1025	; 0xfffffbff
   3d9b8:	strls	r3, [r0, #-792]	; 0xfffffce8
   3d9bc:			; <UNDEFINED> instruction: 0xf7f59602
   3d9c0:	andcs	pc, r1, r7, lsr #27
   3d9c4:	ldcllt	0, cr11, [r0, #-16]!
   3d9c8:	muleq	r8, r8, r4
   3d9cc:	andeq	r2, r7, sl, lsl #11
   3d9d0:	andeq	sp, r2, r6, asr r9
   3d9d4:	addlt	fp, r6, r0, ror r5
   3d9d8:	ldcmi	13, cr4, [r4], {19}
   3d9dc:	mrcmi	4, 0, r4, cr4, cr13, {3}
   3d9e0:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
   3d9e4:	stmdavs	r4!, {r0, r1, r4, r8, sl, fp, lr}
   3d9e8:			; <UNDEFINED> instruction: 0xf04f9405
   3d9ec:	cfldrsmi	mvf0, [r2], {-0}
   3d9f0:	strcs	r9, [r0], -r4, lsl #12
   3d9f4:	stmdbpl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
   3d9f8:	movwls	r4, #15376	; 0x3c10
   3d9fc:			; <UNDEFINED> instruction: 0x462b447c
   3da00:	cfstrsge	mvf9, [r4], {-0}
   3da04:	strls	r9, [r1], #-1538	; 0xfffff9fe
   3da08:	stc2	7, cr15, [r2, #980]	; 0x3d4
   3da0c:	blmi	210244 <strspn@plt+0x1f783c>
   3da10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3da14:	blls	197a84 <strspn@plt+0x17f07c>
   3da18:	qaddle	r4, sl, r2
   3da1c:	andlt	r2, r6, r1
   3da20:			; <UNDEFINED> instruction: 0xf7dabd70
   3da24:	svclt	0x0000edc6
   3da28:	andeq	r5, r8, r4, lsl #5
   3da2c:	andeq	r0, r0, r8, asr #4
   3da30:	andeq	r0, r0, pc, asr r0
   3da34:	muleq	r0, r4, r3
   3da38:	andeq	r5, r8, ip, ror #4
   3da3c:	muleq	r2, r0, r7
   3da40:	andeq	r5, r8, r0, asr r2
   3da44:	blcs	2eb20c <strspn@plt+0x2d2804>
   3da48:	svclt	0x0088b087
   3da4c:	movwls	r2, #20480	; 0x5000
   3da50:	stcmi	8, cr13, [fp], {17}
   3da54:	ldrbtmi	r0, [ip], #-283	; 0xfffffee5
   3da58:	stmiane	r6!, {r2, r5, sl, ip, sp}^
   3da5c:	strhlt	r6, [r5, #-133]!	; 0xffffff7b
   3da60:	strls	r2, [r3, -r0, lsl #14]
   3da64:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r7, fp, sp, lr}^
   3da68:	strpl	lr, [r1, -sp, asr #19]
   3da6c:	strls	r6, [r0], #-2164	; 0xfffff78c
   3da70:	stc2l	7, cr15, [lr, #-980]	; 0xfffffc2c
   3da74:	andlt	r2, r7, r1
   3da78:			; <UNDEFINED> instruction: 0x4628bdf0
   3da7c:	ldcllt	0, cr11, [r0, #28]!
   3da80:	andeq	r2, r7, r6, ror #9
   3da84:	addlt	fp, r4, r0, ror r5
   3da88:	strcs	r4, [r8], -r9, lsl #24
   3da8c:	blmi	2a26a0 <strspn@plt+0x289c98>
   3da90:	cfstrsmi	mvf4, [r9, #-496]	; 0xfffffe10
   3da94:	strvc	pc, [r0], #1284	; 0x504
   3da98:	strls	r4, [r1], #-1147	; 0xfffffb85
   3da9c:	bicscc	r4, r4, #2097152000	; 0x7d000000
   3daa0:	strls	r9, [r2], -r0, lsl #10
   3daa4:	ldc2	7, cr15, [r4, #-980]!	; 0xfffffc2c
   3daa8:	andlt	r2, r4, r1
   3daac:	svclt	0x0000bd70
   3dab0:			; <UNDEFINED> instruction: 0x000823b4
   3dab4:	andeq	r2, r7, r4, lsr #9
   3dab8:	andeq	sp, r2, r0, lsl #17
   3dabc:	addlt	fp, r4, r0, ror r5
   3dac0:	strcs	r4, [r2], -r8, lsl #24
   3dac4:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
   3dac8:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
   3dacc:	strtmi	r9, [r3], -r2, lsl #12
   3dad0:	mvncc	r3, #236, 8	; 0xec000000
   3dad4:	strpl	lr, [r0], #-2509	; 0xfffff633
   3dad8:	ldc2	7, cr15, [sl, #-980]	; 0xfffffc2c
   3dadc:	andlt	r2, r4, r1
   3dae0:	svclt	0x0000bd70
   3dae4:	andeq	r2, r7, r6, ror r4
   3dae8:	andeq	sp, r2, r2, asr r8
   3daec:	addlt	fp, sl, r0, ror r5
   3daf0:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3daf4:	blmi	5e8f10 <strspn@plt+0x5d0508>
   3daf8:	strls	r2, [r3, #-1542]	; 0xfffff9fa
   3dafc:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
   3db00:	cfldrsmi	mvf4, [r5], {123}	; 0x7b
   3db04:	blmi	5a270c <strspn@plt+0x589d04>
   3db08:			; <UNDEFINED> instruction: 0xf85c447c
   3db0c:			; <UNDEFINED> instruction: 0xf5045005
   3db10:	ldrbtmi	r7, [fp], #-1168	; 0xfffffb70
   3db14:	strls	r6, [r9, #-2093]	; 0xfffff7d3
   3db18:	streq	pc, [r0, #-79]	; 0xffffffb1
   3db1c:	strls	r3, [r1], #-1012	; 0xfffffc0c
   3db20:	strls	r2, [r2], -r0, lsl #10
   3db24:	stmib	sp, {r0, r1, r2, r8, sl, ip, pc}^
   3db28:	strls	r5, [r8, #-1285]	; 0xfffffafb
   3db2c:	ldc2l	7, cr15, [r0], #980	; 0x3d4
   3db30:	blmi	250364 <strspn@plt+0x23795c>
   3db34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3db38:	blls	297ba8 <strspn@plt+0x27f1a0>
   3db3c:	qaddle	r4, sl, r2
   3db40:	andlt	r2, sl, r1
   3db44:			; <UNDEFINED> instruction: 0xf7dabd70
   3db48:	svclt	0x0000ed34
   3db4c:	andeq	r5, r8, r4, ror #2
   3db50:	andeq	sp, r2, r0, lsr r8
   3db54:	andeq	r0, r0, r8, asr #4
   3db58:	andeq	r2, r8, ip, lsr r3
   3db5c:	andeq	r2, r7, sl, lsr #8
   3db60:	andeq	r5, r8, ip, lsr #2
   3db64:	addlt	fp, r4, r0, ror r5
   3db68:	strtcs	r4, [r3], -r9, lsl #24
   3db6c:	blmi	2a2780 <strspn@plt+0x289d78>
   3db70:	cfstrsmi	mvf4, [r9, #-496]	; 0xfffffe10
   3db74:	ldrvc	pc, [ip], #1284	; 0x504
   3db78:	strls	r4, [r1], #-1147	; 0xfffffb85
   3db7c:			; <UNDEFINED> instruction: 0xf503447d
   3db80:	strls	r7, [r0, #-896]	; 0xfffffc80
   3db84:			; <UNDEFINED> instruction: 0xf7f59602
   3db88:	andcs	pc, r1, r3, asr #25
   3db8c:	ldcllt	0, cr11, [r0, #-16]!
   3db90:	ldrdeq	r2, [r8], -r4
   3db94:	andeq	r2, r7, r4, asr #7
   3db98:	andeq	sp, r2, r4, asr #15
   3db9c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   3dba0:	orrvc	pc, r6, #12582912	; 0xc00000
   3dba4:	mrclt	7, 7, APSR_nzcv, cr6, cr5, {7}
   3dba8:	muleq	r7, lr, r3
   3dbac:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   3dbb0:	orrsvc	pc, r4, #12582912	; 0xc00000
   3dbb4:	mcrlt	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   3dbb8:	andeq	r2, r7, lr, lsl #7
   3dbbc:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   3dbc0:			; <UNDEFINED> instruction: 0x73a2f503
   3dbc4:	mcrlt	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
   3dbc8:	andeq	r2, r7, lr, ror r3
   3dbcc:	bcs	22b194 <strspn@plt+0x21278c>
   3dbd0:	addlt	r4, ip, r9, lsl ip
   3dbd4:	svclt	0x00984b19
   3dbd8:	ldrbtmi	r2, [ip], #-0
   3dbdc:	ldcmi	8, cr5, [r8], {227}	; 0xe3
   3dbe0:	movwls	r6, #47131	; 0xb81b
   3dbe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dbe8:	ldmdble	r8, {r2, r3, r4, r5, r6, sl, lr}
   3dbec:	blmi	587084 <strspn@plt+0x56e67c>
   3dbf0:	ldmeq	r2, {r2, r8, sl, ip, pc}^
   3dbf4:	ldrbtmi	r4, [fp], #-3348	; 0xfffff2ec
   3dbf8:			; <UNDEFINED> instruction: 0xf5034e14
   3dbfc:	ldrbtmi	r7, [lr], #-944	; 0xfffffc50
   3dc00:	strcc	lr, [r5], -sp, asr #19
   3dc04:	movwls	r2, #13056	; 0x3300
   3dc08:	blge	2541a4 <strspn@plt+0x23b79c>
   3dc0c:			; <UNDEFINED> instruction: 0x26084c10
   3dc10:	ldrbtmi	r9, [ip], #-1536	; 0xfffffa00
   3dc14:	strmi	lr, [r1, #-2509]	; 0xfffff633
   3dc18:			; <UNDEFINED> instruction: 0xffa8f00f
   3dc1c:	bmi	385c28 <strspn@plt+0x36d220>
   3dc20:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3dc24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dc28:	subsmi	r9, sl, fp, lsl #22
   3dc2c:	andlt	sp, ip, r1, lsl #2
   3dc30:			; <UNDEFINED> instruction: 0xf7dabd70
   3dc34:	svclt	0x0000ecbe
   3dc38:	andeq	r5, r8, r6, lsl #1
   3dc3c:	andeq	r0, r0, r8, asr #4
   3dc40:	andeq	r5, r8, r8, ror r0
   3dc44:	andeq	r2, r7, r6, asr #6
   3dc48:	andeq	r0, r0, r4, lsr #4
   3dc4c:	andeq	sp, r2, r2, asr r7
   3dc50:	andeq	r0, r0, r7, ror #3
   3dc54:	andeq	r5, r8, lr, lsr r0
   3dc58:	bcs	22b220 <strspn@plt+0x212818>
   3dc5c:	addlt	r4, ip, r9, lsl ip
   3dc60:	svclt	0x00984b19
   3dc64:	ldrbtmi	r2, [ip], #-0
   3dc68:	ldcmi	8, cr5, [r8], {227}	; 0xe3
   3dc6c:	movwls	r6, #47131	; 0xb81b
   3dc70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dc74:	ldmdble	r8, {r2, r3, r4, r5, r6, sl, lr}
   3dc78:	blmi	587110 <strspn@plt+0x56e708>
   3dc7c:	ldmeq	r2, {r2, r8, sl, ip, pc}^
   3dc80:	ldrbtmi	r4, [fp], #-3348	; 0xfffff2ec
   3dc84:			; <UNDEFINED> instruction: 0xf5034e14
   3dc88:	ldrbtmi	r7, [lr], #-950	; 0xfffffc4a
   3dc8c:	strcc	lr, [r5], -sp, asr #19
   3dc90:	movwls	r2, #13056	; 0x3300
   3dc94:	blge	254230 <strspn@plt+0x23b828>
   3dc98:			; <UNDEFINED> instruction: 0x26084c10
   3dc9c:	ldrbtmi	r9, [ip], #-1536	; 0xfffffa00
   3dca0:	strmi	lr, [r1, #-2509]	; 0xfffff633
   3dca4:			; <UNDEFINED> instruction: 0xff62f00f
   3dca8:	bmi	385cb4 <strspn@plt+0x36d2ac>
   3dcac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3dcb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dcb4:	subsmi	r9, sl, fp, lsl #22
   3dcb8:	andlt	sp, ip, r1, lsl #2
   3dcbc:			; <UNDEFINED> instruction: 0xf7dabd70
   3dcc0:	svclt	0x0000ec78
   3dcc4:	strdeq	r4, [r8], -sl
   3dcc8:	andeq	r0, r0, r8, asr #4
   3dccc:	andeq	r4, r8, ip, ror #31
   3dcd0:			; <UNDEFINED> instruction: 0x000722ba
   3dcd4:	andeq	r0, r0, r4, lsr #4
   3dcd8:	ldrdeq	sp, [r2], -r6
   3dcdc:	andeq	r0, r0, fp, asr r1
   3dce0:			; <UNDEFINED> instruction: 0x00084fb2
   3dce4:	bcs	12b2ac <strspn@plt+0x1128a4>
   3dce8:	addlt	r4, sl, r9, lsl ip
   3dcec:	svclt	0x00984b19
   3dcf0:	ldrbtmi	r2, [ip], #-0
   3dcf4:	ldcmi	8, cr5, [r8], {227}	; 0xe3
   3dcf8:	movwls	r6, #38939	; 0x981b
   3dcfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dd00:	ldmdble	r8, {r2, r3, r4, r5, r6, sl, lr}
   3dd04:	blmi	5871ac <strspn@plt+0x56e7a4>
   3dd08:	ldmeq	r2, {r2, r8, sl, ip, pc}
   3dd0c:	ldrbtmi	r4, [fp], #-3348	; 0xfffff2ec
   3dd10:			; <UNDEFINED> instruction: 0xf5034e14
   3dd14:	ldrbtmi	r7, [lr], #-956	; 0xfffffc44
   3dd18:	strcc	lr, [r5], -sp, asr #19
   3dd1c:	movwls	r2, #13056	; 0x3300
   3dd20:	blge	2542bc <strspn@plt+0x23b8b4>
   3dd24:			; <UNDEFINED> instruction: 0x26044c10
   3dd28:	ldrbtmi	r9, [ip], #-1536	; 0xfffffa00
   3dd2c:	strmi	lr, [r1, #-2509]	; 0xfffff633
   3dd30:			; <UNDEFINED> instruction: 0xff1cf00f
   3dd34:	bmi	385d40 <strspn@plt+0x36d338>
   3dd38:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3dd3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dd40:	subsmi	r9, sl, r9, lsl #22
   3dd44:	andlt	sp, sl, r1, lsl #2
   3dd48:			; <UNDEFINED> instruction: 0xf7dabd70
   3dd4c:	svclt	0x0000ec32
   3dd50:	andeq	r4, r8, lr, ror #30
   3dd54:	andeq	r0, r0, r8, asr #4
   3dd58:	andeq	r4, r8, r0, ror #30
   3dd5c:	andeq	r2, r7, lr, lsr #4
   3dd60:	andeq	r0, r0, ip, lsr #4
   3dd64:	andeq	sp, r2, sl, asr r6
   3dd68:	andeq	r0, r0, pc, asr #1
   3dd6c:	andeq	r4, r8, r6, lsr #30
   3dd70:	bcs	12b338 <strspn@plt+0x112930>
   3dd74:	addlt	r4, sl, r9, lsl ip
   3dd78:	svclt	0x00984b19
   3dd7c:	ldrbtmi	r2, [ip], #-0
   3dd80:	ldcmi	8, cr5, [r8], {227}	; 0xe3
   3dd84:	movwls	r6, #38939	; 0x981b
   3dd88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dd8c:	ldmdble	r8, {r2, r3, r4, r5, r6, sl, lr}
   3dd90:	blmi	587238 <strspn@plt+0x56e830>
   3dd94:	ldmeq	r2, {r2, r8, sl, ip, pc}
   3dd98:	ldrbtmi	r4, [fp], #-3348	; 0xfffff2ec
   3dd9c:			; <UNDEFINED> instruction: 0xf5034e14
   3dda0:	ldrbtmi	r7, [lr], #-962	; 0xfffffc3e
   3dda4:	strcc	lr, [r5], -sp, asr #19
   3dda8:	movwls	r2, #13056	; 0x3300
   3ddac:	blge	254348 <strspn@plt+0x23b940>
   3ddb0:			; <UNDEFINED> instruction: 0x26044c10
   3ddb4:	ldrbtmi	r9, [ip], #-1536	; 0xfffffa00
   3ddb8:	strmi	lr, [r1, #-2509]	; 0xfffff633
   3ddbc:	cdp2	0, 13, cr15, cr6, cr15, {0}
   3ddc0:	bmi	385dcc <strspn@plt+0x36d3c4>
   3ddc4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3ddc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ddcc:	subsmi	r9, sl, r9, lsl #22
   3ddd0:	andlt	sp, sl, r1, lsl #2
   3ddd4:			; <UNDEFINED> instruction: 0xf7dabd70
   3ddd8:	svclt	0x0000ebec
   3dddc:	andeq	r4, r8, r2, ror #29
   3dde0:	andeq	r0, r0, r8, asr #4
   3dde4:	ldrdeq	r4, [r8], -r4	; <UNPREDICTABLE>
   3dde8:	andeq	r2, r7, r2, lsr #3
   3ddec:	andeq	r0, r0, ip, lsr #4
   3ddf0:	ldrdeq	sp, [r2], -sl
   3ddf4:	andeq	r0, r0, r3, asr #32
   3ddf8:	muleq	r8, sl, lr
   3ddfc:	addlt	fp, r3, r0, lsl #10
   3de00:	strmi	r9, [sl], -r0, lsl #4
   3de04:	movwcs	r9, #769	; 0x301
   3de08:	stc2	0, cr15, [r8], #-60	; 0xffffffc4
   3de0c:			; <UNDEFINED> instruction: 0xf85db003
   3de10:	svclt	0x0000fb04
   3de14:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   3de18:	bicvc	pc, r8, #12582912	; 0xc00000
   3de1c:	mcrlt	7, 4, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
   3de20:	andeq	r2, r7, r6, lsr #2
   3de24:	addlt	fp, lr, r0, lsl r5
   3de28:			; <UNDEFINED> instruction: 0x460a4c30
   3de2c:	tstls	r0, r8, lsl r1
   3de30:	ldrbtmi	r4, [ip], #-2351	; 0xfffff6d1
   3de34:	movwls	sl, #6919	; 0x1b07
   3de38:	stmdapl	r1!, {r8, r9, sp}^
   3de3c:	tstls	sp, r9, lsl #16
   3de40:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3de44:	ldc2	0, cr15, [ip], #-60	; 0xffffffc4
   3de48:	cmple	r2, r0, lsl #16
   3de4c:	strmi	r9, [r4], -r7, lsl #22
   3de50:	stmdami	r9!, {r3, r5, r9, fp, lr}
   3de54:	ldrbtmi	r4, [sl], #-2345	; 0xfffff6d7
   3de58:	movwls	r4, #1144	; 0x478
   3de5c:	strls	r4, [r1], #-1145	; 0xfffffb87
   3de60:			; <UNDEFINED> instruction: 0xf0099003
   3de64:	blls	27c8e0 <strspn@plt+0x263ed8>
   3de68:	stmdbmi	r5!, {r0, r1, fp, ip, pc}
   3de6c:	ldrbtmi	r4, [r9], #-2597	; 0xfffff5db
   3de70:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3de74:	andls	r9, r5, r1, lsl #8
   3de78:			; <UNDEFINED> instruction: 0xf0099103
   3de7c:	blls	2bc8c8 <strspn@plt+0x2a3ec0>
   3de80:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   3de84:	movwls	r4, #2592	; 0xa20
   3de88:	strls	r4, [r1], #-1146	; 0xfffffb86
   3de8c:	andls	r9, r3, r4, lsl #2
   3de90:	blx	fe1f9ebc <strspn@plt+0xfe1e14b4>
   3de94:	bmi	7a4ac4 <strspn@plt+0x78c0bc>
   3de98:	ldrdeq	lr, [r3, -sp]
   3de9c:	movwls	r4, #1146	; 0x47a
   3dea0:			; <UNDEFINED> instruction: 0xf0099401
   3dea4:	blls	33c8a0 <strspn@plt+0x323e98>
   3dea8:	ldmib	sp, {r0, r3, r4, r9, fp, lr}^
   3deac:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   3deb0:	strls	r9, [r1], #-768	; 0xfffffd00
   3deb4:	blx	1d79ee0 <strspn@plt+0x1d614d8>
   3deb8:	bmi	5e4af0 <strspn@plt+0x5cc0e8>
   3debc:	ldrdeq	lr, [r3, -sp]
   3dec0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3dec4:			; <UNDEFINED> instruction: 0xf0093400
   3dec8:	ldmdami	r3, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   3decc:			; <UNDEFINED> instruction: 0xf0094478
   3ded0:	bmi	4fc90c <strspn@plt+0x4e3f04>
   3ded4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3ded8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dedc:	subsmi	r9, sl, sp, lsl #22
   3dee0:	andcs	sp, r1, r2, lsl #2
   3dee4:	ldclt	0, cr11, [r0, #-56]	; 0xffffffc8
   3dee8:	bl	18fbe58 <strspn@plt+0x18e3450>
   3deec:	andeq	r4, r8, lr, lsr #28
   3def0:	andeq	r0, r0, r8, asr #4
   3def4:	andeq	sp, r2, sl, lsr r5
   3def8:			; <UNDEFINED> instruction: 0x00014db4
   3defc:	andeq	r6, r2, ip, asr #25
   3df00:	andeq	r8, r4, r6, asr ip
   3df04:	andeq	sp, r2, sl, lsr #10
   3df08:	andeq	sp, r2, r4, lsr #10
   3df0c:	andeq	sp, r2, r0, lsr #10
   3df10:	andeq	sp, r2, r6, lsl r5
   3df14:	andeq	sp, r2, r8, lsl r5
   3df18:			; <UNDEFINED> instruction: 0x0001febc
   3df1c:	andeq	r4, r8, sl, lsl #27
   3df20:	bcs	42b368 <strspn@plt+0x412960>
   3df24:	addlt	r4, ip, sl, lsr #24
   3df28:	svclt	0x00984b2a
   3df2c:	ldrbtmi	r2, [ip], #-0
   3df30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3df34:			; <UNDEFINED> instruction: 0xf04f930b
   3df38:	stmdale	r9, {r8, r9}
   3df3c:	blmi	9907dc <strspn@plt+0x977dd4>
   3df40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3df44:	blls	317fb4 <strspn@plt+0x2ff5ac>
   3df48:	teqle	lr, sl, asr r0
   3df4c:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   3df50:	strmi	sl, [sl], -r7, lsl #22
   3df54:	stmib	sp, {r4, r8, sp}^
   3df58:	movwcs	r1, #768	; 0x300
   3df5c:	blx	fec79fa2 <strspn@plt+0xfec6159a>
   3df60:	tstlt	r8, r4, lsl #12
   3df64:	strb	r2, [r9, r1]!
   3df68:	ldmdami	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
   3df6c:	ldmdbmi	sp, {r2, r3, r4, r9, fp, lr}
   3df70:	movwls	r4, #1144	; 0x478
   3df74:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3df78:	andls	r9, r3, r1, lsl #8
   3df7c:	blx	479fa8 <strspn@plt+0x4615a0>
   3df80:	stmdals	r3, {r3, r8, r9, fp, ip, pc}
   3df84:	bmi	6903ec <strspn@plt+0x6779e4>
   3df88:	movwls	r4, #1145	; 0x479
   3df8c:	strls	r4, [r1], #-1146	; 0xfffffb86
   3df90:	tstls	r3, r5
   3df94:	blx	179fc0 <strspn@plt+0x1615b8>
   3df98:	stmdbls	r3, {r0, r3, r8, r9, fp, ip, pc}
   3df9c:	bmi	563fb8 <strspn@plt+0x54b5b0>
   3dfa0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3dfa4:	tstls	r4, r1, lsl #8
   3dfa8:			; <UNDEFINED> instruction: 0xf0099003
   3dfac:	blls	2fc798 <strspn@plt+0x2e3d90>
   3dfb0:	ldmib	sp, {r4, r9, fp, lr}^
   3dfb4:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   3dfb8:	strcc	lr, [r0], #-2509	; 0xfffff633
   3dfbc:			; <UNDEFINED> instruction: 0xf9f0f009
   3dfc0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3dfc4:	blx	4f9ff0 <strspn@plt+0x4e15e8>
   3dfc8:			; <UNDEFINED> instruction: 0xf7dae7cc
   3dfcc:	svclt	0x0000eaf2
   3dfd0:	andeq	r4, r8, r2, lsr sp
   3dfd4:	andeq	r0, r0, r8, asr #4
   3dfd8:	andeq	r4, r8, r0, lsr #26
   3dfdc:	muleq	r1, ip, ip
   3dfe0:	andeq	sp, r2, r0, ror r4
   3dfe4:			; <UNDEFINED> instruction: 0x00026bb2
   3dfe8:	andeq	r8, r4, ip, lsr fp
   3dfec:	andeq	r6, r2, r0, lsl #10
   3dff0:	andeq	sp, r2, r2, asr r4
   3dff4:	andeq	sp, r2, lr, asr #8
   3dff8:	andeq	pc, r1, r6, asr #27
   3dffc:	addlt	fp, lr, r0, ror r5
   3e000:	bcs	710cec <strspn@plt+0x6f82e4>
   3e004:	ldmdbmi	r9!, {r1, r8, ip, pc}
   3e008:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   3e00c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   3e010:	movwls	r6, #55323	; 0xd81b
   3e014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e018:	stmdale	r9, {r1, r8, r9, fp, ip, pc}
   3e01c:	blmi	cd08f4 <strspn@plt+0xcb7eec>
   3e020:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e024:	blls	398094 <strspn@plt+0x37f68c>
   3e028:	cmple	sl, sl, asr r0
   3e02c:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   3e030:	tstcs	ip, sl, lsl r6
   3e034:	stmib	sp, {r2, r8, r9, fp, sp, pc}^
   3e038:	movwcs	r1, #768	; 0x300
   3e03c:	blx	107a082 <strspn@plt+0x106167a>
   3e040:	andcs	fp, r1, r8, lsl #2
   3e044:	ldmib	sp, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3e048:	stmdami	sl!, {r2, r8, sl, lr}
   3e04c:	stmdbmi	fp!, {r1, r3, r5, r9, fp, lr}
   3e050:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3e054:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   3e058:	andls	r4, r2, r9, ror r4
   3e05c:			; <UNDEFINED> instruction: 0xf9a0f009
   3e060:	strmi	lr, [r6, #-2525]	; 0xfffff623
   3e064:	stmdbmi	r6!, {r1, fp, ip, pc}
   3e068:	ldrbtmi	r4, [r9], #-2598	; 0xfffff5da
   3e06c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3e070:	andls	r4, r3, sl, ror r4
   3e074:			; <UNDEFINED> instruction: 0xf0099102
   3e078:	ldmib	sp, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}^
   3e07c:	bmi	8cf4a4 <strspn@plt+0x8b6a9c>
   3e080:	ldrdne	lr, [r2], -sp
   3e084:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3e088:			; <UNDEFINED> instruction: 0xf009447a
   3e08c:			; <UNDEFINED> instruction: 0xf8bdf989
   3e090:	cdpmi	0, 1, cr2, cr14, cr8, {1}
   3e094:	stmdbls	r2, {r8, r9, sp}
   3e098:	stmib	sp, {r8, sl, sp}^
   3e09c:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
   3e0a0:			; <UNDEFINED> instruction: 0x46304a1b
   3e0a4:	ldrbtmi	r9, [sl], #-259	; 0xfffffefd
   3e0a8:			; <UNDEFINED> instruction: 0xf0099602
   3e0ac:			; <UNDEFINED> instruction: 0xf89df979
   3e0b0:	movwcs	r2, #42	; 0x2a
   3e0b4:	ldrdeq	lr, [r2, -sp]
   3e0b8:	movwcs	lr, #2509	; 0x9cd
   3e0bc:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   3e0c0:			; <UNDEFINED> instruction: 0xf96ef009
   3e0c4:	mlami	fp, sp, r8, pc	; <UNPREDICTABLE>
   3e0c8:	ldmib	sp, {r0, r1, r4, r9, fp, lr}^
   3e0cc:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
   3e0d0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3e0d4:			; <UNDEFINED> instruction: 0xf964f009
   3e0d8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   3e0dc:			; <UNDEFINED> instruction: 0xf986f009
   3e0e0:			; <UNDEFINED> instruction: 0xf7dae7af
   3e0e4:	svclt	0x0000ea66
   3e0e8:	andeq	r0, r0, r8, asr #4
   3e0ec:	andeq	r4, r8, r4, asr ip
   3e0f0:	andeq	r4, r8, r0, asr #24
   3e0f4:	andeq	r4, r1, r4, lsl #23
   3e0f8:			; <UNDEFINED> instruction: 0x0002d3be
   3e0fc:	ldrdeq	r6, [r2], -r0
   3e100:	andeq	r8, r4, sl, asr sl
   3e104:			; <UNDEFINED> instruction: 0x0002d3b0
   3e108:	andeq	sp, r2, r0, lsr #7
   3e10c:	andeq	r4, r1, lr, ror #22
   3e110:	andeq	sp, r2, lr, lsl #7
   3e114:	andeq	sp, r2, sl, ror r3
   3e118:	andeq	r1, r3, lr, lsr #18
   3e11c:	andeq	pc, r1, lr, lsr #25
   3e120:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   3e124:	blmi	888948 <strspn@plt+0x86ff40>
   3e128:	svclt	0x009844fc
   3e12c:	strlt	r2, [r0, #-0]
   3e130:			; <UNDEFINED> instruction: 0xf85cb087
   3e134:	ldmdavs	fp, {r0, r1, ip, sp}
   3e138:			; <UNDEFINED> instruction: 0xf04f9305
   3e13c:	stmdale	sl, {r8, r9}
   3e140:	blmi	6d09b4 <strspn@plt+0x6b7fac>
   3e144:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e148:	blls	1981b8 <strspn@plt+0x17f7b0>
   3e14c:	qsuble	r4, sl, r9
   3e150:			; <UNDEFINED> instruction: 0xf85db007
   3e154:	blge	13cd6c <strspn@plt+0x124364>
   3e158:	tstcs	r8, sl, lsl #12
   3e15c:	movwne	lr, #2509	; 0x9cd
   3e160:			; <UNDEFINED> instruction: 0xf00f2300
   3e164:	smlatblt	r8, sp, sl, pc	; <UNPREDICTABLE>
   3e168:	strb	r2, [r9, r1]!
   3e16c:			; <UNDEFINED> instruction: 0xf89d4811
   3e170:			; <UNDEFINED> instruction: 0xf89d200d
   3e174:	ldrbtmi	r1, [r8], #-12
   3e178:			; <UNDEFINED> instruction: 0xf912f009
   3e17c:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   3e180:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
   3e184:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3e188:			; <UNDEFINED> instruction: 0xf90af009
   3e18c:			; <UNDEFINED> instruction: 0xf10d480d
   3e190:	andcs	r0, r6, #-2147483645	; 0x80000003
   3e194:			; <UNDEFINED> instruction: 0xf7f94478
   3e198:	stmdami	fp, {r0, r6, sl, fp, ip, sp, lr, pc}
   3e19c:			; <UNDEFINED> instruction: 0xf0094478
   3e1a0:	strb	pc, [r1, r5, lsr #18]!	; <UNPREDICTABLE>
   3e1a4:	b	17c114 <strspn@plt+0x16370c>
   3e1a8:	andeq	r4, r8, r8, lsr fp
   3e1ac:	andeq	r0, r0, r8, asr #4
   3e1b0:	andeq	r4, r8, ip, lsl fp
   3e1b4:	andeq	sp, r2, r6, asr #5
   3e1b8:	andeq	r0, r2, sl, lsl #12
   3e1bc:	andeq	r8, r4, r0, asr #18
   3e1c0:	strdeq	r4, [r1], -r6
   3e1c4:			; <UNDEFINED> instruction: 0x00034cb8
   3e1c8:	andeq	pc, r1, ip, ror #23
   3e1cc:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3e1d0:	blmi	6c89e4 <strspn@plt+0x6affdc>
   3e1d4:	svclt	0x009844fc
   3e1d8:	strlt	r2, [r0, #-0]
   3e1dc:			; <UNDEFINED> instruction: 0xf85cb085
   3e1e0:	ldmdavs	fp, {r0, r1, ip, sp}
   3e1e4:			; <UNDEFINED> instruction: 0xf04f9303
   3e1e8:	stmdale	sl, {r8, r9}
   3e1ec:	blmi	510a44 <strspn@plt+0x4f803c>
   3e1f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e1f4:	blls	118264 <strspn@plt+0xff85c>
   3e1f8:	tstle	fp, sl, asr r0
   3e1fc:			; <UNDEFINED> instruction: 0xf85db005
   3e200:	blge	fce18 <strspn@plt+0xe4410>
   3e204:	tstcs	r4, sl, lsl #12
   3e208:	movwne	lr, #2509	; 0x9cd
   3e20c:			; <UNDEFINED> instruction: 0xf00f2300
   3e210:	tstlt	r8, r7, asr sl	; <UNPREDICTABLE>
   3e214:	strb	r2, [r9, r1]!
   3e218:	strmi	r4, [r3], -sl, lsl #20
   3e21c:	andls	r4, r1, r1, lsl #12
   3e220:			; <UNDEFINED> instruction: 0xf502447a
   3e224:	bmi	25a584 <strspn@plt+0x241b7c>
   3e228:	ldrbtmi	r9, [sl], #-0
   3e22c:			; <UNDEFINED> instruction: 0xf0129802
   3e230:	ubfx	pc, sp, #20, #16
   3e234:	ldmib	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e238:	andeq	r4, r8, ip, lsl #21
   3e23c:	andeq	r0, r0, r8, asr #4
   3e240:	andeq	r4, r8, r0, ror sl
   3e244:	andeq	r1, r7, ip, lsl sp
   3e248:	andeq	sp, r2, r2, lsr #4
   3e24c:	bcs	22b714 <strspn@plt+0x212d0c>
   3e250:	addlt	r4, r7, r3, lsr ip
   3e254:	svclt	0x00984b33
   3e258:	ldrbtmi	r2, [ip], #-0
   3e25c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3e260:			; <UNDEFINED> instruction: 0xf04f9305
   3e264:	stmdale	r9, {r8, r9}
   3e268:	blmi	bd0b2c <strspn@plt+0xbb8124>
   3e26c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e270:	blls	1982e0 <strspn@plt+0x17f8d8>
   3e274:	cmple	r0, sl, asr r0
   3e278:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   3e27c:	strmi	sl, [sl], -r3, lsl #22
   3e280:	stmib	sp, {r3, r8, sp}^
   3e284:	movwcs	r1, #768	; 0x300
   3e288:	blx	6fa2cc <strspn@plt+0x6e18c4>
   3e28c:			; <UNDEFINED> instruction: 0xf89dbba0
   3e290:	movwcs	r2, #12
   3e294:	stmdbmi	r6!, {r0, r2, r5, sl, fp, lr}
   3e298:	movwcs	lr, #2509	; 0x9cd
   3e29c:	bmi	98f494 <strspn@plt+0x976a8c>
   3e2a0:	cfstrsmi	mvf4, [r5, #-484]!	; 0xfffffe1c
   3e2a4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3e2a8:			; <UNDEFINED> instruction: 0xf87af009
   3e2ac:	bmi	90f4a8 <strspn@plt+0x8f6aa0>
   3e2b0:	strtmi	r4, [r9], -r3, lsr #16
   3e2b4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3e2b8:			; <UNDEFINED> instruction: 0xf872f009
   3e2bc:	tstcs	r3, r0, lsl r2
   3e2c0:	andeq	pc, sp, sp, lsl #2
   3e2c4:			; <UNDEFINED> instruction: 0xff66f00e
   3e2c8:			; <UNDEFINED> instruction: 0xf89d4620
   3e2cc:			; <UNDEFINED> instruction: 0x46294010
   3e2d0:	strcs	r4, [r0, #-2588]	; 0xfffff5e4
   3e2d4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3e2d8:			; <UNDEFINED> instruction: 0xf0094500
   3e2dc:			; <UNDEFINED> instruction: 0xf89df861
   3e2e0:	ldmdblt	fp, {r0, r4, ip, sp}^
   3e2e4:	mulscc	r2, sp, r8
   3e2e8:			; <UNDEFINED> instruction: 0xf89db943
   3e2ec:	stmdblt	fp!, {r0, r1, r4, ip, sp}
   3e2f0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   3e2f4:			; <UNDEFINED> instruction: 0xf87af009
   3e2f8:	ldr	r2, [r5, r1]!
   3e2fc:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
   3e300:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
   3e304:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3e308:			; <UNDEFINED> instruction: 0xf84af009
   3e30c:	andseq	pc, r1, sp, lsl #2
   3e310:	tstcs	r3, r0, lsl r2
   3e314:			; <UNDEFINED> instruction: 0xff3ef00e
   3e318:			; <UNDEFINED> instruction: 0xf7dae7ea
   3e31c:	svclt	0x0000e94a
   3e320:	andeq	r4, r8, r6, lsl #20
   3e324:	andeq	r0, r0, r8, asr #4
   3e328:	strdeq	r4, [r8], -r4	; <UNPREDICTABLE>
   3e32c:	andeq	r4, r1, r0, ror r9
   3e330:	andeq	r6, r2, r8, lsl #17
   3e334:			; <UNDEFINED> instruction: 0x0002d1b6
   3e338:	andeq	r8, r4, r8, lsl r8
   3e33c:			; <UNDEFINED> instruction: 0x0002d1b4
   3e340:	andeq	r4, r1, r6, asr #19
   3e344:	andeq	sp, r2, r0, lsr #3
   3e348:	muleq	r1, r6, sl
   3e34c:	andeq	sp, r2, r6, lsl #3
   3e350:	andeq	r8, r4, r0, asr #15
   3e354:	andeq	r4, r1, r6, ror r9
   3e358:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3e35c:	blmi	6c8b70 <strspn@plt+0x6b0168>
   3e360:	svclt	0x009844fc
   3e364:	strlt	r2, [r0, #-0]
   3e368:			; <UNDEFINED> instruction: 0xf85cb085
   3e36c:	ldmdavs	fp, {r0, r1, ip, sp}
   3e370:			; <UNDEFINED> instruction: 0xf04f9303
   3e374:	stmdale	sl, {r8, r9}
   3e378:	blmi	510bd0 <strspn@plt+0x4f81c8>
   3e37c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e380:	blls	1183f0 <strspn@plt+0xff9e8>
   3e384:	tstle	fp, sl, asr r0
   3e388:			; <UNDEFINED> instruction: 0xf85db005
   3e38c:	blge	fcfa4 <strspn@plt+0xe459c>
   3e390:	tstcs	r4, sl, lsl #12
   3e394:	movwne	lr, #2509	; 0x9cd
   3e398:			; <UNDEFINED> instruction: 0xf00f2300
   3e39c:			; <UNDEFINED> instruction: 0xb108f991
   3e3a0:	strb	r2, [r9, r1]!
   3e3a4:	strmi	r4, [r3], -sl, lsl #20
   3e3a8:	andls	r4, r1, r1, lsl #12
   3e3ac:			; <UNDEFINED> instruction: 0xf502447a
   3e3b0:	bmi	25a728 <strspn@plt+0x241d20>
   3e3b4:	ldrbtmi	r9, [sl], #-0
   3e3b8:			; <UNDEFINED> instruction: 0xf0139802
   3e3bc:	strb	pc, [pc, r9, lsr #16]!	; <UNPREDICTABLE>
   3e3c0:	ldm	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e3c4:	andeq	r4, r8, r0, lsl #18
   3e3c8:	andeq	r0, r0, r8, asr #4
   3e3cc:	andeq	r4, r8, r4, ror #17
   3e3d0:	muleq	r7, r0, fp
   3e3d4:	ldrdeq	sp, [r2], -r6
   3e3d8:	ldmdavc	ip, {r4, sl, ip, sp, pc}
   3e3dc:	andle	r2, ip, r3, ror #24
   3e3e0:			; <UNDEFINED> instruction: 0xf0832301
   3e3e4:	bcs	5feff0 <strspn@plt+0x5e65e8>
   3e3e8:	andcs	fp, r0, #148, 30	; 0x250
   3e3ec:	andeq	pc, r1, #3
   3e3f0:			; <UNDEFINED> instruction: 0x4610b97a
   3e3f4:	blmi	17c570 <strspn@plt+0x163b68>
   3e3f8:	ldmdavc	ip, {r4, r5, r6, r8, r9, sl, lr}^
   3e3fc:	stclcs	3, cr3, [r1], #-4
   3e400:			; <UNDEFINED> instruction: 0xf813d1ee
   3e404:	stclcs	15, cr4, [lr], #-4
   3e408:	ldmdavc	fp, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   3e40c:	rscle	r2, r8, r0, lsl #22
   3e410:			; <UNDEFINED> instruction: 0xf85de7e6
   3e414:	str	r4, [r5, #-2820]	; 0xfffff4fc
   3e418:	stmdale	r1, {r0, r1, r2, r4, r9, fp, sp}
   3e41c:	ldrbmi	r2, [r0, -r0]!
   3e420:	svclt	0x0000e500
   3e424:	svcmi	0x00f0e92d
   3e428:	strmi	fp, [r4], -sp, lsl #1
   3e42c:	strls	r4, [r5], #-1565	; 0xfffff9e3
   3e430:	mrrcmi	6, 1, r4, r8, cr6
   3e434:	blmi	164803c <strspn@plt+0x162f634>
   3e438:			; <UNDEFINED> instruction: 0xf8df447c
   3e43c:	bmi	16669c4 <strspn@plt+0x164dfbc>
   3e440:	ldrbtmi	r5, [sl], #2275	; 0x8e3
   3e444:	ldrbtmi	r4, [sl], #-2391	; 0xfffff6a9
   3e448:	movwls	r6, #47131	; 0xb81b
   3e44c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e450:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   3e454:	strvc	lr, [r7, -sp, asr #19]
   3e458:	andsvs	pc, ip, sp, lsl #17
   3e45c:			; <UNDEFINED> instruction: 0xf8dd4e52
   3e460:	stmib	sp, {r3, r4, r6, ip, pc}^
   3e464:			; <UNDEFINED> instruction: 0xf0087709
   3e468:	bmi	147e2dc <strspn@plt+0x14658d4>
   3e46c:	smlsdxls	r1, lr, r4, r4
   3e470:			; <UNDEFINED> instruction: 0xf8df463b
   3e474:	tstcs	r0, ip, lsr r1
   3e478:	ldrbtmi	r5, [r8], #2226	; 0x8b2
   3e47c:	mulseq	ip, sp, r8
   3e480:	bmi	134fcd8 <strspn@plt+0x13372d0>
   3e484:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   3e488:			; <UNDEFINED> instruction: 0xf930f012
   3e48c:			; <UNDEFINED> instruction: 0xf0084640
   3e490:			; <UNDEFINED> instruction: 0xf1b9ffad
   3e494:	ldmdble	sl, {r0, r1, r2, r3, r8, r9, sl, fp}
   3e498:	andseq	pc, sp, #1073741827	; 0x40000003
   3e49c:	stmdals	r5, {r0, r1, r2, r3, r8, sp}
   3e4a0:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   3e4a4:	sfmne	f1, 2, [sl], #-0
   3e4a8:			; <UNDEFINED> instruction: 0xf90af00f
   3e4ac:	orrslt	r4, r8, r3, lsl #13
   3e4b0:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   3e4b4:			; <UNDEFINED> instruction: 0xff9af008
   3e4b8:	blmi	e10dc0 <strspn@plt+0xdf83b8>
   3e4bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e4c0:	blls	318530 <strspn@plt+0x2ffb28>
   3e4c4:	qdsuble	r4, sl, r3
   3e4c8:	pop	{r0, r2, r3, ip, sp, pc}
   3e4cc:	ldmdami	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e4d0:			; <UNDEFINED> instruction: 0xf0084478
   3e4d4:	strb	pc, [fp, fp, lsl #31]!	; <UNPREDICTABLE>
   3e4d8:			; <UNDEFINED> instruction: 0x46504a3a
   3e4dc:	svcmi	0x003b493a
   3e4e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3e4e4:			; <UNDEFINED> instruction: 0xff5cf008
   3e4e8:	andlt	pc, r4, sp, asr #17
   3e4ec:			; <UNDEFINED> instruction: 0x465b59f7
   3e4f0:	tstcs	r0, r7, lsr sl
   3e4f4:			; <UNDEFINED> instruction: 0x001ef8bd
   3e4f8:	smlsdxls	r0, sl, r4, r4
   3e4fc:			; <UNDEFINED> instruction: 0xf8f6f012
   3e500:			; <UNDEFINED> instruction: 0x46414a34
   3e504:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3e508:			; <UNDEFINED> instruction: 0xff4af008
   3e50c:			; <UNDEFINED> instruction: 0xf7f99808
   3e510:	bmi	cbc9fc <strspn@plt+0xca3ff4>
   3e514:			; <UNDEFINED> instruction: 0x46414650
   3e518:			; <UNDEFINED> instruction: 0xf008447a
   3e51c:	stmdami	pc!, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3e520:	andlt	pc, r4, sp, asr #17
   3e524:	bmi	bcfe98 <strspn@plt+0xbb7490>
   3e528:	ldmdapl	r6!, {r0, r3, r4, r6, r9, sl, lr}
   3e52c:	stmdals	r9, {r1, r3, r4, r5, r6, sl, lr}
   3e530:			; <UNDEFINED> instruction: 0xf0129600
   3e534:	blls	2fe2f0 <strspn@plt+0x2e58e8>
   3e538:	strbmi	r4, [r1], -sl, lsr #20
   3e53c:	ldrbtmi	r4, [sl], #-2090	; 0xfffff7d6
   3e540:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   3e544:	andlt	pc, r4, sp, asr #17
   3e548:			; <UNDEFINED> instruction: 0xff2af008
   3e54c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   3e550:			; <UNDEFINED> instruction: 0xff4cf008
   3e554:	svceq	0x0010f1b9
   3e558:	strbmi	sp, [r0], -lr, lsr #1
   3e55c:			; <UNDEFINED> instruction: 0xf0084e24
   3e560:	blmi	97e27c <strspn@plt+0x965874>
   3e564:	ldrbtmi	r4, [lr], #-3876	; 0xfffff0dc
   3e568:			; <UNDEFINED> instruction: 0xf506447b
   3e56c:	ldrbtmi	r7, [pc], #-1762	; 3e574 <strspn@plt+0x25b6c>
   3e570:	stmdals	r5, {r2, r4, r5, sl, sp}
   3e574:	andseq	pc, r0, #1073741866	; 0x4000002a
   3e578:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
   3e57c:	mvnvc	pc, #12582912	; 0xc00000
   3e580:	andlt	pc, ip, sp, asr #17
   3e584:	strvc	lr, [r0], -sp, asr #19
   3e588:			; <UNDEFINED> instruction: 0xf7f49402
   3e58c:	ldr	pc, [r3, r1, asr #31]
   3e590:	stmda	lr, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e594:	andeq	r4, r8, r8, lsr #16
   3e598:	andeq	r0, r0, r8, asr #4
   3e59c:	andeq	r4, r1, sl, lsr r8
   3e5a0:	andeq	sp, r2, sl, asr r0
   3e5a4:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   3e5a8:	strdeq	r4, [r8], -r4	; <UNPREDICTABLE>
   3e5ac:	muleq	r0, r4, r3
   3e5b0:	andeq	r8, r4, sl, asr #12
   3e5b4:	andeq	r0, r2, r6, lsl #26
   3e5b8:	ldrdeq	pc, [r1], -r6
   3e5bc:	andeq	r4, r8, r4, lsr #15
   3e5c0:			; <UNDEFINED> instruction: 0x00014cbc
   3e5c4:	andeq	ip, r2, ip, asr #31
   3e5c8:	andeq	r4, r3, sl, ror #18
   3e5cc:	muleq	r0, r8, r3
   3e5d0:	andeq	ip, r2, r0, asr #31
   3e5d4:			; <UNDEFINED> instruction: 0x0002cfbe
   3e5d8:			; <UNDEFINED> instruction: 0x0002cfb8
   3e5dc:	strdeq	r0, [r0], -r8
   3e5e0:			; <UNDEFINED> instruction: 0x0002cfb0
   3e5e4:	andeq	ip, r2, r6, lsr #31
   3e5e8:	muleq	r1, r2, r6
   3e5ec:	andeq	pc, r1, sl, lsr r8	; <UNPREDICTABLE>
   3e5f0:	ldrdeq	r1, [r8], -lr
   3e5f4:	ldrdeq	r1, [r7], -r4
   3e5f8:	andeq	ip, r2, r2, lsl #31
   3e5fc:	ldrblt	r4, [r0, #-2825]!	; 0xfffff4f7
   3e600:	stcmi	0, cr11, [r9], {132}	; 0x84
   3e604:			; <UNDEFINED> instruction: 0xf103447b
   3e608:	strcs	r0, [r0], -ip, lsl #10
   3e60c:			; <UNDEFINED> instruction: 0x9603447c
   3e610:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3e614:	strls	r2, [r2], #-1026	; 0xfffffbfe
   3e618:			; <UNDEFINED> instruction: 0xff7af7f4
   3e61c:	andlt	r2, r4, r1
   3e620:	svclt	0x0000bd70
   3e624:	andeq	r3, r7, r0, asr r0
   3e628:	andeq	lr, r2, ip, lsl #27
   3e62c:	ldrblt	r4, [r0, #-2825]!	; 0xfffff4f7
   3e630:	stcmi	0, cr11, [r9], {132}	; 0x84
   3e634:			; <UNDEFINED> instruction: 0xf103447b
   3e638:	strcs	r0, [r0, #-1568]	; 0xfffff9e0
   3e63c:	strls	r4, [r3, #-1148]	; 0xfffffb84
   3e640:	strcs	r3, [r2, #-788]	; 0xfffffcec
   3e644:	strmi	lr, [r0], -sp, asr #19
   3e648:			; <UNDEFINED> instruction: 0xf7f49502
   3e64c:	andcs	pc, r1, r1, ror #30
   3e650:	ldcllt	0, cr11, [r0, #-16]!
   3e654:	andeq	r3, r7, r0, lsr #32
   3e658:	andeq	lr, r2, ip, ror #26
   3e65c:	ldrblt	r4, [r0, #-2825]!	; 0xfffff4f7
   3e660:	stcmi	0, cr11, [r9], {132}	; 0x84
   3e664:			; <UNDEFINED> instruction: 0xf103447b
   3e668:	strcs	r0, [r0, #-1588]	; 0xfffff9cc
   3e66c:	strls	r4, [r3, #-1148]	; 0xfffffb84
   3e670:	strcs	r3, [r2, #-808]	; 0xfffffcd8
   3e674:	strmi	lr, [r0], -sp, asr #19
   3e678:			; <UNDEFINED> instruction: 0xf7f49502
   3e67c:	andcs	pc, r1, r9, asr #30
   3e680:	ldcllt	0, cr11, [r0, #-16]!
   3e684:	strdeq	r2, [r7], -r0
   3e688:	andeq	lr, r2, ip, asr #26
   3e68c:	addlt	fp, r4, r0, lsl r5
   3e690:			; <UNDEFINED> instruction: 0x460a4c16
   3e694:	tstls	r0, r1, lsl #2
   3e698:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   3e69c:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   3e6a0:	movwcs	r9, #769	; 0x301
   3e6a4:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   3e6a8:			; <UNDEFINED> instruction: 0xf04f9103
   3e6ac:			; <UNDEFINED> instruction: 0xf00f0100
   3e6b0:	cmplt	r0, r7, lsl #16	; <UNPREDICTABLE>
   3e6b4:	blmi	3d0ef8 <strspn@plt+0x3b84f0>
   3e6b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e6bc:	blls	11872c <strspn@plt+0xffd24>
   3e6c0:	tstle	r0, sl, asr r0
   3e6c4:	andlt	r2, r4, r1
   3e6c8:	stcmi	13, cr11, [fp], {16}
   3e6cc:	bmi	30fee0 <strspn@plt+0x2f74d8>
   3e6d0:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
   3e6d4:	ldrtcc	r9, [ip], #-1
   3e6d8:	muleq	fp, sp, r8
   3e6dc:	strls	r4, [r0], #-1146	; 0xfffffb86
   3e6e0:			; <UNDEFINED> instruction: 0xf804f012
   3e6e4:			; <UNDEFINED> instruction: 0xf7d9e7e6
   3e6e8:	svclt	0x0000ef64
   3e6ec:	andeq	r4, r8, r6, asr #11
   3e6f0:	andeq	r0, r0, r8, asr #4
   3e6f4:	andeq	r4, r8, r8, lsr #11
   3e6f8:	andeq	r2, r7, r2, lsl #31
   3e6fc:	strdeq	lr, [r2], -r0
   3e700:			; <UNDEFINED> instruction: 0x4614b5f0
   3e704:			; <UNDEFINED> instruction: 0x2c034a22
   3e708:	addlt	r4, r7, r2, lsr #22
   3e70c:	svclt	0x0098447a
   3e710:	ldmpl	r3, {sp}^
   3e714:	movwls	r6, #22555	; 0x581b
   3e718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e71c:	bmi	7f4748 <strspn@plt+0x7dbd40>
   3e720:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   3e724:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e728:	subsmi	r9, sl, r5, lsl #22
   3e72c:	andlt	sp, r7, sp, lsr #2
   3e730:			; <UNDEFINED> instruction: 0x460ebdf0
   3e734:	tstcs	r4, r4, lsl #22
   3e738:	ldrtmi	r9, [r2], -r1, lsl #6
   3e73c:	mrsls	r2, LR_irq
   3e740:			; <UNDEFINED> instruction: 0xf00e4605
   3e744:	strhlt	pc, [r0, #253]!	; 0xfd	; <UNPREDICTABLE>
   3e748:	svclt	0x00082c04
   3e74c:	rscle	r2, r6, r1
   3e750:	svcmi	0x00134812
   3e754:			; <UNDEFINED> instruction: 0xf0084478
   3e758:	blmi	4fe084 <strspn@plt+0x4e567c>
   3e75c:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   3e760:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   3e764:	ldrbtmi	r1, [ip], #3874	; 0xf22
   3e768:	cfldrsne	mvf4, [r1, #-508]!	; 0xfffffe04
   3e76c:	strcs	r3, [r3], #-840	; 0xfffffcb8
   3e770:	stmib	sp, {r8, sl, sp}^
   3e774:	stmib	sp, {sl, fp, ip, sp, lr}^
   3e778:			; <UNDEFINED> instruction: 0xf7f44502
   3e77c:	andcs	pc, r1, r9, asr #29
   3e780:	stmdals	r4, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   3e784:			; <UNDEFINED> instruction: 0xfffef7f8
   3e788:			; <UNDEFINED> instruction: 0xf7d9e7de
   3e78c:	svclt	0x0000ef12
   3e790:	andeq	r4, r8, r4, asr r5
   3e794:	andeq	r0, r0, r8, asr #4
   3e798:	andeq	r4, r8, lr, lsr r5
   3e79c:	andeq	r8, r4, r0, ror r3
   3e7a0:	andeq	lr, r2, r8, ror ip
   3e7a4:	strdeq	r2, [r7], -r2	; <UNPREDICTABLE>
   3e7a8:	muleq	r8, r6, r9
   3e7ac:	svcmi	0x00f0e92d
   3e7b0:	bmi	16d0008 <strspn@plt+0x16b7600>
   3e7b4:	blmi	16c9828 <strspn@plt+0x16b0e20>
   3e7b8:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   3e7bc:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   3e7c0:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   3e7c4:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   3e7c8:	movwls	r6, #47131	; 0xb81b
   3e7cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e7d0:	bmi	15b4804 <strspn@plt+0x159bdfc>
   3e7d4:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   3e7d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e7dc:	subsmi	r9, sl, fp, lsl #22
   3e7e0:	addshi	pc, sl, r0, asr #32
   3e7e4:	pop	{r0, r2, r3, ip, sp, pc}
   3e7e8:			; <UNDEFINED> instruction: 0x460f8ff0
   3e7ec:	tstcs	ip, r4, lsl #22
   3e7f0:	ldrtmi	r9, [sl], -r1, lsl #6
   3e7f4:	mrsls	r2, LR_irq
   3e7f8:			; <UNDEFINED> instruction: 0xf00e4606
   3e7fc:	strmi	pc, [r5], -r1, ror #30
   3e800:	ldfcsd	f3, [ip], {248}	; 0xf8
   3e804:	stmdami	r9, {r0, r1, r3, r4, ip, lr, pc}^
   3e808:	ldrbtmi	r4, [r8], #-3401	; 0xfffff2b7
   3e80c:	stc2l	0, cr15, [lr, #32]!
   3e810:	ldrbtmi	r4, [sp], #-2888	; 0xfffff4b8
   3e814:	ldrdgt	pc, [r0, -pc]!	; <UNPREDICTABLE>
   3e818:			; <UNDEFINED> instruction: 0xf1a4447b
   3e81c:	ldrbtmi	r0, [ip], #540	; 0x21c
   3e820:			; <UNDEFINED> instruction: 0xf107462c
   3e824:	strcc	r0, [ip], #-284	; 0xfffffee4
   3e828:	strls	r2, [r1], #-1280	; 0xfffffb00
   3e82c:	strcs	r3, [r2], #-876	; 0xfffffc94
   3e830:			; <UNDEFINED> instruction: 0xf8cd4630
   3e834:	stmib	sp, {lr, pc}^
   3e838:			; <UNDEFINED> instruction: 0xf7f44502
   3e83c:	andcs	pc, r1, r9, ror #28
   3e840:			; <UNDEFINED> instruction: 0xf8dfe7c7
   3e844:	bmi	feac2c <strspn@plt+0xfd2224>
   3e848:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   3e84c:			; <UNDEFINED> instruction: 0xf8df447a
   3e850:	ldrbtmi	sl, [r9], #-248	; 0xffffff08
   3e854:			; <UNDEFINED> instruction: 0xf0084658
   3e858:	stmdals	r4, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3e85c:			; <UNDEFINED> instruction: 0xff92f7f8
   3e860:			; <UNDEFINED> instruction: 0xf8df44fa
   3e864:	ldrbmi	r8, [r8], -r8, ror #1
   3e868:			; <UNDEFINED> instruction: 0x46514a39
   3e86c:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   3e870:	ldc2	0, cr15, [r6, #32]
   3e874:	subseq	pc, r4, #8, 2
   3e878:	strtmi	r9, [fp], -r0, lsl #4
   3e87c:	tstcs	r0, r5, lsr sl
   3e880:			; <UNDEFINED> instruction: 0xf89d9501
   3e884:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
   3e888:			; <UNDEFINED> instruction: 0xff30f011
   3e88c:			; <UNDEFINED> instruction: 0x46584a32
   3e890:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   3e894:	bleq	7a9d8 <strspn@plt+0x61fd0>
   3e898:	stc2	0, cr15, [r2, #32]
   3e89c:	rsbeq	pc, r0, #8, 2
   3e8a0:	strtmi	r9, [fp], -r0, lsl #4
   3e8a4:	tstcs	r0, sp, lsr #20
   3e8a8:			; <UNDEFINED> instruction: 0xf89d9501
   3e8ac:	ldrbtmi	r0, [sl], #-21	; 0xffffffeb
   3e8b0:	stc2	0, cr15, [lr, #72]!	; 0x48
   3e8b4:			; <UNDEFINED> instruction: 0xf8bd4651
   3e8b8:	bmi	aa6918 <strspn@plt+0xa8df10>
   3e8bc:	ldrbtmi	r4, [sl], #-2089	; 0xfffff7d7
   3e8c0:	blge	78ffc <strspn@plt+0x605f4>
   3e8c4:			; <UNDEFINED> instruction: 0xf0084478
   3e8c8:	stmdami	r7!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3e8cc:	strhthi	pc, [r8], -sp	; <UNPREDICTABLE>
   3e8d0:			; <UNDEFINED> instruction: 0xf0084478
   3e8d4:	blx	fe67df08 <strspn@plt+0xfe665500>
   3e8d8:	blmi	97cb40 <strspn@plt+0x964138>
   3e8dc:	andscs	sl, r0, #98304	; 0x18000
   3e8e0:			; <UNDEFINED> instruction: 0xf088fa1f
   3e8e4:			; <UNDEFINED> instruction: 0xf004447b
   3e8e8:	stmdami	r1!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3e8ec:			; <UNDEFINED> instruction: 0xf0084478
   3e8f0:			; <UNDEFINED> instruction: 0xf8dffd7d
   3e8f4:	strtmi	ip, [fp], -r0, lsl #1
   3e8f8:	bmi	823d04 <strspn@plt+0x80b2fc>
   3e8fc:			; <UNDEFINED> instruction: 0xf088fa1f
   3e900:	andpl	pc, ip, r9, asr r8	; <UNPREDICTABLE>
   3e904:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3e908:			; <UNDEFINED> instruction: 0xf0119500
   3e90c:	ldmdami	fp, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3e910:			; <UNDEFINED> instruction: 0xf0084478
   3e914:	ldrb	pc, [r4, -fp, ror #26]!	; <UNPREDICTABLE>
   3e918:	mcr	7, 2, pc, cr10, cr9, {6}	; <UNPREDICTABLE>
   3e91c:	andeq	r4, r8, r6, lsr #9
   3e920:	andeq	r0, r0, r8, asr #4
   3e924:	muleq	r8, sl, r4
   3e928:	andeq	r4, r8, sl, lsl #9
   3e92c:			; <UNDEFINED> instruction: 0x000482ba
   3e930:	andeq	r1, r8, sl, ror #17
   3e934:	andeq	r2, r7, ip, lsr lr
   3e938:	andeq	lr, r2, r6, lsl ip
   3e93c:	andeq	r4, r1, r4, lsr r4
   3e940:	andeq	pc, r1, r4, lsr #30
   3e944:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   3e948:	andeq	r8, r4, r4, ror #4
   3e94c:	andeq	r2, r7, r8, ror #27
   3e950:	andeq	r6, r1, r6, asr r4
   3e954:	andeq	lr, r2, r2, ror fp
   3e958:	andeq	ip, r2, r2, lsr #6
   3e95c:	andeq	lr, r2, r2, asr fp
   3e960:	andeq	lr, r2, r2, asr fp
   3e964:	andeq	r4, r1, r8, asr #6
   3e968:	andeq	lr, r2, r4, asr #22
   3e96c:	andeq	r0, r3, r0, asr #31
   3e970:	andeq	lr, r2, r4, lsr fp
   3e974:	muleq	r0, r4, r3
   3e978:	andeq	r0, r2, r6, lsl #17
   3e97c:	andeq	lr, r2, r0, lsr #22
   3e980:	mvnsmi	lr, #737280	; 0xb4000
   3e984:	ldcmi	6, cr4, [lr], #-124	; 0xffffff84
   3e988:			; <UNDEFINED> instruction: 0xf8df4615
   3e98c:	strdlt	r9, [r9], r8
   3e990:	ldrbtmi	r4, [ip], #-2877	; 0xfffff4c3
   3e994:	ldrbtmi	r4, [r9], #2621	; 0xa3d
   3e998:			; <UNDEFINED> instruction: 0x4606493d
   3e99c:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   3e9a0:			; <UNDEFINED> instruction: 0x46484479
   3e9a4:	movwls	r6, #30747	; 0x781b
   3e9a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e9ac:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   3e9b0:	stmib	sp, {sl, sp}^
   3e9b4:			; <UNDEFINED> instruction: 0xf88d4405
   3e9b8:			; <UNDEFINED> instruction: 0xf0085014
   3e9bc:	bmi	dbdd88 <strspn@plt+0xda5380>
   3e9c0:	ldcmi	6, cr4, [r5, #-140]!	; 0xffffff74
   3e9c4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3e9c8:			; <UNDEFINED> instruction: 0xf89d9401
   3e9cc:	ldmdbpl	r2, {r2, r4}^
   3e9d0:	andls	r4, r0, #3200	; 0xc80
   3e9d4:	bmi	ccfbd0 <strspn@plt+0xcb71c8>
   3e9d8:			; <UNDEFINED> instruction: 0xf011447a
   3e9dc:	strtmi	pc, [r8], -r7, lsl #29
   3e9e0:	stc2	0, cr15, [r4, #-32]	; 0xffffffe0
   3e9e4:	svceq	0x0007f1b8
   3e9e8:			; <UNDEFINED> instruction: 0xf10dd91a
   3e9ec:			; <UNDEFINED> instruction: 0x46230215
   3e9f0:	ldrtmi	r2, [r0], -r7, lsl #2
   3e9f4:	andne	lr, r0, #3358720	; 0x334000
   3e9f8:			; <UNDEFINED> instruction: 0xf00e1c7a
   3e9fc:	strmi	pc, [r4], -r1, ror #28
   3ea00:	stmdami	r8!, {r3, r4, r7, r8, ip, sp, pc}
   3ea04:			; <UNDEFINED> instruction: 0xf0084478
   3ea08:	bmi	a3ddd4 <strspn@plt+0xa253cc>
   3ea0c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   3ea10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ea14:	subsmi	r9, sl, r7, lsl #22
   3ea18:	andlt	sp, r9, pc, lsr #2
   3ea1c:	mvnshi	lr, #12386304	; 0xbd0000
   3ea20:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   3ea24:	stc2l	0, cr15, [r2], #32
   3ea28:	bmi	8b89dc <strspn@plt+0x89ffd4>
   3ea2c:	stmdbmi	r1!, {r3, r6, r9, sl, lr}
   3ea30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3ea34:	ldc2	0, cr15, [r4], #32
   3ea38:			; <UNDEFINED> instruction: 0xf7f89806
   3ea3c:	ldmdami	lr, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3ea40:			; <UNDEFINED> instruction: 0xf0084478
   3ea44:			; <UNDEFINED> instruction: 0xf1b8fcd3
   3ea48:	sbcsle	r0, lr, r8, lsl #30
   3ea4c:	ldcmi	6, cr4, [fp, #-160]	; 0xffffff60
   3ea50:	stc2l	0, cr15, [ip], {8}
   3ea54:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
   3ea58:	ldrbtmi	r9, [fp], #-1027	; 0xfffffbfd
   3ea5c:	andeq	pc, r8, #168, 2	; 0x2a
   3ea60:	streq	pc, [r4], #259	; 0x103
   3ea64:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
   3ea68:	strpl	lr, [r0], #-2509	; 0xfffff633
   3ea6c:	strcs	r3, [r3], #-888	; 0xfffffc88
   3ea70:	strls	r4, [r2], #-1584	; 0xfffff9d0
   3ea74:	stc2l	7, cr15, [ip, #-976]	; 0xfffffc30
   3ea78:			; <UNDEFINED> instruction: 0xf7d9e7c7
   3ea7c:	svclt	0x0000ed9a
   3ea80:	andeq	r4, r8, lr, asr #5
   3ea84:	andeq	r4, r1, r6, ror #5
   3ea88:	andeq	r0, r0, r8, asr #4
   3ea8c:	andeq	r0, r3, r6, ror r0
   3ea90:	andeq	r6, r2, r8, lsl #3
   3ea94:	muleq	r8, sl, r2
   3ea98:	muleq	r0, r4, r3
   3ea9c:	strdeq	r8, [r4], -r0
   3eaa0:			; <UNDEFINED> instruction: 0x000207b4
   3eaa4:	andeq	pc, r1, r4, lsl #7
   3eaa8:	andeq	r4, r8, r2, asr r2
   3eaac:	andeq	r4, r1, sl, ror #14
   3eab0:	andeq	pc, r1, r0, asr #26
   3eab4:	andeq	r4, r3, sl, lsl r4
   3eab8:	andeq	pc, r1, r8, asr #6
   3eabc:	strdeq	lr, [r2], -r2
   3eac0:	strdeq	r2, [r7], -sl
   3eac4:	addlt	fp, r2, r0, lsl r5
   3eac8:	strcs	r7, [r0], #-2075	; 0xfffff7e5
   3eacc:			; <UNDEFINED> instruction: 0xf0049400
   3ead0:	strdcs	pc, [r1], -r5
   3ead4:	ldclt	0, cr11, [r0, #-8]
   3ead8:	bcs	42bf20 <strspn@plt+0x413518>
   3eadc:	addlt	r4, ip, sl, lsr #24
   3eae0:	svclt	0x00984b2a
   3eae4:	ldrbtmi	r2, [ip], #-0
   3eae8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3eaec:			; <UNDEFINED> instruction: 0xf04f930b
   3eaf0:	stmdale	r9, {r8, r9}
   3eaf4:	blmi	991394 <strspn@plt+0x97898c>
   3eaf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3eafc:	blls	318b6c <strspn@plt+0x300164>
   3eb00:	teqle	lr, sl, asr r0
   3eb04:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   3eb08:	strmi	sl, [sl], -r7, lsl #22
   3eb0c:	stmib	sp, {r4, r8, sp}^
   3eb10:	movwcs	r1, #768	; 0x300
   3eb14:	ldc2l	0, cr15, [r4, #56]	; 0x38
   3eb18:	tstlt	r8, r4, lsl #12
   3eb1c:	strb	r2, [r9, r1]!
   3eb20:	ldmdami	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
   3eb24:	ldmdbmi	sp, {r2, r3, r4, r9, fp, lr}
   3eb28:	movwls	r4, #1144	; 0x478
   3eb2c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3eb30:	andls	r9, r3, r1, lsl #8
   3eb34:	ldc2	0, cr15, [r4], #-32	; 0xffffffe0
   3eb38:	stmdals	r3, {r3, r8, r9, fp, ip, pc}
   3eb3c:	bmi	690fa4 <strspn@plt+0x67859c>
   3eb40:	movwls	r4, #1145	; 0x479
   3eb44:	strls	r4, [r1], #-1146	; 0xfffffb86
   3eb48:	tstls	r3, r5
   3eb4c:	stc2	0, cr15, [r8], #-32	; 0xffffffe0
   3eb50:	stmdbls	r3, {r0, r3, r8, r9, fp, ip, pc}
   3eb54:	bmi	564b70 <strspn@plt+0x54c168>
   3eb58:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3eb5c:	tstls	r4, r1, lsl #8
   3eb60:			; <UNDEFINED> instruction: 0xf0089003
   3eb64:	blls	2fdbe0 <strspn@plt+0x2e51d8>
   3eb68:	ldmib	sp, {r4, r9, fp, lr}^
   3eb6c:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
   3eb70:	strcc	lr, [r0], #-2509	; 0xfffff633
   3eb74:	ldc2	0, cr15, [r4], {8}
   3eb78:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3eb7c:	ldc2	0, cr15, [r6], #-32	; 0xffffffe0
   3eb80:			; <UNDEFINED> instruction: 0xf7d9e7cc
   3eb84:	svclt	0x0000ed16
   3eb88:	andeq	r4, r8, sl, ror r1
   3eb8c:	andeq	r0, r0, r8, asr #4
   3eb90:	andeq	r4, r8, r8, ror #2
   3eb94:	andeq	r4, r1, r4, ror #1
   3eb98:	andeq	lr, r2, r0, ror #21
   3eb9c:	strdeq	r5, [r2], -sl
   3eba0:	andeq	r7, r4, r4, lsl #31
   3eba4:	ldrdeq	lr, [r2], -r8
   3eba8:	andeq	lr, r2, lr, asr #21
   3ebac:	andeq	lr, r2, r6, asr #21
   3ebb0:	andeq	pc, r1, lr, lsl #4
   3ebb4:	bcs	1ac07c <strspn@plt+0x193674>
   3ebb8:	addlt	r4, r7, r4, lsl ip
   3ebbc:	svclt	0x00984b14
   3ebc0:	ldrbtmi	r2, [ip], #-0
   3ebc4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3ebc8:			; <UNDEFINED> instruction: 0xf04f9305
   3ebcc:	stmdale	r9, {r8, r9}
   3ebd0:	blmi	411418 <strspn@plt+0x3f8a10>
   3ebd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ebd8:	blls	198c48 <strspn@plt+0x180240>
   3ebdc:	tstle	r3, sl, asr r0
   3ebe0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   3ebe4:	strcs	sl, [r6, #-3075]	; 0xfffff3fd
   3ebe8:	movwcs	r4, #1546	; 0x60a
   3ebec:	strpl	lr, [r0], #-2509	; 0xfffff633
   3ebf0:	stc2l	0, cr15, [r6, #-56]!	; 0xffffffc8
   3ebf4:	andcs	fp, r1, r8, lsl #2
   3ebf8:	stmdami	r7, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3ebfc:	strtmi	r4, [r1], -sl, lsr #12
   3ec00:			; <UNDEFINED> instruction: 0xf7f84478
   3ec04:	ldrb	pc, [r6, fp, lsl #30]!	; <UNPREDICTABLE>
   3ec08:	ldcl	7, cr15, [r2], {217}	; 0xd9
   3ec0c:	muleq	r8, lr, r0
   3ec10:	andeq	r0, r0, r8, asr #4
   3ec14:	andeq	r4, r8, ip, lsl #1
   3ec18:	andeq	r4, r3, ip, asr #4
   3ec1c:			; <UNDEFINED> instruction: 0xc190f8df
   3ec20:	svcmi	0x00f0e92d
   3ec24:			; <UNDEFINED> instruction: 0xf8df461d
   3ec28:	ldrbtmi	sl, [ip], #396	; 0x18c
   3ec2c:	addlt	r4, fp, r2, ror #22
   3ec30:	stmdbmi	r2!, {r0, r1, r2, r4, r9, sl, lr}^
   3ec34:	ldrbtmi	r4, [sl], #2658	; 0xa62
   3ec38:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3ec3c:	ldrbtmi	sl, [sl], #-3590	; 0xfffff1fa
   3ec40:			; <UNDEFINED> instruction: 0xf8df4479
   3ec44:	strmi	r8, [r4], -r0, lsl #3
   3ec48:	ldmdavs	fp, {r4, r6, r9, sl, lr}
   3ec4c:			; <UNDEFINED> instruction: 0xf04f9309
   3ec50:			; <UNDEFINED> instruction: 0xf04f0300
   3ec54:			; <UNDEFINED> instruction: 0xf8cd0b00
   3ec58:			; <UNDEFINED> instruction: 0xf8c6b018
   3ec5c:	ldrbtmi	fp, [r8], #4
   3ec60:	andsvc	pc, r8, sp, lsl #17
   3ec64:	andlt	pc, r8, r6, asr #17
   3ec68:	blx	fe6fac92 <strspn@plt+0xfe6e228a>
   3ec6c:			; <UNDEFINED> instruction: 0x465b4a56
   3ec70:	andlt	pc, r4, sp, asr #17
   3ec74:			; <UNDEFINED> instruction: 0xf8df2100
   3ec78:			; <UNDEFINED> instruction: 0xf8589154
   3ec7c:	bmi	155ac8c <strspn@plt+0x1542284>
   3ec80:			; <UNDEFINED> instruction: 0xf89d44f9
   3ec84:	ldrbtmi	r0, [sl], #-24	; 0xffffffe8
   3ec88:			; <UNDEFINED> instruction: 0xf0119700
   3ec8c:	strbmi	pc, [r8], -pc, lsr #26	; <UNPREDICTABLE>
   3ec90:	blx	feb7acba <strspn@plt+0xfeb622b2>
   3ec94:	blcs	3258ec <strspn@plt+0x30cee4>
   3ec98:			; <UNDEFINED> instruction: 0xf10dd91a
   3ec9c:			; <UNDEFINED> instruction: 0x465b0219
   3eca0:	strtmi	r2, [r0], -fp, lsl #2
   3eca4:	andne	lr, r0, #3358720	; 0x334000
   3eca8:			; <UNDEFINED> instruction: 0xf00e1c6a
   3ecac:	strmi	pc, [r3], r9, lsl #26
   3ecb0:	stmdami	r8, {r3, r4, r7, r8, ip, sp, pc}^
   3ecb4:			; <UNDEFINED> instruction: 0xf0084478
   3ecb8:	bmi	123db24 <strspn@plt+0x122511c>
   3ecbc:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   3ecc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ecc4:	subsmi	r9, sl, r9, lsl #22
   3ecc8:	andlt	sp, fp, pc, ror #2
   3eccc:	svchi	0x00f0e8bd
   3ecd0:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
   3ecd4:	blx	fe2facfe <strspn@plt+0xfe2e22f6>
   3ecd8:	blmi	10b8c8c <strspn@plt+0x10a0284>
   3ecdc:	bmi	1090624 <strspn@plt+0x1077c1c>
   3ece0:	ldrbtmi	r4, [fp], #-2369	; 0xfffff6bf
   3ece4:	movwls	r4, #21626	; 0x547a
   3ece8:			; <UNDEFINED> instruction: 0x461f4479
   3ecec:	blx	167ad16 <strspn@plt+0x166230e>
   3ecf0:			; <UNDEFINED> instruction: 0xf7f89807
   3ecf4:	bmi	fbe218 <strspn@plt+0xfa5810>
   3ecf8:	ldrbmi	r4, [r0], -r9, asr #12
   3ecfc:			; <UNDEFINED> instruction: 0xf008447a
   3ed00:	bmi	f3da44 <strspn@plt+0xf2503c>
   3ed04:	tstcs	r0, fp, asr r6
   3ed08:	smlsdxls	r0, sl, r4, r4
   3ed0c:	strhteq	pc, [r0], -sp	; <UNPREDICTABLE>
   3ed10:	andlt	pc, r4, sp, asr #17
   3ed14:	blx	1f7ad66 <strspn@plt+0x1f6235e>
   3ed18:			; <UNDEFINED> instruction: 0x46494a36
   3ed1c:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3ed20:	blx	ffad4a <strspn@plt+0xfe2342>
   3ed24:	andeq	pc, ip, #-1073741823	; 0xc0000001
   3ed28:	ldrbmi	r9, [fp], -r0, lsl #4
   3ed2c:	tstcs	r0, r2, lsr sl
   3ed30:	mlaeq	r2, sp, r8, pc	; <UNPREDICTABLE>
   3ed34:			; <UNDEFINED> instruction: 0xf8cd447a
   3ed38:			; <UNDEFINED> instruction: 0xf012b004
   3ed3c:	bmi	c3dae8 <strspn@plt+0xc250e0>
   3ed40:			; <UNDEFINED> instruction: 0x46494650
   3ed44:			; <UNDEFINED> instruction: 0xf008447a
   3ed48:			; <UNDEFINED> instruction: 0xf8dffb2b
   3ed4c:			; <UNDEFINED> instruction: 0xf8cdc0b4
   3ed50:	ldrbmi	fp, [fp], -r4
   3ed54:	tstcs	r0, fp, lsr #20
   3ed58:	andvc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   3ed5c:			; <UNDEFINED> instruction: 0xf89d447a
   3ed60:	strls	r0, [r0, -r3, lsr #32]
   3ed64:	stc2l	0, cr15, [r2], {17}
   3ed68:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   3ed6c:	blx	ffad96 <strspn@plt+0xfe238e>
   3ed70:	blcs	3659c8 <strspn@plt+0x34cfc0>
   3ed74:	strbmi	sp, [r8], -r1, lsr #1
   3ed78:	blx	e7ada2 <strspn@plt+0xe6239a>
   3ed7c:	bls	565998 <strspn@plt+0x54cf90>
   3ed80:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   3ed84:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
   3ed88:			; <UNDEFINED> instruction: 0xf8df250d
   3ed8c:	tstcc	r8, #132	; 0x84
   3ed90:	bcc	350190 <strspn@plt+0x337788>
   3ed94:			; <UNDEFINED> instruction: 0x462044fc
   3ed98:			; <UNDEFINED> instruction: 0xf8cd9603
   3ed9c:			; <UNDEFINED> instruction: 0xf8cde004
   3eda0:	strls	ip, [r2, #-0]
   3eda4:	blx	fed7cd7e <strspn@plt+0xfed64376>
   3eda8:			; <UNDEFINED> instruction: 0xf7d9e787
   3edac:	svclt	0x0000ec02
   3edb0:	andeq	r4, r8, r6, lsr r0
   3edb4:	andeq	r4, r1, r6, asr #32
   3edb8:	andeq	r0, r0, r8, asr #4
   3edbc:	andeq	r5, r2, r8, ror #29
   3edc0:	andeq	lr, r2, r2, lsl #20
   3edc4:	andeq	r4, r8, r2
   3edc8:	muleq	r0, r4, r3
   3edcc:	andeq	r7, r4, r4, asr #28
   3edd0:	andeq	r0, r2, r6, lsl #10
   3edd4:	ldrdeq	pc, [r1], -r4
   3edd8:	andeq	r3, r8, r2, lsr #31
   3eddc:			; <UNDEFINED> instruction: 0x000144ba
   3ede0:	andeq	r2, r7, r2, ror #22
   3ede4:	andeq	lr, r2, r8, ror #18
   3ede8:	andeq	r4, r3, r4, ror #2
   3edec:	andeq	lr, r2, ip, asr r9
   3edf0:	andeq	lr, r2, ip, asr r9
   3edf4:	andeq	lr, r2, lr, asr #18
   3edf8:	andeq	lr, r2, r4, asr #18
   3edfc:	andeq	lr, r2, ip, lsr r9
   3ee00:	andeq	r0, r0, r8, lsl #6
   3ee04:	andeq	lr, r2, r0, lsr r9
   3ee08:	andeq	pc, r1, lr, lsl r0	; <UNPREDICTABLE>
   3ee0c:	andeq	r1, r8, r0, lsl #7
   3ee10:	andeq	lr, r2, r0, lsl #18
   3ee14:	andle	r2, r1, r7, lsl #20
   3ee18:	svclt	0x0000f7ff
   3ee1c:	bllt	fce20 <strspn@plt+0xe4418>
   3ee20:	addlt	fp, r5, r0, lsr r5
   3ee24:	movwls	r4, #15623	; 0x3d07
   3ee28:	stcmi	3, cr2, [r7], {19}
   3ee2c:	movwls	r4, #9341	; 0x247d
   3ee30:	ldrbtmi	r4, [ip], #-2822	; 0xfffff4fa
   3ee34:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3ee38:			; <UNDEFINED> instruction: 0xf7f4447b
   3ee3c:	andcs	pc, r1, r9, ror #22
   3ee40:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3ee44:	andeq	r1, r8, r8, lsl r3
   3ee48:	andeq	lr, r2, sl, ror #19
   3ee4c:	andeq	r2, r7, r4, lsl ip
   3ee50:	mvnsmi	lr, sp, lsr #18
   3ee54:	bmi	15d06ac <strspn@plt+0x15b7ca4>
   3ee58:	blmi	15eb0d0 <strspn@plt+0x15d26c8>
   3ee5c:	ldrbtmi	r2, [sl], #-3159	; 0xfffff3a9
   3ee60:	ldmpl	r3, {r0, r1, ip, pc}^
   3ee64:	tstls	fp, #1769472	; 0x1b0000
   3ee68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ee6c:	mrrccs	8, 0, sp, r0, cr6
   3ee70:	strtmi	fp, [r3], -r8, lsl #30
   3ee74:	movwcs	sp, #3
   3ee78:	and	r9, fp, r3, lsl #6
   3ee7c:			; <UNDEFINED> instruction: 0x460a2358
   3ee80:	stmdbge	r4, {r8, r9, ip, pc}
   3ee84:	movwcs	r9, #2051	; 0x803
   3ee88:			; <UNDEFINED> instruction: 0xf00e9101
   3ee8c:	cmnlt	r0, r9, lsl ip	; <UNPREDICTABLE>
   3ee90:	movwls	r2, #13057	; 0x3301
   3ee94:	blmi	12117bc <strspn@plt+0x11f8db4>
   3ee98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ee9c:	blls	718f0c <strspn@plt+0x700504>
   3eea0:			; <UNDEFINED> instruction: 0xf040405a
   3eea4:	stmdals	r3, {r1, r7, pc}
   3eea8:	pop	{r2, r3, r4, ip, sp, pc}
   3eeac:	stfmip	f0, [r3, #-960]	; 0xfffffc40
   3eeb0:			; <UNDEFINED> instruction: 0x6704e9dd
   3eeb4:	bmi	10d00b0 <strspn@plt+0x10b76a8>
   3eeb8:	ldrbtmi	r4, [sl], #-2370	; 0xfffff6be
   3eebc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3eec0:	strvs	lr, [r0, -sp, asr #19]
   3eec4:	ldrdhi	pc, [r0, -pc]
   3eec8:	blx	1afaef0 <strspn@plt+0x1ae24e8>
   3eecc:			; <UNDEFINED> instruction: 0x6706e9dd
   3eed0:	ldrbtmi	r4, [r8], #1576	; 0x628
   3eed4:			; <UNDEFINED> instruction: 0x46414a3d
   3eed8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3eedc:			; <UNDEFINED> instruction: 0xf0086700
   3eee0:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   3eee4:	bmi	ed8b0c <strspn@plt+0xec0104>
   3eee8:	strtmi	r4, [r8], -r1, asr #12
   3eeec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3eef0:			; <UNDEFINED> instruction: 0xf0086700
   3eef4:	ldmib	sp, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
   3eef8:	bmi	dd8b28 <strspn@plt+0xdc0120>
   3eefc:	strtmi	r4, [r8], -r1, asr #12
   3ef00:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef04:			; <UNDEFINED> instruction: 0xf0086700
   3ef08:	ldmib	sp, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}^
   3ef0c:	bmi	cd8b44 <strspn@plt+0xcc013c>
   3ef10:	strtmi	r4, [r8], -r1, asr #12
   3ef14:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef18:			; <UNDEFINED> instruction: 0xf0086700
   3ef1c:	ldmib	sp, {r0, r6, r9, fp, ip, sp, lr, pc}^
   3ef20:	bmi	bd8b60 <strspn@plt+0xbc0158>
   3ef24:	strtmi	r4, [r8], -r1, asr #12
   3ef28:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef2c:			; <UNDEFINED> instruction: 0xf0086700
   3ef30:	ldmib	sp, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}^
   3ef34:	bmi	ad8b7c <strspn@plt+0xac0174>
   3ef38:	strtmi	r4, [r8], -r1, asr #12
   3ef3c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef40:			; <UNDEFINED> instruction: 0xf0086700
   3ef44:	ldmib	sp, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}^
   3ef48:	bmi	9d8b98 <strspn@plt+0x9c0190>
   3ef4c:	strtmi	r4, [r8], -r1, asr #12
   3ef50:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef54:			; <UNDEFINED> instruction: 0xf0086700
   3ef58:	ldmib	sp, {r0, r1, r5, r9, fp, ip, sp, lr, pc}^
   3ef5c:	bmi	8d8bb4 <strspn@plt+0x8c01ac>
   3ef60:	strtmi	r4, [r8], -r1, asr #12
   3ef64:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef68:			; <UNDEFINED> instruction: 0xf0086700
   3ef6c:	ldmib	sp, {r0, r3, r4, r9, fp, ip, sp, lr, pc}^
   3ef70:	bmi	7d8bd0 <strspn@plt+0x7c01c8>
   3ef74:	strtmi	r4, [r8], -r1, asr #12
   3ef78:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ef7c:			; <UNDEFINED> instruction: 0xf0086700
   3ef80:	mrrccs	10, 0, pc, r7, cr15	; <UNPREDICTABLE>
   3ef84:	ldmdami	sl, {r1, r2, fp, ip, lr, pc}
   3ef88:			; <UNDEFINED> instruction: 0xf0084478
   3ef8c:	movwcs	pc, #6703	; 0x1a2f	; <UNPREDICTABLE>
   3ef90:	ldrb	r9, [pc, -r3, lsl #6]!
   3ef94:			; <UNDEFINED> instruction: 0x6718e9dd
   3ef98:	bmi	5d08a4 <strspn@plt+0x5b7e9c>
   3ef9c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3efa0:	strvs	lr, [r0, -sp, asr #19]
   3efa4:			; <UNDEFINED> instruction: 0xf9fcf008
   3efa8:			; <UNDEFINED> instruction: 0xf7d9e7ed
   3efac:	svclt	0x0000eb02
   3efb0:	andeq	r3, r8, r2, lsl #28
   3efb4:	andeq	r0, r0, r8, asr #4
   3efb8:	andeq	r3, r8, r8, asr #27
   3efbc:	andeq	r3, r1, r8, asr sp
   3efc0:	andeq	lr, r2, lr, ror #18
   3efc4:	andeq	r5, r2, sl, ror #24
   3efc8:	strdeq	r7, [r4], -r2
   3efcc:	andeq	lr, r2, ip, asr r9
   3efd0:	andeq	lr, r2, r8, asr r9
   3efd4:	andeq	lr, r2, r4, asr r9
   3efd8:	andeq	lr, r2, r0, asr r9
   3efdc:	andeq	lr, r2, ip, asr #18
   3efe0:	andeq	lr, r2, r4, asr #18
   3efe4:	andeq	lr, r2, r8, asr #18
   3efe8:	andeq	lr, r2, ip, asr #18
   3efec:	andeq	lr, r2, r0, asr r9
   3eff0:	andeq	lr, r1, r0, lsl #28
   3eff4:	andeq	lr, r2, lr, lsr r9
   3eff8:	bcs	82c5c0 <strspn@plt+0x813bb8>
   3effc:	addlt	r4, ip, r2, asr #24
   3f000:	svclt	0x00984b42
   3f004:	ldrbtmi	r2, [ip], #-0
   3f008:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3f00c:			; <UNDEFINED> instruction: 0xf04f930b
   3f010:	stmdale	r9, {r8, r9}
   3f014:	blmi	f91914 <strspn@plt+0xf78f0c>
   3f018:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f01c:	blls	31908c <strspn@plt+0x300684>
   3f020:	qdsuble	r4, sl, lr
   3f024:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   3f028:	strmi	sl, [sl], -r3, lsl #22
   3f02c:	stmib	sp, {r5, r8, sp}^
   3f030:	movwcs	r1, #768	; 0x300
   3f034:	blx	117b076 <strspn@plt+0x116266e>
   3f038:	tstlt	r8, r4, lsl #12
   3f03c:	strb	r2, [r9, r1]!
   3f040:			; <UNDEFINED> instruction: 0x200cf8bd
   3f044:	ldcmi	3, cr2, [r3, #-0]
   3f048:	ldrbtmi	r4, [sp], #-2355	; 0xfffff6cd
   3f04c:	movwcs	lr, #2509	; 0x9cd
   3f050:	ldrbtmi	r4, [r9], #-2610	; 0xfffff5ce
   3f054:	cfmsuba32mi	mvax1, mvax4, mvfx2, mvfx8
   3f058:			; <UNDEFINED> instruction: 0xf008447a
   3f05c:			; <UNDEFINED> instruction: 0xf8bdf9a1
   3f060:	ldrbtmi	r2, [lr], #-14
   3f064:	strtmi	r2, [r8], -r0, lsl #6
   3f068:	movwcs	lr, #2509	; 0x9cd
   3f06c:	bmi	b90938 <strspn@plt+0xb77f30>
   3f070:			; <UNDEFINED> instruction: 0xf008447a
   3f074:	blls	17d6d0 <strspn@plt+0x164cc8>
   3f078:	ldrtmi	r4, [r1], -fp, lsr #20
   3f07c:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3f080:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3f084:			; <UNDEFINED> instruction: 0xf98cf008
   3f088:	bmi	a65ca4 <strspn@plt+0xa4d29c>
   3f08c:			; <UNDEFINED> instruction: 0x46284631
   3f090:	movwls	r9, #1025	; 0x401
   3f094:			; <UNDEFINED> instruction: 0xf008447a
   3f098:	blls	1fd6ac <strspn@plt+0x1e4ca4>
   3f09c:	ldrtmi	r4, [r1], -r4, lsr #20
   3f0a0:	strls	r4, [r1], #-1576	; 0xfffff9d8
   3f0a4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3f0a8:			; <UNDEFINED> instruction: 0xf97af008
   3f0ac:	bmi	8a5cd0 <strspn@plt+0x88d2c8>
   3f0b0:			; <UNDEFINED> instruction: 0x46284631
   3f0b4:	movwls	r9, #1025	; 0x401
   3f0b8:			; <UNDEFINED> instruction: 0xf008447a
   3f0bc:	stmdals	r8, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   3f0c0:			; <UNDEFINED> instruction: 0x46314a1d
   3f0c4:	strls	r2, [r1], #-776	; 0xfffffcf8
   3f0c8:	ldrbtmi	r9, [sl], #-0
   3f0cc:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   3f0d0:			; <UNDEFINED> instruction: 0xf966f008
   3f0d4:	bmi	6e5d00 <strspn@plt+0x6cd2f8>
   3f0d8:			; <UNDEFINED> instruction: 0x46284631
   3f0dc:	movwls	r9, #1025	; 0x401
   3f0e0:			; <UNDEFINED> instruction: 0xf008447a
   3f0e4:	blls	2fd660 <strspn@plt+0x2e4c58>
   3f0e8:			; <UNDEFINED> instruction: 0x46284a16
   3f0ec:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   3f0f0:	strcc	lr, [r0], #-2509	; 0xfffff633
   3f0f4:			; <UNDEFINED> instruction: 0xf954f008
   3f0f8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   3f0fc:			; <UNDEFINED> instruction: 0xf976f008
   3f100:			; <UNDEFINED> instruction: 0xf7d9e79c
   3f104:	svclt	0x0000ea56
   3f108:	andeq	r3, r8, sl, asr ip
   3f10c:	andeq	r0, r0, r8, asr #4
   3f110:	andeq	r3, r8, r8, asr #24
   3f114:	andeq	r3, r1, r2, asr #23
   3f118:	ldrdeq	r5, [r2], -r6
   3f11c:	muleq	r2, r8, r8
   3f120:	andeq	r7, r4, r2, ror #20
   3f124:	muleq	r2, r0, r8
   3f128:	andeq	lr, r2, lr, lsl #17
   3f12c:	andeq	lr, r2, ip, lsl #17
   3f130:	andeq	lr, r2, sl, lsl #17
   3f134:	andeq	lr, r2, r8, lsl #17
   3f138:	andeq	lr, r2, r6, lsl #17
   3f13c:	strdeq	r5, [r2], -r2
   3f140:	andeq	lr, r2, r0, lsl #17
   3f144:	andeq	lr, r2, r6, lsl #17
   3f148:	andeq	lr, r1, lr, lsl #25
   3f14c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f150:	stcmi	6, cr4, [r1], #-584	; 0xfffffdb8
   3f154:	bmi	890974 <strspn@plt+0x877f6c>
   3f158:	stmdbmi	r1!, {r2, r7, ip, sp, pc}
   3f15c:	stmdami	r1!, {r2, r3, r4, r5, r6, sl, lr}
   3f160:	cfstrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
   3f164:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3f168:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   3f16c:			; <UNDEFINED> instruction: 0xf04f461f
   3f170:			; <UNDEFINED> instruction: 0xf0080900
   3f174:			; <UNDEFINED> instruction: 0x4622f915
   3f178:	andls	pc, r4, sp, asr #17
   3f17c:	stmdbpl	r4!, {r8, sp}^
   3f180:	bmi	6d0ab4 <strspn@plt+0x6b80ac>
   3f184:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3f188:			; <UNDEFINED> instruction: 0xf0119400
   3f18c:	ldmdami	r8, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   3f190:			; <UNDEFINED> instruction: 0xf0084478
   3f194:			; <UNDEFINED> instruction: 0xf1b8f92b
   3f198:	stmdale	r2, {r2, r8, r9, sl, fp}
   3f19c:	pop	{r2, ip, sp, pc}
   3f1a0:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, sl, pc}
   3f1a4:	ldrbtmi	r4, [r8], #-3092	; 0xfffff3ec
   3f1a8:			; <UNDEFINED> instruction: 0xf0084d14
   3f1ac:	blmi	57d630 <strspn@plt+0x564c28>
   3f1b0:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   3f1b4:			; <UNDEFINED> instruction: 0xf1a8447b
   3f1b8:	lfmne	f0, 4, [r9, #-16]!
   3f1bc:	movwcc	r3, #50252	; 0xc44c
   3f1c0:	strpl	lr, [r0], #-2509	; 0xfffff633
   3f1c4:	strcs	r4, [sl], #-1584	; 0xfffff9d0
   3f1c8:	andls	pc, ip, sp, asr #17
   3f1cc:			; <UNDEFINED> instruction: 0xf7f49402
   3f1d0:	mullt	r4, pc, r9	; <UNPREDICTABLE>
   3f1d4:			; <UNDEFINED> instruction: 0x87f0e8bd
   3f1d8:	andeq	r3, r8, r4, lsl #22
   3f1dc:	andeq	lr, r2, r4, lsr #16
   3f1e0:	andeq	r5, r2, r4, asr #19
   3f1e4:	andeq	r3, r1, r6, lsl fp
   3f1e8:	muleq	r0, r4, r3
   3f1ec:	andeq	r0, r2, r6
   3f1f0:	strdeq	lr, [r1], -r8
   3f1f4:	andeq	r7, r4, lr, lsl r9
   3f1f8:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   3f1fc:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   3f200:	muleq	r7, r8, r8
   3f204:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f208:	stcmi	6, cr4, [r0], #-584	; 0xfffffdb8
   3f20c:	bmi	850a2c <strspn@plt+0x838024>
   3f210:	stmdbmi	r0!, {r2, r7, ip, sp, pc}
   3f214:	stmdami	r0!, {r2, r3, r4, r5, r6, sl, lr}
   3f218:	cfstrsmi	mvf4, [r0, #-488]!	; 0xfffffe18
   3f21c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3f220:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   3f224:			; <UNDEFINED> instruction: 0xf04f461f
   3f228:			; <UNDEFINED> instruction: 0xf0080900
   3f22c:			; <UNDEFINED> instruction: 0x4622f8b9
   3f230:	andls	pc, r4, sp, asr #17
   3f234:	stmdbpl	r4!, {r8, sp}^
   3f238:	bmi	690b6c <strspn@plt+0x678164>
   3f23c:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3f240:			; <UNDEFINED> instruction: 0xf0119400
   3f244:	ldmdami	r7, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}
   3f248:			; <UNDEFINED> instruction: 0xf0084478
   3f24c:			; <UNDEFINED> instruction: 0xf1b8f8cf
   3f250:	stmdale	r2, {r2, r8, r9, sl, fp}
   3f254:	pop	{r2, ip, sp, pc}
   3f258:	ldmdami	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
   3f25c:	ldrbtmi	r4, [r8], #-3091	; 0xfffff3ed
   3f260:			; <UNDEFINED> instruction: 0xf8c4f008
   3f264:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   3f268:	andeq	pc, r4, #168, 2	; 0x2a
   3f26c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3f270:	blmi	44c278 <strspn@plt+0x433870>
   3f274:			; <UNDEFINED> instruction: 0x46301d39
   3f278:	ldrbtmi	r2, [fp], #-1033	; 0xfffffbf7
   3f27c:	andls	pc, ip, sp, asr #17
   3f280:			; <UNDEFINED> instruction: 0xf7f49402
   3f284:	andlt	pc, r4, r5, asr #18
   3f288:			; <UNDEFINED> instruction: 0x87f0e8bd
   3f28c:	andeq	r3, r8, ip, asr #20
   3f290:	andeq	lr, r2, r8, lsl #19
   3f294:	andeq	r5, r2, ip, lsl #18
   3f298:	andeq	r3, r1, lr, asr sl
   3f29c:	muleq	r0, r4, r3
   3f2a0:	andeq	pc, r1, lr, asr #30
   3f2a4:	andeq	lr, r1, r0, asr #22
   3f2a8:	andeq	r7, r4, r6, ror #16
   3f2ac:	andeq	r0, r8, r2, asr pc
   3f2b0:	andeq	lr, r2, r0, asr #18
   3f2b4:			; <UNDEFINED> instruction: 0x000729ba
   3f2b8:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f2bc:	stcmi	6, cr4, [r0], #-584	; 0xfffffdb8
   3f2c0:	bmi	850ae0 <strspn@plt+0x8380d8>
   3f2c4:	stmdbmi	r0!, {r2, r7, ip, sp, pc}
   3f2c8:	stmdami	r0!, {r2, r3, r4, r5, r6, sl, lr}
   3f2cc:	cfstrsmi	mvf4, [r0, #-488]!	; 0xfffffe18
   3f2d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3f2d4:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   3f2d8:			; <UNDEFINED> instruction: 0xf04f461f
   3f2dc:			; <UNDEFINED> instruction: 0xf0080900
   3f2e0:			; <UNDEFINED> instruction: 0x4622f85f
   3f2e4:	andls	pc, r4, sp, asr #17
   3f2e8:	stmdbpl	r4!, {r8, sp}^
   3f2ec:	bmi	690c20 <strspn@plt+0x678218>
   3f2f0:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3f2f4:			; <UNDEFINED> instruction: 0xf0119400
   3f2f8:	ldmdami	r7, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3f2fc:			; <UNDEFINED> instruction: 0xf0084478
   3f300:			; <UNDEFINED> instruction: 0xf1b8f875
   3f304:	stmdale	r2, {r2, r8, r9, sl, fp}
   3f308:	pop	{r2, ip, sp, pc}
   3f30c:	ldmdami	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
   3f310:	ldrbtmi	r4, [r8], #-3091	; 0xfffff3ed
   3f314:			; <UNDEFINED> instruction: 0xf86af008
   3f318:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   3f31c:	andeq	pc, r4, #168, 2	; 0x2a
   3f320:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3f324:	blmi	44c32c <strspn@plt+0x433924>
   3f328:			; <UNDEFINED> instruction: 0x46301d39
   3f32c:	ldrbtmi	r2, [fp], #-1030	; 0xfffffbfa
   3f330:	andls	pc, ip, sp, asr #17
   3f334:			; <UNDEFINED> instruction: 0xf7f49402
   3f338:	andlt	pc, r4, fp, ror #17
   3f33c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3f340:	muleq	r8, r8, r9
   3f344:			; <UNDEFINED> instruction: 0x0002e9bc
   3f348:	andeq	r5, r2, r8, asr r8
   3f34c:	andeq	r3, r1, sl, lsr #19
   3f350:	muleq	r0, r4, r3
   3f354:	muleq	r1, sl, lr
   3f358:	andeq	lr, r1, ip, lsl #21
   3f35c:			; <UNDEFINED> instruction: 0x000477b2
   3f360:	andeq	r0, r8, r2, asr #29
   3f364:	andeq	lr, r2, r8, ror r9
   3f368:	andeq	r2, r7, r6, lsr #19
   3f36c:	addlt	fp, r5, r0, lsr r5
   3f370:	movwls	r4, #15623	; 0x3d07
   3f374:	stcmi	3, cr2, [r7], {17}
   3f378:	movwls	r4, #9341	; 0x247d
   3f37c:	ldrbtmi	r4, [ip], #-2822	; 0xfffff4fa
   3f380:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3f384:			; <UNDEFINED> instruction: 0xf7f4447b
   3f388:	andcs	pc, r1, r3, asr #17
   3f38c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3f390:	andeq	r0, r8, ip, ror lr
   3f394:	muleq	r2, sl, r9
   3f398:	ldrdeq	r2, [r7], -r0
   3f39c:	addlt	fp, r2, r0, lsl r5
   3f3a0:	strcs	r7, [r0], #-2075	; 0xfffff7e5
   3f3a4:			; <UNDEFINED> instruction: 0xf0049400
   3f3a8:	andcs	pc, r1, r9, lsl #23
   3f3ac:	ldclt	0, cr11, [r0, #-8]
   3f3b0:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3f3b4:	blmi	6c9bc8 <strspn@plt+0x6b11c0>
   3f3b8:	svclt	0x009844fc
   3f3bc:	strlt	r2, [r0, #-0]
   3f3c0:			; <UNDEFINED> instruction: 0xf85cb085
   3f3c4:	ldmdavs	fp, {r0, r1, ip, sp}
   3f3c8:			; <UNDEFINED> instruction: 0xf04f9303
   3f3cc:	stmdale	sl, {r8, r9}
   3f3d0:	blmi	511c28 <strspn@plt+0x4f9220>
   3f3d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f3d8:	blls	119448 <strspn@plt+0x100a40>
   3f3dc:	tstle	sl, sl, asr r0
   3f3e0:			; <UNDEFINED> instruction: 0xf85db005
   3f3e4:	blge	fdffc <strspn@plt+0xe55f4>
   3f3e8:	tstcs	r4, sl, lsl #12
   3f3ec:	movwne	lr, #2509	; 0x9cd
   3f3f0:			; <UNDEFINED> instruction: 0xf00e2300
   3f3f4:	tstlt	r8, r5, ror #18	; <UNPREDICTABLE>
   3f3f8:	strb	r2, [r9, r1]!
   3f3fc:	strmi	r4, [r3], -sl, lsl #18
   3f400:	andls	r4, r1, r2, lsl #12
   3f404:			; <UNDEFINED> instruction: 0xf1014479
   3f408:	ldrmi	r0, [r9], -ip
   3f40c:	stmdals	r2, {ip, pc}
   3f410:			; <UNDEFINED> instruction: 0xf96cf011
   3f414:			; <UNDEFINED> instruction: 0xf7d9e7f0
   3f418:	svclt	0x0000e8cc
   3f41c:	andeq	r3, r8, r8, lsr #17
   3f420:	andeq	r0, r0, r8, asr #4
   3f424:	andeq	r3, r8, ip, lsl #17
   3f428:	andeq	r2, r7, r0, asr r9
   3f42c:	bcs	ac874 <strspn@plt+0x93e6c>
   3f430:	addlt	r4, r4, r8, lsl ip
   3f434:	svclt	0x00984b18
   3f438:	ldrbtmi	r2, [ip], #-0
   3f43c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3f440:			; <UNDEFINED> instruction: 0xf04f9303
   3f444:	stmdble	sl, {r8, r9}
   3f448:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   3f44c:	tstcs	r2, sl, lsl #12
   3f450:	movwne	lr, #2509	; 0x9cd
   3f454:			; <UNDEFINED> instruction: 0xf00e2300
   3f458:	cmplt	r0, r3, lsr r9	; <UNPREDICTABLE>
   3f45c:	bmi	407468 <strspn@plt+0x3eea60>
   3f460:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   3f464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f468:	subsmi	r9, sl, r3, lsl #22
   3f46c:	andlt	sp, r4, pc, lsl #2
   3f470:	stcmi	13, cr11, [fp], {16}
   3f474:	bmi	310c88 <strspn@plt+0x2f8280>
   3f478:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
   3f47c:	ldrcc	r9, [r8], #-1
   3f480:			; <UNDEFINED> instruction: 0x000af8bd
   3f484:	strls	r4, [r0], #-1146	; 0xfffffb86
   3f488:			; <UNDEFINED> instruction: 0xf930f011
   3f48c:			; <UNDEFINED> instruction: 0xf7d9e7e6
   3f490:	svclt	0x0000e890
   3f494:	andeq	r3, r8, r6, lsr #16
   3f498:	andeq	r0, r0, r8, asr #4
   3f49c:	strdeq	r3, [r8], -lr
   3f4a0:	ldrdeq	r2, [r7], -sl
   3f4a4:	andeq	lr, r2, r0, lsr #17
   3f4a8:	bcs	62c970 <strspn@plt+0x613f68>
   3f4ac:	addlt	r4, sp, r5, lsr #24
   3f4b0:	svclt	0x00984b25
   3f4b4:	ldrbtmi	r2, [ip], #-0
   3f4b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3f4bc:			; <UNDEFINED> instruction: 0xf04f930b
   3f4c0:	stmdale	r9, {r8, r9}
   3f4c4:	blmi	851d50 <strspn@plt+0x839348>
   3f4c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f4cc:	blls	31953c <strspn@plt+0x300b34>
   3f4d0:	teqle	r5, sl, asr r0
   3f4d4:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   3f4d8:	strmi	sl, [sl], -r4, lsl #22
   3f4dc:	stmib	sp, {r3, r4, r8, sp}^
   3f4e0:	movwcs	r1, #768	; 0x300
   3f4e4:			; <UNDEFINED> instruction: 0xf8ecf00e
   3f4e8:	andcs	fp, r1, r8, lsl #2
   3f4ec:	ldmib	sp, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3f4f0:	ldmdami	r7, {r2, r8, sl, lr}
   3f4f4:	ldmdbmi	r8, {r0, r1, r2, r4, r9, fp, lr}
   3f4f8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3f4fc:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
   3f500:	andls	r4, r2, r9, ror r4
   3f504:			; <UNDEFINED> instruction: 0xff4cf007
   3f508:	strmi	lr, [r6, #-2525]	; 0xfffff623
   3f50c:	ldmdbmi	r3, {r1, fp, ip, pc}
   3f510:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
   3f514:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3f518:	andls	r4, r3, sl, ror r4
   3f51c:			; <UNDEFINED> instruction: 0xf0079102
   3f520:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   3f524:	bmi	41094c <strspn@plt+0x3f7f44>
   3f528:	ldrdne	lr, [r2], -sp
   3f52c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3f530:			; <UNDEFINED> instruction: 0xf0074500
   3f534:	stmdami	ip, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   3f538:			; <UNDEFINED> instruction: 0xf0074478
   3f53c:			; <UNDEFINED> instruction: 0xe7d4ff57
   3f540:	ldmda	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f544:	andeq	r3, r8, sl, lsr #15
   3f548:	andeq	r0, r0, r8, asr #4
   3f54c:	muleq	r8, r8, r7
   3f550:	andeq	r3, r1, r4, lsl r7
   3f554:	andeq	lr, r2, sl, lsr r8
   3f558:	andeq	r5, r2, r8, lsr #12
   3f55c:			; <UNDEFINED> instruction: 0x000475b2
   3f560:	andeq	lr, r2, r0, lsr r8
   3f564:	andeq	lr, r2, r8, lsr #16
   3f568:	andeq	lr, r1, r0, asr r8
   3f56c:	bcs	82ca34 <strspn@plt+0x81402c>
   3f570:	addlt	r4, pc, fp, lsr ip	; <UNPREDICTABLE>
   3f574:	svclt	0x00984b3b
   3f578:	ldrbtmi	r2, [ip], #-0
   3f57c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3f580:			; <UNDEFINED> instruction: 0xf04f930d
   3f584:	stmdale	r9, {r8, r9}
   3f588:	blmi	dd1e6c <strspn@plt+0xdb9464>
   3f58c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f590:	blls	399600 <strspn@plt+0x380bf8>
   3f594:	qdsuble	r4, sl, r0
   3f598:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
   3f59c:	strmi	sl, [sl], -r5, lsl #22
   3f5a0:	stmib	sp, {r5, r8, sp}^
   3f5a4:	movwcs	r1, #768	; 0x300
   3f5a8:			; <UNDEFINED> instruction: 0xf88af00e
   3f5ac:	tstlt	r8, r4, lsl #12
   3f5b0:	strb	r2, [r9, r1]!
   3f5b4:	blls	192a70 <strspn@plt+0x17a068>
   3f5b8:	bmi	b907b4 <strspn@plt+0xb77dac>
   3f5bc:	andls	r4, r1, sp, lsr #18
   3f5c0:			; <UNDEFINED> instruction: 0x4628447a
   3f5c4:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   3f5c8:	cdp2	0, 14, cr15, cr10, cr7, {0}
   3f5cc:	stmdbmi	sl!, {r1, r2, r8, r9, fp, ip, pc}
   3f5d0:	bmi	ad0e78 <strspn@plt+0xab8470>
   3f5d4:	movwls	r4, #1145	; 0x479
   3f5d8:	strls	r4, [r1], #-1146	; 0xfffffb86
   3f5dc:			; <UNDEFINED> instruction: 0xf0079103
   3f5e0:	blls	23f164 <strspn@plt+0x22675c>
   3f5e4:	bmi	9d0e8c <strspn@plt+0x9b8484>
   3f5e8:	movwls	r9, #2307	; 0x903
   3f5ec:	strls	r4, [r1], #-1146	; 0xfffffb86
   3f5f0:	cdp2	0, 13, cr15, cr6, cr7, {0}
   3f5f4:	bmi	92621c <strspn@plt+0x90d814>
   3f5f8:	stmdbls	r3, {r3, r5, r9, sl, lr}
   3f5fc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3f600:			; <UNDEFINED> instruction: 0xf0079401
   3f604:	blls	2bf140 <strspn@plt+0x2a6738>
   3f608:			; <UNDEFINED> instruction: 0x46284a1f
   3f60c:	movwls	r9, #2307	; 0x903
   3f610:	strls	r4, [r1], #-1146	; 0xfffffb86
   3f614:	cdp2	0, 12, cr15, cr4, cr7, {0}
   3f618:	bmi	766248 <strspn@plt+0x74d840>
   3f61c:	stmdbls	r3, {r2, r3, r4, fp, lr}
   3f620:	movwls	r4, #1146	; 0x47a
   3f624:	strls	r4, [r1], #-1144	; 0xfffffb88
   3f628:	cdp2	0, 11, cr15, cr10, cr7, {0}
   3f62c:	bmi	6a6260 <strspn@plt+0x68d858>
   3f630:	stmdbls	r3, {r3, r5, r9, sl, lr}
   3f634:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   3f638:			; <UNDEFINED> instruction: 0xf0079401
   3f63c:	blls	37f108 <strspn@plt+0x366700>
   3f640:			; <UNDEFINED> instruction: 0x46284a15
   3f644:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   3f648:	strcc	lr, [r0], #-2509	; 0xfffff633
   3f64c:	cdp2	0, 10, cr15, cr8, cr7, {0}
   3f650:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   3f654:	cdp2	0, 12, cr15, cr10, cr7, {0}
   3f658:			; <UNDEFINED> instruction: 0xf7d8e7aa
   3f65c:	svclt	0x0000efaa
   3f660:	andeq	r3, r8, r6, ror #13
   3f664:	andeq	r0, r0, r8, asr #4
   3f668:	ldrdeq	r3, [r8], -r4
   3f66c:	andeq	r3, r1, r4, asr r6
   3f670:	andeq	lr, r2, r4, lsr #15
   3f674:	andeq	r5, r2, r2, ror #10
   3f678:	strdeq	r7, [r4], -r0
   3f67c:	muleq	r2, r8, r7
   3f680:	muleq	r2, r0, r7
   3f684:	andeq	lr, r2, sl, lsl #15
   3f688:	andeq	lr, r2, r4, lsl #15
   3f68c:	andeq	lr, r2, r0, lsl #15
   3f690:			; <UNDEFINED> instruction: 0x000135b0
   3f694:	andeq	lr, r2, r2, ror r7
   3f698:	andeq	lr, r2, sl, ror #14
   3f69c:	andeq	lr, r1, r6, lsr r7
   3f6a0:	mvnsmi	lr, sp, lsr #18
   3f6a4:	bmi	ad0efc <strspn@plt+0xab84f4>
   3f6a8:	blmi	aca6b4 <strspn@plt+0xab1cac>
   3f6ac:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   3f6b0:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   3f6b4:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   3f6b8:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   3f6bc:	movwls	r6, #14363	; 0x381b
   3f6c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f6c4:	strmi	sp, [sp], -ip, lsl #18
   3f6c8:	tstcs	r2, r2, lsl #22
   3f6cc:	strtmi	r9, [sl], -r1, lsl #6
   3f6d0:	mrsls	r2, LR_irq
   3f6d4:			; <UNDEFINED> instruction: 0xf00d4607
   3f6d8:			; <UNDEFINED> instruction: 0x4606fff3
   3f6dc:	andcs	fp, r1, r8, asr r1
   3f6e0:	blmi	751f60 <strspn@plt+0x739558>
   3f6e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f6e8:	blls	119758 <strspn@plt+0x100d50>
   3f6ec:	qsuble	r4, sl, sp
   3f6f0:	pop	{r2, ip, sp, pc}
   3f6f4:	bmi	6dfebc <strspn@plt+0x6c74b4>
   3f6f8:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
   3f6fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3f700:			; <UNDEFINED> instruction: 0xf0074478
   3f704:			; <UNDEFINED> instruction: 0xf8dffe4d
   3f708:	ldrtmi	ip, [r3], -r4, rrx
   3f70c:	bmi	664f18 <strspn@plt+0x64c510>
   3f710:			; <UNDEFINED> instruction: 0xf8582100
   3f714:			; <UNDEFINED> instruction: 0xf8bd600c
   3f718:	ldrbtmi	r0, [sl], #-8
   3f71c:			; <UNDEFINED> instruction: 0xf0109600
   3f720:	stccs	15, cr15, [r2], {229}	; 0xe5
   3f724:	ldmdami	r3, {r0, r2, r3, ip, lr, pc}
   3f728:	ldrbtmi	r4, [r8], #-3603	; 0xfffff1ed
   3f72c:	cdp2	0, 5, cr15, cr14, cr7, {0}
   3f730:			; <UNDEFINED> instruction: 0xf8bd447e
   3f734:	cdpne	0, 10, cr3, cr2, cr8, {0}
   3f738:	ldrtmi	r1, [r8], -r9, lsr #25
   3f73c:			; <UNDEFINED> instruction: 0xf0049600
   3f740:	stmdami	lr, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   3f744:			; <UNDEFINED> instruction: 0xf0074478
   3f748:			; <UNDEFINED> instruction: 0xe7c8fe51
   3f74c:	svc	0x0030f7d8
   3f750:			; <UNDEFINED> instruction: 0x000835b2
   3f754:	andeq	r0, r0, r8, asr #4
   3f758:	andeq	r3, r8, r6, lsr #11
   3f75c:	andeq	r3, r8, ip, ror r5
   3f760:	andeq	lr, r2, r0, asr #13
   3f764:	andeq	r5, r2, sl, lsr #8
   3f768:	andeq	r3, r1, ip, ror r5
   3f76c:	muleq	r0, r4, r3
   3f770:	andeq	pc, r1, r2, ror sl	; <UNPREDICTABLE>
   3f774:	muleq	r4, sl, r3
   3f778:	muleq	r2, ip, r6
   3f77c:	andeq	lr, r1, r4, asr #12
   3f780:	svcmi	0x00f0e92d
   3f784:	bmi	11d0fdc <strspn@plt+0x11b85d4>
   3f788:	blmi	11d100c <strspn@plt+0x11b8604>
   3f78c:	ldrbtmi	r2, [sl], #-3079	; 0xfffff3f9
   3f790:	svclt	0x0098b08b
   3f794:	ldmpl	r3, {sp}^
   3f798:	movwls	r6, #38939	; 0x981b
   3f79c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f7a0:	bmi	10b57d0 <strspn@plt+0x109cdc8>
   3f7a4:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
   3f7a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f7ac:	subsmi	r9, sl, r9, lsl #22
   3f7b0:	andlt	sp, fp, r4, ror r1
   3f7b4:	svchi	0x00f0e8bd
   3f7b8:	blge	210ff4 <strspn@plt+0x1f85ec>
   3f7bc:	movwls	r2, #4360	; 0x1108
   3f7c0:	movwcs	r4, #1578	; 0x62a
   3f7c4:	strmi	r9, [r6], -r0, lsl #2
   3f7c8:			; <UNDEFINED> instruction: 0xff7af00d
   3f7cc:	andcs	fp, r1, r8, lsl #2
   3f7d0:			; <UNDEFINED> instruction: 0xf8bde7e7
   3f7d4:	andcs	r1, r0, #28
   3f7d8:	ldrsbhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   3f7dc:	ldrsbls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   3f7e0:	andne	lr, r0, #3358720	; 0x334000
   3f7e4:	bmi	d10bcc <strspn@plt+0xcf81c4>
   3f7e8:	ldmdbmi	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}
   3f7ec:	ldrdge	pc, [ip], #143	; 0x8f
   3f7f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3f7f4:	strbmi	r9, [r0], -r5
   3f7f8:			; <UNDEFINED> instruction: 0xf00744fa
   3f7fc:	bmi	c7ef48 <strspn@plt+0xc66540>
   3f800:	ldrbmi	r4, [r0], -r9, asr #12
   3f804:			; <UNDEFINED> instruction: 0xf8df447a
   3f808:			; <UNDEFINED> instruction: 0xf007b0bc
   3f80c:	blls	1bef38 <strspn@plt+0x1a6530>
   3f810:	ldrbtmi	r4, [fp], #2605	; 0xa2d
   3f814:	stfeqd	f7, [r4], #-44	; 0xffffffd4
   3f818:			; <UNDEFINED> instruction: 0xf8cd2100
   3f81c:	ldrbtmi	ip, [sl], #-0
   3f820:			; <UNDEFINED> instruction: 0xf89d9301
   3f824:			; <UNDEFINED> instruction: 0xf011001e
   3f828:			; <UNDEFINED> instruction: 0xf89dfdf3
   3f82c:	movwcs	r2, #31
   3f830:	strbmi	r4, [r9], -r0, asr #12
   3f834:	movwcs	lr, #2509	; 0x9cd
   3f838:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
   3f83c:	ldc2	0, cr15, [r0, #28]!
   3f840:	strbmi	r4, [r9], -r3, lsr #20
   3f844:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   3f848:	stc2	0, cr15, [sl, #28]!
   3f84c:			; <UNDEFINED> instruction: 0xf7f79808
   3f850:	stmdami	r0!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f854:			; <UNDEFINED> instruction: 0xf0074478
   3f858:			; <UNDEFINED> instruction: 0xf8bdfdc9
   3f85c:	addsmi	r2, r4, #28
   3f860:	ldrmi	fp, [r4], -r8, lsr #30
   3f864:	ldmible	r2!, {r3, sl, fp, sp}
   3f868:			; <UNDEFINED> instruction: 0xf0074648
   3f86c:			; <UNDEFINED> instruction: 0xf8dffdbf
   3f870:			; <UNDEFINED> instruction: 0xf8dfc068
   3f874:			; <UNDEFINED> instruction: 0xf1a4e068
   3f878:	ldrbtmi	r0, [ip], #520	; 0x208
   3f87c:	teqeq	r0, #-1073741822	; 0xc0000002	; <UNPREDICTABLE>
   3f880:	strbeq	pc, [r4], #-268	; 0xfffffef4	; <UNPREDICTABLE>
   3f884:			; <UNDEFINED> instruction: 0xf10544fe
   3f888:	stmib	sp, {r3, r8}^
   3f88c:	ldrtmi	lr, [r0], -r0, lsl #8
   3f890:	smladls	r3, lr, r4, r2
   3f894:			; <UNDEFINED> instruction: 0xf7f39402
   3f898:			; <UNDEFINED> instruction: 0xe798fe3b
   3f89c:	mcr	7, 4, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   3f8a0:	ldrdeq	r3, [r8], -r2
   3f8a4:	andeq	r0, r0, r8, asr #4
   3f8a8:			; <UNDEFINED> instruction: 0x000834ba
   3f8ac:	andeq	r3, r1, r8, lsr #8
   3f8b0:	ldrdeq	r7, [r4], -ip
   3f8b4:	andeq	lr, r2, r8, ror #11
   3f8b8:	andeq	r5, r2, r6, lsr r3
   3f8bc:	andeq	r3, r1, r4, lsl #9
   3f8c0:	andeq	lr, r2, r0, ror #11
   3f8c4:	andeq	r2, r7, r2, asr #10
   3f8c8:	ldrdeq	lr, [r2], -r2
   3f8cc:	andeq	lr, r2, r2, asr #11
   3f8d0:	andeq	lr, r2, r2, asr #11
   3f8d4:	andeq	lr, r1, r4, lsr r5
   3f8d8:	andeq	r0, r8, sl, ror r9
   3f8dc:	muleq	r2, r4, r5
   3f8e0:	addlt	fp, r4, r0, lsl r5
   3f8e4:	blmi	69294c <strspn@plt+0x679f44>
   3f8e8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   3f8ec:	movwls	r6, #14363	; 0x381b
   3f8f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f8f4:			; <UNDEFINED> instruction: 0x4610b952
   3f8f8:	blmi	552154 <strspn@plt+0x53974c>
   3f8fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f900:	blls	119970 <strspn@plt+0x100f68>
   3f904:	tstle	ip, sl, asr r0
   3f908:	ldclt	0, cr11, [r0, #-16]
   3f90c:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   3f910:	strmi	r2, [sl], -r1, lsl #8
   3f914:	movwmi	lr, #2509	; 0x9cd
   3f918:			; <UNDEFINED> instruction: 0xf00d2300
   3f91c:	ldrdlt	pc, [r8, -r1]
   3f920:	strb	r4, [r9, r0, lsr #12]!
   3f924:	strmi	r4, [r3], -fp, lsl #20
   3f928:	tstcs	r0, r1
   3f92c:			; <UNDEFINED> instruction: 0xf89d447a
   3f930:	eorscc	r0, ip, #11
   3f934:	bmi	26413c <strspn@plt+0x24b734>
   3f938:			; <UNDEFINED> instruction: 0xf010447a
   3f93c:			; <UNDEFINED> instruction: 0x4620fed7
   3f940:			; <UNDEFINED> instruction: 0xf7d8e7da
   3f944:	svclt	0x0000ee36
   3f948:	andeq	r3, r8, r8, ror r3
   3f94c:	andeq	r0, r0, r8, asr #4
   3f950:	andeq	r3, r8, r4, ror #6
   3f954:	andeq	r2, r7, r8, lsr #8
   3f958:	andeq	lr, r2, r8, ror #9
   3f95c:	svcmi	0x00f0e92d
   3f960:	strmi	fp, [r6], -fp, lsl #1
   3f964:	strls	r4, [r4], -r4, lsl #27
   3f968:	mcrmi	6, 4, r4, cr4, cr10, {4}
   3f96c:	blmi	fe1511c4 <strspn@plt+0xfe1387bc>
   3f970:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
   3f974:	stmibmi	r4, {r0, r1, r7, r9, fp, lr}
   3f978:	ldmpl	r3!, {r1, r2, r8, r9, sl, fp, sp, pc}^
   3f97c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3f980:			; <UNDEFINED> instruction: 0xf8df4628
   3f984:	ldmdavs	fp, {r3, r9, pc}
   3f988:			; <UNDEFINED> instruction: 0xf04f9309
   3f98c:			; <UNDEFINED> instruction: 0xf04f0300
   3f990:			; <UNDEFINED> instruction: 0xf8cd0900
   3f994:			; <UNDEFINED> instruction: 0xf8c79018
   3f998:	ldrbtmi	r9, [r8], #4
   3f99c:	andsmi	pc, r8, sp, lsl #17
   3f9a0:	andls	pc, r8, r7, asr #17
   3f9a4:	ldc2l	0, cr15, [ip], #28
   3f9a8:			; <UNDEFINED> instruction: 0x464b4a79
   3f9ac:	andls	pc, r4, sp, asr #17
   3f9b0:	ldfmie	f2, [r8], #-0
   3f9b4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   3f9b8:			; <UNDEFINED> instruction: 0xf89d447c
   3f9bc:			; <UNDEFINED> instruction: 0x46160018
   3f9c0:			; <UNDEFINED> instruction: 0x96004a75
   3f9c4:			; <UNDEFINED> instruction: 0xf010447a
   3f9c8:			; <UNDEFINED> instruction: 0x4620fe91
   3f9cc:	stc2	0, cr15, [lr, #-28]	; 0xffffffe4
   3f9d0:	blcs	326628 <strspn@plt+0x30dc20>
   3f9d4:			; <UNDEFINED> instruction: 0xf10dd91c
   3f9d8:	tstcs	fp, r9, lsl r2
   3f9dc:	strbmi	r9, [fp], -r4, lsl #16
   3f9e0:	andne	lr, r0, #3358720	; 0x334000
   3f9e4:	andeq	pc, r1, #-2147483646	; 0x80000002
   3f9e8:	cdp2	0, 6, cr15, cr10, cr13, {0}
   3f9ec:	lsllt	r4, r3, #13
   3f9f0:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
   3f9f4:	ldc2l	0, cr15, [sl], #28
   3f9f8:	blmi	18923a4 <strspn@plt+0x187999c>
   3f9fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fa00:	blls	299a70 <strspn@plt+0x281068>
   3fa04:			; <UNDEFINED> instruction: 0xf040405a
   3fa08:	strhlt	r8, [fp], -r4
   3fa0c:	svchi	0x00f0e8bd
   3fa10:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   3fa14:	stc2l	0, cr15, [sl], #28
   3fa18:			; <UNDEFINED> instruction: 0xf89de7ea
   3fa1c:	movwcs	r2, #25
   3fa20:	stmdbmi	r2!, {r0, r5, r6, fp, lr}^
   3fa24:	movwcs	lr, #2509	; 0x9cd
   3fa28:	bmi	1890c10 <strspn@plt+0x1878208>
   3fa2c:	andls	r4, r5, r9, ror r4
   3fa30:			; <UNDEFINED> instruction: 0xf8df447a
   3fa34:			; <UNDEFINED> instruction: 0xf0079180
   3fa38:			; <UNDEFINED> instruction: 0xf89dfcb3
   3fa3c:	movwcs	r2, #26
   3fa40:	strtmi	r9, [r1], -r5, lsl #16
   3fa44:	stmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
   3fa48:	bmi	1708650 <strspn@plt+0x16efc48>
   3fa4c:			; <UNDEFINED> instruction: 0xf007447a
   3fa50:	bmi	16fecf4 <strspn@plt+0x16e62ec>
   3fa54:	strtmi	r4, [r8], -r1, lsr #12
   3fa58:			; <UNDEFINED> instruction: 0xf007447a
   3fa5c:			; <UNDEFINED> instruction: 0xf109fca1
   3fa60:	andls	r0, r0, #72, 4	; 0x80000004
   3fa64:	bmi	15d13d8 <strspn@plt+0x15b89d0>
   3fa68:			; <UNDEFINED> instruction: 0xf89d2100
   3fa6c:	ldrbtmi	r0, [sl], #-27	; 0xffffffe5
   3fa70:	andlt	pc, r4, sp, asr #17
   3fa74:	stc2l	0, cr15, [ip], {17}
   3fa78:			; <UNDEFINED> instruction: 0x46214a52
   3fa7c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3fa80:	stc2	0, cr15, [lr], {7}
   3fa84:			; <UNDEFINED> instruction: 0xf109465b
   3fa88:	tstcs	r0, ip, lsl #4
   3fa8c:	ldrbmi	r9, [sl], -r0, lsl #4
   3fa90:	mulseq	ip, sp, r8
   3fa94:	andlt	pc, r4, sp, asr #17
   3fa98:	mcr2	0, 1, pc, cr8, cr0, {0}	; <UNPREDICTABLE>
   3fa9c:	strtmi	r4, [r1], -sl, asr #20
   3faa0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   3faa4:	ldc2l	0, cr15, [ip], #-28	; 0xffffffe4
   3faa8:	eorseq	pc, ip, #1073741826	; 0x40000002
   3faac:	ldrbmi	r9, [fp], -r0, lsl #4
   3fab0:	tstcs	r0, r6, asr #20
   3fab4:	mulseq	sp, sp, r8
   3fab8:			; <UNDEFINED> instruction: 0xf8cd447a
   3fabc:			; <UNDEFINED> instruction: 0xf010b004
   3fac0:	bmi	113f31c <strspn@plt+0x1126914>
   3fac4:	strtmi	r4, [r8], -r1, lsr #12
   3fac8:			; <UNDEFINED> instruction: 0xf007447a
   3facc:			; <UNDEFINED> instruction: 0xf8dffc69
   3fad0:			; <UNDEFINED> instruction: 0xf8cdc104
   3fad4:	ldrbmi	fp, [fp], -r4
   3fad8:	tstcs	r0, sl, asr r6
   3fadc:	andvs	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   3fae0:	mulseq	lr, sp, r8
   3fae4:			; <UNDEFINED> instruction: 0xf0109600
   3fae8:	bmi	f3f2f4 <strspn@plt+0xf268ec>
   3faec:	strtmi	r4, [r8], -r1, lsr #12
   3faf0:			; <UNDEFINED> instruction: 0xf007447a
   3faf4:			; <UNDEFINED> instruction: 0xf109fc55
   3faf8:	andls	r0, r0, #84, 4	; 0x40000005
   3fafc:	bmi	e11470 <strspn@plt+0xdf8a68>
   3fb00:			; <UNDEFINED> instruction: 0xf89d2100
   3fb04:	ldrbtmi	r0, [sl], #-31	; 0xffffffe1
   3fb08:	andlt	pc, r4, sp, asr #17
   3fb0c:	stc2l	0, cr15, [lr, #64]!	; 0x40
   3fb10:			; <UNDEFINED> instruction: 0x46284a33
   3fb14:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   3fb18:	mcrr2	0, 0, pc, r2, cr7	; <UNPREDICTABLE>
   3fb1c:	rsbeq	pc, r0, #1073741826	; 0x40000002
   3fb20:	ldrbmi	r9, [fp], -r0, lsl #4
   3fb24:	ldrbmi	r4, [r9], -pc, lsr #20
   3fb28:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
   3fb2c:	andlt	pc, r4, sp, asr #17
   3fb30:	stc2l	0, cr15, [lr], #-68	; 0xffffffbc
   3fb34:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   3fb38:	mrrc2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
   3fb3c:	blcs	366794 <strspn@plt+0x34dd8c>
   3fb40:	svcge	0x005af43f
   3fb44:	stcmi	6, cr4, [r9], #-128	; 0xffffff80
   3fb48:	mrrc2	0, 0, pc, r0, cr7	; <UNPREDICTABLE>
   3fb4c:	bls	552ff4 <strspn@plt+0x53a5ec>
   3fb50:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   3fb54:	stmdals	r4, {r2, r6, sl, ip, sp}
   3fb58:	teqeq	r0, #1073741826	; 0x40000002	; <UNPREDICTABLE>
   3fb5c:	strpl	lr, [r0], #-2509	; 0xfffff633
   3fb60:	ldrcs	r3, [lr], #-2572	; 0xfffff5f4
   3fb64:	tsteq	ip, sl, lsl #2	; <UNPREDICTABLE>
   3fb68:	strls	r9, [r2], #-1795	; 0xfffff8fd
   3fb6c:	ldc2l	7, cr15, [r0], {243}	; 0xf3
   3fb70:			; <UNDEFINED> instruction: 0xf7d8e742
   3fb74:	svclt	0x0000ed1e
   3fb78:	andeq	r3, r1, ip, lsl #6
   3fb7c:	andeq	r3, r8, lr, ror #5
   3fb80:	andeq	r0, r0, r8, asr #4
   3fb84:			; <UNDEFINED> instruction: 0x0002e4b0
   3fb88:	andeq	r5, r2, sl, lsr #3
   3fb8c:	andeq	r3, r8, r6, asr #5
   3fb90:	muleq	r0, r4, r3
   3fb94:	andeq	r7, r4, ip, lsl #2
   3fb98:	andeq	pc, r1, r8, asr #15
   3fb9c:	muleq	r1, r6, r3
   3fba0:	andeq	r3, r8, r4, ror #4
   3fba4:	andeq	r3, r1, sl, ror r7
   3fba8:	andeq	r3, r1, r4, ror #3
   3fbac:	andeq	r3, r3, r0, lsr #8
   3fbb0:	andeq	lr, r2, r8, lsl #8
   3fbb4:	andeq	r2, r7, r0, lsl r3
   3fbb8:	strdeq	lr, [r2], -r8
   3fbbc:	strdeq	lr, [r2], -r8
   3fbc0:	andeq	lr, r2, sl, ror #7
   3fbc4:	andeq	lr, r2, sl, ror #7
   3fbc8:	ldrdeq	lr, [r2], -r2
   3fbcc:	andeq	lr, r2, r8, ror #6
   3fbd0:			; <UNDEFINED> instruction: 0x0002e3bc
   3fbd4:	ldrdeq	r0, [r0], -ip
   3fbd8:	andeq	lr, r2, r0, lsr #7
   3fbdc:	andeq	sp, r2, r6, lsl #23
   3fbe0:	andeq	lr, r2, r6, lsl #7
   3fbe4:	andeq	lr, r2, lr, ror r3
   3fbe8:	andeq	lr, r1, r2, asr r2
   3fbec:	andeq	r0, r8, r4, lsr #13
   3fbf0:	andeq	lr, r2, r6, asr #5
   3fbf4:	addlt	fp, r2, r0, lsl r5
   3fbf8:	strcs	r7, [r0], #-2075	; 0xfffff7e5
   3fbfc:			; <UNDEFINED> instruction: 0xf0039400
   3fc00:	andcs	pc, r1, sp, asr pc	; <UNPREDICTABLE>
   3fc04:	ldclt	0, cr11, [r0, #-8]
   3fc08:	bcs	12d0d0 <strspn@plt+0x1146c8>
   3fc0c:	addlt	r4, r7, r0, lsr #24
   3fc10:	svclt	0x00984b20
   3fc14:	ldrbtmi	r2, [ip], #-0
   3fc18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3fc1c:			; <UNDEFINED> instruction: 0xf04f9305
   3fc20:	stmdale	r9, {r8, r9}
   3fc24:	blmi	71249c <strspn@plt+0x6f9a94>
   3fc28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fc2c:	blls	199c9c <strspn@plt+0x181294>
   3fc30:	qsuble	r4, sl, fp
   3fc34:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   3fc38:	strmi	sl, [sl], -r4, lsl #22
   3fc3c:	stmib	sp, {r2, r8, sp}^
   3fc40:	movwcs	r1, #768	; 0x300
   3fc44:	ldc2	0, cr15, [ip, #-52]!	; 0xffffffcc
   3fc48:	andcs	fp, r1, r8, lsl #2
   3fc4c:			; <UNDEFINED> instruction: 0xf8bde7ea
   3fc50:	strcs	r4, [r0, #-16]
   3fc54:	bmi	4d1ca0 <strspn@plt+0x4b9298>
   3fc58:	ldrbtmi	r4, [r8], #-2322	; 0xfffff6ee
   3fc5c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3fc60:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3fc64:			; <UNDEFINED> instruction: 0xf0079003
   3fc68:			; <UNDEFINED> instruction: 0xf8bdfb9b
   3fc6c:	bmi	3cfcbc <strspn@plt+0x3b72b4>
   3fc70:	stmdbmi	lr, {r8, sl, sp}
   3fc74:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   3fc78:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3fc7c:			; <UNDEFINED> instruction: 0xf0074500
   3fc80:	stmdami	fp, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   3fc84:			; <UNDEFINED> instruction: 0xf0074478
   3fc88:			; <UNDEFINED> instruction: 0xe7defbb1
   3fc8c:	ldc	7, cr15, [r0], {216}	; 0xd8
   3fc90:	andeq	r3, r8, sl, asr #32
   3fc94:	andeq	r0, r0, r8, asr #4
   3fc98:	andeq	r3, r8, r8, lsr r0
   3fc9c:			; <UNDEFINED> instruction: 0x00012fb2
   3fca0:			; <UNDEFINED> instruction: 0x0002b7b8
   3fca4:	andeq	r4, r2, r6, asr #29
   3fca8:	andeq	fp, r2, lr, lsr #15
   3fcac:	andeq	r6, r4, ip, asr #28
   3fcb0:	andeq	lr, r1, r4, lsl #2
   3fcb4:	bcs	22d0fc <strspn@plt+0x2146f4>
   3fcb8:	addlt	r4, r8, pc, lsl ip
   3fcbc:	svclt	0x00984b1f
   3fcc0:	ldrbtmi	r2, [ip], #-0
   3fcc4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3fcc8:			; <UNDEFINED> instruction: 0xf04f9307
   3fccc:	stmdale	r9, {r8, r9}
   3fcd0:	blmi	6d2544 <strspn@plt+0x6b9b3c>
   3fcd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fcd8:	blls	219d48 <strspn@plt+0x201340>
   3fcdc:	qsuble	r4, sl, r8
   3fce0:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   3fce4:	strmi	sl, [sl], -r5, lsl #22
   3fce8:	stmib	sp, {r3, r8, sp}^
   3fcec:	movwcs	r1, #768	; 0x300
   3fcf0:	stc2l	0, cr15, [r6], #52	; 0x34
   3fcf4:	tstlt	r8, r4, lsl #12
   3fcf8:	strb	r2, [r9, r1]!
   3fcfc:	ldmdami	r1, {r0, r2, r8, r9, fp, ip, pc}
   3fd00:	ldmdbmi	r2, {r0, r4, r9, fp, lr}
   3fd04:	movwls	r4, #1144	; 0x478
   3fd08:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3fd0c:	andls	r9, r3, r1, lsl #8
   3fd10:	blx	11fbd36 <strspn@plt+0x11e332e>
   3fd14:	bmi	3e6934 <strspn@plt+0x3cdf2c>
   3fd18:	stmdals	r3, {r1, r2, r3, r8, fp, lr}
   3fd1c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   3fd20:	movwls	r9, #1025	; 0x401
   3fd24:	blx	f7bd4a <strspn@plt+0xf63342>
   3fd28:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   3fd2c:	blx	17fbd52 <strspn@plt+0x17e334a>
   3fd30:			; <UNDEFINED> instruction: 0xf7d8e7e2
   3fd34:	svclt	0x0000ec3e
   3fd38:	muleq	r8, lr, pc	; <UNPREDICTABLE>
   3fd3c:	andeq	r0, r0, r8, asr #4
   3fd40:	andeq	r2, r8, ip, lsl #31
   3fd44:	andeq	r2, r1, r8, lsl #30
   3fd48:	andeq	fp, r2, r0, lsl r7
   3fd4c:	andeq	r4, r2, lr, lsl lr
   3fd50:	andeq	fp, r2, r8, lsl #14
   3fd54:	andeq	r6, r4, r6, lsr #27
   3fd58:	andeq	lr, r1, lr, asr r0
   3fd5c:	push	{r1, r2, r3, r4, r6, r8, fp, lr}
   3fd60:	ssub8mi	r4, sp, r0
   3fd64:	addlt	r4, fp, sp, asr fp
   3fd68:			; <UNDEFINED> instruction: 0x46044479
   3fd6c:			; <UNDEFINED> instruction: 0xf10d485c
   3fd70:	strls	r0, [r5], #-2072	; 0xfffff7e8
   3fd74:	stmiapl	fp, {r8, r9, sl, sp}^
   3fd78:	mrcmi	4, 2, r4, cr10, cr8, {3}
   3fd7c:	movwls	r6, #38939	; 0x981b
   3fd80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3fd84:			; <UNDEFINED> instruction: 0xf8c89706
   3fd88:	ldrbtmi	r7, [lr], #-4
   3fd8c:	andscs	pc, r8, sp, lsl #17
   3fd90:	andvc	pc, r8, r8, asr #17
   3fd94:	blx	afbdba <strspn@plt+0xae33b2>
   3fd98:			; <UNDEFINED> instruction: 0x463b4a53
   3fd9c:	tstcs	r0, r1, lsl #14
   3fda0:	ldrdge	pc, [r8, #-143]	; 0xffffff71
   3fda4:	ldrbtmi	r5, [sl], #2226	; 0x8b2
   3fda8:	mulseq	r8, sp, r8
   3fdac:	bmi	1451604 <strspn@plt+0x1438bfc>
   3fdb0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   3fdb4:	ldc2	0, cr15, [sl], {16}
   3fdb8:			; <UNDEFINED> instruction: 0xf0074650
   3fdbc:	blls	57ea20 <strspn@plt+0x566018>
   3fdc0:	ldmdble	sl, {r0, r1, r3, r8, r9, fp, sp}
   3fdc4:	andseq	pc, r9, #1073741827	; 0x40000003
   3fdc8:	stmdals	r5, {r0, r1, r3, r8, sp}
   3fdcc:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
   3fdd0:	sfmne	f1, 2, [sl], #-0
   3fdd4:	ldc2l	0, cr15, [r4], #-52	; 0xffffffcc
   3fdd8:	orrslt	r4, r8, r1, lsl #13
   3fddc:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   3fde0:	blx	17be06 <strspn@plt+0x1633fe>
   3fde4:	blmi	f926fc <strspn@plt+0xf79cf4>
   3fde8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fdec:	blls	299e5c <strspn@plt+0x281454>
   3fdf0:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
   3fdf4:	pop	{r0, r1, r3, ip, sp, pc}
   3fdf8:	stmdami	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   3fdfc:			; <UNDEFINED> instruction: 0xf0074478
   3fe00:			; <UNDEFINED> instruction: 0xe7ebfaf5
   3fe04:			; <UNDEFINED> instruction: 0xf89d483e
   3fe08:			; <UNDEFINED> instruction: 0xf89d201a
   3fe0c:	ldrbtmi	r1, [r8], #-25	; 0xffffffe7
   3fe10:	blx	ff1fbe34 <strspn@plt+0xff1e342c>
   3fe14:	svcmi	0x003c483b
   3fe18:			; <UNDEFINED> instruction: 0xf8df4478
   3fe1c:			; <UNDEFINED> instruction: 0xf007b0f0
   3fe20:			; <UNDEFINED> instruction: 0xf8cdfae5
   3fe24:	ldmibpl	r7!, {r2, ip, pc}^
   3fe28:	bmi	e9175c <strspn@plt+0xe78d54>
   3fe2c:			; <UNDEFINED> instruction: 0xf89d2100
   3fe30:	ldrbtmi	r0, [fp], #27
   3fe34:	smlsdxls	r0, sl, r4, r4
   3fe38:	blx	ffafbe84 <strspn@plt+0xffae347c>
   3fe3c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   3fe40:	blx	ff57be64 <strspn@plt+0xff56345c>
   3fe44:			; <UNDEFINED> instruction: 0xf8cd4934
   3fe48:	strbmi	r9, [fp], -r4
   3fe4c:			; <UNDEFINED> instruction: 0xf89d464a
   3fe50:	ldmdapl	r6!, {r2, r3, r4}^
   3fe54:	strls	r2, [r0], -r0, lsl #2
   3fe58:	mcrr2	0, 1, pc, r8, cr0	; <UNPREDICTABLE>
   3fe5c:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   3fe60:	blx	ff17be84 <strspn@plt+0xff16347c>
   3fe64:	strbmi	r4, [fp], -lr, lsr #20
   3fe68:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   3fe6c:	mulseq	pc, sp, r8	; <UNPREDICTABLE>
   3fe70:	stmdblt	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3fe74:	ldc2	0, cr15, [sl], #-64	; 0xffffffc0
   3fe78:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   3fe7c:	blx	fedfbea0 <strspn@plt+0xfede3498>
   3fe80:	andeq	pc, ip, #-1073741822	; 0xc0000002
   3fe84:	strbmi	r9, [fp], -r0, lsl #4
   3fe88:	strbmi	r4, [r9], -r7, lsr #20
   3fe8c:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
   3fe90:	andls	pc, r4, sp, asr #17
   3fe94:	blx	fef7bee0 <strspn@plt+0xfef634d8>
   3fe98:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   3fe9c:	blx	fe9fbec0 <strspn@plt+0xfe9e34b8>
   3fea0:	blcs	366af8 <strspn@plt+0x34e0f0>
   3fea4:			; <UNDEFINED> instruction: 0x4650d09e
   3fea8:			; <UNDEFINED> instruction: 0xf0074f21
   3feac:			; <UNDEFINED> instruction: 0x4e21fa9f
   3feb0:	ldrbtmi	r9, [pc], #-2580	; 3feb8 <strspn@plt+0x274b0>
   3feb4:			; <UNDEFINED> instruction: 0xf105447e
   3feb8:	stmdals	r5, {r2, r3, r8}
   3febc:			; <UNDEFINED> instruction: 0xf10b2519
   3fec0:	bcc	340b28 <strspn@plt+0x328120>
   3fec4:	andhi	pc, ip, sp, asr #17
   3fec8:	strls	r9, [r0], -r1, lsl #14
   3fecc:			; <UNDEFINED> instruction: 0xf7f39502
   3fed0:	usad8	r7, pc, fp	; <UNPREDICTABLE>
   3fed4:	bl	1b7de3c <strspn@plt+0x1b65434>
   3fed8:	strdeq	r2, [r8], -r8
   3fedc:	andeq	r0, r0, r8, asr #4
   3fee0:	andeq	r4, r2, r8, lsl r9
   3fee4:	ldrdeq	r2, [r8], -r6
   3fee8:	muleq	r0, r4, r3
   3feec:	andeq	r6, r4, lr, lsl sp
   3fef0:	ldrdeq	pc, [r1], -sl
   3fef4:	andeq	sp, r1, sl, lsr #31
   3fef8:	andeq	r2, r8, r8, ror lr
   3fefc:	muleq	r1, r0, r3
   3ff00:	andeq	lr, r2, lr, lsr #13
   3ff04:			; <UNDEFINED> instruction: 0x0002e6bc
   3ff08:	andeq	r0, r0, r8, asr r3
   3ff0c:	andeq	r2, r7, r2, asr #12
   3ff10:	andeq	lr, r2, r4, lsr #32
   3ff14:	muleq	r2, lr, r6
   3ff18:	andeq	r0, r0, r4, lsl r3
   3ff1c:	andeq	lr, r2, sl, lsl #13
   3ff20:	andeq	lr, r2, sl, lsl #13
   3ff24:			; <UNDEFINED> instruction: 0x00014fbe
   3ff28:	andeq	lr, r2, r2, ror r6
   3ff2c:	andeq	sp, r1, lr, ror #29
   3ff30:	strdeq	r0, [r8], -lr
   3ff34:	andeq	lr, r2, ip, asr r6
   3ff38:	addlt	fp, r5, r0, lsr r5
   3ff3c:	movwls	r4, #15623	; 0x3d07
   3ff40:	stcmi	3, cr2, [r7], {9}
   3ff44:	movwls	r4, #9341	; 0x247d
   3ff48:	ldrbtmi	r4, [ip], #-2822	; 0xfffff4fa
   3ff4c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   3ff50:			; <UNDEFINED> instruction: 0xf7f3447b
   3ff54:	ldrdcs	pc, [r1], -sp
   3ff58:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3ff5c:	ldrdeq	r0, [r8], -r0	; <UNPREDICTABLE>
   3ff60:	andeq	lr, r2, r2, lsr #16
   3ff64:	andeq	r2, r7, ip, asr #15
   3ff68:	addlt	fp, r4, r0, ror r5
   3ff6c:	strcs	r4, [r3], -r8, lsl #24
   3ff70:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
   3ff74:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
   3ff78:	strtmi	r9, [r3], -r2, lsl #12
   3ff7c:	movwcc	r3, #50200	; 0xc418
   3ff80:	strpl	lr, [r0], #-2509	; 0xfffff633
   3ff84:	blx	ff17df58 <strspn@plt+0xff165550>
   3ff88:	andlt	r2, r4, r1
   3ff8c:	svclt	0x0000bd70
   3ff90:	andeq	r2, r7, sl, lsr #15
   3ff94:	andeq	lr, r2, r6, lsl #16
   3ff98:	stmdahi	r9, {r0, r1, fp, lr}
   3ff9c:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   3ffa0:			; <UNDEFINED> instruction: 0xf9fef007
   3ffa4:	stclt	0, cr2, [r8, #-4]
   3ffa8:	strdeq	r3, [r3], -r4
   3ffac:	addlt	fp, r3, r0, lsl #10
   3ffb0:	strmi	r9, [sl], -r0, lsl #4
   3ffb4:	movwcs	r9, #769	; 0x301
   3ffb8:	blx	147bff6 <strspn@plt+0x14635ee>
   3ffbc:			; <UNDEFINED> instruction: 0xf85db003
   3ffc0:	svclt	0x0000fb04
   3ffc4:	bcs	ad48c <strspn@plt+0x94a84>
   3ffc8:	addlt	r4, fp, r5, lsl ip
   3ffcc:	svclt	0x00984b15
   3ffd0:	ldrbtmi	r2, [ip], #-0
   3ffd4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3ffd8:			; <UNDEFINED> instruction: 0xf04f9309
   3ffdc:	ldmdble	r2, {r8, r9}
   3ffe0:	strcs	r4, [r0], #-3345	; 0xfffff2ef
   3ffe4:	ldmdaeq	r2, {r0, r4, r8, r9, fp, lr}^
   3ffe8:	strls	r4, [r6], #-1149	; 0xfffffb83
   3ffec:	strls	r4, [r2, #-1147]	; 0xfffffb85
   3fff0:	strcs	r9, [r2, #-769]	; 0xfffffcff
   3fff4:	msreq	CPSR_x, #1073741827	; 0x40000003
   3fff8:	strmi	lr, [r4], #-2509	; 0xfffff633
   3fffc:	strls	r9, [r0, #-1027]	; 0xfffffbfd
   40000:	ldc2	0, cr15, [r4, #52]!	; 0x34
   40004:	bmi	2c8010 <strspn@plt+0x2af608>
   40008:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   4000c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40010:	subsmi	r9, sl, r9, lsl #22
   40014:	andlt	sp, fp, r1, lsl #2
   40018:			; <UNDEFINED> instruction: 0xf7d8bd30
   4001c:	svclt	0x0000eaca
   40020:	andeq	r2, r8, lr, lsl #25
   40024:	andeq	r0, r0, r8, asr #4
   40028:			; <UNDEFINED> instruction: 0xffffffad
   4002c:			; <UNDEFINED> instruction: 0xffffffbd
   40030:	andeq	r2, r8, r6, asr ip
   40034:	bcs	42d4fc <strspn@plt+0x414af4>
   40038:	addlt	r4, fp, r0, lsr #24
   4003c:	svclt	0x00984b20
   40040:	ldrbtmi	r2, [ip], #-0
   40044:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   40048:			; <UNDEFINED> instruction: 0xf04f9309
   4004c:	stmdale	r9, {r8, r9}
   40050:	blmi	7128c8 <strspn@plt+0x6f9ec0>
   40054:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40058:	blls	29a0c8 <strspn@plt+0x2816c0>
   4005c:	qsuble	r4, sl, sl
   40060:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   40064:	tstcs	r0, sl, lsl #12
   40068:	movweq	lr, #6925	; 0x1b0d
   4006c:	movwne	lr, #2509	; 0x9cd
   40070:			; <UNDEFINED> instruction: 0xf00d2300
   40074:	tstlt	r8, r5, lsr #22	; <UNPREDICTABLE>
   40078:	strb	r2, [r9, r1]!
   4007c:	strmi	lr, [r4, #-2525]	; 0xfffff623
   40080:	bmi	4d20cc <strspn@plt+0x4b96c4>
   40084:	ldrbtmi	r4, [r8], #-2322	; 0xfffff6ee
   40088:	strmi	lr, [r0, #-2509]	; 0xfffff633
   4008c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   40090:			; <UNDEFINED> instruction: 0xf0079003
   40094:	ldmib	sp, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
   40098:	bmi	3d14b8 <strspn@plt+0x3b8ab0>
   4009c:	stmdals	r3, {r1, r2, r3, r8, fp, lr}
   400a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   400a4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   400a8:			; <UNDEFINED> instruction: 0xf97af007
   400ac:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   400b0:			; <UNDEFINED> instruction: 0xf99cf007
   400b4:			; <UNDEFINED> instruction: 0xf7d8e7e0
   400b8:	svclt	0x0000ea7c
   400bc:	andeq	r2, r8, lr, lsl ip
   400c0:	andeq	r0, r0, r8, asr #4
   400c4:	andeq	r2, r8, ip, lsl #24
   400c8:	andeq	r2, r1, r6, lsl #23
   400cc:	andeq	lr, r2, r0, lsl #14
   400d0:	muleq	r2, sl, sl
   400d4:	andeq	r9, r2, ip, ror #25
   400d8:	andeq	r6, r4, r2, lsr #20
   400dc:	ldrdeq	sp, [r1], -sl
   400e0:	bcs	52d528 <strspn@plt+0x514b20>
   400e4:	addlt	r4, ip, lr, lsr #24
   400e8:	svclt	0x00984b2e
   400ec:	ldrbtmi	r2, [ip], #-0
   400f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   400f4:			; <UNDEFINED> instruction: 0xf04f930b
   400f8:	stmdale	r9, {r8, r9}
   400fc:	blmi	a929ac <strspn@plt+0xa79fa4>
   40100:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40104:	blls	31a174 <strspn@plt+0x30176c>
   40108:	qdaddle	r4, sl, r7
   4010c:	ldclt	0, cr11, [r0, #-48]	; 0xffffffd0
   40110:	strmi	sl, [sl], -r6, lsl #22
   40114:	stmib	sp, {r2, r4, r8, sp}^
   40118:	movwcs	r1, #768	; 0x300
   4011c:	blx	ff47c158 <strspn@plt+0xff463750>
   40120:	tstlt	r8, r4, lsl #12
   40124:	strb	r2, [r9, r1]!
   40128:	stmdami	r0!, {r1, r2, r8, r9, fp, ip, pc}
   4012c:	stmdbmi	r1!, {r5, r9, fp, lr}
   40130:	movwls	r4, #1144	; 0x478
   40134:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   40138:	andls	r9, r3, r1, lsl #8
   4013c:			; <UNDEFINED> instruction: 0xf930f007
   40140:	stmdals	r3, {r0, r1, r2, r8, r9, fp, ip, pc}
   40144:	bmi	7925bc <strspn@plt+0x779bb4>
   40148:	movwls	r4, #1145	; 0x479
   4014c:	strls	r4, [r1], #-1146	; 0xfffffb86
   40150:	tstls	r3, r5
   40154:			; <UNDEFINED> instruction: 0xf924f007
   40158:	stmdbls	r3, {r3, r8, r9, fp, ip, pc}
   4015c:	bmi	666178 <strspn@plt+0x64d770>
   40160:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   40164:	tstls	r4, r1, lsl #8
   40168:			; <UNDEFINED> instruction: 0xf0079003
   4016c:	blls	2be5d8 <strspn@plt+0x2a5bd0>
   40170:	ldmib	sp, {r2, r4, r9, fp, lr}^
   40174:	movwls	r0, #259	; 0x103
   40178:	strls	r4, [r1], #-1146	; 0xfffffb86
   4017c:			; <UNDEFINED> instruction: 0xf910f007
   40180:	bmi	4a6db0 <strspn@plt+0x48e3a8>
   40184:	ldrdeq	lr, [r3, -sp]
   40188:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4018c:			; <UNDEFINED> instruction: 0xf0073400
   40190:	stmdami	lr, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
   40194:			; <UNDEFINED> instruction: 0xf0074478
   40198:	strb	pc, [r3, r9, lsr #18]	; <UNPREDICTABLE>
   4019c:	b	27e104 <strspn@plt+0x2656fc>
   401a0:	andeq	r2, r8, r2, ror fp
   401a4:	andeq	r0, r0, r8, asr #4
   401a8:	andeq	r2, r8, r0, ror #22
   401ac:	ldrdeq	r2, [r1], -ip
   401b0:	andeq	lr, r2, ip, asr r6
   401b4:	strdeq	r4, [r2], -r2
   401b8:	andeq	r6, r4, ip, ror r9
   401bc:	andeq	lr, r2, ip, asr #12
   401c0:	andeq	lr, r2, lr, lsr r6
   401c4:	andeq	lr, r2, r0, lsr r6
   401c8:	andeq	lr, r2, ip, lsr #12
   401cc:	strdeq	sp, [r1], -r4
   401d0:	bcs	22d618 <strspn@plt+0x214c10>
   401d4:	addlt	r4, r8, pc, lsl ip
   401d8:	svclt	0x00984b1f
   401dc:	ldrbtmi	r2, [ip], #-0
   401e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   401e4:			; <UNDEFINED> instruction: 0xf04f9307
   401e8:	stmdale	r9, {r8, r9}
   401ec:	blmi	6d2a60 <strspn@plt+0x6ba058>
   401f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   401f4:	blls	21a264 <strspn@plt+0x20185c>
   401f8:	qsuble	r4, sl, r8
   401fc:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   40200:	strmi	sl, [sl], -r5, lsl #22
   40204:	stmib	sp, {r3, r8, sp}^
   40208:	movwcs	r1, #768	; 0x300
   4020c:	blx	167c248 <strspn@plt+0x1663840>
   40210:	tstlt	r8, r4, lsl #12
   40214:	strb	r2, [r9, r1]!
   40218:	ldmdami	r1, {r0, r2, r8, r9, fp, ip, pc}
   4021c:	ldmdbmi	r2, {r0, r4, r9, fp, lr}
   40220:	movwls	r4, #1144	; 0x478
   40224:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   40228:	andls	r9, r3, r1, lsl #8
   4022c:			; <UNDEFINED> instruction: 0xf8b8f007
   40230:	bmi	3e6e50 <strspn@plt+0x3ce448>
   40234:	stmdals	r3, {r1, r2, r3, r8, fp, lr}
   40238:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4023c:	movwls	r9, #1025	; 0x401
   40240:			; <UNDEFINED> instruction: 0xf8aef007
   40244:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   40248:			; <UNDEFINED> instruction: 0xf8d0f007
   4024c:			; <UNDEFINED> instruction: 0xf7d8e7e2
   40250:	svclt	0x0000e9b0
   40254:	andeq	r2, r8, r2, lsl #21
   40258:	andeq	r0, r0, r8, asr #4
   4025c:	andeq	r2, r8, r0, ror sl
   40260:	andeq	r2, r1, ip, ror #19
   40264:	andeq	lr, r2, r8, ror #10
   40268:	andeq	r4, r2, r2, lsl #18
   4026c:	andeq	r9, r2, r4, asr fp
   40270:	andeq	r6, r4, sl, lsl #17
   40274:	andeq	sp, r1, r2, asr #22
   40278:	bcs	32d9c0 <strspn@plt+0x314fb8>
   4027c:	addlt	r4, sl, pc, lsl ip
   40280:	svclt	0x00984b1f
   40284:	ldrbtmi	r2, [ip], #-0
   40288:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   4028c:			; <UNDEFINED> instruction: 0xf04f9309
   40290:	stmdale	r9, {r8, r9}
   40294:	blmi	6d2b08 <strspn@plt+0x6ba100>
   40298:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4029c:	blls	29a30c <strspn@plt+0x281904>
   402a0:	qsuble	r4, sl, r9
   402a4:	ldcllt	0, cr11, [r0, #40]	; 0x28
   402a8:	strmi	sl, [sl], -r4, lsl #22
   402ac:	stmib	sp, {r2, r3, r8, sp}^
   402b0:	movwcs	r1, #768	; 0x300
   402b4:	blx	17c2f0 <strspn@plt+0x1638e8>
   402b8:	tstlt	r8, r4, lsl #12
   402bc:	strb	r2, [r9, r1]!
   402c0:			; <UNDEFINED> instruction: 0x6704e9dd
   402c4:	bmi	49230c <strspn@plt+0x479904>
   402c8:	ldrbtmi	r4, [r8], #-2321	; 0xfffff6ef
   402cc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   402d0:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   402d4:			; <UNDEFINED> instruction: 0xf0079003
   402d8:	blls	1fe46c <strspn@plt+0x1e5a64>
   402dc:	stmdbmi	lr, {r0, r2, r3, r9, fp, lr}
   402e0:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   402e4:	strls	r4, [r1], #-1145	; 0xfffffb87
   402e8:			; <UNDEFINED> instruction: 0xf0079300
   402ec:	stmdami	fp, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   402f0:			; <UNDEFINED> instruction: 0xf0074478
   402f4:			; <UNDEFINED> instruction: 0xe7e1f87b
   402f8:	ldmdb	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   402fc:	ldrdeq	r2, [r8], -sl
   40300:	andeq	r0, r0, r8, asr #4
   40304:	andeq	r2, r8, r8, asr #19
   40308:	andeq	r2, r1, r2, asr #18
   4030c:	muleq	r4, r8, r4
   40310:	andeq	r4, r2, r6, asr r8
   40314:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   40318:	andeq	r6, r4, r0, ror #15
   4031c:	muleq	r1, r8, sl
   40320:	bcs	62dae8 <strspn@plt+0x6150e0>
   40324:	addlt	r4, sp, r1, asr #24
   40328:	svclt	0x00984b41
   4032c:	ldrbtmi	r2, [ip], #-0
   40330:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   40334:			; <UNDEFINED> instruction: 0xf04f930b
   40338:	stmdale	r9, {r8, r9}
   4033c:	blmi	f52c38 <strspn@plt+0xf3a230>
   40340:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40344:	blls	31a3b4 <strspn@plt+0x3019ac>
   40348:	qdsuble	r4, sl, ip
   4034c:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   40350:	strmi	sl, [sl], -r5, lsl #22
   40354:	stmib	sp, {r3, r4, r8, sp}^
   40358:	movwcs	r1, #768	; 0x300
   4035c:			; <UNDEFINED> instruction: 0xf9b0f00d
   40360:	tstlt	r8, r4, lsl #12
   40364:	strb	r2, [r9, r1]!
   40368:	mulscs	r4, sp, r8
   4036c:	ldcmi	3, cr2, [r2, #-0]
   40370:	ldrbtmi	r4, [sp], #-2354	; 0xfffff6ce
   40374:	movwcs	lr, #2509	; 0x9cd
   40378:	ldrbtmi	r4, [r9], #-2609	; 0xfffff5cf
   4037c:	svcmi	0x00314628
   40380:	mrcmi	4, 1, r4, cr1, cr10, {3}
   40384:			; <UNDEFINED> instruction: 0xf80cf007
   40388:	mulscs	r5, sp, r8
   4038c:	movwcs	r4, #1151	; 0x47f
   40390:	strls	r4, [r2, -r8, lsr #12]
   40394:	movwcs	lr, #2509	; 0x9cd
   40398:	bmi	b51c84 <strspn@plt+0xb3927c>
   4039c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
   403a0:			; <UNDEFINED> instruction: 0xfffef006
   403a4:			; <UNDEFINED> instruction: 0x2016f9bd
   403a8:	ldrtmi	r9, [r0], -r2, lsl #18
   403ac:	ldrbne	r9, [r3, r2, lsl #12]
   403b0:	movwcs	lr, #2509	; 0x9cd
   403b4:	tstls	r3, r6, lsr #20
   403b8:			; <UNDEFINED> instruction: 0xf006447a
   403bc:	mcrls	15, 0, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   403c0:	ldrdeq	lr, [r2, -sp]
   403c4:	ldrbne	r4, [r7, r3, lsr #20]!
   403c8:	strvs	lr, [r0, -sp, asr #19]
   403cc:	tstls	r2, sl, ror r4
   403d0:			; <UNDEFINED> instruction: 0xffe6f006
   403d4:	bmi	866ff8 <strspn@plt+0x84e5f0>
   403d8:	stmdbls	r2, {r3, r5, r9, sl, lr}
   403dc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   403e0:			; <UNDEFINED> instruction: 0xf0069401
   403e4:	blls	280360 <strspn@plt+0x267958>
   403e8:			; <UNDEFINED> instruction: 0x46284a1c
   403ec:	movwls	r9, #2306	; 0x902
   403f0:	strls	r4, [r1], #-1146	; 0xfffffb86
   403f4:			; <UNDEFINED> instruction: 0xffd4f006
   403f8:	bmi	6a7024 <strspn@plt+0x68e61c>
   403fc:	stmdbls	r2, {r3, r5, r9, sl, lr}
   40400:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   40404:			; <UNDEFINED> instruction: 0xf0069401
   40408:	blls	30033c <strspn@plt+0x2e7934>
   4040c:			; <UNDEFINED> instruction: 0x46284a15
   40410:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   40414:	strcc	lr, [r0], #-2509	; 0xfffff633
   40418:			; <UNDEFINED> instruction: 0xffc2f006
   4041c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   40420:			; <UNDEFINED> instruction: 0xffe4f006
   40424:			; <UNDEFINED> instruction: 0xf7d8e79e
   40428:	svclt	0x0000e8c4
   4042c:	andeq	r2, r8, r2, lsr r9
   40430:	andeq	r0, r0, r8, asr #4
   40434:	andeq	r2, r8, r0, lsr #18
   40438:	muleq	r1, sl, r8
   4043c:	andeq	r4, r2, lr, lsr #15
   40440:	andeq	lr, r2, r8, asr #8
   40444:	andeq	r6, r4, r8, lsr r7
   40448:	andeq	r2, r1, r8, asr #16
   4044c:	andeq	lr, r2, r6, lsr r4
   40450:	andeq	lr, r2, r8, lsr #8
   40454:	andeq	lr, r2, r0, lsr #8
   40458:	andeq	lr, r2, sl, lsl r4
   4045c:	andeq	lr, r2, r4, lsl r4
   40460:	andeq	lr, r2, r6, lsl #8
   40464:	strdeq	lr, [r2], -sl
   40468:	andeq	sp, r1, sl, ror #18
   4046c:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   40470:	blmi	8cac7c <strspn@plt+0x8b2274>
   40474:	svclt	0x009844fc
   40478:	strlt	r2, [r0, #-0]
   4047c:			; <UNDEFINED> instruction: 0xf85cb085
   40480:	ldmdavs	fp, {r0, r1, ip, sp}
   40484:			; <UNDEFINED> instruction: 0xf04f9303
   40488:	stmdble	r9, {r8, r9}
   4048c:	strmi	sl, [sl], -r2, lsl #22
   40490:	stmib	sp, {r1, r8, sp}^
   40494:	movwcs	r1, #768	; 0x300
   40498:			; <UNDEFINED> instruction: 0xf912f00d
   4049c:	andcs	fp, r1, r8, asr r1
   404a0:	blmi	5d2d04 <strspn@plt+0x5ba2fc>
   404a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   404a8:	blls	11a518 <strspn@plt+0x101b10>
   404ac:	qsuble	r4, sl, r1
   404b0:			; <UNDEFINED> instruction: 0xf85db005
   404b4:			; <UNDEFINED> instruction: 0xf89dfb04
   404b8:	tstcs	r0, r8
   404bc:	stmib	sp, {r0, r4, r9, fp, lr}^
   404c0:	ldrbtmi	r0, [sl], #-256	; 0xffffff00
   404c4:	ldmdami	r1, {r4, r8, fp, lr}
   404c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   404cc:			; <UNDEFINED> instruction: 0xff68f006
   404d0:	muleq	r9, sp, r8
   404d4:	bmi	3c88dc <strspn@plt+0x3afed4>
   404d8:	smlabteq	r0, sp, r9, lr
   404dc:	stmdbmi	sp, {r1, r3, r4, r5, r6, sl, lr}
   404e0:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   404e4:			; <UNDEFINED> instruction: 0xf0064478
   404e8:	stmdami	ip, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   404ec:			; <UNDEFINED> instruction: 0xf0064478
   404f0:			; <UNDEFINED> instruction: 0xe7d4ff7d
   404f4:	ldmda	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   404f8:	andeq	r2, r8, ip, ror #15
   404fc:	andeq	r0, r0, r8, asr #4
   40500:			; <UNDEFINED> instruction: 0x000827bc
   40504:	andeq	lr, r2, r2, asr r3
   40508:	andeq	r4, r2, r0, ror #12
   4050c:	andeq	r2, r1, sl, lsl r7
   40510:	andeq	lr, r2, r4, asr #6
   40514:	andeq	r6, r4, r2, ror #11
   40518:	andeq	r2, r1, r8, lsr #14
   4051c:	muleq	r1, ip, r8
   40520:	bcs	92dce8 <strspn@plt+0x9152e0>
   40524:	addslt	r4, r1, fp, lsr ip
   40528:	svclt	0x00984b3b
   4052c:	ldrbtmi	r2, [ip], #-0
   40530:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   40534:			; <UNDEFINED> instruction: 0xf04f930f
   40538:	stmdale	r9, {r8, r9}
   4053c:	blmi	dd2e20 <strspn@plt+0xdba418>
   40540:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40544:	blls	41a5b4 <strspn@plt+0x401bac>
   40548:	qdsuble	r4, sl, r0
   4054c:	ldcllt	0, cr11, [r0, #68]!	; 0x44
   40550:	strmi	sl, [sl], -r4, lsl #22
   40554:	stmib	sp, {r2, r5, r8, sp}^
   40558:	movwcs	r1, #768	; 0x300
   4055c:			; <UNDEFINED> instruction: 0xf8b0f00d
   40560:	tstlt	r8, r4, lsl #12
   40564:	strb	r2, [r9, r1]!
   40568:	ldmib	sp, {r0, r2, r3, r5, r8, sl, fp, lr}^
   4056c:	ldrbtmi	r6, [sp], #-1796	; 0xfffff8fc
   40570:	pushmi	{r2, r3, r5, r9, fp, lr}
   40574:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   40578:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   4057c:			; <UNDEFINED> instruction: 0xf0066700
   40580:	blls	2001c4 <strspn@plt+0x1e77bc>
   40584:	strtmi	r4, [r8], -r9, lsr #18
   40588:	ldrbtmi	r4, [r9], #-2601	; 0xfffff5d7
   4058c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   40590:	tstls	r3, r1, lsl #8
   40594:			; <UNDEFINED> instruction: 0xff04f006
   40598:	strtmi	r9, [r8], -r7, lsl #22
   4059c:	stmdbls	r3, {r0, r2, r5, r9, fp, lr}
   405a0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   405a4:			; <UNDEFINED> instruction: 0xf0069401
   405a8:	blls	28019c <strspn@plt+0x267794>
   405ac:	strtmi	r4, [r8], -r2, lsr #20
   405b0:	movwls	r9, #2307	; 0x903
   405b4:	strls	r4, [r1], #-1146	; 0xfffffb86
   405b8:	cdp2	0, 15, cr15, cr2, cr6, {0}
   405bc:	bmi	8271e8 <strspn@plt+0x80e7e0>
   405c0:	stmdbls	r3, {r3, r5, r9, sl, lr}
   405c4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   405c8:			; <UNDEFINED> instruction: 0xf0069401
   405cc:	blls	300178 <strspn@plt+0x2e7770>
   405d0:			; <UNDEFINED> instruction: 0x46284a1b
   405d4:	movwls	r9, #2307	; 0x903
   405d8:	strls	r4, [r1], #-1146	; 0xfffffb86
   405dc:	cdp2	0, 14, cr15, cr0, cr6, {0}
   405e0:	bmi	667214 <strspn@plt+0x64e80c>
   405e4:	stmdbls	r3, {r3, r5, r9, sl, lr}
   405e8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   405ec:			; <UNDEFINED> instruction: 0xf0069401
   405f0:	blls	380154 <strspn@plt+0x36774c>
   405f4:			; <UNDEFINED> instruction: 0x46284a14
   405f8:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   405fc:	strcc	lr, [r0], #-2509	; 0xfffff633
   40600:	cdp2	0, 12, cr15, cr14, cr6, {0}
   40604:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   40608:	cdp2	0, 15, cr15, cr0, cr6, {0}
   4060c:			; <UNDEFINED> instruction: 0xf7d7e7aa
   40610:	svclt	0x0000efd0
   40614:	andeq	r2, r8, r2, lsr r7
   40618:	andeq	r0, r0, r8, asr #4
   4061c:	andeq	r2, r8, r0, lsr #14
   40620:	muleq	r1, lr, r6
   40624:	andeq	r6, r4, lr, ror #3
   40628:			; <UNDEFINED> instruction: 0x000245b0
   4062c:	andeq	r6, r4, sl, lsr r5
   40630:	andeq	lr, r2, r2, lsr r2
   40634:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   40638:	andeq	lr, r2, r0, lsl #4
   4063c:	andeq	lr, r2, r6, asr #3
   40640:			; <UNDEFINED> instruction: 0x000297b4
   40644:	andeq	lr, r2, r6, lsr #3
   40648:	muleq	r2, lr, r1
   4064c:	andeq	sp, r1, r2, lsl #15
   40650:	mvnsmi	lr, #737280	; 0xb4000
   40654:	mcrrmi	6, 1, r4, pc, cr15
   40658:			; <UNDEFINED> instruction: 0xf8df4694
   4065c:	addlt	r8, sp, ip, lsr r1
   40660:	ldrbtmi	r4, [ip], #-2894	; 0xfffff4b2
   40664:	ldrbtmi	r4, [r8], #2638	; 0xa4e
   40668:	strmi	r4, [r6], -lr, asr #18
   4066c:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   40670:			; <UNDEFINED> instruction: 0x46404479
   40674:	movwls	r6, #47131	; 0xb81b
   40678:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4067c:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   40680:	stmib	sp, {sl, sp}^
   40684:	stmib	sp, {r1, r2, sl, lr}^
   40688:			; <UNDEFINED> instruction: 0xf88d4408
   4068c:	strls	ip, [sl], #-24	; 0xffffffe8
   40690:	cdp2	0, 8, cr15, cr6, cr6, {0}
   40694:	strtmi	r4, [r3], -r4, asr #20
   40698:	tstcs	r0, r4, asr #26
   4069c:	strls	r4, [r1], #-1146	; 0xfffffb86
   406a0:	mulseq	r8, sp, r8
   406a4:	vstrmi.16	s11, [r2, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
   406a8:	ldrbtmi	r9, [sp], #-512	; 0xfffffe00
   406ac:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
   406b0:			; <UNDEFINED> instruction: 0xf81cf010
   406b4:			; <UNDEFINED> instruction: 0xf0064628
   406b8:			; <UNDEFINED> instruction: 0xf1b9fe99
   406bc:	ldmdble	sl, {r0, r1, r4, r8, r9, sl, fp}
   406c0:	andseq	pc, r9, #1073741827	; 0x40000003
   406c4:	tstcs	r3, r3, lsr #12
   406c8:	stmib	sp, {r4, r5, r9, sl, lr}^
   406cc:	lfmne	f1, 2, [sl], #-0
   406d0:			; <UNDEFINED> instruction: 0xfff6f00c
   406d4:	orrslt	r4, r8, r4, lsl #12
   406d8:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   406dc:	cdp2	0, 8, cr15, cr6, cr6, {0}
   406e0:	blmi	bd2fc0 <strspn@plt+0xbba5b8>
   406e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   406e8:	blls	31a758 <strspn@plt+0x301d50>
   406ec:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
   406f0:	pop	{r0, r2, r3, ip, sp, pc}
   406f4:	ldmdami	r2!, {r4, r5, r6, r7, r8, r9, pc}
   406f8:			; <UNDEFINED> instruction: 0xf0064478
   406fc:			; <UNDEFINED> instruction: 0xe7ebfe77
   40700:			; <UNDEFINED> instruction: 0x46404a30
   40704:	ldrbtmi	r4, [sl], #-2352	; 0xfffff6d0
   40708:			; <UNDEFINED> instruction: 0xf0064479
   4070c:	stmdals	r7, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   40710:			; <UNDEFINED> instruction: 0xf838f7f7
   40714:	stmdami	sp!, {r3, r8, r9, fp, ip, pc}
   40718:	bmi	b91fc4 <strspn@plt+0xb795bc>
   4071c:	movwls	r4, #1144	; 0x478
   40720:	strls	r4, [r1], #-1146	; 0xfffffb86
   40724:			; <UNDEFINED> instruction: 0xf0069005
   40728:	blls	2c001c <strspn@plt+0x2a7614>
   4072c:	bmi	a91fd8 <strspn@plt+0xa795d0>
   40730:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
   40734:	strls	r9, [r1], #-768	; 0xfffffd00
   40738:	cdp2	0, 3, cr15, cr2, cr6, {0}
   4073c:	bmi	9e736c <strspn@plt+0x9ce964>
   40740:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   40744:	movwls	r4, #1146	; 0x47a
   40748:			; <UNDEFINED> instruction: 0xf0069401
   4074c:	stmdami	r3!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   40750:			; <UNDEFINED> instruction: 0xf0064478
   40754:			; <UNDEFINED> instruction: 0xf1b9fe4b
   40758:	sbcle	r0, r1, r4, lsl pc
   4075c:	stcmi	6, cr4, [r0, #-160]!	; 0xffffff60
   40760:	cdp2	0, 4, cr15, cr4, cr6, {0}
   40764:	ldrbtmi	r4, [sp], #-2847	; 0xfffff4e1
   40768:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4076c:	strls	r4, [r3], #-1147	; 0xfffffb85
   40770:			; <UNDEFINED> instruction: 0x462c44fc
   40774:	andseq	pc, r4, #1073741866	; 0x4000002a
   40778:			; <UNDEFINED> instruction: 0xf1073424
   4077c:	stmib	sp, {r2, r4, r8}^
   40780:			; <UNDEFINED> instruction: 0x3324c400
   40784:	ldrtmi	r2, [r0], -pc, lsl #8
   40788:			; <UNDEFINED> instruction: 0xf7f29402
   4078c:	str	pc, [r7, r1, asr #29]!
   40790:	svc	0x000ef7d7
   40794:	strdeq	r2, [r8], -lr
   40798:	andeq	r2, r1, r6, lsl r6
   4079c:	andeq	r0, r0, r8, asr #4
   407a0:			; <UNDEFINED> instruction: 0x0002e1be
   407a4:			; <UNDEFINED> instruction: 0x000244b8
   407a8:	andeq	r2, r8, r4, asr #11
   407ac:	muleq	r0, r4, r3
   407b0:	andeq	r6, r4, sl, lsl r4
   407b4:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   407b8:	andeq	sp, r1, lr, lsr #13
   407bc:	andeq	r2, r8, ip, ror r5
   407c0:	muleq	r1, r4, sl
   407c4:	andeq	lr, r2, r2, lsr r1
   407c8:	andeq	r2, r3, r4, asr #14
   407cc:	strdeq	r2, [r1], -r0
   407d0:	andeq	lr, r2, r4, lsr #2
   407d4:	andeq	lr, r2, lr, lsl r1
   407d8:	andeq	lr, r2, r8, lsl r1
   407dc:	andeq	sp, r1, r8, lsr r6
   407e0:	andeq	pc, r7, lr, lsr #23
   407e4:			; <UNDEFINED> instruction: 0x00071fb0
   407e8:	strdeq	lr, [r2], -r8
   407ec:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   407f0:	ldmiblt	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   407f4:	andeq	r2, r7, lr, lsl #2
   407f8:	ldrbmi	lr, [r0, sp, lsr #18]!
   407fc:	stcmi	6, cr4, [r1], #-584	; 0xfffffdb8
   40800:	bmi	892020 <strspn@plt+0x879618>
   40804:	stmdbmi	r1!, {r2, r7, ip, sp, pc}
   40808:	stmdami	r1!, {r2, r3, r4, r5, r6, sl, lr}
   4080c:	cfstrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
   40810:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   40814:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   40818:			; <UNDEFINED> instruction: 0xf04f461f
   4081c:			; <UNDEFINED> instruction: 0xf0060900
   40820:			; <UNDEFINED> instruction: 0x4622fdbf
   40824:	andls	pc, r4, sp, asr #17
   40828:	stmdbpl	r4!, {r8, sp}^
   4082c:	bmi	6d2160 <strspn@plt+0x6b9758>
   40830:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   40834:			; <UNDEFINED> instruction: 0xf00f9400
   40838:	ldmdami	r8, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4083c:			; <UNDEFINED> instruction: 0xf0064478
   40840:			; <UNDEFINED> instruction: 0xf1b8fdd5
   40844:	stmdale	r2, {r2, r8, r9, sl, fp}
   40848:	pop	{r2, ip, sp, pc}
   4084c:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, sl, pc}
   40850:	ldrbtmi	r4, [r8], #-3348	; 0xfffff2ec
   40854:			; <UNDEFINED> instruction: 0xf0064c14
   40858:	blmi	57ff84 <strspn@plt+0x56757c>
   4085c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   40860:	strls	r4, [r1, #-1147]	; 0xfffffb85
   40864:	andeq	pc, r4, #168, 2	; 0x2a
   40868:	tstcc	ip, #3648	; 0xe40
   4086c:	strcs	r4, [r8, #-1584]	; 0xfffff9d0
   40870:	andls	pc, ip, sp, asr #17
   40874:	strls	r9, [r2, #-1024]	; 0xfffffc00
   40878:	mcr2	7, 2, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   4087c:	pop	{r2, ip, sp, pc}
   40880:	svclt	0x000087f0
   40884:	andeq	r2, r8, r8, asr r4
   40888:	andeq	lr, r2, r4, lsl #4
   4088c:	andeq	r4, r2, r8, lsl r3
   40890:	andeq	r2, r1, sl, ror #8
   40894:	muleq	r0, r4, r3
   40898:	andeq	lr, r1, sl, asr r9
   4089c:	andeq	sp, r1, ip, asr #10
   408a0:	andeq	r6, r4, r2, ror r2
   408a4:	andeq	pc, r7, r8, lsl fp	; <UNPREDICTABLE>
   408a8:			; <UNDEFINED> instruction: 0x0002e1be
   408ac:	muleq	r7, ip, r0
   408b0:	ldrsbgt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   408b4:	push	{r2, r4, r6, r8, r9, fp, lr}
   408b8:	ldrbtmi	r4, [ip], #496	; 0x1f0
   408bc:			; <UNDEFINED> instruction: 0x2630b090
   408c0:			; <UNDEFINED> instruction: 0xf85caf02
   408c4:	ldrmi	r3, [r4], -r3
   408c8:	strmi	r4, [sp], -r0, lsl #13
   408cc:			; <UNDEFINED> instruction: 0x46324638
   408d0:	ldmdavs	fp, {r8, sp}
   408d4:			; <UNDEFINED> instruction: 0xf04f930f
   408d8:			; <UNDEFINED> instruction: 0xf7d70300
   408dc:			; <UNDEFINED> instruction: 0x9701efbc
   408e0:	adcsmi	fp, r4, #12, 6	; 0x30000000
   408e4:	strtmi	r4, [sl], -r1, lsr #12
   408e8:	svclt	0x00284640
   408ec:	movwcs	r4, #1585	; 0x631
   408f0:			; <UNDEFINED> instruction: 0xf00c9100
   408f4:	ldmdblt	r8, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   408f8:	ldrtmi	r9, [r1], -r2, lsl #28
   408fc:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   40900:	stc2l	0, cr15, [lr, #-24]	; 0xffffffe8
   40904:	ldmdale	fp!, {r0, r1, r2, r3, r5, r9, sl, fp, sp}
   40908:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   4090c:	stc2l	0, cr15, [lr, #-24]!	; 0xffffffe8
   40910:	blmi	f93218 <strspn@plt+0xf7a810>
   40914:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40918:	blls	41a988 <strspn@plt+0x401f80>
   4091c:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
   40920:	pop	{r4, ip, sp, pc}
   40924:	strdcs	r8, [r4, -r0]
   40928:	strtmi	r4, [sl], -r3, lsr #12
   4092c:	tstls	r0, r0, asr #12
   40930:	cdp2	0, 12, cr15, cr6, cr12, {0}
   40934:	mvnle	r2, r0, lsl #16
   40938:	orrslt	r9, r4, r2, lsl #24
   4093c:			; <UNDEFINED> instruction: 0x46262c30
   40940:	ldrtcs	fp, [r0], -r8, lsr #30
   40944:	stmdble	sl, {r0, r1, r2, r3, r5, sl, fp, sp}
   40948:	strtmi	r4, [sl], -r3, lsl #12
   4094c:	strls	r4, [r1, -r0, asr #12]
   40950:			; <UNDEFINED> instruction: 0xf00c9600
   40954:	stmdacs	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   40958:	stmdbls	r2, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   4095c:	strtmi	lr, [r1], -lr, asr #15
   40960:	strtmi	lr, [sl], -ip, asr #15
   40964:	strbmi	r4, [r0], -r3, lsr #12
   40968:	strls	r9, [r0], -r1, lsl #14
   4096c:	cdp2	0, 10, cr15, cr8, cr12, {0}
   40970:	bicle	r2, sp, r0, lsl #16
   40974:	ldrtmi	r4, [r4], -r8, lsr #16
   40978:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   4097c:	ldc2	0, cr15, [r0, #-24]	; 0xffffffe8
   40980:	stcmi	8, cr4, [r7, #-152]!	; 0xffffff68
   40984:			; <UNDEFINED> instruction: 0xf0064478
   40988:	bmi	9ffe54 <strspn@plt+0x9e744c>
   4098c:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   40990:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   40994:	ldrbtmi	r5, [sl], #-768	; 0xfffffd00
   40998:			; <UNDEFINED> instruction: 0xf00f9803
   4099c:	stmdami	r2!, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   409a0:	ldrbtmi	r3, [r8], #-1292	; 0xfffffaf4
   409a4:	stc2	0, cr15, [r2, #-24]!	; 0xffffffe8
   409a8:	movwcs	r4, #2592	; 0xa20
   409ac:	ldrdeq	lr, [r4, -sp]
   409b0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   409b4:			; <UNDEFINED> instruction: 0xf0105300
   409b8:	ldmdami	sp, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   409bc:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
   409c0:	stc2l	0, cr15, [lr], #24
   409c4:	stmdbls	r7, {r0, r1, r3, r4, fp, lr}
   409c8:			; <UNDEFINED> instruction: 0xf0064478
   409cc:	ldmdami	sl, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   409d0:	movwcs	lr, #35293	; 0x89dd
   409d4:			; <UNDEFINED> instruction: 0xf0064478
   409d8:	ldmdami	r8, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   409dc:	movwcs	lr, #43485	; 0xa9dd
   409e0:			; <UNDEFINED> instruction: 0xf0064478
   409e4:	ldmdami	r6, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   409e8:	movwcs	lr, #51677	; 0xc9dd
   409ec:			; <UNDEFINED> instruction: 0xf0064478
   409f0:	adcsmi	pc, r4, #55040	; 0xd700
   409f4:	ldmdami	r3, {r3, r7, r8, fp, ip, lr, pc}
   409f8:			; <UNDEFINED> instruction: 0xf0064478
   409fc:			; <UNDEFINED> instruction: 0xe783fcf7
   40a00:	ldcl	7, cr15, [r6, #860]	; 0x35c
   40a04:	andeq	r2, r8, r6, lsr #7
   40a08:	andeq	r0, r0, r8, asr #4
   40a0c:	ldrdeq	lr, [r2], -sl
   40a10:	andeq	sp, r1, lr, ror r4
   40a14:	andeq	r2, r8, ip, asr #6
   40a18:	andeq	lr, r2, lr, asr r1
   40a1c:	andeq	lr, r2, r0, ror #2
   40a20:	andeq	r2, r7, r6, lsr r0
   40a24:	andeq	lr, r2, lr, asr r1
   40a28:	andeq	lr, r2, lr, asr r1
   40a2c:	andeq	lr, r2, r0, ror #2
   40a30:	andeq	lr, r2, r2, ror #2
   40a34:	andeq	lr, r2, r8, ror #2
   40a38:	andeq	lr, r2, r0, ror r1
   40a3c:	andeq	lr, r2, ip, ror r1
   40a40:	andeq	lr, r2, r8, lsl #3
   40a44:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   40a48:			; <UNDEFINED> instruction: 0x4605b538
   40a4c:			; <UNDEFINED> instruction: 0xf0136803
   40a50:	andle	r0, r4, r4, lsl #8
   40a54:	strcs	r6, [r0], #-2243	; 0xfffff73d
   40a58:	strtmi	fp, [r0], -r3, asr #2
   40a5c:	stmdbvs	r1, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   40a60:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   40a64:	ldc2	0, cr15, [ip], {6}
   40a68:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   40a6c:	ldrcs	r6, [r0], #-2754	; 0xfffff53e
   40a70:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   40a74:	stc2l	0, cr15, [lr, #-60]	; 0xffffffc4
   40a78:	strb	r6, [lr, r8, lsr #8]!
   40a7c:	andeq	sl, r1, sl, ror pc
   40a80:	andeq	r1, r7, r2, asr pc
   40a84:			; <UNDEFINED> instruction: 0x4604b510
   40a88:	addlt	r4, r2, lr, lsl #16
   40a8c:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   40a90:	stc2	0, cr15, [r6], {6}
   40a94:	movwcs	r4, #2572	; 0xa0c
   40a98:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   40a9c:	movwcs	lr, #2509	; 0x9cd
   40aa0:	ldrmi	r4, [r9], -sl, lsl #20
   40aa4:			; <UNDEFINED> instruction: 0xf00f447a
   40aa8:	stmdami	r9, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   40aac:			; <UNDEFINED> instruction: 0xf0064478
   40ab0:	bmi	27fd2c <strspn@plt+0x267324>
   40ab4:	strtmi	r6, [r0], -r1, ror #19
   40ab8:			; <UNDEFINED> instruction: 0xf00c447a
   40abc:	subcs	pc, r0, r7, lsl lr	; <UNPREDICTABLE>
   40ac0:	ldclt	0, cr11, [r0, #-8]
   40ac4:	andeq	fp, r1, lr, asr #3
   40ac8:	andeq	r1, r7, sl, lsr #30
   40acc:	andeq	lr, r2, r0, asr r0
   40ad0:	andeq	r6, r4, r8, lsl r0
   40ad4:	andeq	sl, r1, r4, lsr #30
   40ad8:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   40adc:	strle	r0, [r6], #-1874	; 0xfffff8ae
   40ae0:	stmdami	r6, {r0, r6, r8, fp, sp, lr}
   40ae4:			; <UNDEFINED> instruction: 0xf0064478
   40ae8:	andcs	pc, r0, fp, asr ip	; <UNPREDICTABLE>
   40aec:	bmi	16ff14 <strspn@plt+0x15750c>
   40af0:	ldrbtmi	r6, [sl], #-2433	; 0xfffff67f
   40af4:	ldc2l	0, cr15, [sl, #48]!	; 0x30
   40af8:	stclt	0, cr2, [r8, #-0]
   40afc:	andeq	fp, r1, r8, ror r1
   40b00:	andeq	sl, r1, sl, ror #29
   40b04:			; <UNDEFINED> instruction: 0x4604b510
   40b08:	stmdbvs	r1!, {r1, r2, fp, lr}^
   40b0c:			; <UNDEFINED> instruction: 0xf0064478
   40b10:	bmi	1bfc34 <strspn@plt+0x1a722c>
   40b14:	strtmi	r6, [r0], -r1, lsr #19
   40b18:			; <UNDEFINED> instruction: 0xf00c447a
   40b1c:	subcs	pc, r0, r7, ror #27
   40b20:	svclt	0x0000bd10
   40b24:	andeq	fp, r1, r0, asr r1
   40b28:	andeq	sl, r1, r4, asr #29
   40b2c:	addlt	fp, r3, r0, lsl #10
   40b30:	movwcs	r4, #2567	; 0xa07
   40b34:	ldrmi	r6, [r9], -r0, asr #18
   40b38:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   40b3c:	bmi	189744 <strspn@plt+0x170d3c>
   40b40:			; <UNDEFINED> instruction: 0xf00f447a
   40b44:	ldrdcs	pc, [r0], #-211	; 0xffffff2d
   40b48:			; <UNDEFINED> instruction: 0xf85db003
   40b4c:	svclt	0x0000fb04
   40b50:	andeq	r1, r7, ip, lsl #29
   40b54:			; <UNDEFINED> instruction: 0x0002dfb4
   40b58:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   40b5c:	strle	r0, [ip, #-1874]	; 0xfffff8ae
   40b60:	stmibvs	r1, {r1, r6, r7, fp, sp, lr}
   40b64:			; <UNDEFINED> instruction: 0xf7f7b91a
   40b68:	andcs	pc, r0, r3, ror #26
   40b6c:	strmi	fp, [r8], -r8, lsl #26
   40b70:			; <UNDEFINED> instruction: 0xf00b2100
   40b74:	andcs	pc, r0, r1, lsl lr	; <UNPREDICTABLE>
   40b78:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   40b7c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   40b80:	stc2	0, cr15, [lr], {6}
   40b84:	stclt	0, cr2, [r8, #-0]
   40b88:	ldrdeq	fp, [r1], -lr
   40b8c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   40b90:	strle	r0, [ip, #-1874]	; 0xfffff8ae
   40b94:	stmibvs	r1, {r1, r6, r7, fp, sp, lr}
   40b98:			; <UNDEFINED> instruction: 0xf7f7b91a
   40b9c:	andcs	pc, r0, r1, lsr #31
   40ba0:	strmi	fp, [r8], -r8, lsl #26
   40ba4:			; <UNDEFINED> instruction: 0xf00b2100
   40ba8:	strdcs	pc, [r0], -r7
   40bac:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   40bb0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   40bb4:	blx	ffd7cbd6 <strspn@plt+0xffd641ce>
   40bb8:	stclt	0, cr2, [r8, #-0]
   40bbc:	andeq	fp, r1, sl, lsr #1
   40bc0:	blmi	853444 <strspn@plt+0x83aa3c>
   40bc4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   40bc8:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   40bcc:	stmdavs	r2, {r2, r9, sl, lr}
   40bd0:	movwls	r6, #55323	; 0xd81b
   40bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40bd8:	streq	pc, [r4, #-18]	; 0xffffffee
   40bdc:	stmvs	r3, {r1, r5, ip, lr, pc}
   40be0:	strle	r0, [pc], #-1883	; 40be8 <strspn@plt+0x281e0>
   40be4:	stmibvs	r1!, {r3, r4, fp, lr}^
   40be8:			; <UNDEFINED> instruction: 0xf0064478
   40bec:	bmi	63fb58 <strspn@plt+0x627150>
   40bf0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   40bf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40bf8:	subsmi	r9, sl, sp, lsl #22
   40bfc:	andcs	sp, r0, sp, lsl r1
   40c00:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
   40c04:	blcs	21af18 <strspn@plt+0x202510>
   40c08:	stmibvs	r1, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   40c0c:	andcs	r4, r4, #112197632	; 0x6b00000
   40c10:	blx	ff97cc42 <strspn@plt+0xff96423a>
   40c14:	mvnle	r2, r0, lsl #16
   40c18:	stmdbls	r0, {r0, r2, r3, fp, lr}
   40c1c:			; <UNDEFINED> instruction: 0xf0064478
   40c20:			; <UNDEFINED> instruction: 0xe7dffbbf
   40c24:	stmdami	fp, {r0, r6, r8, fp, sp, lr}
   40c28:			; <UNDEFINED> instruction: 0xf0064478
   40c2c:	stmibvs	r1!, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   40c30:	strtmi	r4, [r0], -sl, lsr #12
   40c34:	mrc2	7, 1, pc, cr12, cr15, {7}
   40c38:			; <UNDEFINED> instruction: 0xf7d7e7d9
   40c3c:	svclt	0x0000ecba
   40c40:	muleq	r8, ip, r0
   40c44:	andeq	r0, r0, r8, asr #4
   40c48:	andeq	r2, r1, r0, lsr #24
   40c4c:	andeq	r2, r8, lr, rrx
   40c50:	andeq	sp, r2, ip, ror #30
   40c54:	andeq	fp, r1, r4, lsr r0
   40c58:			; <UNDEFINED> instruction: 0x4604b538
   40c5c:	ldrbeq	r6, [fp, -r3, lsl #16]
   40c60:	ldmib	r0, {r1, r3, r4, r8, sl, ip, lr, pc}^
   40c64:	ldmiblt	sp, {r1, r2, r8, sl, ip}
   40c68:	strtmi	r4, [r9], -r8, lsl #12
   40c6c:	ldc2	0, cr15, [r4, #44]	; 0x2c
   40c70:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   40c74:	blx	feefcc96 <strspn@plt+0xfeee428e>
   40c78:	strtmi	r4, [r9], -ip, lsl #16
   40c7c:			; <UNDEFINED> instruction: 0xf0064478
   40c80:	stmdami	fp, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   40c84:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   40c88:	blx	fe2fccaa <strspn@plt+0xfe2e42a2>
   40c8c:	ldclt	0, cr2, [r8, #-0]
   40c90:			; <UNDEFINED> instruction: 0xf7ff462a
   40c94:	strb	pc, [fp, sp, lsl #28]!	; <UNPREDICTABLE>
   40c98:	stmdami	r6, {r0, r6, r8, fp, sp, lr}
   40c9c:			; <UNDEFINED> instruction: 0xf0064478
   40ca0:	andcs	pc, r0, pc, ror fp	; <UNPREDICTABLE>
   40ca4:	svclt	0x0000bd38
   40ca8:	andeq	r5, r4, r2, asr lr
   40cac:	andeq	r2, r3, r4, lsl r8
   40cb0:	andeq	r2, r1, r2, lsl #23
   40cb4:	andeq	sl, r1, r0, asr #31
   40cb8:	andle	r2, r7, r1, asr r9
   40cbc:	strlt	r2, [r8, #-2387]	; 0xfffff6ad
   40cc0:	pop	{r0, r1, r2, r8, ip, lr, pc}
   40cc4:	ldrmi	r4, [r1], -r8
   40cc8:	blt	1afccd0 <strspn@plt+0x1ae42c8>
   40ccc:			; <UNDEFINED> instruction: 0xf0004611
   40cd0:	stmdami	r3, {r0, r2, r5, r7, sl, fp, ip, sp, pc}
   40cd4:			; <UNDEFINED> instruction: 0xf0064478
   40cd8:	addcs	pc, r0, r3, ror #22
   40cdc:	svclt	0x0000bd08
   40ce0:	andeq	sp, r1, r4, lsr #20
   40ce4:	movwpl	pc, #34209	; 0x85a1	; <UNPREDICTABLE>
   40ce8:	ldrblt	r4, [r0, #-2440]!	; 0xfffff678
   40cec:	bmi	fe252544 <strspn@plt+0xfe239b3c>
   40cf0:	addlt	r4, lr, r9, ror r4
   40cf4:	strmi	r3, [r5], -r1, lsl #22
   40cf8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   40cfc:			; <UNDEFINED> instruction: 0xf04f920d
   40d00:	blcs	fe241508 <strspn@plt+0xfe228b00>
   40d04:	ldm	pc, {r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   40d08:	stmvc	r9, {r0, r1, ip, sp, lr, pc}
   40d0c:	ldrbmi	r9, [sl, #-1402]!	; 0xfffffa86
   40d10:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d14:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d18:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d1c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d20:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d24:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d28:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d2c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d30:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d34:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d38:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d3c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d40:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d44:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d48:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d4c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d50:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d54:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d58:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d5c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d60:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d64:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d68:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d6c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d70:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d74:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
   40d78:	bvc	fe29f694 <strspn@plt+0xfe286c8c>
   40d7c:	cfstr32ls	mvfx4, [r9], {69}	; 0x45
   40d80:	bvc	fe29229c <strspn@plt+0xfe279894>
   40d84:	ldmdbhi	sl!, {r0, r3, r7, r9, fp, ip, sp, lr}^
   40d88:	bvc	1192378 <strspn@plt+0x1179970>
   40d8c:	sbcgt	r5, r6, #1073741858	; 0x40000022
   40d90:	rsbseq	r7, sl, r9, lsl #21
   40d94:	bmi	1808e9c <strspn@plt+0x17f0494>
   40d98:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   40d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40da0:	subsmi	r9, sl, sp, lsl #22
   40da4:	adchi	pc, pc, r0, asr #32
   40da8:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   40dac:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
   40db0:	blx	77cdd2 <strspn@plt+0x7643ca>
   40db4:	strtmi	sl, [r2], -r4, lsl #22
   40db8:	strtmi	r2, [r8], -r4, lsl #2
   40dbc:	movwne	lr, #2509	; 0x9cd
   40dc0:			; <UNDEFINED> instruction: 0xf00c2300
   40dc4:			; <UNDEFINED> instruction: 0x4604fc7d
   40dc8:	ldmdami	r4, {r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   40dcc:			; <UNDEFINED> instruction: 0xf0064478
   40dd0:	stmdals	r4, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   40dd4:			; <UNDEFINED> instruction: 0xf10005c3
   40dd8:	bmi	14a0ff4 <strspn@plt+0x14885ec>
   40ddc:	vld2.8	{d2-d5}, [r0], r0
   40de0:	ldrmi	r7, [r9], -r0, lsl #1
   40de4:	andls	r4, r0, #2046820352	; 0x7a000000
   40de8:	movwls	r4, #6734	; 0x1a4e
   40dec:			; <UNDEFINED> instruction: 0xf00f447a
   40df0:	stmdami	sp, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   40df4:			; <UNDEFINED> instruction: 0xf0064478
   40df8:	strdcs	pc, [r0], r9
   40dfc:	stmdavs	r3, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   40e00:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   40e04:	stmdami	r9, {r0, r1, r2, r6, r7, ip, lr, pc}^
   40e08:			; <UNDEFINED> instruction: 0xf0064478
   40e0c:	bmi	127f9d0 <strspn@plt+0x1266fc8>
   40e10:	strtmi	r4, [r8], -r1, lsr #12
   40e14:			; <UNDEFINED> instruction: 0xf00c447a
   40e18:	strb	pc, [lr, r9, ror #24]!	; <UNPREDICTABLE>
   40e1c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   40e20:	blx	ff97ce40 <strspn@plt+0xff964438>
   40e24:	strtmi	r4, [r1], -r4, asr #20
   40e28:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   40e2c:	mrrc2	0, 0, pc, lr, cr12	; <UNPREDICTABLE>
   40e30:	ldr	r2, [r0, r0, lsl #1]!
   40e34:	strtmi	r4, [r1], -r1, asr #16
   40e38:			; <UNDEFINED> instruction: 0xf0064478
   40e3c:			; <UNDEFINED> instruction: 0x2080fab1
   40e40:	stmdavs	r3, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   40e44:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   40e48:	ldmdami	sp!, {r0, r2, r5, r7, ip, lr, pc}
   40e4c:			; <UNDEFINED> instruction: 0xf0064478
   40e50:	blge	1bf98c <strspn@plt+0x1a6f84>
   40e54:	strtmi	r2, [r2], -r0, lsr #2
   40e58:	movwne	lr, #2509	; 0x9cd
   40e5c:	movwcs	r4, #1576	; 0x628
   40e60:	stc2	0, cr15, [lr], #-48	; 0xffffffd0
   40e64:	bicle	r2, r8, r0, lsl #16
   40e68:	strhteq	pc, [sl], -sp	; <UNPREDICTABLE>
   40e6c:	strhtne	pc, [r8], -sp	; <UNPREDICTABLE>
   40e70:	andcc	lr, r8, #3620864	; 0x374000
   40e74:	andne	lr, r2, sp, asr #19
   40e78:	stmib	sp, {r1, r4, r5, fp, lr}^
   40e7c:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
   40e80:	movwcs	lr, #27101	; 0x69dd
   40e84:			; <UNDEFINED> instruction: 0xf0069905
   40e88:	addcs	pc, r0, fp, lsl #21
   40e8c:	strtmi	lr, [r1], -r3, lsl #15
   40e90:	mcr2	7, 7, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   40e94:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   40e98:			; <UNDEFINED> instruction: 0x0604f013
   40e9c:	stmdami	sl!, {r2, r4, r8, ip, lr, pc}
   40ea0:			; <UNDEFINED> instruction: 0xf0064478
   40ea4:	bge	17f938 <strspn@plt+0x166f30>
   40ea8:	andls	r2, r1, #4, 2
   40eac:			; <UNDEFINED> instruction: 0x46224633
   40eb0:	tstls	r0, r8, lsr #12
   40eb4:	stc2	0, cr15, [r4], {12}
   40eb8:	orrsle	r2, lr, r0, lsl #16
   40ebc:	strtmi	r9, [r2], -r4, lsl #18
   40ec0:			; <UNDEFINED> instruction: 0xf7ff4628
   40ec4:			; <UNDEFINED> instruction: 0xe766fef9
   40ec8:	blx	f7ceec <strspn@plt+0xf644e4>
   40ecc:	stmdavs	r1, {r5, r8, ip, sp, pc}
   40ed0:	strtmi	r4, [r8], -r2, lsr #12
   40ed4:	mrc2	7, 7, pc, cr0, cr15, {7}
   40ed8:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   40edc:	blx	fe1fcefc <strspn@plt+0xfe1e44f4>
   40ee0:	ldrb	r2, [r8, -r0, lsl #1]
   40ee4:			; <UNDEFINED> instruction: 0x46234d1a
   40ee8:	tstcs	r0, r2, lsr #12
   40eec:	vst3.16	{d20-d22}, [pc :256]!
   40ef0:	strls	r7, [r1], #-128	; 0xffffff80
   40ef4:			; <UNDEFINED> instruction: 0xf00f9500
   40ef8:	ldmdami	r6, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   40efc:			; <UNDEFINED> instruction: 0xf0064478
   40f00:	stmdals	r4, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   40f04:			; <UNDEFINED> instruction: 0xf7d7e769
   40f08:	svclt	0x0000eb54
   40f0c:	andeq	r1, r8, r0, ror pc
   40f10:	andeq	r0, r0, r8, asr #4
   40f14:	andeq	r1, r8, r6, asr #29
   40f18:	andeq	r5, r4, r6, lsl sp
   40f1c:	andeq	r1, r2, r8, lsl r2
   40f20:	muleq	r7, r8, ip
   40f24:			; <UNDEFINED> instruction: 0x0002deb0
   40f28:	strdeq	r6, [r2], -r8
   40f2c:			; <UNDEFINED> instruction: 0x00045cbc
   40f30:	andeq	sl, r1, r8, asr #23
   40f34:	andeq	r5, r4, r6, lsr #25
   40f38:			; <UNDEFINED> instruction: 0x0001abb2
   40f3c:	muleq	r1, ip, r0
   40f40:	andeq	r5, r4, r8, ror ip
   40f44:			; <UNDEFINED> instruction: 0x0002ddba
   40f48:	andeq	r5, r4, r4, lsr #24
   40f4c:	andeq	ip, r1, lr, lsr #29
   40f50:	muleq	r7, r0, fp
   40f54:	andeq	r9, r1, ip, asr #31
   40f58:	mvnsmi	lr, #737280	; 0xb4000
   40f5c:	stmdbvs	r5, {r2, r9, sl, lr}^
   40f60:	ldmdami	r8!, {r0, r2, r7, ip, sp, pc}
   40f64:	bmi	e49b6c <strspn@plt+0xe31164>
   40f68:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   40f6c:	svcmi	0x00384e37
   40f70:			; <UNDEFINED> instruction: 0x9600447e
   40f74:	ldrbtmi	r5, [pc], #-2178	; 40f7c <strspn@plt+0x28574>
   40f78:			; <UNDEFINED> instruction: 0xf8df4628
   40f7c:	ldmdavs	r2, {r3, r4, r6, r7, pc}
   40f80:			; <UNDEFINED> instruction: 0xf04f9203
   40f84:	bmi	d4178c <strspn@plt+0xd28d84>
   40f88:	ldrbtmi	r9, [r8], #769	; 0x301
   40f8c:			; <UNDEFINED> instruction: 0xf8d4447a
   40f90:			; <UNDEFINED> instruction: 0xf00f9018
   40f94:	ldrtmi	pc, [r8], -fp, lsr #23	; <UNPREDICTABLE>
   40f98:	blx	a7cfb8 <strspn@plt+0xa645b0>
   40f9c:	andsle	r2, sp, r1, lsl #26
   40fa0:	strbmi	r2, [r9], -r2, lsl #26
   40fa4:	stmdami	sp!, {r2, r3, r5, r8, ip, lr, pc}
   40fa8:			; <UNDEFINED> instruction: 0xf0064478
   40fac:	bge	ff798 <strspn@plt+0xe6d90>
   40fb0:	strtmi	r2, [r0], -r4, lsl #2
   40fb4:	movwcs	r9, #513	; 0x201
   40fb8:	stmibvs	r2!, {r8, ip, pc}^
   40fbc:	blx	fe07cff6 <strspn@plt+0xfe0645ee>
   40fc0:	teqlt	r8, #4, 12	; 0x400000
   40fc4:	blmi	853864 <strspn@plt+0x83ae5c>
   40fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40fcc:	blls	11b03c <strspn@plt+0x102634>
   40fd0:	teqle	r4, sl, asr r0
   40fd4:	andlt	r2, r5, r0, asr #32
   40fd8:	mvnshi	lr, #12386304	; 0xbd0000
   40fdc:	movwcs	r4, #2593	; 0xa21
   40fe0:			; <UNDEFINED> instruction: 0x360c4619
   40fe4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   40fe8:	strbmi	r6, [r8], -r0, lsl #6
   40fec:	blx	47d034 <strspn@plt+0x46462c>
   40ff0:			; <UNDEFINED> instruction: 0xf0064638
   40ff4:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   40ff8:			; <UNDEFINED> instruction: 0xf7dc4620
   40ffc:	strb	pc, [r1, r5, lsl #23]!	; <UNPREDICTABLE>
   41000:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   41004:			; <UNDEFINED> instruction: 0xf9ccf006
   41008:	stmibvs	r0!, {r8, r9, sp}^
   4100c:			; <UNDEFINED> instruction: 0xf00b4619
   41010:	ldrb	pc, [r7, r3, asr #23]	; <UNPREDICTABLE>
   41014:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   41018:			; <UNDEFINED> instruction: 0xf9e8f006
   4101c:			; <UNDEFINED> instruction: 0x46234814
   41020:	strls	r4, [r1], #-1569	; 0xfffff9df
   41024:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   41028:	stmdals	r2, {r1, r4, r9, fp, lr}
   4102c:	strls	r4, [r0], #-1146	; 0xfffffb86
   41030:	blx	177d076 <strspn@plt+0x176466e>
   41034:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   41038:			; <UNDEFINED> instruction: 0xf9d8f006
   4103c:			; <UNDEFINED> instruction: 0xf7d7e7c2
   41040:	svclt	0x0000eab8
   41044:	strdeq	r1, [r8], -r6
   41048:	andeq	r0, r0, r8, asr #4
   4104c:	andeq	r1, r7, ip, ror fp
   41050:	andeq	r5, r4, lr, asr #22
   41054:	ldrdeq	r1, [r8], -r6
   41058:			; <UNDEFINED> instruction: 0x0002ddb0
   4105c:	andeq	r1, r1, r4, lsr #24
   41060:	muleq	r8, r8, ip
   41064:	andeq	r8, r2, ip, asr r3
   41068:	andeq	r1, r1, sl, asr #23
   4106c:	andeq	r0, r2, lr, asr #31
   41070:	andeq	r0, r0, r8, lsr #5
   41074:	andeq	r3, r1, r8, ror #12
   41078:			; <UNDEFINED> instruction: 0x000263b6
   4107c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   41080:	streq	pc, [r4, #-19]	; 0xffffffed
   41084:	andsle	r4, r7, r4, lsl #12
   41088:	teqlt	fp, r3, asr #17
   4108c:	strcs	r4, [r0, #-2073]	; 0xfffff7e7
   41090:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   41094:			; <UNDEFINED> instruction: 0xf984f006
   41098:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   4109c:	blcs	5bbb0 <strspn@plt+0x431a8>
   410a0:	ldmdami	r5, {r2, r4, r5, r6, r7, ip, lr, pc}
   410a4:			; <UNDEFINED> instruction: 0xf0064478
   410a8:	bmi	57f734 <strspn@plt+0x566d2c>
   410ac:	strtmi	r6, [r0], -r1, ror #19
   410b0:			; <UNDEFINED> instruction: 0xf00c447a
   410b4:			; <UNDEFINED> instruction: 0xe7e9fc13
   410b8:	stmdbvs	r1, {r0, r4, r9, sl, fp, lr}^
   410bc:			; <UNDEFINED> instruction: 0xf00b447e
   410c0:	ldrtmi	pc, [r0], -r5, lsl #31	; <UNPREDICTABLE>
   410c4:			; <UNDEFINED> instruction: 0xf992f006
   410c8:	strtmi	r6, [r0], -r1, lsr #19
   410cc:			; <UNDEFINED> instruction: 0xff7ef00b
   410d0:			; <UNDEFINED> instruction: 0xf0064630
   410d4:	bmi	33f708 <strspn@plt+0x326d00>
   410d8:	strtmi	r6, [r0], -r1, ror #19
   410dc:			; <UNDEFINED> instruction: 0xf00c447a
   410e0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   410e4:	stmdami	r8, {r3, r4, r6, r7, r8, ip, lr, pc}
   410e8:	bvs	88a5f0 <strspn@plt+0x871be8>
   410ec:			; <UNDEFINED> instruction: 0xf0064478
   410f0:			; <UNDEFINED> instruction: 0xe7d1f957
   410f4:	andeq	r2, r1, sl, lsl r0
   410f8:	andeq	r2, r1, r0, lsl #13
   410fc:	andeq	r3, r1, ip, asr #26
   41100:	andeq	r5, r4, r8, lsl #20
   41104:	andeq	r3, r1, r0, lsr #26
   41108:	andeq	r1, r1, r0, asr #31
   4110c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   41110:	streq	pc, [r4, #-19]	; 0xffffffed
   41114:	andsle	r4, r7, r4, lsl #12
   41118:	teqlt	fp, r3, asr #17
   4111c:	strcs	r4, [r0, #-2074]	; 0xfffff7e6
   41120:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   41124:			; <UNDEFINED> instruction: 0xf93cf006
   41128:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   4112c:	blcs	5bc40 <strspn@plt+0x43238>
   41130:	ldmdami	r6, {r2, r4, r5, r6, r7, ip, lr, pc}
   41134:			; <UNDEFINED> instruction: 0xf0064478
   41138:	bmi	5bf6a4 <strspn@plt+0x5a6c9c>
   4113c:	strtmi	r6, [r0], -r1, ror #19
   41140:			; <UNDEFINED> instruction: 0xf00c447a
   41144:	ubfx	pc, r3, #21, #10
   41148:	stmdbvs	r1, {r1, r4, r9, sl, fp, lr}^
   4114c:			; <UNDEFINED> instruction: 0xf00b447e
   41150:	shasxmi	pc, r0, sp	; <UNPREDICTABLE>
   41154:			; <UNDEFINED> instruction: 0xf94af006
   41158:	strtmi	r6, [r0], -r1, lsr #19
   4115c:			; <UNDEFINED> instruction: 0xff36f00b
   41160:			; <UNDEFINED> instruction: 0xf0064630
   41164:	bmi	37f678 <strspn@plt+0x366c70>
   41168:	strtmi	r6, [r0], -r1, ror #19
   4116c:			; <UNDEFINED> instruction: 0xf00c447a
   41170:	bvs	8bfc6c <strspn@plt+0x8a7264>
   41174:	stmdbcs	r0, {r3, r8, ip, sp, pc}
   41178:	stmdami	r8, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
   4117c:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   41180:			; <UNDEFINED> instruction: 0xf90ef006
   41184:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   41188:	andeq	r1, r1, sl, lsl #31
   4118c:	strdeq	r2, [r1], -r0
   41190:	andeq	r2, r3, r0, asr r3
   41194:	andeq	r5, r4, r8, ror r9
   41198:	andeq	r2, r3, r4, lsr #6
   4119c:	andeq	r1, r1, lr, lsr #30
   411a0:	svcmi	0x00f0e92d
   411a4:	stmibmi	r7!, {r0, r2, r3, r9, sl, lr}^
   411a8:	bmi	ffa2d404 <strspn@plt+0xffa149fc>
   411ac:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   411b0:			; <UNDEFINED> instruction: 0xf8df6803
   411b4:	stmpl	sl, {r3, r4, r7, r8, r9, pc}
   411b8:	streq	pc, [r4], #-19	; 0xffffffed
   411bc:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
   411c0:			; <UNDEFINED> instruction: 0xf04f9213
   411c4:			; <UNDEFINED> instruction: 0xf0400200
   411c8:	stmiami	r1!, {r2, r3, r5, r7, pc}^
   411cc:			; <UNDEFINED> instruction: 0xf0064478
   411d0:	stmdbge	r4, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   411d4:	tstls	r1, sl, lsr #26
   411d8:	teqcs	ip, r3, lsr #12
   411dc:	tstls	r0, r8, lsr r6
   411e0:	blx	1bfd218 <strspn@plt+0x1be4810>
   411e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   411e8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   411ec:	msrge	SPSR_s, #14614528	; 0xdf0000
   411f0:	ldrbtmi	r4, [sl], #2777	; 0xad9
   411f4:	ldrbtmi	r4, [sl], #-2521	; 0xfffff627
   411f8:	msrls	SPSR_s, #14614528	; 0xdf0000
   411fc:			; <UNDEFINED> instruction: 0x46504479
   41200:			; <UNDEFINED> instruction: 0xf8cef006
   41204:	ldrbtmi	r4, [r9], #2775	; 0xad7
   41208:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   4120c:	stmdals	r4, {r0, r4, r5, r9, sl, lr}
   41210:	strls	lr, [r0], -sp, asr #19
   41214:	blx	1afd258 <strspn@plt+0x1ae4850>
   41218:	mulscs	r4, sp, r8
   4121c:	movwcs	r4, #3282	; 0xcd2
   41220:	ldrbtmi	r4, [ip], #-3538	; 0xfffff22e
   41224:	movwcs	lr, #2509	; 0x9cd
   41228:	bmi	ff492424 <strspn@plt+0xff479a1c>
   4122c:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   41230:			; <UNDEFINED> instruction: 0xf0064628
   41234:	bmi	ff43f510 <strspn@plt+0xff426b08>
   41238:	ldrbmi	r4, [r0], -r1, lsr #12
   4123c:			; <UNDEFINED> instruction: 0xf006447a
   41240:			; <UNDEFINED> instruction: 0xf89df8af
   41244:	stmdbls	r8, {r2, r4, sp}
   41248:			; <UNDEFINED> instruction: 0x46382310
   4124c:			; <UNDEFINED> instruction: 0xf80cf00c
   41250:	mulscs	r5, sp, r8
   41254:	strtmi	r2, [r1], -r0, lsl #6
   41258:	stmib	sp, {r3, r5, r9, sl, lr}^
   4125c:	bmi	ff1c9e64 <strspn@plt+0xff1b145c>
   41260:			; <UNDEFINED> instruction: 0xf006447a
   41264:			; <UNDEFINED> instruction: 0xf8bdf89d
   41268:	movwcs	r2, #22
   4126c:	strtmi	r4, [r8], -r1, lsr #12
   41270:	movwcs	lr, #2509	; 0x9cd
   41274:	ldrbtmi	r4, [sl], #-2753	; 0xfffff53f
   41278:			; <UNDEFINED> instruction: 0xf892f006
   4127c:	bmi	ff067e9c <strspn@plt+0xff04f494>
   41280:	strtmi	r4, [r8], -r1, lsr #12
   41284:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   41288:			; <UNDEFINED> instruction: 0xf0069300
   4128c:	blls	2ff4b8 <strspn@plt+0x2e6ab0>
   41290:			; <UNDEFINED> instruction: 0x46284abc
   41294:	strls	r4, [r1], -r1, lsr #12
   41298:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   4129c:			; <UNDEFINED> instruction: 0xf880f006
   412a0:			; <UNDEFINED> instruction: 0x46214ab9
   412a4:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   412a8:			; <UNDEFINED> instruction: 0xf87af006
   412ac:	andeq	pc, ip, #1073741826	; 0x40000002
   412b0:	ldrtmi	r9, [r3], -r0, lsl #4
   412b4:			; <UNDEFINED> instruction: 0x46314ab5
   412b8:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
   412bc:			; <UNDEFINED> instruction: 0xf0109601
   412c0:	blls	17f564 <strspn@plt+0x166b5c>
   412c4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   412c8:			; <UNDEFINED> instruction: 0xf0003304
   412cc:	strdcs	r8, [r0], #-15
   412d0:	b	5ff234 <strspn@plt+0x5e682c>
   412d4:			; <UNDEFINED> instruction: 0xb1b84684
   412d8:	strmi	sl, [r4], -r3, lsl #26
   412dc:	adcs	pc, r0, #14614528	; 0xdf0000
   412e0:	ldmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   412e4:	strgt	ip, [pc], #-3343	; 412ec <strspn@plt+0x288e4>
   412e8:	strgt	ip, [pc], #-3343	; 412f0 <strspn@plt+0x288e8>
   412ec:	strgt	ip, [pc], #-3343	; 412f4 <strspn@plt+0x288ec>
   412f0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   412f4:	andeq	lr, pc, r4, lsl #17
   412f8:			; <UNDEFINED> instruction: 0xf8cc4638
   412fc:	strbtmi	r9, [r1], -r0
   41300:	andcs	pc, lr, r8, asr r8	; <UNPREDICTABLE>
   41304:			; <UNDEFINED> instruction: 0xf820f007
   41308:	blmi	fe413d98 <strspn@plt+0xfe3fb390>
   4130c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41310:	blls	51b380 <strspn@plt+0x502978>
   41314:			; <UNDEFINED> instruction: 0xf040405a
   41318:			; <UNDEFINED> instruction: 0x46308113
   4131c:	pop	{r0, r2, r4, ip, sp, pc}
   41320:			; <UNDEFINED> instruction: 0xf0078ff0
   41324:	blge	13f368 <strspn@plt+0x126960>
   41328:	subcs	r4, r0, #42991616	; 0x2900000
   4132c:	ldrtmi	r4, [r8], -r4, lsl #12
   41330:			; <UNDEFINED> instruction: 0xf854f00a
   41334:	vmlal.s8	q9, d0, d0
   41338:	stmdavs	r2!, {r0, r1, r2, r3, r7, pc}
   4133c:	addsmi	r9, r3, #3072	; 0xc00
   41340:	sbcshi	pc, r7, r0, asr #32
   41344:	vldrne	d9, [sl, #-16]
   41348:	vpmax.s8	d18, d0, d1
   4134c:			; <UNDEFINED> instruction: 0xf89d809b
   41350:	movwcs	r2, #56	; 0x38
   41354:			; <UNDEFINED> instruction: 0xf04f4c90
   41358:	vldrmi.16	s0, [r0]	; <UNPREDICTABLE>
   4135c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   41360:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   41364:	strtmi	r4, [r1], -lr, lsl #21
   41368:	eorshi	pc, r8, #14614528	; 0xdf0000
   4136c:			; <UNDEFINED> instruction: 0x4628447a
   41370:			; <UNDEFINED> instruction: 0xf816f006
   41374:	mlascs	r9, sp, r8, pc	; <UNPREDICTABLE>
   41378:	strtmi	r2, [r1], -r0, lsl #6
   4137c:	ldrbtmi	r4, [r8], #1576	; 0x628
   41380:	movwcs	lr, #2509	; 0x9cd
   41384:	vdivmi.f32	s8, s19, s16
   41388:			; <UNDEFINED> instruction: 0xf006447a
   4138c:			; <UNDEFINED> instruction: 0xf89df809
   41390:	movwcs	r2, #58	; 0x3a
   41394:	strtmi	r4, [r8], -r1, lsr #12
   41398:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   4139c:	bmi	fe149fa4 <strspn@plt+0xfe13159c>
   413a0:			; <UNDEFINED> instruction: 0xf005447a
   413a4:			; <UNDEFINED> instruction: 0xf89dfffd
   413a8:	movwcs	r2, #59	; 0x3b
   413ac:	strbmi	r4, [r0], -r1, lsr #12
   413b0:	movwcs	lr, #2509	; 0x9cd
   413b4:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
   413b8:			; <UNDEFINED> instruction: 0xfff2f005
   413bc:			; <UNDEFINED> instruction: 0x46214a7e
   413c0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   413c4:			; <UNDEFINED> instruction: 0xffecf005
   413c8:	mlascs	fp, sp, r8, pc	; <UNPREDICTABLE>
   413cc:	tstcs	r0, #147456	; 0x24000
   413d0:			; <UNDEFINED> instruction: 0xf00b4638
   413d4:			; <UNDEFINED> instruction: 0xf8bdff49
   413d8:	movwcs	r2, #60	; 0x3c
   413dc:	strtmi	r4, [r8], -r1, lsr #12
   413e0:	movwcs	lr, #2509	; 0x9cd
   413e4:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
   413e8:			; <UNDEFINED> instruction: 0xffdaf005
   413ec:	ldrhtcs	pc, [lr], -sp	; <UNPREDICTABLE>
   413f0:	strtmi	r2, [r8], -r0, lsl #6
   413f4:	stmib	sp, {r0, r5, r9, sl, lr}^
   413f8:	bmi	1c8a000 <strspn@plt+0x1c715f8>
   413fc:			; <UNDEFINED> instruction: 0xf005447a
   41400:	blls	481344 <strspn@plt+0x46893c>
   41404:	strtmi	r4, [r1], -pc, ror #20
   41408:	b	14135cc <strspn@plt+0x13fabc4>
   4140c:	ldrmi	r7, [sl], r3, ror #23
   41410:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   41414:	blge	7bb50 <strspn@plt+0x63148>
   41418:			; <UNDEFINED> instruction: 0xffc2f005
   4141c:	bmi	1b28068 <strspn@plt+0x1b0f660>
   41420:	strtmi	r4, [r1], -r0, asr #12
   41424:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   41428:			; <UNDEFINED> instruction: 0xf005447a
   4142c:	bmi	1a81318 <strspn@plt+0x1a68910>
   41430:	ldrtmi	r4, [r0], -r1, lsr #12
   41434:			; <UNDEFINED> instruction: 0xf005447a
   41438:	bmi	1a0130c <strspn@plt+0x19e8904>
   4143c:			; <UNDEFINED> instruction: 0x464b9812
   41440:			; <UNDEFINED> instruction: 0x4649447a
   41444:	andls	r3, r0, #24, 4	; 0x80000001
   41448:			; <UNDEFINED> instruction: 0xf8cd4a63
   4144c:	ldrbtmi	r9, [sl], #-4
   41450:			; <UNDEFINED> instruction: 0xffdef00f
   41454:	ldrb	r2, [r7, -r0, lsl #13]
   41458:	movwcc	r6, #14435	; 0x3863
   4145c:	bmi	18355e4 <strspn@plt+0x181cbdc>
   41460:	stmdami	r0!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
   41464:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   41468:			; <UNDEFINED> instruction: 0xf0054478
   4146c:	stmibvs	r0!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   41470:			; <UNDEFINED> instruction: 0xf00b2100
   41474:			; <UNDEFINED> instruction: 0xe7edf991
   41478:	pkhtbcs	r4, r0, fp, asr #16
   4147c:			; <UNDEFINED> instruction: 0xf0054478
   41480:			; <UNDEFINED> instruction: 0xe741ffb5
   41484:			; <UNDEFINED> instruction: 0x9c069a10
   41488:	vstrle	s4, [r2, #-0]
   4148c:	svclt	0x00284294
   41490:	movwcc	r1, #15012	; 0x3aa4
   41494:	stccs	0, cr13, [r0], {81}	; 0x51
   41498:	svcge	0x0059f43f
   4149c:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   414a0:			; <UNDEFINED> instruction: 0xffa4f005
   414a4:	ldmdbmi	r3, {r1, r4, r6, r9, fp, lr}^
   414a8:	ldrbtmi	r4, [sl], #-2131	; 0xfffff7ad
   414ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   414b0:			; <UNDEFINED> instruction: 0xff76f005
   414b4:			; <UNDEFINED> instruction: 0x3016f8bd
   414b8:	cmplt	fp, #114688	; 0x1c000
   414bc:	ldrtmi	r4, [r8], -sl, lsl #12
   414c0:	strls	r4, [r0], #-1561	; 0xfffff9e7
   414c4:			; <UNDEFINED> instruction: 0xf7e62301
   414c8:	smlald	pc, r0, r3, fp	; <UNPREDICTABLE>
   414cc:	strtmi	r4, [r1], -fp, asr #20
   414d0:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   414d4:			; <UNDEFINED> instruction: 0xff64f005
   414d8:			; <UNDEFINED> instruction: 0x3016f8bd
   414dc:	ldrdcs	lr, [r6, -sp]
   414e0:	andls	fp, r0, #-1073741786	; 0xc0000026
   414e4:			; <UNDEFINED> instruction: 0x460a4638
   414e8:	movwcs	r4, #5657	; 0x1619
   414ec:	blx	7f48e <strspn@plt+0x66a86>
   414f0:	bmi	113b0ac <strspn@plt+0x11226a4>
   414f4:	stmdami	r4, {r0, r1, r6, r8, fp, lr}^
   414f8:	movwls	r4, #1146	; 0x47a
   414fc:	movwcs	r4, #1145	; 0x479
   41500:	movwls	r4, #5240	; 0x1478
   41504:			; <UNDEFINED> instruction: 0xff4cf005
   41508:	tstcs	r0, #164, 14	; 0x2900000
   4150c:			; <UNDEFINED> instruction: 0xf00b4638
   41510:	ldrb	pc, [ip], fp, lsr #29	; <UNPREDICTABLE>
   41514:	tstcs	r0, #35651584	; 0x2200000
   41518:			; <UNDEFINED> instruction: 0xf00b4638
   4151c:	ldr	pc, [r6, -r5, lsr #29]
   41520:	ldmdbmi	fp!, {r1, r3, r4, r5, r9, fp, lr}
   41524:	ldrbtmi	r4, [sl], #-2107	; 0xfffff7c5
   41528:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4152c:			; <UNDEFINED> instruction: 0xff38f005
   41530:	tstcs	r0, r0, lsr #18
   41534:			; <UNDEFINED> instruction: 0xf930f00b
   41538:	ldmdami	r7!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
   4153c:			; <UNDEFINED> instruction: 0xe7af4478
   41540:	ldmda	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41544:			; <UNDEFINED> instruction: 0x00081ab2
   41548:	andeq	r0, r0, r8, asr #4
   4154c:	andeq	r1, r8, r4, lsr #21
   41550:	andeq	sp, r2, r4, ror #24
   41554:	andeq	r1, r1, sl, lsl #21
   41558:	andeq	sp, r2, lr, asr #24
   4155c:	andeq	r1, r3, r0, asr ip
   41560:	andeq	r1, r7, lr, ror r9
   41564:	andeq	sp, r2, sl, asr #24
   41568:	andeq	r5, r4, r2, lsr #17
   4156c:	andeq	r1, r1, r4, ror #19
   41570:	andeq	sp, r2, r6, lsr ip
   41574:	andeq	sp, r2, r0, lsr ip
   41578:	andeq	sp, r2, r4, lsl ip
   4157c:	andeq	sp, r2, lr, ror #28
   41580:	strdeq	sp, [r2], -sl
   41584:	strdeq	sp, [r2], -r2
   41588:	andeq	r9, r2, lr, lsl #18
   4158c:	ldrdeq	sp, [r2], -sl
   41590:	andeq	r0, r0, r8, lsr r2
   41594:	andeq	r1, r8, r4, asr r9
   41598:	andeq	r5, r4, r8, ror #14
   4159c:	andeq	r1, r1, r2, ror r8
   415a0:	andeq	sp, r2, r4, ror #22
   415a4:	andeq	r1, r1, lr, lsl #17
   415a8:	andeq	sp, r2, r4, lsr fp
   415ac:	andeq	r1, r1, r4, ror #17
   415b0:	andeq	sp, r2, ip, lsr #22
   415b4:	andeq	sp, r2, r2, lsr #22
   415b8:	andeq	sp, r2, r6, ror #21
   415bc:	strdeq	sp, [r2], -lr
   415c0:	strdeq	sp, [r2], -r4
   415c4:	andeq	sp, r2, r8, ror #26
   415c8:	ldrdeq	r1, [r1], -r2
   415cc:	andeq	r1, r1, r4, ror #27
   415d0:	andeq	sp, r2, ip, lsr #8
   415d4:	andeq	r1, r7, r4, asr #14
   415d8:			; <UNDEFINED> instruction: 0x0002dab2
   415dc:	andeq	sp, r2, r4, asr #20
   415e0:	andeq	r5, r4, lr, asr r6
   415e4:	andeq	r1, r1, r4, lsl r8
   415e8:	andeq	ip, r1, ip, lsl #18
   415ec:	andeq	r2, r1, r6, lsl #5
   415f0:	strdeq	sp, [r2], -r6
   415f4:	andeq	r1, r3, r0, lsr #19
   415f8:	andeq	r1, r1, lr, asr #15
   415fc:	andeq	sp, r2, lr, asr #19
   41600:			; <UNDEFINED> instruction: 0x0002d9b4
   41604:	andeq	r2, r1, r8, lsr #4
   41608:	andeq	r1, r1, ip, lsl #14
   4160c:	andeq	sp, r2, sl, ror r9
   41610:	muleq	r4, ip, r5
   41614:	andeq	r1, r1, r2, asr r7
   41618:	andeq	r5, r4, r8, lsl #11
   4161c:	svcmi	0x00f0e92d
   41620:			; <UNDEFINED> instruction: 0xf8df460e
   41624:	adclt	r1, pc, ip, lsl #8
   41628:	strcs	pc, [r8], #-2271	; 0xfffff721
   4162c:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   41630:			; <UNDEFINED> instruction: 0xf8df6803
   41634:	stmpl	sl, {r2, sl, ip, pc}
   41638:	streq	pc, [r4], #-19	; 0xffffffed
   4163c:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   41640:			; <UNDEFINED> instruction: 0xf04f922d
   41644:			; <UNDEFINED> instruction: 0xf0400200
   41648:	ldmmi	ip!, {r0, r1, r4, r5, r6, r7, pc}^
   4164c:			; <UNDEFINED> instruction: 0xf0054478
   41650:	stmdbge	r5, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   41654:	tstls	r1, r3, lsr #12
   41658:	orrscs	r1, ip, r2, lsr sp
   4165c:	tstls	r0, r8, lsr #12
   41660:			; <UNDEFINED> instruction: 0xf82ef00c
   41664:	stmdacs	r0, {r2, r9, sl, lr}
   41668:			; <UNDEFINED> instruction: 0x81bbf040
   4166c:	bicslt	pc, r0, #14614528	; 0xdf0000
   41670:	ldrbtmi	r4, [fp], #2804	; 0xaf4
   41674:	ldrbtmi	r4, [sl], #-2548	; 0xfffff60c
   41678:	ldrbtmi	r4, [r9], #-3828	; 0xfffff10c
   4167c:			; <UNDEFINED> instruction: 0xf0054658
   41680:	bmi	ffd410c4 <strspn@plt+0xffd286bc>
   41684:	bichi	pc, ip, #14614528	; 0xdf0000
   41688:	ldrbtmi	r4, [lr], #-1571	; 0xfffff9dd
   4168c:			; <UNDEFINED> instruction: 0x4621447a
   41690:	strvs	lr, [r0], #-2509	; 0xfffff633
   41694:	ldrbtmi	r9, [r8], #2053	; 0x805
   41698:			; <UNDEFINED> instruction: 0xf828f00f
   4169c:	ldrbmi	r4, [r8], -lr, ror #21
   416a0:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   416a4:			; <UNDEFINED> instruction: 0xf005360c
   416a8:	bmi	ffb8109c <strspn@plt+0xffb68694>
   416ac:	strtmi	r4, [r1], -r3, lsr #12
   416b0:			; <UNDEFINED> instruction: 0x9600447a
   416b4:			; <UNDEFINED> instruction: 0xf8df9806
   416b8:	strls	sl, [r1], #-936	; 0xfffffc58
   416bc:			; <UNDEFINED> instruction: 0xf816f00f
   416c0:	ldrbtmi	r9, [sl], #2823	; 0xb07
   416c4:	strbmi	r4, [r1], -r7, ror #21
   416c8:	movwls	r9, #1025	; 0x401
   416cc:			; <UNDEFINED> instruction: 0x4650447a
   416d0:	cdp2	0, 6, cr15, cr6, cr5, {0}
   416d4:	strbmi	r4, [r1], -r4, ror #21
   416d8:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   416dc:	cdp2	0, 6, cr15, cr0, cr5, {0}
   416e0:	bls	20a328 <strspn@plt+0x1f1920>
   416e4:	stmdbls	r8, {r3, r5, r9, sl, lr}
   416e8:	ldc2	0, cr15, [lr, #44]!	; 0x2c
   416ec:			; <UNDEFINED> instruction: 0x670ae9dd
   416f0:			; <UNDEFINED> instruction: 0x46414ade
   416f4:	ldrbtmi	r4, [sl], #-2270	; 0xfffff722
   416f8:	strvs	lr, [r0, -sp, asr #19]
   416fc:			; <UNDEFINED> instruction: 0xf0054478
   41700:	blls	381044 <strspn@plt+0x36863c>
   41704:			; <UNDEFINED> instruction: 0x46414adb
   41708:	strls	r4, [r1], #-1616	; 0xfffff9b0
   4170c:	movwls	r4, #1146	; 0x47a
   41710:	cdp2	0, 4, cr15, cr6, cr5, {0}
   41714:	bmi	ff668350 <strspn@plt+0xff64f948>
   41718:	ldrbmi	r4, [r0], -r1, asr #12
   4171c:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   41720:			; <UNDEFINED> instruction: 0xf0059300
   41724:	blls	401020 <strspn@plt+0x3e8618>
   41728:			; <UNDEFINED> instruction: 0x46414ad4
   4172c:	strls	r4, [r1], #-1616	; 0xfffff9b0
   41730:	movwls	r4, #1146	; 0x47a
   41734:	cdp2	0, 3, cr15, cr4, cr5, {0}
   41738:	bmi	ff4a837c <strspn@plt+0xff48f974>
   4173c:	ldrbmi	r4, [r0], -r1, asr #12
   41740:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   41744:			; <UNDEFINED> instruction: 0xf0059300
   41748:	blls	500ffc <strspn@plt+0x4e85f4>
   4174c:	strbmi	r4, [r1], -sp, asr #21
   41750:	strls	r4, [r1], #-1616	; 0xfffff9b0
   41754:	movwls	r4, #1146	; 0x47a
   41758:	cdp2	0, 2, cr15, cr2, cr5, {0}
   4175c:	bmi	ff2e83b0 <strspn@plt+0xff2cf9a8>
   41760:	ldrbmi	r4, [r0], -r1, asr #12
   41764:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   41768:			; <UNDEFINED> instruction: 0xf0059300
   4176c:	blls	580fd8 <strspn@plt+0x5685d0>
   41770:	strbmi	r4, [r1], -r6, asr #21
   41774:	strls	r4, [r1], #-1616	; 0xfffff9b0
   41778:	movwls	r4, #1146	; 0x47a
   4177c:	cdp2	0, 1, cr15, cr0, cr5, {0}
   41780:	bmi	ff1283dc <strspn@plt+0xff10f9d4>
   41784:			; <UNDEFINED> instruction: 0x46414650
   41788:	movwls	r9, #1025	; 0x401
   4178c:			; <UNDEFINED> instruction: 0xf005447a
   41790:	bmi	ff080fb4 <strspn@plt+0xff0685ac>
   41794:	ldrbmi	r4, [r8], -r1, asr #12
   41798:			; <UNDEFINED> instruction: 0xf005447a
   4179c:	blls	500fa8 <strspn@plt+0x4e85a0>
   417a0:	bls	527c00 <strspn@plt+0x50f1f8>
   417a4:			; <UNDEFINED> instruction: 0xf0402b00
   417a8:	tstcs	r0, #20, 2
   417ac:			; <UNDEFINED> instruction: 0xf00b4628
   417b0:			; <UNDEFINED> instruction: 0xf8dffd5b
   417b4:	strcs	r8, [r0], -r4, ror #5
   417b8:	ldrbtmi	r9, [r8], #2842	; 0xb1a
   417bc:	ldmmi	r8!, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
   417c0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   417c4:			; <UNDEFINED> instruction: 0x46414478
   417c8:			; <UNDEFINED> instruction: 0xf0059601
   417cc:	bmi	fedc0f78 <strspn@plt+0xfeda8570>
   417d0:			; <UNDEFINED> instruction: 0x464148b5
   417d4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   417d8:	stc2l	0, cr15, [r2, #20]!
   417dc:			; <UNDEFINED> instruction: 0x46334ab3
   417e0:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   417e4:	andscc	r9, r8, #1048576	; 0x100000
   417e8:	bmi	feca5ff0 <strspn@plt+0xfec8d5e8>
   417ec:	ldrbtmi	r9, [sl], #-2075	; 0xfffff7e5
   417f0:	cdp2	0, 0, cr15, cr14, cr15, {0}
   417f4:			; <UNDEFINED> instruction: 0x671ce9dd
   417f8:	strbmi	r4, [r1], -lr, lsr #21
   417fc:	ldrbtmi	r4, [sl], #-2222	; 0xfffff752
   41800:	strvs	lr, [r0, -sp, asr #19]
   41804:			; <UNDEFINED> instruction: 0xf0054478
   41808:	adccs	pc, r0, fp, asr #27
   4180c:	svc	0x0078f7d6
   41810:	movtlt	r4, #34310	; 0x8606
   41814:	adccs	sl, r0, #4, 18	; 0x10000
   41818:	mrc	7, 4, APSR_nzcv, cr10, cr6, {6}
   4181c:	subscs	r4, r1, #171008	; 0x29c00
   41820:	eorsvs	r4, r2, r8, lsr #12
   41824:			; <UNDEFINED> instruction: 0xf8594631
   41828:			; <UNDEFINED> instruction: 0xf0062003
   4182c:	ands	pc, fp, sp, lsl #27
   41830:	stc2	0, cr15, [r8, #24]
   41834:	ldrtmi	sl, [r1], -r4, lsl #22
   41838:	strmi	r2, [r4], -r0, lsr #5
   4183c:			; <UNDEFINED> instruction: 0xf0094628
   41840:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   41844:	sbcshi	pc, r9, r0, asr #5
   41848:	blls	15b8d8 <strspn@plt+0x142ed0>
   4184c:	mulsle	r8, r3, r2
   41850:	ldmibmi	ip, {r0, r1, r3, r4, r7, r9, fp, lr}
   41854:	ldrbtmi	r4, [sl], #-2204	; 0xfffff764
   41858:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   4185c:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   41860:			; <UNDEFINED> instruction: 0xf0059301
   41864:	strcs	pc, [r0], #3485	; 0xd9d
   41868:	blmi	1cd42d0 <strspn@plt+0x1cbb8c8>
   4186c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41870:	blls	b9b8e0 <strspn@plt+0xb82ed8>
   41874:			; <UNDEFINED> instruction: 0xf040405a
   41878:			; <UNDEFINED> instruction: 0x462080d9
   4187c:	pop	{r0, r1, r2, r3, r5, ip, sp, pc}
   41880:	ldmibmi	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41884:	blls	98a08c <strspn@plt+0x971684>
   41888:	ldmmi	r2, {r0, r3, r4, r5, r6, sl, lr}
   4188c:	smlabtcs	r1, sp, r9, lr
   41890:	ldrbtmi	r4, [r8], #-2705	; 0xfffff56f
   41894:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   41898:	stc2	0, cr15, [r2, #20]
   4189c:	ldmmi	r0, {r0, r1, r2, r3, r7, r9, fp, lr}
   418a0:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   418a4:			; <UNDEFINED> instruction: 0xf0054478
   418a8:	tstcs	r0, #7872	; 0x1ec0	; <UNPREDICTABLE>
   418ac:	strtmi	r9, [r8], -r5, lsr #20
   418b0:			; <UNDEFINED> instruction: 0xf00b9910
   418b4:	blls	a00c20 <strspn@plt+0x9e8218>
   418b8:	blcs	68914 <strspn@plt+0x4ff0c>
   418bc:	addsmi	sp, ip, #2, 26	; 0x80
   418c0:	bne	ff971568 <strspn@plt+0xff958b60>
   418c4:	stmibmi	r8, {r0, r1, r2, r7, r9, fp, lr}
   418c8:	ldrbtmi	r4, [sl], #-2184	; 0xfffff778
   418cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   418d0:	stc2l	0, cr15, [r6, #-20]!	; 0xffffffec
   418d4:	ldmdbls	r8, {r2, r4, r8, r9, fp, ip, pc}
   418d8:			; <UNDEFINED> instruction: 0xf0002b00
   418dc:	strmi	r8, [sl], -r8, lsl #1
   418e0:	ldrmi	r4, [r9], -r8, lsr #12
   418e4:	movwcs	r9, #5120	; 0x1400
   418e8:			; <UNDEFINED> instruction: 0xf902f7e6
   418ec:	strcs	r4, [r0, #-3200]	; 0xfffff380
   418f0:	andhi	pc, r0, #14614528	; 0xdf0000
   418f4:	ldrbtmi	r9, [ip], #-2847	; 0xfffff4e1
   418f8:	bmi	2012ce0 <strspn@plt+0x1ffa2d8>
   418fc:	strls	r4, [r1, #-1569]	; 0xfffff9df
   41900:	movwls	r4, #1600	; 0x640
   41904:	svcmi	0x007d447a
   41908:	stc2l	0, cr15, [sl, #-20]	; 0xffffffec
   4190c:	bmi	1f68594 <strspn@plt+0x1f4fb8c>
   41910:	strbmi	r4, [r0], -r1, lsr #12
   41914:	movwls	r9, #1281	; 0x501
   41918:			; <UNDEFINED> instruction: 0xf005447a
   4191c:	blls	8c0e28 <strspn@plt+0x8a8420>
   41920:			; <UNDEFINED> instruction: 0x46214a78
   41924:	strls	r4, [r1, #-1600]	; 0xfffff9c0
   41928:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   4192c:	ldc2	0, cr15, [r8, #-20]!	; 0xffffffec
   41930:	ldrbtmi	r9, [pc], #-2850	; 41938 <strspn@plt+0x28f30>
   41934:			; <UNDEFINED> instruction: 0x46214a74
   41938:	movwls	r9, #1281	; 0x501
   4193c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   41940:	stc2	0, cr15, [lr, #-20]!	; 0xffffffec
   41944:	ldmdami	r2!, {r0, r4, r5, r6, r9, fp, lr}^
   41948:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   4194c:			; <UNDEFINED> instruction: 0xf0054478
   41950:	ldmdami	r0!, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
   41954:	strtmi	r9, [fp], -r1, lsl #10
   41958:	strtmi	r4, [r9], -pc, ror #20
   4195c:	andvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   41960:	stmdals	r3!, {r1, r3, r4, r5, r6, sl, lr}
   41964:			; <UNDEFINED> instruction: 0xf00f9600
   41968:	blls	980ebc <strspn@plt+0x9684b4>
   4196c:	strtmi	r4, [r1], -fp, ror #20
   41970:	strls	r4, [r1, #-1592]	; 0xfffff9c8
   41974:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   41978:	ldc2	0, cr15, [r2, #-20]	; 0xffffffec
   4197c:	bmi	1a68618 <strspn@plt+0x1a4fc10>
   41980:			; <UNDEFINED> instruction: 0x46214638
   41984:	movwls	r9, #1281	; 0x501
   41988:	cfstrdmi	mvd4, [r6, #-488]!	; 0xfffffe18
   4198c:	stc2	0, cr15, [r8, #-20]	; 0xffffffec
   41990:	strtmi	r9, [r1], -r6, lsr #28
   41994:	bmi	1952b90 <strspn@plt+0x193a188>
   41998:	ldrbne	r9, [r7, r2, lsl #10]!
   4199c:	stmib	sp, {r3, r5, r9, sl, lr}^
   419a0:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
   419a4:	ldc2l	0, cr15, [ip], #20
   419a8:	bmi	186924c <strspn@plt+0x1850844>
   419ac:	stmdals	r2, {r0, r5, r9, sl, lr}
   419b0:	ldrbtmi	r1, [sl], #-2039	; 0xfffff809
   419b4:	strvs	lr, [r0, -sp, asr #19]
   419b8:	ldc2l	0, cr15, [r2], #20
   419bc:			; <UNDEFINED> instruction: 0x6728e9dd
   419c0:			; <UNDEFINED> instruction: 0x46214a5b
   419c4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   419c8:	strvs	lr, [r0, -sp, asr #19]
   419cc:	stc2l	0, cr15, [r8], #20
   419d0:	andls	lr, r0, #19136512	; 0x1240000
   419d4:	strmi	r4, [sl], -r8, lsr #12
   419d8:	movwcs	r4, #5657	; 0x1619
   419dc:			; <UNDEFINED> instruction: 0xf888f7e6
   419e0:	ldmdami	r4, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
   419e4:	ldrbtmi	r2, [r8], #-1152	; 0xfffffb80
   419e8:	stc2	0, cr15, [r0, #-20]	; 0xffffffec
   419ec:			; <UNDEFINED> instruction: 0x4622e73c
   419f0:	tstcs	r0, #40, 12	; 0x2800000
   419f4:	ldc2	0, cr15, [r8], #-44	; 0xffffffd4
   419f8:	ldmib	r4, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   419fc:	stmdbmi	lr, {r2, r3, r8, r9, sl, sp, lr}^
   41a00:	bmi	1413b40 <strspn@plt+0x13fb138>
   41a04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   41a08:	strvs	lr, [r0, -sp, asr #19]
   41a0c:	tstls	r3, sl, ror r4
   41a10:			; <UNDEFINED> instruction: 0xf0059002
   41a14:	ldmib	r4, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}^
   41a18:	bmi	12d2e70 <strspn@plt+0x12ba468>
   41a1c:	ldrdeq	lr, [r2, -sp]
   41a20:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   41a24:			; <UNDEFINED> instruction: 0xf0054500
   41a28:			; <UNDEFINED> instruction: 0xe71cfcbb
   41a2c:	stcl	7, cr15, [r0, #856]	; 0x358
   41a30:	andeq	r1, r8, r2, lsr r6
   41a34:	andeq	r0, r0, r8, asr #4
   41a38:	andeq	r1, r8, r4, lsr #12
   41a3c:	andeq	sp, r2, r0, asr #19
   41a40:	andeq	r1, r1, sl, lsl #12
   41a44:	andeq	ip, r2, r2, lsl #16
   41a48:	ldrdeq	r1, [r3], -r2
   41a4c:	strdeq	r1, [r7], -r2
   41a50:	muleq	r2, r0, r9
   41a54:	andeq	r5, r4, lr, lsr #8
   41a58:	andeq	sp, r2, lr, lsl #19
   41a5c:	andeq	sp, r2, ip, lsl #19
   41a60:	andeq	r1, r1, sl, asr #10
   41a64:	andeq	sp, r2, r8, lsl #19
   41a68:	andeq	sp, r2, r6, lsl #19
   41a6c:	andeq	sp, r2, r2, ror r9
   41a70:	ldrdeq	r1, [r1], -r8
   41a74:	andeq	sp, r2, r8, ror #18
   41a78:	andeq	sp, r2, r6, ror #18
   41a7c:	andeq	sp, r2, r8, ror #18
   41a80:	andeq	sp, r2, r6, ror #18
   41a84:	andeq	sp, r2, r8, ror #18
   41a88:	andeq	sp, r2, sl, ror #18
   41a8c:	andeq	sp, r2, r8, ror #18
   41a90:	andeq	sp, r2, r4, ror #18
   41a94:	andeq	sp, r2, r8, ror #18
   41a98:	andeq	r5, r4, sl, lsl #6
   41a9c:	andeq	sp, r2, sl, asr #13
   41aa0:	andeq	r1, r1, r8, asr #8
   41aa4:	andeq	r9, r2, r0, ror #7
   41aa8:	andeq	r1, r1, r6, lsr #9
   41aac:	muleq	r7, sl, r4
   41ab0:	andeq	sp, r2, lr, lsl r9
   41ab4:	andeq	sp, r2, lr, lsl r9
   41ab8:	ldrdeq	r1, [r1], -r0
   41abc:	andeq	r0, r0, r8, lsr r2
   41ac0:	andeq	sp, r2, r6, ror #17
   41ac4:	andeq	r1, r1, sl, asr #29
   41ac8:	andeq	r1, r1, lr, lsr #7
   41acc:	strdeq	r1, [r8], -r4
   41ad0:	andeq	r5, r4, ip, lsr r2
   41ad4:	andeq	r1, r1, sl, ror r3
   41ad8:	andeq	sp, r2, r6, lsl r8
   41adc:	andeq	sp, r2, r2, lsl #17
   41ae0:	ldrdeq	r1, [r1], -r8
   41ae4:	andeq	sp, r2, r6, ror #16
   41ae8:	strdeq	r5, [r4], -r8
   41aec:	andeq	r1, r1, lr, lsr #7
   41af0:	andeq	r5, r4, lr, asr #3
   41af4:	ldrdeq	r1, [r1], -ip
   41af8:	andeq	sp, r2, ip, ror #11
   41afc:	ldrdeq	r1, [r1], -sl
   41b00:	andeq	sp, r2, ip, lsr #16
   41b04:	andeq	sp, r2, lr, lsr #16
   41b08:	andeq	sp, r2, sl, lsr #16
   41b0c:	andeq	ip, r2, r6, lsl pc
   41b10:	andeq	r1, r1, r0, lsr r3
   41b14:	andeq	r0, r0, r0, asr #4
   41b18:	andeq	sp, r2, r0, lsr #11
   41b1c:	muleq	r1, r6, r8
   41b20:	andeq	sp, r2, r4, lsr #14
   41b24:	andeq	r1, r1, r0, asr r2
   41b28:	ldrdeq	sp, [r2], -r2
   41b2c:	andeq	sp, r2, lr, asr #15
   41b30:	andeq	sp, r2, r6, asr #15
   41b34:	andeq	ip, r1, r2, lsr #7
   41b38:	andeq	r5, r4, r0, asr #1
   41b3c:	andeq	r1, r1, lr, asr #3
   41b40:	andeq	sp, r2, r8, lsl r7
   41b44:	andeq	sp, r2, r0, lsl r7
   41b48:	addlt	fp, r2, r0, lsl r5
   41b4c:	strmi	r6, [r4], -r1, asr #18
   41b50:	blx	f7db84 <strspn@plt+0xf6517c>
   41b54:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   41b58:	mcrr2	0, 0, pc, r8, cr5	; <UNPREDICTABLE>
   41b5c:	movwcs	r4, #2567	; 0xa07
   41b60:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   41b64:	movwcs	lr, #2509	; 0x9cd
   41b68:	ldrmi	r4, [r9], -r5, lsl #20
   41b6c:			; <UNDEFINED> instruction: 0xf00e447a
   41b70:	strhcs	pc, [r0], #-221	; 0xffffff23	; <UNPREDICTABLE>
   41b74:	ldclt	0, cr11, [r0, #-8]
   41b78:	andeq	r4, r4, lr, ror #30
   41b7c:	andeq	r1, r7, r2, lsr #3
   41b80:	andeq	sp, r2, r4, asr #13
   41b84:	addlt	fp, r6, r0, lsl r5
   41b88:			; <UNDEFINED> instruction: 0x460a4c1c
   41b8c:	tstls	r0, ip, lsl #2
   41b90:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
   41b94:	movwls	sl, #6914	; 0x1b02
   41b98:	stmdapl	r1!, {r8, r9, sp}^
   41b9c:	tstls	r5, r9, lsl #16
   41ba0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   41ba4:	stc2	0, cr15, [ip, #44]	; 0x2c
   41ba8:	strmi	fp, [r4], -r0, ror #19
   41bac:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   41bb0:	ldc2	0, cr15, [ip], {5}
   41bb4:	stmdals	r2, {r0, r5, r9, sl, lr}
   41bb8:	stc2l	0, cr15, [lr, #40]!	; 0x28
   41bbc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   41bc0:	ldc2	0, cr15, [r4], {5}
   41bc4:	bmi	4d3c10 <strspn@plt+0x4bb208>
   41bc8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   41bcc:	andls	r4, r0, r3, lsr #12
   41bd0:	stmdals	r3, {r1, r3, r4, r5, r6, sl, lr}
   41bd4:			; <UNDEFINED> instruction: 0xf00f9401
   41bd8:	stmdami	lr, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
   41bdc:	ldrbtmi	r9, [r8], #-2308	; 0xfffff6fc
   41be0:	blx	ff7fdbfe <strspn@plt+0xff7e51f6>
   41be4:	blmi	1d441c <strspn@plt+0x1bba14>
   41be8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41bec:	blls	19bc5c <strspn@plt+0x183254>
   41bf0:	qaddle	r4, sl, r1
   41bf4:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   41bf8:	ldcl	7, cr15, [sl], {214}	; 0xd6
   41bfc:	andeq	r1, r8, lr, asr #1
   41c00:	andeq	r0, r0, r8, asr #4
   41c04:	andeq	sp, r2, sl, lsr #13
   41c08:	andeq	sp, r2, r2, lsr #13
   41c0c:	andeq	r1, r7, sl, ror r1
   41c10:	strdeq	r2, [r1], -r4
   41c14:	andeq	sp, r2, lr, lsl #13
   41c18:	andeq	r1, r8, r8, ror r0
   41c1c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   41c20:	strle	r0, [r8], #-1874	; 0xfffff8ae
   41c24:			; <UNDEFINED> instruction: 0xf7ff6941
   41c28:	stmdami	r5, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   41c2c:			; <UNDEFINED> instruction: 0xf0054478
   41c30:	ldrdcs	pc, [r0], -sp
   41c34:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   41c38:			; <UNDEFINED> instruction: 0xffa4f7ff
   41c3c:	stclt	0, cr2, [r8, #-0]
   41c40:	muleq	r4, r8, lr
   41c44:	strdlt	fp, [r5], r0
   41c48:			; <UNDEFINED> instruction: 0xf8dfac0a
   41c4c:	ldrmi	ip, [r6], -r4, rrx
   41c50:			; <UNDEFINED> instruction: 0xf8544a18
   41c54:	ldrbtmi	r5, [ip], #2820	; 0xb04
   41c58:			; <UNDEFINED> instruction: 0xf04f461f
   41c5c:	strls	r3, [r1], #-1023	; 0xfffffc01
   41c60:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   41c64:	andls	r6, r3, #1179648	; 0x120000
   41c68:	andeq	pc, r0, #79	; 0x4f
   41c6c:	andcs	r9, r1, #0, 10
   41c70:	strls	r4, [r2], #-1549	; 0xfffff9f3
   41c74:	stcl	7, cr15, [r6], #-856	; 0xfffffca8
   41c78:	svclt	0x003442a8
   41c7c:	movwcs	r2, #4864	; 0x1300
   41c80:	bicsvc	lr, r0, #339968	; 0x53000
   41c84:	bmi	3760b0 <strspn@plt+0x35d6a8>
   41c88:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   41c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41c90:	subsmi	r9, sl, r3, lsl #22
   41c94:	andlt	sp, r5, r9, lsl #2
   41c98:			; <UNDEFINED> instruction: 0x4602bdf0
   41c9c:	strtmi	r4, [fp], -r7, lsl #16
   41ca0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   41ca4:			; <UNDEFINED> instruction: 0xf7e19700
   41ca8:	pld	[r6, fp, lsl sp]
   41cac:	svclt	0x0000ec82
   41cb0:	andeq	r1, r8, sl
   41cb4:	andeq	r0, r0, r8, asr #4
   41cb8:	ldrdeq	r0, [r8], -r6
   41cbc:	andeq	r1, r1, r2, ror r1
   41cc0:			; <UNDEFINED> instruction: 0x4604b510
   41cc4:	strtmi	r4, [r2], -sl, lsl #16
   41cc8:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   41ccc:	stc2	0, cr15, [r2], #-56	; 0xffffffc8
   41cd0:	teqlt	r0, r2, lsl #12
   41cd4:	strtmi	r2, [r0], -r0, lsl #6
   41cd8:	pop	{r0, r3, r4, r9, sl, lr}
   41cdc:			; <UNDEFINED> instruction: 0xf00f4010
   41ce0:			; <UNDEFINED> instruction: 0x4620be3b
   41ce4:	pop	{r0, r4, r9, sl, lr}
   41ce8:			; <UNDEFINED> instruction: 0xf00a4010
   41cec:	svclt	0x0000bd55
   41cf0:	strheq	r1, [r7], -sl
   41cf4:	stmdacs	r0, {r1, r4, r8, r9, fp, lr}
   41cf8:	cfstrsle	mvf4, [r7, #-492]	; 0xfffffe14
   41cfc:	ldmpl	sl, {r0, r4, r9, fp, lr}
   41d00:	addmi	r6, r2, #1179648	; 0x120000
   41d04:	stmdacc	r0!, {r2, fp, ip, lr, pc}
   41d08:	stmdble	r6, {r5, fp, sp}
   41d0c:	ldrbmi	r2, [r0, -r0]!
   41d10:	ldmpl	fp, {r0, r2, r3, r9, fp, lr}
   41d14:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   41d18:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   41d1c:	stcmi	0, cr11, [fp], {130}	; 0x82
   41d20:	bmi	30a17c <strspn@plt+0x2f1774>
   41d24:	blmi	312f1c <strspn@plt+0x2fa514>
   41d28:	andls	r4, r0, #2046820352	; 0x7a000000
   41d2c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   41d30:	strtmi	r9, [r0], -r1
   41d34:			; <UNDEFINED> instruction: 0xf7ff447a
   41d38:	strtmi	pc, [r0], -r5, lsl #31
   41d3c:	ldclt	0, cr11, [r0, #-8]
   41d40:	andeq	r0, r8, r8, ror #30
   41d44:	andeq	r0, r0, r0, lsr #4
   41d48:	andeq	r0, r0, r0, asr #5
   41d4c:	andeq	r2, sl, ip, lsl ip
   41d50:	muleq	r2, r4, r5
   41d54:	andeq	sp, r2, r6, ror r5
   41d58:	andeq	sp, r2, r8, asr r7
   41d5c:	addlt	fp, r3, r0, lsr r5
   41d60:			; <UNDEFINED> instruction: 0xf7ff4605
   41d64:	smlabtlt	r8, r7, pc, pc	; <UNPREDICTABLE>
   41d68:	ldclt	0, cr11, [r0, #-12]!
   41d6c:	tstcs	lr, r9, lsl #24
   41d70:	bmi	2d499c <strspn@plt+0x2bbf94>
   41d74:	ldrcc	r4, [r8], #-1148	; 0xfffffb84
   41d78:	movwls	r4, #1147	; 0x47b
   41d7c:	blmi	252f6c <strspn@plt+0x23a564>
   41d80:	strtmi	r3, [r0], -r8, lsl #4
   41d84:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
   41d88:			; <UNDEFINED> instruction: 0xff5cf7ff
   41d8c:	andlt	r4, r3, r0, lsr #12
   41d90:	svclt	0x0000bd30
   41d94:	andeq	r2, sl, ip, asr #23
   41d98:	andeq	r9, r1, r4, ror #24
   41d9c:	andeq	sp, r2, r0, lsl r7
   41da0:	andeq	sp, r2, r2, asr #10
   41da4:	push	{r0, r1, r2, r7, r8, r9, fp, lr}
   41da8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   41dac:	blhi	fd268 <strspn@plt+0xe4860>
   41db0:	stcmi	6, cr4, [r5], {14}
   41db4:			; <UNDEFINED> instruction: 0xf1034601
   41db8:	blmi	fe141e60 <strspn@plt+0xfe129458>
   41dbc:			; <UNDEFINED> instruction: 0x4615447c
   41dc0:	vst4.32	{d27-d30}, [pc], r9
   41dc4:	stmiapl	r3!, {r3, r5, r6, r7, r9, ip, sp, lr}^
   41dc8:	ldmdavs	fp, {r0, r7, r8, r9, sl, fp, lr}
   41dcc:			; <UNDEFINED> instruction: 0xf04f9307
   41dd0:			; <UNDEFINED> instruction: 0xf7d60300
   41dd4:	stccs	12, cr14, [r7, #-384]	; 0xfffffe80
   41dd8:			; <UNDEFINED> instruction: 0x4604447f
   41ddc:	strcc	sp, [r3, #-2077]	; 0xfffff7e3
   41de0:			; <UNDEFINED> instruction: 0xf00008ad
   41de4:	b	14220bc <strspn@plt+0x14096b4>
   41de8:			; <UNDEFINED> instruction: 0xf64a1a85
   41dec:	ldrtmi	r2, [r1], fp, lsr #7
   41df0:			; <UNDEFINED> instruction: 0x23aaf6ca
   41df4:	bleq	17ff60 <strspn@plt+0x167558>
   41df8:	stmdane	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   41dfc:	bcc	300c90 <strspn@plt+0x2e8288>
   41e00:	ldc2l	0, cr15, [ip, #64]	; 0x40
   41e04:	b	140d210 <strspn@plt+0x13f4808>
   41e08:	pkhtbmi	r0, r3, sl, asr #20
   41e0c:	ldrbmi	sp, [r0, #-271]	; 0xfffffef1
   41e10:	ldmdavs	r3!, {r2, r4, r8, r9, ip, lr, pc}
   41e14:	movwls	r4, #21467	; 0x53db
   41e18:	ssatmi	lr, #18, r4, lsl #1
   41e1c:	beq	afdf60 <strspn@plt+0xae5558>
   41e20:	bleq	17ff8c <strspn@plt+0x167584>
   41e24:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   41e28:	stc2l	0, cr15, [r8, #64]	; 0x40
   41e2c:			; <UNDEFINED> instruction: 0xf8d94683
   41e30:			; <UNDEFINED> instruction: 0xf0100000
   41e34:	ldrbmi	pc, [r8], #-3523	; 0xfffff23d	; <UNPREDICTABLE>
   41e38:	ldmdble	sp!, {r1, r7, r8, sl, lr}^
   41e3c:	strcs	r4, [r0, #-2917]	; 0xfffff49b
   41e40:			; <UNDEFINED> instruction: 0x9194f8df
   41e44:	bleq	173df88 <strspn@plt+0x1725580>
   41e48:	movwls	r4, #9339	; 0x247b
   41e4c:	beq	a7e260 <strspn@plt+0xa65858>
   41e50:	ldrbtmi	r4, [r9], #2914	; 0xb62
   41e54:			; <UNDEFINED> instruction: 0xf109447b
   41e58:			; <UNDEFINED> instruction: 0xee080918
   41e5c:	blmi	18506a4 <strspn@plt+0x1837c9c>
   41e60:	movwls	r4, #13435	; 0x347b
   41e64:	ldmdbmi	pc, {r2, r3, r4, sp, lr, pc}^	; <UNPREDICTABLE>
   41e68:			; <UNDEFINED> instruction: 0xf5014479
   41e6c:	strdcc	r7, [r8, -ip]!
   41e70:	vqsub.s8	d4, d16, d12
   41e74:	addmi	r8, ip, #149	; 0x95
   41e78:	addhi	pc, r6, r0, asr #1
   41e7c:	bne	1894bec <strspn@plt+0x187c1e4>
   41e80:			; <UNDEFINED> instruction: 0xf5c14a5a
   41e84:	ldrbtmi	r7, [fp], #-488	; 0xfffffe18
   41e88:	blmi	16a6a90 <strspn@plt+0x168e088>
   41e8c:	andls	r4, r1, sl, ror r4
   41e90:			; <UNDEFINED> instruction: 0x46203218
   41e94:			; <UNDEFINED> instruction: 0xf7ff447b
   41e98:	strmi	pc, [r4], #-3797	; 0xfffff12b
   41e9c:	bleq	87dfe0 <strspn@plt+0x8655d8>
   41ea0:	strtmi	r4, [r9], -r2, asr #12
   41ea4:			; <UNDEFINED> instruction: 0xf00a4630
   41ea8:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   41eac:	bmi	14b8b5c <strspn@plt+0x14a0154>
   41eb0:			; <UNDEFINED> instruction: 0xf8041c45
   41eb4:	ldmpl	fp!, {r0, r8, r9, fp, ip, sp, pc}
   41eb8:	addsmi	r6, sp, #1769472	; 0x1b0000
   41ebc:	ldmdacc	pc, {r3, r4, r8, r9, ip, lr, pc}	; <UNPREDICTABLE>
   41ec0:	ldmible	r0, {r5, fp, sp}^
   41ec4:			; <UNDEFINED> instruction: 0xf5039b02
   41ec8:	addsmi	r7, ip, #252, 6	; 0xf0000003
   41ecc:	ldrbmi	sp, [r4, #-2125]	; 0xfffff7b3
   41ed0:	blls	136bd4 <strspn@plt+0x11e1cc>
   41ed4:	smlatbeq	sl, r4, fp, lr
   41ed8:			; <UNDEFINED> instruction: 0xf5c14620
   41edc:	strbmi	r7, [sl], -r8, ror #3
   41ee0:	movwls	r9, #1281	; 0x501
   41ee4:	bcc	47d74c <strspn@plt+0x464d44>
   41ee8:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   41eec:	ldrb	r4, [r5, r4, lsl #8]
   41ef0:	strtmi	r4, [r0], -r1, asr #22
   41ef4:			; <UNDEFINED> instruction: 0xf85358fb
   41ef8:	tstcc	r3, r5, lsr #32
   41efc:	bl	107fe5c <strspn@plt+0x1067454>
   41f00:	strb	r4, [fp, r4, lsl #12]
   41f04:	svceq	0x005bf1bb
   41f08:	subseq	pc, sp, #79	; 0x4f
   41f0c:			; <UNDEFINED> instruction: 0xf804bf08
   41f10:	movwcs	fp, #2817	; 0xb01
   41f14:	bmi	e9dfa4 <strspn@plt+0xe8559c>
   41f18:	blmi	b5e0ac <strspn@plt+0xb456a4>
   41f1c:	ldmdami	r8!, {r1, r3, r4, r5, r6, sl, lr}
   41f20:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   41f24:	ldmdavs	sl, {r3, r5, ip, sp}
   41f28:	subsmi	r9, sl, r7, lsl #22
   41f2c:	andlt	sp, r9, r7, asr #2
   41f30:	blhi	fd22c <strspn@plt+0xe4824>
   41f34:	svchi	0x00f0e8bd
   41f38:	movwcs	lr, #2518	; 0x9d6
   41f3c:	bicsmi	r4, fp, #1207959555	; 0x48000003
   41f40:	movwls	r9, #25093	; 0x6205
   41f44:	mcrge	3, 0, r2, cr5, cr14, {3}
   41f48:	blcc	bff60 <strspn@plt+0xa7558>
   41f4c:			; <UNDEFINED> instruction: 0x46a8e776
   41f50:	stmdbmi	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   41f54:	stcmi	6, cr4, [ip, #-332]!	; 0xfffffeb4
   41f58:	stmdami	ip!, {r1, r5, r9, sl, lr}
   41f5c:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   41f60:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
   41f64:			; <UNDEFINED> instruction: 0xf7e19500
   41f68:	stmdami	r9!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   41f6c:	stmdbmi	r9!, {r1, r5, r9, sl, lr}
   41f70:	strbtvc	pc, [r8], #1103	; 0x44f	; <UNPREDICTABLE>
   41f74:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   41f78:	stmdami	r7!, {lr}
   41f7c:	tstcc	r8, r9, ror r4
   41f80:	ldrbtmi	r4, [r8], #-1619	; 0xfffff9ad
   41f84:	blx	feb7ff12 <strspn@plt+0xfeb6750a>
   41f88:	stmdbmi	r4!, {r0, r1, r3, r9, sl, lr}
   41f8c:	strtmi	r4, [r2], -r4, lsr #26
   41f90:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
   41f94:	tstcc	r8, sp, ror r4
   41f98:	strls	r4, [r0, #-1144]	; 0xfffffb88
   41f9c:	blx	fe87ff2a <strspn@plt+0xfe867522>
   41fa0:	strmi	r4, [fp], -r1, lsr #16
   41fa4:	strtmi	r4, [r2], -r1, lsr #18
   41fa8:	vst3.16	{d20-d22}, [pc :256], r8
   41fac:	stmib	sp, {r3, r5, r6, r7, sl, ip, sp, lr}^
   41fb0:	ldrbtmi	r4, [r9], #-0
   41fb4:	tstcc	r8, lr, lsl r8
   41fb8:			; <UNDEFINED> instruction: 0xf7e14478
   41fbc:	pld	[r6, r1	; <illegal shifter operand>]
   41fc0:	svclt	0x0000eaf8
   41fc4:	muleq	sl, r6, fp
   41fc8:	andeq	r0, r8, r4, lsr #29
   41fcc:	andeq	r0, r0, r8, asr #4
   41fd0:	andeq	r0, r8, r8, lsl #29
   41fd4:	strdeq	r2, [sl], -r8
   41fd8:	andeq	sp, r2, sl, lsr r6
   41fdc:	strdeq	sp, [r2], -r8
   41fe0:	andeq	r1, r3, r0, lsr r6
   41fe4:	ldrdeq	r2, [sl], -r8
   41fe8:	muleq	r2, lr, r4
   41fec:	andeq	sp, r2, r0, lsl #12
   41ff0:	andeq	sp, r2, r4, ror r4
   41ff4:	andeq	r0, r0, r0, lsr #4
   41ff8:	andeq	r0, r0, r0, asr #5
   41ffc:	andeq	r0, r8, r4, asr #26
   42000:	andeq	r2, sl, lr, lsl sl
   42004:	andeq	sp, r2, r0, lsr r5
   42008:	andeq	sp, r2, lr, asr #7
   4200c:	andeq	r0, r1, lr, lsr #31
   42010:			; <UNDEFINED> instruction: 0x0002d3b8
   42014:	andeq	sp, r2, r0, lsl r5
   42018:	andeq	r0, r1, sl, lsl pc
   4201c:	strdeq	sp, [r2], -sl
   42020:	andeq	sp, r2, r0, asr #6
   42024:	andeq	r0, r1, r8, ror pc
   42028:	andeq	sp, r2, ip, lsr #6
   4202c:	ldrdeq	sp, [r2], -sl
   42030:	andeq	r0, r1, r4, ror #29
   42034:	ldrlt	r2, [r0, #-2568]!	; 0xfffff5f8
   42038:	ldcmi	6, cr4, [sl, #-80]	; 0xffffffb0
   4203c:	andcs	fp, r0, #148, 30	; 0x250
   42040:	addsmi	r2, ip, #268435456	; 0x10000000
   42044:	ldrmi	fp, [r3], -ip, lsr #30
   42048:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   4204c:	ldmdbmi	r6, {r1, r3, r9, sl, lr}
   42050:	addlt	r4, r7, sp, ror r4
   42054:	stmdavs	r9, {r0, r3, r5, r6, fp, ip, lr}
   42058:			; <UNDEFINED> instruction: 0xf04f9105
   4205c:	ldmiblt	r3, {r8}^
   42060:	stmib	sp, {r0, r1, r8, sl, fp, sp, pc}^
   42064:	stmib	sp, {r8, sl, lr}^
   42068:			; <UNDEFINED> instruction: 0xf00b3303
   4206c:	cmplt	r8, r9, lsr #22	; <UNPREDICTABLE>
   42070:	blmi	3948b0 <strspn@plt+0x37bea8>
   42074:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42078:	blls	19c0e8 <strspn@plt+0x1836e0>
   4207c:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   42080:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   42084:	strtmi	r4, [r2], -sl, lsl #16
   42088:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   4208c:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   42090:			; <UNDEFINED> instruction: 0xf9acf005
   42094:	ldrmi	lr, [r0], -ip, ror #15
   42098:			; <UNDEFINED> instruction: 0xf00a2100
   4209c:			; <UNDEFINED> instruction: 0xe7e7fb7d
   420a0:	b	fe200000 <strspn@plt+0xfe1e75f8>
   420a4:	andeq	r0, r8, r0, lsl ip
   420a8:	andeq	r0, r0, r8, asr #4
   420ac:	andeq	r0, r8, ip, ror #23
   420b0:	andeq	r0, r3, r2, asr #27
   420b4:	mvnsmi	lr, sp, lsr #18
   420b8:	stmdavs	r5, {r2, r9, sl, lr}
   420bc:			; <UNDEFINED> instruction: 0xf0154f2e
   420c0:	ldrbtmi	r0, [pc], #-1284	; 420c8 <strspn@plt+0x296c0>
   420c4:	stmibvs	r1, {r0, r2, r3, ip, lr, pc}
   420c8:	stmvs	r3, {r0, r4, r8, ip, sp, pc}
   420cc:	ldrtle	r0, [r8], #-1883	; 0xfffff8a5
   420d0:	strcs	r6, [r0, #-2275]	; 0xfffff71d
   420d4:	bvs	ff9b0528 <strspn@plt+0xff997b20>
   420d8:	cmple	r7, r0, lsl #26
   420dc:	pop	{r3, r5, r9, sl, lr}
   420e0:	movwcs	r8, #16880	; 0x41f0
   420e4:	ldrmi	r4, [r6], -r8, lsl #13
   420e8:	bvs	dc5f4 <strspn@plt+0xc3bec>
   420ec:			; <UNDEFINED> instruction: 0xffa2f7ff
   420f0:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   420f4:			; <UNDEFINED> instruction: 0xf97af005
   420f8:	tstlt	r0, r0, lsr #19
   420fc:	ldrbeq	r6, [sl, -r3, lsr #17]
   42100:	tstcs	r0, r1, lsl r4
   42104:	blx	127e136 <strspn@plt+0x126572e>
   42108:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   4210c:			; <UNDEFINED> instruction: 0xf96ef005
   42110:	strtmi	r6, [r0], -r1, ror #19
   42114:	ldmdami	fp, {r6, r7, r8, r9, sl, lr}
   42118:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   4211c:			; <UNDEFINED> instruction: 0xf940f005
   42120:	pop	{r3, r5, r9, sl, lr}
   42124:	stmibvs	r1!, {r4, r5, r6, r7, r8, pc}^
   42128:	ldrmi	r4, [r0, r0, lsr #12]!
   4212c:	stc2l	0, cr15, [r0, #-60]!	; 0xffffffc4
   42130:	ldmpl	sl!, {r0, r2, r4, r8, r9, fp, lr}^
   42134:	strtmi	r4, [r0], -r1, lsl #12
   42138:			; <UNDEFINED> instruction: 0xf906f006
   4213c:	pop	{r3, r5, r9, sl, lr}
   42140:			; <UNDEFINED> instruction: 0xf7f781f0
   42144:	ldmdami	r1, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   42148:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   4214c:			; <UNDEFINED> instruction: 0xf94ef005
   42150:			; <UNDEFINED> instruction: 0xf0064620
   42154:			; <UNDEFINED> instruction: 0xf005f8f7
   42158:	stmdami	sp, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
   4215c:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   42160:			; <UNDEFINED> instruction: 0xf91ef005
   42164:	blcs	5c4f8 <strspn@plt+0x43af0>
   42168:			; <UNDEFINED> instruction: 0xe7b4d1b8
   4216c:	ldrcs	r4, [r0, #-1576]	; 0xfffff9d8
   42170:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
   42174:	ldr	r6, [r1, r0, lsr #8]!
   42178:	muleq	r8, lr, fp
   4217c:	ldrdeq	r4, [r4], -r2
   42180:			; <UNDEFINED> instruction: 0x000449ba
   42184:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   42188:	andeq	r0, r0, r8, lsr r2
   4218c:	andeq	r4, r4, sl, ror r9
   42190:	andeq	r0, r1, lr, asr #30
   42194:	addlt	fp, r8, r0, lsl r5
   42198:	strmi	r4, [sl], -r9, lsr #24
   4219c:	tstls	r0, r0, lsl r1
   421a0:	ldrbtmi	r4, [ip], #-2344	; 0xfffff6d8
   421a4:	movwls	sl, #6915	; 0x1b03
   421a8:	stmdapl	r1!, {r8, r9, sp}^
   421ac:	tstls	r7, r9, lsl #16
   421b0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   421b4:	blx	fe17e1e8 <strspn@plt+0xfe1657e0>
   421b8:	bmi	92e6e0 <strspn@plt+0x915cd8>
   421bc:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   421c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   421c4:	subsmi	r9, sl, r7, lsl #22
   421c8:	andlt	sp, r8, r8, lsr r1
   421cc:			; <UNDEFINED> instruction: 0x4604bd10
   421d0:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   421d4:			; <UNDEFINED> instruction: 0xf90af005
   421d8:			; <UNDEFINED> instruction: 0xf7ff9803
   421dc:	ldmdami	ip, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   421e0:			; <UNDEFINED> instruction: 0xf0054478
   421e4:	blls	1805f8 <strspn@plt+0x167bf0>
   421e8:	stmdbge	r2, {r1, r3, r4, fp, lr}
   421ec:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
   421f0:			; <UNDEFINED> instruction: 0xf7ff9302
   421f4:			; <UNDEFINED> instruction: 0xf005fdd7
   421f8:	ldmdami	r7, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   421fc:			; <UNDEFINED> instruction: 0xf0054478
   42200:	ldmdbmi	r6, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   42204:			; <UNDEFINED> instruction: 0x46234a16
   42208:	stmdals	r5, {r0, r3, r4, r5, r6, sl, lr}
   4220c:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
   42210:	strtmi	r9, [r1], -r0, lsl #2
   42214:			; <UNDEFINED> instruction: 0xf00f9401
   42218:	blls	1c060c <strspn@plt+0x1a7c04>
   4221c:	strle	r0, [r4], #-347	; 0xfffffea5
   42220:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   42224:			; <UNDEFINED> instruction: 0xf8e2f005
   42228:	stmdami	pc, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   4222c:			; <UNDEFINED> instruction: 0xf0054478
   42230:	stmdals	r6, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42234:			; <UNDEFINED> instruction: 0xf00a4621
   42238:	ldrb	pc, [r1, pc, lsr #21]!	; <UNPREDICTABLE>
   4223c:	ldmib	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42240:			; <UNDEFINED> instruction: 0x00080abe
   42244:	andeq	r0, r0, r8, asr #4
   42248:	andeq	r0, r8, r2, lsr #21
   4224c:	andeq	sp, r2, r6, lsl #3
   42250:	andeq	sp, r2, r8, lsl #3
   42254:	andeq	r0, r3, lr, asr ip
   42258:	andeq	sp, r2, r8, ror r1
   4225c:	andeq	r0, r7, ip, ror fp
   42260:	andeq	fp, r2, lr, lsl #21
   42264:	andeq	fp, r1, r6, ror #22
   42268:	andeq	sp, r2, r4, asr r1
   4226c:	addslt	fp, r6, r0, lsl r5
   42270:	strmi	r4, [sl], -r8, lsr #24
   42274:	tstls	r0, ip, asr #2
   42278:	ldrbtmi	r4, [ip], #-2343	; 0xfffff6d9
   4227c:	movwls	sl, #6914	; 0x1b02
   42280:	stmdapl	r1!, {r8, r9, sp}^
   42284:	tstls	r5, r9, lsl #16
   42288:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4228c:	blx	67e2c0 <strspn@plt+0x6658b8>
   42290:	bmi	8ee7b8 <strspn@plt+0x8d5db0>
   42294:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   42298:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4229c:	subsmi	r9, sl, r5, lsl fp
   422a0:	andslt	sp, r6, r6, lsr r1
   422a4:			; <UNDEFINED> instruction: 0x4604bd10
   422a8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   422ac:			; <UNDEFINED> instruction: 0xf89ef005
   422b0:			; <UNDEFINED> instruction: 0xf7ff9802
   422b4:	ldmdami	fp, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
   422b8:			; <UNDEFINED> instruction: 0xf0054478
   422bc:	ldmdami	sl, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
   422c0:	subcs	sl, r0, #81920	; 0x14000
   422c4:			; <UNDEFINED> instruction: 0xf7ff4478
   422c8:			; <UNDEFINED> instruction: 0xf005fd6d
   422cc:	ldmdami	r7, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
   422d0:			; <UNDEFINED> instruction: 0xf0054478
   422d4:	ldmdbmi	r6, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
   422d8:			; <UNDEFINED> instruction: 0x46234a16
   422dc:	stmdals	r3, {r0, r3, r4, r5, r6, sl, lr}
   422e0:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
   422e4:	strtmi	r9, [r1], -r0, lsl #2
   422e8:			; <UNDEFINED> instruction: 0xf00f9401
   422ec:	blls	140538 <strspn@plt+0x127b30>
   422f0:	strle	r0, [r4], #-347	; 0xfffffea5
   422f4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   422f8:			; <UNDEFINED> instruction: 0xf878f005
   422fc:	stmdami	pc, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   42300:			; <UNDEFINED> instruction: 0xf0054478
   42304:	stmdals	r4, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
   42308:			; <UNDEFINED> instruction: 0xf00a4621
   4230c:	ldrb	pc, [r1, r5, asr #20]!	; <UNPREDICTABLE>
   42310:	stmdb	lr, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42314:	andeq	r0, r8, r6, ror #19
   42318:	andeq	r0, r0, r8, asr #4
   4231c:	andeq	r0, r8, sl, asr #19
   42320:	andeq	sp, r2, lr, lsr #1
   42324:	strheq	sp, [r2], -r0
   42328:	andeq	r0, r3, r8, lsl #23
   4232c:	andeq	sp, r2, r4, lsr #1
   42330:	andeq	r0, r7, r8, lsr #21
   42334:			; <UNDEFINED> instruction: 0x0002b9ba
   42338:	muleq	r1, r2, sl
   4233c:	andeq	sp, r2, r0, lsl #1
   42340:	mvnsmi	lr, sp, lsr #18
   42344:	svcmi	0x00174605
   42348:			; <UNDEFINED> instruction: 0xf7ff447f
   4234c:	movwlt	pc, #36051	; 0x8cd3	; <UNPREDICTABLE>
   42350:			; <UNDEFINED> instruction: 0x46044b15
   42354:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   42358:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   4235c:	andsle	r2, r1, r2, lsl #22
   42360:			; <UNDEFINED> instruction: 0x46294812
   42364:			; <UNDEFINED> instruction: 0xf0054478
   42368:	ldmdavs	r3!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
   4236c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   42370:	andle	r2, sp, r1, lsl #22
   42374:	tstle	r5, r3, lsl #22
   42378:	strtmi	r4, [r0], -sp, lsl #22
   4237c:	pop	{r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   42380:			; <UNDEFINED> instruction: 0x471841f0
   42384:	strtmi	r4, [r0], -fp, lsl #22
   42388:	pop	{r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   4238c:			; <UNDEFINED> instruction: 0x471841f0
   42390:	ldrhhi	lr, [r0, #141]!	; 0x8d
   42394:	strtmi	r4, [r9], -r8, lsl #16
   42398:	ldrhmi	lr, [r0, #141]!	; 0x8d
   4239c:			; <UNDEFINED> instruction: 0xf0044478
   423a0:	svclt	0x0000bfff
   423a4:	andeq	r0, r8, r8, lsl r9
   423a8:	andeq	r0, r0, ip, ror #4
   423ac:	andeq	r9, r1, r8, ror r6
   423b0:	andeq	r0, r0, r4, ror r2
   423b4:	andeq	r0, r0, r8, lsl #7
   423b8:	andeq	r9, r1, r0, asr #12
   423bc:	ldrt	r2, [r9], -r4, lsl #6
   423c0:	ldrmi	r2, [sl], -r8, lsl #6
   423c4:	svclt	0x0000e636
   423c8:	blmi	714c38 <strspn@plt+0x6fc230>
   423cc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   423d0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   423d4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   423d8:			; <UNDEFINED> instruction: 0xf04f9301
   423dc:	stmdavs	r3, {r8, r9}
   423e0:	streq	pc, [r4], #-19	; 0xffffffed
   423e4:	stmiavs	r3, {r0, r2, r3, ip, lr, pc}^
   423e8:			; <UNDEFINED> instruction: 0xb1ab2400
   423ec:	blmi	4d4c40 <strspn@plt+0x4bc238>
   423f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   423f4:	blls	9c464 <strspn@plt+0x83a5c>
   423f8:	tstle	r8, sl, asr r0
   423fc:	andlt	r4, r3, r0, lsr #12
   42400:	stmdbvs	r3, {r4, r5, r8, sl, fp, ip, sp, pc}^
   42404:	stmdami	lr, {r2, r9, sp}
   42408:	ldrbtmi	r4, [r8], #-1641	; 0xfffff997
   4240c:			; <UNDEFINED> instruction: 0xf7ff9300
   42410:			; <UNDEFINED> instruction: 0xf004fcc9
   42414:	strb	pc, [r9, fp, ror #31]!	; <UNPREDICTABLE>
   42418:	andcs	r6, r4, #798720	; 0xc3000
   4241c:	strbtmi	r4, [r9], -r9, lsl #16
   42420:	ldrbtmi	r2, [r8], #-1041	; 0xfffffbef
   42424:			; <UNDEFINED> instruction: 0xf7ff9300
   42428:	strtvs	pc, [r8], #-3261	; 0xfffff343
   4242c:			; <UNDEFINED> instruction: 0xf7d6e7de
   42430:	svclt	0x0000e8c0
   42434:	muleq	r8, r4, r8
   42438:	andeq	r0, r0, r8, asr #4
   4243c:	andeq	r0, r8, r0, ror r8
   42440:	andeq	r0, r3, r2, asr #20
   42444:	andeq	ip, r2, lr, ror #30
   42448:			; <UNDEFINED> instruction: 0x4604b538
   4244c:	ldrbeq	r6, [fp, -r3, lsl #16]
   42450:	cfstrsmi	mvf13, [fp, #-64]	; 0xffffffc0
   42454:	ldrbtmi	r6, [sp], #-2368	; 0xfffff6c0
   42458:			; <UNDEFINED> instruction: 0xff72f7ff
   4245c:			; <UNDEFINED> instruction: 0xf0044628
   42460:	stmibvs	r1!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   42464:			; <UNDEFINED> instruction: 0xf7ff4620
   42468:			; <UNDEFINED> instruction: 0x4628fe95
   4246c:			; <UNDEFINED> instruction: 0xffbef004
   42470:	ldclt	0, cr2, [r8, #-0]
   42474:			; <UNDEFINED> instruction: 0xf7ff69c1
   42478:	andcs	pc, r0, sp, lsl #29
   4247c:	svclt	0x0000bd38
   42480:	andeq	r4, r4, lr, ror #12
   42484:			; <UNDEFINED> instruction: 0x4605b538
   42488:			; <UNDEFINED> instruction: 0xf0136803
   4248c:	andle	r0, r4, r4, lsl #8
   42490:	strcs	r6, [r0], #-2243	; 0xfffff73d
   42494:	strtmi	fp, [r0], -fp, ror #2
   42498:	stmdbvs	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   4249c:			; <UNDEFINED> instruction: 0xff50f7ff
   424a0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   424a4:			; <UNDEFINED> instruction: 0xffa2f004
   424a8:			; <UNDEFINED> instruction: 0xf7ff69a8
   424ac:	strtmi	pc, [r0], -r9, lsl #24
   424b0:	bvs	ff0f1998 <strspn@plt+0xff0d8f90>
   424b4:	stmdami	r4, {r0, r4, sl, sp}
   424b8:			; <UNDEFINED> instruction: 0xf00e4478
   424bc:	strtvs	pc, [r8], #-2091	; 0xfffff7d5
   424c0:	svclt	0x0000e7e9
   424c4:	andeq	r4, r4, r2, lsr #12
   424c8:	andeq	r0, r7, ip, asr #17
   424cc:	blmi	594d24 <strspn@plt+0x57c31c>
   424d0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   424d4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   424d8:	ldmdavs	fp, {r2, r9, sl, lr}
   424dc:			; <UNDEFINED> instruction: 0xf04f9301
   424e0:	stmdavs	r3, {r8, r9}
   424e4:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   424e8:	stmiavs	r3!, {r1, ip, lr, pc}^
   424ec:	mrslt	r2, (UNDEF: 75)
   424f0:	blmi	354d2c <strspn@plt+0x33c324>
   424f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   424f8:	blls	9c568 <strspn@plt+0x83b60>
   424fc:	qaddle	r4, sl, sp
   42500:	ldclt	0, cr11, [r0, #-8]
   42504:	andcs	r6, r4, #929792	; 0xe3000
   42508:	strbtmi	r4, [r9], -r8, lsl #16
   4250c:	movwls	r4, #1144	; 0x478
   42510:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   42514:	andscs	r4, r1, r3, lsl #12
   42518:	strb	r6, [r9, r3, lsr #8]!
   4251c:	stmda	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42520:	muleq	r8, r0, r7
   42524:	andeq	r0, r0, r8, asr #4
   42528:	andeq	r0, r8, ip, ror #14
   4252c:	andeq	ip, r2, r8, lsl #29
   42530:	blmi	5d4d8c <strspn@plt+0x5bc384>
   42534:	ldmdbmi	r6, {r1, r3, r4, r5, r6, sl, lr}
   42538:	addlt	fp, r2, r0, lsl r5
   4253c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   42540:	ldmdavs	fp, {r1, r6, r7, sl, fp, sp, lr}
   42544:			; <UNDEFINED> instruction: 0xf04f9301
   42548:	strmi	r0, [r3], -r0, lsl #6
   4254c:	ldmdavs	r4, {r1, r3, r4, r5, r7, r8, ip, sp, pc}
   42550:	ldmdami	r0, {r0, r3, r5, r6, r9, sl, lr}
   42554:	bl	10ad6c <strspn@plt+0xf2364>
   42558:	ldrbtmi	r0, [r8], #-900	; 0xfffffc7c
   4255c:	movwls	r6, #2331	; 0x91b
   42560:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   42564:			; <UNDEFINED> instruction: 0xff42f004
   42568:	blmi	254d9c <strspn@plt+0x23c394>
   4256c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42570:	blls	9c5e0 <strspn@plt+0x83bd8>
   42574:	qaddle	r4, sl, r5
   42578:	andlt	r2, r2, r0, asr #32
   4257c:	bmi	2319c4 <strspn@plt+0x218fbc>
   42580:	strb	r5, [r4, sl, lsl #17]!
   42584:	ldmda	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42588:	andeq	r0, r8, ip, lsr #14
   4258c:	andeq	r0, r0, r8, asr #4
   42590:	andeq	r0, r8, r2, lsr #14
   42594:	strdeq	r0, [r3], -r2
   42598:	strdeq	r0, [r8], -r4
   4259c:	andeq	r0, r0, r8, lsr r3
   425a0:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   425a4:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   425a8:	strmi	fp, [r4], -r2, lsl #1
   425ac:	ldfmid	f5, [r2, #-108]	; 0xffffff94
   425b0:	mrcmi	6, 0, r4, cr2, cr9, {0}
   425b4:	ldrbtmi	r4, [sp], #-2578	; 0xfffff5ee
   425b8:	movwls	r4, #5246	; 0x147e
   425bc:	ldrcc	r4, [r8, #-1146]	; 0xfffffb86
   425c0:	stmdbvs	r0, {r8, sl, ip, pc}^
   425c4:			; <UNDEFINED> instruction: 0xf892f00e
   425c8:			; <UNDEFINED> instruction: 0xf0044630
   425cc:	movwcs	pc, #20239	; 0x4f0f	; <UNPREDICTABLE>
   425d0:	ldrmi	r6, [sl], -r1, lsr #19
   425d4:			; <UNDEFINED> instruction: 0xf7ff4620
   425d8:	ldrtmi	pc, [r0], -sp, lsr #26	; <UNPREDICTABLE>
   425dc:			; <UNDEFINED> instruction: 0xff06f004
   425e0:	andlt	r2, r2, r0
   425e4:	movwcs	fp, #19824	; 0x4d70
   425e8:	ldrmi	r6, [sl], -r1, asr #19
   425ec:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   425f0:	andlt	r2, r2, r0
   425f4:	svclt	0x0000bd70
   425f8:	andeq	r0, r7, lr, asr #15
   425fc:	andeq	r4, r4, ip, lsl #10
   42600:	andeq	ip, r2, r0, ror #27
   42604:			; <UNDEFINED> instruction: 0x4604b510
   42608:	stmdbvs	r1!, {r2, fp, lr}^
   4260c:			; <UNDEFINED> instruction: 0xf0044478
   42610:	stmibvs	r0!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   42614:	mrc2	7, 4, pc, cr4, cr15, {7}
   42618:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4261c:	andeq	r9, r1, r0, asr r6
   42620:			; <UNDEFINED> instruction: 0x4604b510
   42624:	ldmib	r4, {r0, r2, fp, lr}^
   42628:	ldrbtmi	r1, [r8], #-517	; 0xfffffdfb
   4262c:	cdp2	0, 11, cr15, cr8, cr4, {0}
   42630:			; <UNDEFINED> instruction: 0xf7ff69e0
   42634:	subcs	pc, r0, r5, lsl #29
   42638:	svclt	0x0000bd10
   4263c:	andeq	r9, r1, lr, lsr #12
   42640:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   42644:	strle	r0, [r1], #-1883	; 0xfffff8a5
   42648:	stclt	0, cr2, [r8, #-0]
   4264c:	stmdbvs	r1, {r2, r8, r9, sp}^
   42650:			; <UNDEFINED> instruction: 0xf7ff461a
   42654:	andcs	pc, r0, pc, ror #25
   42658:	svclt	0x0000bd08
   4265c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   42660:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   42664:	strmi	fp, [r4], -r2, lsl #1
   42668:	ldfmid	f5, [r4, #-108]	; 0xffffff94
   4266c:	mrcmi	6, 0, r4, cr4, cr9, {0}
   42670:	ldrbtmi	r4, [sp], #-2580	; 0xfffff5ec
   42674:	movwls	r4, #5246	; 0x147e
   42678:	ldrcc	r4, [r8, #-1146]	; 0xfffffb86
   4267c:	stmdbvs	r0, {r8, sl, ip, pc}^
   42680:			; <UNDEFINED> instruction: 0xf834f00e
   42684:			; <UNDEFINED> instruction: 0xf0044630
   42688:	bvs	902154 <strspn@plt+0x8e974c>
   4268c:	movwcs	r6, #18849	; 0x49a1
   42690:			; <UNDEFINED> instruction: 0xf7ff4620
   42694:	ldrtmi	pc, [r0], -pc, asr #25	; <UNPREDICTABLE>
   42698:	cdp2	0, 10, cr15, cr8, cr4, {0}
   4269c:	andlt	r2, r2, r0
   426a0:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   426a4:	movwcs	r1, #16903	; 0x4207
   426a8:	stc2l	7, cr15, [r4], {255}	; 0xff
   426ac:	bvs	8946cc <strspn@plt+0x87bcc4>
   426b0:			; <UNDEFINED> instruction: 0xf0044478
   426b4:	andcs	pc, r0, r5, ror lr	; <UNPREDICTABLE>
   426b8:	ldcllt	0, cr11, [r0, #-8]!
   426bc:	andeq	r0, r7, r2, lsl r7
   426c0:	andeq	r4, r4, r0, asr r4
   426c4:	andeq	ip, r2, r4, lsr #26
   426c8:	strdeq	r0, [r1], -ip
   426cc:			; <UNDEFINED> instruction: 0x4604b538
   426d0:	ldrbeq	r6, [fp, -r3, lsl #16]
   426d4:	cfstrsmi	mvf13, [sp, #-64]	; 0xffffffc0
   426d8:	ldrbtmi	r6, [sp], #-2368	; 0xfffff6c0
   426dc:	mrc2	7, 1, pc, cr0, cr15, {7}
   426e0:			; <UNDEFINED> instruction: 0xf0044628
   426e4:	stmibvs	r1!, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
   426e8:			; <UNDEFINED> instruction: 0xf7ff4620
   426ec:			; <UNDEFINED> instruction: 0x4628fdbf
   426f0:	cdp2	0, 7, cr15, cr12, cr4, {0}
   426f4:	ldclt	0, cr2, [r8, #-0]
   426f8:			; <UNDEFINED> instruction: 0xf7ff69c1
   426fc:	stmdami	r4, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   42700:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   42704:	cdp2	0, 4, cr15, cr12, cr4, {0}
   42708:	ldclt	0, cr2, [r8, #-0]
   4270c:	andeq	r4, r4, sl, ror #7
   42710:	andeq	r0, r1, sl, lsr #19
   42714:	ldrbeq	r6, [fp, -r3, lsl #16]
   42718:	andcs	sp, r0, r1, lsl #8
   4271c:	ldmib	r0, {r4, r5, r6, r8, r9, sl, lr}^
   42720:	movwcs	r1, #4613	; 0x1205
   42724:			; <UNDEFINED> instruction: 0x4604b510
   42728:	stc2	7, cr15, [r4], {255}	; 0xff
   4272c:	stmibvs	r1!, {r0, r1, fp, lr}
   42730:			; <UNDEFINED> instruction: 0xf0044478
   42734:	andcs	pc, r0, r5, lsr lr	; <UNPREDICTABLE>
   42738:	svclt	0x0000bd10
   4273c:	andeq	r0, r1, ip, ror r9
   42740:	andne	lr, r5, #208, 18	; 0x340000
   42744:	ldrlt	r2, [r0, #-772]	; 0xfffffcfc
   42748:			; <UNDEFINED> instruction: 0xf7ff4604
   4274c:	stmdami	r3, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   42750:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   42754:	cdp2	0, 2, cr15, cr4, cr4, {0}
   42758:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4275c:	andeq	r0, r1, sl, asr r9
   42760:			; <UNDEFINED> instruction: 0x4604b510
   42764:	addlt	r4, r2, sl, lsl #16
   42768:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   4276c:	cdp2	0, 1, cr15, cr8, cr4, {0}
   42770:	ldrdeq	lr, [r6, -r4]
   42774:			; <UNDEFINED> instruction: 0xf7ff9101
   42778:	stmdami	r6, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   4277c:			; <UNDEFINED> instruction: 0xf0044478
   42780:			; <UNDEFINED> instruction: 0x4620fe35
   42784:			; <UNDEFINED> instruction: 0xf7f79901
   42788:	subcs	pc, r0, r7, lsr #22
   4278c:	ldclt	0, cr11, [r0, #-8]
   42790:	strdeq	r9, [r1], -r2
   42794:	andeq	r4, r4, r8, asr #6
   42798:			; <UNDEFINED> instruction: 0x4604b510
   4279c:	addlt	r4, r2, fp, lsl #16
   427a0:	andne	lr, r5, #212, 18	; 0x350000
   427a4:			; <UNDEFINED> instruction: 0xf0044478
   427a8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   427ac:	tstls	r1, r7, lsl #2
   427b0:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
   427b4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   427b8:	cdp2	0, 1, cr15, cr8, cr4, {0}
   427bc:	stmdbls	r1, {r5, r9, sl, lr}
   427c0:	blx	3007a6 <strspn@plt+0x2e7d9e>
   427c4:	andlt	r2, r2, r0, asr #32
   427c8:	svclt	0x0000bd10
   427cc:			; <UNDEFINED> instruction: 0x000194b4
   427d0:	andeq	r4, r4, lr, lsl #6
   427d4:	addlt	fp, r3, r0, lsr r5
   427d8:	strmi	r4, [r4], -lr, lsl #26
   427dc:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   427e0:	blx	ffd7e812 <strspn@plt+0xffd65e0a>
   427e4:			; <UNDEFINED> instruction: 0xf0044628
   427e8:	ldmib	r4, {r0, r9, sl, fp, ip, sp, lr, pc}^
   427ec:	tstls	r1, r6, lsl #2
   427f0:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   427f4:			; <UNDEFINED> instruction: 0xf0044628
   427f8:	stmdbls	r1, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   427fc:			; <UNDEFINED> instruction: 0xf7f74620
   42800:	stmdami	r5, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   42804:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
   42808:	stc2l	0, cr15, [sl, #16]
   4280c:	andlt	r2, r3, r0, asr #32
   42810:	svclt	0x0000bd30
   42814:	andeq	r4, r4, r6, ror #5
   42818:	andeq	r8, r1, lr, asr #13
   4281c:	bmi	154c30 <strspn@plt+0x13c228>
   42820:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
   42824:	stmiapl	r9, {r1, r3, r7, fp, ip, lr}^
   42828:	svclt	0x0000e444
   4282c:	andeq	r0, r8, lr, lsr r4
   42830:	muleq	r0, r0, r2
   42834:	strdeq	r0, [r0], -r4
   42838:	bmi	154c4c <strspn@plt+0x13c244>
   4283c:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
   42840:	stmiapl	r9, {r1, r3, r7, fp, ip, lr}^
   42844:	svclt	0x0000e436
   42848:	andeq	r0, r8, r2, lsr #8
   4284c:	andeq	r0, r0, r8, asr #5
   42850:	andeq	r0, r0, r4, asr #5
   42854:	cfstr32vs	mvfx11, [r3, #-32]	; 0xffffffe0
   42858:	ldmdbvs	r9, {r0, r1, r4, r5, r8, ip, sp, pc}
   4285c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   42860:	ldc2	0, cr15, [lr, #16]
   42864:	stclt	0, cr2, [r8, #-256]	; 0xffffff00
   42868:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
   4286c:	svclt	0x0000e7f6
   42870:	andeq	ip, r2, r2, asr fp
   42874:	andeq	ip, r2, sl, lsr fp
   42878:			; <UNDEFINED> instruction: 0x4604b510
   4287c:			; <UNDEFINED> instruction: 0xf00a6941
   42880:	stmdami	r8, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   42884:			; <UNDEFINED> instruction: 0xf0044478
   42888:	ldmib	r4, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   4288c:	strtmi	r1, [r0], -r6, lsl #4
   42890:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   42894:	stmibvs	r1!, {r2, fp, lr}^
   42898:			; <UNDEFINED> instruction: 0xf0044478
   4289c:	subcs	pc, r8, r1, lsl #27
   428a0:	svclt	0x0000bd10
   428a4:	andeq	r4, r4, r0, asr #4
   428a8:	andeq	r0, r1, r4, lsl r8
   428ac:	addlt	fp, r3, r0, lsr r5
   428b0:			; <UNDEFINED> instruction: 0x46044d11
   428b4:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   428b8:	blx	fe27e8ea <strspn@plt+0xfe265ee2>
   428bc:			; <UNDEFINED> instruction: 0xf0044628
   428c0:	ldmib	r4, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   428c4:	strtmi	r1, [r0], -r6, lsl #4
   428c8:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   428cc:	stmibvs	r1!, {r0, r1, r3, fp, lr}^
   428d0:			; <UNDEFINED> instruction: 0xf0044478
   428d4:	strtmi	pc, [r8], -r5, ror #26
   428d8:	stc2	0, cr15, [r8, #16]
   428dc:	movwcs	r4, #2568	; 0xa08
   428e0:	ldrbtmi	r6, [sl], #-2592	; 0xfffff5e0
   428e4:	movwcs	lr, #2509	; 0x9cd
   428e8:	ldrmi	r4, [r9], -r6, lsl #20
   428ec:			; <UNDEFINED> instruction: 0xf00e447a
   428f0:	subcs	pc, r8, pc, lsl #27
   428f4:	ldclt	0, cr11, [r0, #-12]!
   428f8:	andeq	r4, r4, lr, lsl #4
   428fc:	ldrdeq	r0, [r1], -ip
   42900:	andeq	r0, r7, sl, ror #11
   42904:	andeq	ip, r2, r8, asr #23
   42908:	strmi	r2, [r1], -r0, lsl #16
   4290c:	b	142fd54 <strspn@plt+0x141734c>
   42910:	blle	87a58 <strspn@plt+0x6f050>
   42914:	andle	r0, r5, r3, asr #13
   42918:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   4291c:	stc2l	0, cr15, [r0, #-16]
   42920:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   42924:	strtmi	r4, [r1], -r4, lsl #16
   42928:			; <UNDEFINED> instruction: 0xf0044478
   4292c:			; <UNDEFINED> instruction: 0x4620fd39
   42930:	svclt	0x0000bd10
   42934:	andeq	r9, r1, r2, asr #1
   42938:			; <UNDEFINED> instruction: 0x0002cbb0
   4293c:	addlt	fp, r3, r0, lsl #10
   42940:	strmi	r9, [sl], -r0, lsl #4
   42944:	movwcs	r9, #769	; 0x301
   42948:	cdp2	0, 8, cr15, cr8, cr10, {0}
   4294c:			; <UNDEFINED> instruction: 0xf85db003
   42950:	svclt	0x0000fb04
   42954:	blmi	19152e4 <strspn@plt+0x18fc8dc>
   42958:	ldrbmi	lr, [r0, sp, lsr #18]!
   4295c:	addslt	r4, r2, sl, ror r4
   42960:	svcge	0x00086804
   42964:	pkhtbmi	r5, r0, r3, asr #17
   42968:	ldrsbls	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   4296c:	streq	pc, [r4], #-20	; 0xffffffec
   42970:	rsbsvs	r6, fp, #1769472	; 0x1b0000
   42974:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42978:	ldrbtmi	r4, [r9], #1674	; 0x68a
   4297c:	addlt	sp, r2, r3, asr r0
   42980:	stc2l	0, cr15, [r0], #20
   42984:	strmi	sl, [r4], -r8, lsl #26
   42988:			; <UNDEFINED> instruction: 0xf0002800
   4298c:			; <UNDEFINED> instruction: 0x462b809a
   42990:	ldrbmi	r2, [r1], -r8, lsl #4
   42994:			; <UNDEFINED> instruction: 0xf0084640
   42998:	stmdacs	r0, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
   4299c:			; <UNDEFINED> instruction: 0xf8d8db67
   429a0:			; <UNDEFINED> instruction: 0xf0166000
   429a4:	subsle	r0, r1, r4, lsl #12
   429a8:	stmdavs	r8!, {r0, r1, r5, r6, fp, sp, lr}
   429ac:	eorsle	r2, r7, r0, lsl #22
   429b0:	addmi	r6, r3, #2293760	; 0x230000
   429b4:	stmdami	sp, {r1, r3, r5, r8, ip, lr, pc}^
   429b8:			; <UNDEFINED> instruction: 0xf0044478
   429bc:	stmdavs	r0!, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}^
   429c0:			; <UNDEFINED> instruction: 0xf8d8b118
   429c4:	cdpcs	0, 0, cr6, cr0, cr12, {0}
   429c8:	tstcs	r0, r5, rrx
   429cc:	cdp2	0, 14, cr15, cr4, cr9, {0}
   429d0:	stmdavs	fp!, {r1, r5, r6, fp, sp, lr}^
   429d4:	mulle	r7, sl, r2
   429d8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   429dc:	stc2	0, cr15, [r6, #-16]
   429e0:	tstcs	r0, r8, ror #16
   429e4:	cdp2	0, 13, cr15, cr8, cr9, {0}
   429e8:	strcs	r4, [r0], r2, asr #16
   429ec:			; <UNDEFINED> instruction: 0xf0044478
   429f0:	bmi	10c1dec <strspn@plt+0x10a93e4>
   429f4:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   429f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   429fc:	subsmi	r6, sl, fp, ror sl
   42a00:	ldrtmi	sp, [r0], -fp, ror #2
   42a04:	ldrtmi	r3, [sp], r8, lsr #14
   42a08:			; <UNDEFINED> instruction: 0x87f0e8bd
   42a0c:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   42a10:	stc2l	0, cr15, [ip], #16
   42a14:	stmdavs	r8!, {r0, r1, r5, r6, fp, sp, lr}
   42a18:	stmdavs	r3!, {r0, r1, r4, r8, ip, sp, pc}
   42a1c:	sbcle	r4, sl, r3, lsl #5
   42a20:			; <UNDEFINED> instruction: 0xff72f7ff
   42a24:	andcs	lr, r8, r7, asr #15
   42a28:	mcr	7, 3, pc, cr10, cr5, {6}	; <UNPREDICTABLE>
   42a2c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   42a30:	strtmi	sp, [r8], -sp, lsr #3
   42a34:			; <UNDEFINED> instruction: 0xf7d52680
   42a38:	ldmdami	r1!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   42a3c:			; <UNDEFINED> instruction: 0xf0044478
   42a40:			; <UNDEFINED> instruction: 0x4650fcd5
   42a44:			; <UNDEFINED> instruction: 0xf0092100
   42a48:	ldrb	pc, [r2, r7, lsr #29]	; <UNPREDICTABLE>
   42a4c:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   42a50:	stc2l	0, cr15, [ip], {4}
   42a54:	tstlt	r3, fp, ror #16
   42a58:			; <UNDEFINED> instruction: 0xf7ff6828
   42a5c:	blmi	b027b8 <strspn@plt+0xae9db0>
   42a60:	strbmi	r4, [r0], -r9, lsr #12
   42a64:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   42a68:	stc2l	0, cr15, [lr], #-20	; 0xffffffec
   42a6c:			; <UNDEFINED> instruction: 0xf8d8e7c1
   42a70:	ldrbeq	r3, [fp, -r0]
   42a74:	stmdavs	r3!, {r0, r2, r3, r4, r6, r7, r8, sl, ip, lr, pc}^
   42a78:	stmdami	r4!, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
   42a7c:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   42a80:	ldc2	0, cr15, [r4], #16
   42a84:	tstcs	r0, r0, ror #16
   42a88:	cdp2	0, 8, cr15, cr6, cr9, {0}
   42a8c:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   42a90:	stc2	0, cr15, [ip], #16
   42a94:	stmdavs	sl!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   42a98:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   42a9c:	ldcne	8, cr6, [fp, #-420]!	; 0xfffffe5c
   42aa0:			; <UNDEFINED> instruction: 0x46404d1c
   42aa4:	ldmdbeq	r2, {r2, r3, r4, sl, fp, lr}^
   42aa8:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   42aac:	ldrbtmi	r6, [ip], #-1541	; 0xfffff9fb
   42ab0:	strvs	lr, [r3], -sp, asr #19
   42ab4:	strmi	lr, [r1, #-2509]	; 0xfffff633
   42ab8:	andgt	pc, r0, sp, asr #17
   42abc:			; <UNDEFINED> instruction: 0xf856f00b
   42ac0:			; <UNDEFINED> instruction: 0x4606e792
   42ac4:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
   42ac8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   42acc:	ldc2l	7, cr15, [lr, #896]	; 0x380
   42ad0:	stmdavs	r0!, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   42ad4:			; <UNDEFINED> instruction: 0xff18f7ff
   42ad8:			; <UNDEFINED> instruction: 0xf7d5e7cf
   42adc:	svclt	0x0000ed6a
   42ae0:	andeq	r0, r8, r4, lsl #6
   42ae4:	andeq	r0, r0, r8, asr #4
   42ae8:	andeq	r0, r8, r6, ror #5
   42aec:	andeq	ip, r2, r4, asr fp
   42af0:	andeq	r0, r1, sl, asr #26
   42af4:	muleq	r1, ip, r3
   42af8:	andeq	r0, r8, sl, ror #4
   42afc:	andeq	r0, r1, r6, lsl sp
   42b00:	andeq	r4, r4, r8, lsl #1
   42b04:	andeq	ip, r2, sl, asr #21
   42b08:	andeq	r0, r0, r8, lsr r2
   42b0c:	andeq	ip, r2, lr, lsl #21
   42b10:	strdeq	fp, [r1], -sl
   42b14:	andeq	r0, r0, r9, ror r0
   42b18:			; <UNDEFINED> instruction: 0xfffffe8b
   42b1c:	andeq	ip, r2, ip, ror ip
   42b20:	andeq	ip, r2, sl, lsr #20
   42b24:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
   42b28:			; <UNDEFINED> instruction: 0x460c4478
   42b2c:	mrrc2	0, 0, pc, lr, cr4	; <UNPREDICTABLE>
   42b30:	andcs	r4, r1, #32, 12	; 0x2000000
   42b34:			; <UNDEFINED> instruction: 0xf00a2111
   42b38:	bmi	3017f4 <strspn@plt+0x2e8dec>
   42b3c:	stmdami	fp, {r1, r3, r8, fp, lr}
   42b40:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   42b44:			; <UNDEFINED> instruction: 0xf0044478
   42b48:			; <UNDEFINED> instruction: 0xf104fc2b
   42b4c:	tstcs	r0, r0, lsl r0
   42b50:			; <UNDEFINED> instruction: 0xf9baf001
   42b54:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   42b58:	mcrr2	0, 0, pc, r8, cr4	; <UNPREDICTABLE>
   42b5c:	ldclt	0, cr2, [r0, #-4]
   42b60:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   42b64:	strdeq	ip, [r2], -r0
   42b68:	andeq	r3, r4, r2, lsl #31
   42b6c:	andeq	r0, r1, r8, lsr r1
   42b70:	andeq	fp, r1, r2, lsr r2
   42b74:			; <UNDEFINED> instruction: 0xf5a0b570
   42b78:	stclmi	0, cr4, [r2, #-36]!	; 0xffffffdc
   42b7c:	addlt	r3, r4, r3, lsl r8
   42b80:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   42b84:	ldmdale	lr!, {r1, r2, r3, r4, r6, fp, sp}
   42b88:			; <UNDEFINED> instruction: 0xf000e8df
   42b8c:	svcmi	0x004f3f3f
   42b90:	uqsaxvs	r5, r6, pc	; <UNPREDICTABLE>
   42b94:	ldrbtvc	r6, [r4], #-3437	; 0xfffff293
   42b98:	ldclvc	13, cr3, [ip], #-244	; 0xffffff0c
   42b9c:	ldccc	0, cr8, [sp, #-244]!	; 0xffffff0c
   42ba0:	stccc	13, cr3, [sl, #512]!	; 0x200
   42ba4:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42ba8:	vldmdbcc	sp!, {s20-s80}
   42bac:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bb0:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bb4:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bb8:			; <UNDEFINED> instruction: 0xb73d3d3d
   42bbc:	ldccc	13, cr3, [sp, #-732]!	; 0xfffffd24
   42bc0:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bc4:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bc8:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bcc:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bd0:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bd4:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bd8:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42bdc:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42be0:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42be4:	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
   42be8:	eorseq	r3, r0, sp, lsr r0
   42bec:	cdpvc	15, 14, cr7, cr2, cr9, {0}
   42bf0:	stmdami	r5, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr}^
   42bf4:	smlabtcs	r1, sp, r9, lr
   42bf8:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   42bfc:	ldmib	r4, {r0, r1, r5, r8, r9, fp, pc}^
   42c00:			; <UNDEFINED> instruction: 0xf0041204
   42c04:	andlt	pc, r4, sp, asr #23
   42c08:	stmdami	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   42c0c:			; <UNDEFINED> instruction: 0xf0044478
   42c10:	ldmdbmi	pc!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   42c14:	movwcs	r4, #2623	; 0xa3f
   42c18:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   42c1c:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
   42c20:	tstcs	r0, r0, lsr #20
   42c24:	blx	ffd7ec66 <strspn@plt+0xffd6625e>
   42c28:	bmi	f3cbe4 <strspn@plt+0xf241dc>
   42c2c:	ldmdami	ip!, {r0, r1, r3, r4, r5, r8, fp, lr}
   42c30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   42c34:			; <UNDEFINED> instruction: 0xf0044478
   42c38:			; <UNDEFINED> instruction: 0xf104fbb3
   42c3c:	tstcs	r0, r0, lsl r0
   42c40:	pop	{r2, ip, sp, pc}
   42c44:			; <UNDEFINED> instruction: 0xf0014070
   42c48:	bmi	df114c <strspn@plt+0xdd8744>
   42c4c:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
   42c50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   42c54:			; <UNDEFINED> instruction: 0xe7ee4478
   42c58:	ldmdbmi	r6!, {r0, r2, r4, r5, r9, fp, lr}
   42c5c:	ldrbtmi	r4, [sl], #-2102	; 0xfffff7ca
   42c60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   42c64:	bmi	dbcc08 <strspn@plt+0xda4200>
   42c68:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   42c6c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   42c70:			; <UNDEFINED> instruction: 0xe7e04478
   42c74:	stmdbvs	r9, {r2, r4, r5, fp, lr}
   42c78:	andlt	r4, r4, r8, ror r4
   42c7c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   42c80:	bllt	fe3fec98 <strspn@plt+0xfe3e6290>
   42c84:	stmdbvs	r9, {r0, r4, r5, fp, lr}
   42c88:			; <UNDEFINED> instruction: 0xe7f64478
   42c8c:	bmi	c96554 <strspn@plt+0xc7db4c>
   42c90:	ldmdbmi	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
   42c94:			; <UNDEFINED> instruction: 0x4630447a
   42c98:			; <UNDEFINED> instruction: 0xf0044479
   42c9c:	stmdbmi	pc!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   42ca0:	movwls	r2, #4864	; 0x1300
   42ca4:	stmdapl	sp!, {r1, r2, r3, r5, r9, fp, lr}^
   42ca8:	bhi	84b0b0 <strspn@plt+0x8326a8>
   42cac:	strls	r4, [r0, #-1146]	; 0xfffffb86
   42cb0:	ldc2	0, cr15, [ip, #-52]	; 0xffffffcc
   42cb4:	stmdbmi	ip!, {r0, r1, r3, r5, r9, fp, lr}
   42cb8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   42cbc:			; <UNDEFINED> instruction: 0xf0044479
   42cc0:	stmdami	sl!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   42cc4:			; <UNDEFINED> instruction: 0xf1048a23
   42cc8:	ldrbtmi	r0, [r8], #-274	; 0xfffffeee
   42ccc:			; <UNDEFINED> instruction: 0xf7f4220e
   42cd0:	stmdami	r7!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   42cd4:	andlt	r4, r4, r8, ror r4
   42cd8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   42cdc:	bllt	fe1fecf4 <strspn@plt+0xfe1e62ec>
   42ce0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   42ce4:	blx	fe0fecfe <strspn@plt+0xfe0e62f6>
   42ce8:	andseq	pc, r0, r4, lsl #2
   42cec:	tstcs	r1, r1, lsl #4
   42cf0:	pop	{r2, ip, sp, pc}
   42cf4:			; <UNDEFINED> instruction: 0xf00a4070
   42cf8:	ldmdami	pc, {r0, r2, r3, r6, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   42cfc:	ldrbtmi	r6, [r8], #-2313	; 0xfffff6f7
   42d00:	svclt	0x0000e7bb
   42d04:	ldrdeq	r0, [r8], -lr
   42d08:	andeq	ip, r2, lr, asr #19
   42d0c:	andeq	ip, r2, ip, ror r9
   42d10:	andeq	r0, r7, r4, ror #5
   42d14:			; <UNDEFINED> instruction: 0x000288be
   42d18:	andeq	ip, r2, r0, lsl #18
   42d1c:	andeq	r0, r3, sl, lsl r2
   42d20:	andeq	r0, r1, r8, asr #32
   42d24:	andeq	ip, r2, ip, ror #17
   42d28:	strdeq	r0, [r3], -sl
   42d2c:	andeq	r0, r1, r8, lsr #32
   42d30:	andeq	ip, r2, sl, ror #17
   42d34:	andeq	r0, r3, ip, ror #3
   42d38:	andeq	r0, r1, sl, lsl r0
   42d3c:	andeq	ip, r2, ip, ror #17
   42d40:	ldrdeq	r0, [r3], -lr
   42d44:	andeq	r0, r1, ip
   42d48:	andeq	ip, r2, ip, lsl r9
   42d4c:	andeq	ip, r2, ip, lsl r9
   42d50:	andeq	pc, r0, ip, ror #31
   42d54:	ldrdeq	ip, [r2], -r0
   42d58:	ldrdeq	ip, [r2], -r8
   42d5c:	muleq	r0, r8, r3
   42d60:	andeq	r8, r2, ip, lsl #16
   42d64:	andeq	ip, r2, r6, asr #17
   42d68:	andeq	r3, r4, r8, lsl #28
   42d6c:	andeq	r0, r3, r2, lsl #3
   42d70:	strheq	fp, [r1], -r4
   42d74:	andeq	ip, r2, lr, asr #17
   42d78:			; <UNDEFINED> instruction: 0x0002c8be
   42d7c:	mvnsmi	lr, sp, lsr #18
   42d80:	movwmi	pc, #38305	; 0x95a1	; <UNPREDICTABLE>
   42d84:	ldmibmi	r3, {r2, r3, r9, sl, lr}
   42d88:	bmi	fe5145e8 <strspn@plt+0xfe4fbbe0>
   42d8c:	addlt	r4, ip, r9, ror r4
   42d90:	strmi	r3, [r7], -r1, lsl #22
   42d94:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   42d98:			; <UNDEFINED> instruction: 0xf04f920b
   42d9c:	blcs	fe8c35a4 <strspn@plt+0xfe8aab9c>
   42da0:	ldm	pc, {r0, r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   42da4:	adcslt	pc, r2, #3
   42da8:	addspl	r9, r5, #624951296	; 0x25400000
   42dac:	subspl	r5, r2, #536870917	; 0x20000005
   42db0:	subspl	r5, r2, #536870917	; 0x20000005
   42db4:	mrclt	0, 2, r6, cr2, cr2, {2}
   42db8:	rsbhi	r8, r0, #96, 4
   42dbc:	rsbhi	r8, r0, #96, 4
   42dc0:	rsbhi	r8, r0, #96, 4
   42dc4:	rsbhi	r5, r0, #536870917	; 0x20000005
   42dc8:	subspl	r8, r2, #536870920	; 0x20000008
   42dcc:	rsbpl	r5, r0, #96, 4
   42dd0:	subspl	r5, r2, #536870917	; 0x20000005
   42dd4:	subspl	r8, r2, #536870917	; 0x20000005
   42dd8:	subspl	r5, r2, #96, 4
   42ddc:	subspl	r5, r2, #536870917	; 0x20000005
   42de0:	subspl	r5, r2, #536870917	; 0x20000005
   42de4:	subsvs	r5, r2, r2, asr r2
   42de8:	subspl	r5, r2, #536870920	; 0x20000008
   42dec:	subspl	r5, r2, #536870917	; 0x20000005
   42df0:	subspl	r5, r2, #536870917	; 0x20000005
   42df4:	subspl	r5, r2, #536870917	; 0x20000005
   42df8:	subspl	r5, r2, #536870917	; 0x20000005
   42dfc:	subspl	r5, r2, #536870917	; 0x20000005
   42e00:	subspl	r5, r2, #536870917	; 0x20000005
   42e04:	subspl	r5, r2, #536870917	; 0x20000005
   42e08:	subspl	r5, r2, #536870917	; 0x20000005
   42e0c:	subspl	r5, r2, #536870917	; 0x20000005
   42e10:	subspl	r5, r2, #536870917	; 0x20000005
   42e14:	addpl	r6, r2, #82	; 0x52
   42e18:	subspl	r5, r2, #536870917	; 0x20000005
   42e1c:	subspl	r5, r2, #536870917	; 0x20000005
   42e20:	subspl	r5, r2, #536870917	; 0x20000005
   42e24:	subspl	r5, r2, #536870917	; 0x20000005
   42e28:	subspl	r5, r2, #536870917	; 0x20000005
   42e2c:	subspl	r5, r2, #536870917	; 0x20000005
   42e30:	subspl	r5, r2, #536870917	; 0x20000005
   42e34:	subspl	r5, r2, #536870917	; 0x20000005
   42e38:	subspl	r5, r2, #536870917	; 0x20000005
   42e3c:	subspl	r5, r2, #536870917	; 0x20000005
   42e40:	subspl	r5, r2, #536870917	; 0x20000005
   42e44:			; <UNDEFINED> instruction: 0x93a5a552
   42e48:	strbcs	r0, [r0, #-147]	; 0xffffff6d
   42e4c:	blmi	18d57e0 <strspn@plt+0x18bcdd8>
   42e50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42e54:	blls	31cec4 <strspn@plt+0x3044bc>
   42e58:			; <UNDEFINED> instruction: 0xf040405a
   42e5c:			; <UNDEFINED> instruction: 0x462880b8
   42e60:	pop	{r2, r3, ip, sp, pc}
   42e64:	stmdavs	r3, {r4, r5, r6, r7, r8, pc}
   42e68:	streq	pc, [r4, #-19]	; 0xffffffed
   42e6c:	stmiavs	r3, {r2, r5, r6, ip, lr, pc}^
   42e70:	ldmdami	fp, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}^
   42e74:	ldrbtmi	sl, [r8], #-3331	; 0xfffff2fd
   42e78:	blx	fee7ee90 <strspn@plt+0xfee66488>
   42e7c:			; <UNDEFINED> instruction: 0x46384631
   42e80:	eorcs	r4, r0, #45088768	; 0x2b00000
   42e84:	blx	feafeeac <strspn@plt+0xfeae64a4>
   42e88:	blle	140ce90 <strspn@plt+0x13f4488>
   42e8c:	tstne	r0, #72, 12	; 0x4800000	; <UNPREDICTABLE>
   42e90:			; <UNDEFINED> instruction: 0xf000429c
   42e94:	strtmi	r8, [r9], -ip, lsl #1
   42e98:			; <UNDEFINED> instruction: 0xf7ff4620
   42e9c:	ldmdami	r1, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   42ea0:	ldrbtmi	r2, [r8], #-1408	; 0xfffffa80
   42ea4:	blx	fe8feebc <strspn@plt+0xfe8e64b4>
   42ea8:			; <UNDEFINED> instruction: 0xf8dfe7d0
   42eac:	stfged	f0, [r3, #-240]	; 0xffffff10
   42eb0:			; <UNDEFINED> instruction: 0x464044f8
   42eb4:	blx	fe6feecc <strspn@plt+0xfe6e64c4>
   42eb8:	ldrtmi	r2, [r2], -r0, lsr #6
   42ebc:	ldrtmi	r9, [r8], -r0, lsl #6
   42ec0:	strls	r2, [r1, #-768]	; 0xfffffd00
   42ec4:	blx	fff7eef6 <strspn@plt+0xfff664ee>
   42ec8:	subsle	r2, r5, r0, lsl #16
   42ecc:	ldr	r2, [sp, r0, lsl #11]!
   42ed0:			; <UNDEFINED> instruction: 0xf0156805
   42ed4:	adcsle	r0, r9, r4, lsl #10
   42ed8:	strcs	r4, [r0, #2116]	; 0x844
   42edc:			; <UNDEFINED> instruction: 0xf0044478
   42ee0:	bmi	11418fc <strspn@plt+0x1128ef4>
   42ee4:			; <UNDEFINED> instruction: 0x46384631
   42ee8:			; <UNDEFINED> instruction: 0xf00a447a
   42eec:			; <UNDEFINED> instruction: 0xe7adfbff
   42ef0:	strcs	r4, [r0, #2112]	; 0x840
   42ef4:			; <UNDEFINED> instruction: 0xf0044478
   42ef8:			; <UNDEFINED> instruction: 0x4631fa79
   42efc:	movwcs	r4, #5688	; 0x1638
   42f00:	rscscc	pc, pc, #79	; 0x4f
   42f04:			; <UNDEFINED> instruction: 0xf9b0f00a
   42f08:	ldmdami	fp!, {r5, r7, r8, r9, sl, sp, lr, pc}
   42f0c:	ldrbtmi	r2, [r8], #-1408	; 0xfffffa80
   42f10:	blx	1b7ef28 <strspn@plt+0x1b66520>
   42f14:			; <UNDEFINED> instruction: 0x46314a39
   42f18:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   42f1c:	blx	ff9fef4e <strspn@plt+0xff9e6546>
   42f20:			; <UNDEFINED> instruction: 0x4631e794
   42f24:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   42f28:	str	r4, [pc, r5, lsl #12]
   42f2c:	strcs	r4, [r0, #2100]	; 0x834
   42f30:			; <UNDEFINED> instruction: 0xf0044478
   42f34:			; <UNDEFINED> instruction: 0xe789fa5b
   42f38:			; <UNDEFINED> instruction: 0xf10d4832
   42f3c:	ldrbtmi	r0, [r8], #-2060	; 0xfffff7f4
   42f40:	blx	157ef58 <strspn@plt+0x1566550>
   42f44:			; <UNDEFINED> instruction: 0x2120462b
   42f48:			; <UNDEFINED> instruction: 0x46384632
   42f4c:	andhi	pc, r4, sp, asr #17
   42f50:			; <UNDEFINED> instruction: 0xf00a9100
   42f54:			; <UNDEFINED> instruction: 0x4605fbb5
   42f58:			; <UNDEFINED> instruction: 0xd1b72800
   42f5c:	tstne	r0, #72, 12	; 0x4800000	; <UNPREDICTABLE>
   42f60:	mlale	lr, ip, r2, r4
   42f64:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   42f68:	blx	107ef80 <strspn@plt+0x1066578>
   42f6c:	andcs	r4, r1, #64, 12	; 0x4000000
   42f70:			; <UNDEFINED> instruction: 0xf00a2111
   42f74:	strb	pc, [r9, -pc, lsl #18]!	; <UNPREDICTABLE>
   42f78:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   42f7c:	blx	dfef94 <strspn@plt+0xde658c>
   42f80:	tstcs	r1, r1, lsl #4
   42f84:			; <UNDEFINED> instruction: 0xf00a4628
   42f88:	strbmi	pc, [r0], -r5, lsl #18	; <UNPREDICTABLE>
   42f8c:	blx	bfefa4 <strspn@plt+0xbe659c>
   42f90:	msrne	CPSR_xc, #72, 12	; 0x4800000
   42f94:			; <UNDEFINED> instruction: 0xf47f429c
   42f98:	ldmdami	sp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   42f9c:			; <UNDEFINED> instruction: 0xf0044478
   42fa0:	stmdage	r7, {r0, r2, r5, r9, fp, ip, sp, lr, pc}
   42fa4:	tstcs	r1, r1, lsl #4
   42fa8:			; <UNDEFINED> instruction: 0xf8f4f00a
   42fac:	ldmdami	r9, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   42fb0:			; <UNDEFINED> instruction: 0xf0044478
   42fb4:			; <UNDEFINED> instruction: 0x4628fa1b
   42fb8:	tstcs	r1, r1, lsl #4
   42fbc:			; <UNDEFINED> instruction: 0xf8eaf00a
   42fc0:	ldmdami	r5, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   42fc4:	ldrbtmi	r9, [r8], #-2311	; 0xfffff6f9
   42fc8:			; <UNDEFINED> instruction: 0xf9eaf004
   42fcc:			; <UNDEFINED> instruction: 0xf7d5e73e
   42fd0:	svclt	0x0000eaf0
   42fd4:	ldrdeq	pc, [r7], -r4
   42fd8:	andeq	r0, r0, r8, asr #4
   42fdc:	andeq	pc, r7, r0, lsl lr	; <UNPREDICTABLE>
   42fe0:	andeq	r3, r4, lr, asr #24
   42fe4:	andeq	sl, r1, r6, ror #29
   42fe8:	andeq	r3, r4, r4, lsl ip
   42fec:	andeq	r3, r4, r8, ror #23
   42ff0:	strdeq	r8, [r1], -r4
   42ff4:	ldrdeq	r3, [r4], -r0
   42ff8:			; <UNDEFINED> instruction: 0x00043bb6
   42ffc:	andeq	r8, r1, r2, asr #21
   43000:	andeq	r6, r2, r4, lsr #28
   43004:	andeq	r3, r4, r6, lsl #23
   43008:			; <UNDEFINED> instruction: 0x0002c5be
   4300c:	andeq	ip, r2, sl, lsr #11
   43010:	andeq	ip, r2, ip, ror r6
   43014:	andeq	ip, r2, r8, lsl #13
   43018:	andeq	ip, r2, r2, ror #12
   4301c:			; <UNDEFINED> instruction: 0x4604b5d0
   43020:	addlt	r6, r2, r6, asr #16
   43024:	stmdbmi	sp, {r2, r3, r9, fp, lr}
   43028:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
   4302c:			; <UNDEFINED> instruction: 0x17f74479
   43030:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   43034:			; <UNDEFINED> instruction: 0xf0046700
   43038:	stmiavs	r2!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   4303c:	stmdami	r9, {r8, sp}
   43040:	stmib	sp, {r3, r8, r9, sp}^
   43044:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   43048:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
   4304c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   43050:			; <UNDEFINED> instruction: 0xf9a6f004
   43054:	ldcllt	0, cr11, [r0, #8]
   43058:	andeq	ip, r2, sl, lsr #14
   4305c:	andeq	pc, r2, r0, lsr #28
   43060:			; <UNDEFINED> instruction: 0x0000fbb4
   43064:	andeq	r1, r2, sl, ror sl
   43068:	andeq	ip, r2, r0, lsl r7
   4306c:	andeq	r3, r4, r6, ror sl
   43070:	stmdbcs	lr!, {r4, r5, r6, r8, sl, ip, sp, pc}^
   43074:	stmdami	sp, {r2, r9, sl, lr}
   43078:	cmncs	lr, r8, lsr #31
   4307c:			; <UNDEFINED> instruction: 0x460d4478
   43080:			; <UNDEFINED> instruction: 0xf9b4f004
   43084:	teqlt	r6, r6, lsr #17
   43088:	stcne	14, cr1, [r0], #420	; 0x1a4
   4308c:	pop	{r0, r9, sp}
   43090:			; <UNDEFINED> instruction: 0xf00a4070
   43094:	stmdami	r6, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, pc}
   43098:			; <UNDEFINED> instruction: 0xf0044478
   4309c:	vfmane.f16	s31, s19, s15	; <UNPREDICTABLE>
   430a0:	ldrtmi	r1, [r2], -r0, ror #25
   430a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   430a8:	ldmdalt	r4!, {r1, r3, ip, sp, lr, pc}^
   430ac:	andeq	ip, r2, ip, ror #13
   430b0:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   430b4:	bmi	1655e18 <strspn@plt+0x163d410>
   430b8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   430bc:			; <UNDEFINED> instruction: 0x460441f0
   430c0:	umulllt	r5, r2, fp, r8
   430c4:			; <UNDEFINED> instruction: 0x460d4855
   430c8:	ldrbtmi	r6, [r8], #-2078	; 0xfffff7e2
   430cc:			; <UNDEFINED> instruction: 0xf98ef004
   430d0:	streq	pc, [r3], -r6
   430d4:	cmple	sl, r2, lsl #28
   430d8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   430dc:			; <UNDEFINED> instruction: 0xf986f004
   430e0:	bmi	1465268 <strspn@plt+0x144c860>
   430e4:	blt	104bcec <strspn@plt+0x10332e4>
   430e8:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   430ec:	bmi	13e78f4 <strspn@plt+0x13ceeec>
   430f0:	smlabbcs	r0, r0, r2, fp
   430f4:	ldrbtmi	r2, [sl], #-770	; 0xfffffcfe
   430f8:	blx	ffe7f134 <strspn@plt+0xffe6672c>
   430fc:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   43100:			; <UNDEFINED> instruction: 0xf974f004
   43104:	strcs	r4, [r0, -sl, asr #20]
   43108:	stmdami	fp, {r1, r3, r6, r8, fp, lr}^
   4310c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   43110:	ldrbtmi	r4, [r8], #-3658	; 0xfffff1b6
   43114:			; <UNDEFINED> instruction: 0xf944f004
   43118:			; <UNDEFINED> instruction: 0xf7f46860
   4311c:	stmdami	r8, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   43120:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   43124:			; <UNDEFINED> instruction: 0xf962f004
   43128:	andeq	pc, ip, #-2147483647	; 0x80000001
   4312c:	ldrtmi	r9, [fp], -r0, lsl #4
   43130:	tstcs	r0, r4, asr #20
   43134:	ldrcc	r9, [r8], -r1, lsl #14
   43138:	stmdbhi	r0!, {r1, r3, r4, r5, r6, sl, lr}
   4313c:	blx	ff5ff178 <strspn@plt+0xff5e6770>
   43140:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   43144:			; <UNDEFINED> instruction: 0xf952f004
   43148:	ldrtmi	r4, [fp], -r0, asr #20
   4314c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   43150:	strls	r9, [r0], -r1, lsl #14
   43154:			; <UNDEFINED> instruction: 0xf00d7aa0
   43158:	ldmdami	sp!, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   4315c:	ldrbtmi	r7, [r8], #-2785	; 0xfffff51f
   43160:			; <UNDEFINED> instruction: 0xf91ef004
   43164:	bllt	1521cf8 <strspn@plt+0x15092f0>
   43168:	pop	{r1, ip, sp, pc}
   4316c:	strdcs	r8, [r2, -r0]
   43170:	stmdane	r0!, {r4, r9, sp}^
   43174:			; <UNDEFINED> instruction: 0xf80ef00a
   43178:	sbcle	r2, r3, r1, lsl #28
   4317c:			; <UNDEFINED> instruction: 0xd1ab2e03
   43180:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   43184:			; <UNDEFINED> instruction: 0xf932f004
   43188:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   4318c:			; <UNDEFINED> instruction: 0xf92ef004
   43190:	bmi	ce5318 <strspn@plt+0xccc910>
   43194:	blt	104b59c <strspn@plt+0x1032b94>
   43198:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   4319c:	bmi	c679a4 <strspn@plt+0xc4ef9c>
   431a0:	movwls	fp, #4736	; 0x1280
   431a4:	ldrbtmi	r2, [sl], #-770	; 0xfffffcfe
   431a8:	blx	fe87f1e4 <strspn@plt+0xfe8667dc>
   431ac:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   431b0:			; <UNDEFINED> instruction: 0xf91cf004
   431b4:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   431b8:			; <UNDEFINED> instruction: 0xf918f004
   431bc:	stmdami	fp!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   431c0:			; <UNDEFINED> instruction: 0xf0044478
   431c4:	bvc	ff941618 <strspn@plt+0xff928c10>
   431c8:			; <UNDEFINED> instruction: 0xf8dfb1eb
   431cc:	stccc	0, cr8, [r1, #-656]	; 0xfffffd70
   431d0:			; <UNDEFINED> instruction: 0xf06f192e
   431d4:			; <UNDEFINED> instruction: 0xf104070a
   431d8:	blne	100460c <strspn@plt+0xfebc04>
   431dc:	strd	r4, [fp], -r8
   431e0:	svcne	0x0001f815
   431e4:			; <UNDEFINED> instruction: 0xf8dcf004
   431e8:	ldmdbne	fp!, {r1, r5, r6, r7, r9, fp, ip, sp, lr}^
   431ec:	addsmi	r4, sl, #2162688	; 0x210000
   431f0:	stmdble	r8, {r3, r4, r5, r6, sl, lr}
   431f4:			; <UNDEFINED> instruction: 0xf8faf004
   431f8:	strbmi	r4, [r0], -lr, lsr #5
   431fc:	ldmdami	lr, {r4, r5, r6, r7, r8, ip, lr, pc}
   43200:			; <UNDEFINED> instruction: 0xf0044478
   43204:	ldmdami	sp, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   43208:	andlt	r4, r2, r8, ror r4
   4320c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   43210:	stmialt	ip!, {r2, ip, sp, lr, pc}^
   43214:	andeq	pc, r7, r8, lsr #23
   43218:	andeq	r0, r0, ip, ror #4
   4321c:	andeq	ip, r2, lr, lsr #13
   43220:	andeq	sl, r2, lr, asr #6
   43224:	andeq	pc, r6, r2, asr pc	; <UNPREDICTABLE>
   43228:	strheq	ip, [r1], -r6
   4322c:	andeq	r0, r2, r6, lsl ip
   43230:	andeq	ip, r2, ip, ror r6
   43234:			; <UNDEFINED> instruction: 0x000439b6
   43238:	andeq	pc, r0, sl, ror #22
   4323c:	andeq	pc, r6, ip, lsl pc	; <UNPREDICTABLE>
   43240:	andeq	ip, r2, r2, ror r6
   43244:	andeq	r8, r2, r0, lsl #7
   43248:	andeq	ip, r2, r2, ror #12
   4324c:	andeq	fp, r1, r2, lsr pc
   43250:	andeq	ip, r2, r6, asr r6
   43254:	andeq	r4, r1, sl, lsl r0
   43258:	muleq	r2, lr, r2
   4325c:	andeq	pc, r6, r2, lsr #29
   43260:	andeq	ip, r1, r6
   43264:	andeq	r0, r2, r6, ror #22
   43268:	andeq	ip, r2, r6, lsl #17
   4326c:	andeq	ip, r2, r4, lsl #12
   43270:	strdeq	ip, [r2], -r8
   43274:	ldrdeq	r3, [r4], -r4
   43278:	andeq	pc, r0, ip, lsl #31
   4327c:	andeq	r4, r2, r4, ror #3
   43280:	ldrbmi	lr, [r0, sp, lsr #18]!
   43284:	bmi	e54aa4 <strspn@plt+0xe3c09c>
   43288:	ldmdbmi	r8!, {r1, r7, ip, sp, pc}
   4328c:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   43290:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43294:			; <UNDEFINED> instruction: 0xf884f004
   43298:	bmi	e15f78 <strspn@plt+0xdfd570>
   4329c:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   432a0:			; <UNDEFINED> instruction: 0xf0036823
   432a4:	blcs	c3eb8 <strspn@plt+0xab4b0>
   432a8:	ldmdahi	r1!, {r0, r1, r2, r6, r8, ip, lr, pc}^
   432ac:	blt	1295380 <strspn@plt+0x127c978>
   432b0:	addlt	r4, r9, #120, 8	; 0x78000000
   432b4:			; <UNDEFINED> instruction: 0xf874f004
   432b8:			; <UNDEFINED> instruction: 0xf0036823
   432bc:	blcs	103ed0 <strspn@plt+0xeb4c8>
   432c0:	ldmdavs	r1!, {r2, r3, r6, ip, lr, pc}^
   432c4:	ldrbvc	pc, [r7, #1615]!	; 0x64f	; <UNPREDICTABLE>
   432c8:			; <UNDEFINED> instruction: 0xf6cf482d
   432cc:	blt	2a0ad0 <strspn@plt+0x2880c8>
   432d0:	ldrsbtge	pc, [r0], pc	; <UNPREDICTABLE>
   432d4:			; <UNDEFINED> instruction: 0xf8df4478
   432d8:			; <UNDEFINED> instruction: 0xf00490b0
   432dc:			; <UNDEFINED> instruction: 0xf8dff861
   432e0:			; <UNDEFINED> instruction: 0xf64f80ac
   432e4:			; <UNDEFINED> instruction: 0xf6cf77f8
   432e8:	ldrbtmi	r7, [sl], #2047	; 0x7ff
   432ec:	ldrbtmi	r1, [r9], #2989	; 0xbad
   432f0:	ldrbtmi	r1, [r8], #3007	; 0xbbf
   432f4:	streq	pc, [r8], #-262	; 0xfffffefa
   432f8:	blcs	c1350 <strspn@plt+0xa8948>
   432fc:	stmdami	r4!, {r0, r6, r9, sl, lr}
   43300:	ldrbtmi	r4, [r8], #-741	; 0xfffffd1b
   43304:			; <UNDEFINED> instruction: 0xf004d014
   43308:	ldmdbne	fp!, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
   4330c:	mvnsle	r2, r6, lsl #22
   43310:			; <UNDEFINED> instruction: 0x21007bb0
   43314:	movwcs	r4, #10783	; 0x2a1f
   43318:	smlabteq	r0, sp, r9, lr
   4331c:	ldmdbmi	lr, {r1, r3, r4, r5, r6, sl, lr}
   43320:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
   43324:			; <UNDEFINED> instruction: 0xf0044478
   43328:	andlt	pc, r2, fp, lsr r8	; <UNPREDICTABLE>
   4332c:			; <UNDEFINED> instruction: 0x87f0e8bd
   43330:			; <UNDEFINED> instruction: 0x46484651
   43334:			; <UNDEFINED> instruction: 0xf834f004
   43338:	ldrdcs	lr, [r2, -lr]
   4333c:	ldmdane	r0!, {r4, r9, sp}^
   43340:			; <UNDEFINED> instruction: 0xff28f009
   43344:			; <UNDEFINED> instruction: 0xf0036823
   43348:	blcs	83f5c <strspn@plt+0x6b554>
   4334c:	blcs	137638 <strspn@plt+0x11ec30>
   43350:	ldmdami	r3, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
   43354:			; <UNDEFINED> instruction: 0xf0044478
   43358:	str	pc, [r6, r3, lsr #16]!
   4335c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   43360:			; <UNDEFINED> instruction: 0xf81ef004
   43364:	svclt	0x0000e7ad
   43368:	andeq	ip, r2, lr, asr #10
   4336c:			; <UNDEFINED> instruction: 0x0002fbbc
   43370:	andeq	pc, r0, sl, ror #19
   43374:	andeq	pc, r7, r4, asr #19
   43378:	andeq	r0, r0, ip, ror #4
   4337c:	andeq	r0, r2, r4, ror #10
   43380:	andeq	ip, r2, r4, lsl r5
   43384:	andeq	pc, r2, r2, ror #22
   43388:	andeq	ip, r2, r6, lsr #10
   4338c:	ldrdeq	r3, [r4], -r2
   43390:	andeq	ip, r2, r2, lsl r5
   43394:	andeq	ip, r2, r0, lsl #10
   43398:	andeq	ip, r2, r6, lsl #10
   4339c:	muleq	r2, ip, r7
   433a0:	andeq	r3, r1, r8, asr #28
   433a4:	ldrdeq	ip, [r2], -lr
   433a8:	ldrbmi	lr, [r0, sp, lsr #18]!
   433ac:	ldcmi	15, cr1, [r4, #44]!	; 0x2c
   433b0:	strmi	fp, [lr], -r2, lsl #1
   433b4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   433b8:	stmdale	ip, {r1, r3, r8, r9, fp, sp}
   433bc:			; <UNDEFINED> instruction: 0xf013e8df
   433c0:	andeq	r0, fp, r7, lsl r0
   433c4:	andeq	r0, fp, r7, lsl r0
   433c8:	andeq	r0, fp, pc, asr #1
   433cc:	ldrdeq	r0, [fp], -r8
   433d0:	andeq	r0, fp, r2, lsr #32
   433d4:	stmiami	fp!, {r1, r5}
   433d8:			; <UNDEFINED> instruction: 0xf0044478
   433dc:	cdpne	8, 11, cr15, cr1, cr7, {0}
   433e0:	andcs	r1, r0, #160, 24	; 0xa000
   433e4:	pop	{r1, ip, sp, pc}
   433e8:			; <UNDEFINED> instruction: 0xf00947f0
   433ec:	stmdahi	r1, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, pc}^
   433f0:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
   433f4:			; <UNDEFINED> instruction: 0xffd4f003
   433f8:			; <UNDEFINED> instruction: 0xf0002e06
   433fc:	andlt	r8, r2, sl, lsr #2
   43400:			; <UNDEFINED> instruction: 0x87f0e8bd
   43404:			; <UNDEFINED> instruction: 0x9002f8b0
   43408:	stmiami	r0!, {r8, r9, sp}
   4340c:			; <UNDEFINED> instruction: 0x464a4478
   43410:			; <UNDEFINED> instruction: 0xf00d3030
   43414:			; <UNDEFINED> instruction: 0x4607f87f
   43418:			; <UNDEFINED> instruction: 0xf0002800
   4341c:	ldmibmi	ip, {r5, r6, r7, pc}
   43420:	ldrbtmi	r4, [r9], #-2204	; 0xfffff764
   43424:			; <UNDEFINED> instruction: 0xf0034478
   43428:	blmi	fe74331c <strspn@plt+0xfe72a914>
   4342c:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   43430:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   43434:	svclt	0x00082b02
   43438:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4343c:	ldmmi	r7, {r0, r4, ip, lr, pc}
   43440:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   43444:			; <UNDEFINED> instruction: 0xffacf003
   43448:			; <UNDEFINED> instruction: 0xf003682b
   4344c:	blcs	84060 <strspn@plt+0x6b658>
   43450:	blcs	1374c0 <strspn@plt+0x11eab8>
   43454:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   43458:	ldmmi	r1, {r0, r1, r8, ip, lr, pc}
   4345c:			; <UNDEFINED> instruction: 0xf0034478
   43460:	svccs	0x0000ffc5
   43464:	addshi	pc, r2, r0
   43468:			; <UNDEFINED> instruction: 0xf0034638
   4346c:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   43470:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   43474:	svclt	0x000c2b03
   43478:			; <UNDEFINED> instruction: 0xf0082300
   4347c:	ldmdblt	fp, {r0, r8, r9}
   43480:	ldrbtmi	r4, [r8], #-2184	; 0xfffff778
   43484:			; <UNDEFINED> instruction: 0xffb2f003
   43488:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
   4348c:			; <UNDEFINED> instruction: 0xffaef003
   43490:	stcne	8, cr4, [r1, #-536]!	; 0xfffffde8
   43494:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
   43498:	blx	ff081470 <strspn@plt+0xff068a68>
   4349c:			; <UNDEFINED> instruction: 0x900af8b4
   434a0:	movwcs	r4, #2179	; 0x883
   434a4:			; <UNDEFINED> instruction: 0x464a4478
   434a8:			; <UNDEFINED> instruction: 0xf00d303c
   434ac:	stmibmi	r1, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
   434b0:	svceq	0x003ff1b9
   434b4:	svclt	0x00944479
   434b8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   434bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   434c0:	ldmdami	sp!, {r0, r1, r2, r9, sl, lr}^
   434c4:	svclt	0x00182f00
   434c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   434cc:			; <UNDEFINED> instruction: 0xf0034478
   434d0:	stmdavs	fp!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   434d4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   434d8:	svclt	0x00142b02
   434dc:			; <UNDEFINED> instruction: 0xf0082300
   434e0:	blcs	440ec <strspn@plt+0x2b6e4>
   434e4:	ldmdami	r5!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}^
   434e8:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   434ec:			; <UNDEFINED> instruction: 0xff58f003
   434f0:			; <UNDEFINED> instruction: 0xf003682b
   434f4:	blcs	84108 <strspn@plt+0x6b700>
   434f8:	blcs	137564 <strspn@plt+0x11eb5c>
   434fc:	movwcs	fp, #3852	; 0xf0c
   43500:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   43504:	cmple	sl, r0, lsl #22
   43508:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
   4350c:			; <UNDEFINED> instruction: 0xff6ef003
   43510:			; <UNDEFINED> instruction: 0xf0002f00
   43514:			; <UNDEFINED> instruction: 0x46388096
   43518:			; <UNDEFINED> instruction: 0xff68f003
   4351c:			; <UNDEFINED> instruction: 0xf003682b
   43520:	blcs	104134 <strspn@plt+0xeb72c>
   43524:	stmdami	r7!, {r0, r1, r8, ip, lr, pc}^
   43528:			; <UNDEFINED> instruction: 0xf0034478
   4352c:	stmdami	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   43530:			; <UNDEFINED> instruction: 0xf0034478
   43534:	mcrcs	15, 0, pc, cr14, cr11, {2}	; <UNPREDICTABLE>
   43538:	svcge	0x0061f47f
   4353c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
   43540:			; <UNDEFINED> instruction: 0xff54f003
   43544:	bmi	1915ad4 <strspn@plt+0x18fd0cc>
   43548:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   4354c:	ldrbtmi	r3, [sl], #-328	; 0xfffffeb8
   43550:	movwne	lr, #2509	; 0x9cd
   43554:	blvc	84b95c <strspn@plt+0x832f54>
   43558:			; <UNDEFINED> instruction: 0xf8c8f00d
   4355c:	stcne	7, cr14, [r1], {79}	; 0x4f
   43560:	andcs	r4, r6, #6094848	; 0x5d0000
   43564:	andlt	r4, r2, r8, ror r4
   43568:			; <UNDEFINED> instruction: 0x47f0e8bd
   4356c:	blt	1601544 <strspn@plt+0x15e8b3c>
   43570:	ldmdami	sl, {r0, r7, sl, fp, ip}^
   43574:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
   43578:	blx	1481550 <strspn@plt+0x1468b48>
   4357c:	bvc	8956e4 <strspn@plt+0x87ccdc>
   43580:	andlt	r4, r2, r8, ror r4
   43584:			; <UNDEFINED> instruction: 0x47f0e8bd
   43588:	svclt	0x000af003
   4358c:	beq	fe07fc38 <strspn@plt+0xfe067230>
   43590:	vshll.u8	<illegal reg q7.5>, d15, #2
   43594:	stmdble	r7, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}^
   43598:	svcpl	0x0080f5b9
   4359c:	bmi	14b9b4c <strspn@plt+0x14a1144>
   435a0:	vmin.s8	d20, d1, d27
   435a4:	tstcs	r0, r1
   435a8:			; <UNDEFINED> instruction: 0xf00e447a
   435ac:	stmdami	lr, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   435b0:	orrpl	pc, r0, r9, lsr #11
   435b4:	ldrbtmi	r3, [r8], #-2305	; 0xfffff6ff
   435b8:	cdp2	0, 15, cr15, cr2, cr3, {0}
   435bc:	svccs	0x0000e757
   435c0:	bmi	12f7c6c <strspn@plt+0x12df264>
   435c4:	subcs	r2, r0, r0, lsl #6
   435c8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   435cc:			; <UNDEFINED> instruction: 0xf9c4f00e
   435d0:			; <UNDEFINED> instruction: 0xf1a94847
   435d4:	ldrbtmi	r0, [r8], #-320	; 0xfffffec0
   435d8:	cdp2	0, 14, cr15, cr2, cr3, {0}
   435dc:			; <UNDEFINED> instruction: 0xf5b9e79e
   435e0:			; <UNDEFINED> instruction: 0xf1a95f80
   435e4:	svclt	0x00940380
   435e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   435ec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   435f0:	svclt	0x00982b7f
   435f4:	stmdaeq	r1, {r3, r6, ip, sp, lr, pc}
   435f8:	svceq	0x0000f1b8
   435fc:	svcge	0x000ff47f
   43600:	ldmdami	sp!, {r2, r3, r4, r5, r8, fp, lr}
   43604:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43608:	cdp2	0, 12, cr15, cr10, cr3, {0}
   4360c:			; <UNDEFINED> instruction: 0x4649483b
   43610:			; <UNDEFINED> instruction: 0xf0034478
   43614:	blmi	883130 <strspn@plt+0x86a728>
   43618:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   4361c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   43620:			; <UNDEFINED> instruction: 0xf47f2b01
   43624:			; <UNDEFINED> instruction: 0xe72faf1a
   43628:			; <UNDEFINED> instruction: 0x463b4a35
   4362c:	smlabbcs	r0, r0, r0, r2
   43630:			; <UNDEFINED> instruction: 0xf00e447a
   43634:	ldmdami	r3!, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   43638:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   4363c:	cdp2	0, 11, cr15, cr0, cr3, {0}
   43640:			; <UNDEFINED> instruction: 0xf1b8e715
   43644:			; <UNDEFINED> instruction: 0xd1bc0f00
   43648:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   4364c:	cdp2	0, 12, cr15, cr14, cr3, {0}
   43650:	stmdami	lr!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   43654:			; <UNDEFINED> instruction: 0xf0034478
   43658:	pushmi	{r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   4365c:	movwcs	r4, #2605	; 0xa2d
   43660:			; <UNDEFINED> instruction: 0x31244479
   43664:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   43668:	mrscs	r1, LR_irq
   4366c:			; <UNDEFINED> instruction: 0xf00d88a0
   43670:			; <UNDEFINED> instruction: 0xe6c4f83d
   43674:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   43678:	cdp2	0, 11, cr15, cr8, cr3, {0}
   4367c:	svclt	0x0000e6f7
   43680:	andeq	pc, r7, sl, lsr #17
   43684:	andeq	ip, r2, r0, ror #10
   43688:	andeq	ip, r2, sl, lsr r4
   4368c:	andeq	pc, r6, r0, lsr ip	; <UNPREDICTABLE>
   43690:	andeq	ip, r2, r2, lsr #10
   43694:	andeq	ip, r2, r4, asr #9
   43698:	andeq	r0, r0, ip, ror #4
   4369c:	andeq	pc, r2, r2, lsr r5	; <UNPREDICTABLE>
   436a0:	andeq	r3, r1, r0, asr #26
   436a4:			; <UNDEFINED> instruction: 0x0002c5ba
   436a8:	andeq	r0, r2, sl, lsl #17
   436ac:	andeq	ip, r2, r6, lsr r4
   436b0:	muleq	r6, r8, fp
   436b4:	andeq	ip, r2, r8, lsr #8
   436b8:	andeq	ip, r2, ip, lsl r4
   436bc:	andeq	pc, r2, sl, lsl #9
   436c0:	muleq	r1, r2, ip
   436c4:	andeq	ip, r2, r4, lsl r5
   436c8:	andeq	r0, r2, r4, ror #15
   436cc:	ldrdeq	ip, [r2], -sl
   436d0:	strdeq	pc, [r6], -r2
   436d4:	ldrdeq	ip, [r2], -lr
   436d8:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   436dc:	strdeq	ip, [r2], -r6
   436e0:	strdeq	ip, [r2], -r8
   436e4:	andeq	ip, r2, r0, lsl #6
   436e8:	andeq	ip, r2, sl, ror #5
   436ec:	andeq	ip, r2, sl, lsr #6
   436f0:	andeq	ip, r2, sl, asr #5
   436f4:	andeq	ip, r2, r0, asr #6
   436f8:	andeq	ip, r2, r2, ror #5
   436fc:	andeq	pc, r2, r4, ror #6
   43700:	andeq	ip, r2, r8, asr r2
   43704:	andeq	ip, r2, r6, ror #4
   43708:			; <UNDEFINED> instruction: 0x0002c2be
   4370c:	andeq	ip, r2, ip, ror #3
   43710:	ldrdeq	pc, [r6], -ip
   43714:	andeq	ip, r2, ip, ror #3
   43718:	andeq	ip, r2, r6, asr #4
   4371c:	mvnsmi	lr, sp, lsr #18
   43720:	bmi	1395168 <strspn@plt+0x137c760>
   43724:	blmi	1394fa0 <strspn@plt+0x137c598>
   43728:	ldrbtmi	r2, [sl], #-2050	; 0xfffff7fe
   4372c:	addlt	r4, lr, ip, asr #28
   43730:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   43734:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   43738:			; <UNDEFINED> instruction: 0xf04f930d
   4373c:	suble	r0, r5, r0, lsl #6
   43740:			; <UNDEFINED> instruction: 0xd12c280a
   43744:			; <UNDEFINED> instruction: 0x232eac01
   43748:			; <UNDEFINED> instruction: 0xf7d54622
   4374c:	teqlt	r0, #32, 18	; 0x80000
   43750:	ldmpl	r6!, {r2, r6, r8, r9, fp, lr}^
   43754:			; <UNDEFINED> instruction: 0xf0036833
   43758:	blcs	c436c <strspn@plt+0xab964>
   4375c:			; <UNDEFINED> instruction: 0xb125d011
   43760:	strtmi	r4, [r9], -r1, asr #16
   43764:			; <UNDEFINED> instruction: 0xf0034478
   43768:			; <UNDEFINED> instruction: 0x4641fe1b
   4376c:	andscs	r4, r0, #56, 12	; 0x3800000
   43770:	ldc2	0, cr15, [r0, #-36]	; 0xffffffdc
   43774:			; <UNDEFINED> instruction: 0xf0036833
   43778:	blcs	8438c <strspn@plt+0x6b984>
   4377c:	blcs	137894 <strspn@plt+0x11ee8c>
   43780:	qsublt	sp, sl, r5
   43784:			; <UNDEFINED> instruction: 0xf0036833
   43788:	blcs	c439c <strspn@plt+0xab994>
   4378c:	ldmdbmi	r7!, {r0, r3, r4, r6, ip, lr, pc}
   43790:	ldmdami	r7!, {r1, r5, r9, sl, lr}
   43794:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43798:	cdp2	0, 0, cr15, cr2, cr3, {0}
   4379c:			; <UNDEFINED> instruction: 0xb125e02f
   437a0:			; <UNDEFINED> instruction: 0x46294834
   437a4:			; <UNDEFINED> instruction: 0xf0034478
   437a8:			; <UNDEFINED> instruction: 0x4641fdfb
   437ac:	andscs	r4, r0, #56, 12	; 0x3800000
   437b0:	ldc2l	0, cr15, [r0], #36	; 0x24
   437b4:	bmi	c4b7bc <strspn@plt+0xc32db4>
   437b8:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   437bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   437c0:	subsmi	r9, sl, sp, lsl #22
   437c4:	andlt	sp, lr, r6, asr #2
   437c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   437cc:			; <UNDEFINED> instruction: 0x232eac01
   437d0:			; <UNDEFINED> instruction: 0xf7d54622
   437d4:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
   437d8:			; <UNDEFINED> instruction: 0xb125d0e1
   437dc:	strtmi	r4, [r9], -r7, lsr #16
   437e0:			; <UNDEFINED> instruction: 0xf0034478
   437e4:	blmi	842f60 <strspn@plt+0x82a558>
   437e8:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   437ec:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   437f0:	tstle	fp, r2, lsl #22
   437f4:	strtmi	r4, [r1], -r2, lsr #16
   437f8:			; <UNDEFINED> instruction: 0xf0034478
   437fc:	ldmdavs	r3!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   43800:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   43804:	andsle	r2, r2, r3, lsl #22
   43808:	ldrb	r2, [r4, r1]
   4380c:	ldrtmi	r4, [r8], -r1, asr #12
   43810:			; <UNDEFINED> instruction: 0xf0092210
   43814:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   43818:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   4381c:	rscsle	r2, r3, r1, lsl #22
   43820:	mvnle	r2, r3, lsl #22
   43824:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   43828:	stc2l	0, cr15, [r0, #12]!
   4382c:	ldmdami	r6, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   43830:			; <UNDEFINED> instruction: 0xf0034478
   43834:	ubfx	pc, fp, #27, #8
   43838:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   4383c:	ldc2l	0, cr15, [r6, #12]
   43840:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   43844:	ldmdami	r3, {r0, r1, r3, r5, r9, sl, lr}
   43848:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   4384c:			; <UNDEFINED> instruction: 0xf0034478
   43850:	ldrb	pc, [r4, r7, lsr #27]	; <UNPREDICTABLE>
   43854:	mcr	7, 5, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   43858:	andeq	pc, r7, r6, lsr r5	; <UNPREDICTABLE>
   4385c:	andeq	r0, r0, r8, asr #4
   43860:	andeq	pc, r7, ip, lsr #10
   43864:	andeq	r0, r0, ip, ror #4
   43868:	andeq	ip, r2, r8, ror #3
   4386c:	andeq	ip, r2, ip, asr #3
   43870:	strdeq	ip, [r2], -r2
   43874:	andeq	ip, r2, r8, lsr #3
   43878:	andeq	pc, r7, r6, lsr #9
   4387c:	andeq	ip, r2, ip, ror #2
   43880:	andeq	ip, r2, r8, asr r1
   43884:	andeq	r3, r1, r6, ror r9
   43888:	andeq	ip, r2, ip, lsl #4
   4388c:	andeq	r3, r1, r2, ror #18
   43890:	andeq	ip, r2, r6, lsl r1
   43894:	andeq	ip, r2, r0, lsr #2
   43898:			; <UNDEFINED> instruction: 0x460eb570
   4389c:	strmi	r4, [r4], -r9, asr #20
   438a0:	addlt	r4, r2, r9, asr #18
   438a4:	ldrbtmi	r4, [sl], #-2121	; 0xfffff7b7
   438a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   438ac:	ldc2l	0, cr15, [r8, #-12]!
   438b0:	bmi	12565d4 <strspn@plt+0x123dbcc>
   438b4:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   438b8:			; <UNDEFINED> instruction: 0xf003682b
   438bc:	blcs	c44d0 <strspn@plt+0xabac8>
   438c0:	stmdahi	r1!, {r2, r4, r6, r8, ip, lr, pc}^
   438c4:	blt	12959dc <strspn@plt+0x127cfd4>
   438c8:	addlt	r4, r9, #120, 8	; 0x78000000
   438cc:	stc2l	0, cr15, [r8, #-12]!
   438d0:			; <UNDEFINED> instruction: 0xf003682b
   438d4:	blcs	1044e8 <strspn@plt+0xebae0>
   438d8:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
   438dc:			; <UNDEFINED> instruction: 0xf0034478
   438e0:	stmdavs	fp!, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   438e4:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   438e8:	cmple	r0, r2, lsl #22
   438ec:	ldmdami	ip!, {r0, r5, r6, fp, sp, lr}
   438f0:	ldrbtmi	fp, [r8], #-2569	; 0xfffff5f7
   438f4:	ldc2l	0, cr15, [r4, #-12]
   438f8:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   438fc:	ldc2l	0, cr15, [r0, #-12]
   43900:			; <UNDEFINED> instruction: 0xf1044b39
   43904:	andscs	r0, r0, #8, 2
   43908:	andcs	r4, sl, fp, ror r4
   4390c:			; <UNDEFINED> instruction: 0xff06f7ff
   43910:	ldcle	14, cr2, [fp, #-96]	; 0xffffffa0
   43914:	vadd.i8	d22, d28, d17
   43918:	vcge.s8	q8, q12, <illegal reg q15.5>
   4391c:	strdmi	r0, [fp], -lr
   43920:	mulsle	r5, r3, r2
   43924:	blcs	221b8 <strspn@plt+0x97b0>
   43928:	bvc	1937d40 <strspn@plt+0x191f338>
   4392c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   43930:	andle	r2, sp, r2, lsl #22
   43934:	smlatbcs	r0, r3, r9, r6
   43938:	stmdami	sp!, {r2, r3, r5, r9, fp, lr}
   4393c:	smlabtcc	r0, sp, r9, lr
   43940:	stmdbmi	ip!, {r1, r3, r4, r5, r6, sl, lr}
   43944:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   43948:	stc2	0, cr15, [sl, #-12]!
   4394c:	ldcllt	0, cr11, [r0, #-8]!
   43950:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
   43954:	ldrbtmi	r4, [sl], #-2090	; 0xfffff7d6
   43958:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4395c:	stc2	0, cr15, [r0, #-12]!
   43960:	andlt	r6, r2, r0, lsr #19
   43964:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   43968:	svclt	0x000cf7f3
   4396c:	andscs	r2, r0, #-2147483648	; 0x80000000
   43970:			; <UNDEFINED> instruction: 0xf0091860
   43974:	stmdavs	fp!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   43978:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   4397c:	adcle	r2, ip, r1, lsl #22
   43980:	orrsle	r2, lr, r3, lsl #22
   43984:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   43988:	stc2	0, cr15, [sl, #-12]
   4398c:			; <UNDEFINED> instruction: 0x2104e799
   43990:	stmdane	r0!, {r4, r9, sp}^
   43994:	blx	fffff9c2 <strspn@plt+0xfffe6fba>
   43998:			; <UNDEFINED> instruction: 0xf003682b
   4399c:	blcs	1045b0 <strspn@plt+0xebba8>
   439a0:	stmdavs	r1!, {r3, r8, ip, lr, pc}^
   439a4:	blt	295a0c <strspn@plt+0x27d004>
   439a8:			; <UNDEFINED> instruction: 0xf0034478
   439ac:	stmdavs	fp!, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   439b0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   439b4:	orrsle	r2, pc, r2, lsl #22
   439b8:	ldmdami	r4, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
   439bc:			; <UNDEFINED> instruction: 0xf0034478
   439c0:	str	pc, [sl, pc, ror #25]
   439c4:	strdeq	ip, [r2], -r6
   439c8:	andeq	pc, r2, r4, lsr #11
   439cc:	ldrdeq	pc, [r0], -r2
   439d0:	andeq	pc, r7, ip, lsr #7
   439d4:	andeq	r0, r0, ip, ror #4
   439d8:	andeq	pc, r1, ip, asr #30
   439dc:	andeq	ip, r2, ip, asr #1
   439e0:	ldrdeq	ip, [r2], -lr
   439e4:	andeq	r3, r4, sl, asr #3
   439e8:	ldrdeq	ip, [r2], -r4
   439ec:	andeq	ip, r2, r8, lsr #1
   439f0:	andeq	pc, r0, r8, asr #5
   439f4:	andeq	r3, r4, lr, ror r1
   439f8:	muleq	r2, r2, r0
   439fc:	andeq	r3, r4, ip, ror #2
   43a00:	andeq	pc, r0, r2, lsr #6
   43a04:	andeq	r3, r1, r6, lsl r8
   43a08:	andeq	ip, r2, r4, lsl r0
   43a0c:	andeq	ip, r2, r0, lsl #1
   43a10:			; <UNDEFINED> instruction: 0x4604b570
   43a14:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
   43a18:	ldrbtmi	r4, [sl], #-2080	; 0xfffff7e0
   43a1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43a20:	ldc2	0, cr15, [lr], #12
   43a24:	bmi	8166a4 <strspn@plt+0x7fdc9c>
   43a28:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   43a2c:			; <UNDEFINED> instruction: 0xf003682b
   43a30:	blcs	c4644 <strspn@plt+0xabc3c>
   43a34:	stmdahi	r1!, {r3, r4, r8, ip, lr, pc}^
   43a38:	blt	1295aac <strspn@plt+0x127d0a4>
   43a3c:	addlt	r4, r9, #120, 8	; 0x78000000
   43a40:	stc2	0, cr15, [lr], #12
   43a44:			; <UNDEFINED> instruction: 0xf003682b
   43a48:	blcs	10465c <strspn@plt+0xebc54>
   43a4c:	ldmdami	r7, {r0, r2, r3, r4, ip, lr, pc}
   43a50:			; <UNDEFINED> instruction: 0xf0034478
   43a54:	blmi	602cf0 <strspn@plt+0x5ea2e8>
   43a58:	andcs	r1, r4, #2112	; 0x840
   43a5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   43a60:	andcs	r4, r2, fp, ror r4
   43a64:	mrclt	7, 2, APSR_nzcv, cr10, cr15, {7}
   43a68:	andscs	r2, r0, #-2147483648	; 0x80000000
   43a6c:			; <UNDEFINED> instruction: 0xf0091860
   43a70:	stmdavs	fp!, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   43a74:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   43a78:	rscle	r2, r8, r1, lsl #22
   43a7c:	bicsle	r2, sl, r3, lsl #22
   43a80:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   43a84:	stc2	0, cr15, [ip], {3}
   43a88:	stmdami	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   43a8c:			; <UNDEFINED> instruction: 0xf0034478
   43a90:	ldrb	pc, [ip, r7, lsl #25]	; <UNPREDICTABLE>
   43a94:	ldrdeq	fp, [r2], -lr
   43a98:	andeq	pc, r2, r0, lsr r4	; <UNPREDICTABLE>
   43a9c:	andeq	pc, r0, lr, asr r2	; <UNPREDICTABLE>
   43aa0:	andeq	pc, r7, r8, lsr r2	; <UNPREDICTABLE>
   43aa4:	andeq	r0, r0, ip, ror #4
   43aa8:	ldrdeq	pc, [r1], -r8
   43aac:	andeq	r3, r4, r4, ror r0
   43ab0:	andeq	fp, r2, r4, lsr #31
   43ab4:	andeq	r3, r1, sl, lsl r7
   43ab8:			; <UNDEFINED> instruction: 0x0002bfb0
   43abc:	mvnsmi	lr, #737280	; 0xb4000
   43ac0:	bmi	a55320 <strspn@plt+0xa3c918>
   43ac4:	blmi	a5533c <strspn@plt+0xa3c934>
   43ac8:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   43acc:	svcls	0x000e2c02
   43ad0:	ldmpl	r3, {r0, r7, r9, sl, lr}^
   43ad4:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   43ad8:			; <UNDEFINED> instruction: 0xf04f9305
   43adc:	eorle	r0, lr, r0, lsl #6
   43ae0:	svclt	0x00082c0a
   43ae4:	ldmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   43ae8:	ldrmi	sp, [r0, #273]!	; 0x111
   43aec:	cdpge	8, 0, cr13, cr1, cr15, {0}
   43af0:	strbmi	r4, [r2], -r8, asr #12
   43af4:	ldrtmi	r4, [r3], -r9, lsr #12
   43af8:	ldc2l	0, cr15, [r0], #-28	; 0xffffffe4
   43afc:	blle	90db04 <strspn@plt+0x8f50fc>
   43b00:			; <UNDEFINED> instruction: 0x4642463b
   43b04:			; <UNDEFINED> instruction: 0x46204631
   43b08:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   43b0c:			; <UNDEFINED> instruction: 0xb127e00c
   43b10:			; <UNDEFINED> instruction: 0x46394816
   43b14:			; <UNDEFINED> instruction: 0xf0034478
   43b18:	ldrtmi	pc, [r2], -r3, asr #24	; <UNPREDICTABLE>
   43b1c:	strbmi	r4, [r8], -r9, lsr #12
   43b20:			; <UNDEFINED> instruction: 0xf0092310
   43b24:	andcs	pc, r0, r1, lsr #23
   43b28:	blmi	416374 <strspn@plt+0x3fd96c>
   43b2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43b30:	blls	19dba0 <strspn@plt+0x185198>
   43b34:	tstle	r3, sl, asr r0
   43b38:	pop	{r0, r1, r2, ip, sp, pc}
   43b3c:			; <UNDEFINED> instruction: 0xf04f83f0
   43b40:	ldrmi	r0, [r0, #2052]!	; 0x804
   43b44:	ubfx	sp, r3, #19, #3
   43b48:	stmdami	sl, {r0, r1, r2, r5, r8, ip, sp, pc}
   43b4c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   43b50:	stc2	0, cr15, [r6], #-12
   43b54:	tstcs	r0, r8, lsr #12
   43b58:	cdp2	0, 1, cr15, cr14, cr8, {0}
   43b5c:	strb	r2, [r3, r0]!
   43b60:	stc	7, cr15, [r6, #-848]!	; 0xfffffcb0
   43b64:	muleq	r7, r6, r1
   43b68:	andeq	r0, r0, r8, asr #4
   43b6c:	andeq	fp, r2, r8, lsr lr
   43b70:	andeq	pc, r7, r4, lsr r1	; <UNPREDICTABLE>
   43b74:	strdeq	fp, [r2], -lr
   43b78:	dvfnes	f2, f2, f0
   43b7c:			; <UNDEFINED> instruction: 0x468cb5f0
   43b80:	mvfeqs	f7, f0
   43b84:	strmi	r4, [r8], -r7, lsl #12
   43b88:	svccc	0x0001f812
   43b8c:	svceq	0x0001f013
   43b90:	cmpeq	r3, #323584	; 0x4f000
   43b94:	andcs	fp, r3, r8, lsl pc
   43b98:			; <UNDEFINED> instruction: 0xf1a32b20
   43b9c:			; <UNDEFINED> instruction: 0xf1a30630
   43ba0:			; <UNDEFINED> instruction: 0xf1a30541
   43ba4:	eorle	r0, r5, r0, lsr #8
   43ba8:	svclt	0x00882e09
   43bac:			; <UNDEFINED> instruction: 0xf04f2d19
   43bb0:	svclt	0x00880101
   43bb4:			; <UNDEFINED> instruction: 0xf1bc2003
   43bb8:	svclt	0x00180f00
   43bbc:	blcs	c0bbd0 <strspn@plt+0xbf31c8>
   43bc0:	blcs	af3828 <strspn@plt+0xadae20>
   43bc4:	movwcs	fp, #7948	; 0x1f0c
   43bc8:	mrrccs	3, 0, r2, lr, cr0
   43bcc:			; <UNDEFINED> instruction: 0xf043bf88
   43bd0:	ldmiblt	r3, {r0, r8, r9}
   43bd4:			; <UNDEFINED> instruction: 0xd1d74596
   43bd8:			; <UNDEFINED> instruction: 0xf08179bb
   43bdc:			; <UNDEFINED> instruction: 0xf0130101
   43be0:	svclt	0x00180fe1
   43be4:	blcs	4bbf8 <strspn@plt+0x331f0>
   43be8:	tstcs	r0, r8, lsl #30
   43bec:	svclt	0x00182900
   43bf0:	ldcllt	0, cr2, [r0, #12]!
   43bf4:	stceq	0, cr15, [r1], {79}	; 0x4f
   43bf8:	andcs	lr, r1, ip, ror #15
   43bfc:	svclt	0x0000bdf0
   43c00:	mvnsmi	lr, sp, lsr #18
   43c04:			; <UNDEFINED> instruction: 0xf7ff4605
   43c08:	mrcmi	15, 1, APSR_nzcv, cr3, cr7, {5}
   43c0c:			; <UNDEFINED> instruction: 0x4604447e
   43c10:	blmi	cf2098 <strspn@plt+0xcd9690>
   43c14:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   43c18:	streq	pc, [r3], #-4
   43c1c:			; <UNDEFINED> instruction: 0xd12a2c02
   43c20:	andcs	r1, r6, #6720	; 0x1a40
   43c24:	stmdbcc	r1, {r0, r4, fp, ip, sp, lr, pc}
   43c28:	bcc	95470 <strspn@plt+0x7ca68>
   43c2c:	blcs	845da0 <strspn@plt+0x82d398>
   43c30:	bcs	7813c <strspn@plt+0x5f734>
   43c34:	bmi	af8414 <strspn@plt+0xadfa0c>
   43c38:			; <UNDEFINED> instruction: 0x232d447a
   43c3c:	stmibvc	fp!, {r0, r1, r4, ip, sp, lr}
   43c40:	movteq	pc, #13251	; 0x33c3	; <UNPREDICTABLE>
   43c44:	svclt	0x00892b09
   43c48:	mrrcne	11, 0, r3, r1, cr10
   43c4c:	subsvc	r2, r0, r1, lsr r0
   43c50:	svclt	0x00844824
   43c54:	sbcslt	r1, fp, #37120	; 0x9100
   43c58:	teqcc	r0, #120, 8	; 0x78000000
   43c5c:	movwcs	r7, #11
   43c60:	stmdavc	r3, {r0, r1, r3, r6, ip, sp, lr}
   43c64:	eorle	r2, r0, sp, lsr #22
   43c68:	andsle	r2, r9, r3, lsl #24
   43c6c:	ldmpl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   43c70:	ldrhmi	lr, [r0, #141]!	; 0x8d
   43c74:	bmi	7958dc <strspn@plt+0x77ced4>
   43c78:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
   43c7c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   43c80:			; <UNDEFINED> instruction: 0xf0034478
   43c84:	andscs	pc, r0, #144384	; 0x23400
   43c88:	strtmi	r2, [r8], -r7, lsl #2
   43c8c:	blx	fe0ffcb8 <strspn@plt+0xfe0e72b0>
   43c90:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   43c94:	blx	feaffcaa <strspn@plt+0xfeae72a2>
   43c98:	bicle	r2, r1, r1, lsl #24
   43c9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   43ca0:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   43ca4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   43ca8:	stmdavc	r3, {r3, r4, r8, r9, sl, lr}^
   43cac:	bicsle	r2, fp, r0, lsr fp
   43cb0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   43cb4:	ldmdbmi	r3, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   43cb8:	strtmi	r1, [sl], -pc, lsr #16
   43cbc:			; <UNDEFINED> instruction: 0xf8124479
   43cc0:	addsmi	r3, r7, #1024	; 0x400
   43cc4:	cmpeq	r3, #323584	; 0x4f000
   43cc8:	blcc	c1cd4 <strspn@plt+0xa92cc>
   43ccc:	bmi	3f84b0 <strspn@plt+0x3dfaa8>
   43cd0:	strmi	r4, [r2], #-1146	; 0xfffffb86
   43cd4:	svclt	0x0000e7b1
   43cd8:	andeq	pc, r7, r4, asr r0	; <UNPREDICTABLE>
   43cdc:	andeq	r0, r0, ip, ror #4
   43ce0:	andeq	r0, sl, r0, lsl #30
   43ce4:	andeq	r0, sl, r0, ror #29
   43ce8:	andeq	r0, r0, r8, lsl #7
   43cec:	muleq	r2, r8, sp
   43cf0:	andeq	r0, r2, sl, lsr #29
   43cf4:	strdeq	lr, [r0], -ip
   43cf8:	strdeq	sl, [r1], -r6
   43cfc:	andeq	r0, r0, r4, ror r2
   43d00:	andeq	fp, r2, lr, asr sp
   43d04:	andeq	r0, sl, ip, ror lr
   43d08:	andeq	r0, sl, r8, ror #28
   43d0c:	push	{r0, r1, r6, r7, fp, sp, lr}
   43d10:	ldmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, lr}
   43d14:	blcs	73c7c <strspn@plt+0x5b274>
   43d18:			; <UNDEFINED> instruction: 0xf100b082
   43d1c:	strmi	r0, [r4], -r2, lsl #12
   43d20:	stmdami	r3, {r0, r2, r4, r6, ip, lr, pc}^
   43d24:	strbvc	lr, [r1, #2593]!	; 0xa21
   43d28:			; <UNDEFINED> instruction: 0xf0034478
   43d2c:	stmdami	r1, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   43d30:			; <UNDEFINED> instruction: 0xf0034478
   43d34:			; <UNDEFINED> instruction: 0x4630fb5b
   43d38:			; <UNDEFINED> instruction: 0xff62f7ff
   43d3c:	bmi	fde0c4 <strspn@plt+0xfc56bc>
   43d40:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   43d44:	ldmdbmi	sp!, {r8}
   43d48:	ldmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   43d4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43d50:	blx	9ffd66 <strspn@plt+0x9e735e>
   43d54:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   43d58:	blx	127fd6e <strspn@plt+0x1267366>
   43d5c:	tsteq	r0, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   43d60:	svclt	0x00842b37
   43d64:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   43d68:	stmdble	r6, {r3, r8, r9, sl, sp}^
   43d6c:	blcs	5e100 <strspn@plt+0x456f8>
   43d70:	blcs	27b208 <strspn@plt+0x262800>
   43d74:			; <UNDEFINED> instruction: 0x463e4834
   43d78:	movwcs	fp, #36648	; 0x8f28
   43d7c:	ldrbtmi	r4, [r8], #-671	; 0xfffffd61
   43d80:	svclt	0x00284698
   43d84:			; <UNDEFINED> instruction: 0xf003461e
   43d88:	vmovcs.16	d0[0], pc
   43d8c:			; <UNDEFINED> instruction: 0xf8dfd04b
   43d90:	ldrcc	sl, [r0], #-188	; 0xffffff44
   43d94:	strbeq	lr, [r6], r6, asr #23
   43d98:	ldrbtmi	r4, [sl], #1062	; 0x426
   43d9c:			; <UNDEFINED> instruction: 0xf003e001
   43da0:	strtmi	pc, [r0], -r5, lsr #22
   43da4:			; <UNDEFINED> instruction: 0xf7ff3407
   43da8:	adcsmi	pc, r4, #43, 30	; 0xac
   43dac:	mvnsle	r4, r0, asr r6
   43db0:	teqle	r1, #297795584	; 0x11c00000
   43db4:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   43db8:	blx	67fdce <strspn@plt+0x6673c6>
   43dbc:	ldmdble	r9, {r0, r2, r3, r6, r8, sl, lr}
   43dc0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   43dc4:	pop	{r1, ip, sp, pc}
   43dc8:			; <UNDEFINED> instruction: 0xf00347f0
   43dcc:	stmdami	r2!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, pc}
   43dd0:			; <UNDEFINED> instruction: 0xf0034478
   43dd4:	ldrtmi	pc, [r0], -fp, lsl #22	; <UNPREDICTABLE>
   43dd8:			; <UNDEFINED> instruction: 0xff12f7ff
   43ddc:	bmi	81e174 <strspn@plt+0x80576c>
   43de0:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
   43de4:	ldrbtmi	r1, [sl], #-2021	; 0xfffff81b
   43de8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43dec:	strmi	lr, [r0, #-2509]	; 0xfffff633
   43df0:	blx	ff5ffe04 <strspn@plt+0xff5e73fc>
   43df4:	pop	{r1, ip, sp, pc}
   43df8:			; <UNDEFINED> instruction: 0xf64487f0
   43dfc:	vabdl.s8	<illegal reg q8.5>, d2, d21
   43e00:	blx	fea15c52 <strspn@plt+0xfe9fd24a>
   43e04:	blne	ff70da18 <strspn@plt+0xff6f5010>
   43e08:	ldrbeq	lr, [r3, -r7, lsl #22]
   43e0c:	bl	ff206110 <strspn@plt+0xff1ed708>
   43e10:			; <UNDEFINED> instruction: 0xf10909c7
   43e14:			; <UNDEFINED> instruction: 0xe7a90910
   43e18:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   43e1c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   43e20:	blx	fefffe34 <strspn@plt+0xfefe742c>
   43e24:	ldmdbmi	r2, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   43e28:	ldrbtmi	r4, [r9], #-1351	; 0xfffffab9
   43e2c:			; <UNDEFINED> instruction: 0xe7c1d3f6
   43e30:	andeq	fp, r2, r4, lsr sp
   43e34:	andeq	fp, r2, r0, lsl sp
   43e38:	andeq	fp, r2, r4, lsl #26
   43e3c:	andeq	r2, r4, r8, ror sp
   43e40:	muleq	r0, r6, lr
   43e44:	andeq	sl, r1, r2, lsr r0
   43e48:	andeq	fp, r2, r2, lsr #25
   43e4c:	andeq	r2, r4, sl, lsr #26
   43e50:	andeq	r3, r2, r6, lsr r6
   43e54:	ldrdeq	r0, [r1], -r2
   43e58:	andeq	fp, r2, r0, ror ip
   43e5c:	andeq	fp, r2, r6, ror #24
   43e60:	ldrdeq	r2, [r4], -ip
   43e64:	strdeq	lr, [r0], -sl
   43e68:	andeq	r2, r4, sl, lsr #25
   43e6c:	andeq	fp, r2, r6, lsl ip
   43e70:	andeq	pc, r2, r2, lsr #32
   43e74:			; <UNDEFINED> instruction: 0x4604b510
   43e78:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   43e7c:	blx	fedffe90 <strspn@plt+0xfede7488>
   43e80:	tstcs	r0, r0, lsr #12
   43e84:			; <UNDEFINED> instruction: 0xf98af009
   43e88:	pop	{r0, r1, fp, lr}
   43e8c:	ldrbtmi	r4, [r8], #-16
   43e90:	blt	feb7fea4 <strspn@plt+0xfeb6749c>
   43e94:	andeq	fp, r2, lr, ror #23
   43e98:	strdeq	r9, [r1], -sl
   43e9c:			; <UNDEFINED> instruction: 0x4604b510
   43ea0:	stmdbmi	r7, {r1, r2, r9, fp, lr}
   43ea4:	ldrbtmi	r4, [sl], #-2055	; 0xfffff7f9
   43ea8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43eac:	blx	1e7fec0 <strspn@plt+0x1e674b8>
   43eb0:	pop	{r5, r7, sl, fp, ip}
   43eb4:			; <UNDEFINED> instruction: 0xf7ff4010
   43eb8:	svclt	0x0000bfdd
   43ebc:	andeq	fp, r2, lr, asr #23
   43ec0:	andeq	lr, r2, r4, lsr #31
   43ec4:	ldrdeq	lr, [r0], -r2
   43ec8:			; <UNDEFINED> instruction: 0x4604b570
   43ecc:	addlt	r4, r2, fp, lsl lr
   43ed0:			; <UNDEFINED> instruction: 0x460d481b
   43ed4:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   43ed8:	blx	fe27feec <strspn@plt+0xfe2674e4>
   43edc:			; <UNDEFINED> instruction: 0xf1068820
   43ee0:	movwcs	r0, #596	; 0x254
   43ee4:	movwcs	lr, #2509	; 0x9cd
   43ee8:	bmi	5cc2f0 <strspn@plt+0x5b38e8>
   43eec:			; <UNDEFINED> instruction: 0xf00c447a
   43ef0:	vstrcs	d15, [r2, #-1012]	; 0xfffffc0c
   43ef4:	ldmdami	r4, {r1, r2, sl, fp, ip, lr, pc}
   43ef8:	andlt	r4, r2, r8, ror r4
   43efc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   43f00:	blt	1d7ff14 <strspn@plt+0x1d6750c>
   43f04:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   43f08:	blx	1c7ff1c <strspn@plt+0x1c67514>
   43f0c:	blcs	825fa0 <strspn@plt+0x80d598>
   43f10:	bl	1f9f40 <strspn@plt+0x1e1538>
   43f14:	cfmsuba32vs	mvax6, mvax0, mvfx3, mvfx3
   43f18:	mrcvs	1, 3, fp, cr2, cr3, {1}
   43f1c:	sfmle	f4, 4, [r3], {170}	; 0xaa
   43f20:	strtmi	r4, [r0], -r9, lsr #12
   43f24:			; <UNDEFINED> instruction: 0xe7e64798
   43f28:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   43f2c:	blx	17fff40 <strspn@plt+0x17e7538>
   43f30:	stcne	14, cr1, [r0], #676	; 0x2a4
   43f34:			; <UNDEFINED> instruction: 0xf0092200
   43f38:	ldrb	pc, [ip, sp, lsr #18]	; <UNPREDICTABLE>
   43f3c:	andeq	pc, r6, r8, ror #2
   43f40:	andeq	fp, r2, sl, lsr #23
   43f44:	andeq	fp, r1, r0, lsr #5
   43f48:	muleq	r1, r0, lr
   43f4c:			; <UNDEFINED> instruction: 0x00042bbe
   43f50:	andeq	fp, r2, lr, lsl #20
   43f54:			; <UNDEFINED> instruction: 0x4614b530
   43f58:	ldmdbmi	ip, {r1, r3, r9, sl, lr}
   43f5c:			; <UNDEFINED> instruction: 0x2c014b1c
   43f60:	adclt	r4, r5, r9, ror r4
   43f64:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   43f68:			; <UNDEFINED> instruction: 0xf04f9323
   43f6c:	stcle	3, cr0, [r3, #-0]
   43f70:	stcge	12, cr2, [r2, #-512]	; 0xfffffe00
   43f74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43f78:	svclt	0x00a89501
   43f7c:	strls	r2, [r0], #-1152	; 0xfffffb80
   43f80:	blx	fe7fffae <strspn@plt+0xfe7e75a6>
   43f84:	stmiblt	r0!, {r0, r9, sl, lr}
   43f88:	addeq	pc, r1, #196, 2	; 0x31
   43f8c:			; <UNDEFINED> instruction: 0xf7d41928
   43f90:	strtmi	lr, [r8], -r2, ror #24
   43f94:			; <UNDEFINED> instruction: 0xf7ff4621
   43f98:			; <UNDEFINED> instruction: 0xf8bdff97
   43f9c:	bmi	383fc4 <strspn@plt+0x36b5bc>
   43fa0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   43fa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   43fa8:	subsmi	r9, sl, r3, lsr #22
   43fac:	eorlt	sp, r5, fp, lsl #2
   43fb0:			; <UNDEFINED> instruction: 0xf04fbd30
   43fb4:	udf	#8975	; 0x230f
   43fb8:	tstcs	r0, r0, lsl r6
   43fbc:	blx	ffb7ffe6 <strspn@plt+0xffb675de>
   43fc0:	rscscc	pc, pc, pc, asr #32
   43fc4:			; <UNDEFINED> instruction: 0xf7d4e7eb
   43fc8:	svclt	0x0000eaf4
   43fcc:	andeq	lr, r7, r0, lsl #26
   43fd0:	andeq	r0, r0, r8, asr #4
   43fd4:			; <UNDEFINED> instruction: 0x0007ecbe
   43fd8:	push	{r1, r4, r9, fp, sp}
   43fdc:	strdlt	r4, [r2], r0
   43fe0:	strmi	sp, [r0], r4, lsr #16
   43fe4:	ldrmi	r4, [r6], -r9, lsl #13
   43fe8:			; <UNDEFINED> instruction: 0xf8dfb32a
   43fec:			; <UNDEFINED> instruction: 0x0116a090
   43ff0:	bl	2d53e0 <strspn@plt+0x2bc9d8>
   43ff4:	stmdavs	r5!, {r1, r2, sl}^
   43ff8:	andcs	fp, r4, #1073741873	; 0x40000031
   43ffc:	andscs	r2, r0, r3, lsl #2
   44000:	stcl	7, cr15, [sl], {212}	; 0xd4
   44004:	blle	48b828 <strspn@plt+0x472e20>
   44008:	andcs	pc, r6, sl, asr r8	; <UNPREDICTABLE>
   4400c:	stmiavs	r3!, {r6, r9, sl, lr}^
   44010:			; <UNDEFINED> instruction: 0xf8cd4639
   44014:	andls	r9, r1, #0
   44018:	strmi	r6, [r8, r2, lsr #17]!
   4401c:	ldrtmi	r4, [r8], -r4, lsl #12
   44020:	ldcl	7, cr15, [lr], {212}	; 0xd4
   44024:	andlt	r4, r2, r0, lsr #12
   44028:			; <UNDEFINED> instruction: 0x87f0e8bd
   4402c:	strtmi	r2, [r0], -r0, lsl #8
   44030:	pop	{r1, ip, sp, pc}
   44034:	andcs	r8, r4, #240, 14	; 0x3c00000
   44038:	andscs	r2, r0, r3, lsl #2
   4403c:	stc	7, cr15, [ip], #848	; 0x350
   44040:	blle	ffd0b864 <strspn@plt+0xffcf2e5c>
   44044:	ldrsbtge	pc, [r8], -pc	; <UNPREDICTABLE>
   44048:	ldrbtmi	r4, [sl], #3086	; 0xc0e
   4404c:	streq	pc, [r4, #-266]!	; 0xfffffef6
   44050:			; <UNDEFINED> instruction: 0xf50a447c
   44054:	and	r7, r1, r2, lsr #21
   44058:	ldcmi	8, cr15, [r0], {85}	; 0x55
   4405c:	ldrcc	r2, [r0, #-768]	; 0xfffffd00
   44060:			; <UNDEFINED> instruction: 0x4639461a
   44064:			; <UNDEFINED> instruction: 0xb12c4640
   44068:	strls	lr, [r0], -sp, asr #19
   4406c:	strmi	r4, [r4], -r0, lsr #15
   44070:	bicsle	r2, r4, r0, lsl #16
   44074:	mvnle	r4, r5, asr r5
   44078:	ldrb	r2, [r0, r0, lsl #8]
   4407c:	muleq	r7, ip, r0
   44080:	andeq	r0, r7, r2, asr #32
   44084:	andeq	r0, r0, sp, ror r8
   44088:	mvnsmi	lr, sp, lsr #18
   4408c:	ldreq	pc, [r4, #-433]	; 0xfffffe4f
   44090:	strble	fp, [r0], #-130	; 0xffffff7e
   44094:	stmdavc	r3, {r3, r4, r7, r9, sl, lr}
   44098:	teqle	ip, r1, lsl #22
   4409c:	blcs	e21b0 <strspn@plt+0xc97a8>
   440a0:	stfcsd	f5, [r3, #-228]	; 0xffffff1c
   440a4:	streq	pc, [r4], #-256	; 0xffffff00
   440a8:	strcs	fp, [r0], -r2, asr #31
   440ac:			; <UNDEFINED> instruction: 0x46b44637
   440b0:	eor	sp, r8, fp, lsl ip
   440b4:	tstle	r2, r2, lsl #18
   440b8:	svceq	0x0000f1bc
   440bc:			; <UNDEFINED> instruction: 0xf1bcd027
   440c0:	svclt	0x00180f00
   440c4:	andle	r2, r9, r0, lsl #28
   440c8:	movwcs	r8, #2098	; 0x832
   440cc:	strgt	lr, [r0, -sp, asr #19]
   440d0:			; <UNDEFINED> instruction: 0xf7df4640
   440d4:	stmdahi	r2!, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   440d8:	ldrtmi	r2, [r4], r0, lsl #12
   440dc:			; <UNDEFINED> instruction: 0xf0223203
   440e0:	bne	feb848f4 <strspn@plt+0xfeb6beec>
   440e4:	cfstrscs	mvf4, [r3, #-80]	; 0xffffffb0
   440e8:	stmdahi	r2!, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
   440ec:	stmdble	sl, {r0, r1, r9, fp, sp}
   440f0:	sfmle	f4, 4, [r8], {170}	; 0xaa
   440f4:	stmdbcs	r1, {r0, r5, r6, fp, pc}
   440f8:	mcrcs	1, 0, sp, cr0, cr12, {6}
   440fc:	bcs	1f8880 <strspn@plt+0x1dfe78>
   44100:	stfned	f5, [r6, #-944]!	; 0xfffffc50
   44104:	ldrdcs	lr, [r0], -fp
   44108:	pop	{r1, ip, sp, pc}
   4410c:			; <UNDEFINED> instruction: 0xf10481f0
   44110:	svcne	0x00170c04
   44114:			; <UNDEFINED> instruction: 0xf04fe7d3
   44118:	udf	#21263	; 0x530f
   4411c:	mvnsmi	lr, sp, lsr #18
   44120:	bmi	c55980 <strspn@plt+0xc3cf78>
   44124:	blmi	c559a0 <strspn@plt+0xc3cf98>
   44128:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   4412c:	stmdbcs	fp!, {r0, r1, r2, r3, r5, fp, lr}
   44130:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   44134:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   44138:			; <UNDEFINED> instruction: 0xf04f9303
   4413c:	ldcle	3, cr0, [r2, #-0]
   44140:	adcsmi	r6, r3, #573440	; 0x8c000
   44144:	andcs	fp, r0, r8, lsl pc
   44148:	bmi	ab8178 <strspn@plt+0xa9f770>
   4414c:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   44150:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44154:	subsmi	r9, sl, r3, lsl #22
   44158:	andlt	sp, r4, r1, asr #2
   4415c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   44160:	blcs	4621f4 <strspn@plt+0x4497ec>
   44164:			; <UNDEFINED> instruction: 0xf04fd002
   44168:			; <UNDEFINED> instruction: 0xe7ee30ff
   4416c:	movwcs	r4, #2337	; 0x921
   44170:	stmdapl	r0, {r1, r5, r7, fp, ip, sp, lr}^
   44174:			; <UNDEFINED> instruction: 0xf9cef00c
   44178:			; <UNDEFINED> instruction: 0xb3204607
   4417c:	andcs	r4, r8, #491520	; 0x78000
   44180:			; <UNDEFINED> instruction: 0xf7d44479
   44184:	mvnlt	lr, ip, lsl ip
   44188:	stmdage	r2, {r2, r5, r6, fp, sp, lr}
   4418c:			; <UNDEFINED> instruction: 0x462b4a1b
   44190:	strls	r2, [r0, -r1, lsl #2]
   44194:	strls	r4, [r1], #-1146	; 0xfffffb86
   44198:	b	fe8820f0 <strspn@plt+0xfe8696e8>
   4419c:	blle	ff8ce1a4 <strspn@plt+0xff8b579c>
   441a0:	vmov.i32	d20, #59391	; 0x0000e7ff
   441a4:			; <UNDEFINED> instruction: 0xf8dd0709
   441a8:	ldrbtmi	r8, [ip], #-8
   441ac:	strbeq	lr, [r7, #2820]	; 0xb04
   441b0:			; <UNDEFINED> instruction: 0xf7d46868
   441b4:	andcs	lr, r1, sl, lsr #19
   441b8:	eorsvs	pc, r7, r4, asr #16
   441bc:	andhi	pc, r4, r5, asr #17
   441c0:	strcc	lr, [r8, -r3, asr #15]
   441c4:	stmiavc	r4!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   441c8:	bmi	3ee1d8 <strspn@plt+0x3d57d0>
   441cc:	tstcs	r1, fp, lsr #12
   441d0:	strls	r4, [r0], #-1146	; 0xfffffb86
   441d4:	b	fe10212c <strspn@plt+0xfe0e9724>
   441d8:	ble	ff88e1e0 <strspn@plt+0xff8757d8>
   441dc:			; <UNDEFINED> instruction: 0xf7d4e7c3
   441e0:	svclt	0x0000e9e8
   441e4:	andeq	lr, r7, r6, lsr fp
   441e8:	andeq	r0, r0, r8, asr #4
   441ec:	andeq	lr, r7, ip, lsr #22
   441f0:	andeq	lr, r7, r2, lsl fp
   441f4:	andeq	r0, r0, ip, lsl r3
   441f8:	andeq	sp, r1, r8, ror #28
   441fc:	strdeq	ip, [r2], -r8
   44200:	muleq	sl, lr, r9
   44204:	andeq	ip, r2, r8, asr #11
   44208:	addlt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
   4420c:	vstrge	d4, [r6, #-112]	; 0xffffff90
   44210:	andne	lr, r1, #3358720	; 0x334000
   44214:	bmi	715a2c <strspn@plt+0x6fd024>
   44218:	tstcs	ip, r0, lsl r0
   4421c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44220:	ldmdavs	fp, {r0, r1, r9, fp, sp, pc}
   44224:			; <UNDEFINED> instruction: 0xf04f930d
   44228:	movwcs	r0, #768	; 0x300
   4422c:	andcs	r9, r1, #1610612736	; 0x60000000
   44230:	movwls	r9, #41731	; 0xa303
   44234:	movwcc	lr, #18893	; 0x49cd
   44238:	movwcc	lr, #47565	; 0xb9cd
   4423c:			; <UNDEFINED> instruction: 0xf8adab01
   44240:	tstls	r7, ip
   44244:	andcc	lr, r8, #3358720	; 0x334000
   44248:	strtmi	r2, [r9], -r0, lsl #4
   4424c:			; <UNDEFINED> instruction: 0xf7d44620
   44250:	stmdacs	r0, {r2, r3, r7, r8, fp, sp, lr, pc}
   44254:			; <UNDEFINED> instruction: 0xf7d4da0f
   44258:	stmdavs	r3, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   4425c:	rscsle	r2, r3, r4, lsl #22
   44260:	bmi	28c268 <strspn@plt+0x273860>
   44264:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   44268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4426c:	subsmi	r9, sl, sp, lsl #22
   44270:	andlt	sp, pc, r3, lsl #2
   44274:	andcs	fp, r1, r0, lsr sp
   44278:			; <UNDEFINED> instruction: 0xf7d4e7f3
   4427c:	svclt	0x0000e99a
   44280:	andeq	r0, r0, r8, asr #4
   44284:	andeq	lr, r7, r4, asr #20
   44288:	strdeq	lr, [r7], -sl
   4428c:	svcmi	0x00f0e92d
   44290:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   44294:	strmi	r8, [r8], r2, lsl #22
   44298:	strcs	r4, [r0], #-3392	; 0xfffff2c0
   4429c:	ldrd	pc, [r0, -pc]
   442a0:	ldrbtmi	r4, [sp], #-1698	; 0xfffff95e
   442a4:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   442a8:	ldrbtmi	fp, [lr], #147	; 0x93
   442ac:	ldrdeq	lr, [r0, -r5]
   442b0:	ldcmi	15, cr10, [sp, #-28]!	; 0xffffffe4
   442b4:	bvs	47fadc <strspn@plt+0x4670d4>
   442b8:	svcge	0x000a9702
   442bc:	strls	r4, [r3, #-1149]	; 0xfffffb83
   442c0:	strls	sl, [r1, #-3333]	; 0xfffff2fb
   442c4:	bvc	fe47faec <strspn@plt+0xfe4670e4>
   442c8:			; <UNDEFINED> instruction: 0x461f4616
   442cc:	blls	eaad8 <strspn@plt+0xd20d0>
   442d0:	bleq	e8070c <strspn@plt+0xe67d04>
   442d4:	ldrsbtls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   442d8:			; <UNDEFINED> instruction: 0xf85e4625
   442dc:			; <UNDEFINED> instruction: 0xf8dcc00c
   442e0:			; <UNDEFINED> instruction: 0xf8cdc000
   442e4:			; <UNDEFINED> instruction: 0xf04fc044
   442e8:	strls	r0, [r7], #-3072	; 0xfffff400
   442ec:	addsvs	r6, ip, ip, asr r0
   442f0:	stm	r2, {r4, r8, r9, sp}
   442f4:			; <UNDEFINED> instruction: 0xf8ad0003
   442f8:	stcls	0, cr3, [r2], {28}
   442fc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
   44300:	movwcs	r1, #6800	; 0x1a90
   44304:	beq	47fb6c <strspn@plt+0x467164>
   44308:	strcs	r9, [ip], #-1034	; 0xfffffbf6
   4430c:	cfstrsls	mvf9, [r1], {11}
   44310:	bge	7ea44 <strspn@plt+0x6603c>
   44314:	andge	pc, r8, fp, asr #17
   44318:	movwmi	lr, #51661	; 0xc9cd
   4431c:	bl	982274 <strspn@plt+0x96986c>
   44320:	ble	4cbb38 <strspn@plt+0x4b3130>
   44324:	b	1c8227c <strspn@plt+0x1c69874>
   44328:	blcs	15e33c <strspn@plt+0x145934>
   4432c:	andcs	sp, r0, r5, ror #1
   44330:	blmi	756bb0 <strspn@plt+0x73e1a8>
   44334:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44338:	blls	49e3a8 <strspn@plt+0x4859a0>
   4433c:	qsuble	r4, sl, sl
   44340:	ldc	0, cr11, [sp], #76	; 0x4c
   44344:	pop	{r1, r8, r9, fp, pc}
   44348:	stccs	15, cr8, [pc], {240}	; 0xf0
   4434c:	blls	13bb10 <strspn@plt+0x123108>
   44350:	stmdbcs	pc, {r0, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
   44354:	adcmi	sp, r1, #3850240	; 0x3ac000
   44358:	stcls	8, cr13, [r3, #-932]	; 0xfffffc5c
   4435c:	stmdble	r1, {r0, r5, r7, r9, lr}
   44360:	strb	r2, [sl, r0, asr #10]
   44364:	adcsmi	r8, r3, #11206656	; 0xab0000
   44368:			; <UNDEFINED> instruction: 0xf105d1e1
   4436c:			; <UNDEFINED> instruction: 0x464b0010
   44370:	ldrmi	r4, [r8, r2, asr #12]!
   44374:	stcle	8, cr2, [ip], {-0}
   44378:	stmdavs	r9!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   4437c:			; <UNDEFINED> instruction: 0xf0213103
   44380:	bne	1944794 <strspn@plt+0x192bd8c>
   44384:	stclle	12, cr2, [fp, #60]!	; 0x3c
   44388:	stmdavs	r9!, {r0, r2, r3, sl, lr}
   4438c:	stmible	r7!, {r0, r1, r2, r3, r8, fp, sp}^
   44390:	andcs	lr, r1, r4, ror #15
   44394:			; <UNDEFINED> instruction: 0xf7d4e7cc
   44398:	svclt	0x0000e90c
   4439c:	andeq	lr, r7, lr, ror #26
   443a0:			; <UNDEFINED> instruction: 0x0007e9b6
   443a4:	andeq	r0, r0, r8, asr #4
   443a8:	andeq	r0, sl, ip, lsl #17
   443ac:	andeq	lr, r7, ip, lsr #18
   443b0:	mvnsmi	lr, sp, lsr #18
   443b4:	svcmi	0x0024461d
   443b8:	blmi	970618 <strspn@plt+0x957c10>
   443bc:	ldrbtmi	r4, [pc], #-1548	; 443c4 <strspn@plt+0x2b9bc>
   443c0:	tstcs	r0, r6, lsl r6
   443c4:	ldmpl	fp!, {r6, r9, sp}^
   443c8:	ldmib	sp, {r0, r2, fp, sp, pc}^
   443cc:	ldmdavs	fp, {r2, r3, r4, fp, ip, sp, lr}
   443d0:			; <UNDEFINED> instruction: 0xf04f9315
   443d4:			; <UNDEFINED> instruction: 0xf7d40300
   443d8:	subcs	lr, r8, #253952	; 0x3e000
   443dc:	strtmi	sl, [r0], -r3, lsl #18
   443e0:			; <UNDEFINED> instruction: 0xf88d2314
   443e4:	vmov.i32	d21, #13	; 0x0000000d
   443e8:			; <UNDEFINED> instruction: 0xf04f3301
   443ec:			; <UNDEFINED> instruction: 0xf88d35ff
   443f0:	andls	r6, r3, #28
   443f4:	strls	r9, [r8, #-772]	; 0xfffffcfc
   443f8:			; <UNDEFINED> instruction: 0xff06f7ff
   443fc:	blmi	570aa4 <strspn@plt+0x55809c>
   44400:	andscs	r4, r4, #32, 12	; 0x2000000
   44404:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
   44408:	andhi	pc, r0, sp, asr #17
   4440c:			; <UNDEFINED> instruction: 0xff3ef7ff
   44410:	blmi	470978 <strspn@plt+0x457f70>
   44414:	andeq	pc, r9, #469762051	; 0x1c000003
   44418:			; <UNDEFINED> instruction: 0xf853447b
   4441c:	addmi	r1, pc, #50	; 0x32
   44420:	bl	138834 <strspn@plt+0x11fe2c>
   44424:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
   44428:	andcs	lr, r0, r0
   4442c:	blmi	216c5c <strspn@plt+0x1fe254>
   44430:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44434:	blls	59e4a4 <strspn@plt+0x585a9c>
   44438:	qaddle	r4, sl, r2
   4443c:	pop	{r1, r2, r4, ip, sp, pc}
   44440:			; <UNDEFINED> instruction: 0xf7d481f0
   44444:	svclt	0x0000e8b6
   44448:	andeq	lr, r7, r2, lsr #17
   4444c:	andeq	r0, r0, r8, asr #4
   44450:	andeq	r0, r0, r3, asr r0
   44454:	andeq	r2, sl, r0, lsr r7
   44458:	andeq	lr, r7, r0, lsr r8
   4445c:	svcmi	0x00f0e92d
   44460:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   44464:	ldrmi	r8, [lr], -r2, lsl #22
   44468:	ldmdbcs	r7, {r5, r6, r9, fp, lr}^
   4446c:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   44470:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
   44474:	ldmdavs	fp, {r3, r8, r9, sl, fp, sp, pc}
   44478:			; <UNDEFINED> instruction: 0xf04f627b
   4447c:	ldcle	3, cr0, [fp, #-0]
   44480:	strmi	r6, [r4], -r3, asr #24
   44484:	svclt	0x001842ab
   44488:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4448c:	bmi	16b84d0 <strspn@plt+0x169fac8>
   44490:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
   44494:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44498:	subsmi	r6, sl, fp, ror sl
   4449c:	adchi	pc, r3, r0, asr #32
   444a0:	strcc	r4, [ip, -r0, asr #12]!
   444a4:	ldc	6, cr4, [sp], #756	; 0x2f4
   444a8:	pop	{r1, r8, r9, fp, pc}
   444ac:	stmdavc	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   444b0:	rsble	r2, sl, r2, lsl #16
   444b4:	andle	r2, r2, sl, lsl #16
   444b8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   444bc:			; <UNDEFINED> instruction: 0xf8dfe7e7
   444c0:			; <UNDEFINED> instruction: 0x46eab138
   444c4:	bmi	13b06fc <strspn@plt+0x1397cf4>
   444c8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   444cc:			; <UNDEFINED> instruction: 0xf04f44fb
   444d0:			; <UNDEFINED> instruction: 0x232e0810
   444d4:	adcsvs	r4, sl, sl, ror r4
   444d8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   444dc:	rscsvs	r4, fp, sl, asr #12
   444e0:	b	1582438 <strspn@plt+0x1569a30>
   444e4:	rsbsle	r2, r7, r0, lsl #16
   444e8:			; <UNDEFINED> instruction: 0xf10488e2
   444ec:	ldmvs	fp!, {r3, r4, r8}^
   444f0:	stmdami	r3, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   444f4:	rsbsvs	r4, fp, r2, asr #12
   444f8:	rscsvs	r4, r9, r8, ror r4
   444fc:	ldmda	sl!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44500:	ldmdavs	fp!, {r0, r3, r4, r5, r6, r7, fp, sp, lr}^
   44504:	stmdacs	r0, {r7, r9, sl, lr}
   44508:	ldclne	0, cr13, [sl, #328]	; 0x148
   4450c:			; <UNDEFINED> instruction: 0xf0224668
   44510:	cdp	2, 0, cr0, cr8, cr7, {0}
   44514:	bl	feb86d5c <strspn@plt+0xfeb6e354>
   44518:	stmdavc	r0!, {r1, r8, sl, fp}
   4451c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   44520:			; <UNDEFINED> instruction: 0xf7d44642
   44524:	stmdacs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
   44528:	stmiahi	r2!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   4452c:	stmiahi	r0!, {r0, r1, r4, r5, r9, sl, lr}
   44530:	blt	14cc93c <strspn@plt+0x14b3f34>
   44534:	blt	105e82c <strspn@plt+0x1045e24>
   44538:	andshi	pc, r4, sp, asr #17
   4453c:	andls	fp, r7, #536870921	; 0x20000009
   44540:	addlt	r4, r0, #48, 20	; 0x30000
   44544:	stmib	sp, {r1, r2, sl, ip, pc}^
   44548:	ldrbtmi	r0, [sl], #-2819	; 0xfffff4fd
   4454c:	andseq	pc, r0, r7, lsl #2
   44550:	stmib	sp, {r1, sl, ip, pc}^
   44554:			; <UNDEFINED> instruction: 0xf7d4b900
   44558:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
   4455c:	vnmla.f64	d13, d8, d0
   44560:			; <UNDEFINED> instruction: 0x469d3a10
   44564:	vmull.u8	q10, d5, d24
   44568:			; <UNDEFINED> instruction: 0xf8d70909
   4456c:			; <UNDEFINED> instruction: 0xf04fb010
   44570:	ldrbtmi	r0, [ip], #-2049	; 0xfffff7ff
   44574:	strbeq	lr, [r9], r4, lsl #22
   44578:			; <UNDEFINED> instruction: 0xf7d36870
   4457c:			; <UNDEFINED> instruction: 0xf844efc6
   44580:			; <UNDEFINED> instruction: 0xf8c65039
   44584:	ldrbmi	fp, [r5], r4
   44588:			; <UNDEFINED> instruction: 0xf8dfe781
   4458c:			; <UNDEFINED> instruction: 0xf107b080
   44590:	usatmi	r0, #10, r4, lsl #18
   44594:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   44598:	tstcs	r0, #-83886080	; 0xfb000000
   4459c:	andlt	pc, r8, r7, asr #17
   445a0:			; <UNDEFINED> instruction: 0xf04fe79a
   445a4:	mrc	8, 0, r3, cr8, cr15, {7}
   445a8:			; <UNDEFINED> instruction: 0x469d3a10
   445ac:			; <UNDEFINED> instruction: 0xe76e46d5
   445b0:			; <UNDEFINED> instruction: 0xf10768ba
   445b4:	stmiahi	r4!, {r4}
   445b8:	tstcs	r1, r3, lsr r6
   445bc:	stmdblt	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   445c0:	blt	1968dd0 <strspn@plt+0x19503c8>
   445c4:	adclt	r4, r4, #73728	; 0x12000
   445c8:	ldrbtmi	r9, [sl], #-1027	; 0xfffffbfd
   445cc:	stm	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   445d0:	ble	ff20e5d8 <strspn@plt+0xff1f5bd0>
   445d4:	smmls	sl, r5, r6, r4
   445d8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   445dc:	smmls	r6, r5, r6, r4
   445e0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   445e4:			; <UNDEFINED> instruction: 0xf7d3e7df
   445e8:	svclt	0x0000efe4
   445ec:	strdeq	lr, [r7], -r2
   445f0:	andeq	r0, r0, r8, asr #4
   445f4:	andeq	lr, r7, lr, asr #15
   445f8:	andeq	sp, r1, r8, lsl fp
   445fc:	andeq	r2, r2, r8, lsl pc
   44600:	andeq	ip, r2, r8, asr r3
   44604:	andeq	ip, r2, r6, asr r2
   44608:	ldrdeq	r2, [sl], -r6
   4460c:			; <UNDEFINED> instruction: 0x0002e8b4
   44610:	strdeq	ip, [r2], -r2
   44614:	addlt	fp, r5, r0, lsr r5
   44618:	stcge	12, cr4, [r9, #-64]	; 0xffffffc0
   4461c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   44620:	mvnscc	pc, #79	; 0x4f
   44624:	strls	r4, [r0], #-1148	; 0xfffffb84
   44628:	ldrbtmi	r4, [ip], #3086	; 0xc0e
   4462c:	andcs	r9, r1, #4194304	; 0x400000
   44630:			; <UNDEFINED> instruction: 0xf85c210f
   44634:	stmdavs	r4!, {r2, lr}
   44638:			; <UNDEFINED> instruction: 0xf04f9403
   4463c:	strls	r0, [r2, #-1024]	; 0xfffffc00
   44640:	svc	0x0080f7d3
   44644:	blmi	216e6c <strspn@plt+0x1fe464>
   44648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4464c:	blls	11e6bc <strspn@plt+0x105cb4>
   44650:	qaddle	r4, sl, r1
   44654:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   44658:	svc	0x00aaf7d3
   4465c:	andeq	ip, r2, r8, lsr #3
   44660:	andeq	lr, r7, r6, lsr r6
   44664:	andeq	r0, r0, r8, asr #4
   44668:	andeq	lr, r7, r8, lsl r6
   4466c:	svcmi	0x00f0e92d
   44670:	bmi	19d60bc <strspn@plt+0x19bd6b4>
   44674:	blmi	19d60e4 <strspn@plt+0x19bd6dc>
   44678:	ldrbtmi	fp, [sl], #-169	; 0xffffff57
   4467c:			; <UNDEFINED> instruction: 0x0620f1b1
   44680:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
   44684:			; <UNDEFINED> instruction: 0xf8c7681b
   44688:			; <UNDEFINED> instruction: 0xf04f308c
   4468c:	ldrle	r0, [r5], #-768	; 0xfffffd00
   44690:	strbmi	r6, [fp, #-2115]	; 0xfffff7bd
   44694:	andcs	fp, r0, r8, lsl pc
   44698:	bmi	17f86d4 <strspn@plt+0x17dfccc>
   4469c:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
   446a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   446a4:	ldrdcc	pc, [ip], r7
   446a8:			; <UNDEFINED> instruction: 0xf040405a
   446ac:	ldrcc	r8, [r4, ip, lsr #1]
   446b0:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   446b4:	stmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   446b8:	andle	r2, r2, r1, lsl #22
   446bc:	rscscc	pc, pc, pc, asr #32
   446c0:	cdpcs	7, 0, cr14, cr3, cr11, {7}
   446c4:	ldreq	pc, [r0, #-256]	; 0xffffff00
   446c8:			; <UNDEFINED> instruction: 0xf04fddf8
   446cc:			; <UNDEFINED> instruction: 0xf1070b00
   446d0:	stmib	r7, {r2, r3, r4, r8, r9}^
   446d4:	ldrbmi	r3, [r3], -r0, lsl #22
   446d8:	ldrbmi	r4, [r9], sl, asr #13
   446dc:	mul	lr, fp, r6
   446e0:	svceq	0x0002f1b8
   446e4:	svcne	0x0023d104
   446e8:	svclt	0x00842b03
   446ec:	rsbsvs	r6, fp, fp, ror #16
   446f0:			; <UNDEFINED> instruction: 0xf0243403
   446f4:	blne	dc5708 <strspn@plt+0xdacd00>
   446f8:	cdpcs	4, 0, cr4, cr3, cr5, {1}
   446fc:	stmdahi	ip!, {r0, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   44700:	ldmdble	sl, {r0, r1, sl, fp, sp}
   44704:	lfmle	f4, 4, [r8], {180}	; 0xb4
   44708:			; <UNDEFINED> instruction: 0x8002f8b5
   4470c:	svceq	0x0000f1b8
   44710:			; <UNDEFINED> instruction: 0xf1b9d1e6
   44714:	mvnle	r0, r0, lsl #30
   44718:	cmncs	sp, #34, 30	; 0x88
   4471c:	ldmdavs	r8!, {r2, r3, r5, r6, r9, fp, sp}
   44720:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   44724:	rsbcs	fp, ip, #40, 30	; 0xa0
   44728:			; <UNDEFINED> instruction: 0xf7d34691
   4472c:			; <UNDEFINED> instruction: 0xf107ef96
   44730:	strbmi	r0, [fp], #-912	; 0xfffffc70
   44734:	ldclhi	8, cr15, [r4], #-12
   44738:			; <UNDEFINED> instruction: 0x465be7da
   4473c:	ldrbmi	r4, [r1], fp, asr #13
   44740:	ldmdavs	fp!, {r1, r3, r4, r7, r9, sl, lr}^
   44744:	b	1715fb4 <strspn@plt+0x16fd5ac>
   44748:	adcsle	r0, r7, r2, lsl #4
   4474c:	cmple	r9, r0, lsl #22
   44750:			; <UNDEFINED> instruction: 0xf107687b
   44754:	teqvc	fp, #12, 8	; 0xc000000
   44758:	svceq	0x0000f1bb
   4475c:	b	14387c0 <strspn@plt+0x141fdb8>
   44760:	svcvc	0x0038038b
   44764:	eorcs	r3, ip, #738197504	; 0x2c000000
   44768:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   4476c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   44770:	eorvc	sl, sl, r4, lsl #26
   44774:	cmpcs	r0, r0, ror #22
   44778:	rscscc	pc, pc, #-1073741822	; 0xc0000002
   4477c:	movwcs	r7, #4201	; 0x1069
   44780:	stcne	0, cr9, [r9]
   44784:	andseq	pc, sp, r7, lsl #2
   44788:	blx	9807b0 <strspn@plt+0x967da8>
   4478c:	stcmi	0, cr14, [r2, #-4]!
   44790:	bmi	8d598c <strspn@plt+0x8bcf84>
   44794:	andeq	pc, r8, r7, lsl #2
   44798:	tstcs	r1, r3, asr r6
   4479c:	strls	r4, [r2, #-1146]	; 0xfffffb86
   447a0:			; <UNDEFINED> instruction: 0xf8cd9401
   447a4:			; <UNDEFINED> instruction: 0xf7d39000
   447a8:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   447ac:			; <UNDEFINED> instruction: 0x4c1cdb86
   447b0:	streq	pc, [r9], -r9, asr #7
   447b4:	ldrdhi	pc, [r8], -r7
   447b8:	bl	1559b0 <strspn@plt+0x13cfa8>
   447bc:	stmdavs	r8!, {r1, r2, r6, r7, r8, sl}^
   447c0:	mcr	7, 5, pc, cr2, cr3, {6}	; <UNPREDICTABLE>
   447c4:			; <UNDEFINED> instruction: 0xf8442001
   447c8:			; <UNDEFINED> instruction: 0xf8c59036
   447cc:	strb	r8, [r4, -r4]!
   447d0:	movwcs	r2, #4352	; 0x1100
   447d4:			; <UNDEFINED> instruction: 0xf1079100
   447d8:	stmiane	r9!, {r2, r3, r4}^
   447dc:			; <UNDEFINED> instruction: 0xf008465a
   447e0:			; <UNDEFINED> instruction: 0xe7d6f9f9
   447e4:			; <UNDEFINED> instruction: 0xf1074b0f
   447e8:	ldmdavs	r8!, {r2, r3, sl}^
   447ec:	bmi	3ccc30 <strspn@plt+0x3b4228>
   447f0:	movwls	r4, #1147	; 0x47b
   447f4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   447f8:	andscc	r9, r0, #1
   447fc:			; <UNDEFINED> instruction: 0x4620447b
   44800:			; <UNDEFINED> instruction: 0xff08f7ff
   44804:			; <UNDEFINED> instruction: 0xf7d3e7a8
   44808:	svclt	0x0000eed4
   4480c:	andeq	lr, r7, r6, ror #11
   44810:	andeq	r0, r0, r8, asr #4
   44814:	andeq	lr, r7, r2, asr #11
   44818:			; <UNDEFINED> instruction: 0x0002e6bc
   4481c:	andeq	ip, r2, r8, asr #32
   44820:	muleq	sl, r0, r3
   44824:	ldrdeq	fp, [r2], -ip
   44828:	andeq	ip, r2, sl, asr r0
   4482c:	ldrdeq	fp, [r2], -r8
   44830:	addlt	fp, ip, r0, ror r5
   44834:	strmi	r4, [sp], -r1, lsr #24
   44838:	eorcs	r4, r4, #33792	; 0x8400
   4483c:			; <UNDEFINED> instruction: 0x4608447c
   44840:	ldrcs	sl, [r4], -r2, lsl #18
   44844:	vmul.i<illegal width 8>	d21, d16, d3[4]
   44848:	strcs	r3, [r0], #-1537	; 0xfffff9ff
   4484c:	movwls	r6, #47131	; 0xb81b
   44850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44854:			; <UNDEFINED> instruction: 0xf64f9406
   44858:	strls	r7, [r4], #-784	; 0xfffffcf0
   4485c:	stmib	sp, {r0, r2, sl, ip, pc}^
   44860:	stmib	sp, {r0, r1, r2, sl, lr}^
   44864:	strls	r4, [r3], -r9, lsl #8
   44868:	ldmib	sp, {r1, r9, ip, pc}^
   4486c:			; <UNDEFINED> instruction: 0xf8ad4610
   44870:			; <UNDEFINED> instruction: 0xf7ff3018
   44874:	asrlt	pc, r9, #25	; <UNPREDICTABLE>
   44878:			; <UNDEFINED> instruction: 0x46284b12
   4487c:			; <UNDEFINED> instruction: 0x46212214
   44880:			; <UNDEFINED> instruction: 0x9600447b
   44884:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   44888:	blmi	430df0 <strspn@plt+0x4183e8>
   4488c:	andeq	pc, r9, #196, 6	; 0x10000003
   44890:			; <UNDEFINED> instruction: 0xf853447b
   44894:	addmi	r1, ip, #50	; 0x32
   44898:	bl	138cac <strspn@plt+0x1202a4>
   4489c:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
   448a0:	andcs	lr, r0, r0
   448a4:	blmi	1d70d0 <strspn@plt+0x1be6c8>
   448a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   448ac:	blls	31e91c <strspn@plt+0x305f14>
   448b0:	qaddle	r4, sl, r1
   448b4:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   448b8:	mrc	7, 3, APSR_nzcv, cr10, cr3, {6}
   448bc:	andeq	lr, r7, r4, lsr #8
   448c0:	andeq	r0, r0, r8, asr #4
   448c4:			; <UNDEFINED> instruction: 0xfffff899
   448c8:			; <UNDEFINED> instruction: 0x000a22b8
   448cc:			; <UNDEFINED> instruction: 0x0007e3b8
   448d0:	bmi	b56984 <strspn@plt+0xb3df7c>
   448d4:	blmi	b55abc <strspn@plt+0xb3d0b4>
   448d8:	strdlt	fp, [pc], r0
   448dc:	ldrbtmi	r5, [fp], #-2178	; 0xfffff77e
   448e0:	strmi	r4, [ip], -sl, lsr #16
   448e4:	andls	r6, sp, #1179648	; 0x120000
   448e8:	andeq	pc, r0, #79	; 0x4f
   448ec:	eorcs	r9, r8, #20, 28	; 0x140
   448f0:	strmi	pc, [r3, #-576]	; 0xfffffdc0
   448f4:	vmov.i16	d21, #9	; 0x0009
   448f8:	strtmi	r0, [r0], -r4, lsl #10
   448fc:	vmax.s8	d25, d0, d9
   44900:	andls	r3, r3, #67108864	; 0x4000000
   44904:	stmdbge	r3, {r0, r1, r2, r3, fp, sp, lr}
   44908:	svclt	0x008842af
   4490c:	strcs	r2, [r0, #-769]	; 0xfffffcff
   44910:	strls	r2, [r7, #-1812]	; 0xfffff8ec
   44914:	andscc	pc, r2, sp, lsr #17
   44918:	mvnscc	pc, #79	; 0x4f
   4491c:	strls	r9, [r6, #-1285]	; 0xfffffafb
   44920:			; <UNDEFINED> instruction: 0xf8ad2501
   44924:			; <UNDEFINED> instruction: 0xf88d7010
   44928:	strcs	r5, [r5, #-28]	; 0xffffffe4
   4492c:	strls	r9, [sl, #-776]	; 0xfffffcf8
   44930:	movwcc	lr, #47565	; 0xb9cd
   44934:			; <UNDEFINED> instruction: 0xf7ff9d15
   44938:	rorlt	pc, r7, #24	; <UNPREDICTABLE>
   4493c:			; <UNDEFINED> instruction: 0x463a4b14
   44940:	ldrtmi	r4, [r1], -r0, lsr #12
   44944:	strls	r4, [r0, #-1147]	; 0xfffffb85
   44948:	stc2	7, cr15, [r0], #1020	; 0x3fc
   4494c:	blmi	4b0eb4 <strspn@plt+0x4984ac>
   44950:	andeq	pc, r9, #402653187	; 0x18000003
   44954:			; <UNDEFINED> instruction: 0xf853447b
   44958:	addmi	r1, lr, #50	; 0x32
   4495c:	bl	138d70 <strspn@plt+0x120368>
   44960:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
   44964:	andcs	lr, r0, r0
   44968:	blmi	1d719c <strspn@plt+0x1be794>
   4496c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44970:	blls	39e9e0 <strspn@plt+0x385fd8>
   44974:	qaddle	r4, sl, r1
   44978:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   4497c:	mrc	7, 0, APSR_nzcv, cr8, cr3, {6}
   44980:	andeq	lr, r7, ip, lsl #7
   44984:	andeq	r0, r0, r8, asr #4
   44988:	andeq	lr, r7, r2, lsl #7
   4498c:	andeq	r0, r0, r4, asr #6
   44990:			; <UNDEFINED> instruction: 0xfffffd25
   44994:	strdeq	r2, [sl], -r4
   44998:	strdeq	lr, [r7], -r4
   4499c:			; <UNDEFINED> instruction: 0x4606b570
   449a0:	strcs	r4, [r1, #-3082]	; 0xfffff3f6
   449a4:	ldrbtmi	r4, [ip], #-2314	; 0xfffff6f6
   449a8:	strtcc	r4, [r0], #-1145	; 0xfffffb87
   449ac:			; <UNDEFINED> instruction: 0xf854e001
   449b0:	ldrcc	r1, [r0], #-3088	; 0xfffff3f0
   449b4:	tstlt	r1, r0, lsr r6
   449b8:	ldcl	7, cr15, [ip, #-844]	; 0xfffffcb4
   449bc:	strcc	fp, [r1, #-280]	; 0xfffffee8
   449c0:	mvnsle	r2, r3, lsl sp
   449c4:	strtmi	r2, [r8], -r0, lsl #10
   449c8:	svclt	0x0000bd70
   449cc:	andeq	pc, r6, r6, ror #13
   449d0:	andeq	r0, r4, ip, ror r8
   449d4:	stmdble	r1, {r1, r4, fp, sp}
   449d8:	ldrbmi	r2, [r0, -r0]!
   449dc:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   449e0:	andne	lr, r0, r3, lsl #22
   449e4:	ldrbmi	r6, [r0, -r0, lsl #17]!
   449e8:	andeq	pc, r6, lr, lsr #13
   449ec:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
   449f0:			; <UNDEFINED> instruction: 0x4614447b
   449f4:	andeq	pc, r9, #134217731	; 0x8000003
   449f8:			; <UNDEFINED> instruction: 0xf8534605
   449fc:	adcsmi	r6, r4, #50	; 0x32
   44a00:	bl	138e18 <strspn@plt+0x120410>
   44a04:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
   44a08:	ldfltp	f3, [r0, #-0]
   44a0c:			; <UNDEFINED> instruction: 0xf0084628
   44a10:	strtmi	pc, [r1], -r3, asr #16
   44a14:	strtmi	r4, [r8], -r2, lsl #12
   44a18:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   44a1c:	blt	ff782a20 <strspn@plt+0xff76a018>
   44a20:	andeq	r2, sl, r8, asr r1
   44a24:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
   44a28:			; <UNDEFINED> instruction: 0x4614447b
   44a2c:	andeq	pc, r9, #134217731	; 0x8000003
   44a30:			; <UNDEFINED> instruction: 0xf8534605
   44a34:	adcsmi	r6, r4, #50	; 0x32
   44a38:	bl	138e4c <strspn@plt+0x120444>
   44a3c:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
   44a40:			; <UNDEFINED> instruction: 0x4628b998
   44a44:			; <UNDEFINED> instruction: 0xf828f008
   44a48:	strmi	r4, [r6], -r1, lsr #12
   44a4c:	ldrtmi	r4, [r2], -r8, lsr #12
   44a50:	blx	ff102a54 <strspn@plt+0xff0ea04c>
   44a54:	stmdblt	r0, {r0, r9, sl, lr}^
   44a58:	stmdale	r4, {r1, r4, r9, sl, fp, sp}
   44a5c:	teqeq	r6, r9, lsl #22
   44a60:	ldmibpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   44a64:	strmi	fp, [r8], -r9, lsr #18
   44a68:			; <UNDEFINED> instruction: 0xf002bd70
   44a6c:			; <UNDEFINED> instruction: 0x2001fcbf
   44a70:	stmdami	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   44a74:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   44a78:	ldc2	0, cr15, [r2], {2}
   44a7c:	ldcllt	0, cr2, [r0, #-4]!
   44a80:	andeq	r2, sl, r0, lsr #2
   44a84:	andeq	pc, r6, ip, lsr #12
   44a88:	andeq	fp, r2, lr, ror sp
   44a8c:	addlt	fp, r8, r0, ror r5
   44a90:	bmi	997f28 <strspn@plt+0x97f520>
   44a94:	ldrbtmi	r4, [sp], #-2853	; 0xfffff4db
   44a98:	stmdavs	ip!, {r1, r3, r4, r5, r6, sl, lr}
   44a9c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   44aa0:			; <UNDEFINED> instruction: 0xf04f9307
   44aa4:	cmnlt	r4, r0, lsl #6
   44aa8:			; <UNDEFINED> instruction: 0xf7de4620
   44aac:	bmi	883aa0 <strspn@plt+0x86b098>
   44ab0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   44ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44ab8:	subsmi	r9, sl, r7, lsl #22
   44abc:	andlt	sp, r8, pc, lsr #2
   44ac0:	eorcs	fp, r0, r0, ror sp
   44ac4:	blx	ff082a46 <strspn@plt+0xff06a03e>
   44ac8:	tstcs	r3, r0, lsl r2
   44acc:	ldrmi	r4, [r0], -r4, lsl #12
   44ad0:			; <UNDEFINED> instruction: 0xf7d3602c
   44ad4:	cdpne	15, 0, cr14, cr6, cr2, {3}
   44ad8:	andscs	sp, r4, #235520	; 0x39800
   44adc:	strcs	sl, [r0], #-2306	; 0xfffff6fe
   44ae0:	strls	r2, [r6], #-784	; 0xfffffcf0
   44ae4:	movwcc	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   44ae8:	movwls	r9, #12802	; 0x3202
   44aec:	stmib	sp, {r0, r1, r8, r9, sp}^
   44af0:			; <UNDEFINED> instruction: 0xf88d4404
   44af4:			; <UNDEFINED> instruction: 0xf7ff3018
   44af8:	ldmdblt	r0!, {r0, r1, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   44afc:			; <UNDEFINED> instruction: 0xf7d34630
   44b00:	blmi	3808c8 <strspn@plt+0x367ec0>
   44b04:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   44b08:	stmdavs	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   44b0c:	blmi	2d6398 <strspn@plt+0x2bd990>
   44b10:			; <UNDEFINED> instruction: 0x46302210
   44b14:	strls	r4, [r0, #-1147]	; 0xfffffb85
   44b18:	blx	fee82b1e <strspn@plt+0xfee6a116>
   44b1c:			; <UNDEFINED> instruction: 0xf7d3e7ee
   44b20:	svclt	0x0000ed48
   44b24:	andeq	r0, sl, lr, lsr #1
   44b28:	andeq	lr, r7, r8, asr #3
   44b2c:	andeq	r0, r0, r8, asr #4
   44b30:	andeq	lr, r7, lr, lsr #3
   44b34:	andeq	r0, sl, r0, asr #32
   44b38:			; <UNDEFINED> instruction: 0xfffff571
   44b3c:			; <UNDEFINED> instruction: 0x4604b538
   44b40:			; <UNDEFINED> instruction: 0xf00d200c
   44b44:	strmi	pc, [r1], -r5, lsl #16
   44b48:	smlattcc	r4, r0, r3, r6
   44b4c:	mcr	7, 7, pc, cr14, cr3, {6}	; <UNPREDICTABLE>
   44b50:	strmi	fp, [r5], -r0, asr #2
   44b54:	ldc	7, cr15, [lr], #844	; 0x34c
   44b58:	movwcs	lr, #59860	; 0xe9d4
   44b5c:	addsvs	r4, sl, r8, lsr #12
   44b60:	ldclt	3, cr6, [r8, #-660]!	; 0xfffffd6c
   44b64:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   44b68:	mcr2	7, 1, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   44b6c:	andeq	fp, r2, lr, lsl #26
   44b70:	ldrblt	r6, [r0, #-3011]!	; 0xfffff43d
   44b74:	ldrbtmi	r4, [lr], #-3613	; 0xfffff1e3
   44b78:			; <UNDEFINED> instruction: 0x4604b1fb
   44b7c:	strmi	r6, [sp], -r0, lsl #23
   44b80:	mrc	7, 4, APSR_nzcv, cr14, cr3, {6}
   44b84:	blvs	ff87320c <strspn@plt+0xff85a804>
   44b88:	stmdavs	r3, {r0, r7, fp, sp, lr}
   44b8c:	cmplt	r3, r1, lsr #7
   44b90:	bmi	63336c <strspn@plt+0x61a964>
   44b94:	ldmdavc	r2, {r1, r4, r5, r7, fp, ip, lr}
   44b98:	ldrmi	fp, [r8], -r2, lsl #22
   44b9c:	ldc	7, cr15, [r4], #844	; 0x34c
   44ba0:	movwcs	r6, #3040	; 0xbe0
   44ba4:			; <UNDEFINED> instruction: 0xf7d36003
   44ba8:	movwcs	lr, #3248	; 0xcb0
   44bac:	ldcllt	3, cr6, [r0, #-908]!	; 0xfffffc74
   44bb0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   44bb4:	ldc2l	7, cr15, [ip, #888]	; 0x378
   44bb8:	blmi	3beb54 <strspn@plt+0x3a614c>
   44bbc:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   44bc0:	rscsle	r2, r4, r0, lsl #22
   44bc4:	pop	{r2, r3, fp, lr}
   44bc8:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   44bcc:	ldcllt	7, cr15, [lr, #-888]	; 0xfffffc88
   44bd0:			; <UNDEFINED> instruction: 0xf7d34618
   44bd4:	blvs	ff93fccc <strspn@plt+0xff9272c4>
   44bd8:	bfi	r6, fp, #16, #15
   44bdc:	ldrmi	r4, [r9], -r7, lsl #16
   44be0:			; <UNDEFINED> instruction: 0xf7de4478
   44be4:	blvs	ff944138 <strspn@plt+0xff92b730>
   44be8:	bfi	r6, fp, #16, #7
   44bec:	andeq	lr, r7, sl, ror #1
   44bf0:	andeq	r0, r0, r4, lsl #4
   44bf4:	andeq	fp, r2, lr, ror #25
   44bf8:			; <UNDEFINED> instruction: 0x0002bcba
   44bfc:	ldrdeq	fp, [r2], -r4
   44c00:	blmi	497448 <strspn@plt+0x47ea40>
   44c04:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   44c08:	strmi	fp, [r4], -r5, lsr #1
   44c0c:			; <UNDEFINED> instruction: 0x466d58d3
   44c10:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   44c14:			; <UNDEFINED> instruction: 0xf04f9323
   44c18:			; <UNDEFINED> instruction: 0xf7e00300
   44c1c:	stmdblt	r8, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}^
   44c20:	blmi	297450 <strspn@plt+0x27ea48>
   44c24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44c28:	blls	91ec98 <strspn@plt+0x906290>
   44c2c:	qaddle	r4, sl, r6
   44c30:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
   44c34:	strtmi	r4, [r0], -r9, lsr #12
   44c38:	blx	ff302c0c <strspn@plt+0xff2ea204>
   44c3c:			; <UNDEFINED> instruction: 0xf7d3e7f0
   44c40:	svclt	0x0000ecb8
   44c44:	andeq	lr, r7, sl, asr r0
   44c48:	andeq	r0, r0, r8, asr #4
   44c4c:	andeq	lr, r7, ip, lsr r0
   44c50:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   44c54:	strle	r0, [r8], #-1874	; 0xfffff8ae
   44c58:			; <UNDEFINED> instruction: 0xf0086941
   44c5c:	stmdami	r5, {r0, r8, r9, fp, ip, sp, lr, pc}
   44c60:			; <UNDEFINED> instruction: 0xf0024478
   44c64:	andcs	pc, r0, r3, asr #23
   44c68:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   44c6c:			; <UNDEFINED> instruction: 0xffc8f7ff
   44c70:	stclt	0, cr2, [r8, #-0]
   44c74:	andeq	r1, r4, r4, ror #28
   44c78:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   44c7c:	strle	r0, [r8], #-1874	; 0xfffff8ae
   44c80:			; <UNDEFINED> instruction: 0xf0086941
   44c84:	stmdami	r5, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
   44c88:			; <UNDEFINED> instruction: 0xf0024478
   44c8c:	andcs	pc, r0, pc, lsr #23
   44c90:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   44c94:			; <UNDEFINED> instruction: 0xffb4f7ff
   44c98:	stclt	0, cr2, [r8, #-0]
   44c9c:	andeq	r1, r4, ip, lsr lr
   44ca0:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   44ca4:	ldcmi	7, cr0, [r6, #-364]	; 0xfffffe94
   44ca8:	strmi	fp, [r4], -r3, lsl #1
   44cac:	ldrle	r4, [r1], #-1149	; 0xfffffb83
   44cb0:	stmdbvs	r1, {r2, r4, r8, sl, fp, lr}^
   44cb4:			; <UNDEFINED> instruction: 0xf7ef447d
   44cb8:	strtmi	pc, [r8], -sp, lsl #30
   44cbc:	blx	fe600cce <strspn@plt+0xfe5e82c6>
   44cc0:	strtmi	r6, [r0], -r1, lsr #19
   44cc4:	blx	ff380cec <strspn@plt+0xff3682e4>
   44cc8:			; <UNDEFINED> instruction: 0xf0024628
   44ccc:	andcs	pc, r0, pc, lsl #23
   44cd0:	ldclt	0, cr11, [r0, #-12]!
   44cd4:			; <UNDEFINED> instruction: 0xf7ff69c1
   44cd8:	stmdami	fp, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   44cdc:			; <UNDEFINED> instruction: 0xf0024478
   44ce0:	bmi	303afc <strspn@plt+0x2eb0f4>
   44ce4:	movwls	r2, #4864	; 0x1300
   44ce8:	ldrmi	r6, [r9], -r0, lsr #20
   44cec:	bmi	25afa4 <strspn@plt+0x24259c>
   44cf0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   44cf4:	blx	fe380d2e <strspn@plt+0xfe368326>
   44cf8:	andlt	r2, r3, r0
   44cfc:	svclt	0x0000bd30
   44d00:			; <UNDEFINED> instruction: 0x0007dfb4
   44d04:	andeq	r1, r4, r0, lsl lr
   44d08:	andeq	r1, r4, r8, ror #27
   44d0c:	andeq	r0, r0, ip, asr #4
   44d10:	ldrdeq	pc, [r0], -r2
   44d14:	blmi	49755c <strspn@plt+0x47eb54>
   44d18:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   44d1c:	strmi	fp, [r4], -r5, lsr #1
   44d20:			; <UNDEFINED> instruction: 0x466d58d3
   44d24:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   44d28:			; <UNDEFINED> instruction: 0xf04f9323
   44d2c:			; <UNDEFINED> instruction: 0xf7e00300
   44d30:	stmdblt	r8, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   44d34:	blmi	297564 <strspn@plt+0x27eb5c>
   44d38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44d3c:	blls	91edac <strspn@plt+0x9063a4>
   44d40:	qaddle	r4, sl, r6
   44d44:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
   44d48:	strtmi	r4, [r0], -r9, lsr #12
   44d4c:	blx	1082d20 <strspn@plt+0x106a318>
   44d50:			; <UNDEFINED> instruction: 0xf7d3e7f0
   44d54:	svclt	0x0000ec2e
   44d58:	andeq	sp, r7, r6, asr #30
   44d5c:	andeq	r0, r0, r8, asr #4
   44d60:	andeq	sp, r7, r8, lsr #30
   44d64:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   44d68:	strle	r0, [r8], #-1874	; 0xfffff8ae
   44d6c:			; <UNDEFINED> instruction: 0xf0086941
   44d70:	stmdami	r5, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   44d74:			; <UNDEFINED> instruction: 0xf0024478
   44d78:	andcs	pc, r0, r9, lsr fp	; <UNPREDICTABLE>
   44d7c:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   44d80:			; <UNDEFINED> instruction: 0xffc8f7ff
   44d84:	stclt	0, cr2, [r8, #-0]
   44d88:	andeq	r1, r4, r0, asr sp
   44d8c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   44d90:	strle	r0, [r8], #-1874	; 0xfffff8ae
   44d94:			; <UNDEFINED> instruction: 0xf0086941
   44d98:	stmdami	r5, {r0, r3, r4, r8, fp, ip, sp, lr, pc}
   44d9c:			; <UNDEFINED> instruction: 0xf0024478
   44da0:	andcs	pc, r0, r5, lsr #22
   44da4:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   44da8:			; <UNDEFINED> instruction: 0xffb4f7ff
   44dac:	stclt	0, cr2, [r8, #-0]
   44db0:	andeq	r1, r4, r8, lsr #26
   44db4:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   44db8:	ldcmi	7, cr0, [r6, #-364]	; 0xfffffe94
   44dbc:	strmi	fp, [r4], -r3, lsl #1
   44dc0:	ldrle	r4, [r1], #-1149	; 0xfffffb83
   44dc4:	stmdbvs	r1, {r2, r4, r8, sl, fp, lr}^
   44dc8:			; <UNDEFINED> instruction: 0xf7ef447d
   44dcc:	strtmi	pc, [r8], -r3, lsl #29
   44dd0:	blx	380de2 <strspn@plt+0x3683da>
   44dd4:	strtmi	r6, [r0], -r1, lsr #19
   44dd8:	blx	1100e00 <strspn@plt+0x10e83f8>
   44ddc:			; <UNDEFINED> instruction: 0xf0024628
   44de0:	andcs	pc, r0, r5, lsl #22
   44de4:	ldclt	0, cr11, [r0, #-12]!
   44de8:			; <UNDEFINED> instruction: 0xf7ff69c1
   44dec:	stmdami	fp, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   44df0:			; <UNDEFINED> instruction: 0xf0024478
   44df4:	bmi	3039e8 <strspn@plt+0x2eafe0>
   44df8:	movwls	r2, #4864	; 0x1300
   44dfc:	ldrmi	r6, [r9], -r0, lsr #20
   44e00:	bmi	25b0b8 <strspn@plt+0x2426b0>
   44e04:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   44e08:	blx	100e42 <strspn@plt+0xe843a>
   44e0c:	andlt	r2, r3, r0
   44e10:	svclt	0x0000bd30
   44e14:	andeq	sp, r7, r0, lsr #29
   44e18:	strdeq	r1, [r4], -ip
   44e1c:	ldrdeq	r1, [r4], -r4
   44e20:	andeq	r0, r0, ip, asr #4
   44e24:			; <UNDEFINED> instruction: 0x0000fcbe
   44e28:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   44e2c:	strle	r0, [r8], #-1874	; 0xfffff8ae
   44e30:			; <UNDEFINED> instruction: 0xf0086941
   44e34:	stmdami	r5, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
   44e38:			; <UNDEFINED> instruction: 0xf0024478
   44e3c:	ldrdcs	pc, [r0], -r7
   44e40:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   44e44:			; <UNDEFINED> instruction: 0xfffcf7f2
   44e48:	stclt	0, cr2, [r8, #-0]
   44e4c:	andeq	r1, r4, ip, lsl #25
   44e50:	blmi	fee97938 <strspn@plt+0xfee7ef30>
   44e54:	mvnsmi	lr, #737280	; 0xb4000
   44e58:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   44e5c:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
   44e60:	svcmi	0x00b64604
   44e64:	streq	pc, [r4, #-21]	; 0xffffffeb
   44e68:	movtls	r6, #14363	; 0x381b
   44e6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44e70:	teqle	lr, pc, ror r4
   44e74:	stmdbvs	r1, {r1, r4, r5, r7, r9, sl, fp, lr}^
   44e78:			; <UNDEFINED> instruction: 0xf7ef447e
   44e7c:	ldrtmi	pc, [r0], -fp, lsr #28	; <UNPREDICTABLE>
   44e80:	blx	fed80e90 <strspn@plt+0xfed68488>
   44e84:	strtmi	r6, [r0], -r1, lsr #19
   44e88:			; <UNDEFINED> instruction: 0xf9eaf008
   44e8c:			; <UNDEFINED> instruction: 0xf0024630
   44e90:	stmibvs	r6!, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
   44e94:	strtmi	r4, [fp], -fp, lsr #19
   44e98:	sbcmi	pc, r0, r6, lsl #8
   44e9c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   44ea0:	tstls	r0, r1, lsl #10
   44ea4:			; <UNDEFINED> instruction: 0xf00c4629
   44ea8:			; <UNDEFINED> instruction: 0xf436fab3
   44eac:	cmnle	lr, r0, asr #13
   44eb0:	ldrbtmi	r4, [sp], #-3493	; 0xfffff25b
   44eb4:			; <UNDEFINED> instruction: 0xf0024628
   44eb8:	bmi	fe983924 <strspn@plt+0xfe96af1c>
   44ebc:	bvs	84dac4 <strspn@plt+0x8350bc>
   44ec0:			; <UNDEFINED> instruction: 0x4619447a
   44ec4:	stmib	sp, {r2, r3, r9, ip, sp}^
   44ec8:	bmi	fe88dad0 <strspn@plt+0xfe8750c8>
   44ecc:			; <UNDEFINED> instruction: 0xf00c447a
   44ed0:			; <UNDEFINED> instruction: 0x4628fa9f
   44ed4:	blx	fe300ee4 <strspn@plt+0xfe2e84dc>
   44ed8:	blmi	fe617958 <strspn@plt+0xfe5fef50>
   44edc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44ee0:	blls	111ef50 <strspn@plt+0x1106548>
   44ee4:			; <UNDEFINED> instruction: 0xf040405a
   44ee8:	andcs	r8, r0, r3, lsr #2
   44eec:	pop	{r0, r2, r6, ip, sp, pc}
   44ef0:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   44ef4:	sfmge	f7, 4, [r2, #-512]	; 0xfffffe00
   44ef8:	movwcs	r9, #512	; 0x200
   44efc:	bvs	10ea308 <strspn@plt+0x10d1900>
   44f00:	blx	ff800f2a <strspn@plt+0xff7e8522>
   44f04:	stmdacs	r0, {r1, r2, r9, sl, lr}
   44f08:	ldmmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   44f0c:			; <UNDEFINED> instruction: 0xf0024478
   44f10:	bmi	fe5038cc <strspn@plt+0xfe4eaec4>
   44f14:			; <UNDEFINED> instruction: 0x96014633
   44f18:			; <UNDEFINED> instruction: 0x4631447a
   44f1c:	andls	r3, r0, #12, 4	; 0xc0000000
   44f20:	stmdavs	r8!, {r0, r1, r2, r3, r7, r9, fp, lr}
   44f24:			; <UNDEFINED> instruction: 0xf00c447a
   44f28:	stmiavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   44f2c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   44f30:	sbchi	pc, pc, r0
   44f34:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   44f38:	blx	1680f48 <strspn@plt+0x1668540>
   44f3c:	bmi	fe31756c <strspn@plt+0xfe2feb64>
   44f40:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   44f44:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
   44f48:	movwne	lr, #2509	; 0x9cd
   44f4c:	stmiavs	r8!, {r0, r3, r4, r9, sl, lr}
   44f50:	blx	1800f88 <strspn@plt+0x17e8580>
   44f54:			; <UNDEFINED> instruction: 0xf01368a3
   44f58:			; <UNDEFINED> instruction: 0xf0000302
   44f5c:	stmmi	r4, {r0, r1, r4, r6, r7, pc}
   44f60:			; <UNDEFINED> instruction: 0xf0024478
   44f64:	blhi	fea83878 <strspn@plt+0xfea6ae70>
   44f68:	blx	ff282f42 <strspn@plt+0xff26a53a>
   44f6c:	ldreq	r6, [fp, r3, lsr #17]
   44f70:	adcshi	pc, fp, r0, asr #2
   44f74:	ldrsbls	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   44f78:	ldrsbhi	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   44f7c:			; <UNDEFINED> instruction: 0x670ae9d5
   44f80:	bmi	1fd636c <strspn@plt+0x1fbd964>
   44f84:			; <UNDEFINED> instruction: 0x464944f8
   44f88:			; <UNDEFINED> instruction: 0x4640447a
   44f8c:	strvs	lr, [r0, -sp, asr #19]
   44f90:	blx	200fa0 <strspn@plt+0x1e8598>
   44f94:			; <UNDEFINED> instruction: 0xf01468a4
   44f98:	andsle	r0, r7, r2, lsl #8
   44f9c:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
   44fa0:	blx	980fb0 <strspn@plt+0x9685a8>
   44fa4:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
   44fa8:	blx	880fb8 <strspn@plt+0x8685b0>
   44fac:	ldmdami	r6!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   44fb0:			; <UNDEFINED> instruction: 0xf0024478
   44fb4:	bmi	1dc3828 <strspn@plt+0x1daae20>
   44fb8:	strtmi	r9, [fp], -r1, lsl #10
   44fbc:			; <UNDEFINED> instruction: 0x46194630
   44fc0:			; <UNDEFINED> instruction: 0x461a58bd
   44fc4:			; <UNDEFINED> instruction: 0xf00c9500
   44fc8:	ldrb	pc, [r1, -r3, lsr #20]!	; <UNPREDICTABLE>
   44fcc:			; <UNDEFINED> instruction: 0x670ce9d5
   44fd0:	bmi	1c168fc <strspn@plt+0x1bfdef4>
   44fd4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   44fd8:	strvs	lr, [r0, -sp, asr #19]
   44fdc:			; <UNDEFINED> instruction: 0xf9e0f002
   44fe0:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
   44fe4:	blx	100ff4 <strspn@plt+0xe85ec>
   44fe8:	bmi	1b5759c <strspn@plt+0x1b3eb94>
   44fec:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   44ff0:	tstcc	r8, r1, lsl #8
   44ff4:	tstls	r0, sl, ror r4
   44ff8:	blvs	fea56884 <strspn@plt+0xfea3de7c>
   44ffc:	blx	281034 <strspn@plt+0x26862c>
   45000:	stmdami	r7!, {r0, r3, r5, r7, sl, fp, sp, lr}^
   45004:	tstcs	r0, #3489792	; 0x354000
   45008:	tstls	r0, r8, ror r4
   4500c:			; <UNDEFINED> instruction: 0xf9c8f002
   45010:	ldmib	r5, {r1, r3, r5, r7, sl, fp, sp, lr}^
   45014:			; <UNDEFINED> instruction: 0x46230110
   45018:	stc2	0, cr15, [r4], {7}
   4501c:	blx	20102c <strspn@plt+0x1e8624>
   45020:	stmdami	r0!, {r0, r3, r5, r7, r8, sl, fp, sp, lr}^
   45024:	tstcs	r4, #3489792	; 0x354000
   45028:	tstls	r0, r8, ror r4
   4502c:			; <UNDEFINED> instruction: 0xf9b8f002
   45030:	ldmib	r5, {r1, r3, r5, r7, r8, sl, fp, sp, lr}^
   45034:			; <UNDEFINED> instruction: 0x46230114
   45038:	blx	ffd8105e <strspn@plt+0xffd68656>
   4503c:			; <UNDEFINED> instruction: 0xf9f6f002
   45040:	ldmdami	r9, {r0, r3, r5, r7, r9, sl, fp, sp, lr}^
   45044:	tstcs	r8, #3489792	; 0x354000
   45048:	tstls	r0, r8, ror r4
   4504c:			; <UNDEFINED> instruction: 0xf9a8f002
   45050:	ldmib	r5, {r1, r3, r5, r7, r9, sl, fp, sp, lr}^
   45054:			; <UNDEFINED> instruction: 0x46230118
   45058:	blx	ff98107e <strspn@plt+0xff968676>
   4505c:			; <UNDEFINED> instruction: 0xf9e6f002
   45060:	ldmdami	r2, {r0, r3, r5, r7, r8, r9, sl, fp, sp, lr}^
   45064:	tstcs	ip, #3489792	; 0x354000
   45068:	tstls	r0, r8, ror r4
   4506c:			; <UNDEFINED> instruction: 0xf998f002
   45070:	ldmib	r5, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr}^
   45074:			; <UNDEFINED> instruction: 0x4623011c
   45078:	blx	ff58109e <strspn@plt+0xff568696>
   4507c:			; <UNDEFINED> instruction: 0xf9d6f002
   45080:	ldrdcc	pc, [r0], r5
   45084:	strbmi	r4, [r9], -sl, asr #20
   45088:	strls	r4, [r1], #-1600	; 0xfffff9c0
   4508c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   45090:			; <UNDEFINED> instruction: 0xf986f002
   45094:	ldrdcc	pc, [r4], r5
   45098:	strbmi	r4, [r9], -r6, asr #20
   4509c:	strls	r4, [r1], #-1600	; 0xfffff9c0
   450a0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   450a4:			; <UNDEFINED> instruction: 0xf97cf002
   450a8:	ldrdcc	pc, [r8], r5
   450ac:	strbmi	r4, [r9], -r2, asr #20
   450b0:	strls	r4, [r1], #-1600	; 0xfffff9c0
   450b4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   450b8:			; <UNDEFINED> instruction: 0xf972f002
   450bc:	ldrdcc	pc, [ip], r5
   450c0:			; <UNDEFINED> instruction: 0x46494a3e
   450c4:	strls	r4, [r1], #-1600	; 0xfffff9c0
   450c8:	movwls	r4, #1146	; 0x47a
   450cc:			; <UNDEFINED> instruction: 0xf968f002
   450d0:	stmdavs	r9!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   450d4:	ldmdami	fp!, {r1, r3, r4, r5, r9, fp, lr}
   450d8:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
   450dc:	ldrbtmi	r4, [r8], #-2362	; 0xfffff6c6
   450e0:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   450e4:			; <UNDEFINED> instruction: 0xf95cf002
   450e8:	ldmib	r5, {r2, r5, r8, r9, sl, sp, lr, pc}^
   450ec:	bmi	e1ed14 <strspn@plt+0xe0630c>
   450f0:	ldmdami	r8!, {r0, r1, r2, r4, r5, r8, fp, lr}
   450f4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   450f8:	strvs	lr, [r0, -sp, asr #19]
   450fc:			; <UNDEFINED> instruction: 0xf0024478
   45100:	ldr	pc, [r7, -pc, asr #18]!
   45104:	bmi	d5f5b0 <strspn@plt+0xd46ba8>
   45108:	tstls	r0, r4, lsr r8
   4510c:	ldmdbmi	r4!, {r1, r3, r4, r5, r6, sl, lr}
   45110:	movwls	r4, #5240	; 0x1478
   45114:			; <UNDEFINED> instruction: 0xf0024479
   45118:	ldmdami	r2!, {r0, r1, r6, r8, fp, ip, sp, lr, pc}
   4511c:	ldrbtmi	r6, [r8], #-2409	; 0xfffff697
   45120:	blx	fe981140 <strspn@plt+0xfe968738>
   45124:	stmibvs	r9!, {r4, r5, fp, lr}
   45128:			; <UNDEFINED> instruction: 0xf0064478
   4512c:			; <UNDEFINED> instruction: 0xe716fa9f
   45130:	b	1003084 <strspn@plt+0xfea67c>
   45134:	andeq	sp, r7, r8, lsl #28
   45138:	andeq	r0, r0, r8, asr #4
   4513c:	strdeq	sp, [r7], -r0
   45140:	andeq	r1, r4, ip, asr #24
   45144:	andeq	pc, r6, lr, lsl r3	; <UNPREDICTABLE>
   45148:	andeq	r1, r4, r2, lsl ip
   4514c:	strdeq	pc, [r6], -ip
   45150:	andeq	fp, r2, r4, lsl #20
   45154:	andeq	sp, r7, r4, lsl #27
   45158:	ldrdeq	fp, [r2], -r0
   4515c:	andeq	pc, r6, r4, lsr #5
   45160:	andeq	fp, r2, ip, lsr #19
   45164:			; <UNDEFINED> instruction: 0x0002b9be
   45168:	andeq	pc, r6, sl, ror r2	; <UNPREDICTABLE>
   4516c:	andeq	fp, r2, r2, asr #19
   45170:	ldrdeq	fp, [r2], -ip
   45174:	andeq	r1, r4, r4, asr #22
   45178:	andeq	sp, r0, r8, lsl #25
   4517c:	andeq	fp, r2, r8, asr #19
   45180:	strdeq	pc, [r0], -r6
   45184:	andeq	r8, r1, r2, ror #27
   45188:	andeq	r5, r1, r8, lsl pc
   4518c:	andeq	r0, r0, ip, asr #4
   45190:	andeq	fp, r2, r6, lsl #19
   45194:	andeq	fp, r2, r6, lsl #19
   45198:	andeq	pc, r6, lr, asr #3
   4519c:	andeq	fp, r2, r4, lsl r9
   451a0:	andeq	fp, r2, r8, ror r9
   451a4:	andeq	fp, r2, r0, lsl #19
   451a8:	andeq	fp, r2, r8, lsl #19
   451ac:	muleq	r2, r0, r9
   451b0:	muleq	r2, r2, r9
   451b4:	andeq	fp, r2, lr, lsl #19
   451b8:	andeq	fp, r2, sl, lsl #19
   451bc:	andeq	fp, r2, r8, lsl #19
   451c0:	andeq	fp, r2, lr, lsl #16
   451c4:	andeq	sp, r0, lr, lsr #22
   451c8:	andeq	r1, r4, r2, ror #19
   451cc:	andeq	fp, r2, r4, asr r8
   451d0:	andeq	r1, r4, lr, asr #19
   451d4:	andeq	sp, r0, r0, lsl fp
   451d8:	andeq	fp, r2, ip, lsl #16
   451dc:	strdeq	sp, [r0], -ip
   451e0:			; <UNDEFINED> instruction: 0x000419b0
   451e4:	andeq	fp, r2, r6, lsl #16
   451e8:	andeq	fp, r2, r8, lsl #16
   451ec:	mcrne	4, 0, fp, cr4, cr0, {3}
   451f0:	blmi	4bc674 <strspn@plt+0x4a3c6c>
   451f4:	streq	pc, [r9], -r4, asr #7
   451f8:			; <UNDEFINED> instruction: 0xf853447b
   451fc:	tstlt	r0, r6, lsr #32
   45200:	adcmi	r6, r3, #4390912	; 0x430000
   45204:	blmi	3b9258 <strspn@plt+0x3a0850>
   45208:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   4520c:	ldmdavs	sl, {r0, r2, r3, r7, r8, ip, sp, pc}^
   45210:	bcc	14de18 <strspn@plt+0x135410>
   45214:	adcmi	lr, fp, #1
   45218:			; <UNDEFINED> instruction: 0xf852d00b
   4521c:	movwcc	r0, #7940	; 0x1f04
   45220:	adcmi	r6, r1, #4259840	; 0x410000
   45224:	blmi	1f9a08 <strspn@plt+0x1e1000>
   45228:			; <UNDEFINED> instruction: 0xf843447b
   4522c:	ldcllt	0, cr0, [r0], #-152	; 0xffffff68
   45230:	andcs	r4, r0, r0, ror r7
   45234:			; <UNDEFINED> instruction: 0x4770bc70
   45238:	strdeq	r3, [sl], -ip
   4523c:	andeq	r3, sl, r0, asr #18
   45240:	andeq	r3, sl, ip, asr #21
   45244:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   45248:			; <UNDEFINED> instruction: 0x47706098
   4524c:	andeq	r3, sl, r2, lsl #18
   45250:	strdlt	fp, [r5], r0
   45254:			; <UNDEFINED> instruction: 0xf8dfac0a
   45258:	ldrmi	ip, [r6], -r4, rrx
   4525c:			; <UNDEFINED> instruction: 0xf8544a18
   45260:	ldrbtmi	r5, [ip], #2820	; 0xb04
   45264:			; <UNDEFINED> instruction: 0xf04f461f
   45268:	strls	r3, [r1], #-1023	; 0xfffffc01
   4526c:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   45270:	andls	r6, r3, #1179648	; 0x120000
   45274:	andeq	pc, r0, #79	; 0x4f
   45278:	andcs	r9, r1, #0, 10
   4527c:	strls	r4, [r2], #-1549	; 0xfffff9f3
   45280:	stmdb	r0!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45284:	svclt	0x003442a8
   45288:	movwcs	r2, #4864	; 0x1300
   4528c:	bicsvc	lr, r0, #339968	; 0x53000
   45290:	bmi	3796bc <strspn@plt+0x360cb4>
   45294:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   45298:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4529c:	subsmi	r9, sl, r3, lsl #22
   452a0:	andlt	sp, r5, r9, lsl #2
   452a4:			; <UNDEFINED> instruction: 0x4602bdf0
   452a8:	strtmi	r4, [fp], -r7, lsl #16
   452ac:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   452b0:			; <UNDEFINED> instruction: 0xf7de9700
   452b4:	pld	[r3, r5, lsl sl]
   452b8:	svclt	0x0000e97c
   452bc:	strdeq	sp, [r7], -lr
   452c0:	andeq	r0, r0, r8, asr #4
   452c4:	andeq	sp, r7, sl, asr #19
   452c8:	andeq	sp, r0, r6, ror #22
   452cc:	cfstr32mi	mvfx11, [r9], {112}	; 0x70
   452d0:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   452d4:	movwle	r4, #45720	; 0xb298
   452d8:	stmdbvs	r0!, {r0, r2, r9, sl, lr}
   452dc:	streq	pc, [ip], -r4, lsl #2
   452e0:	ldrtmi	r2, [r1], -ip, lsl #5
   452e4:	stc2l	0, cr15, [r2], #-48	; 0xffffffd0
   452e8:	adcmi	r6, fp, #14876672	; 0xe30000
   452ec:	ldmible	r7!, {r5, r8, sp, lr}^
   452f0:	svclt	0x0000bd70
   452f4:	andeq	r3, sl, r8, ror r8
   452f8:			; <UNDEFINED> instruction: 0x4606b5f8
   452fc:	svcmi	0x002d4c2c
   45300:	ldrbtmi	r4, [pc], #-1148	; 45308 <strspn@plt+0x2c900>
   45304:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   45308:	eorle	r4, r5, fp, lsr #5
   4530c:	suble	r2, sl, r0, lsl #26
   45310:	movwcs	r4, #2601	; 0xa29
   45314:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   45318:	and	r3, r2, r4, lsl #20
   4531c:	addsmi	r3, sp, #67108864	; 0x4000000
   45320:			; <UNDEFINED> instruction: 0xf852d041
   45324:	stmdavs	r1!, {r2, r8, r9, sl, fp, lr}^
   45328:	mvnsle	r2, r0, lsl #18
   4532c:			; <UNDEFINED> instruction: 0x46202298
   45330:	b	fe483284 <strspn@plt+0xfe46a87c>
   45334:	stmdbmi	r2!, {r0, r5, fp, lr}
   45338:	orreq	pc, ip, #4, 2
   4533c:	rsbvs	r4, r6, r8, ror r4
   45340:	addcc	pc, ip, r4, asr #17
   45344:			; <UNDEFINED> instruction: 0xf8c46942
   45348:	andcc	r3, r1, #144	; 0x90
   4534c:	ldmdapl	fp!, {r1, r6, r8, sp, lr}^
   45350:	bllt	3233c4 <strspn@plt+0x30a9bc>
   45354:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   45358:	strtmi	r2, [r1], -r4, lsl #4
   4535c:			; <UNDEFINED> instruction: 0xf00c6860
   45360:	stmdavs	r3!, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
   45364:	mlsvs	r0, r8, r1, r2
   45368:			; <UNDEFINED> instruction: 0xf00c1b58
   4536c:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   45370:	addeq	lr, r5, #1024	; 0x400
   45374:	bl	9f410 <strspn@plt+0x86a08>
   45378:	addsmi	r0, r1, #1073741857	; 0x40000021
   4537c:			; <UNDEFINED> instruction: 0xf842d9c6
   45380:	addsmi	r0, r1, #4, 22	; 0x1000
   45384:	addseq	pc, r8, r0, lsl #2
   45388:			; <UNDEFINED> instruction: 0xf842d9c0
   4538c:	addsmi	r0, r1, #4, 22	; 0x1000
   45390:	addseq	pc, r8, r0, lsl #2
   45394:			; <UNDEFINED> instruction: 0xe7b9d8f3
   45398:	ldrtmi	r4, [r1], -sl, lsl #16
   4539c:			; <UNDEFINED> instruction: 0xf7de4478
   453a0:			; <UNDEFINED> instruction: 0x4620f975
   453a4:	stmdami	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   453a8:			; <UNDEFINED> instruction: 0xf7de4478
   453ac:	svclt	0x0000f999
   453b0:	andeq	r3, sl, r8, asr #16
   453b4:	andeq	sp, r7, lr, asr r9
   453b8:	andeq	r3, sl, r4, lsr r8
   453bc:	andeq	r3, sl, ip, lsl #16
   453c0:	andeq	r0, r0, r4, lsl #4
   453c4:	andeq	fp, r2, r8, ror #16
   453c8:	andeq	fp, r2, r0, lsl #17
   453cc:	tstcs	r1, r8, lsr r5
   453d0:			; <UNDEFINED> instruction: 0xf7d34604
   453d4:	vmlane.f32	s28, s7, s16
   453d8:			; <UNDEFINED> instruction: 0xf043db10
   453dc:	ldrbeq	r0, [fp, r1, lsl #10]
   453e0:	strtmi	sp, [sl], -r5, lsl #8
   453e4:	strtmi	r2, [r0], -r2, lsl #2
   453e8:	b	1f8333c <strspn@plt+0x1f6a934>
   453ec:			; <UNDEFINED> instruction: 0xbd38b900
   453f0:	strtmi	r4, [sl], -r5, lsl #16
   453f4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   453f8:			; <UNDEFINED> instruction: 0xf9e6f7de
   453fc:	strtmi	r4, [r1], -r3, lsl #16
   45400:			; <UNDEFINED> instruction: 0xf7de4478
   45404:	svclt	0x0000f9e1
   45408:	andeq	fp, r2, r6, asr r8
   4540c:	andeq	fp, r2, r8, lsr r8
   45410:			; <UNDEFINED> instruction: 0xf7d3b510
   45414:	strmi	lr, [r4], -sl, lsl #18
   45418:	stmda	r8!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4541c:	smlabble	r0, r4, r2, r4
   45420:			; <UNDEFINED> instruction: 0x4601bd10
   45424:			; <UNDEFINED> instruction: 0xf7d34620
   45428:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   4542c:	stmdami	r2, {r3, r4, r5, r6, r7, r9, fp, ip, lr, pc}
   45430:			; <UNDEFINED> instruction: 0xf7de4478
   45434:	svclt	0x0000f9c9
   45438:	andeq	fp, r2, r4, lsr r8
   4543c:	blmi	c97d04 <strspn@plt+0xc7f2fc>
   45440:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   45444:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   45448:	movwls	r6, #30747	; 0x781b
   4544c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45450:			; <UNDEFINED> instruction: 0xf7ff9003
   45454:	stmdage	r5, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   45458:	b	e833ac <strspn@plt+0xe6a9a4>
   4545c:	blle	80f464 <strspn@plt+0x7f6a5c>
   45460:			; <UNDEFINED> instruction: 0xf7ff9806
   45464:	pld	[r3, r3	; <illegal shifter operand>]
   45468:	vmlane.f32	s28, s8, s1
   4546c:	eorle	sp, r1, pc, lsr fp
   45470:	stmdals	r5, {r0, r2, r5, r8, r9, fp, lr}
   45474:	orrsvs	r4, ip, fp, ror r4
   45478:	b	fed033cc <strspn@plt+0xfecea9c4>
   4547c:			; <UNDEFINED> instruction: 0xffc8f7ff
   45480:	stmdals	r6, {r1, r5, r8, fp, lr}
   45484:			; <UNDEFINED> instruction: 0xf7d24479
   45488:	ldrsblt	lr, [r8, #-246]!	; 0xffffff0a
   4548c:	blmi	797d14 <strspn@plt+0x77f30c>
   45490:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   45494:	blls	21f504 <strspn@plt+0x206afc>
   45498:	qaddle	r4, sl, r5
   4549c:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   454a0:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   454a4:			; <UNDEFINED> instruction: 0xf990f7de
   454a8:	stm	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   454ac:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   454b0:			; <UNDEFINED> instruction: 0xf98af7de
   454b4:			; <UNDEFINED> instruction: 0xf7d39806
   454b8:	stmdals	r5, {r2, r4, r7, r9, fp, sp, lr, pc}
   454bc:			; <UNDEFINED> instruction: 0x4621b130
   454c0:	stm	r8, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   454c4:	stmdals	r5, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   454c8:	b	fe30341c <strspn@plt+0xfe2eaa14>
   454cc:	tstcs	r0, r3, lsl ip
   454d0:	ldrbtmi	r4, [ip], #-2579	; 0xfffff5ed
   454d4:	ldmdbmi	r3, {r8, ip, pc}
   454d8:	blls	1166c8 <strspn@plt+0xfdcc0>
   454dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   454e0:	b	803434 <strspn@plt+0x7eaa2c>
   454e4:			; <UNDEFINED> instruction: 0x46214810
   454e8:			; <UNDEFINED> instruction: 0xf7de4478
   454ec:	stmdami	pc, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   454f0:			; <UNDEFINED> instruction: 0xf7de4478
   454f4:	stmdami	lr, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   454f8:			; <UNDEFINED> instruction: 0xf7de4478
   454fc:	svclt	0x0000f965
   45500:	andeq	sp, r7, r0, lsr #16
   45504:	andeq	r0, r0, r8, asr #4
   45508:	ldrdeq	r3, [sl], -r4
   4550c:	andeq	r5, r2, r8, lsr #11
   45510:	ldrdeq	sp, [r7], -r0
   45514:	muleq	r2, r6, r8
   45518:	strdeq	fp, [r2], -r2
   4551c:	andeq	fp, r2, sl, lsr #15
   45520:	andeq	fp, r2, r0, lsr #15
   45524:	andeq	lr, r3, r2, ror sl
   45528:	muleq	r2, ip, r7
   4552c:	andeq	fp, r2, r0, lsl #15
   45530:	andeq	fp, r2, r0, lsr #15
   45534:			; <UNDEFINED> instruction: 0x4605b538
   45538:			; <UNDEFINED> instruction: 0xff6af7ff
   4553c:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   45540:	ldmdblt	fp!, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
   45544:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   45548:			; <UNDEFINED> instruction: 0xf7d34628
   4554c:			; <UNDEFINED> instruction: 0x4604ea14
   45550:			; <UNDEFINED> instruction: 0xf7ffb158
   45554:	qsaxmi	pc, r0, sp	; <UNPREDICTABLE>
   45558:	ldmib	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4555c:			; <UNDEFINED> instruction: 0xff36f7ff
   45560:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   45564:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
   45568:	stmdami	r5, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4556c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   45570:			; <UNDEFINED> instruction: 0xf92af7de
   45574:	andeq	r3, sl, sl, lsl #12
   45578:	andeq	r5, r2, r6, ror #9
   4557c:			; <UNDEFINED> instruction: 0x0000dbb2
   45580:	andeq	fp, r2, sl, lsr r7
   45584:	blmi	12729ac <strspn@plt+0x1259fa4>
   45588:	ldrbtmi	r4, [fp], #-3400	; 0xfffff2b8
   4558c:	bvs	656788 <strspn@plt+0x63dd80>
   45590:	blle	8f598 <strspn@plt+0x76b90>
   45594:	b	9834e8 <strspn@plt+0x96aae0>
   45598:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   4559c:	ldrdcc	pc, [r0], #131	; 0x83
   455a0:	bmi	1173a34 <strspn@plt+0x115b02c>
   455a4:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   455a8:	cmnle	r8, r0, lsl #20
   455ac:	ldrbtmi	r4, [ip], #-3138	; 0xfffff3be
   455b0:	ldrdeq	pc, [r4], #132	; 0x84
   455b4:	eorsle	r2, lr, r0, lsl #16
   455b8:	ldrdne	pc, [r8], #132	; 0x84
   455bc:	ldmda	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   455c0:	blle	d4f5c8 <strspn@plt+0xd36bc0>
   455c4:			; <UNDEFINED> instruction: 0xf8d46aa1
   455c8:			; <UNDEFINED> instruction: 0xf7d300c8
   455cc:	stmdacs	r0, {r1, r2, r7, r8, fp, sp, lr, pc}
   455d0:	bvs	18bc364 <strspn@plt+0x18a395c>
   455d4:	ldrdeq	pc, [ip], #132	; 0x84
   455d8:	stmdb	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   455dc:	blle	d8f5e4 <strspn@plt+0xd76bdc>
   455e0:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   455e4:	ldrdcc	pc, [r0], #131	; 0x83
   455e8:	teqle	r3, r0, lsl #22
   455ec:	ldm	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   455f0:			; <UNDEFINED> instruction: 0xf7d32113
   455f4:	ldmdbmi	r2!, {r3, r6, r7, fp, sp, lr, pc}
   455f8:	blvs	13167e4 <strspn@plt+0x12fdddc>
   455fc:	teqcc	r4, r3, lsr #2
   45600:	andscs	r2, r1, r0, lsl #4
   45604:	stmda	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   45608:	stmiapl	fp!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   4560c:	bllt	1723680 <strspn@plt+0x170ac78>
   45610:	stmiapl	ip!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   45614:	blcs	636a8 <strspn@plt+0x4aca0>
   45618:	blmi	b79b2c <strspn@plt+0xb61124>
   4561c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   45620:			; <UNDEFINED> instruction: 0xf7d3100b
   45624:	stmdami	sl!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
   45628:			; <UNDEFINED> instruction: 0xf7de4478
   4562c:	stmdami	r9!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   45630:			; <UNDEFINED> instruction: 0xf7de4478
   45634:	pld	[r2, r9, asr #17]
   45638:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4563c:			; <UNDEFINED> instruction: 0xf8d4d0d0
   45640:	strmi	r1, [r8], -ip, asr #1
   45644:	ldm	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45648:	ble	ff28f650 <strspn@plt+0xff276c48>
   4564c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   45650:			; <UNDEFINED> instruction: 0xf8baf7de
   45654:			; <UNDEFINED> instruction: 0xf7d22003
   45658:			; <UNDEFINED> instruction: 0x2000efb2
   4565c:	svc	0x00d8f7d2
   45660:			; <UNDEFINED> instruction: 0xf7d22000
   45664:	strb	lr, [r6, ip, lsr #31]
   45668:	stmiapl	ip!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   4566c:	stmiblt	fp, {r0, r1, r5, fp, ip, sp, lr}
   45670:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   45674:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   45678:			; <UNDEFINED> instruction: 0xf808f7de
   4567c:	ldrmi	lr, [sl], -sl, asr #15
   45680:			; <UNDEFINED> instruction: 0x46184619
   45684:	ldmib	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   45688:	ble	fe40f690 <strspn@plt+0xfe3f6c88>
   4568c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   45690:			; <UNDEFINED> instruction: 0xf89af7de
   45694:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   45698:	ldmdami	r4, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4569c:			; <UNDEFINED> instruction: 0xf7de4478
   456a0:			; <UNDEFINED> instruction: 0xf7e1f893
   456a4:	ldr	pc, [r8, fp, lsl #19]!
   456a8:			; <UNDEFINED> instruction: 0x000a35be
   456ac:	ldrdeq	sp, [r7], -r4
   456b0:	andeq	r3, sl, lr, lsr #11
   456b4:	andeq	sp, r7, r4, ror sl
   456b8:	muleq	sl, sl, r5
   456bc:	andeq	r3, sl, r6, ror #10
   456c0:	andeq	r3, sl, r0, asr r5
   456c4:	andeq	r0, r0, r4, lsl #4
   456c8:	andeq	r0, r0, r8, ror r3
   456cc:	andeq	r3, sl, ip, lsr #10
   456d0:	strdeq	fp, [r2], -r0
   456d4:			; <UNDEFINED> instruction: 0x0002b6bc
   456d8:	andeq	fp, r2, r6, lsl r6
   456dc:	andeq	fp, r2, r2, asr r6
   456e0:	andeq	fp, r2, lr, lsl #13
   456e4:	andeq	fp, r2, r2, asr #12
   456e8:	andeq	fp, r2, r6, lsr #12
   456ec:	andeq	fp, r2, ip, asr r6
   456f0:			; <UNDEFINED> instruction: 0x46014b19
   456f4:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
   456f8:	ldmdavs	sl, {r0, r1, r7, ip, sp, pc}
   456fc:	andls	fp, r1, sl, ror #19
   45700:	andcs	pc, r6, r4, asr #4
   45704:			; <UNDEFINED> instruction: 0xf7d3685b
   45708:	stmdbls	r1, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   4570c:	blmi	531bf4 <strspn@plt+0x5191ec>
   45710:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
   45714:			; <UNDEFINED> instruction: 0xf8c3447a
   45718:	ldrdlt	r2, [r3], -r0
   4571c:			; <UNDEFINED> instruction: 0x4603bd30
   45720:	vmax.s8	d20, d4, d2
   45724:			; <UNDEFINED> instruction: 0xf7d32007
   45728:	blmi	3ffcc0 <strspn@plt+0x3e72b8>
   4572c:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   45730:			; <UNDEFINED> instruction: 0xf8c3447a
   45734:	ldrdlt	r2, [r3], -r0
   45738:	stcmi	13, cr11, [ip], {48}	; 0x30
   4573c:	stcmi	3, cr2, [ip, #-0]
   45740:	ldrbtmi	r4, [ip], #-1562	; 0xfffff9e6
   45744:	ldrbtmi	r2, [sp], #-16
   45748:	sbcspl	pc, r0, r4, asr #17
   4574c:	pop	{r0, r1, ip, sp, pc}
   45750:			; <UNDEFINED> instruction: 0xf7d34030
   45754:	svclt	0x0000b94b
   45758:	andeq	sp, r7, r2, lsr #18
   4575c:	andeq	r3, sl, r6, lsr r4
   45760:	andeq	r4, r2, r4, lsl r0
   45764:	andeq	r3, sl, sl, lsl r4
   45768:	andeq	r4, r2, r8
   4576c:	andeq	r3, sl, r6, lsl #8
   45770:	andeq	r3, r2, lr, asr pc
   45774:	cfldrsmi	mvf11, [r0], {16}
   45778:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
   4577c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   45780:	andsle	r4, r5, fp, lsl #5
   45784:	blmi	417bc4 <strspn@plt+0x3ff1bc>
   45788:	ldrbtmi	r5, [fp], #-2146	; 0xfffff79e
   4578c:	ldrsbne	pc, [r4], #131	; 0x83	; <UNPREDICTABLE>
   45790:	blcs	9f7e4 <strspn@plt+0x86ddc>
   45794:	strmi	sp, [r2], -r6, lsl #18
   45798:			; <UNDEFINED> instruction: 0xf85d480b
   4579c:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
   457a0:	svclt	0x00e6f7dd
   457a4:			; <UNDEFINED> instruction: 0xf85d4809
   457a8:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
   457ac:	svclt	0x00e0f7dd
   457b0:	blmi	18392c <strspn@plt+0x16af24>
   457b4:	svclt	0x00004770
   457b8:	andeq	sp, r7, r6, ror #9
   457bc:	muleq	r0, r4, r2
   457c0:	andeq	r0, r0, r4, lsl #7
   457c4:			; <UNDEFINED> instruction: 0x000a33be
   457c8:	andeq	fp, r2, r2, lsl #11
   457cc:	andeq	fp, r2, r2, lsr #2
   457d0:	addlt	fp, r2, r0, lsl r5
   457d4:	strmi	r4, [fp], -lr, lsl #24
   457d8:	ldrbtmi	r9, [ip], #-257	; 0xfffffeff
   457dc:	ldrsbne	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   457e0:			; <UNDEFINED> instruction: 0x4602b159
   457e4:	smlabbcs	r1, r8, fp, r6
   457e8:	svc	0x00aef7d2
   457ec:	blle	1cf7f4 <strspn@plt+0x1b6dec>
   457f0:	ldrsbcs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   457f4:	ldrmi	r6, [r8], #-2899	; 0xfffff4ad
   457f8:	andlt	r6, r2, r0, asr r3
   457fc:			; <UNDEFINED> instruction: 0xf8d4bd10
   45800:	blvs	fe691b68 <strspn@plt+0xfe679160>
   45804:	andlt	r6, r2, r8, asr r8
   45808:			; <UNDEFINED> instruction: 0x4010e8bd
   4580c:	svclt	0x0000e7b2
   45810:	andeq	r3, sl, lr, ror #6
   45814:	strmi	r4, [r2], -pc, lsl #18
   45818:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
   4581c:	addlt	r4, r3, lr, lsl #24
   45820:	movwcs	r4, #1541	; 0x605
   45824:			; <UNDEFINED> instruction: 0xf00a5908
   45828:	tstlt	r8, r5, ror lr	; <UNPREDICTABLE>
   4582c:	ldclt	0, cr11, [r0, #-12]!
   45830:	tstcs	ip, sl, lsl #24
   45834:	ldrbtmi	r4, [ip], #-2570	; 0xfffff5f6
   45838:	ldrbcc	r4, [ip], #2826	; 0xb0a
   4583c:	andls	r4, r0, #2046820352	; 0x7a000000
   45840:	bmi	296a34 <strspn@plt+0x27e02c>
   45844:	strls	r4, [r1, #-1568]	; 0xfffff9e0
   45848:			; <UNDEFINED> instruction: 0xf7ff447a
   4584c:	strtmi	pc, [r0], -r1, lsl #26
   45850:	ldclt	0, cr11, [r0, #-12]!
   45854:	andeq	sp, r7, r6, asr #8
   45858:	andeq	r0, r0, r0, lsl #5
   4585c:	andeq	r3, sl, r2, lsl r3
   45860:	andeq	sp, r2, r4, asr ip
   45864:	andeq	fp, r2, r8, ror #9
   45868:	andeq	sp, r2, r4, ror #20
   4586c:			; <UNDEFINED> instruction: 0x4604b510
   45870:			; <UNDEFINED> instruction: 0xf7d26b80
   45874:	stmdblt	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
   45878:	blvs	fe8b4cc0 <strspn@plt+0xfe89c2b8>
   4587c:	pop	{r5, r6, fp, sp, lr}
   45880:			; <UNDEFINED> instruction: 0xe7774010
   45884:	blmi	5980dc <strspn@plt+0x57f6d4>
   45888:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   4588c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   45890:	ldmdavs	fp, {r0, fp, sp, pc}
   45894:			; <UNDEFINED> instruction: 0xf04f9303
   45898:			; <UNDEFINED> instruction: 0xf7d30300
   4589c:	stmiblt	r8, {r3, r4, fp, sp, lr, pc}
   458a0:			; <UNDEFINED> instruction: 0xf7d39802
   458a4:	stmdals	r1, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
   458a8:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   458ac:	blmi	3180e4 <strspn@plt+0x2ff6dc>
   458b0:	stmdals	r1, {r1, r3, r4, r5, r6, sl, lr}
   458b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   458b8:	subsmi	r9, sl, r3, lsl #22
   458bc:	andlt	sp, r5, r9, lsl #2
   458c0:	blx	183a3e <strspn@plt+0x16b036>
   458c4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   458c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   458cc:			; <UNDEFINED> instruction: 0xf7dd3110
   458d0:	pld	[r2, fp, ror pc]
   458d4:	svclt	0x0000ee6e
   458d8:	ldrdeq	sp, [r7], -r8
   458dc:	andeq	r0, r0, r8, asr #4
   458e0:			; <UNDEFINED> instruction: 0x0007d3b0
   458e4:	andeq	sp, r2, r4, ror #19
   458e8:	andeq	fp, r2, sl, ror #8
   458ec:			; <UNDEFINED> instruction: 0xf5adb570
   458f0:			; <UNDEFINED> instruction: 0xf8df5d80
   458f4:	addlt	lr, r6, r8, ror r0
   458f8:			; <UNDEFINED> instruction: 0xf50d4a1d
   458fc:			; <UNDEFINED> instruction: 0xf8df5580
   45900:	ldrbtmi	ip, [lr], #116	; 0x74
   45904:	blmi	756af4 <strspn@plt+0x73e0ec>
   45908:			; <UNDEFINED> instruction: 0x46043514
   4590c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   45910:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
   45914:	orrpl	pc, r0, pc, asr #8
   45918:	ldrsbvs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
   4591c:	ldrdgt	pc, [r0], -ip
   45920:	andgt	pc, r0, r5, asr #17
   45924:	stceq	0, cr15, [r0], {79}	; 0x4f
   45928:	vstrge	s8, [r5, #-80]	; 0xffffffb0
   4592c:	blmi	56a534 <strspn@plt+0x551b2c>
   45930:	eorcc	r4, r0, #2046820352	; 0x7a000000
   45934:	ldrbtmi	r9, [fp], #-2
   45938:	strls	r4, [r1], -r8, lsr #12
   4593c:	stc2	7, cr15, [r8], {255}	; 0xff
   45940:			; <UNDEFINED> instruction: 0xf7ff4628
   45944:	stmdbmi	pc, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   45948:			; <UNDEFINED> instruction: 0xf50d4a0a
   4594c:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
   45950:	movvs	r3, #20, 6	; 0x50000000
   45954:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   45958:	subsmi	r6, r1, sl, lsl r8
   4595c:			; <UNDEFINED> instruction: 0xf50dd103
   45960:	andlt	r5, r6, r0, lsl #27
   45964:			; <UNDEFINED> instruction: 0xf7d2bd70
   45968:	svclt	0x0000ee24
   4596c:	andeq	sp, r7, lr, asr r3
   45970:	andeq	r3, sl, r4, asr #4
   45974:	andeq	r0, r0, r8, asr #4
   45978:	andeq	fp, r2, r0, lsl r4
   4597c:	andeq	sp, r2, ip, ror r9
   45980:	andeq	fp, r2, sl, lsl #8
   45984:	andeq	sp, r7, r2, lsl r3
   45988:			; <UNDEFINED> instruction: 0x460eb570
   4598c:	addlt	r4, r4, r0, lsr #18
   45990:	strmi	r4, [r5], -r0, lsr #20
   45994:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   45998:	ldrbeq	r5, [fp, -sl, lsl #17]
   4599c:	andls	r6, r3, #1179648	; 0x120000
   459a0:	andeq	pc, r0, #79	; 0x4f
   459a4:			; <UNDEFINED> instruction: 0xf003d41e
   459a8:	strmi	pc, [r4], -r1, lsr #29
   459ac:	stmdacs	r1, {r3, r5, r8, ip, sp, pc}
   459b0:	strtmi	sp, [r8], -lr
   459b4:			; <UNDEFINED> instruction: 0xf0034621
   459b8:	bmi	643aa4 <strspn@plt+0x62b09c>
   459bc:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   459c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   459c4:	subsmi	r9, sl, r3, lsl #22
   459c8:	strtmi	sp, [r0], -r0, lsr #2
   459cc:	ldcllt	0, cr11, [r0, #-16]!
   459d0:			; <UNDEFINED> instruction: 0x46284631
   459d4:			; <UNDEFINED> instruction: 0xff10f002
   459d8:	strtmi	r4, [r8], -r4, lsl #12
   459dc:			; <UNDEFINED> instruction: 0xf0034621
   459e0:	strb	pc, [sl, r5, lsr #16]!	; <UNPREDICTABLE>
   459e4:	movwcs	sl, #3585	; 0xe01
   459e8:	ldrtmi	r9, [r1], -r1, lsl #6
   459ec:			; <UNDEFINED> instruction: 0xf0039302
   459f0:			; <UNDEFINED> instruction: 0x4604f895
   459f4:			; <UNDEFINED> instruction: 0x4628b918
   459f8:	ldc2l	0, cr15, [r6], {3}
   459fc:			; <UNDEFINED> instruction: 0x4602e7dd
   45a00:			; <UNDEFINED> instruction: 0x46284631
   45a04:			; <UNDEFINED> instruction: 0xf906f003
   45a08:	ldrb	r4, [r4, r4, lsl #12]!
   45a0c:	ldcl	7, cr15, [r0, #840]	; 0x348
   45a10:	andeq	sp, r7, ip, asr #5
   45a14:	andeq	r0, r0, r8, asr #4
   45a18:	andeq	sp, r7, r2, lsr #5
   45a1c:	stmdbmi	sp!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   45a20:	ldrbtmi	r4, [fp], #-2669	; 0xfffff593
   45a24:			; <UNDEFINED> instruction: 0xf8d34479
   45a28:	ldrblt	r3, [r0, #232]!	; 0xe8
   45a2c:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   45a30:	stclmi	6, cr4, [sl, #-16]!
   45a34:	andls	r6, r7, #1179648	; 0x120000
   45a38:	andeq	pc, r0, #79	; 0x4f
   45a3c:	blcs	56c38 <strspn@plt+0x3e230>
   45a40:	blmi	1a39ffc <strspn@plt+0x1a215f4>
   45a44:	stclvs	8, cr5, [r0, #-952]!	; 0xfffffc48
   45a48:	ldcl	7, cr15, [lr, #-840]	; 0xfffffcb8
   45a4c:	teqlt	r0, r0, ror #24
   45a50:	tstlt	r3, r3, lsr #25
   45a54:	movwcs	r4, #1944	; 0x798
   45a58:	movwcs	r6, #1187	; 0x4a3
   45a5c:	strtmi	r6, [r0], -r3, ror #8
   45a60:			; <UNDEFINED> instruction: 0xf966f7e5
   45a64:	ldrdcc	pc, [r0], r4
   45a68:	ldmdbmi	lr, {r0, r1, r3, r5, r8, ip, sp, pc}^
   45a6c:	ldmdavs	fp, {r5, r9, sl, lr}^
   45a70:	teqcc	r8, r9, ror r4
   45a74:	blmi	17578dc <strspn@plt+0x173eed4>
   45a78:	ldrbtmi	r7, [fp], #-2097	; 0xfffff7cf
   45a7c:	bcc	9ffec <strspn@plt+0x875e4>
   45a80:	stmdbcs	r0, {r1, r3, r4, r6, r8, sp, lr}
   45a84:	blvs	fe93a038 <strspn@plt+0xfe921630>
   45a88:	blmi	16721bc <strspn@plt+0x16597b4>
   45a8c:	stmiapl	pc!, {r0, r2, r8, sp}^	; <UNPREDICTABLE>
   45a90:			; <UNDEFINED> instruction: 0xf7ee6838
   45a94:			; <UNDEFINED> instruction: 0x4606fed1
   45a98:	rsble	r2, pc, r0, lsl #16
   45a9c:	stmiapl	fp!, {r2, r4, r6, r8, r9, fp, lr}^
   45aa0:	blcs	9fb14 <strspn@plt+0x8710c>
   45aa4:	blvs	193c030 <strspn@plt+0x1923628>
   45aa8:	ldmdami	r2, {r0, r1, r4, r5, r8, ip, sp, pc}^
   45aac:	blvs	fe90e2f4 <strspn@plt+0xfe8f58ec>
   45ab0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   45ab4:	ldcl	7, cr15, [r6, #840]	; 0x348
   45ab8:			; <UNDEFINED> instruction: 0xf7d26ba0
   45abc:	blmi	14016cc <strspn@plt+0x13e8cc4>
   45ac0:	blmi	13dbe7c <strspn@plt+0x13c3474>
   45ac4:			; <UNDEFINED> instruction: 0xf8d3447b
   45ac8:	addsmi	r2, r4, #216	; 0xd8
   45acc:	andcs	fp, r0, #4, 30
   45ad0:	sbcscs	pc, r8, r3, asr #17
   45ad4:			; <UNDEFINED> instruction: 0xf8d4682b
   45ad8:	addsmi	r2, ip, #144	; 0x90
   45adc:	movwcs	fp, #3844	; 0xf04
   45ae0:	cmnlt	r2, fp, lsr #32
   45ae4:	ldrdcc	pc, [ip], r4
   45ae8:			; <UNDEFINED> instruction: 0xf104b14b
   45aec:	addsmi	r0, r9, #140, 2	; 0x23
   45af0:	addsmi	fp, r1, #8, 30
   45af4:	subsvs	fp, sl, lr, lsl pc
   45af8:			; <UNDEFINED> instruction: 0x2090f8d4
   45afc:	bmi	105db50 <strspn@plt+0x1045148>
   45b00:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   45b04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   45b08:	subsmi	r9, sl, r7, lsl #22
   45b0c:			; <UNDEFINED> instruction: 0x4620d15e
   45b10:			; <UNDEFINED> instruction: 0x21002298
   45b14:	pop	{r0, r3, ip, sp, pc}
   45b18:			; <UNDEFINED> instruction: 0xf7d240f0
   45b1c:	blmi	c75588 <strspn@plt+0xc5cb80>
   45b20:	ldmdavc	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   45b24:	addle	r2, lr, r0, lsl #22
   45b28:			; <UNDEFINED> instruction: 0xf104a805
   45b2c:			; <UNDEFINED> instruction: 0xf1040268
   45b30:	andls	r0, r3, r8, asr r1
   45b34:	stc2	0, cr15, [lr], {6}
   45b38:	stmdals	r3, {r0, r1, r4, r5, fp, ip, sp, lr}
   45b3c:	addle	r2, r2, r0, lsl #22
   45b40:	andls	r6, r3, #6422528	; 0x620000
   45b44:	mrrc2	0, 0, pc, r6, cr6	; <UNPREDICTABLE>
   45b48:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   45b4c:	bls	116d38 <strspn@plt+0xfe330>
   45b50:	teqcc	r8, r8, ror r4
   45b54:	bleq	81190 <strspn@plt+0x68788>
   45b58:	ldc2	7, cr15, [r8, #884]	; 0x374
   45b5c:	stmdami	fp!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   45b60:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   45b64:	ldc2	7, cr15, [r2, #884]	; 0x374
   45b68:	blmi	93f9a4 <strspn@plt+0x926f9c>
   45b6c:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   45b70:	mulsle	fp, ip, r2
   45b74:			; <UNDEFINED> instruction: 0xf7ff4620
   45b78:			; <UNDEFINED> instruction: 0xe7a2fe79
   45b7c:	andcs	r6, r4, r9, lsr r8
   45b80:	cdp2	7, 1, cr15, cr6, cr14, {7}
   45b84:	strtmi	r4, [r0], -r7, lsl #12
   45b88:			; <UNDEFINED> instruction: 0x463e4639
   45b8c:			; <UNDEFINED> instruction: 0xfff0f7fe
   45b90:	stmiapl	fp!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   45b94:	blcs	9fc08 <strspn@plt+0x87200>
   45b98:	blvs	18bc33c <strspn@plt+0x18a3934>
   45b9c:	svclt	0x000c2900
   45ba0:			; <UNDEFINED> instruction: 0xf0072700
   45ba4:	svccs	0x00000701
   45ba8:	ldrb	sp, [lr, -r6, lsl #1]!
   45bac:	blcs	60940 <strspn@plt+0x47f38>
   45bb0:	strcs	fp, [r0], -ip, lsl #30
   45bb4:	streq	pc, [r1], -r6
   45bb8:	sbcsle	r2, fp, r0, lsl #28
   45bbc:	andscs	r4, r0, #20, 16	; 0x140000
   45bc0:	smlatbcs	r1, r3, fp, r6
   45bc4:			; <UNDEFINED> instruction: 0xf7d24478
   45bc8:	ldrb	lr, [r3, lr, asr #26]
   45bcc:	ldcl	7, cr15, [r0], #840	; 0x348
   45bd0:	andeq	r3, sl, r6, lsr #2
   45bd4:	andeq	sp, r7, ip, lsr r2
   45bd8:	andeq	r0, r0, r8, asr #4
   45bdc:	andeq	sp, r7, r4, lsr #4
   45be0:	andeq	r0, r0, r4, lsl #4
   45be4:	andeq	sp, r2, ip, lsr r8
   45be8:	andeq	r3, sl, lr, asr #1
   45bec:	andeq	r0, r0, r0, asr r3
   45bf0:	andeq	r0, r0, r4, lsl #7
   45bf4:	andeq	fp, r2, lr, lsl #6
   45bf8:	muleq	r0, r8, r2
   45bfc:	andeq	r3, sl, r4, lsl #1
   45c00:	andeq	sp, r7, lr, asr r1
   45c04:	andeq	sp, r2, r0, ror #14
   45c08:	andeq	fp, r2, r0, lsl r2
   45c0c:	andeq	fp, r2, sl, lsr r2
   45c10:	strdeq	fp, [r2], -ip
   45c14:	svcmi	0x00f0e92d
   45c18:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   45c1c:	strmi	r8, [fp], r4, lsl #22
   45c20:	blmi	ff583fa4 <strspn@plt+0xff56b59c>
   45c24:	blcs	ff583fa8 <strspn@plt+0xff56b5a0>
   45c28:			; <UNDEFINED> instruction: 0xf8df447c
   45c2c:			; <UNDEFINED> instruction: 0xf5adabd4
   45c30:	umulllt	r5, r7, r1, sp
   45c34:			; <UNDEFINED> instruction: 0xf50d58a2
   45c38:	ldrbtmi	r5, [sl], #913	; 0x391
   45c3c:	ldmdavs	r2, {r2, r4, r8, r9, ip, sp}
   45c40:			; <UNDEFINED> instruction: 0xf04f601a
   45c44:			; <UNDEFINED> instruction: 0xf8df0200
   45c48:			; <UNDEFINED> instruction: 0xf85a3bbc
   45c4c:	ldmdavs	r3, {r0, r1, sp}
   45c50:			; <UNDEFINED> instruction: 0xf0002b00
   45c54:	ldmdavc	fp, {r1, r2, r5, r6, r8, r9, pc}
   45c58:			; <UNDEFINED> instruction: 0xf0002b00
   45c5c:	blge	be69ec <strspn@plt+0xbcdfe4>
   45c60:	ldrmi	r9, [ip], -r4, lsl #6
   45c64:	ldc	7, cr15, [sl, #840]	; 0x348
   45c68:	movweq	pc, #49572	; 0xc1a4	; <UNPREDICTABLE>
   45c6c:	bcc	fe481494 <strspn@plt+0xfe468a8c>
   45c70:	ldrmi	r4, [r8], -r2, lsl #12
   45c74:	blcc	fe483ff8 <strspn@plt+0xfe46b5f0>
   45c78:			; <UNDEFINED> instruction: 0xf8c3447b
   45c7c:			; <UNDEFINED> instruction: 0xf7d220ec
   45c80:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
   45c84:	addshi	pc, r8, #268435468	; 0x1000000c
   45c88:	strcs	r9, [r3, -r4, lsl #22]
   45c8c:	strcs	r2, [sl], #-1280	; 0xfffffb00
   45c90:	cmneq	r6, r3, lsl #2	; <UNPREDICTABLE>
   45c94:			; <UNDEFINED> instruction: 0xf1a2780a
   45c98:	blcs	286960 <strspn@plt+0x26df58>
   45c9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45ca0:	blx	17bcce <strspn@plt+0x1632c6>
   45ca4:			; <UNDEFINED> instruction: 0xf8112303
   45ca8:			; <UNDEFINED> instruction: 0xf1a22f01
   45cac:	stmdacs	r9, {r4, r5}
   45cb0:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   45cb4:	bcs	bfc490 <strspn@plt+0xbe3a88>
   45cb8:	strcs	lr, [r5, #-2627]	; 0xfffff5bd
   45cbc:	tstcc	r1, r8, lsl #30
   45cc0:	mvnle	r3, r1, lsl #30
   45cc4:	blne	1184048 <strspn@plt+0x116b640>
   45cc8:			; <UNDEFINED> instruction: 0x970346b9
   45ccc:	blcs	1084050 <strspn@plt+0x106b648>
   45cd0:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   45cd4:	blcc	f84058 <strspn@plt+0xf6b650>
   45cd8:	blmi	f8405c <strspn@plt+0xf6b654>
   45cdc:	ldrbtmi	r6, [fp], #-13
   45ce0:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   45ce4:			; <UNDEFINED> instruction: 0xf8df447c
   45ce8:			; <UNDEFINED> instruction: 0xf8df0b34
   45cec:	andls	r8, r8, #52, 22	; 0xd000
   45cf0:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
   45cf4:			; <UNDEFINED> instruction: 0xf10844f8
   45cf8:			; <UNDEFINED> instruction: 0xf8c30840
   45cfc:			; <UNDEFINED> instruction: 0xf7db20f0
   45d00:			; <UNDEFINED> instruction: 0xf8dffaeb
   45d04:	strtmi	r3, [r0], -r0, lsr #22
   45d08:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
   45d0c:			; <UNDEFINED> instruction: 0xf7e09306
   45d10:	stmdals	r5, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   45d14:			; <UNDEFINED> instruction: 0xf854f7e0
   45d18:			; <UNDEFINED> instruction: 0xf7e09805
   45d1c:	stmdals	r5, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
   45d20:			; <UNDEFINED> instruction: 0xffe6f7df
   45d24:			; <UNDEFINED> instruction: 0xf7df9805
   45d28:			; <UNDEFINED> instruction: 0xf8dfffc3
   45d2c:	strcs	r5, [r0], #-2812	; 0xfffff504
   45d30:			; <UNDEFINED> instruction: 0x462b447d
   45d34:	ldrbmi	r4, [r9], -r2, asr #12
   45d38:	strls	r4, [r0], #-1584	; 0xfffff9d0
   45d3c:	ldc	7, cr15, [ip, #-840]	; 0xfffffcb8
   45d40:			; <UNDEFINED> instruction: 0xf0001c47
   45d44:	stmdacc	r1, {r1, r3, r4, r8, r9, pc}^
   45d48:	vadd.i8	q1, <illegal reg q8.5>, q5
   45d4c:	ldm	pc, {r0, r1, r5, pc}^	; <UNPREDICTABLE>
   45d50:	rscseq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
   45d54:	rsceq	r0, r6, r1, lsr #16
   45d58:	ldrdeq	r0, [lr], #13
   45d5c:	stmdaeq	r1!, {r0, r1, r3, r6, r7}
   45d60:	sbceq	r0, lr, #2162688	; 0x210000
   45d64:	stmdaeq	r1!, {r0, r5, fp}
   45d68:	stmdaeq	r1!, {r0, r5, fp}
   45d6c:	adcseq	r0, sp, #2162688	; 0x210000
   45d70:	stmdaeq	r1!, {r0, r4, r5, r7, r9}
   45d74:	adceq	r0, r9, #2162688	; 0x210000
   45d78:	stmdaeq	r1!, {r1, r5, r7, r9}
   45d7c:	stmdaeq	r1!, {r1, r7, r9}
   45d80:	stmdaeq	r1!, {r0, r1, r2, r3, r5, r6, r9}
   45d84:	stmdaeq	r1!, {r0, r1, r2, r3, r4, r6, r9}
   45d88:	stmdaeq	r1!, {r0, r5, fp}
   45d8c:	stmdaeq	r1!, {r0, r5, fp}
   45d90:	subeq	r0, r5, #2162688	; 0x210000
   45d94:	eoreq	r0, r4, #48, 4
   45d98:	andseq	r0, r5, #-805306367	; 0xd0000001
   45d9c:	stmdaeq	r1!, {r0, r2, r3, r9}
   45da0:	andeq	r0, r6, #2686976	; 0x290000
   45da4:	stmdaeq	r4!, {r0, r5, fp}
   45da8:	stmdaeq	r1!, {r0, r5, fp}
   45dac:	mvnseq	r0, r1, lsr #16
   45db0:			; <UNDEFINED> instruction: 0x01b401bc
   45db4:	orrseq	r0, r8, sp, lsr #3
   45db8:	orreq	r0, r4, pc, lsl #3
   45dbc:	cmneq	r7, lr, ror r1
   45dc0:	cmneq	r7, pc, ror #2
   45dc4:	stmdaeq	r1!, {r0, r1, r2, r4, r6, r8}
   45dc8:	stmdaeq	r1!, {r0, r5, fp}
   45dcc:	stmdaeq	r1!, {r0, r5, fp}
   45dd0:	stmdaeq	r1!, {r0, r5, fp}
   45dd4:	stmdaeq	r1!, {r0, r5, fp}
   45dd8:	stmdaeq	r1!, {r0, r5, fp}
   45ddc:	stmdaeq	r1!, {r0, r5, fp}
   45de0:	stmdaeq	r1!, {r0, r5, fp}
   45de4:	stmdaeq	r1!, {r0, r5, fp}
   45de8:	stmdaeq	r1!, {r0, r5, fp}
   45dec:	stmdaeq	r1!, {r0, r5, fp}
   45df0:	stmdaeq	r1!, {r0, r5, fp}
   45df4:	stmdaeq	r1!, {r0, r5, fp}
   45df8:	stmdaeq	r1!, {r0, r5, fp}
   45dfc:	stmdaeq	r1!, {r0, r5, fp}
   45e00:	stmdaeq	r1!, {r0, r5, fp}
   45e04:	stmdaeq	r1!, {r0, r5, fp}
   45e08:	stmdaeq	r1!, {r0, r5, fp}
   45e0c:	stmdaeq	r1!, {r0, r5, fp}
   45e10:	stmdaeq	r1!, {r0, r5, fp}
   45e14:	stmdaeq	r1!, {r0, r5, fp}
   45e18:	stmdaeq	r1!, {r0, r5, fp}
   45e1c:	stmdaeq	r1!, {r0, r5, fp}
   45e20:	stmdaeq	r1!, {r0, r5, fp}
   45e24:	stmdaeq	r1!, {r0, r5, fp}
   45e28:	stmdaeq	r1!, {r0, r5, fp}
   45e2c:	stmdaeq	r1!, {r0, r5, fp}
   45e30:	stmdaeq	r1!, {r0, r5, fp}
   45e34:	stmdaeq	r1!, {r0, r5, fp}
   45e38:	stmdaeq	r1!, {r0, r5, fp}
   45e3c:	stmdaeq	r1!, {r0, r5, fp}
   45e40:	stmdaeq	r1!, {r0, r5, fp}
   45e44:	stmdaeq	r1!, {r0, r5, fp}
   45e48:	stmdaeq	r1!, {r0, r5, fp}
   45e4c:	stmdaeq	r1!, {r0, r5, fp}
   45e50:	stmdaeq	r1!, {r0, r5, fp}
   45e54:	stmdaeq	r1!, {r0, r5, fp}
   45e58:	stmdaeq	r1!, {r0, r5, fp}
   45e5c:	stmdaeq	r1!, {r0, r5, fp}
   45e60:	stmdaeq	r1!, {r0, r5, fp}
   45e64:	stmdaeq	r1!, {r0, r5, fp}
   45e68:	stmdaeq	r1!, {r0, r5, fp}
   45e6c:	stmdaeq	r1!, {r0, r5, fp}
   45e70:	stmdaeq	r1!, {r0, r5, fp}
   45e74:	stmdaeq	r1!, {r0, r5, fp}
   45e78:	stmdaeq	r1!, {r0, r5, fp}
   45e7c:	stmdaeq	r1!, {r0, r5, fp}
   45e80:	stmdaeq	r1!, {r0, r5, fp}
   45e84:	stmdaeq	r1!, {r0, r5, fp}
   45e88:	stmdaeq	r1!, {r0, r5, fp}
   45e8c:	stmdaeq	r1!, {r0, r5, fp}
   45e90:	stmdaeq	r1!, {r0, r5, fp}
   45e94:	stmdaeq	r1!, {r0, r5, fp}
   45e98:	stmdaeq	r1!, {r0, r5, fp}
   45e9c:	stmdaeq	r1!, {r0, r5, fp}
   45ea0:	stmdaeq	r1!, {r0, r5, fp}
   45ea4:	stmdaeq	r1!, {r0, r5, fp}
   45ea8:	stmdaeq	r1!, {r0, r5, fp}
   45eac:	stmdaeq	r1!, {r0, r5, fp}
   45eb0:	stmdaeq	r1!, {r0, r5, fp}
   45eb4:	stmdaeq	r1!, {r0, r5, fp}
   45eb8:	stmdaeq	r1!, {r0, r5, fp}
   45ebc:	stmdaeq	r1!, {r0, r5, fp}
   45ec0:	stmdaeq	r1!, {r0, r5, fp}
   45ec4:	stmdaeq	r1!, {r0, r5, fp}
   45ec8:	stmdaeq	r1!, {r0, r5, fp}
   45ecc:	stmdaeq	r1!, {r0, r5, fp}
   45ed0:	cmpeq	r8, r0, asr r1
   45ed4:	teqeq	r8, r0, asr #2
   45ed8:			; <UNDEFINED> instruction: 0x01280130
   45edc:	tsteq	r8, r0, lsr #2
   45ee0:	tsteq	r8, r0, lsl r1
   45ee4:	rscseq	r0, r8, r0, lsl #2
   45ee8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   45eec:			; <UNDEFINED> instruction: 0xf8dfe721
   45ef0:			; <UNDEFINED> instruction: 0xf85a393c
   45ef4:	ldmdavs	r8, {r0, r1, ip, sp}
   45ef8:	stc	7, cr15, [ip, #-840]	; 0xfffffcb8
   45efc:			; <UNDEFINED> instruction: 0xf6bf2800
   45f00:			; <UNDEFINED> instruction: 0xf8dfaf14
   45f04:	ldrbtmi	r0, [r8], #-2348	; 0xfffff6d4
   45f08:	mrrc2	7, 13, pc, lr, cr13	; <UNPREDICTABLE>
   45f0c:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   45f10:			; <UNDEFINED> instruction: 0xf8d2447a
   45f14:	movwcc	r3, #4288	; 0x10c0
   45f18:	sbccc	pc, r0, r2, asr #17
   45f1c:			; <UNDEFINED> instruction: 0xf8dfe705
   45f20:	ldrbtmi	r3, [fp], #-2328	; 0xfffff6e8
   45f24:	ldrdcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   45f28:			; <UNDEFINED> instruction: 0xf0012a01
   45f2c:	andcs	r8, r2, #1073741842	; 0x40000012
   45f30:	rsccs	pc, r8, r3, asr #17
   45f34:			; <UNDEFINED> instruction: 0xf8dfe6f9
   45f38:	andcs	r3, r1, #4, 18	; 0x10000
   45f3c:			; <UNDEFINED> instruction: 0x771a447b
   45f40:			; <UNDEFINED> instruction: 0xf8dfe6f3
   45f44:			; <UNDEFINED> instruction: 0xf85a38e8
   45f48:	ldmdavs	r8, {r0, r1, ip, sp}
   45f4c:			; <UNDEFINED> instruction: 0xff80f7df
   45f50:			; <UNDEFINED> instruction: 0xf8dfe6eb
   45f54:			; <UNDEFINED> instruction: 0xf85a38d8
   45f58:	ldmdavs	r8, {r0, r1, ip, sp}
   45f5c:	blx	1a03ee4 <strspn@plt+0x19eb4dc>
   45f60:			; <UNDEFINED> instruction: 0xf8dfe6e3
   45f64:			; <UNDEFINED> instruction: 0xf85a38c8
   45f68:	ldmdavs	r8, {r0, r1, ip, sp}
   45f6c:	blx	1683ef4 <strspn@plt+0x166b4ec>
   45f70:			; <UNDEFINED> instruction: 0xf8dfe6db
   45f74:			; <UNDEFINED> instruction: 0xf85a38b8
   45f78:	ldmdavs	r8, {r0, r1, ip, sp}
   45f7c:	mrc2	7, 3, pc, cr8, cr15, {6}
   45f80:			; <UNDEFINED> instruction: 0xf8dfe6d3
   45f84:			; <UNDEFINED> instruction: 0xf85a38a8
   45f88:	ldmdavs	r8, {r0, r1, ip, sp}
   45f8c:	mrc2	7, 2, pc, cr0, cr15, {6}
   45f90:			; <UNDEFINED> instruction: 0xf8dfe6cb
   45f94:			; <UNDEFINED> instruction: 0xf85a3898
   45f98:	ldmdavs	r8, {r0, r1, ip, sp}
   45f9c:	mcr2	7, 5, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   45fa0:			; <UNDEFINED> instruction: 0xf8dfe6c3
   45fa4:			; <UNDEFINED> instruction: 0xf85a3888
   45fa8:	ldmdavs	r8, {r0, r1, ip, sp}
   45fac:	mcr2	7, 4, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   45fb0:			; <UNDEFINED> instruction: 0xf8dfe6bb
   45fb4:			; <UNDEFINED> instruction: 0xf85a3878
   45fb8:	ldmdavs	r8, {r0, r1, ip, sp}
   45fbc:			; <UNDEFINED> instruction: 0xff30f7df
   45fc0:			; <UNDEFINED> instruction: 0xf8dfe6b3
   45fc4:			; <UNDEFINED> instruction: 0xf85a3868
   45fc8:	ldmdavs	r8, {r0, r1, ip, sp}
   45fcc:			; <UNDEFINED> instruction: 0xff10f7df
   45fd0:			; <UNDEFINED> instruction: 0xf8dfe6ab
   45fd4:			; <UNDEFINED> instruction: 0xf85a3858
   45fd8:	ldmdavs	r8, {r0, r1, ip, sp}
   45fdc:	mrc2	7, 7, pc, cr0, cr15, {6}
   45fe0:			; <UNDEFINED> instruction: 0xf8dfe6a3
   45fe4:			; <UNDEFINED> instruction: 0xf85a3848
   45fe8:	ldmdavs	r8, {r0, r1, ip, sp}
   45fec:	mcr2	7, 6, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
   45ff0:			; <UNDEFINED> instruction: 0xf8dfe69b
   45ff4:	andcs	r3, r1, #76, 16	; 0x4c0000
   45ff8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   45ffc:			; <UNDEFINED> instruction: 0xe694701a
   46000:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   46004:	bls	10e410 <strspn@plt+0xf5a08>
   46008:	andls	r4, r3, #167772160	; 0xa000000
   4600c:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46010:			; <UNDEFINED> instruction: 0xf7ee6820
   46014:	stmdavs	r1!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
   46018:			; <UNDEFINED> instruction: 0xf7ee2000
   4601c:	str	pc, [r4], r3, ror #24
   46020:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   46024:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46028:	movwcc	r6, #6163	; 0x1813
   4602c:			; <UNDEFINED> instruction: 0xe67c6013
   46030:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   46034:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46038:	movwcc	r6, #6163	; 0x1813
   4603c:			; <UNDEFINED> instruction: 0xe6746013
   46040:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   46044:			; <UNDEFINED> instruction: 0xf85a2201
   46048:	andsvc	r3, sl, r3
   4604c:			; <UNDEFINED> instruction: 0xf8dfe66d
   46050:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
   46054:	mrc2	7, 5, pc, cr4, cr15, {6}
   46058:			; <UNDEFINED> instruction: 0xf8dfe667
   4605c:			; <UNDEFINED> instruction: 0xf8df37d0
   46060:			; <UNDEFINED> instruction: 0xf85a27f8
   46064:	ldrbtmi	r3, [sl], #-3
   46068:			; <UNDEFINED> instruction: 0xf8c2681b
   4606c:	ldrb	r3, [ip], -r4, asr #1
   46070:	ubfxcs	pc, pc, #17, #9
   46074:			; <UNDEFINED> instruction: 0xf8d2447a
   46078:	movwcc	r3, #4352	; 0x1100
   4607c:	smlabtcc	r0, r2, r8, pc	; <UNPREDICTABLE>
   46080:			; <UNDEFINED> instruction: 0xf8dfe653
   46084:	smlatbcs	r0, r8, r7, r0
   46088:	andmi	pc, r0, #111	; 0x6f
   4608c:			; <UNDEFINED> instruction: 0xf85a2300
   46090:	mrsls	r4, (UNDEF: 0)
   46094:			; <UNDEFINED> instruction: 0xf0026820
   46098:			; <UNDEFINED> instruction: 0xf1b0f96d
   4609c:			; <UNDEFINED> instruction: 0xf0814f80
   460a0:			; <UNDEFINED> instruction: 0xf8df80b9
   460a4:	ldrbtmi	r3, [fp], #-1980	; 0xfffff844
   460a8:			; <UNDEFINED> instruction: 0xe63e6158
   460ac:	sbfxcc	pc, pc, #17, #21
   460b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   460b4:	rscscs	pc, ip, r3, lsl #17
   460b8:			; <UNDEFINED> instruction: 0xf8dfe637
   460bc:			; <UNDEFINED> instruction: 0xf85a37ac
   460c0:	ldmdavs	r3, {r0, r1, sp}
   460c4:	andsvs	r3, r3, r1, lsl #6
   460c8:			; <UNDEFINED> instruction: 0xf8dfe62f
   460cc:			; <UNDEFINED> instruction: 0xf85a3760
   460d0:	ldmdavs	sp, {r0, r1, ip, sp}
   460d4:	blcs	64188 <strspn@plt+0x4b780>
   460d8:	mcrge	4, 1, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   460dc:			; <UNDEFINED> instruction: 0x778cf8df
   460e0:	bvs	48190c <strspn@plt+0x468f04>
   460e4:	andsge	pc, r4, sp, asr #17
   460e8:	ldrbtmi	r4, [pc], #-1738	; 460f0 <strspn@plt+0x2d6e8>
   460ec:			; <UNDEFINED> instruction: 0x9018f8dd
   460f0:	bvc	481918 <strspn@plt+0x468f10>
   460f4:	stmdavc	r3!, {r1, sp, lr, pc}^
   460f8:	mvnslt	r1, r5, ror #24
   460fc:	bne	481964 <strspn@plt+0x468f5c>
   46100:			; <UNDEFINED> instruction: 0xf7d24628
   46104:	movwcs	lr, #2506	; 0x9ca
   46108:			; <UNDEFINED> instruction: 0xf06f2100
   4610c:	strmi	r4, [r4], -r0, lsl #4
   46110:			; <UNDEFINED> instruction: 0xf04f5c2e
   46114:	strpl	r0, [r8, #-0]!
   46118:	tstls	r0, r8, lsr #12
   4611c:			; <UNDEFINED> instruction: 0xf92af002
   46120:	cdpne	4, 0, cr4, cr3, cr12, {1}
   46124:	ldrbhi	pc, [sp, r0, asr #6]	; <UNPREDICTABLE>
   46128:	ldrdcs	pc, [ip], #137	; 0x89	; <UNPREDICTABLE>
   4612c:			; <UNDEFINED> instruction: 0xf0004293
   46130:	ldrdvc	r8, [r6], -sp	; <UNPREDICTABLE>
   46134:			; <UNDEFINED> instruction: 0xf8e0f7ff
   46138:	bicsle	r2, ip, r0, lsl #28
   4613c:	mrc	6, 0, r4, cr9, cr1, {6}
   46140:			; <UNDEFINED> instruction: 0xf8dd6a10
   46144:	ldrb	sl, [r0, #20]!
   46148:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   4614c:			; <UNDEFINED> instruction: 0x2720f8df
   46150:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46154:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   46158:	sbcscc	pc, r4, r2, asr #17
   4615c:			; <UNDEFINED> instruction: 0xf8dfe5e5
   46160:	andcs	r3, r1, #20, 14	; 0x500000
   46164:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46168:	ldrb	r7, [lr, #26]
   4616c:			; <UNDEFINED> instruction: 0x3708f8df
   46170:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46174:	movwcc	r6, #6163	; 0x1813
   46178:	ldrb	r6, [r6, #19]
   4617c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   46180:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46184:			; <UNDEFINED> instruction: 0xf7e06818
   46188:	strb	pc, [lr, #2391]	; 0x957	; <UNPREDICTABLE>
   4618c:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   46190:			; <UNDEFINED> instruction: 0xf85a2201
   46194:	andsvc	r3, sl, r3
   46198:			; <UNDEFINED> instruction: 0xf8dfe5c7
   4619c:	ldrbtmi	r3, [fp], #-1764	; 0xfffff91c
   461a0:	ldrdcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   461a4:			; <UNDEFINED> instruction: 0xf0012a02
   461a8:	andcs	r8, r1, #11
   461ac:	rsccs	pc, r8, r3, asr #17
   461b0:			; <UNDEFINED> instruction: 0xf8dfe5bb
   461b4:			; <UNDEFINED> instruction: 0xf8df3678
   461b8:			; <UNDEFINED> instruction: 0xf85a16cc
   461bc:	ldrbtmi	r3, [r9], #-3
   461c0:			; <UNDEFINED> instruction: 0x4620681c
   461c4:	ldmdb	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   461c8:			; <UNDEFINED> instruction: 0xf0412800
   461cc:			; <UNDEFINED> instruction: 0xf8df8029
   461d0:	andcs	r3, r1, #184, 12	; 0xb800000
   461d4:			; <UNDEFINED> instruction: 0xf883447b
   461d8:	str	r2, [r6, #244]!	; 0xf4
   461dc:			; <UNDEFINED> instruction: 0x064cf8df
   461e0:	movwcs	r2, #256	; 0x100
   461e4:	andmi	pc, r0, #111	; 0x6f
   461e8:	andmi	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   461ec:	stmdavs	r0!, {r8, ip, pc}
   461f0:			; <UNDEFINED> instruction: 0xf8c0f002
   461f4:			; <UNDEFINED> instruction: 0x3694f8df
   461f8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   461fc:			; <UNDEFINED> instruction: 0xf6bf6118
   46200:			; <UNDEFINED> instruction: 0xf8dfad94
   46204:	smulbbcs	r1, ip, r6
   46208:	ldrbtmi	r6, [r8], #-2082	; 0xfffff7de
   4620c:	blx	fe104188 <strspn@plt+0xfe0eb780>
   46210:			; <UNDEFINED> instruction: 0x3630f8df
   46214:	bls	10e620 <strspn@plt+0xf5c18>
   46218:	andls	r4, r3, #167772160	; 0xa000000
   4621c:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46220:			; <UNDEFINED> instruction: 0xf7ee6820
   46224:	stmdavs	r1!, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   46228:			; <UNDEFINED> instruction: 0xf7ee2001
   4622c:	ldrb	pc, [ip, #-2907]!	; 0xfffff4a5	; <UNPREDICTABLE>
   46230:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   46234:			; <UNDEFINED> instruction: 0x165cf8df
   46238:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4623c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   46240:			; <UNDEFINED> instruction: 0xf7d24620
   46244:	stmdacs	r0, {r3, r4, r8, fp, sp, lr, pc}
   46248:			; <UNDEFINED> instruction: 0xf8dfd17f
   4624c:	andcs	r3, r1, #76, 12	; 0x4c00000
   46250:	orrsvs	r4, sl, fp, ror r4
   46254:			; <UNDEFINED> instruction: 0xf8dfe569
   46258:	andcs	r1, r1, r4, asr #12
   4625c:			; <UNDEFINED> instruction: 0x2640f8df
   46260:			; <UNDEFINED> instruction: 0xf8df4479
   46264:	ldrbtmi	r3, [sl], #-1600	; 0xfffff9c0
   46268:	smlabtcs	r0, sp, r9, lr
   4626c:			; <UNDEFINED> instruction: 0x2638f8df
   46270:			; <UNDEFINED> instruction: 0xf8df447b
   46274:	ldrbtmi	r1, [sl], #-1592	; 0xfffff9c8
   46278:			; <UNDEFINED> instruction: 0xf7d24479
   4627c:			; <UNDEFINED> instruction: 0xf8dfeaf8
   46280:			; <UNDEFINED> instruction: 0xf8df2630
   46284:	andcs	r1, r1, r0, lsr r6
   46288:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4628c:	b	ffc041dc <strspn@plt+0xffbeb7d4>
   46290:			; <UNDEFINED> instruction: 0xf7d22000
   46294:			; <UNDEFINED> instruction: 0xf8dfea8a
   46298:	andcs	r3, r1, #32, 12	; 0x2000000
   4629c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   462a0:	strb	r7, [r2, #-26]	; 0xffffffe6
   462a4:	strcc	pc, [r4, #2271]	; 0x8df
   462a8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   462ac:			; <UNDEFINED> instruction: 0xf7db6818
   462b0:	ldr	pc, [sl, #-2067]!	; 0xfffff7ed
   462b4:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   462b8:			; <UNDEFINED> instruction: 0x2600f8df
   462bc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   462c0:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   462c4:			; <UNDEFINED> instruction: 0xf7ee6818
   462c8:	str	pc, [lr, #-3665]!	; 0xfffff1af
   462cc:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   462d0:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   462d4:			; <UNDEFINED> instruction: 0xf7db6820
   462d8:	stmdacs	r0, {r0, r3, r5, fp, ip, sp, lr, pc}
   462dc:	stcge	6, cr15, [r5, #-764]!	; 0xfffffd04
   462e0:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   462e4:	stmdavs	r2!, {r0, r1, r2, r3, r6, r8, sp}
   462e8:			; <UNDEFINED> instruction: 0xf7dd4478
   462ec:			; <UNDEFINED> instruction: 0xf8dffa13
   462f0:	tstcs	r0, ip, lsr r5
   462f4:	andcs	r2, r4, #0, 6
   462f8:	andmi	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   462fc:	stmdavs	r0!, {r8, ip, pc}
   46300:			; <UNDEFINED> instruction: 0xf838f002
   46304:	ldrcc	pc, [ip, #2271]!	; 0x8df
   46308:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   4630c:	rscseq	pc, r8, r3, asr #17
   46310:	stcge	7, cr15, [fp, #-252]	; 0xffffff04
   46314:	ldreq	pc, [r0, #2271]!	; 0x8df
   46318:	stmdavs	r2!, {r0, r3, r6, r8, sp}
   4631c:			; <UNDEFINED> instruction: 0xf7dd4478
   46320:			; <UNDEFINED> instruction: 0x2e00f9f9
   46324:			; <UNDEFINED> instruction: 0xf8dbdd0b
   46328:	blcs	52330 <strspn@plt+0x39928>
   4632c:	strthi	pc, [pc], #-0	; 46334 <strspn@plt+0x2d92c>
   46330:	stmdblt	r1, {r0, r3, r4, fp, ip, sp, lr}^
   46334:	ldrcc	pc, [r4, #2271]	; 0x8df
   46338:	movwcc	r4, #33915	; 0x847b
   4633c:			; <UNDEFINED> instruction: 0xf8dfe003
   46340:	ldrbtmi	r3, [fp], #-1424	; 0xfffffa70
   46344:	andsvs	r3, r3, r8, lsl #6
   46348:			; <UNDEFINED> instruction: 0xf8dfe489
   4634c:	strtmi	r1, [r0], -r8, lsl #11
   46350:			; <UNDEFINED> instruction: 0xf7d24479
   46354:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
   46358:	rscshi	pc, lr, #0
   4635c:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   46360:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   46364:	stm	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46368:			; <UNDEFINED> instruction: 0xf0402800
   4636c:			; <UNDEFINED> instruction: 0xf8df86ee
   46370:	andcs	r3, r3, #108, 10	; 0x1b000000
   46374:	orrsvs	r4, sl, fp, ror r4
   46378:			; <UNDEFINED> instruction: 0xf8dfe4d7
   4637c:	strmi	r3, [r4], -r4, ror #10
   46380:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46384:	movwls	r6, #38939	; 0x981b
   46388:	movwls	r1, #27379	; 0x6af3
   4638c:			; <UNDEFINED> instruction: 0xf1004619
   46390:			; <UNDEFINED> instruction: 0xf8df86ef
   46394:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
   46398:	tstmi	r1, #1474560	; 0x168000
   4639c:	strbthi	pc, [r8], r0	; <UNPREDICTABLE>
   463a0:	ldrdne	pc, [r0], #131	; 0x83
   463a4:	blcs	6cfc4 <strspn@plt+0x545bc>
   463a8:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   463ac:			; <UNDEFINED> instruction: 0xf0402900
   463b0:			; <UNDEFINED> instruction: 0xf8df86e3
   463b4:			; <UNDEFINED> instruction: 0xf85a348c
   463b8:	movwls	r3, #28675	; 0x7003
   463bc:	blcs	64430 <strspn@plt+0x4ba28>
   463c0:	adchi	pc, lr, r0
   463c4:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   463c8:			; <UNDEFINED> instruction: 0xf893447b
   463cc:	blcs	527a4 <strspn@plt+0x39d9c>
   463d0:	addshi	pc, pc, r0, asr #32
   463d4:	blls	1f2964 <strspn@plt+0x1d9f5c>
   463d8:			; <UNDEFINED> instruction: 0xf8dfb12b
   463dc:			; <UNDEFINED> instruction: 0xf85a34a0
   463e0:	ldmdavc	fp, {r0, r1, ip, sp}
   463e4:			; <UNDEFINED> instruction: 0xf8dfb123
   463e8:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
   463ec:			; <UNDEFINED> instruction: 0xf94ef7dd
   463f0:	strcc	pc, [r4], #2271	; 0x8df
   463f4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   463f8:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
   463fc:			; <UNDEFINED> instruction: 0xf0002b00
   46400:			; <UNDEFINED> instruction: 0xf1b982b7
   46404:	andle	r0, r4, r0, lsl #30
   46408:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   4640c:			; <UNDEFINED> instruction: 0xf7dd4478
   46410:	blls	1c490c <strspn@plt+0x1abf04>
   46414:	blcs	a0488 <strspn@plt+0x87a80>
   46418:	addshi	pc, r5, r0, asr #4
   4641c:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   46420:			; <UNDEFINED> instruction: 0xf8d3447b
   46424:	blcs	527cc <strspn@plt+0x39dc4>
   46428:	ldrbthi	pc, [pc], r0, asr #32	; <UNPREDICTABLE>
   4642c:	strtcc	pc, [r0], #-2271	; 0xfffff721
   46430:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   46434:	blcs	644a8 <strspn@plt+0x4baa0>
   46438:	ldrbthi	pc, [fp], r0, asr #32	; <UNPREDICTABLE>
   4643c:	blcs	ad050 <strspn@plt+0x94648>
   46440:			; <UNDEFINED> instruction: 0xf8dfdd04
   46444:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
   46448:			; <UNDEFINED> instruction: 0xf920f7dd
   4644c:	strthi	pc, [ip], #2271	; 0x8df
   46450:			; <UNDEFINED> instruction: 0xf8df2700
   46454:	ldrbtmi	r5, [r8], #1196	; 0x4ac
   46458:			; <UNDEFINED> instruction: 0xf8d8447d
   4645c:	andcc	r0, r1, r0, lsl r0
   46460:	blx	1e02496 <strspn@plt+0x1de9a8e>
   46464:			; <UNDEFINED> instruction: 0x8010f8d8
   46468:	strbmi	r2, [r2], -r0, lsr #2
   4646c:			; <UNDEFINED> instruction: 0xf8c54606
   46470:			; <UNDEFINED> instruction: 0xf7d20104
   46474:	blls	180c3c <strspn@plt+0x168234>
   46478:	addcs	r4, r8, #59768832	; 0x3900000
   4647c:	andeq	pc, r8, r3, lsr #3
   46480:	andvc	pc, r8, r6, lsl #16
   46484:	stmib	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46488:	vnmls.f64	d9, d8, d4
   4648c:			; <UNDEFINED> instruction: 0xf1051a90
   46490:	andscs	r0, r1, r4, lsr r2
   46494:	stcvc	8, cr15, [ip], {67}	; 0x43
   46498:	ldm	r8, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4649c:	ldrdvs	pc, [r4], #133	; 0x85
   464a0:			; <UNDEFINED> instruction: 0xf0002e00
   464a4:			; <UNDEFINED> instruction: 0xf7d2836b
   464a8:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
   464ac:	strbhi	pc, [r9], -r0, asr #32	; <UNPREDICTABLE>
   464b0:	ldm	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   464b4:			; <UNDEFINED> instruction: 0xf0402800
   464b8:	ldrtmi	r8, [r0], -r4, asr #12
   464bc:	svc	0x00d2f7d1
   464c0:			; <UNDEFINED> instruction: 0xf0002800
   464c4:	ldmib	r0, {r2, r5, r6, r9, sl, pc}^
   464c8:	stmib	r5, {r1, r8, r9, sp}^
   464cc:	blls	192d9c <strspn@plt+0x17a394>
   464d0:	teqlt	r3, fp, lsl r8
   464d4:	strtcs	pc, [ip], #-2271	; 0xfffff721
   464d8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   464dc:	movweq	pc, #57411	; 0xe043	; <UNPREDICTABLE>
   464e0:	blls	21e634 <strspn@plt+0x205c2c>
   464e4:	blcs	64558 <strspn@plt+0x4bb50>
   464e8:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
   464ec:			; <UNDEFINED> instruction: 0xf85a4be3
   464f0:	movwls	r3, #12291	; 0x3003
   464f4:	blcs	64568 <strspn@plt+0x4bb60>
   464f8:	subhi	pc, r7, #64	; 0x40
   464fc:	b	18444c <strspn@plt+0x16ba44>
   46500:	vmull.p8	<illegal reg q8.5>, d0, d5
   46504:	cmnle	r2, sp, lsr r6
   46508:	svc	0x00ccf7d1
   4650c:			; <UNDEFINED> instruction: 0xf7d22000
   46510:	ldmmi	sp!, {r2, r4, fp, sp, lr, pc}^
   46514:			; <UNDEFINED> instruction: 0xf7dd4478
   46518:	bls	244804 <strspn@plt+0x22bdfc>
   4651c:	andsvc	r2, r3, r0, lsl #6
   46520:			; <UNDEFINED> instruction: 0xf85a4bd5
   46524:	movwls	r3, #20483	; 0x5003
   46528:	svceq	0x0000f1b9
   4652c:	svcge	0x0071f43f
   46530:	blcs	605a4 <strspn@plt+0x47b9c>
   46534:	svcge	0x0068f47f
   46538:	ldrbtmi	r4, [r8], #-2292	; 0xfffff70c
   4653c:			; <UNDEFINED> instruction: 0xf8a6f7dd
   46540:	movwcs	r9, #6661	; 0x1a05
   46544:	bmi	ff0de598 <strspn@plt+0xff0c5b90>
   46548:			; <UNDEFINED> instruction: 0xf85a4bf1
   4654c:	ldrbtmi	r2, [fp], #-2
   46550:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   46554:	tstlt	r2, r2, lsl r8
   46558:			; <UNDEFINED> instruction: 0xf0002b00
   4655c:	blmi	ffba7f0c <strspn@plt+0xffb8f504>
   46560:			; <UNDEFINED> instruction: 0xf8d3447b
   46564:	blcs	9290c <strspn@plt+0x79f04>
   46568:	svcge	0x0068f47f
   4656c:			; <UNDEFINED> instruction: 0xf85a4bc1
   46570:	ldmdavc	fp, {r0, r1, ip, sp}
   46574:			; <UNDEFINED> instruction: 0xf0402b00
   46578:	blmi	ffa27594 <strspn@plt+0xffa0eb8c>
   4657c:			; <UNDEFINED> instruction: 0xf893447b
   46580:	blcs	52978 <strspn@plt+0x39f70>
   46584:	mvnshi	pc, #64	; 0x40
   46588:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
   4658c:	ldrdcc	pc, [r0, -r3]
   46590:			; <UNDEFINED> instruction: 0xf0402b00
   46594:	blmi	ff267540 <strspn@plt+0xff24eb38>
   46598:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4659c:	blcs	64610 <strspn@plt+0x4bc08>
   465a0:	bicshi	pc, fp, #64	; 0x40
   465a4:			; <UNDEFINED> instruction: 0xf85a4ba8
   465a8:	ldmdavs	fp, {r0, r1, ip, sp}
   465ac:			; <UNDEFINED> instruction: 0xf43f2b00
   465b0:	ldmmi	fp, {r0, r2, r6, r8, r9, sl, fp, sp, pc}^
   465b4:	ldrbtmi	r2, [r8], #-377	; 0xfffffe87
   465b8:			; <UNDEFINED> instruction: 0xf868f7dd
   465bc:	stmdbcs	r3, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   465c0:	mrcge	6, 7, APSR_nzcv, cr7, cr15, {3}
   465c4:	andcs	r4, r3, #14090240	; 0xd70000
   465c8:			; <UNDEFINED> instruction: 0xf7dd4478
   465cc:	movwcs	pc, #2211	; 0x8a3	; <UNPREDICTABLE>
   465d0:	ldrmi	r4, [sl], -r9, lsr #12
   465d4:	andcs	pc, r6, r4, asr #4
   465d8:	b	304528 <strspn@plt+0x2ebb20>
   465dc:			; <UNDEFINED> instruction: 0xf0002800
   465e0:	blls	126cf0 <strspn@plt+0x10e2e8>
   465e4:	blcs	64658 <strspn@plt+0x4bc50>
   465e8:	ldrthi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   465ec:	strtmi	r2, [r8], -r9, lsl #2
   465f0:	stmia	r8, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   465f4:	movwls	sl, #47894	; 0xbb16
   465f8:	stmdb	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   465fc:	smladcs	r0, r0, lr, sl
   46600:	and	r4, r4, r1, lsl #13
   46604:	ldrdcc	pc, [r0], -r9
   46608:			; <UNDEFINED> instruction: 0xf0402b04
   4660c:	andcs	r8, r0, #507510784	; 0x1e400000
   46610:			; <UNDEFINED> instruction: 0x46284631
   46614:	andvc	pc, r0, r9, asr #17
   46618:	stmda	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4661c:	ldclle	8, cr2, [r1]
   46620:			; <UNDEFINED> instruction: 0xf0026832
   46624:	movwcc	r0, #4991	; 0x137f
   46628:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
   4662c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   46630:	svcmi	0x00bd8580
   46634:			; <UNDEFINED> instruction: 0xf9b8f7f4
   46638:	ldrbtmi	r2, [pc], #-1281	; 46640 <strspn@plt+0x2dc38>
   4663c:	andle	lr, r9, r3
   46640:			; <UNDEFINED> instruction: 0xf883443b
   46644:			; <UNDEFINED> instruction: 0xf7ff5108
   46648:	stmdacs	r2, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
   4664c:	ldclle	6, cr4, [r6, #12]!
   46650:	stmib	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46654:	blls	19a530 <strspn@plt+0x181b28>
   46658:			; <UNDEFINED> instruction: 0xf8d7447f
   4665c:	ldmdavs	fp, {r2, r4, r6, r7, ip, lr}
   46660:			; <UNDEFINED> instruction: 0xf0002d00
   46664:	stmdavc	sl!, {r3, r5, r6, r8, r9, pc}
   46668:			; <UNDEFINED> instruction: 0xf0002a7c
   4666c:	bcs	8a737c <strspn@plt+0x88e974>
   46670:	teqhi	pc, #0	; <UNPREDICTABLE>
   46674:	strtmi	r2, [r8], -r1, lsl #22
   46678:	strhi	pc, [lr, #-576]	; 0xfffffdc0
   4667c:	stmia	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46680:	mvnsvc	pc, #64, 12	; 0x4000000
   46684:	vqsub.s8	d4, d16, d8
   46688:	blmi	feaa7cb0 <strspn@plt+0xfea8f2a8>
   4668c:			; <UNDEFINED> instruction: 0xf8d3447b
   46690:	andls	r2, sl, #192	; 0xc0
   46694:			; <UNDEFINED> instruction: 0xf8d3b12a
   46698:	ldmdblt	r2, {r3, r4, r5, r6, r7, sp}
   4669c:			; <UNDEFINED> instruction: 0xf8c32204
   466a0:	blmi	fe94ea88 <strspn@plt+0xfe936080>
   466a4:	ldrbtmi	r9, [fp], #-2310	; 0xfffff6fa
   466a8:	ldrsbtcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   466ac:			; <UNDEFINED> instruction: 0xf0002900
   466b0:	stfcsd	f0, [r0, #-472]	; 0xfffffe28
   466b4:	cmnhi	r3, r0	; <UNPREDICTABLE>
   466b8:	andcs	fp, r3, #294912	; 0x48000
   466bc:	rscscs	pc, r8, r3, asr #17
   466c0:			; <UNDEFINED> instruction: 0xf85a4b69
   466c4:	ldmdavs	sl, {r0, r1, ip, sp}
   466c8:			; <UNDEFINED> instruction: 0xf0002a00
   466cc:	blls	2a74bc <strspn@plt+0x28eab4>
   466d0:	eorvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   466d4:	orreq	lr, r3, #11264	; 0x2c00
   466d8:	ldrtmi	r9, [r8], -r9, lsl #6
   466dc:	ldmda	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   466e0:	svcpl	0x0080f5b0
   466e4:			; <UNDEFINED> instruction: 0xf0809006
   466e8:			; <UNDEFINED> instruction: 0x212f8560
   466ec:			; <UNDEFINED> instruction: 0xf7d24638
   466f0:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
   466f4:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
   466f8:			; <UNDEFINED> instruction: 0xf50d9a06
   466fc:	vst2.8	{d23-d24}, [pc]!
   46700:	ldrtmi	r5, [r9], -r0, lsl #7
   46704:	strbmi	r3, [r0], -r1, lsl #4
   46708:	svc	0x00a6f7d1
   4670c:			; <UNDEFINED> instruction: 0x46414632
   46710:			; <UNDEFINED> instruction: 0xf7d22003
   46714:	stmdacs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   46718:	strhi	pc, [r6, #-704]	; 0xfffffd40
   4671c:	bls	25953c <strspn@plt+0x240b34>
   46720:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   46724:	ldrsbteq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   46728:	mulle	r2, r0, r2
   4672c:	ldm	r0!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46730:	ldmdbvs	r3!, {r2, r9, sl, lr}
   46734:	ldreq	r4, [r8, #-2689]	; 0xfffff57f
   46738:	svclt	0x004c447a
   4673c:			; <UNDEFINED> instruction: 0xf8d269b1
   46740:	andsvs	r1, r4, #204	; 0xcc
   46744:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
   46748:	ldrbeq	r6, [r9, #-593]	; 0xfffffdaf
   4674c:	svclt	0x004c4b7d
   46750:			; <UNDEFINED> instruction: 0xf8d269f2
   46754:	ldrbtmi	r2, [fp], #-200	; 0xffffff38
   46758:	bls	29f1c8 <strspn@plt+0x2867c0>
   4675c:	stmdacs	fp, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
   46760:	blcs	6d390 <strspn@plt+0x54988>
   46764:	mvnshi	pc, #64	; 0x40
   46768:	stmia	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4676c:	vmull.p8	<illegal reg q8.5>, d0, d4
   46770:	cfldrdmi	mvd8, [r5, #-992]!	; 0xfffffc20
   46774:			; <UNDEFINED> instruction: 0xf8d5447d
   46778:			; <UNDEFINED> instruction: 0xf04030c0
   4677c:	blcs	67438 <strspn@plt+0x4ea30>
   46780:	strbthi	pc, [sp], #0	; <UNPREDICTABLE>
   46784:	ldrdmi	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   46788:	smlabtmi	ip, r5, r8, pc	; <UNPREDICTABLE>
   4678c:	stmda	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46790:	strtmi	r4, [r0], -r3, lsl #12
   46794:	rsccc	pc, ip, r5, asr #17
   46798:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
   4679c:	strmi	r6, [r4], -r3, lsl #16
   467a0:	msrvc	CPSR_, #1124073472	; 0x43000000
   467a4:	blls	21e7b8 <strspn@plt+0x205db0>
   467a8:	tstlt	fp, fp, lsl r8
   467ac:	vst2.8	{d22-d23}, [r3 :128], r3
   467b0:	eorvs	r4, r3, r0, lsl #6
   467b4:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   467b8:			; <UNDEFINED> instruction: 0x0108f893
   467bc:			; <UNDEFINED> instruction: 0xf0002800
   467c0:	blmi	1927748 <strspn@plt+0x190ed40>
   467c4:			; <UNDEFINED> instruction: 0xf893447b
   467c8:	blcs	52bf4 <strspn@plt+0x3a1ec>
   467cc:	rscshi	pc, r2, r0, asr #32
   467d0:			; <UNDEFINED> instruction: 0xf7d22001
   467d4:			; <UNDEFINED> instruction: 0xf7ffe906
   467d8:	rsc	pc, fp, r5, asr r8	; <UNPREDICTABLE>
   467dc:	blx	884764 <strspn@plt+0x86bd5c>
   467e0:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   467e4:			; <UNDEFINED> instruction: 0xf43f2b00
   467e8:	bmi	16f21f4 <strspn@plt+0x16d97ec>
   467ec:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   467f0:	orreq	pc, r0, #67	; 0x43
   467f4:			; <UNDEFINED> instruction: 0xe6796053
   467f8:	andeq	sp, r7, r8, lsr r0
   467fc:	andeq	r0, r0, r8, asr #4
   46800:	andeq	sp, r7, r6, lsr #32
   46804:	andeq	r0, r0, r4, lsr r3
   46808:	ldrdeq	r2, [sl], -r0
   4680c:	andeq	r0, r0, r4, asr #6
   46810:	muleq	r0, r4, r2
   46814:	andeq	r2, sl, sl, ror #28
   46818:	andeq	r9, r2, r8, asr #13
   4681c:	andeq	r5, r2, ip, lsl r7
   46820:			; <UNDEFINED> instruction: 0x0002d5b8
   46824:	andeq	r2, sl, lr, lsr lr
   46828:	andeq	lr, r6, r4, asr #12
   4682c:	andeq	r0, r0, r0, lsl #7
   46830:	andeq	sl, r2, r2, asr #30
   46834:	andeq	r2, sl, r8, lsr ip
   46838:	andeq	r2, sl, r6, lsr #24
   4683c:	andeq	r2, sl, ip, lsl #24
   46840:	andeq	r0, r0, r8, ror r3
   46844:	andeq	r0, r0, r0, asr r3
   46848:	andeq	r0, r0, r0, ror #4
   4684c:	andeq	r0, r0, r4, lsr r2
   46850:	andeq	r0, r0, r0, lsl #6
   46854:	andeq	ip, r0, lr, lsr #28
   46858:	andeq	r2, sl, r2, ror #21
   4685c:	ldrdeq	r2, [sl], -r4
   46860:	andeq	ip, r7, r2, ror pc
   46864:	muleq	sl, r6, sl
   46868:	andeq	r0, r0, ip, ror r3
   4686c:	andeq	ip, r2, r2, lsl #9
   46870:	strdeq	r2, [sl], -r4
   46874:	andeq	r0, r0, r8, asr r2
   46878:	andeq	r0, r0, r4, lsl #7
   4687c:	andeq	r0, r0, r4, lsl #4
   46880:	andeq	r2, sl, sl, lsr #19
   46884:	andeq	sl, r2, sl, lsr ip
   46888:	andeq	r2, sl, r4, ror r9
   4688c:	andeq	ip, r7, r0, lsr #28
   46890:	ldrdeq	sl, [r2], -r2
   46894:	ldrdeq	r4, [r1], -r0
   46898:	andeq	ip, r7, r8, asr #27
   4689c:	andeq	ip, r2, r4, asr #8
   468a0:	andeq	ip, r2, r2, asr r4
   468a4:	andeq	ip, r2, ip, asr #6
   468a8:	andeq	ip, r2, sl, asr #6
   468ac:	andeq	ip, r2, r0, asr r3
   468b0:	andeq	ip, r2, r8, lsr r4
   468b4:	andeq	ip, r2, lr, lsr r4
   468b8:	andeq	r0, r0, ip, lsl #6
   468bc:	andeq	r0, r0, r0, lsr r3
   468c0:	strdeq	sl, [r2], -r4
   468c4:	andeq	r2, sl, r0, asr #16
   468c8:	andeq	sl, r2, r0, asr #21
   468cc:	andeq	ip, r7, r0, ror #25
   468d0:	ldrdeq	ip, [r7], -r6
   468d4:	andeq	r4, r1, ip, lsr #5
   468d8:	andeq	r4, r1, r2, lsr #5
   468dc:	andeq	ip, r7, r4, lsr #25
   468e0:	andeq	r0, r0, r8, ror r2
   468e4:			; <UNDEFINED> instruction: 0x000a27b2
   468e8:	andeq	r2, sl, r0, lsl #15
   468ec:	andeq	ip, r2, r2, asr #7
   468f0:	strdeq	ip, [r2], -r8
   468f4:	andeq	r2, sl, r8, lsr #14
   468f8:	andeq	ip, r2, sl, ror r4
   468fc:	andeq	ip, r7, r2, asr #23
   46900:	strdeq	r2, [sl], -r0
   46904:	andeq	ip, r7, r0, asr #22
   46908:	andeq	ip, r2, r4, asr r2
   4690c:	andeq	ip, r2, sl, ror #5
   46910:	strdeq	r2, [sl], -sl
   46914:	andeq	r2, sl, r8, ror #11
   46918:	andeq	r2, sl, ip, asr #11
   4691c:			; <UNDEFINED> instruction: 0x000a25be
   46920:	andeq	ip, r2, lr, ror #5
   46924:	andeq	ip, r2, r8, ror #2
   46928:	andeq	r2, sl, lr, lsl #10
   4692c:	strdeq	r2, [sl], -r0
   46930:			; <UNDEFINED> instruction: 0x000a24bc
   46934:	andeq	r2, sl, r2, lsr #9
   46938:	andeq	r2, sl, r8, lsr #8
   4693c:	andeq	r2, sl, r0, lsl r4
   46940:	andeq	r2, sl, r2, lsl #8
   46944:	strdeq	r2, [sl], -r2	; <UNPREDICTABLE>
   46948:	ldrdeq	r2, [sl], -r4
   4694c:	muleq	sl, r2, r3
   46950:	andeq	r2, sl, r4, lsl #7
   46954:	andeq	ip, r7, ip, lsr #16
   46958:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4695c:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   46960:			; <UNDEFINED> instruction: 0xf7ff619a
   46964:			; <UNDEFINED> instruction: 0xf8dfb9e2
   46968:	ldrbtmi	r3, [fp], #-2264	; 0xfffff728
   4696c:			; <UNDEFINED> instruction: 0xe63d6018
   46970:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   46974:			; <UNDEFINED> instruction: 0xf7dc4478
   46978:	bls	1c63a4 <strspn@plt+0x1ad99c>
   4697c:	andsvs	r2, r3, r1, lsl #6
   46980:	svceq	0x0000f1b9
   46984:	cfstrdge	mvd15, [r0, #-508]	; 0xfffffe04
   46988:			; <UNDEFINED> instruction: 0xf8dfe543
   4698c:			; <UNDEFINED> instruction: 0xf8df38bc
   46990:	ldrbtmi	r0, [fp], #-2236	; 0xfffff744
   46994:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}^
   46998:	mrc2	7, 3, pc, cr8, cr12, {6}
   4699c:	stmdblt	sl!, {r1, r2, r3, r5, r7, r8, sl, sp, lr, pc}
   469a0:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   469a4:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   469a8:	rscscs	pc, r8, r3, asr #17
   469ac:	blcs	6d5cc <strspn@plt+0x54bc4>
   469b0:	mcrge	4, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   469b4:	addcs	r9, r8, #4, 28	; 0x40
   469b8:	strcs	r2, [r1], #-256	; 0xffffff00
   469bc:	streq	pc, [r8, #-422]	; 0xfffffe5a
   469c0:	bvc	fe482228 <strspn@plt+0xfe469820>
   469c4:			; <UNDEFINED> instruction: 0xf7d14628
   469c8:	cdp	15, 1, cr14, cr8, cr6, {2}
   469cc:	andcs	r1, r0, #144, 20	; 0x90000
   469d0:			; <UNDEFINED> instruction: 0xf8462016
   469d4:			; <UNDEFINED> instruction: 0xf7d14c0c
   469d8:	addcs	lr, r8, #928	; 0x3a0
   469dc:	strtmi	r2, [r8], -r0, lsl #2
   469e0:	svc	0x0038f7d1
   469e4:	bne	fe48224c <strspn@plt+0xfe469844>
   469e8:	andscs	r2, r5, r0, lsl #4
   469ec:	stcmi	8, cr15, [ip], {70}	; 0x46
   469f0:	mcr	7, 1, pc, cr12, cr1, {6}	; <UNPREDICTABLE>
   469f4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   469f8:			; <UNDEFINED> instruction: 0xf8d3447b
   469fc:	adcmi	r3, r3, #248	; 0xf8
   46a00:	blcs	17ab30 <strspn@plt+0x162128>
   46a04:	adcshi	pc, r0, #0
   46a08:			; <UNDEFINED> instruction: 0xf0002b02
   46a0c:	strtmi	r8, [r5], -r2, lsr #3
   46a10:	addcs	r9, r8, #4, 28	; 0x40
   46a14:			; <UNDEFINED> instruction: 0xf1a62100
   46a18:	strtmi	r0, [r0], -r8, lsl #8
   46a1c:	svc	0x001af7d1
   46a20:	bne	fe482288 <strspn@plt+0xfe469880>
   46a24:	andcs	r2, r1, r0, lsl #4
   46a28:	stcpl	8, cr15, [ip], {70}	; 0x46
   46a2c:	mcr	7, 0, pc, cr14, cr1, {6}	; <UNPREDICTABLE>
   46a30:	smlabbcs	r0, r8, r2, r2
   46a34:			; <UNDEFINED> instruction: 0xf7d14620
   46a38:	cdp	15, 1, cr14, cr8, cr14, {0}
   46a3c:	andcs	r1, r0, #144, 20	; 0x90000
   46a40:			; <UNDEFINED> instruction: 0xf8462002
   46a44:			; <UNDEFINED> instruction: 0xf7d15c0c
   46a48:	addcs	lr, r8, #2, 28
   46a4c:	strtmi	r2, [r0], -r0, lsl #2
   46a50:	svc	0x0000f7d1
   46a54:	bne	fe4822bc <strspn@plt+0xfe4698b4>
   46a58:	andcs	r2, r3, r0, lsl #4
   46a5c:	stcpl	8, cr15, [ip], {70}	; 0x46
   46a60:	ldcl	7, cr15, [r4, #836]!	; 0x344
   46a64:	smlabbcs	r0, r8, r2, r2
   46a68:			; <UNDEFINED> instruction: 0xf7d14620
   46a6c:	mrc	14, 0, lr, cr8, cr4, {7}
   46a70:	andcs	r1, r0, #144, 20	; 0x90000
   46a74:			; <UNDEFINED> instruction: 0xf846200d
   46a78:			; <UNDEFINED> instruction: 0xf7d15c0c
   46a7c:	addcs	lr, r8, #232, 26	; 0x3a00
   46a80:	strtmi	r2, [r0], -r0, lsl #2
   46a84:	mcr	7, 7, pc, cr6, cr1, {6}	; <UNPREDICTABLE>
   46a88:	bne	fe4822f0 <strspn@plt+0xfe4698e8>
   46a8c:	andcs	r2, pc, r0, lsl #4
   46a90:	stcpl	8, cr15, [ip], {70}	; 0x46
   46a94:	ldcl	7, cr15, [sl, #836]	; 0x344
   46a98:	sbfxmi	pc, pc, #17, #29
   46a9c:			; <UNDEFINED> instruction: 0xf504447c
   46aa0:	strtmi	r7, [r8], -r8, lsl #11
   46aa4:	svc	0x002af7d1
   46aa8:	tstcs	lr, r8, lsr #12
   46aac:	mcr	7, 1, pc, cr14, cr1, {6}	; <UNPREDICTABLE>
   46ab0:	strtmi	r2, [r9], -r0, lsl #4
   46ab4:			; <UNDEFINED> instruction: 0xf7d14610
   46ab8:	stcls	13, cr14, [r4, #-128]	; 0xffffff80
   46abc:	smlabbcs	r0, r8, r2, r2
   46ac0:	andeq	pc, r8, r5, lsr #3
   46ac4:	mcr	7, 6, pc, cr6, cr1, {6}	; <UNPREDICTABLE>
   46ac8:			; <UNDEFINED> instruction: 0x3790f8df
   46acc:	cdp	2, 1, cr2, cr8, cr0, {0}
   46ad0:	mulcs	lr, r0, sl
   46ad4:			; <UNDEFINED> instruction: 0xf845447b
   46ad8:			; <UNDEFINED> instruction: 0xf7d13c0c
   46adc:	stmdbvs	r2!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   46ae0:	ldrdcc	pc, [r0], #132	; 0x84
   46ae4:	cmple	r8, r0, lsl #20
   46ae8:			; <UNDEFINED> instruction: 0xf8d4b313
   46aec:			; <UNDEFINED> instruction: 0xf7d180ec
   46af0:	cdpne	15, 0, cr14, cr4, cr12, {0}
   46af4:	movwhi	pc, #53952	; 0xd2c0	; <UNPREDICTABLE>
   46af8:	cfstrsge	mvf15, [r6, #-508]	; 0xfffffe04
   46afc:	mcr	7, 2, pc, cr14, cr1, {6}	; <UNPREDICTABLE>
   46b00:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   46b04:			; <UNDEFINED> instruction: 0xf8d3447b
   46b08:	bcs	cee10 <strspn@plt+0xb6408>
   46b0c:	rsceq	pc, ip, r3, asr #17
   46b10:	sbcshi	pc, ip, #0
   46b14:			; <UNDEFINED> instruction: 0xf0002a03
   46b18:	ldmdavs	fp, {r0, r1, r9, pc}
   46b1c:	cmple	r3, r0, lsl #22
   46b20:			; <UNDEFINED> instruction: 0x3740f8df
   46b24:			; <UNDEFINED> instruction: 0xf8d3447b
   46b28:	blcs	52e30 <strspn@plt+0x3a428>
   46b2c:	andhi	pc, r3, #64	; 0x40
   46b30:			; <UNDEFINED> instruction: 0x2734f8df
   46b34:			; <UNDEFINED> instruction: 0xf8d2447a
   46b38:	ldrdlt	r3, [fp, -r4]!
   46b3c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   46b40:	vqdmulh.s<illegal width 8>	d18, d0, d1
   46b44:	movwcs	r8, #254	; 0xfe
   46b48:			; <UNDEFINED> instruction: 0x2720f8df
   46b4c:			; <UNDEFINED> instruction: 0x1720f8df
   46b50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   46b54:	orrscc	pc, r0, r2, lsl #17
   46b58:	orrspl	pc, r1, #54525952	; 0x3400000
   46b5c:			; <UNDEFINED> instruction: 0x2714f8df
   46b60:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
   46b64:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   46b68:			; <UNDEFINED> instruction: 0xf0404051
   46b6c:			; <UNDEFINED> instruction: 0xf50d834d
   46b70:	mullt	r7, r1, sp
   46b74:	blhi	181e70 <strspn@plt+0x169468>
   46b78:	svchi	0x00f0e8bd
   46b7c:	ldc	7, cr15, [r6], #836	; 0x344
   46b80:	sbceq	pc, ip, r5, asr #17
   46b84:	mrc	7, 2, APSR_nzcv, cr14, cr1, {6}
   46b88:	sbceq	pc, r8, r5, asr #17
   46b8c:			; <UNDEFINED> instruction: 0xf8dfe49f
   46b90:	ldrbtmi	r3, [fp], #-1768	; 0xfffff918
   46b94:			; <UNDEFINED> instruction: 0xf7ff3308
   46b98:			; <UNDEFINED> instruction: 0xf8d4bbd6
   46b9c:	blcs	66f54 <strspn@plt+0x4e54c>
   46ba0:	stmdavs	r3!, {r0, r2, r5, r7, r8, ip, lr, pc}
   46ba4:	sbcle	r2, r3, r0, lsl #22
   46ba8:			; <UNDEFINED> instruction: 0x76d0f8df
   46bac:			; <UNDEFINED> instruction: 0xf8df2500
   46bb0:	ldrbtmi	r3, [pc], #-1744	; 46bb8 <strspn@plt+0x2e1b0>
   46bb4:			; <UNDEFINED> instruction: 0xb6ccf8df
   46bb8:	movwls	r4, #25723	; 0x647b
   46bbc:	bvc	4823e4 <strspn@plt+0x4699dc>
   46bc0:			; <UNDEFINED> instruction: 0x33a89f05
   46bc4:	movwls	r4, #29947	; 0x74fb
   46bc8:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   46bcc:	movwls	r4, #38011	; 0x947b
   46bd0:	ldrdcc	pc, [r4], -fp
   46bd4:	eormi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   46bd8:	stmdacs	r0, {r5, r6, fp, sp, lr}
   46bdc:	stmdavs	r3!, {r0, r2, r3, r6, ip, lr, pc}
   46be0:	strble	r0, [sl], #-1819	; 0xfffff8e5
   46be4:	subsle	r4, r0, r0, lsl #11
   46be8:	ldrdcc	pc, [ip], #139	; 0x8b	; <UNPREDICTABLE>
   46bec:	umaalle	r4, ip, r8, r2
   46bf0:	ldc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
   46bf4:	blle	1610bfc <strspn@plt+0x15f81f4>
   46bf8:			; <UNDEFINED> instruction: 0x3690f8df
   46bfc:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
   46c00:	ldrsbtcs	pc, [r0], #139	; 0x8b	; <UNPREDICTABLE>
   46c04:			; <UNDEFINED> instruction: 0x63a2681b
   46c08:	ldmdavs	r9!, {r0, r1, r3, r8, r9, lr}
   46c0c:	orrvs	pc, r1, #1124073472	; 0x43000000
   46c10:			; <UNDEFINED> instruction: 0xf0432901
   46c14:	eorvs	r0, r3, r1, lsl #6
   46c18:	strtmi	sp, [r0], -r2, lsl #18
   46c1c:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   46c20:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
   46c24:	cmple	r6, r0, lsl #22
   46c28:	biclt	r6, r3, fp, lsr r8
   46c2c:			; <UNDEFINED> instruction: 0x3660f8df
   46c30:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   46c34:	ldrdcc	pc, [ip, -r3]
   46c38:	mulsle	r0, sl, r2
   46c3c:	vdivge.f64	d9, d13, d6
   46c40:	tstcs	sl, r1, lsl #4
   46c44:	adcseq	pc, r4, #-1073741824	; 0xc0000000
   46c48:			; <UNDEFINED> instruction: 0x3648f8df
   46c4c:	ldrtmi	r9, [r0], -r0, lsl #4
   46c50:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
   46c54:	blx	fff84c54 <strspn@plt+0xfff6c24c>
   46c58:	vsub.i8	d2, d0, d0
   46c5c:			; <UNDEFINED> instruction: 0xf8df8106
   46c60:			; <UNDEFINED> instruction: 0xf85a3638
   46c64:	ldmdavs	fp, {r0, r1, ip, sp}
   46c68:	eorsle	r2, fp, r0, lsl #22
   46c6c:			; <UNDEFINED> instruction: 0x362cf8df
   46c70:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   46c74:			; <UNDEFINED> instruction: 0xf47f2b00
   46c78:			; <UNDEFINED> instruction: 0xf8dfaf5b
   46c7c:	strcc	r3, [r1, #-1572]	; 0xfffff9dc
   46c80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   46c84:			; <UNDEFINED> instruction: 0xd3a3429d
   46c88:	movwcs	lr, #5962	; 0x174a
   46c8c:	beq	4824f4 <strspn@plt+0x469aec>
   46c90:	andcc	pc, r0, r9, asr #17
   46c94:			; <UNDEFINED> instruction: 0xf7dc6861
   46c98:	stmdavs	r3!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   46c9c:	rscle	r2, ip, r0, lsl #22
   46ca0:			; <UNDEFINED> instruction: 0xf7fe4620
   46ca4:			; <UNDEFINED> instruction: 0xe7e8febb
   46ca8:	ldrdcc	pc, [r0], -r9
   46cac:			; <UNDEFINED> instruction: 0xf0002b01
   46cb0:			; <UNDEFINED> instruction: 0xf8df816d
   46cb4:			; <UNDEFINED> instruction: 0xf8df35f0
   46cb8:	ldrbtmi	r0, [fp], #-1520	; 0xfffffa10
   46cbc:	ldrbtmi	r6, [r8], #-2146	; 0xfffff79e
   46cc0:	ldrsbne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   46cc4:	ldc2l	7, cr15, [r4, #-880]	; 0xfffffc90
   46cc8:	blcs	60e5c <strspn@plt+0x48454>
   46ccc:	strtmi	sp, [r0], -lr, asr #1
   46cd0:	mcr2	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   46cd4:			; <UNDEFINED> instruction: 0xf8dfe7ca
   46cd8:	stmdavs	r1!, {r2, r4, r6, r7, r8, sl}^
   46cdc:			; <UNDEFINED> instruction: 0xf7dc4478
   46ce0:	sbfx	pc, r5, #25, #2
   46ce4:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   46ce8:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   46cec:	stc2l	7, cr15, [lr], {220}	; 0xdc
   46cf0:	blcs	c0be8 <strspn@plt+0xa81e0>
   46cf4:	eorhi	pc, pc, #0, 4
   46cf8:			; <UNDEFINED> instruction: 0xf7fe1c68
   46cfc:			; <UNDEFINED> instruction: 0xf8dffb9f
   46d00:	ldrbtmi	r3, [fp], #-1460	; 0xfffffa4c
   46d04:	rscseq	pc, r0, r3, asr #17
   46d08:	strcc	pc, [ip, #2271]!	; 0x8df
   46d0c:			; <UNDEFINED> instruction: 0xf8d3447b
   46d10:	ldrdlt	r5, [sp, -r4]!
   46d14:	blcs	1f64dc8 <strspn@plt+0x1f4c3c0>
   46d18:	blcs	8bad28 <strspn@plt+0x8a2320>
   46d1c:	cfldrsge	mvf15, [r5], #508	; 0x1fc
   46d20:	ldreq	pc, [r8, #2271]	; 0x8df
   46d24:	ldrmi	r2, [r9], -r0, lsl #6
   46d28:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   46d2c:	ldrsbteq	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   46d30:	stc	7, cr15, [r2, #836]	; 0x344
   46d34:	blcs	bffe0 <strspn@plt+0xa75d8>
   46d38:	bls	1bd508 <strspn@plt+0x1a4b00>
   46d3c:	andsvs	r2, r3, r1, lsl #6
   46d40:			; <UNDEFINED> instruction: 0xf43fe7ee
   46d44:	ldmdbvs	r3, {r0, r8, r9, sl, fp, sp, pc}^
   46d48:	svclt	0x00942b01
   46d4c:	movwcs	r2, #4864	; 0x1300
   46d50:			; <UNDEFINED> instruction: 0xf8dfe6fa
   46d54:	ldrbtmi	r5, [sp], #-1388	; 0xfffffa94
   46d58:			; <UNDEFINED> instruction: 0xf8dfe65a
   46d5c:	cmpcs	r4, r8, ror #10
   46d60:			; <UNDEFINED> instruction: 0xf7dc4478
   46d64:	ldr	pc, [sp], #-3219	; 0xfffff36d
   46d68:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   46d6c:	ldrbtmi	r2, [r8], #-372	; 0xfffffe8c
   46d70:	stc2	7, cr15, [ip], {220}	; 0xdc
   46d74:			; <UNDEFINED> instruction: 0xf8dfe40f
   46d78:	cmncs	r2, r4, asr r5
   46d7c:			; <UNDEFINED> instruction: 0xf7dc4478
   46d80:	str	pc, [r1], #-3205	; 0xfffff37b
   46d84:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   46d88:	ldrbtmi	r2, [r8], #-361	; 0xfffffe97
   46d8c:	ldc2l	7, cr15, [lr], #-880	; 0xfffffc90
   46d90:	bllt	ffd44d94 <strspn@plt+0xffd2c38c>
   46d94:			; <UNDEFINED> instruction: 0xf7dc2000
   46d98:			; <UNDEFINED> instruction: 0xf8dffcbd
   46d9c:	ldrbtmi	r0, [r8], #-1336	; 0xfffffac8
   46da0:	ldc2	7, cr15, [lr], {220}	; 0xdc
   46da4:	ldrmi	pc, [r0, #-2271]!	; 0xfffff721
   46da8:			; <UNDEFINED> instruction: 0xf8df2320
   46dac:	eorcs	r1, r8, #48, 10	; 0xc000000
   46db0:	andcs	r4, r1, ip, ror r4
   46db4:	strls	r4, [r0], #-1145	; 0xfffffb87
   46db8:	ldcl	7, cr15, [r8, #-836]	; 0xfffffcbc
   46dbc:			; <UNDEFINED> instruction: 0xf7d12000
   46dc0:			; <UNDEFINED> instruction: 0xf8dfecf4
   46dc4:	tstcs	r1, ip, lsl r5
   46dc8:	ldrbtmi	r6, [sl], #-25	; 0xffffffe7
   46dcc:	ldrsbtcc	pc, [r8], #130	; 0x82	; <UNPREDICTABLE>
   46dd0:			; <UNDEFINED> instruction: 0xf43f2b00
   46dd4:	ldrbt	sl, [sl], #-3557	; 0xfffff21b
   46dd8:			; <UNDEFINED> instruction: 0xf0402b00
   46ddc:			; <UNDEFINED> instruction: 0xf8df81c0
   46de0:			; <UNDEFINED> instruction: 0xf8c53504
   46de4:	ldrbtmi	r4, [fp], #-268	; 0xfffffef4
   46de8:	bllt	320e5c <strspn@plt+0x308454>
   46dec:	and	sl, r4, pc, lsl #26
   46df0:	ldrdcc	pc, [r0], -r9
   46df4:			; <UNDEFINED> instruction: 0xf0402b04
   46df8:	andcs	r8, r2, #-1879048192	; 0x90000000
   46dfc:	strtmi	r4, [r0], -r9, lsr #12
   46e00:	mcrr	7, 13, pc, lr, cr1	; <UNPREDICTABLE>
   46e04:	blle	ffd10e0c <strspn@plt+0xffcf8404>
   46e08:	sbcslt	r6, sl, #2818048	; 0x2b0000
   46e0c:			; <UNDEFINED> instruction: 0xf0402a7f
   46e10:	vmla.f<illegal width 8>	q12, <illegal reg q9.5>, d0[7]
   46e14:	blcs	50fa38 <strspn@plt+0x4f7030>
   46e18:	mvnhi	pc, r0, asr #32
   46e1c:			; <UNDEFINED> instruction: 0xf7fe4620
   46e20:	stmdacs	r0, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   46e24:	bicshi	pc, r0, r0, asr #32
   46e28:			; <UNDEFINED> instruction: 0x46202112
   46e2c:	stc	7, cr15, [sl], #836	; 0x344
   46e30:			; <UNDEFINED> instruction: 0xf7fe4620
   46e34:			; <UNDEFINED> instruction: 0xf8dffa61
   46e38:			; <UNDEFINED> instruction: 0xf8df34b0
   46e3c:	ldrbtmi	r1, [fp], #-1200	; 0xfffffb50
   46e40:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   46e44:	ldrsbtne	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
   46e48:	strmi	r6, [r4], -r2, lsl #16
   46e4c:	tstmi	r3, #67108866	; 0x4000002
   46e50:	vst1.8	{d25-d26}, [r3], r5
   46e54:			; <UNDEFINED> instruction: 0xf0437322
   46e58:	ldmdavs	r2, {r0, r8, r9}
   46e5c:	bcs	9ee70 <strspn@plt+0x86468>
   46e60:	stcge	6, cr15, [r1], #508	; 0x1fc
   46e64:	stc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
   46e68:			; <UNDEFINED> instruction: 0x4630e49d
   46e6c:	stc	7, cr15, [sl], #-836	; 0xfffffcbc
   46e70:	stmdacs	r0, {r1, r2, r9, sl, lr}
   46e74:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   46e78:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   46e7c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   46e80:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   46e84:	cdp	3, 0, cr9, cr8, cr11, {0}
   46e88:	movwcs	r2, #2704	; 0xa90
   46e8c:	movwls	r9, #17160	; 0x4308
   46e90:			; <UNDEFINED> instruction: 0xf7d14630
   46e94:	stmdacs	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
   46e98:	ldmib	r0, {r0, r2, r3, r4, r5, r6, ip, lr, pc}^
   46e9c:	tstmi	r3, #0, 6
   46ea0:	strdcs	sp, [r0, -r6]
   46ea4:	andmi	pc, r0, #111	; 0x6f
   46ea8:	movwcs	r3, #19
   46eac:			; <UNDEFINED> instruction: 0xf0019100
   46eb0:	vmlsne.f32	s30, s4, s3
   46eb4:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   46eb8:	addsmi	r9, sl, #-1610612736	; 0xa0000000
   46ebc:			; <UNDEFINED> instruction: 0xf7fed0e8
   46ec0:	blls	185f24 <strspn@plt+0x16d51c>
   46ec4:	movwcc	r9, #6666	; 0x1a0a
   46ec8:	stmdacs	r0, {r2, r8, r9, ip, pc}
   46ecc:	rschi	pc, r9, r0, asr #5
   46ed0:	andls	r4, ip, #16, 12	; 0x1000000
   46ed4:	blx	484ed4 <strspn@plt+0x46c4cc>
   46ed8:	blls	2ad70c <strspn@plt+0x294d04>
   46edc:	ldrdgt	pc, [r0], -r7
   46ee0:	ldrsbtcs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   46ee4:			; <UNDEFINED> instruction: 0xf1bc681b
   46ee8:	andls	r0, sl, #1, 30
   46eec:	b	1120efc <strspn@plt+0x11084f4>
   46ef0:	bls	2c7b00 <strspn@plt+0x2af0f8>
   46ef4:	orrvs	pc, r1, #1124073472	; 0x43000000
   46ef8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   46efc:	orrvs	r6, r2, #3
   46f00:	stmdble	r3, {r2, r3, r9, fp, ip, pc}
   46f04:			; <UNDEFINED> instruction: 0xf7fe920a
   46f08:	bls	3062d4 <strspn@plt+0x2ed8cc>
   46f0c:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
   46f10:	adcsle	r2, sp, r0, lsl #22
   46f14:	beq	fe48277c <strspn@plt+0xfe469d74>
   46f18:			; <UNDEFINED> instruction: 0xf7dc4611
   46f1c:			; <UNDEFINED> instruction: 0xe7b7fbb7
   46f20:	mrrc	7, 13, pc, sl, cr1	; <UNPREDICTABLE>
   46f24:	vmlal.s8	q9, d0, d0
   46f28:	blmi	ffd2731c <strspn@plt+0xffd0e914>
   46f2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   46f30:			; <UNDEFINED> instruction: 0xf47f2b00
   46f34:			; <UNDEFINED> instruction: 0x4640ae39
   46f38:			; <UNDEFINED> instruction: 0xf7d12109
   46f3c:	blmi	ffc41fd4 <strspn@plt+0xffc295cc>
   46f40:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   46f44:	smlabtcs	ip, r3, r8, pc	; <UNPREDICTABLE>
   46f48:			; <UNDEFINED> instruction: 0xf646e5f2
   46f4c:			; <UNDEFINED> instruction: 0xf04f5061
   46f50:			; <UNDEFINED> instruction: 0xf6c531ff
   46f54:			; <UNDEFINED> instruction: 0xf7d11061
   46f58:	str	lr, [r5], #-3216	; 0xfffff370
   46f5c:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
   46f60:	blx	fe584eda <strspn@plt+0xfe56c4d2>
   46f64:	bllt	1104f68 <strspn@plt+0x10ec560>
   46f68:	addcs	r4, r8, #40, 12	; 0x2800000
   46f6c:	strtmi	r2, [r5], -r0, lsl #2
   46f70:	ldcl	7, cr15, [r0], #-836	; 0xfffffcbc
   46f74:	ldrtmi	r2, [r9], -r0, lsl #4
   46f78:	eorsvs	r2, ip, r4, lsl r0
   46f7c:	bl	1a04ec8 <strspn@plt+0x19ec4c0>
   46f80:			; <UNDEFINED> instruction: 0xf7d1e546
   46f84:			; <UNDEFINED> instruction: 0xf7feed2e
   46f88:	ldr	pc, [sl], #-3197	; 0xfffff383
   46f8c:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
   46f90:	blx	ffc04f0a <strspn@plt+0xffbec502>
   46f94:	ldrtmi	lr, [r0], -sp, lsl #13
   46f98:	ldc	7, cr15, [r0, #-836]!	; 0xfffffcbc
   46f9c:			; <UNDEFINED> instruction: 0xf85a4bbe
   46fa0:	ldmdavs	fp, {r0, r1, ip, sp}
   46fa4:			; <UNDEFINED> instruction: 0xf47f2b00
   46fa8:	stmdals	r8, {r0, r5, r6, r9, sl, fp, sp, pc}
   46fac:	stmdavs	r1!, {r2, r8, r9, fp, ip, pc}^
   46fb0:			; <UNDEFINED> instruction: 0xf4bf4298
   46fb4:	movwcc	sl, #7831	; 0x1e97
   46fb8:	ldmmi	r3, {r1, r3, r4, r9, fp, ip}^
   46fbc:			; <UNDEFINED> instruction: 0xf7dc4478
   46fc0:	ldrb	pc, [r3], -r5, ror #22	; <UNPREDICTABLE>
   46fc4:	blge	fe3d9310 <strspn@plt+0xfe3c0908>
   46fc8:			; <UNDEFINED> instruction: 0xf50d930d
   46fcc:	ldrbtmi	r7, [r8], #-2061	; 0xfffff7f3
   46fd0:	bl	fe304f1c <strspn@plt+0xfe2ec514>
   46fd4:	strmi	r9, [r5], -ip, lsl #8
   46fd8:	subsle	r2, fp, r0, lsl #26
   46fdc:	blcs	65090 <strspn@plt+0x4c688>
   46fe0:	teqcs	sl, r8, asr r0
   46fe4:			; <UNDEFINED> instruction: 0xf7d14628
   46fe8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   46fec:	blne	117b124 <strspn@plt+0x116271c>
   46ff0:	bleq	c3408 <strspn@plt+0xaaa00>
   46ff4:			; <UNDEFINED> instruction: 0xf5b4b1dc
   46ff8:	andsle	r5, r6, #128, 30	; 0x200
   46ffc:	orrpl	pc, r0, #1325400064	; 0x4f000000
   47000:	strtmi	r4, [r9], -r2, lsr #12
   47004:			; <UNDEFINED> instruction: 0xf7d14640
   47008:	bl	281b30 <strspn@plt+0x269128>
   4700c:			; <UNDEFINED> instruction: 0xf8130304
   47010:	blcs	c1601c <strspn@plt+0xbfd614>
   47014:			; <UNDEFINED> instruction: 0x232fbf1c
   47018:	andcc	pc, r4, r8, lsl #16
   4701c:	svclt	0x00189b06
   47020:	strtmi	r3, [r3], #-1025	; 0xfffffbff
   47024:	svcpl	0x0080f5b3
   47028:	ldrbmi	sp, [sp], #-782	; 0xfffffcf2
   4702c:	vst1.64	{d30}, [pc :64], r4
   47030:	strbmi	r5, [r0], -r0, lsl #3
   47034:	bl	feb84f80 <strspn@plt+0xfeb6c578>
   47038:	rscsle	r2, r6, r0, lsl #16
   4703c:			; <UNDEFINED> instruction: 0xf7d14640
   47040:	strmi	lr, [r4], -r6, asr #23
   47044:	mvnle	r2, r0, lsl #16
   47048:	bl	258934 <strspn@plt+0x23ff2c>
   4704c:			; <UNDEFINED> instruction: 0xf7d10004
   47050:	ldrtmi	lr, [r2], -lr, lsr #22
   47054:	andcs	r4, r3, r1, asr #12
   47058:	stc	7, cr15, [sl], #836	; 0x344
   4705c:	mvnle	r2, r0, lsl #16
   47060:	vst2.8	{d6,d8}, [r3 :256], r3
   47064:			; <UNDEFINED> instruction: 0xf5b24270
   47068:	bicsle	r4, lr, r0, lsl #30
   4706c:	svceq	0x0049f013
   47070:	stmdavc	fp!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   47074:	blcs	6e0ac <strspn@plt+0x556a4>
   47078:	blge	128427c <strspn@plt+0x126b874>
   4707c:	movwcs	r9, #2573	; 0xa0d
   47080:	stccc	8, cr15, [r4], {2}
   47084:	bllt	1105088 <strspn@plt+0x10ec680>
   47088:			; <UNDEFINED> instruction: 0xf7d14628
   4708c:	strmi	lr, [r4], -r0, lsr #23
   47090:	str	r4, [pc, r3, lsl #13]!
   47094:	ldrb	r9, [r1, ip, lsl #24]!
   47098:	blx	1385098 <strspn@plt+0x136c690>
   4709c:	rscseq	pc, r0, r7, asr #17
   470a0:			; <UNDEFINED> instruction: 0xf8d9e632
   470a4:	blcs	930ac <strspn@plt+0x7a6a4>
   470a8:	blls	13b140 <strspn@plt+0x122738>
   470ac:	ldmdavc	fp, {r3, r8, fp, ip, pc}
   470b0:	tstls	r8, r1, lsl #2
   470b4:			; <UNDEFINED> instruction: 0xf43f2b00
   470b8:	blmi	fe5b2c6c <strspn@plt+0xfe59a264>
   470bc:	ldrbtmi	r4, [fp], #-2197	; 0xfffff76b
   470c0:			; <UNDEFINED> instruction: 0xf8d34478
   470c4:			; <UNDEFINED> instruction: 0xf7dc10d0
   470c8:	usat	pc, #1, r3, asr #22	; <UNPREDICTABLE>
   470cc:	strtmi	r4, [r0], -r1, lsr #12
   470d0:	ldc	7, cr15, [r2], #-836	; 0xfffffcbc
   470d4:			; <UNDEFINED> instruction: 0xf6bf2800
   470d8:	stmmi	pc, {r3, r5, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   470dc:			; <UNDEFINED> instruction: 0xf7dc4478
   470e0:	stmmi	lr, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   470e4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   470e8:	blx	fff05060 <strspn@plt+0xffeec658>
   470ec:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
   470f0:	blx	ffe05068 <strspn@plt+0xffdec660>
   470f4:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
   470f8:	blx	f05072 <strspn@plt+0xeec66a>
   470fc:	ldrb	r9, [r4, sl, lsl #20]
   47100:	strmi	r4, [r2], -r9, lsl #23
   47104:	ldrbtmi	r4, [fp], #-2185	; 0xfffff777
   47108:			; <UNDEFINED> instruction: 0xf1034478
   4710c:			; <UNDEFINED> instruction: 0xf7dc0174
   47110:	stmibmi	r7, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   47114:	ldrbtmi	r4, [r9], #-2183	; 0xfffff779
   47118:	orrscc	r4, r8, r8, ror r4
   4711c:	blx	1585096 <strspn@plt+0x156c68e>
   47120:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
   47124:	blx	148509e <strspn@plt+0x146c696>
   47128:	ldrtmi	r4, [r9], -r4, lsl #17
   4712c:			; <UNDEFINED> instruction: 0xf7dc4478
   47130:	blmi	fe145e64 <strspn@plt+0xfe12d45c>
   47134:	ldrbtmi	r4, [fp], #-2179	; 0xfffff77d
   47138:			; <UNDEFINED> instruction: 0xf1034478
   4713c:			; <UNDEFINED> instruction: 0xf7dc0174
   47140:	stmmi	r1, {r0, r1, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   47144:			; <UNDEFINED> instruction: 0xf7dc4478
   47148:	stmmi	r0, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   4714c:	cmpcs	r8, r2, lsr #12
   47150:			; <UNDEFINED> instruction: 0xf7dc4478
   47154:	ldmdami	lr!, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   47158:			; <UNDEFINED> instruction: 0xf7dc4478
   4715c:			; <UNDEFINED> instruction: 0xf7fefadb
   47160:	ldmdbmi	ip!, {r0, r4, r9, fp, ip, sp, lr, pc}^
   47164:	ldrbtmi	r4, [r9], #-2172	; 0xfffff784
   47168:	orrcc	r4, r8, r8, ror r4
   4716c:	blx	b850e6 <strspn@plt+0xb6c6de>
   47170:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
   47174:	blx	ff4050ec <strspn@plt+0xff3ec6e4>
   47178:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   4717c:	blx	ff3050f4 <strspn@plt+0xff2ec6ec>
   47180:	ldmdami	r9!, {r3, r4, r5, r6, r8, fp, lr}^
   47184:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   47188:			; <UNDEFINED> instruction: 0xf7dc3174
   4718c:	ldmdami	r7!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   47190:	ldrdne	pc, [r4], #133	; 0x85
   47194:			; <UNDEFINED> instruction: 0xf7dc4478
   47198:	ldmdami	r5!, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}^
   4719c:	strtmi	r2, [r9], -r4, lsr #6
   471a0:	andcc	pc, r0, r9, asr #17
   471a4:			; <UNDEFINED> instruction: 0xf7dc4478
   471a8:	ldmdami	r2!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
   471ac:			; <UNDEFINED> instruction: 0xf8c92324
   471b0:	ldrbtmi	r3, [r8], #-0
   471b4:	blx	28512e <strspn@plt+0x26c726>
   471b8:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
   471bc:	blx	185136 <strspn@plt+0x16c72e>
   471c0:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
   471c4:	blx	fea0513c <strspn@plt+0xfe9ec734>
   471c8:	strtmi	r2, [r0], -r9, lsl #2
   471cc:	ldrdpl	pc, [r0], -r9
   471d0:	b	ff68511c <strspn@plt+0xff66c714>
   471d4:	strtmi	r4, [r2], -sl, ror #22
   471d8:	ldrbtmi	r4, [fp], #-2154	; 0xfffff796
   471dc:	andpl	pc, r0, r9, asr #17
   471e0:			; <UNDEFINED> instruction: 0xf8d34478
   471e4:			; <UNDEFINED> instruction: 0xf7dc10d0
   471e8:	smlattcs	r9, pc, sl, pc	; <UNPREDICTABLE>
   471ec:			; <UNDEFINED> instruction: 0xf8d94620
   471f0:			; <UNDEFINED> instruction: 0xf7d15000
   471f4:	blls	341d1c <strspn@plt+0x329314>
   471f8:			; <UNDEFINED> instruction: 0xf8c94863
   471fc:			; <UNDEFINED> instruction: 0xf8535000
   47200:	ldrbtmi	r1, [r8], #-3100	; 0xfffff3e4
   47204:	blx	ff88517c <strspn@plt+0xff86c774>
   47208:	ldmib	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4720c:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
   47210:	blx	ff705188 <strspn@plt+0xff6ec780>
   47214:	cmncs	r3, lr, asr r8
   47218:	ldrbtmi	r6, [r8], #-2082	; 0xfffff7de
   4721c:	blx	1f05194 <strspn@plt+0x1eec78c>
   47220:			; <UNDEFINED> instruction: 0x4621485c
   47224:			; <UNDEFINED> instruction: 0xf7dc4478
   47228:	ldmdami	fp, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   4722c:			; <UNDEFINED> instruction: 0xf7dc4478
   47230:	ldmdami	sl, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   47234:			; <UNDEFINED> instruction: 0xf7dc4478
   47238:	svclt	0x0000fa6d
   4723c:			; <UNDEFINED> instruction: 0x0007c6ba
   47240:	andeq	ip, r7, lr, lsr #13
   47244:	andeq	fp, r2, r4, ror lr
   47248:	andeq	ip, r7, r6, lsl #13
   4724c:	andeq	fp, r2, ip, asr #31
   47250:	andeq	r2, sl, r2, lsr #3
   47254:	andeq	r2, sl, r0, asr r1
   47258:	andeq	r2, sl, ip, lsr #1
   4725c:	andeq	r1, r0, r1, lsl #15
   47260:	andeq	r2, sl, r4, asr #32
   47264:	andeq	r2, sl, r4, lsr #32
   47268:	andeq	r2, sl, r4, lsl r0
   4726c:	strdeq	r1, [sl], -r8
   47270:	andeq	ip, r7, lr, lsl #2
   47274:	andeq	r0, r0, r8, asr #4
   47278:	andeq	ip, r7, r6, lsl #9
   4727c:	andeq	fp, r2, r2, ror #29
   47280:	strdeq	ip, [r2], -r4
   47284:	andeq	r1, sl, r4, lsl #31
   47288:	andeq	ip, r7, ip, asr #8
   4728c:	andeq	ip, r7, sl, lsl r4
   47290:	andeq	r1, sl, r6, lsl pc
   47294:	andeq	fp, r2, r2, asr pc
   47298:	andeq	r0, r0, ip, ror r3
   4729c:	ldrdeq	r1, [sl], -r8
   472a0:	andeq	r1, sl, r8, asr #29
   472a4:	andeq	r1, sl, lr, lsl #29
   472a8:	andeq	fp, r2, lr, ror sp
   472ac:	andeq	fp, r2, r4, lsr #29
   472b0:	andeq	fp, r2, r2, lsl pc
   472b4:	andeq	r1, sl, r6, asr #28
   472b8:	andeq	r1, sl, ip, lsr lr
   472bc:	andeq	r1, sl, lr, lsl lr
   472c0:			; <UNDEFINED> instruction: 0xffffe4eb
   472c4:	andeq	fp, r2, r4, asr #22
   472c8:	andeq	fp, r2, r6, lsr fp
   472cc:	andeq	fp, r2, r8, lsr #22
   472d0:	andeq	fp, r2, sl, lsl fp
   472d4:	andeq	fp, r2, sl, ror r7
   472d8:	andeq	r4, r2, ip, asr r6
   472dc:	muleq	r2, ip, r0
   472e0:	andeq	r1, sl, lr, ror sp
   472e4:	andeq	ip, r7, r2, lsr r2
   472e8:	ldrdeq	ip, [r7], -sl
   472ec:	andeq	r1, sl, r8, lsl #26
   472f0:	andeq	fp, r2, ip, lsr sp
   472f4:	andeq	r1, sl, r6, asr #25
   472f8:	andeq	r1, sl, ip, lsl ip
   472fc:	andeq	r1, sl, r6, lsl #24
   47300:	andeq	fp, r2, sl, lsl sl
   47304:	andeq	fp, r2, r6, lsl fp
   47308:	andeq	fp, r2, ip, lsl ip
   4730c:	andeq	lr, r3, lr, ror #13
   47310:	andeq	r1, sl, sl, lsl #21
   47314:	andeq	fp, r2, ip, ror r9
   47318:	andeq	fp, r2, r8, ror r9
   4731c:	andeq	fp, r2, lr, lsl #9
   47320:	andeq	fp, r2, r2, lsr #9
   47324:	andeq	fp, r2, lr, lsr #19
   47328:	andeq	ip, r2, r6, lsr #3
   4732c:	andeq	fp, r2, ip, lsl #17
   47330:	muleq	r2, r6, r1
   47334:	andeq	r3, r1, r8, lsr #16
   47338:	andeq	fp, r2, r6, asr r9
   4733c:	ldrdeq	fp, [r2], -ip
   47340:	andeq	ip, r2, r6, ror r1
   47344:	andeq	fp, r2, ip, ror r8
   47348:	ldrdeq	fp, [r2], -ip
   4734c:	andeq	r9, r2, ip, lsl #25
   47350:	andeq	fp, r2, ip, ror r8
   47354:	andeq	ip, r2, r6, asr #2
   47358:	ldrdeq	r3, [r1], -r8
   4735c:	andeq	fp, r2, r6, ror r5
   47360:	andeq	fp, r2, lr, lsl #11
   47364:	andeq	ip, r2, r8, lsr #2
   47368:			; <UNDEFINED> instruction: 0x000137ba
   4736c:			; <UNDEFINED> instruction: 0x0002b7b4
   47370:	andeq	r9, r2, r8, lsr #14
   47374:	andeq	r9, r2, r6, ror #22
   47378:	andeq	r9, r2, sl, lsl ip
   4737c:	andeq	r9, r2, r2, ror #24
   47380:	andeq	r1, sl, lr, ror #18
   47384:	andeq	fp, r2, ip, asr r8
   47388:	andeq	fp, r2, lr, lsl r8
   4738c:	andeq	fp, r2, sl, lsl #16
   47390:	andeq	r9, r2, r2, asr #23
   47394:	ldrdeq	r9, [r2], -ip
   47398:	andeq	fp, r2, r8, lsr #12
   4739c:	andeq	fp, r2, ip, asr #12
   473a0:	bmi	4343e4 <strspn@plt+0x41b9dc>
   473a4:	addlt	fp, r3, r0, lsl #10
   473a8:	blmi	3f17c0 <strspn@plt+0x3d8db8>
   473ac:			; <UNDEFINED> instruction: 0xf851447a
   473b0:	ldmpl	r3, {r2, r8, r9, fp}^
   473b4:	movwls	r6, #6171	; 0x181b
   473b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   473bc:			; <UNDEFINED> instruction: 0xf7fe9100
   473c0:	bmi	2c5be4 <strspn@plt+0x2ad1dc>
   473c4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   473c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   473cc:	subsmi	r9, sl, r1, lsl #22
   473d0:	andlt	sp, r3, r4, lsl #2
   473d4:	bl	185550 <strspn@plt+0x16cb48>
   473d8:	ldrbmi	fp, [r0, -r4]!
   473dc:	stmia	r8!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   473e0:			; <UNDEFINED> instruction: 0x0007b8b4
   473e4:	andeq	r0, r0, r8, asr #4
   473e8:	muleq	r7, sl, r8
   473ec:	cfstr32mi	mvfx11, [lr, #-224]	; 0xffffff20
   473f0:			; <UNDEFINED> instruction: 0xf8d5447d
   473f4:	ldrdlt	r3, [fp, #-8]!
   473f8:			; <UNDEFINED> instruction: 0x46046b99
   473fc:	stmda	r6!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47400:	blle	251408 <strspn@plt+0x238a00>
   47404:			; <UNDEFINED> instruction: 0xf8d54620
   47408:			; <UNDEFINED> instruction: 0xf7d150d8
   4740c:	blvs	1b41b94 <strspn@plt+0x1b2918c>
   47410:	cmnvs	r8, #24, 8	; 0x18000000
   47414:			; <UNDEFINED> instruction: 0xf8d5bd38
   47418:	blvs	fe693780 <strspn@plt+0xfe67ad78>
   4741c:	pop	{r3, r4, r6, fp, sp, lr}
   47420:			; <UNDEFINED> instruction: 0xf7fe4038
   47424:	svclt	0x0000b9a7
   47428:	andeq	r1, sl, r8, asr r7
   4742c:	stmdavc	r3, {r3, r8, ip, sp, pc}
   47430:	ldrbmi	fp, [r0, -r3, lsl #18]!
   47434:	stmdami	r2, {r0, r9, sl, lr}
   47438:			; <UNDEFINED> instruction: 0xf7ff4478
   4743c:	svclt	0x0000bfb1
   47440:	ldrdeq	fp, [r2], -r8
   47444:	bmi	5f4488 <strspn@plt+0x5dba80>
   47448:	addlt	fp, r2, r0, lsl r5
   4744c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   47450:	ldmpl	r3, {r2, sl, fp, ip, pc}^
   47454:	movwls	r6, #6171	; 0x181b
   47458:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4745c:	stmdavc	r3!, {r2, r3, r8, ip, sp, pc}
   47460:	bmi	4b59f4 <strspn@plt+0x49cfec>
   47464:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   47468:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4746c:	subsmi	r9, sl, r1, lsl #22
   47470:	andlt	sp, r2, r3, lsl r1
   47474:			; <UNDEFINED> instruction: 0x4010e8bd
   47478:	ldrbmi	fp, [r0, -r4]!
   4747c:	blge	1994b0 <strspn@plt+0x180aa8>
   47480:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   47484:			; <UNDEFINED> instruction: 0xffb2f7ff
   47488:	stmdbls	r0, {r5, r9, sl, lr}
   4748c:			; <UNDEFINED> instruction: 0xf9a0f7fe
   47490:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   47494:			; <UNDEFINED> instruction: 0xffaaf7ff
   47498:			; <UNDEFINED> instruction: 0xf7d1e7e3
   4749c:	svclt	0x0000e88a
   474a0:	andeq	fp, r7, r2, lsl r8
   474a4:	andeq	r0, r0, r8, asr #4
   474a8:	strdeq	fp, [r7], -sl
   474ac:	andeq	pc, r0, sl, lsl sp	; <UNPREDICTABLE>
   474b0:	andeq	r8, r2, sl, lsr #11
   474b4:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   474b8:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
   474bc:	ldrsbeq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   474c0:	tstlt	r8, ip, ror r4
   474c4:	movtvs	r2, #13056	; 0x3300
   474c8:			; <UNDEFINED> instruction: 0xf9d0f7fe
   474cc:	stmiapl	r3!, {r0, r2, r8, r9, fp, lr}^
   474d0:	tstlt	r2, sl, lsl r8
   474d4:	cmpvs	r1, #0, 2
   474d8:	ldclt	0, cr6, [r0, #-100]	; 0xffffff9c
   474dc:	muleq	sl, r0, r6
   474e0:	andeq	fp, r7, r0, lsr #15
   474e4:	muleq	r0, r8, r2
   474e8:	mvnsmi	lr, #737280	; 0xb4000
   474ec:	ldrmi	fp, [r0], r3, lsl #1
   474f0:	strmi	r4, [lr], -r7, lsl #12
   474f4:	stmib	r8, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   474f8:	strbmi	r2, [r3], -r0, lsl #8
   474fc:	andvs	r4, r4, r2, lsr #12
   47500:	ldmdavs	r1!, {r0, r2, r9, sl, lr}
   47504:			; <UNDEFINED> instruction: 0xf7d14638
   47508:			; <UNDEFINED> instruction: 0xf8d5ea74
   4750c:			; <UNDEFINED> instruction: 0xf1b99000
   47510:	svclt	0x00180f03
   47514:	svclt	0x000845a1
   47518:	tstle	r2, r0, lsr #12
   4751c:	pop	{r0, r1, ip, sp, pc}
   47520:	blmi	5684e8 <strspn@plt+0x54fae0>
   47524:			; <UNDEFINED> instruction: 0xf8d3447b
   47528:	ldrdlt	r3, [fp, -r8]
   4752c:	ldmdblt	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, sp, lr}^
   47530:			; <UNDEFINED> instruction: 0xf8c54638
   47534:			; <UNDEFINED> instruction: 0xf7fe9000
   47538:	ldmdavs	r2!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   4753c:	strmi	r4, [r1], -r3, asr #12
   47540:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   47544:			; <UNDEFINED> instruction: 0xf914f7dc
   47548:	rscscc	pc, pc, pc, asr #32
   4754c:	ldmdavs	r1!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   47550:	tstls	r1, r8, lsr r6
   47554:			; <UNDEFINED> instruction: 0xf95ef7fe
   47558:	strbmi	r9, [r8], -r0
   4755c:	stmia	r2!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47560:	ldrdcs	lr, [r0, -sp]
   47564:	stmdami	r5, {r0, r1, r9, sl, lr}
   47568:			; <UNDEFINED> instruction: 0xf7ff4478
   4756c:			; <UNDEFINED> instruction: 0xf7ffff19
   47570:	ldrb	pc, [sp, r1, lsr #31]	; <UNPREDICTABLE>
   47574:	andeq	r1, sl, r4, lsr #12
   47578:	andeq	fp, r2, sl, lsl #14
   4757c:			; <UNDEFINED> instruction: 0x0002b6b4
   47580:	blmi	1f19f70 <strspn@plt+0x1f01568>
   47584:	mvnsmi	lr, #737280	; 0xb4000
   47588:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   4758c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   47590:	cdpmi	6, 7, cr4, cr8, cr4, {0}
   47594:	stmdavs	r0, {r1, r3, r5, r8, r9, sl}^
   47598:	movwls	r6, #6171	; 0x181b
   4759c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   475a0:	strble	r4, [sp, #-1150]	; 0xfffffb82
   475a4:	streq	pc, [r2, #-21]	; 0xffffffeb
   475a8:			; <UNDEFINED> instruction: 0x466fd058
   475ac:	addmi	pc, r0, #79	; 0x4f
   475b0:			; <UNDEFINED> instruction: 0xf8df4639
   475b4:			; <UNDEFINED> instruction: 0xf7d181c4
   475b8:			; <UNDEFINED> instruction: 0xf8dfe874
   475bc:	ldrbtmi	r9, [r8], #448	; 0x1c0
   475c0:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   475c4:	stmdbls	r0, {r0, r1, r2, r5, r8, r9, fp, ip, lr, pc}
   475c8:	blcs	20340fc <strspn@plt+0x201b6f4>
   475cc:	addshi	pc, r1, r0, asr #32
   475d0:			; <UNDEFINED> instruction: 0xf3c14b6b
   475d4:	ldmpl	r3!, {r0, r1, r2, r8, sl, sp}^
   475d8:	blcs	6564c <strspn@plt+0x4cc44>
   475dc:			; <UNDEFINED> instruction: 0xf8d8d171
   475e0:	blcs	535e8 <strspn@plt+0x3abe0>
   475e4:	adchi	pc, sl, r0
   475e8:			; <UNDEFINED> instruction: 0xf0002d13
   475ec:	stccs	0, cr8, [r5, #724]	; 0x2d4
   475f0:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   475f4:	andeq	pc, r7, pc, asr #32
   475f8:	qadd16mi	fp, sl, r4
   475fc:			; <UNDEFINED> instruction: 0xf7ff2200
   47600:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   47604:	stmdavs	r0!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
   47608:	addmi	pc, r0, #79	; 0x4f
   4760c:			; <UNDEFINED> instruction: 0xf7d14639
   47610:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
   47614:			; <UNDEFINED> instruction: 0xf7d1dad7
   47618:	stmdavs	r3, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   4761c:	rscsle	r2, r2, r4, lsl #22
   47620:	ldmdami	r9, {r3, r4, r6, r8, fp, lr}^
   47624:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
   47628:	biccc	r4, r4, r8, ror r4
   4762c:			; <UNDEFINED> instruction: 0xf8a0f7dc
   47630:	blmi	15e17b8 <strspn@plt+0x15c8db0>
   47634:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   47638:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}
   4763c:	strble	r0, [r6], #-1819	; 0xfffff8e5
   47640:	teqle	sl, r0, lsl #16
   47644:	blmi	12d9f94 <strspn@plt+0x12c158c>
   47648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4764c:	blls	a16bc <strspn@plt+0x88cb4>
   47650:			; <UNDEFINED> instruction: 0xf040405a
   47654:	andlt	r8, r3, r8, lsl #1
   47658:	mvnshi	lr, #12386304	; 0xbd0000
   4765c:	strtmi	r4, [fp], -r1, lsl #12
   47660:	andscs	r4, r1, sl, lsr #12
   47664:	stmib	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47668:	suble	r2, r2, r0, lsl #16
   4766c:	stmia	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47670:	stmdavs	r3, {r0, r5, r6, fp, sp, lr}
   47674:	blcs	118e98 <strspn@plt+0x100490>
   47678:			; <UNDEFINED> instruction: 0x462ad130
   4767c:			; <UNDEFINED> instruction: 0xf7d120ee
   47680:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   47684:	blmi	113e3bc <strspn@plt+0x11259b4>
   47688:	ldrbtmi	r6, [fp], #-2145	; 0xfffff79f
   4768c:	bllt	fe521700 <strspn@plt+0xfe508cf8>
   47690:	vmin.s8	d20, d4, d10
   47694:			; <UNDEFINED> instruction: 0xf7d12007
   47698:	stmdacs	r0, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   4769c:	ldmdavs	fp!, {r1, r2, r3, r4, r5, ip, lr, pc}
   476a0:	blcs	121828 <strspn@plt+0x108e20>
   476a4:	ldmdbmi	ip!, {r0, r2, r6, r7, ip, lr, pc}
   476a8:	ldmdami	ip!, {r1, r9, sl, lr}
   476ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   476b0:			; <UNDEFINED> instruction: 0xf7dc31c4
   476b4:	stmdavs	r0!, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   476b8:			; <UNDEFINED> instruction: 0x4620e7bb
   476bc:			; <UNDEFINED> instruction: 0xf9aef7fe
   476c0:	stceq	7, cr14, [r9], {192}	; 0xc0
   476c4:	strbmi	r4, [r8], -sl, lsr #12
   476c8:			; <UNDEFINED> instruction: 0xffe0f7db
   476cc:	strmi	lr, [r1], -r7, lsl #15
   476d0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   476d4:			; <UNDEFINED> instruction: 0xffdaf7db
   476d8:	ldr	r6, [r1, r0, ror #16]!
   476dc:			; <UNDEFINED> instruction: 0x460a4b31
   476e0:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
   476e4:			; <UNDEFINED> instruction: 0xf1034478
   476e8:			; <UNDEFINED> instruction: 0xf7dc01c4
   476ec:	stmdavs	r0!, {r0, r6, fp, ip, sp, lr, pc}^
   476f0:	stmdavs	r0!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   476f4:	andscs	lr, r3, #41156608	; 0x2740000
   476f8:			; <UNDEFINED> instruction: 0xf7d120ee
   476fc:	cmnlt	r8, ip, asr r8
   47700:	stmdavs	r0!, {r0, r1, r3, r4, r5, fp, sp, lr}^
   47704:	addsle	r2, r4, r3, lsl #22
   47708:	strmi	r4, [r2], -r8, lsr #18
   4770c:	ldrbtmi	r4, [r9], #-2088	; 0xfffff7d8
   47710:	biccc	r4, r4, r8, ror r4
   47714:			; <UNDEFINED> instruction: 0xf82cf7dc
   47718:	str	r6, [sl, r0, ror #16]
   4771c:	strb	r6, [r4, -r0, ror #16]
   47720:	stmdavs	r0!, {r0, r1, r3, r4, r5, fp, sp, lr}^
   47724:	addle	r2, r4, r3, lsl #22
   47728:	strmi	r4, [r2], -r2, lsr #18
   4772c:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
   47730:	biccc	r4, r4, r8, ror r4
   47734:			; <UNDEFINED> instruction: 0xf81cf7dc
   47738:	ldrb	r6, [sl, -r0, ror #16]!
   4773c:			; <UNDEFINED> instruction: 0x3002f8bd
   47740:	andscs	r1, r1, r1, lsr #26
   47744:	svclt	0x00182d85
   47748:	svclt	0x00142b80
   4774c:	andcs	r4, r0, #44040192	; 0x2a00000
   47750:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   47754:	strb	r6, [ip, -r0, ror #16]!
   47758:	andcs	r1, r0, #2112	; 0x840
   4775c:			; <UNDEFINED> instruction: 0xf7ff2011
   47760:	stmdavs	r0!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   47764:			; <UNDEFINED> instruction: 0xf7d0e765
   47768:	svclt	0x0000ef24
   4776c:	ldrdeq	fp, [r7], -r8
   47770:	andeq	r0, r0, r8, asr #4
   47774:	andeq	fp, r7, r0, asr #13
   47778:	andeq	fp, r7, sl, asr sl
   4777c:	andeq	fp, r2, r0, lsr #14
   47780:	andeq	r0, r0, r4, lsl #4
   47784:	andeq	fp, r2, r8, lsl #25
   47788:	andeq	fp, r2, r8, lsr #13
   4778c:	andeq	r0, r0, ip, ror r3
   47790:	andeq	fp, r7, r8, lsl r6
   47794:	andeq	fp, r7, lr, lsl #19
   47798:	andeq	fp, r2, r0, lsl #24
   4779c:	andeq	fp, r2, sl, ror #11
   477a0:	andeq	fp, r2, lr, lsr #12
   477a4:	andeq	fp, r2, sl, asr #23
   477a8:	andeq	fp, r2, r4, lsl #11
   477ac:	muleq	r2, lr, fp
   477b0:	andeq	fp, r2, r8, lsr #11
   477b4:	andeq	fp, r2, lr, ror fp
   477b8:	andeq	fp, r2, r8, asr r5
   477bc:	mvnsmi	lr, #737280	; 0xb4000
   477c0:			; <UNDEFINED> instruction: 0xf8df1e07
   477c4:	mrcmi	0, 0, r9, cr15, cr12, {3}
   477c8:	strcs	fp, [pc, -r8, lsl #30]
   477cc:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
   477d0:	ldrdcc	pc, [r0], -r9
   477d4:			; <UNDEFINED> instruction: 0xf8dfb38b
   477d8:	strcs	r8, [r0], #-112	; 0xffffff90
   477dc:			; <UNDEFINED> instruction: 0xf10844f8
   477e0:	and	r0, sp, ip, asr #17
   477e4:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   477e8:	ldrdcc	pc, [ip, -r3]
   477ec:	mulsle	fp, r3, r2
   477f0:			; <UNDEFINED> instruction: 0xf7ff4628
   477f4:	blmi	607310 <strspn@plt+0x5ee908>
   477f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   477fc:	ldmdble	ip, {r0, r1, r5, r7, r9, lr}
   47800:	ldrdcc	pc, [r4], -r9
   47804:			; <UNDEFINED> instruction: 0xf8534913
   47808:	strcc	r5, [r1], #-36	; 0xffffffdc
   4780c:	bcs	619bc <strspn@plt+0x48fb4>
   47810:	ldmdapl	r3!, {r0, r4, r5, r6, r7, ip, lr, pc}^
   47814:	blcs	65888 <strspn@plt+0x4ce80>
   47818:	stmdami	pc, {r2, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
   4781c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   47820:			; <UNDEFINED> instruction: 0xff34f7db
   47824:	ldrb	r6, [sp, sl, ror #16]
   47828:			; <UNDEFINED> instruction: 0x46102112
   4782c:	svc	0x00aaf7d0
   47830:	ldrtmi	r6, [r9], -r8, ror #16
   47834:	svc	0x00a6f7d0
   47838:	pop	{r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   4783c:	svclt	0x000083f8
   47840:	andeq	r1, sl, ip, ror r3
   47844:	muleq	r7, r2, r4
   47848:	ldrdeq	fp, [r2], -r0
   4784c:	andeq	r1, sl, r2, ror #6
   47850:	andeq	r1, sl, r0, asr r3
   47854:	andeq	r0, r0, r4, lsl #4
   47858:	strdeq	fp, [r2], -r6
   4785c:			; <UNDEFINED> instruction: 0xf7d0b508
   47860:	blmi	2436e0 <strspn@plt+0x22acd8>
   47864:			; <UNDEFINED> instruction: 0xf8d3447b
   47868:	addsmi	r3, r8, #236	; 0xec
   4786c:	andcs	sp, r1, r2
   47870:	mcr	7, 3, pc, cr2, cr0, {6}	; <UNPREDICTABLE>
   47874:			; <UNDEFINED> instruction: 0xf7ff2000
   47878:	andcs	pc, r1, r1, lsr #31
   4787c:	svc	0x0094f7d0
   47880:	andeq	r1, sl, r4, ror #5
   47884:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   47888:	sbcseq	pc, r8, r3, asr #17
   4788c:	svclt	0x00004770
   47890:	andeq	r1, sl, r2, asr #5
   47894:	blmi	fe1da2b0 <strspn@plt+0xfe1c18a8>
   47898:	push	{r1, r3, r4, r5, r6, sl, lr}
   4789c:	strdlt	r4, [ip], r0
   478a0:			; <UNDEFINED> instruction: 0x460458d3
   478a4:	ldmdavs	fp, {r0, r1, r7, r8, sl, fp, lr}
   478a8:			; <UNDEFINED> instruction: 0xf04f930b
   478ac:	blmi	fe0c84b4 <strspn@plt+0xfe0afaac>
   478b0:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   478b4:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   478b8:	bmi	fe07dddc <strspn@plt+0xfe0653d4>
   478bc:	stmiapl	lr!, {r0, r1, r9, sl, lr}
   478c0:	teqlt	r3, r0, lsr r0
   478c4:	blvs	ffa1a2c4 <strspn@plt+0xffa018bc>
   478c8:			; <UNDEFINED> instruction: 0xf8c2447a
   478cc:	svccs	0x000030d8
   478d0:	blmi	1f7b98c <strspn@plt+0x1f62f84>
   478d4:	cmnvs	r2, #0, 4
   478d8:	eorsvs	r4, r4, fp, ror r4
   478dc:			; <UNDEFINED> instruction: 0x2190f893
   478e0:	sbcsmi	pc, r8, r3, asr #17
   478e4:	teqle	r4, r0, lsl #20
   478e8:	bcs	a1e58 <strspn@plt+0x89450>
   478ec:			; <UNDEFINED> instruction: 0xf8d3d904
   478f0:	blcs	53c48 <strspn@plt+0x3b240>
   478f4:	adcshi	pc, r4, r0
   478f8:	ldrbtmi	r4, [pc], #-3955	; 47900 <strspn@plt+0x2eef8>
   478fc:	ldrdvs	pc, [r0, -r7]
   47900:	cmnle	r3, r0, lsl #28
   47904:	ldrbtmi	r4, [lr], #-3697	; 0xfffff18f
   47908:	smlalscc	pc, ip, r6, r8	; <UNPREDICTABLE>
   4790c:	blmi	1c76680 <strspn@plt+0x1c5dc78>
   47910:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   47914:	bmi	1c36588 <strspn@plt+0x1c1db80>
   47918:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   4791c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   47920:	subsmi	r9, sl, fp, lsl #22
   47924:	adcshi	pc, pc, r0, asr #32
   47928:	pop	{r2, r3, ip, sp, pc}
   4792c:	blvs	16eb0f4 <strspn@plt+0x16d26ec>
   47930:	sbcle	r2, lr, r0, lsl #20
   47934:	svclt	0x001842a3
   47938:	stmiale	sl, {r0, r8, fp, sp}^
   4793c:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   47940:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   47944:	cmpvs	pc, #3342336	; 0x330000
   47948:	blmi	178185c <strspn@plt+0x1768e54>
   4794c:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   47950:	stmdami	r2!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   47954:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   47958:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   4795c:	strtmi	lr, [r0], -ip, asr #15
   47960:			; <UNDEFINED> instruction: 0xff38f7ef
   47964:	svcge	0x0004e7d7
   47968:	ldrtmi	r2, [r9], -r1
   4796c:	ldcl	7, cr15, [lr, #832]	; 0x340
   47970:			; <UNDEFINED> instruction: 0x3194f8d6
   47974:	ldm	r7, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   47978:			; <UNDEFINED> instruction: 0xf5060003
   4797c:	stm	r6, {r1, r3, r6, r7, r9, sl, ip, sp, lr}
   47980:	cdpmi	0, 5, cr0, cr7, cr3, {0}
   47984:	ldrtmi	sl, [r9], -r6, lsl #16
   47988:			; <UNDEFINED> instruction: 0xf506447e
   4798c:	strbmi	r7, [r2], -sl, asr #17
   47990:	stc2l	0, cr15, [r0, #-16]!
   47994:	muleq	r3, r7, r8
   47998:	ldrdcc	pc, [r0, -r6]
   4799c:	andeq	lr, r3, r8, lsl #17
   479a0:	cmple	sp, r0, lsl #22
   479a4:			; <UNDEFINED> instruction: 0xf6449807
   479a8:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   479ac:	stmdbmi	sp, {r1, r5, r6, r8, r9}^
   479b0:	blx	fe12e1d2 <strspn@plt+0xfe1157ca>
   479b4:	ldrbtmi	r3, [r9], #-1536	; 0xfffffa00
   479b8:	strmi	r1, [r8], -r3, asr #15
   479bc:			; <UNDEFINED> instruction: 0x13a6ebc3
   479c0:	stmdami	r9, {ip, pc}^
   479c4:			; <UNDEFINED> instruction: 0xf7ff4478
   479c8:	str	pc, [r0, fp, ror #25]!
   479cc:	andcs	sl, r0, r6, lsl #18
   479d0:	stc	7, cr15, [ip, #832]!	; 0x340
   479d4:	stmdale	r1!, {r1, r9, sl, fp, sp}
   479d8:	stmdage	r4, {r1, r2, r8, r9, fp, ip, pc}
   479dc:			; <UNDEFINED> instruction: 0xf7d09304
   479e0:			; <UNDEFINED> instruction: 0x4603eeba
   479e4:	suble	r2, r7, r0, lsl #16
   479e8:			; <UNDEFINED> instruction: 0xf10d4a40
   479ec:	tstcs	ip, r0, lsr #16
   479f0:			; <UNDEFINED> instruction: 0x4640447a
   479f4:	mcr	7, 5, pc, cr2, cr0, {6}	; <UNPREDICTABLE>
   479f8:	ldmdble	r7!, {r0, r9, sl, fp, sp}
   479fc:			; <UNDEFINED> instruction: 0xf6449b07
   47a00:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   47a04:	ldmdami	sl!, {r1, r5, r6, r9}
   47a08:	blx	fe0d9316 <strspn@plt+0xfe0c090e>
   47a0c:	ldrbne	r6, [fp, r3, lsl #4]
   47a10:	bl	ff118bf8 <strspn@plt+0xff1001f0>
   47a14:			; <UNDEFINED> instruction: 0xf7ff12a2
   47a18:	ldrb	pc, [r3, -r3, asr #25]!	; <UNPREDICTABLE>
   47a1c:			; <UNDEFINED> instruction: 0xf6449b07
   47a20:	vsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   47a24:	bls	1c7fb4 <strspn@plt+0x1af5ac>
   47a28:	blx	fe099afa <strspn@plt+0xfe0810f2>
   47a2c:	ldrbne	r1, [r9, r3, lsl #12]
   47a30:			; <UNDEFINED> instruction: 0x17d34478
   47a34:			; <UNDEFINED> instruction: 0x11a6ebc1
   47a38:			; <UNDEFINED> instruction: 0xf7ff9100
   47a3c:			; <UNDEFINED> instruction: 0xe761fcb1
   47a40:			; <UNDEFINED> instruction: 0xf6449807
   47a44:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   47a48:	stmdbmi	fp!, {r1, r5, r6, r8, r9}
   47a4c:	blx	fe12e26e <strspn@plt+0xfe115866>
   47a50:	strbne	r3, [r3, r0, lsl #12]
   47a54:	ldrbtmi	r4, [r9], #-2089	; 0xfffff7d7
   47a58:	bl	ff118c40 <strspn@plt+0xff100238>
   47a5c:	str	r1, [pc, r6, lsr #7]!
   47a60:	stmdavs	r1!, {r0, r1, r2, r5, fp, lr}^
   47a64:			; <UNDEFINED> instruction: 0xf7ff4478
   47a68:			; <UNDEFINED> instruction: 0xe745fc9b
   47a6c:	strbmi	r4, [r1], -r5, lsr #16
   47a70:			; <UNDEFINED> instruction: 0xf7ff4478
   47a74:			; <UNDEFINED> instruction: 0xe745fc95
   47a78:			; <UNDEFINED> instruction: 0xf10d4b23
   47a7c:	cdpls	8, 0, cr0, cr4, cr0, {1}
   47a80:	bmi	8cfeb8 <strspn@plt+0x8b74b0>
   47a84:	movwls	r4, #1147	; 0x47b
   47a88:	blmi	899390 <strspn@plt+0x880988>
   47a8c:	b	1418c7c <strspn@plt+0x1400274>
   47a90:	ldrtmi	r7, [r2], r6, ror #23
   47a94:	ldrbtmi	r3, [fp], #-724	; 0xfffffd2c
   47a98:	blge	1021d4 <strspn@plt+0xe97cc>
   47a9c:	blx	ff685a9a <strspn@plt+0xff66d092>
   47aa0:	ldrdvs	pc, [r0, -r7]
   47aa4:			; <UNDEFINED> instruction: 0xf7d0e7a8
   47aa8:	svclt	0x0000ed84
   47aac:	andeq	fp, r7, r8, asr #7
   47ab0:	andeq	r0, r0, r8, asr #4
   47ab4:			; <UNDEFINED> instruction: 0x0007b3b0
   47ab8:	andeq	r0, r0, r4, lsl #7
   47abc:	muleq	r0, r8, r2
   47ac0:	andeq	r1, sl, r0, lsl #5
   47ac4:	andeq	r1, sl, r0, ror r2
   47ac8:	andeq	r1, sl, lr, asr #4
   47acc:	andeq	r1, sl, r2, asr #4
   47ad0:	andeq	r0, r0, r8, asr r2
   47ad4:	andeq	fp, r7, r6, asr #6
   47ad8:	strdeq	fp, [r2], -r2
   47adc:	andeq	fp, r2, lr, ror #7
   47ae0:	andeq	r1, sl, r0, asr #3
   47ae4:	muleq	r2, r6, r4
   47ae8:	andeq	fp, r2, ip, asr #7
   47aec:	andeq	fp, r2, r4, ror r3
   47af0:	andeq	fp, r2, r4, ror r3
   47af4:	andeq	fp, r2, r8, lsr #6
   47af8:	ldrdeq	fp, [r2], -r6
   47afc:			; <UNDEFINED> instruction: 0x0001c2bc
   47b00:	andeq	fp, r2, r8, ror #5
   47b04:	andeq	fp, r2, r4, lsr r3
   47b08:	andeq	pc, r3, r0, lsl #2
   47b0c:	andeq	fp, r2, r0, lsr #16
   47b10:	ldrdeq	fp, [r2], -r2
   47b14:	blmi	7352fc <strspn@plt+0x71c8f4>
   47b18:			; <UNDEFINED> instruction: 0xf8d3447b
   47b1c:	blmi	6dbec4 <strspn@plt+0x6c34bc>
   47b20:	ldrbtmi	r2, [fp], #-3329	; 0xfffff2ff
   47b24:	ldrmi	sp, [r4], -r4
   47b28:	strmi	r6, [r7], -r2, lsl #16
   47b2c:	strle	r0, [r0, #-1554]	; 0xfffff9ee
   47b30:	bmi	5f7318 <strspn@plt+0x5de910>
   47b34:	strtmi	r4, [r0], -lr, lsl #12
   47b38:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
   47b3c:	cdp2	7, 3, cr15, cr8, cr12, {7}
   47b40:	rscsle	r2, r5, r0, lsl #16
   47b44:			; <UNDEFINED> instruction: 0xf7ff4638
   47b48:	strtmi	pc, [r0], -r5, lsr #29
   47b4c:			; <UNDEFINED> instruction: 0xf7fab18e
   47b50:	strmi	pc, [r1], -r5, lsl #18
   47b54:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   47b58:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
   47b5c:			; <UNDEFINED> instruction: 0xf7f14630
   47b60:	stmdami	ip, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   47b64:			; <UNDEFINED> instruction: 0xf7ff4478
   47b68:	pop	{r0, r6, sl, fp, ip, sp, lr, pc}
   47b6c:			; <UNDEFINED> instruction: 0xf7ff40f8
   47b70:			; <UNDEFINED> instruction: 0xf7fabca1
   47b74:			; <UNDEFINED> instruction: 0x4601f8f3
   47b78:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   47b7c:	ldc2	7, cr15, [r0], {255}	; 0xff
   47b80:	svclt	0x0000e7f3
   47b84:	andeq	r1, sl, r0, lsr r0
   47b88:	andeq	fp, r7, lr, lsr r1
   47b8c:	andeq	r0, r0, r0, lsr #6
   47b90:	andeq	fp, r2, sl, asr #4
   47b94:	andeq	fp, r2, r4, asr #4
   47b98:	andeq	fp, r2, r6, lsr r2
   47b9c:	blmi	25a3c0 <strspn@plt+0x2419b8>
   47ba0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   47ba4:	ldrsbeq	pc, [r8], #130	; 0x82	; <UNPREDICTABLE>
   47ba8:	blvs	1122014 <strspn@plt+0x110960c>
   47bac:	blle	585e0 <strspn@plt+0x3fbd8>
   47bb0:			; <UNDEFINED> instruction: 0xf8d24770
   47bb4:	ldrmi	r0, [r8], #-260	; 0xfffffefc
   47bb8:	ldclt	7, cr15, [r8], {255}	; 0xff
   47bbc:	andeq	r0, sl, r8, lsr #31
   47bc0:	andeq	fp, r7, r6, ror r4
   47bc4:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   47bc8:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   47bcc:			; <UNDEFINED> instruction: 0xf8df4479
   47bd0:	push	{r2, r3, r4, r5, r6, r7, sl, ip, sp}
   47bd4:	strdlt	r4, [r2], r0
   47bd8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   47bdc:	ldrbthi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   47be0:	andls	r6, r1, #1179648	; 0x120000
   47be4:	andeq	pc, r0, #79	; 0x4f
   47be8:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47bec:	andcs	r4, r0, #248, 8	; 0xf8000000
   47bf0:	stmdacs	r0, {r9, ip, pc}
   47bf4:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   47bf8:	stmdbvc	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
   47bfc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
   47c00:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   47c04:	ldreq	r6, [r0], #-2098	; 0xfffff7ce
   47c08:			; <UNDEFINED> instruction: 0x81bff100
   47c0c:	vmax.f32	d2, d0, d10
   47c10:	ldm	pc, {r1, r2, r3, r8, pc}^	; <UNPREDICTABLE>
   47c14:	teqeq	lr, r7, lsl r0	; <UNPREDICTABLE>
   47c18:	tsteq	ip, r9, lsr #2
   47c1c:	strdeq	r0, [sl], #10
   47c20:	adcseq	r0, sl, r8, lsl #3
   47c24:	subeq	r0, r9, r3, ror #2
   47c28:			; <UNDEFINED> instruction: 0x01bf000b
   47c2c:	ldmdavs	r3!, {r3, r4, sl, sp}
   47c30:			; <UNDEFINED> instruction: 0x03a4f003
   47c34:			; <UNDEFINED> instruction: 0xf0402b04
   47c38:			; <UNDEFINED> instruction: 0xf8df80c1
   47c3c:	ldrbtmi	r7, [pc], #-1176	; 47c44 <strspn@plt+0x2f23c>
   47c40:	ldrdcc	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
   47c44:			; <UNDEFINED> instruction: 0xf0002b01
   47c48:			; <UNDEFINED> instruction: 0xf8df80b9
   47c4c:			; <UNDEFINED> instruction: 0xf858348c
   47c50:	ldmdavs	fp, {r0, r1, ip, sp}
   47c54:			; <UNDEFINED> instruction: 0xf8df2b01
   47c58:			; <UNDEFINED> instruction: 0xf8583484
   47c5c:	vhadd.s8	d25, d0, d3
   47c60:			; <UNDEFINED> instruction: 0x463081f7
   47c64:			; <UNDEFINED> instruction: 0xffa4f000
   47c68:			; <UNDEFINED> instruction: 0x06596b33
   47c6c:	andshi	pc, r9, #64, 2
   47c70:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   47c74:	andvs	pc, r0, r9, asr #17
   47c78:			; <UNDEFINED> instruction: 0xf7ff4478
   47c7c:			; <UNDEFINED> instruction: 0xf7fffbb7
   47c80:			; <UNDEFINED> instruction: 0xf8dfff8d
   47c84:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
   47c88:	blx	fec85c8e <strspn@plt+0xfec6d286>
   47c8c:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   47c90:			; <UNDEFINED> instruction: 0xf8582105
   47c94:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
   47c98:	stc2l	7, cr15, [lr, #944]	; 0x3b0
   47c9c:			; <UNDEFINED> instruction: 0xf0002800
   47ca0:			; <UNDEFINED> instruction: 0xf7ff81f7
   47ca4:	add	pc, r9, r7, lsl #24
   47ca8:			; <UNDEFINED> instruction: 0xf8df2418
   47cac:	vld3.16	{d1-d3}, [r2], r0
   47cb0:	eorsvs	r7, r2, r0, lsl #5
   47cb4:	ldrdls	pc, [r4], -r6
   47cb8:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   47cbc:			; <UNDEFINED> instruction: 0xf5b3681b
   47cc0:			; <UNDEFINED> instruction: 0xf0c03f40
   47cc4:			; <UNDEFINED> instruction: 0xf8df80b7
   47cc8:	addcs	r1, ip, r8, lsr #8
   47ccc:	ldrdcc	pc, [r4], r6
   47cd0:	stmdbvs	r9, {r0, r3, r4, r5, r6, sl, lr}
   47cd4:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   47cd8:	ldrdge	pc, [r8], -r3
   47cdc:	svclt	0x001845d1
   47ce0:	svceq	0x0000f1ba
   47ce4:	adchi	pc, r6, r0, asr #6
   47ce8:			; <UNDEFINED> instruction: 0xf7fd4650
   47cec:			; <UNDEFINED> instruction: 0x4607fa7f
   47cf0:			; <UNDEFINED> instruction: 0xf0002800
   47cf4:	ldmib	r0, {r1, r2, r3, r4, r7, pc}^
   47cf8:	blcs	53d34 <strspn@plt+0x3b32c>
   47cfc:	orrhi	pc, r8, r0, asr #32
   47d00:	blvs	fff22bd0 <strspn@plt+0xfff0a1c8>
   47d04:	blvs	ffce0bf4 <strspn@plt+0xffcc81ec>
   47d08:	blcs	60bd0 <strspn@plt+0x481c8>
   47d0c:			; <UNDEFINED> instruction: 0x81bcf000
   47d10:	mvnsvs	r6, #-402653181	; 0xe8000003
   47d14:	andcs	r6, r0, #115712	; 0x1c400
   47d18:	cmnvs	r9, #7536640	; 0x730000
   47d1c:	blcs	60aec <strspn@plt+0x480e4>
   47d20:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   47d24:			; <UNDEFINED> instruction: 0xf8c74bf3
   47d28:	ldrbtmi	r9, [fp], #-4
   47d2c:	ldrdcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47d30:	andsle	r2, r7, r1, lsl #22
   47d34:			; <UNDEFINED> instruction: 0xf7ff4638
   47d38:	stmiami	pc!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   47d3c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   47d40:	blx	c05d46 <strspn@plt+0xbed33e>
   47d44:	blx	fee05d4a <strspn@plt+0xfeded342>
   47d48:	smlattcs	r5, r7, fp, r4
   47d4c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   47d50:			; <UNDEFINED> instruction: 0xf7ec6818
   47d54:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   47d58:			; <UNDEFINED> instruction: 0x81abf000
   47d5c:			; <UNDEFINED> instruction: 0xf043683b
   47d60:	eorsvs	r0, fp, r0, lsl r3
   47d64:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
   47d68:	sbcsvc	pc, r8, r3, asr #17
   47d6c:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
   47d70:	smlalsvs	pc, r4, r3, r8	; <UNPREDICTABLE>
   47d74:			; <UNDEFINED> instruction: 0xf8d3b316
   47d78:	stmdavs	r3, {r3, r4, r6, r7}
   47d7c:			; <UNDEFINED> instruction: 0xf140059f
   47d80:	vld4.32	{d8,d10,d12,d14}, [r3 :64], r5
   47d84:	andvs	r7, r3, r0, lsl #6
   47d88:	ldrcs	lr, [r8], #-24	; 0xffffffe8
   47d8c:	andcs	pc, r7, #603979779	; 0x24000003
   47d90:	tstcs	r0, r0, lsr r6
   47d94:			; <UNDEFINED> instruction: 0xf7ff9200
   47d98:	blmi	ff707894 <strspn@plt+0xff6eee8c>
   47d9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   47da0:	vmla.i8	<illegal reg q13.5>, q2, <illegal reg q9.5>
   47da4:	movwls	r2, #1032	; 0x408
   47da8:	ldrcs	lr, [r8], #-8
   47dac:	andcs	pc, r7, #603979779	; 0x24000003
   47db0:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   47db4:	andls	r4, r0, #48, 12	; 0x3000000
   47db8:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   47dbc:	ldrbtmi	r4, [pc], #-4050	; 47dc4 <strspn@plt+0x2f3bc>
   47dc0:	blcs	620b4 <strspn@plt+0x496ac>
   47dc4:			; <UNDEFINED> instruction: 0xf8d7d165
   47dc8:			; <UNDEFINED> instruction: 0xf8d880d8
   47dcc:			; <UNDEFINED> instruction: 0xf4166000
   47dd0:			; <UNDEFINED> instruction: 0xf0005600
   47dd4:			; <UNDEFINED> instruction: 0xf8d880cd
   47dd8:	cmplt	r3, r8, lsl #1
   47ddc:	stmiami	ip, {r0, r1, r3, r6, r7, r8, fp, lr}^
   47de0:			; <UNDEFINED> instruction: 0xf8d84479
   47de4:	mvncc	r2, r4
   47de8:			; <UNDEFINED> instruction: 0xf7db4478
   47dec:			; <UNDEFINED> instruction: 0xf8d7fc4f
   47df0:	ldrdcs	r8, [ip], r8	; <UNPREDICTABLE>
   47df4:			; <UNDEFINED> instruction: 0xf0092601
   47df8:	strtmi	pc, [r9], -fp, lsr #29
   47dfc:	strmi	r2, [r4], -ip, lsl #5
   47e00:	bl	fea05d48 <strspn@plt+0xfe9ed340>
   47e04:	addmi	pc, r8, r8, asr #17
   47e08:	ldrcs	lr, [r8], #-47	; 0xffffffd1
   47e0c:			; <UNDEFINED> instruction: 0x46694630
   47e10:	ldc2	7, cr15, [sl, #1012]!	; 0x3f4
   47e14:	blle	a11e1c <strspn@plt+0x9f9414>
   47e18:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
   47e1c:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47e20:	ldreq	r6, [sl], #-2075	; 0xfffff7e5
   47e24:	ldrbeq	sp, [fp, -sl, asr #11]
   47e28:	strcs	fp, [r7], #-3928	; 0xfffff0a8
   47e2c:	ldrcs	sp, [r8], #-1478	; 0xfffffa3a
   47e30:	ldmdavs	r2!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   47e34:	ldrle	r0, [r9], #1874	; 0x752
   47e38:	ldmmi	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, lr}
   47e3c:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   47e40:			; <UNDEFINED> instruction: 0xf7db4478
   47e44:			; <UNDEFINED> instruction: 0xf8d7fc23
   47e48:			; <UNDEFINED> instruction: 0x466900d8
   47e4c:	vst2.8	{d22-d23}, [r3], r3
   47e50:	andvs	r6, r3, r0, lsl #6
   47e54:	ldc2	7, cr15, [r8, #1012]	; 0x3f4
   47e58:	ldrsbcs	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
   47e5c:	vld2.8	{d6-d7}, [r3 :64], r3
   47e60:	andsvs	r6, r3, r0, lsl #6
   47e64:	ble	fe091e6c <strspn@plt+0xfe079464>
   47e68:	bmi	feb91674 <strspn@plt+0xfeb78c6c>
   47e6c:	ldrbtmi	r4, [sl], #-2966	; 0xfffff46a
   47e70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   47e74:	subsmi	r9, sl, r1, lsl #22
   47e78:	msrhi	CPSR_x, r0, asr #32
   47e7c:	andlt	r4, r2, r0, lsr r6
   47e80:			; <UNDEFINED> instruction: 0x87f0e8bd
   47e84:	ldmdavs	r3!, {r1, r2, r3, r5, r8, ip, sp, pc}
   47e88:	strle	r0, [r2, #-1051]	; 0xfffffbe5
   47e8c:			; <UNDEFINED> instruction: 0xf7de4630
   47e90:	strcs	pc, [r0], -pc, lsr #29
   47e94:	ldrcs	lr, [r8], #-2025	; 0xfffff817
   47e98:	stmle	pc, {r1, r3, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
   47e9c:			; <UNDEFINED> instruction: 0xf853a302
   47ea0:	ldrmi	r2, [r3], #-39	; 0xffffffd9
   47ea4:	svclt	0x00004718
   47ea8:			; <UNDEFINED> instruction: 0xffffffeb
   47eac:			; <UNDEFINED> instruction: 0xffffffc1
   47eb0:			; <UNDEFINED> instruction: 0xffffff15
   47eb4:	andeq	r0, r0, pc, lsr r1
   47eb8:	andeq	r0, r0, fp, lsr #2
   47ebc:	andeq	r0, r0, r7, ror r0
   47ec0:	andeq	r0, r0, r5, lsr r1
   47ec4:	andeq	r0, r0, sp, lsr #32
   47ec8:	andeq	r0, r0, r5, lsl r1
   47ecc:	andeq	r0, r0, r1, lsr #2
   47ed0:	strdeq	r0, [r0], -r7
   47ed4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   47ed8:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47edc:	ldmdavs	r3!, {r1, r4, r7, r9, fp, lr}^
   47ee0:	cfldrsmi	mvf4, [r2], {122}	; 0x7a
   47ee4:	ldrdne	pc, [ip, -r2]
   47ee8:	addmi	r4, fp, #124, 8	; 0x7c000000
   47eec:			; <UNDEFINED> instruction: 0xf3c9bf01
   47ef0:			; <UNDEFINED> instruction: 0xf8c22107
   47ef4:			; <UNDEFINED> instruction: 0x2100119c
   47ef8:	smlabtne	ip, r2, r8, pc	; <UNPREDICTABLE>
   47efc:	ldrdcs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   47f00:	andle	r2, r5, r1, lsl #20
   47f04:			; <UNDEFINED> instruction: 0xf8584a8a
   47f08:	ldmdavs	r2, {r1, sp}
   47f0c:	stmdble	pc!, {r0, r9, fp, sp}^	; <UNPREDICTABLE>
   47f10:	adcle	r2, r9, r0, lsl #22
   47f14:			; <UNDEFINED> instruction: 0x26014630
   47f18:	stc2	7, cr15, [r0, #1012]	; 0x3f4
   47f1c:	blmi	fe1c1db8 <strspn@plt+0xfe1a93b0>
   47f20:			; <UNDEFINED> instruction: 0xf8d3447b
   47f24:	bmi	fe16028c <strspn@plt+0xfe147884>
   47f28:	ldrbtmi	r6, [sl], #-2163	; 0xfffff78d
   47f2c:	ldrdne	pc, [ip, -r2]
   47f30:	smlabble	r8, fp, r2, r4
   47f34:	cmneq	pc, r9	; <UNPREDICTABLE>
   47f38:	vst4.8	{d18-d21}, [r1], r0
   47f3c:			; <UNDEFINED> instruction: 0xf8c27180
   47f40:			; <UNDEFINED> instruction: 0xf8c2010c
   47f44:	ldfmie	f1, [sp], #-624	; 0xfffffd90
   47f48:			; <UNDEFINED> instruction: 0xf8d4447c
   47f4c:	bcs	902f4 <strspn@plt+0x778ec>
   47f50:	blmi	1f3c2d0 <strspn@plt+0x1f238c8>
   47f54:	ldrbeq	pc, [pc, #-9]!	; 47f53 <strspn@plt+0x2f54b>	; <UNPREDICTABLE>
   47f58:			; <UNDEFINED> instruction: 0xf8584628
   47f5c:	ldmdavs	r9, {r0, r1, ip, sp}
   47f60:	stc2	7, cr15, [r6], #-944	; 0xfffffc50
   47f64:	cmple	fp, r0, lsl #16
   47f68:	ldrsbvs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   47f6c:			; <UNDEFINED> instruction: 0xe7cf6873
   47f70:			; <UNDEFINED> instruction: 0xf1089a00
   47f74:	strtmi	r0, [r0], -r4, lsl #2
   47f78:	blx	fee05f7c <strspn@plt+0xfeded574>
   47f7c:			; <UNDEFINED> instruction: 0xf6bf2800
   47f80:	movwcs	sl, #8051	; 0x1f73
   47f84:	orrscc	pc, ip, r7, asr #17
   47f88:	ldrtmi	lr, [r0], -pc, ror #14
   47f8c:	mrc2	7, 1, pc, cr0, cr14, {6}
   47f90:	str	r4, [r1, r4, lsl #12]
   47f94:	andmi	pc, r0, #1107296256	; 0x42000000
   47f98:	eorsvs	r2, r2, r8, lsl r4
   47f9c:	blmi	1ac1bdc <strspn@plt+0x1aa91d4>
   47fa0:			; <UNDEFINED> instruction: 0xf8d3447b
   47fa4:	ldmdavs	r2!, {r3, r4, r6, r7, sp, lr}
   47fa8:	ldrble	r0, [r3, #1041]!	; 0x411
   47fac:			; <UNDEFINED> instruction: 0xf8584b66
   47fb0:	ldmdavc	fp, {r0, r1, ip, sp}
   47fb4:			; <UNDEFINED> instruction: 0xf47f2b00
   47fb8:			; <UNDEFINED> instruction: 0xe727af3a
   47fbc:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   47fc0:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47fc4:			; <UNDEFINED> instruction: 0xe6706832
   47fc8:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
   47fcc:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47fd0:	blmi	188188c <strspn@plt+0x1868e84>
   47fd4:			; <UNDEFINED> instruction: 0xf8d3447b
   47fd8:	usat	r6, #7, r8, asr #1
   47fdc:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
   47fe0:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   47fe4:	blmi	17c1b34 <strspn@plt+0x17a912c>
   47fe8:			; <UNDEFINED> instruction: 0xf8d3447b
   47fec:			; <UNDEFINED> instruction: 0xe70d60d8
   47ff0:			; <UNDEFINED> instruction: 0xf7ff4630
   47ff4:	ldmdami	sl, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
   47ff8:	smlabtcs	r7, r9, r3, pc	; <UNPREDICTABLE>
   47ffc:			; <UNDEFINED> instruction: 0xf7ff4478
   48000:			; <UNDEFINED> instruction: 0xf7fff9cf
   48004:	sbfx	pc, r7, #20, #16
   48008:			; <UNDEFINED> instruction: 0xf7fd4630
   4800c:	str	pc, [r9], r7, lsl #26
   48010:			; <UNDEFINED> instruction: 0x464b4a54
   48014:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   48018:	mcrr	7, 13, pc, r0, cr0	; <UNPREDICTABLE>
   4801c:			; <UNDEFINED> instruction: 0xe66f6bb8
   48020:			; <UNDEFINED> instruction: 0xf7ff4630
   48024:			; <UNDEFINED> instruction: 0x4628fc37
   48028:	mrc2	7, 4, pc, cr8, cr9, {7}
   4802c:	svceq	0x0080f019
   48030:	cmple	r2, r1, lsl #12
   48034:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
   48038:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   4803c:			; <UNDEFINED> instruction: 0xf9b0f7ff
   48040:	blx	e86044 <strspn@plt+0xe6d63c>
   48044:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
   48048:	ldrsbvs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   4804c:			; <UNDEFINED> instruction: 0xe75f6873
   48050:	ldrdcc	pc, [r0], -r9
   48054:	svclt	0x00182b00
   48058:			; <UNDEFINED> instruction: 0xf43f42b3
   4805c:	blvs	16f386c <strspn@plt+0x16dae64>
   48060:			; <UNDEFINED> instruction: 0xf43f2a00
   48064:	stmdami	r3, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, pc}^
   48068:	sbcscc	pc, r8, r7, asr #17
   4806c:			; <UNDEFINED> instruction: 0xf7ff4478
   48070:			; <UNDEFINED> instruction: 0xf8d9f9bd
   48074:			; <UNDEFINED> instruction: 0xf7fd0000
   48078:			; <UNDEFINED> instruction: 0xf8d9fbf9
   4807c:	andcs	r3, r0, #0
   48080:	sbcsvs	pc, r8, r7, asr #17
   48084:	strb	r6, [ip, #858]!	; 0x35a
   48088:			; <UNDEFINED> instruction: 0xf47f2a00
   4808c:	strb	sl, [r1], -r1, asr #28
   48090:	andcs	r6, r2, r9, lsr r8
   48094:	blx	fe38604e <strspn@plt+0xfe36d646>
   48098:	ldrtmi	r4, [r0], -r1, lsl #12
   4809c:	stc2l	7, cr15, [r8, #-1008]!	; 0xfffffc10
   480a0:	ldmdami	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   480a4:			; <UNDEFINED> instruction: 0xf7ff4478
   480a8:	strb	pc, [r1, #2465]!	; 0x9a1	; <UNPREDICTABLE>
   480ac:	blx	1a860b0 <strspn@plt+0x1a6d6a8>
   480b0:			; <UNDEFINED> instruction: 0x4638e6db
   480b4:	stc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
   480b8:	bmi	c81a00 <strspn@plt+0xc68ff8>
   480bc:			; <UNDEFINED> instruction: 0xe7bb447a
   480c0:	b	1e06008 <strspn@plt+0x1ded600>
   480c4:	muleq	r7, r4, r0
   480c8:	andeq	r0, r0, r8, asr #4
   480cc:	andeq	r0, sl, lr, ror #30
   480d0:	andeq	fp, r7, r4, ror r0
   480d4:	andeq	r0, sl, sl, lsl #30
   480d8:	andeq	r0, r0, r4, lsl #7
   480dc:	muleq	r0, r8, r2
   480e0:	andeq	fp, r2, ip, asr r1
   480e4:	andeq	fp, r2, sl, lsl r2
   480e8:	andeq	r0, r0, r0, asr r3
   480ec:	andeq	r0, r0, r4, asr #6
   480f0:	andeq	r0, sl, r8, ror lr
   480f4:	andeq	r0, sl, lr, lsl lr
   480f8:	andeq	fp, r2, r6, ror #1
   480fc:	andeq	r0, sl, r2, ror #27
   48100:	ldrdeq	r0, [sl], -sl
   48104:	andeq	fp, r7, ip, ror r2
   48108:	andeq	r0, sl, sl, lsl #27
   4810c:	andeq	fp, r2, ip, asr #9
   48110:	andeq	fp, r2, r0, asr #1
   48114:	andeq	r0, sl, lr, lsr #26
   48118:	andeq	r0, sl, ip, lsl #26
   4811c:	andeq	fp, r2, r0, lsl r0
   48120:	strdeq	sl, [r7], -r2
   48124:	andeq	r0, sl, r2, ror ip
   48128:	andeq	r0, sl, r8, ror #24
   4812c:	andeq	r0, sl, r0, ror #24
   48130:	andeq	r0, r0, ip, ror r3
   48134:	andeq	r0, sl, r8, lsr #24
   48138:	andeq	r0, sl, lr, lsl ip
   4813c:	andeq	r0, sl, r0, lsl #24
   48140:	andeq	r0, r0, r0, lsr #6
   48144:	andeq	r0, sl, r8, lsr #23
   48148:	andeq	r0, r0, r0, ror #5
   4814c:	andeq	r0, sl, sl, lsl #23
   48150:	andeq	r0, sl, lr, ror fp
   48154:	andeq	r0, sl, r4, ror fp
   48158:	andeq	r0, sl, sl, ror #22
   4815c:	andeq	r0, sl, r0, ror #22
   48160:	strdeq	sl, [r2], -r4
   48164:	strdeq	sl, [r2], -r2
   48168:	andeq	sl, r2, r6, lsl lr
   4816c:	muleq	r2, lr, sp
   48170:	andeq	r0, sl, r2, lsl #22
   48174:	andeq	sl, r2, r4, asr #25
   48178:	andeq	sl, r2, r8, ror #27
   4817c:	andeq	sl, r2, ip, lsl #26
   48180:	blmi	b5aa34 <strspn@plt+0xb4202c>
   48184:	ldrblt	r4, [r0, #1146]!	; 0x47a
   48188:			; <UNDEFINED> instruction: 0xf8d0b083
   4818c:	svcge	0x00006088
   48190:			; <UNDEFINED> instruction: 0x460458d3
   48194:	ldmdavs	fp, {r3, r5, r8, sl, fp, lr}
   48198:			; <UNDEFINED> instruction: 0xf04f607b
   4819c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
   481a0:	eorsle	r2, r2, r0, lsl #28
   481a4:	andcs	r4, r2, #37888	; 0x9400
   481a8:	stmiapl	fp!, {r1, r4, r5, sp, lr}^
   481ac:	bllt	726220 <strspn@plt+0x70d818>
   481b0:	ldrtmi	r4, [r0], -r3, lsr #26
   481b4:	ldrbtmi	r6, [sp], #-2083	; 0xfffff7dd
   481b8:	movwpl	pc, #1059	; 0x423	; <UNPREDICTABLE>
   481bc:			; <UNDEFINED> instruction: 0xf8d56023
   481c0:			; <UNDEFINED> instruction: 0xf8c560d8
   481c4:			; <UNDEFINED> instruction: 0xf7ff40d8
   481c8:			; <UNDEFINED> instruction: 0xf8c5fcfd
   481cc:			; <UNDEFINED> instruction: 0x460360d8
   481d0:	ldrdeq	pc, [r8], r4
   481d4:			; <UNDEFINED> instruction: 0xf7d0461d
   481d8:	bmi	702840 <strspn@plt+0x6e9e38>
   481dc:			; <UNDEFINED> instruction: 0xf8c42300
   481e0:	blmi	554408 <strspn@plt+0x53ba00>
   481e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   481e8:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
   481ec:	tstle	ip, sl, asr r0
   481f0:	strcc	r4, [ip, -r8, lsr #12]
   481f4:	ldcllt	6, cr4, [r0, #756]!	; 0x2f4
   481f8:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   481fc:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}^
   48200:	ldrbtmi	r3, [r8], #-496	; 0xfffffe10
   48204:	blx	1106178 <strspn@plt+0x10ed770>
   48208:	ldmdbmi	r1, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   4820c:	ldmdami	r1, {r1, r6, fp, sp, lr}
   48210:	mvnscc	r4, r9, ror r4
   48214:			; <UNDEFINED> instruction: 0xf7db4478
   48218:	adclt	pc, r4, r9, lsr sl	; <UNPREDICTABLE>
   4821c:	smlabbcs	r0, ip, r2, r2
   48220:	ldrtmi	r4, [r0], -lr, ror #12
   48224:	bl	60616c <strspn@plt+0x5ed764>
   48228:			; <UNDEFINED> instruction: 0xf7d0e7bc
   4822c:	svclt	0x0000e9c2
   48230:	ldrdeq	sl, [r7], -ip
   48234:	andeq	r0, r0, r8, asr #4
   48238:	andeq	sl, r7, r2, asr #21
   4823c:	andeq	r0, r0, r4, lsl #4
   48240:	muleq	sl, r2, r9
   48244:	andeq	sl, r7, ip, ror sl
   48248:	strheq	fp, [r2], -r0
   4824c:	andeq	sl, r2, r2, lsl #26
   48250:	muleq	r2, ip, r0
   48254:	andeq	sl, r2, r4, asr #25
   48258:	blmi	ddab34 <strspn@plt+0xdc212c>
   4825c:	svcmi	0x00f0e92d
   48260:			; <UNDEFINED> instruction: 0xf8df447a
   48264:	ldrdlt	fp, [r7], r4
   48268:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   4826c:	movwls	r6, #22555	; 0x581b
   48270:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   48274:	blx	861e0 <strspn@plt+0x6d7d8>
   48278:	ldrdmi	pc, [r0, fp]!
   4827c:	bmi	c347d4 <strspn@plt+0xc1bdcc>
   48280:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   48284:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   48288:	subsmi	r9, sl, r5, lsl #22
   4828c:	andlt	sp, r7, sp, asr #2
   48290:	svchi	0x00f0e8bd
   48294:	b	fee861dc <strspn@plt+0xfee6d7d4>
   48298:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   4829c:	strmi	r4, [r7], -r1, asr #12
   482a0:			; <UNDEFINED> instruction: 0xf8d72001
   482a4:			; <UNDEFINED> instruction: 0xf7d0a000
   482a8:			; <UNDEFINED> instruction: 0xf8dbe942
   482ac:	blcs	542b4 <strspn@plt+0x3b8ac>
   482b0:			; <UNDEFINED> instruction: 0xf8dfd036
   482b4:	strtmi	r9, [r6], -ip, lsl #1
   482b8:	strd	r4, [r4], -r9
   482bc:	ldrdcc	pc, [r0], -r9
   482c0:	addsmi	r3, lr, #1048576	; 0x100000
   482c4:			; <UNDEFINED> instruction: 0xf8dbd21f
   482c8:			; <UNDEFINED> instruction: 0xf8533004
   482cc:	stmdavs	fp!, {r1, r2, r5, ip, lr}^
   482d0:	rscsle	r2, r3, r0, lsl #22
   482d4:	ldreq	r6, [fp], #2091	; 0x82b
   482d8:			; <UNDEFINED> instruction: 0xf105d5f0
   482dc:			; <UNDEFINED> instruction: 0x46400178
   482e0:			; <UNDEFINED> instruction: 0xf0049101
   482e4:	stmdbls	r1, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   482e8:	ldcle	8, cr2, [r1], {-0}
   482ec:			; <UNDEFINED> instruction: 0xf104b1dc
   482f0:			; <UNDEFINED> instruction: 0x36010078
   482f4:			; <UNDEFINED> instruction: 0xf86ef004
   482f8:	ldrdcc	pc, [r0], -r9
   482fc:	svclt	0x00c82800
   48300:	addsmi	r4, lr, #44, 12	; 0x2c00000
   48304:	ldrsblt	sp, [ip, #-63]	; 0xffffffc1
   48308:			; <UNDEFINED> instruction: 0xf7d94620
   4830c:			; <UNDEFINED> instruction: 0xe007f9bd
   48310:			; <UNDEFINED> instruction: 0xf7ff4628
   48314:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   48318:	movwcs	sp, #4560	; 0x11d0
   4831c:	asrcc	pc, fp, #17	; <UNPREDICTABLE>
   48320:	andge	pc, r0, r7, asr #17
   48324:	strtmi	lr, [ip], -fp, lsr #15
   48328:			; <UNDEFINED> instruction: 0xf7d0e7c8
   4832c:	svclt	0x0000e942
   48330:	andeq	sl, r7, r0, lsl #20
   48334:	andeq	r0, r0, r8, asr #4
   48338:	ldrdeq	r0, [sl], -lr
   4833c:	ldrdeq	sl, [r7], -lr
   48340:	muleq	sl, r0, r8
   48344:	ldrbmi	r6, [r0, -r0, asr #24]!
   48348:	mcrrvs	6, 0, r4, r0, cr3
   4834c:	stmib	r3, {r4, r8, fp, ip, sp, pc}^
   48350:			; <UNDEFINED> instruction: 0x47701211
   48354:	rscscc	pc, pc, pc, asr #32
   48358:	svclt	0x00004770
   4835c:			; <UNDEFINED> instruction: 0x4604b510
   48360:	teqlt	r0, r0, asr #24
   48364:	tstlt	r3, r3, lsr #25
   48368:	movwcs	r4, #1944	; 0x798
   4836c:	movwcs	r6, #1187	; 0x4a3
   48370:	cfldrslt	mvf6, [r0, #-396]	; 0xfffffe74
   48374:	svcmi	0x00f0e92d
   48378:	bmi	b59dc0 <strspn@plt+0xb413b8>
   4837c:	blmi	b59de8 <strspn@plt+0xb413e0>
   48380:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   48384:	addlt	r7, r5, r0, lsl #16
   48388:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4838c:			; <UNDEFINED> instruction: 0xf04f9303
   48390:	blls	3c8f98 <strspn@plt+0x3b0590>
   48394:	eorsle	r2, ip, r0, lsl #16
   48398:	movwls	r4, #5647	; 0x160f
   4839c:	b	d862e4 <strspn@plt+0xd6d8dc>
   483a0:	andcs	r2, sl, #0, 2
   483a4:	strmi	r6, [r2], r1
   483a8:	ldrtmi	sl, [r0], -r2, lsl #18
   483ac:	stmdb	ip!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   483b0:	ldrdlt	pc, [r8], -sp
   483b4:			; <UNDEFINED> instruction: 0x460445b3
   483b8:	eorle	r4, sl, sp, lsl #12
   483bc:	svclt	0x00084589
   483c0:	svclt	0x00344580
   483c4:	andcs	r2, r0, #268435456	; 0x10000000
   483c8:	bicsvc	lr, r1, #335872	; 0x52000
   483cc:			; <UNDEFINED> instruction: 0xf06fd121
   483d0:	addmi	r4, sp, #0, 2
   483d4:	rscscc	pc, pc, pc, asr #32
   483d8:	addmi	fp, r4, #8, 30
   483dc:	andsle	r9, sp, r1, lsl #22
   483e0:	mulne	r0, fp, r8
   483e4:	tstlt	pc, r9, ror r9	; <UNPREDICTABLE>
   483e8:	andlt	pc, r0, r7, asr #17
   483ec:	blmi	45ac38 <strspn@plt+0x442230>
   483f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   483f4:	blls	122464 <strspn@plt+0x109a5c>
   483f8:	tstle	r4, sl, asr r0
   483fc:	strtmi	r4, [r9], -r0, lsr #12
   48400:	pop	{r0, r2, ip, sp, pc}
   48404:	strdlt	r8, [r3, -r0]!
   48408:			; <UNDEFINED> instruction: 0xf7d04618
   4840c:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   48410:			; <UNDEFINED> instruction: 0xf04fd1e9
   48414:			; <UNDEFINED> instruction: 0xf04f34ff
   48418:			; <UNDEFINED> instruction: 0xe7e735ff
   4841c:	ldrdcs	pc, [r0], -sl
   48420:	bicsle	r2, sp, r2, lsr #20
   48424:			; <UNDEFINED> instruction: 0xf7d0e7f5
   48428:	svclt	0x0000e8c4
   4842c:	ldrdeq	sl, [r7], -lr
   48430:	andeq	r0, r0, r8, asr #4
   48434:	andeq	sl, r7, r0, ror r8
   48438:	addlt	fp, r3, r0, lsr r5
   4843c:	strne	lr, [r5], #-2512	; 0xfffff630
   48440:			; <UNDEFINED> instruction: 0xff0ef004
   48444:	vld2.8	{d4-d5}, [r4 :64], r2
   48448:	vsli.64	q10, <illegal reg q15.5>, #4
   4844c:			; <UNDEFINED> instruction: 0xf025040e
   48450:	ldrbtmi	r0, [r8], #-1407	; 0xfffffa81
   48454:			; <UNDEFINED> instruction: 0xffcaf7fe
   48458:	bmi	3f4ab4 <strspn@plt+0x3dc0ac>
   4845c:	ldrmi	r2, [r9], -r0, lsl #6
   48460:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   48464:	bmi	36cc6c <strspn@plt+0x354264>
   48468:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   4846c:			; <UNDEFINED> instruction: 0xffd0f008
   48470:	strtmi	r4, [r1], -sl, lsl #16
   48474:			; <UNDEFINED> instruction: 0xf7fe4478
   48478:	umaalcs	pc, r0, r3, pc	; <UNPREDICTABLE>
   4847c:	ldclt	0, cr11, [r0, #-12]!
   48480:	strtmi	r4, [r1], -r7, lsl #16
   48484:			; <UNDEFINED> instruction: 0xf7fe4478
   48488:	subcs	pc, r0, fp, lsl #31
   4848c:	ldclt	0, cr11, [r0, #-12]!
   48490:	andeq	lr, r3, r2, ror r6
   48494:	andeq	ip, r6, r2, asr #2
   48498:	andeq	sl, r2, sl, ror #30
   4849c:	andeq	sl, r2, r0, ror pc
   484a0:	andeq	fp, r2, ip
   484a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   484a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   484ac:	ldrmi	r2, [r9, #1792]!	; 0x700
   484b0:	ldmdacs	r2, {r6, r9, ip, sp, lr, pc}
   484b4:	strmi	fp, [r8, #3848]	; 0xf08
   484b8:	strmi	r4, [r4], -sl, lsl #12
   484bc:	blmi	37d104 <strspn@plt+0x3646fc>
   484c0:			; <UNDEFINED> instruction: 0xf853447b
   484c4:	cmplt	sp, r1, lsr #32
   484c8:			; <UNDEFINED> instruction: 0xf7d04608
   484cc:	strtmi	lr, [sl], -ip, lsr #18
   484d0:	pop	{r0, r5, r9, sl, lr}
   484d4:			; <UNDEFINED> instruction: 0x460347f0
   484d8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   484dc:	svclt	0x0060f7fe
   484e0:	strtmi	r4, [r1], -r5, lsl #16
   484e4:			; <UNDEFINED> instruction: 0x47f0e8bd
   484e8:			; <UNDEFINED> instruction: 0xf7fe4478
   484ec:	svclt	0x0000bf59
   484f0:	andeq	ip, r6, r4, lsr r1
   484f4:	andeq	sl, r2, r6, ror #30
   484f8:	andeq	sl, r2, r8, ror #30
   484fc:	andcs	r6, r0, #196608	; 0x30000
   48500:	andscs	lr, r3, #3194880	; 0x30c000
   48504:	svclt	0x00fef7cf
   48508:	bmi	4db154 <strspn@plt+0x4c274c>
   4850c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   48510:	cmnlt	r3, fp, lsl r8
   48514:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   48518:	bcs	126588 <strspn@plt+0x10db80>
   4851c:			; <UNDEFINED> instruction: 0xf893d809
   48520:	ldmibvs	fp, {r5, sp}
   48524:	subsmi	fp, fp, #-2147483616	; 0x80000020
   48528:	rscscc	pc, pc, #79	; 0x4f
   4852c:	sbcvs	r6, r2, #195	; 0xc3
   48530:	blmi	2da2f8 <strspn@plt+0x2c18f0>
   48534:	sbcvs	r2, r2, r0, lsl #4
   48538:	cfldrsvs	mvf4, [fp, #492]	; 0x1ec
   4853c:			; <UNDEFINED> instruction: 0xf513b111
   48540:	ldmle	r0!, {r7, r8, r9, sl, fp, ip, lr}^
   48544:	ldrbmi	r6, [r0, -r3, asr #5]!
   48548:	sbcvs	r6, r3, #194	; 0xc2
   4854c:	svclt	0x00004770
   48550:	andeq	sl, r7, r4, asr r7
   48554:	andeq	r0, r0, r0, asr #6
   48558:	ldrdeq	r1, [sl], -lr
   4855c:			; <UNDEFINED> instruction: 0x000a17bc
   48560:	andcs	fp, r0, #8, 10	; 0x2000000
   48564:	stmdavs	r1, {r0, r2, r8, r9, fp, lr}
   48568:	ldrbtmi	r2, [fp], #-12
   4856c:			; <UNDEFINED> instruction: 0xf7d03358
   48570:	blmi	142e78 <strspn@plt+0x12a470>
   48574:	andsvs	r4, r8, fp, ror r4
   48578:	svclt	0x0000bd08
   4857c:	andeq	r1, sl, sl, lsl #15
   48580:	andeq	sl, r7, r8, asr #21
   48584:			; <UNDEFINED> instruction: 0x4605b5f8
   48588:			; <UNDEFINED> instruction: 0x460e4f18
   4858c:	ldmdavc	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   48590:			; <UNDEFINED> instruction: 0xd0102cff
   48594:	ldrbeq	r6, [fp, -fp, lsr #16]
   48598:	cfstr32cs	mvfx13, [r1], {3}
   4859c:	andcs	sp, r1, sp, lsl r0
   485a0:	stccs	13, cr11, [r2], {248}	; 0xf8
   485a4:	ldmdami	r2, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   485a8:	ldmdavs	r1!, {r1, r5, r9, sl, lr}
   485ac:			; <UNDEFINED> instruction: 0xf7db4478
   485b0:	andcs	pc, r1, sp, ror #16
   485b4:	stmdavs	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   485b8:	subscs	r4, r8, #61865984	; 0x3b00000
   485bc:	andcs	pc, lr, r4, asr #4
   485c0:	b	606508 <strspn@plt+0x5edb00>
   485c4:	blle	925cc <strspn@plt+0x79bc4>
   485c8:			; <UNDEFINED> instruction: 0xe7e3783c
   485cc:			; <UNDEFINED> instruction: 0xf06f4b09
   485d0:	andcs	r0, r0, r1, lsl #4
   485d4:	andsvs	r4, sl, fp, ror r4
   485d8:	stmdami	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   485dc:	ldmdavs	r1!, {r1, r5, r9, sl, lr}
   485e0:			; <UNDEFINED> instruction: 0xf7db4478
   485e4:			; <UNDEFINED> instruction: 0x4620f853
   485e8:	svclt	0x0000bdf8
   485ec:	andeq	r1, sl, r8, ror #14
   485f0:			; <UNDEFINED> instruction: 0x0002aeb8
   485f4:	andeq	sl, r7, r8, ror #20
   485f8:			; <UNDEFINED> instruction: 0x0002aeb4
   485fc:	cfstr32mi	mvfx11, [ip], {16}
   48600:	ldrbtmi	r4, [ip], #-2572	; 0xfffff5f4
   48604:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   48608:	tstle	lr, r9, asr ip
   4860c:	strmi	r4, [r1], -sl, lsl #22
   48610:	ldmpl	r3, {r2, r8, ip, sp}^
   48614:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}
   48618:			; <UNDEFINED> instruction: 0x4010e8bd
   4861c:	ldr	r4, [pc, r8, lsl #12]
   48620:			; <UNDEFINED> instruction: 0xffb0f7ff
   48624:	stmdblt	r0, {r8, r9, sp}
   48628:	ldrmi	r6, [r8], -r3, lsr #16
   4862c:	svclt	0x0000bd10
   48630:	andeq	sl, r7, sl, lsr sl
   48634:	andeq	sl, r7, ip, asr r6
   48638:	andeq	r0, r0, r0, asr #6
   4863c:	cmncs	r0, #160, 10	; 0x28000000	; <UNPREDICTABLE>
   48640:	stmdble	r7, {r1, r2, r8, r9, fp, sp}
   48644:	svcvc	0x00fef5b0
   48648:			; <UNDEFINED> instruction: 0xf500bf3c
   4864c:			; <UNDEFINED> instruction: 0xf600206f
   48650:	ldrbmi	r6, [r0, -fp]!
   48654:	rsbcs	pc, pc, r0, lsr #11
   48658:	andvs	pc, fp, r0, lsr #13
   4865c:	svclt	0x00004770
   48660:	addlt	fp, r5, r0, lsr r5
   48664:	stcge	12, cr4, [r9, #-64]	; 0xffffffc0
   48668:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   4866c:	mvnscc	pc, #79	; 0x4f
   48670:	strls	r4, [r0], #-1148	; 0xfffffb84
   48674:	ldrbtmi	r4, [ip], #3086	; 0xc0e
   48678:	andcs	r9, r1, #4194304	; 0x400000
   4867c:			; <UNDEFINED> instruction: 0xf85c2113
   48680:	stmdavs	r4!, {r2, lr}
   48684:			; <UNDEFINED> instruction: 0xf04f9403
   48688:	strls	r0, [r2, #-1024]	; 0xfffffc00
   4868c:	svc	0x005af7cf
   48690:	blmi	21aeb8 <strspn@plt+0x2024b0>
   48694:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   48698:	blls	122708 <strspn@plt+0x109d00>
   4869c:	qaddle	r4, sl, r1
   486a0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   486a4:	svc	0x0084f7cf
   486a8:	andeq	sl, r2, r4, asr lr
   486ac:	andeq	sl, r7, sl, ror #11
   486b0:	andeq	r0, r0, r8, asr #4
   486b4:	andeq	sl, r7, ip, asr #11
   486b8:	ldrbmi	lr, [r0, sp, lsr #18]!
   486bc:	svcmi	0x003f4604
   486c0:	ldrmi	r4, [r6], -sp, lsl #12
   486c4:	biclt	r4, sl, pc, ror r4
   486c8:	stmdaeq	r0, {r4, r6, r7, r8, ip, sp, lr, pc}
   486cc:	andscs	pc, r2, r0, asr #4
   486d0:	stmdbeq	r1, {r0, r5, r6, r8, r9, fp, sp, lr, pc}^
   486d4:	strbmi	r2, [r9, #-256]	; 0xffffff00
   486d8:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
   486dc:	blmi	e7d3a0 <strspn@plt+0xe64998>
   486e0:			; <UNDEFINED> instruction: 0xf853447b
   486e4:			; <UNDEFINED> instruction: 0xf1b88028
   486e8:	teqle	r8, r0, lsl #30
   486ec:			; <UNDEFINED> instruction: 0x46224835
   486f0:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   486f4:			; <UNDEFINED> instruction: 0x47f0e8bd
   486f8:	mrclt	7, 2, APSR_nzcv, cr2, cr14, {7}
   486fc:	addmi	r2, fp, #0, 6
   48700:	andscs	pc, r2, #64, 4
   48704:	addmi	fp, r2, #8, 30
   48708:	blmi	c3d394 <strspn@plt+0xc2498c>
   4870c:			; <UNDEFINED> instruction: 0xf853447b
   48710:			; <UNDEFINED> instruction: 0xf1b88020
   48714:	andsle	r0, sl, r0, lsl #30
   48718:			; <UNDEFINED> instruction: 0xf8574b2c
   4871c:			; <UNDEFINED> instruction: 0xf8d99003
   48720:			; <UNDEFINED> instruction: 0xf0033000
   48724:	blcs	c9338 <strspn@plt+0xb0930>
   48728:	blmi	abcc0c <strspn@plt+0xaa4204>
   4872c:	stmdbmi	r9!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   48730:	stmdami	r9!, {r0, r3, r4, r5, r6, sl, lr}
   48734:	pop	{r1, r6, r9, sl, lr}
   48738:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
   4873c:	stmdami	r7!, {r3, r4, r8, r9, sl, lr}
   48740:	strtmi	r4, [fp], -r2, lsr #12
   48744:	pop	{r3, r4, r5, r6, sl, lr}
   48748:			; <UNDEFINED> instruction: 0xf7fe47f0
   4874c:	stmdami	r4!, {r0, r3, r5, r9, sl, fp, ip, sp, pc}
   48750:	strtmi	r4, [fp], -r2, lsr #12
   48754:	pop	{r3, r4, r5, r6, sl, lr}
   48758:			; <UNDEFINED> instruction: 0xf7fe47f0
   4875c:	blmi	737fe8 <strspn@plt+0x71f5e0>
   48760:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   48764:	ldrdcc	pc, [r0], -r9
   48768:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   4876c:	andsle	r2, lr, r2, lsl #22
   48770:			; <UNDEFINED> instruction: 0x4622481c
   48774:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   48778:	mrc2	7, 0, pc, cr2, cr14, {7}
   4877c:	ldrdcc	pc, [r0], -r9
   48780:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   48784:	andsle	r2, r7, r1, lsl #22
   48788:	andle	r2, sp, r2, lsl #22
   4878c:	ldmpl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
   48790:	sbcle	r2, ip, r0, lsl #28
   48794:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
   48798:	ldmdami	r5, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   4879c:	strtmi	r4, [fp], -r2, lsr #12
   487a0:			; <UNDEFINED> instruction: 0xf7fe4478
   487a4:			; <UNDEFINED> instruction: 0xe7e9fdfd
   487a8:	ldmpl	fp!, {r0, r3, r8, r9, fp, lr}^
   487ac:	blmi	282774 <strspn@plt+0x269d6c>
   487b0:	ldmpl	fp!, {r4, r8, fp, lr}^
   487b4:			; <UNDEFINED> instruction: 0xe7bc4479
   487b8:			; <UNDEFINED> instruction: 0x87f0e8bd
   487bc:	muleq	r7, ip, r5
   487c0:	andeq	fp, r6, r4, lsl pc
   487c4:	muleq	r3, r2, r4
   487c8:	andeq	fp, r6, r8, ror #29
   487cc:	andeq	r0, r0, ip, ror #4
   487d0:			; <UNDEFINED> instruction: 0x000002b0
   487d4:	andeq	sl, r2, ip, lsl r7
   487d8:	andeq	sl, r2, r2, ror r9
   487dc:	andeq	lr, r3, r0, asr #8
   487e0:	andeq	ip, r0, r8, lsr #13
   487e4:	andeq	lr, r3, lr, lsl #8
   487e8:	andeq	r0, r0, r8, ror #4
   487ec:	andeq	sl, r2, lr, lsr sp
   487f0:	andeq	ip, r0, ip, asr r6
   487f4:	andeq	sl, r2, r0, lsr #26
   487f8:	push	{r0, r1, fp, sp, lr}
   487fc:			; <UNDEFINED> instruction: 0x460441f0
   48800:	ldreq	r6, [r8], -r2, lsl #17
   48804:	addlt	r4, r2, pc, ror sp
   48808:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   4880c:	cfstr64vs	mvdx13, [r1], #56	; 0x38
   48810:	andseq	pc, r0, #34	; 0x22
   48814:	stmdbcs	r0, {r1, r5, r7, sp, lr}
   48818:	stmvs	r9, {r0, r2, r3, r4, r5, ip, lr, pc}
   4881c:	stmdbcs	r2, {r1, r2, r4, r5, r8, fp, ip, sp}
   48820:			; <UNDEFINED> instruction: 0xf023d839
   48824:	vst2.32	{d16-d19}, [r3], r0
   48828:	eorvs	r7, r3, r0, lsl #7
   4882c:	ldrle	r0, [r1, #-2001]!	; 0xfffff82f
   48830:	stmiapl	r9!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   48834:	blcs	62968 <strspn@plt+0x49f60>
   48838:	stmdavs	r3!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   4883c:			; <UNDEFINED> instruction: 0xf02306d2
   48840:	eorvs	r0, r3, r0, lsr #6
   48844:	blmi	1cbd95c <strspn@plt+0x1ca4f54>
   48848:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   4884c:	eorsle	r2, r9, r1, lsl #22
   48850:	tstcs	r5, pc, ror #22
   48854:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   48858:			; <UNDEFINED> instruction: 0xffeef7eb
   4885c:	strtmi	fp, [r0], -r0, lsr #6
   48860:			; <UNDEFINED> instruction: 0xf818f7ff
   48864:	tstlt	fp, #58112	; 0xe300
   48868:	stmdami	sl!, {r0, r3, r4, r8, fp, sp, lr}^
   4886c:			; <UNDEFINED> instruction: 0xf7fe4478
   48870:	stmiavs	r3!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   48874:	ldrbtle	r0, [sp], #-1819	; 0xfffff8e5
   48878:	blcs	63c0c <strspn@plt+0x4b204>
   4887c:	ldmvs	fp, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   48880:	ldrmi	r4, [r8, r0, lsr #12]
   48884:	blvs	fe86c890 <strspn@plt+0xfe853e88>
   48888:	cdp	7, 2, cr15, cr4, cr15, {6}
   4888c:	andlt	r9, r2, r1, lsl #16
   48890:	ldrhhi	lr, [r0, #141]!	; 0x8d
   48894:	andcs	r6, r0, #2293760	; 0x230000
   48898:	stmdals	r1, {r0, r9, ip, pc}
   4889c:	nopeq	{67}	; 0x43
   488a0:	andlt	r6, r2, r3, lsr #32
   488a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   488a8:			; <UNDEFINED> instruction: 0xf7fc4620
   488ac:	ldrb	pc, [r6, r7, asr #18]	; <UNPREDICTABLE>
   488b0:	ldrbtmi	r4, [r9], #-2393	; 0xfffff6a7
   488b4:			; <UNDEFINED> instruction: 0x4620e7d9
   488b8:	blx	1f86872 <strspn@plt+0x1f6de6a>
   488bc:	rscle	r2, r9, r0, lsl #16
   488c0:	ldr	r6, [sl, r2, lsr #17]!
   488c4:	movwls	r2, #4864	; 0x1300
   488c8:	andlt	r9, r2, r1, lsl #16
   488cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   488d0:	ldrdhi	pc, [r8, #-143]	; 0xffffff71
   488d4:	ldrbtmi	r6, [r8], #3427	; 0xd63
   488d8:	ldrdvc	pc, [r4], -r8
   488dc:	subsle	r2, r1, r0, lsl #22
   488e0:	adcsmi	r6, sl, #557056	; 0x88000
   488e4:	sfmvs	f5, 3, [r1, #-700]!	; 0xfffffd44
   488e8:	adcle	r2, ip, r0, lsl #18
   488ec:	blx	111526 <strspn@plt+0xf8b1e>
   488f0:	stmiane	pc, {r1, r8, r9, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   488f4:	bcs	5f424 <strspn@plt+0x46a1c>
   488f8:	bcc	bcb94 <strspn@plt+0xa418c>
   488fc:	sbcpl	fp, sl, #536870921	; 0x20000009
   48900:	lslle	r2, r0, #20
   48904:	stmdavs	r2!, {r3, r4, r5, r6, fp, pc}
   48908:	ldreq	r5, [r3, #-712]	; 0xfffffd38
   4890c:	ldmdbvc	fp!, {r0, r1, r3, r4, r7, sl, ip, lr, pc}
   48910:	svclt	0x004407d8
   48914:	eorsvs	r7, r2, sl, ror r9
   48918:	svceq	0x0006f013
   4891c:			; <UNDEFINED> instruction: 0xf013d021
   48920:	stmdavs	r1!, {r5, r9}^
   48924:	ldmdbhi	lr!, {r1, r4, r6, ip, lr, pc}^
   48928:	svcvc	0x00faf5b6
   4892c:	subsle	sp, ip, pc, asr r3
   48930:			; <UNDEFINED> instruction: 0xf7ff4630
   48934:	andcs	pc, r0, #2096	; 0x830
   48938:	strmi	fp, [r0], r6, lsl #5
   4893c:			; <UNDEFINED> instruction: 0x46332017
   48940:	ldmda	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48944:	teqle	r4, r0, lsl #16
   48948:			; <UNDEFINED> instruction: 0xf1b86822
   4894c:			; <UNDEFINED> instruction: 0xf0423fff
   48950:	eorvs	r0, r3, r0, asr #6
   48954:	andle	r7, r4, fp, lsr r9
   48958:	addmi	pc, r0, #1107296256	; 0x42000000
   4895c:	subeq	pc, r0, #66	; 0x42
   48960:	ldreq	r6, [r9, -r2, lsr #32]
   48964:			; <UNDEFINED> instruction: 0x06dad41e
   48968:	stmdavs	r3!, {r1, r6, r8, r9, sl, fp, ip, sp, pc}
   4896c:	orrpl	pc, r0, #1124073472	; 0x43000000
   48970:	strb	r6, [r8, -r3, lsr #32]!
   48974:			; <UNDEFINED> instruction: 0xf0054620
   48978:	andls	pc, r1, r1, lsr #20
   4897c:	blmi	a82790 <strspn@plt+0xa69d88>
   48980:	ldrb	r5, [sp, -fp, ror #17]!
   48984:	tstcs	ip, r8, lsr r6
   48988:			; <UNDEFINED> instruction: 0xf8eaf009
   4898c:			; <UNDEFINED> instruction: 0xf8d84b25
   48990:	andcs	r7, ip, #4
   48994:	vqdmulh.s<illegal width 8>	d15, d7, d2
   48998:	stmiapl	fp!, {r5, r6, r8, sl, sp, lr}^
   4899c:			; <UNDEFINED> instruction: 0xf7cf6819
   489a0:			; <UNDEFINED> instruction: 0xe79dedd8
   489a4:	andcs	r8, r1, #933888	; 0xe4000
   489a8:			; <UNDEFINED> instruction: 0xf7d84620
   489ac:	ldmdbvc	fp!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   489b0:			; <UNDEFINED> instruction: 0xf7cfe7d9
   489b4:	stmdavs	r3, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   489b8:	andle	r2, r5, r3, lsl #22
   489bc:			; <UNDEFINED> instruction: 0x4632481a
   489c0:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   489c4:	mrc2	7, 6, pc, cr4, cr10, {6}
   489c8:			; <UNDEFINED> instruction: 0xe7ca793b
   489cc:	mvnsvc	pc, #82837504	; 0x4f00000
   489d0:			; <UNDEFINED> instruction: 0xf7d02017
   489d4:			; <UNDEFINED> instruction: 0xf64fe80e
   489d8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr}
   489dc:	stmdavs	r3!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   489e0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   489e4:	ldmdbvc	fp!, {r0, r1, r5, sp, lr}
   489e8:			; <UNDEFINED> instruction: 0xf64fe7bb
   489ec:			; <UNDEFINED> instruction: 0x463376f0
   489f0:	andscs	r2, r7, r0, lsl #4
   489f4:	svc	0x00fcf7cf
   489f8:	bicsle	r2, sl, r0, lsl #16
   489fc:	ldmdbvc	fp!, {r1, r5, fp, sp, lr}
   48a00:	svclt	0x0000e7aa
   48a04:	andeq	sl, r7, r6, asr r4
   48a08:	andeq	r0, r0, r0, lsr r3
   48a0c:	andeq	r0, r0, r0, lsr r2
   48a10:	andeq	r0, r0, r0, asr r3
   48a14:	andeq	sl, r2, r8, lsr #25
   48a18:	andeq	sl, r2, r6, lsr #24
   48a1c:	andeq	sl, r7, r6, ror #14
   48a20:	andeq	r0, r0, ip, asr r2
   48a24:	andeq	r0, r0, ip, ror #5
   48a28:	andeq	sl, r2, lr, lsl fp
   48a2c:	mvnsmi	lr, sp, lsr #18
   48a30:	cfmsuba32mi	mvax0, mvax4, mvfx1, mvfx4
   48a34:	stmdavs	r2, {r3, r7, ip, sp, pc}
   48a38:	ldrbtmi	r4, [lr], #-2096	; 0xfffff7d0
   48a3c:	blmi	c9bf04 <strspn@plt+0xc834fc>
   48a40:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
   48a44:	andls	r6, r7, r0, lsl #16
   48a48:	andeq	pc, r0, pc, asr #32
   48a4c:			; <UNDEFINED> instruction: 0xf0426321
   48a50:	eorvs	r0, r1, r4, lsl #2
   48a54:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   48a58:	blmi	b3702c <strspn@plt+0xb1e624>
   48a5c:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   48a60:	bmi	af7234 <strspn@plt+0xade82c>
   48a64:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   48a68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   48a6c:	subsmi	r9, sl, r7, lsl #22
   48a70:	andlt	sp, r8, pc, lsr r1
   48a74:	ldrhhi	lr, [r0, #141]!	; 0x8d
   48a78:	ldreq	r4, [r2], r3, lsr #22
   48a7c:	ldrle	r5, [r1, #-2286]	; 0xfffff712
   48a80:	blcs	62b54 <strspn@plt+0x4a14c>
   48a84:	blmi	8fce40 <strspn@plt+0x8e4438>
   48a88:	ldrbeq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   48a8c:			; <UNDEFINED> instruction: 0xf10458ef
   48a90:	ldmdavc	fp!, {r5, r6, r8, sl}
   48a94:	ldm	r6, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   48a98:	stm	r5, {r0, r1}
   48a9c:	strb	r0, [r0, r3]!
   48aa0:	ldrbtle	r0, [r0], #1683	; 0x693
   48aa4:	cmneq	r0, r4, lsl #2	; <UNPREDICTABLE>
   48aa8:			; <UNDEFINED> instruction: 0xf7cf2001
   48aac:	ldmdavs	r3!, {r6, r8, sl, fp, sp, lr, pc}
   48ab0:	mvnle	r2, r0, lsl #22
   48ab4:			; <UNDEFINED> instruction: 0xf10de7d5
   48ab8:			; <UNDEFINED> instruction: 0x462a0814
   48abc:			; <UNDEFINED> instruction: 0x46404631
   48ac0:	stc2l	0, cr15, [r8], {3}
   48ac4:			; <UNDEFINED> instruction: 0xf0034640
   48ac8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   48acc:	ldmdavc	fp!, {r0, r1, r5, r6, r7, ip, lr, pc}
   48ad0:	rscle	r2, r0, r0, lsl #22
   48ad4:	strbmi	r6, [r0], -r2, ror #16
   48ad8:			; <UNDEFINED> instruction: 0xf0039203
   48adc:	stmdbmi	sp, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   48ae0:	bls	11ab1c <strspn@plt+0x102114>
   48ae4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   48ae8:	bleq	84124 <strspn@plt+0x6b71c>
   48aec:	stc2l	7, cr15, [lr, #872]	; 0x368
   48af0:			; <UNDEFINED> instruction: 0xf7cfe7d1
   48af4:	svclt	0x0000ed5e
   48af8:	andeq	sl, r7, r6, lsr #4
   48afc:	andeq	r0, r0, r8, asr #4
   48b00:	andeq	sl, r7, lr, lsl r2
   48b04:	andeq	r0, r0, ip, lsl #6
   48b08:	andeq	r0, r0, r0, lsr r2
   48b0c:	strdeq	sl, [r7], -sl	; <UNPREDICTABLE>
   48b10:	andeq	r0, r0, r4, lsl #4
   48b14:	muleq	r3, r0, r4
   48b18:	andeq	sl, r2, r2, lsr sl
   48b1c:	blmi	8db3a8 <strspn@plt+0x8c29a0>
   48b20:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   48b24:	ldmpl	r3, {r2, r9, sl, lr}^
   48b28:	bllt	1b26b9c <strspn@plt+0x1b0e194>
   48b2c:	ldmpl	r3, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   48b30:	bllt	1322ba4 <strspn@plt+0x130a19c>
   48b34:	blcs	63ec8 <strspn@plt+0x4b4c0>
   48b38:	ldmdavs	fp, {r0, r1, r2, r3, r5, ip, lr, pc}^
   48b3c:	strtle	r0, [ip], #-1499	; 0xfffffa25
   48b40:	ldreq	r6, [r8], r3, lsr #16
   48b44:	andcs	fp, r0, r8, asr #30
   48b48:	ldrbeq	sp, [r9, #1053]	; 0x41d
   48b4c:	svclt	0x00444620
   48b50:	orreq	pc, r0, #67	; 0x43
   48b54:			; <UNDEFINED> instruction: 0xf7ff6023
   48b58:	stmdacs	r0, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   48b5c:			; <UNDEFINED> instruction: 0xf04fbfb8
   48b60:	blle	454f64 <strspn@plt+0x43c55c>
   48b64:	stmdavs	r3!, {r1, r5, r6, r7, sl, fp, sp, lr}
   48b68:	ldmdavs	r2, {r1, r3, r5, r8, ip, sp, pc}^
   48b6c:	strle	r0, [r2, #-1554]	; 0xfffff9ee
   48b70:	cmpeq	r0, r3, lsl r0	; <UNPREDICTABLE>
   48b74:	vst1.8	{d13[0]}, [r3], r3
   48b78:	vaddw.u8	q10, <illegal reg q8.5>, d0
   48b7c:	strtmi	r3, [r0], -r0, lsl #3
   48b80:	stc2l	7, cr15, [r2], {255}	; 0xff
   48b84:	ldclt	0, cr2, [r0, #-4]
   48b88:	ldreq	r6, [sl], r3, lsr #16
   48b8c:	ldrdcs	sp, [r1], -r2
   48b90:	stcl	7, cr15, [ip], {207}	; 0xcf
   48b94:	blcs	63f28 <strspn@plt+0x4b520>
   48b98:	strtmi	sp, [r0], -pc, asr #3
   48b9c:			; <UNDEFINED> instruction: 0xf99af7e3
   48ba0:	svclt	0x0000e7ce
   48ba4:	andeq	sl, r7, r0, asr #2
   48ba8:	andeq	r0, r0, ip, lsl #6
   48bac:	andeq	r0, r0, r0, lsr r2
   48bb0:	blmi	55b004 <strspn@plt+0x5425fc>
   48bb4:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   48bb8:			; <UNDEFINED> instruction: 0x4604b510
   48bbc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   48bc0:	ldmdble	r1, {r0, r8, r9, fp, sp}
   48bc4:	strle	r0, [lr, #-1747]	; 0xfffff92d
   48bc8:	andseq	pc, r0, #34	; 0x22
   48bcc:	eorvs	r4, r2, r0, lsr #12
   48bd0:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   48bd4:	orrlt	r6, r3, r3, ror #25
   48bd8:	stmdami	fp, {r0, r3, r4, r8, fp, sp, lr}
   48bdc:			; <UNDEFINED> instruction: 0x4010e8bd
   48be0:			; <UNDEFINED> instruction: 0xf7fe4478
   48be4:	vldrlt	d11, [r0, #-884]	; 0xfffffc8c
   48be8:	stmiapl	fp, {r3, r8, r9, fp, lr}^
   48bec:	addmi	r6, r3, #1769472	; 0x1b0000
   48bf0:	blvs	ff13cf98 <strspn@plt+0xff124590>
   48bf4:	mvnle	r2, r0, lsl #22
   48bf8:	stmdbmi	r5, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   48bfc:			; <UNDEFINED> instruction: 0xe7ec4479
   48c00:	andeq	sl, r7, ip, lsr #1
   48c04:	andeq	r0, r0, r4, lsl #7
   48c08:	andeq	sl, r2, r4, lsl #19
   48c0c:	muleq	r0, r8, r2
   48c10:	ldrdeq	sl, [r2], -ip
   48c14:	push	{r0, r1, fp, sp, lr}
   48c18:			; <UNDEFINED> instruction: 0xf41347f0
   48c1c:			; <UNDEFINED> instruction: 0xf8df5f82
   48c20:	addlt	r6, r2, r8, ror #13
   48c24:	strmi	r4, [pc], -r4, lsl #12
   48c28:			; <UNDEFINED> instruction: 0x4615447e
   48c2c:	adcshi	pc, r5, r0, asr #32
   48c30:			; <UNDEFINED> instruction: 0x36d8f8df
   48c34:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   48c38:	ldrdcc	pc, [r0], -r8
   48c3c:	ldrtmi	fp, [r9], -r3, asr #2
   48c40:			; <UNDEFINED> instruction: 0xf7d84620
   48c44:			; <UNDEFINED> instruction: 0xf8d8fad5
   48c48:	blcs	94c50 <strspn@plt+0x7c248>
   48c4c:	addhi	pc, r3, r0
   48c50:			; <UNDEFINED> instruction: 0xf7ff4620
   48c54:			; <UNDEFINED> instruction: 0xf8dfffad
   48c58:	stccs	6, cr3, [r1, #-736]	; 0xfffffd20
   48c5c:	andeq	pc, r0, pc, asr #32
   48c60:	strvs	r5, [r0, #-2291]!	; 0xfffff70d
   48c64:			; <UNDEFINED> instruction: 0xf040601c
   48c68:	stmiavs	r2!, {r3, r6, r7, pc}
   48c6c:	ldreq	r6, [r1, -r3, ror #25]
   48c70:	svclt	0x00486523
   48c74:	ldrble	r4, [r2, #-1541]!	; 0xfffff9fb
   48c78:			; <UNDEFINED> instruction: 0x3698f8df
   48c7c:			; <UNDEFINED> instruction: 0xf8562105
   48c80:			; <UNDEFINED> instruction: 0xf8d88003
   48c84:			; <UNDEFINED> instruction: 0xf7eb0000
   48c88:	ldmdblt	r0!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   48c8c:			; <UNDEFINED> instruction: 0xf8d868e3
   48c90:	blcs	4cc98 <strspn@plt+0x34290>
   48c94:	mvnshi	pc, r0, asr #32
   48c98:			; <UNDEFINED> instruction: 0xf7eb2000
   48c9c:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   48ca0:	qaddcs	sp, r3, r1
   48ca4:			; <UNDEFINED> instruction: 0xf7fb4620
   48ca8:			; <UNDEFINED> instruction: 0xf8dfff63
   48cac:	ldrbtmi	r0, [r8], #-1644	; 0xfffff994
   48cb0:	blx	fe786cb2 <strspn@plt+0xfe76e2aa>
   48cb4:			; <UNDEFINED> instruction: 0xff72f7fe
   48cb8:	ldreq	r6, [r8, -r3, lsr #17]
   48cbc:	stmiavs	r1!, {r1, r3, r4, r6, r8, sl, ip, lr, pc}^
   48cc0:	stmdbcs	r0, {r5, r6, r7, r9, fp, sp, lr}
   48cc4:			; <UNDEFINED> instruction: 0x81abf040
   48cc8:			; <UNDEFINED> instruction: 0xf8df4601
   48ccc:	ldrbtmi	r0, [r8], #-1616	; 0xfffff9b0
   48cd0:	blx	1a06cd2 <strspn@plt+0x19ee2ca>
   48cd4:	ldrbeq	r6, [r9], -r3, lsr #16
   48cd8:			; <UNDEFINED> instruction: 0x81a7f100
   48cdc:			; <UNDEFINED> instruction: 0x3640f8df
   48ce0:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   48ce4:			; <UNDEFINED> instruction: 0xf0402b00
   48ce8:			; <UNDEFINED> instruction: 0xf8df81aa
   48cec:	ldrbtmi	r0, [r8], #-1592	; 0xfffff9c8
   48cf0:	blx	1f86cf2 <strspn@plt+0x1f6e2ea>
   48cf4:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
   48cf8:			; <UNDEFINED> instruction: 0xf8dfdb2b
   48cfc:	strtmi	r3, [r8], -ip, lsr #12
   48d00:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   48d04:	ldc2l	7, cr15, [r4, #-940]	; 0xfffffc54
   48d08:			; <UNDEFINED> instruction: 0xf0002800
   48d0c:	stclvs	0, cr8, [r3], #656	; 0x290
   48d10:			; <UNDEFINED> instruction: 0xf0002b00
   48d14:	ldmvs	fp, {r5, r7, pc}
   48d18:	svcvc	0x00aef5b3
   48d1c:	bichi	pc, r7, r0, lsl #5
   48d20:	svcvc	0x00abf5b3
   48d24:	addhi	pc, r5, r0, asr #5
   48d28:			; <UNDEFINED> instruction: 0x73abf5a3
   48d2c:	vqdmulh.s<illegal width 8>	d2, d0, d5
   48d30:	ldm	pc, {r1, r4, r7, pc}^	; <UNPREDICTABLE>
   48d34:	biceq	pc, lr, r3, lsl r0	; <UNPREDICTABLE>
   48d38:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
   48d3c:	andeq	r0, sl, #268435457	; 0x10000001
   48d40:	stmiavs	r3!, {r1, r2, r3, r6, r7, r8}^
   48d44:			; <UNDEFINED> instruction: 0xf0002b00
   48d48:			; <UNDEFINED> instruction: 0x462082db
   48d4c:			; <UNDEFINED> instruction: 0xf7fb2100
   48d50:			; <UNDEFINED> instruction: 0xf7feff0f
   48d54:	andcs	pc, r0, pc, lsr #23
   48d58:	pop	{r1, ip, sp, pc}
   48d5c:	blvs	9aad24 <strspn@plt+0x99231c>
   48d60:	strle	r0, [r9], #1642	; 0x66a
   48d64:			; <UNDEFINED> instruction: 0xf0002b00
   48d68:	ldmvs	fp, {r0, r1, r7, r9, pc}^
   48d6c:	ldrmi	r4, [r8, r0, lsr #12]
   48d70:	str	r4, [r1, r5, lsl #12]
   48d74:			; <UNDEFINED> instruction: 0xf14006aa
   48d78:			; <UNDEFINED> instruction: 0xf8df813f
   48d7c:	ldrbtmi	r0, [r8], #-1456	; 0xfffffa50
   48d80:	blx	d86d82 <strspn@plt+0xd6e37a>
   48d84:	strle	r0, [r5, #1769]!	; 0x6e9
   48d88:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   48d8c:			; <UNDEFINED> instruction: 0xf8dfd0a2
   48d90:	ldrbtmi	r0, [r8], #-1440	; 0xfffffa60
   48d94:	blx	186d96 <strspn@plt+0x16e38e>
   48d98:			; <UNDEFINED> instruction: 0xf8dfe79c
   48d9c:	stmdbvs	r1, {r3, r4, r7, r8, sl, sp}
   48da0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   48da4:			; <UNDEFINED> instruction: 0xf4bf4291
   48da8:	stclvs	15, cr10, [r2, #-268]	; 0xfffffef4
   48dac:			; <UNDEFINED> instruction: 0xf43f2a00
   48db0:			; <UNDEFINED> instruction: 0xf04faf3f
   48db4:	blx	24adee <strspn@plt+0x2323e6>
   48db8:	ldrbeq	r2, [sl], #2049	; 0x801
   48dbc:			; <UNDEFINED> instruction: 0x81bef100
   48dc0:			; <UNDEFINED> instruction: 0xf57f0658
   48dc4:	stmiavs	r0!, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}^
   48dc8:	orrcc	pc, r0, r3, asr #7
   48dcc:	orrmi	pc, r0, #50331648	; 0x3000000
   48dd0:			; <UNDEFINED> instruction: 0xf280fab0
   48dd4:	addmi	r0, sl, #1343488	; 0x148000
   48dd8:	orrhi	pc, r1, r0
   48ddc:	blcs	62f68 <strspn@plt+0x4a560>
   48de0:	andhi	pc, sl, #64	; 0x40
   48de4:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   48de8:	andls	r4, r0, sl, ror r4
   48dec:	strbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   48df0:	ldrbtmi	r6, [r8], #-2787	; 0xfffff51d
   48df4:	mcrr2	7, 13, pc, sl, cr10	; <UNPREDICTABLE>
   48df8:			; <UNDEFINED> instruction: 0xf8dfe71a
   48dfc:	ldrbtmi	r0, [r8], #-1348	; 0xfffffabc
   48e00:	blx	ffd86e00 <strspn@plt+0xffd6e3f8>
   48e04:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   48e08:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
   48e0c:			; <UNDEFINED> instruction: 0xf7fe4478
   48e10:			; <UNDEFINED> instruction: 0xf8dffaed
   48e14:	tstcs	r5, r0, lsl #10
   48e18:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   48e1c:	stc2	7, cr15, [ip, #-940]	; 0xfffffc54
   48e20:			; <UNDEFINED> instruction: 0xf0002800
   48e24:			; <UNDEFINED> instruction: 0xf7fe8122
   48e28:	strtmi	pc, [r8], -r5, asr #22
   48e2c:	pop	{r1, ip, sp, pc}
   48e30:			; <UNDEFINED> instruction: 0xf5b387f0
   48e34:			; <UNDEFINED> instruction: 0xf0007f8b
   48e38:	vrhadd.u8	q12, q0, q6
   48e3c:	vld4.16	{d24,d26,d28,d30}, [pc], r6
   48e40:	ldrmi	r7, [r3], #-651	; 0xfffffd75
   48e44:	stmdale	r6, {r0, r8, r9, fp, sp}
   48e48:	ldrdcs	lr, [r6, -r4]
   48e4c:	mvnscc	pc, #79	; 0x4f
   48e50:			; <UNDEFINED> instruction: 0xf0044620
   48e54:	stmiavs	r3!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   48e58:			; <UNDEFINED> instruction: 0xf47f2b00
   48e5c:			; <UNDEFINED> instruction: 0xf8dfaf7a
   48e60:	strtmi	r3, [r8], -r8, ror #9
   48e64:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   48e68:	stc2	7, cr15, [r2], #940	; 0x3ac
   48e6c:			; <UNDEFINED> instruction: 0xf43f2800
   48e70:	stclvs	15, cr10, [r3], #448	; 0x1c0
   48e74:			; <UNDEFINED> instruction: 0xf43f2b00
   48e78:	ldmvs	fp, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   48e7c:	blcs	1697dbc <strspn@plt+0x167f3b4>
   48e80:	svcge	0x0067f63f
   48e84:			; <UNDEFINED> instruction: 0xf852a202
   48e88:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   48e8c:	svclt	0x00004710
   48e90:			; <UNDEFINED> instruction: 0x000003b1
   48e94:			; <UNDEFINED> instruction: 0x000003b1
   48e98:			; <UNDEFINED> instruction: 0xfffffec3
   48e9c:			; <UNDEFINED> instruction: 0xfffffec3
   48ea0:			; <UNDEFINED> instruction: 0xfffffec3
   48ea4:			; <UNDEFINED> instruction: 0xfffffec3
   48ea8:			; <UNDEFINED> instruction: 0xfffffec3
   48eac:			; <UNDEFINED> instruction: 0xfffffec3
   48eb0:			; <UNDEFINED> instruction: 0xfffffec3
   48eb4:			; <UNDEFINED> instruction: 0xfffffec3
   48eb8:			; <UNDEFINED> instruction: 0xfffffec3
   48ebc:			; <UNDEFINED> instruction: 0xfffffec3
   48ec0:			; <UNDEFINED> instruction: 0xfffffec3
   48ec4:			; <UNDEFINED> instruction: 0xfffffec3
   48ec8:			; <UNDEFINED> instruction: 0xfffffec3
   48ecc:			; <UNDEFINED> instruction: 0xfffffec3
   48ed0:			; <UNDEFINED> instruction: 0xfffffec3
   48ed4:			; <UNDEFINED> instruction: 0xfffffec3
   48ed8:			; <UNDEFINED> instruction: 0xfffffec3
   48edc:			; <UNDEFINED> instruction: 0xfffffec3
   48ee0:			; <UNDEFINED> instruction: 0xfffffec3
   48ee4:			; <UNDEFINED> instruction: 0xfffffec3
   48ee8:			; <UNDEFINED> instruction: 0xfffffec3
   48eec:			; <UNDEFINED> instruction: 0xfffffec3
   48ef0:			; <UNDEFINED> instruction: 0xfffffec3
   48ef4:			; <UNDEFINED> instruction: 0xfffffec3
   48ef8:			; <UNDEFINED> instruction: 0xfffffec3
   48efc:			; <UNDEFINED> instruction: 0xfffffec3
   48f00:			; <UNDEFINED> instruction: 0xfffffec3
   48f04:			; <UNDEFINED> instruction: 0xfffffec3
   48f08:			; <UNDEFINED> instruction: 0xfffffec3
   48f0c:			; <UNDEFINED> instruction: 0xfffffec3
   48f10:			; <UNDEFINED> instruction: 0xfffffec3
   48f14:			; <UNDEFINED> instruction: 0xfffffec3
   48f18:			; <UNDEFINED> instruction: 0xfffffec3
   48f1c:			; <UNDEFINED> instruction: 0xfffffec3
   48f20:			; <UNDEFINED> instruction: 0xfffffec3
   48f24:			; <UNDEFINED> instruction: 0xfffffec3
   48f28:			; <UNDEFINED> instruction: 0xfffffec3
   48f2c:			; <UNDEFINED> instruction: 0xfffffec3
   48f30:			; <UNDEFINED> instruction: 0xfffffec3
   48f34:			; <UNDEFINED> instruction: 0xfffffec3
   48f38:			; <UNDEFINED> instruction: 0xfffffec3
   48f3c:			; <UNDEFINED> instruction: 0xfffffec3
   48f40:			; <UNDEFINED> instruction: 0xfffffec3
   48f44:			; <UNDEFINED> instruction: 0xfffffec3
   48f48:			; <UNDEFINED> instruction: 0xfffffec3
   48f4c:			; <UNDEFINED> instruction: 0xfffffec3
   48f50:			; <UNDEFINED> instruction: 0xfffffec3
   48f54:			; <UNDEFINED> instruction: 0xfffffec3
   48f58:			; <UNDEFINED> instruction: 0xfffffec3
   48f5c:			; <UNDEFINED> instruction: 0xfffffec3
   48f60:			; <UNDEFINED> instruction: 0xfffffec3
   48f64:			; <UNDEFINED> instruction: 0xfffffec3
   48f68:			; <UNDEFINED> instruction: 0xfffffec3
   48f6c:			; <UNDEFINED> instruction: 0xfffffec3
   48f70:			; <UNDEFINED> instruction: 0xfffffec3
   48f74:			; <UNDEFINED> instruction: 0xfffffec3
   48f78:			; <UNDEFINED> instruction: 0xfffffec3
   48f7c:			; <UNDEFINED> instruction: 0xfffffec3
   48f80:			; <UNDEFINED> instruction: 0x000003b1
   48f84:			; <UNDEFINED> instruction: 0x000003bd
   48f88:			; <UNDEFINED> instruction: 0x000003bd
   48f8c:			; <UNDEFINED> instruction: 0xfffffec3
   48f90:			; <UNDEFINED> instruction: 0xfffffec3
   48f94:			; <UNDEFINED> instruction: 0xfffffec3
   48f98:			; <UNDEFINED> instruction: 0xfffffec3
   48f9c:			; <UNDEFINED> instruction: 0xfffffec3
   48fa0:			; <UNDEFINED> instruction: 0xfffffec3
   48fa4:			; <UNDEFINED> instruction: 0xfffffec3
   48fa8:			; <UNDEFINED> instruction: 0xfffffec3
   48fac:			; <UNDEFINED> instruction: 0xfffffec3
   48fb0:			; <UNDEFINED> instruction: 0xfffffec3
   48fb4:			; <UNDEFINED> instruction: 0xfffffec3
   48fb8:			; <UNDEFINED> instruction: 0xfffffec3
   48fbc:			; <UNDEFINED> instruction: 0xfffffec3
   48fc0:			; <UNDEFINED> instruction: 0xfffffec3
   48fc4:			; <UNDEFINED> instruction: 0x000003b1
   48fc8:			; <UNDEFINED> instruction: 0xfffffec3
   48fcc:			; <UNDEFINED> instruction: 0xfffffec3
   48fd0:			; <UNDEFINED> instruction: 0xfffffec3
   48fd4:			; <UNDEFINED> instruction: 0xfffffec3
   48fd8:			; <UNDEFINED> instruction: 0x000003bd
   48fdc:			; <UNDEFINED> instruction: 0xfffffec3
   48fe0:			; <UNDEFINED> instruction: 0x000003b1
   48fe4:			; <UNDEFINED> instruction: 0x000003b1
   48fe8:	andeq	r0, r0, fp, asr #7
   48fec:	andeq	r0, r0, fp, asr #7
   48ff0:	andeq	r0, r0, fp, asr #7
   48ff4:	ldrdeq	r0, [r0], -r5
   48ff8:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   48ffc:			; <UNDEFINED> instruction: 0xf005d13e
   49000:	blcs	249c34 <strspn@plt+0x23122c>
   49004:	sbcshi	pc, r4, r0, lsl #4
   49008:			; <UNDEFINED> instruction: 0xf013e8df
   4900c:	tsteq	r1, r4, lsl r1
   49010:	ldrsheq	r0, [r2], #9
   49014:	ldrsbeq	r0, [r2], #2
   49018:	ldrsbeq	r0, [r2], #2
   4901c:			; <UNDEFINED> instruction: 0xf7ff0107
   49020:	stmdavs	r3!, {r0, r6, r9, fp, ip, sp, lr, pc}
   49024:			; <UNDEFINED> instruction: 0xf57f0659
   49028:	stmiami	r8, {r0, r3, r4, r6, r9, sl, fp, sp, pc}^
   4902c:			; <UNDEFINED> instruction: 0xf7fe4478
   49030:	blmi	fef477ac <strspn@plt+0xfef2eda4>
   49034:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   49038:			; <UNDEFINED> instruction: 0xf43f2b00
   4903c:			; <UNDEFINED> instruction: 0x4638ae56
   49040:	rsbseq	pc, r0, #4, 2
   49044:			; <UNDEFINED> instruction: 0xf0034639
   49048:	ldmdavs	fp!, {r0, r2, r9, fp, ip, sp, lr, pc}^
   4904c:	sbcspl	pc, r3, #68, 12	; 0x4400000
   49050:	rsbeq	pc, r2, #268435468	; 0x1000000c
   49054:	blx	fe0e3142 <strspn@plt+0xfe0ca73a>
   49058:	popmi	{r0, r1, r9}
   4905c:	ldrbtmi	r1, [r8], #-2011	; 0xfffff825
   49060:	adcne	lr, r2, #199680	; 0x30c00
   49064:			; <UNDEFINED> instruction: 0xf99cf7fe
   49068:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
   4906c:			; <UNDEFINED> instruction: 0xf7eb2003
   49070:			; <UNDEFINED> instruction: 0x4601fb9f
   49074:			; <UNDEFINED> instruction: 0xf7fb4620
   49078:			; <UNDEFINED> instruction: 0xe6d4fd7b
   4907c:	movwvc	pc, #1441	; 0x5a1	; <UNPREDICTABLE>
   49080:	vqdmulh.s<illegal width 8>	d2, d0, d4
   49084:	ldm	pc, {r0, r1, r2, r7, pc}^	; <UNPREDICTABLE>
   49088:	stmibhi	lr, {r0, r1, ip, sp, lr, pc}
   4908c:	rsbeq	r8, ip, r0, lsl #11
   49090:			; <UNDEFINED> instruction: 0xf7eb2001
   49094:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   49098:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {1}
   4909c:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
   490a0:	cfldrdge	mvd15, [pc, #508]!	; 492a4 <strspn@plt+0x3089c>
   490a4:	ldrdne	pc, [r0], -r8
   490a8:	blx	fe10705e <strspn@plt+0xfe0ee656>
   490ac:			; <UNDEFINED> instruction: 0xf5b3e5f9
   490b0:	andle	r7, lr, fp, ror #31
   490b4:	sbcsne	pc, r7, #64, 4
   490b8:			; <UNDEFINED> instruction: 0xf43f4293
   490bc:	vceq.f32	q13, q8, <illegal reg q2.5>
   490c0:	addsmi	r1, r3, #268435469	; 0x1000000d
   490c4:	mcrge	4, 6, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   490c8:	blcc	ff482be4 <strspn@plt+0xff46a1dc>
   490cc:			; <UNDEFINED> instruction: 0xf63f2b01
   490d0:	stmibvs	r2!, {r1, r6, r7, r9, sl, fp, sp, pc}^
   490d4:	stmibvs	r1!, {r5, r9, sl, lr}
   490d8:			; <UNDEFINED> instruction: 0xf954f004
   490dc:			; <UNDEFINED> instruction: 0xf898e6bb
   490e0:			; <UNDEFINED> instruction: 0xf8b83004
   490e4:	ldrbeq	r0, [r9, -r6]
   490e8:			; <UNDEFINED> instruction: 0xf7f3d467
   490ec:			; <UNDEFINED> instruction: 0xf8d4fc51
   490f0:	strbmi	r9, [r8, #-12]
   490f4:			; <UNDEFINED> instruction: 0xf5b0bf18
   490f8:	strmi	r5, [r0], r0, lsl #31
   490fc:	cfldrsge	mvf15, [r8, #764]	; 0x2fc
   49100:	ldrbtmi	r4, [fp], #-2964	; 0xfffff46c
   49104:	mcrrne	8, 1, r6, r3, cr8
   49108:	sbcshi	pc, fp, r0
   4910c:			; <UNDEFINED> instruction: 0xf6ff2800
   49110:			; <UNDEFINED> instruction: 0xf8dfad8f
   49114:			; <UNDEFINED> instruction: 0xf1c8a244
   49118:	stmdavs	r1!, {sl, fp}^
   4911c:	ldrbtmi	r2, [sl], #512	; 0x200
   49120:	andhi	pc, ip, r4, asr #17
   49124:	ldrbmi	r2, [r3], -sp
   49128:	svcgt	0x0058f843
   4912c:	stcl	7, cr15, [r0], #-828	; 0xfffffcc4
   49130:			; <UNDEFINED> instruction: 0xf0002800
   49134:			; <UNDEFINED> instruction: 0xf8c480ca
   49138:	ldrb	r9, [r9, #-12]!
   4913c:			; <UNDEFINED> instruction: 0x1008f8b8
   49140:			; <UNDEFINED> instruction: 0xf7d82200
   49144:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   49148:	stmibvs	r1!, {r1, r3, r4, r5, r9, sl, sp, lr, pc}
   4914c:	rscscc	pc, pc, #79	; 0x4f
   49150:			; <UNDEFINED> instruction: 0xf7e34620
   49154:	ldrbt	pc, [lr], -fp, asr #30	; <UNPREDICTABLE>
   49158:	strtmi	r6, [r0], -r1, lsr #19
   4915c:			; <UNDEFINED> instruction: 0xf8a2f7e3
   49160:	ldmdami	lr!, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   49164:			; <UNDEFINED> instruction: 0xf7fe4478
   49168:	stmdavs	r3!, {r0, r6, r8, fp, ip, sp, lr, pc}
   4916c:			; <UNDEFINED> instruction: 0xf100065b
   49170:	strbteq	r8, [r8], r2, lsl #1
   49174:	cfldr32ge	mvfx15, [r2, #508]!	; 0x1fc
   49178:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   4917c:	cfstrsge	mvf15, [lr, #252]!	; 0xfc
   49180:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
   49184:			; <UNDEFINED> instruction: 0xf90cf7fe
   49188:	ldmdami	r6!, {r3, r5, r7, r8, sl, sp, lr, pc}^
   4918c:			; <UNDEFINED> instruction: 0xf7fe4478
   49190:	strb	pc, [sl, sp, lsr #18]!	; <UNPREDICTABLE>
   49194:			; <UNDEFINED> instruction: 0xf7ff6ae0
   49198:	strb	pc, [r6, r5, lsl #19]!	; <UNPREDICTABLE>
   4919c:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
   491a0:			; <UNDEFINED> instruction: 0xf924f7fe
   491a4:	ldmdami	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   491a8:			; <UNDEFINED> instruction: 0xf7fe4478
   491ac:	bfc	pc, #18, #11	; <UNPREDICTABLE>
   491b0:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
   491b4:	blx	1b07124 <strspn@plt+0x1aee71c>
   491b8:			; <UNDEFINED> instruction: 0xf7f3e5e4
   491bc:	blmi	1bc8168 <strspn@plt+0x1baf760>
   491c0:	ldrdls	pc, [ip], -r4	; <UNPREDICTABLE>
   491c4:	sxtab16mi	r4, r0, fp, ror #8
   491c8:	mcrrne	8, 1, r6, r2, cr8
   491cc:	stmdacs	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
   491d0:	stcge	6, cr15, [lr, #-1020]!	; 0xfffffc04
   491d4:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
   491d8:	stmdavs	r1!, {r9, sp}^
   491dc:	ldrbtmi	r2, [sl], #13
   491e0:	eorhi	pc, ip, r4, asr #17
   491e4:			; <UNDEFINED> instruction: 0xf8434653
   491e8:			; <UNDEFINED> instruction: 0xf7cf8f58
   491ec:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
   491f0:			; <UNDEFINED> instruction: 0xf8c4d050
   491f4:	ldr	r9, [fp, #-44]	; 0xffffffd4
   491f8:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
   491fc:	stmdami	r0!, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   49200:			; <UNDEFINED> instruction: 0xf7fe4478
   49204:	bvs	ff8875d8 <strspn@plt+0xff86ebd0>
   49208:	blx	fff871d0 <strspn@plt+0xfff6e7c8>
   4920c:	ldmdami	sp, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
   49210:	ldrbtmi	r6, [r8], #-2785	; 0xfffff51f
   49214:			; <UNDEFINED> instruction: 0xf8c4f7fe
   49218:	blmi	17428f0 <strspn@plt+0x1729ee8>
   4921c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   49220:	ldmdami	sl, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}^
   49224:			; <UNDEFINED> instruction: 0xf7fe4478
   49228:	bvs	ff8c75b4 <strspn@plt+0xff8aebac>
   4922c:			; <UNDEFINED> instruction: 0xf0034620
   49230:	str	pc, [r7, #3789]!	; 0xecd
   49234:	bvs	ff89b394 <strspn@plt+0xff88298c>
   49238:			; <UNDEFINED> instruction: 0xf7fe4478
   4923c:	str	pc, [r1, #2225]!	; 0x8b1
   49240:	strtmi	r6, [r0], -r2, ror #21
   49244:			; <UNDEFINED> instruction: 0xf00469a1
   49248:	str	pc, [r2, #2205]	; 0x89d
   4924c:	strtmi	r6, [r0], -r3, ror #21
   49250:	ldrdcs	lr, [r6, -r4]
   49254:			; <UNDEFINED> instruction: 0xf99af004
   49258:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}
   4925c:			; <UNDEFINED> instruction: 0xf7e34620
   49260:	ldrb	pc, [r6, #-2081]!	; 0xfffff7df	; <UNPREDICTABLE>
   49264:	strtmi	r6, [r0], -r2, ror #21
   49268:			; <UNDEFINED> instruction: 0xf7e369a1
   4926c:	ldrb	pc, [r0, #-3775]!	; 0xfffff141	; <UNPREDICTABLE>
   49270:	ldmpl	r3!, {r3, r6, r8, r9, fp, lr}^
   49274:	stmdami	r8, {r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}^
   49278:			; <UNDEFINED> instruction: 0xf7fe4478
   4927c:			; <UNDEFINED> instruction: 0xe778f8b7
   49280:	bvs	ff89b3a0 <strspn@plt+0xff882998>
   49284:			; <UNDEFINED> instruction: 0xf7fe4478
   49288:	ldrb	pc, [fp, #-2187]!	; 0xfffff775	; <UNPREDICTABLE>
   4928c:			; <UNDEFINED> instruction: 0xf7ff1d20
   49290:	ldr	pc, [ip, r7, ror #18]
   49294:	ldmpl	r3!, {r1, r6, r8, r9, fp, lr}^
   49298:	teqlt	r3, fp, lsl r8
   4929c:	mulcc	r0, sl, r8
   492a0:	svclt	0x00982b03
   492a4:			; <UNDEFINED> instruction: 0xf67f60e0
   492a8:	stclvs	12, cr10, [r3], #780	; 0x30c
   492ac:			; <UNDEFINED> instruction: 0xb1232101
   492b0:			; <UNDEFINED> instruction: 0xf0816859
   492b4:	vaddw.u8	q8, <illegal reg q8.5>, d0
   492b8:	strtmi	r1, [r0], -r0, asr #3
   492bc:			; <UNDEFINED> instruction: 0xf924f7ff
   492c0:	cfstrsne	mvf14, [r0, #-728]!	; 0xfffffd28
   492c4:			; <UNDEFINED> instruction: 0xf94cf7ff
   492c8:	blmi	dc2f50 <strspn@plt+0xdaa548>
   492cc:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   492d0:			; <UNDEFINED> instruction: 0xf89ab143
   492d4:	blcs	1152dc <strspn@plt+0xfc8d4>
   492d8:			; <UNDEFINED> instruction: 0xf04fbf9c
   492dc:	rscvs	r3, r3, #-67108861	; 0xfc000003
   492e0:	stcge	6, cr15, [r6], #508	; 0x1fc
   492e4:	smlalttlt	r6, r3, r3, ip
   492e8:			; <UNDEFINED> instruction: 0x46206859
   492ec:	orreq	pc, r0, r1, lsl #1
   492f0:	bicne	pc, r0, r1, asr #7
   492f4:			; <UNDEFINED> instruction: 0xf908f7ff
   492f8:	blmi	b02568 <strspn@plt+0xae9b60>
   492fc:			; <UNDEFINED> instruction: 0xe7f3447b
   49300:	ldrdne	pc, [r0], -r8
   49304:	svclt	0x0000e4c8
   49308:	andeq	sl, r7, r8, lsr r0
   4930c:	andeq	r0, r0, r0, lsr r2
   49310:	muleq	r0, r8, r2
   49314:	andeq	r0, r0, r0, asr r3
   49318:	andeq	sl, r2, r6, lsr #2
   4931c:	andeq	sl, r2, lr, lsl r9
   49320:	andeq	r0, r0, ip, lsl #6
   49324:	strheq	sl, [r2], -lr
   49328:	andeq	r0, r0, r4, asr r2
   4932c:	andeq	sl, r2, sl, asr #18
   49330:			; <UNDEFINED> instruction: 0x0002a6b6
   49334:	muleq	r7, ip, r2
   49338:	muleq	r2, r0, r7
   4933c:	andeq	sl, r2, sl, lsl #15
   49340:	ldrdeq	r9, [r2], -r6
   49344:	andeq	sl, r2, ip, asr #15
   49348:	andeq	r0, r0, r0, lsl #4
   4934c:	andeq	sl, r2, r8, asr #11
   49350:	muleq	r2, r2, r6
   49354:	andeq	r9, r7, sl, lsr pc
   49358:	ldrdeq	r0, [sl], -r6
   4935c:	andeq	sl, r2, r0, lsr r5
   49360:	andeq	sl, r2, r6, asr #5
   49364:	ldrdeq	sl, [r2], -r4
   49368:	muleq	r2, sl, r4
   4936c:	andeq	sl, r2, r8, asr r4
   49370:	andeq	sl, r2, sl, lsr #10
   49374:	andeq	r9, r7, r8, ror lr
   49378:	andeq	r0, sl, r6, lsl fp
   4937c:	andeq	r9, r2, r2, asr ip
   49380:	andeq	sp, r3, ip, asr #21
   49384:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   49388:	andeq	r0, r0, r0, ror #4
   4938c:	andeq	sp, r3, r8, lsr #21
   49390:	muleq	r2, r4, r4
   49394:	andeq	r0, r0, ip, asr r2
   49398:	andeq	sl, r2, ip, ror r3
   4939c:	andeq	sl, r2, r0, asr r4
   493a0:	andeq	r0, r0, r0, asr #6
   493a4:	muleq	r7, r8, r0
   493a8:	andcs	fp, r0, #56, 10	; 0xe000000
   493ac:	strmi	r6, [r4], -r3, lsl #16
   493b0:			; <UNDEFINED> instruction: 0xf4234d0a
   493b4:	movwvs	r5, #9090	; 0x2382
   493b8:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
   493bc:			; <UNDEFINED> instruction: 0xf7fe6003
   493c0:	blmi	2492fc <strspn@plt+0x2308f4>
   493c4:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   493c8:			; <UNDEFINED> instruction: 0xb12b681b
   493cc:			; <UNDEFINED> instruction: 0xf1046de1
   493d0:	stcvs	3, cr0, [r0, #384]!	; 0x180
   493d4:	andeq	lr, r3, r3, lsl #17
   493d8:	svclt	0x0000bd38
   493dc:	muleq	r7, ip, r8
   493e0:	andeq	r0, r0, r0, lsr r2
   493e4:	vadd.i8	q11, q8, q0
   493e8:	addsmi	r2, r8, #134217728	; 0x8000000
   493ec:			; <UNDEFINED> instruction: 0xf5b0d805
   493f0:	svclt	0x00347f00
   493f4:	andcs	r2, r1, r0
   493f8:			; <UNDEFINED> instruction: 0xf5a04770
   493fc:	blx	fec65408 <strspn@plt+0xfec4ca00>
   49400:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   49404:	svclt	0x00004770
   49408:	tstcs	r0, r3, lsl #22
   4940c:	ldrbtmi	r6, [fp], #-2242	; 0xfffff73e
   49410:			; <UNDEFINED> instruction: 0xf8c360c1
   49414:	ldrbmi	r2, [r0, -r0, lsr #1]!
   49418:	andeq	r0, sl, r6, ror #17
   4941c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   49420:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   49424:	ldrbmi	r6, [r0, -r3, asr #1]!
   49428:	ldrdeq	r0, [sl], -r6
   4942c:	rscscs	r4, pc, r4, lsl #20
   49430:			; <UNDEFINED> instruction: 0xf04f4b04
   49434:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   49438:	andsvc	r4, r0, fp, ror r4
   4943c:			; <UNDEFINED> instruction: 0x47706019
   49440:			; <UNDEFINED> instruction: 0x000a08be
   49444:	andeq	r9, r7, r4, lsl #24
   49448:	ldrlt	r4, [r8, #-2580]!	; 0xfffff5ec
   4944c:	cfldrsmi	mvf4, [r4, #-488]	; 0xfffffe18
   49450:	ldrbtmi	r6, [sp], #-2066	; 0xfffff7ee
   49454:	blle	5905ac <strspn@plt+0x577ba4>
   49458:	ldmdbmi	r2, {r2, r3, r9, sl, lr}
   4945c:	movwcc	r4, #17923	; 0x4603
   49460:	stmdavc	r9, {r0, r3, r5, r6, fp, ip, lr}
   49464:	mrrcne	9, 5, fp, r1, cr1	; <UNPREDICTABLE>
   49468:	bcs	7d4bc <strspn@plt+0x64ab4>
   4946c:	blmi	40009c <strspn@plt+0x3e7694>
   49470:	ldrbtmi	r2, [fp], #-1
   49474:			; <UNDEFINED> instruction: 0x3094f8d3
   49478:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   4947c:			; <UNDEFINED> instruction: 0xf7ff4619
   49480:	stmdblt	r8, {r0, r7, fp, ip, sp, lr, pc}
   49484:	ldclt	0, cr2, [r8, #-0]
   49488:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   4948c:	mlavs	r3, fp, r8, r6
   49490:			; <UNDEFINED> instruction: 0x4618bd38
   49494:			; <UNDEFINED> instruction: 0xf864f7ff
   49498:	strb	r4, [r6, r2, lsl #12]!
   4949c:	strdeq	r9, [r7], -r0
   494a0:	andeq	r9, r7, lr, lsl #16
   494a4:	andeq	r0, r0, r0, asr #6
   494a8:	andeq	r0, sl, r2, lsl #17
   494ac:	andeq	r0, sl, sl, ror #16
   494b0:	ldrlt	r4, [r8, #-2580]!	; 0xfffff5ec
   494b4:	cfldrsmi	mvf4, [r4, #-488]	; 0xfffffe18
   494b8:	ldrbtmi	r6, [sp], #-2066	; 0xfffff7ee
   494bc:	blle	590614 <strspn@plt+0x577c0c>
   494c0:	ldmdbmi	r2, {r2, r3, r9, sl, lr}
   494c4:	movwcc	r4, #17923	; 0x4603
   494c8:	stmdavc	r9, {r0, r3, r5, r6, fp, ip, lr}
   494cc:	mrrcne	9, 5, fp, r1, cr1	; <UNPREDICTABLE>
   494d0:	bcs	7d524 <strspn@plt+0x64b1c>
   494d4:	blmi	400104 <strspn@plt+0x3e76fc>
   494d8:	ldrbtmi	r2, [fp], #-1
   494dc:	ldrdcc	pc, [ip], r3
   494e0:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   494e4:			; <UNDEFINED> instruction: 0xf7ff4619
   494e8:	stmdblt	r8, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
   494ec:	ldclt	0, cr2, [r8, #-0]
   494f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   494f4:	eorvs	r6, r3, fp, lsl r9
   494f8:			; <UNDEFINED> instruction: 0x4618bd38
   494fc:			; <UNDEFINED> instruction: 0xf830f7ff
   49500:	strb	r4, [r6, r2, lsl #12]!
   49504:	andeq	r9, r7, r8, lsl #23
   49508:	andeq	r9, r7, r6, lsr #15
   4950c:	andeq	r0, r0, r0, asr #6
   49510:	andeq	r0, sl, sl, lsl r8
   49514:	andeq	r0, sl, r2, lsl #16
   49518:	mvnsmi	lr, #737280	; 0xb4000
   4951c:	movwcs	r2, #61952	; 0xf200
   49520:			; <UNDEFINED> instruction: 0xf04fb083
   49524:	strbvs	r3, [r2], #1535	; 0x5ff
   49528:	strmi	r6, [r4], -r3, lsl #1
   4952c:			; <UNDEFINED> instruction: 0xf7ff6105
   49530:	cdpmi	8, 6, cr15, cr0, cr5, {3}
   49534:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   49538:	addshi	pc, sl, r0, asr #5
   4953c:	blmi	181bebc <strspn@plt+0x18034b4>
   49540:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
   49544:	ldmdavc	r3, {r0, r3, r4, r6, fp, sp, lr}
   49548:	blmi	17b59fc <strspn@plt+0x179cff4>
   4954c:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   49550:	vpmax.s8	d18, d0, d3
   49554:	blmi	172976c <strspn@plt+0x1710d64>
   49558:			; <UNDEFINED> instruction: 0xf8d3447b
   4955c:	svcvs	0x00582088
   49560:	cmnle	lr, r0, lsl #20
   49564:	svcvc	0x00faf5b0
   49568:			; <UNDEFINED> instruction: 0xf000d30a
   4956c:			; <UNDEFINED> instruction: 0xf64f8083
   49570:	vrsra.s64	<illegal reg q11.5>, q8, #64
   49574:	addsmi	r0, r8, #1006632960	; 0x3c000000
   49578:	addhi	pc, r1, r0
   4957c:			; <UNDEFINED> instruction: 0xf85ef7ff
   49580:	smlawbvs	r0, r1, r2, r4
   49584:	blmi	147f9b0 <strspn@plt+0x1466fa8>
   49588:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   4958c:	movwcc	pc, #2818	; 0xb02	; <UNPREDICTABLE>
   49590:			; <UNDEFINED> instruction: 0xb11268da
   49594:	ldrbeq	r6, [r2, #-2138]	; 0xfffff7a6
   49598:			; <UNDEFINED> instruction: 0x212cd550
   4959c:			; <UNDEFINED> instruction: 0xf0082001
   495a0:			; <UNDEFINED> instruction: 0xf8dffadf
   495a4:			; <UNDEFINED> instruction: 0xf8d4c128
   495a8:	ldrbtmi	lr, [ip], #16
   495ac:	svcvc	0x00faf5be
   495b0:	strmi	r4, [r0], r5, lsl #12
   495b4:			; <UNDEFINED> instruction: 0x000fe8bc
   495b8:	ldmdbeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   495bc:	blmi	1876e4 <strspn@plt+0x16ecdc>
   495c0:	strgt	r4, [pc, -r7, asr #12]
   495c4:	andsls	pc, r4, r5, asr #17
   495c8:	rsble	sp, r3, sl, lsl #6
   495cc:	mvnsvc	pc, #82837504	; 0x4f00000
   495d0:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   495d4:	mlsle	r2, lr, r5, r4
   495d8:			; <UNDEFINED> instruction: 0xf7ff4670
   495dc:	strmi	pc, [r6], pc, lsr #16
   495e0:	tstcs	r3, fp, lsr fp
   495e4:			; <UNDEFINED> instruction: 0x46484a3b
   495e8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   495ec:	blmi	ed8df4 <strspn@plt+0xec03ec>
   495f0:	andscc	r4, r8, #2046820352	; 0x7a000000
   495f4:			; <UNDEFINED> instruction: 0xf7ff447b
   495f8:	bmi	e876cc <strspn@plt+0xe6ecc4>
   495fc:	strtmi	r4, [r0], -r9, lsr #12
   49600:			; <UNDEFINED> instruction: 0xf8c4447a
   49604:			; <UNDEFINED> instruction: 0xf7fe804c
   49608:	blmi	dc908c <strspn@plt+0xdb0684>
   4960c:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   49610:	stmdbvs	r2!, {r0, r1, r6, r7, r8, ip, sp, pc}
   49614:			; <UNDEFINED> instruction: 0xf5b26861
   49618:	movwle	r7, #45050	; 0xaffa
   4961c:			; <UNDEFINED> instruction: 0xf64fd042
   49620:	vrsra.s64	<illegal reg q11.5>, q8, #64
   49624:	addsmi	r0, sl, #1006632960	; 0x3c000000
   49628:	ldrmi	sp, [r0], -r1, asr #32
   4962c:			; <UNDEFINED> instruction: 0xf806f7ff
   49630:	stmdami	ip!, {r1, r9, sl, lr}
   49634:			; <UNDEFINED> instruction: 0xf7da4478
   49638:	and	pc, r3, r9, lsr #16
   4963c:			; <UNDEFINED> instruction: 0xf7dc64e3
   49640:	adcvs	pc, r0, sp, lsr pc	; <UNPREDICTABLE>
   49644:	ldreq	r6, [fp, #-2083]	; 0xfffff7dd
   49648:	andcs	fp, r1, r8, asr pc
   4964c:	stmiavs	r3!, {r2, r8, sl, ip, lr, pc}
   49650:			; <UNDEFINED> instruction: 0xf0432001
   49654:	adcvs	r0, r3, r8, lsl #6
   49658:	pop	{r0, r1, ip, sp, pc}
   4965c:	ldmibvs	r8, {r4, r5, r6, r7, r8, r9, pc}
   49660:	addmi	lr, r1, #128, 14	; 0x2000000
   49664:	svcge	0x007ef63f
   49668:	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   4966c:	stmdblt	sp, {r0, r2, r3, r4, fp, ip, sp, lr}^
   49670:	ldrb	r4, [r1, r8, lsr #12]!
   49674:	rscsvc	pc, r0, pc, asr #12
   49678:	andeq	pc, pc, r0, asr #5
   4967c:	vst1.32	{d30}, [pc], r0
   49680:			; <UNDEFINED> instruction: 0xe77d70fa
   49684:	ldmdami	r8, {r0, r1, r9, sl, lr}
   49688:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   4968c:			; <UNDEFINED> instruction: 0xfffef7d9
   49690:	strb	r2, [r1, r0]!
   49694:	cdpvc	6, 15, cr15, cr0, cr15, {2}
   49698:	cdpeq	2, 0, cr15, cr15, cr0, {6}
   4969c:	vst1.32	{d30}, [pc :128], r0
   496a0:			; <UNDEFINED> instruction: 0xe79d7efa
   496a4:	rscsvc	pc, r0, #82837504	; 0x4f00000
   496a8:	andeq	pc, pc, #192, 4
   496ac:	vst1.64	{d30}, [pc], r1
   496b0:			; <UNDEFINED> instruction: 0xe7be72fa
   496b4:	andeq	r9, r7, ip, lsr #14
   496b8:	andeq	r0, r0, r0, asr #6
   496bc:	strdeq	r9, [r7], -sl
   496c0:	andeq	r0, sl, r8, lsr #15
   496c4:	muleq	sl, ip, r7
   496c8:	andeq	r6, r7, lr, lsl lr
   496cc:	andeq	r6, r7, sl, ror #27
   496d0:	ldrdeq	r9, [r2], -ip
   496d4:	andeq	sl, r3, r4, lsl #19
   496d8:	andeq	sl, r2, r0, asr #2
   496dc:			; <UNDEFINED> instruction: 0xffffeef9
   496e0:	andeq	r0, r0, r4, lsl #4
   496e4:	andeq	sl, r2, r0, lsr r1
   496e8:	andeq	sl, r2, r6, ror r0
   496ec:			; <UNDEFINED> instruction: 0x4604b570
   496f0:			; <UNDEFINED> instruction: 0xff12f7ff
   496f4:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
   496f8:	cmplt	r8, r6, lsl #12
   496fc:	andle	r2, fp, r1, lsl #16
   49700:			; <UNDEFINED> instruction: 0xf7fe4620
   49704:	stclvs	8, cr15, [r3], #796	; 0x31c
   49708:	ldmdbvs	r9, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
   4970c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   49710:	mcr2	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   49714:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   49718:	stmiapl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
   4971c:	orrlt	r7, r3, fp, lsl r8
   49720:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   49724:	blcs	127778 <strspn@plt+0x10ed70>
   49728:			; <UNDEFINED> instruction: 0xf104d80b
   4972c:	eorcc	r0, r0, #20, 6	; 0x50000000
   49730:			; <UNDEFINED> instruction: 0xf852342c
   49734:			; <UNDEFINED> instruction: 0xf8431b08
   49738:	adcmi	r1, r3, #4, 22	; 0x1000
   4973c:			; <UNDEFINED> instruction: 0x4630d1f9
   49740:	blmi	3b8d08 <strspn@plt+0x3a0300>
   49744:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   49748:	ldmib	r3, {r1, r2, r4, r8, sl, sp}^
   4974c:	cmnvs	r2, r8, lsl r1
   49750:	tstcs	sl, #3457024	; 0x34c000
   49754:	andpl	lr, r6, r4, asr #19
   49758:	stmib	r4, {r4, r5, r9, sl, lr}^
   4975c:	adcvs	r1, r3, #8, 4	; 0x80000000
   49760:	stmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   49764:			; <UNDEFINED> instruction: 0xe7d14479
   49768:	andeq	r9, r7, sl, ror #10
   4976c:	andeq	r9, r2, r6, lsl #28
   49770:	andeq	r0, r0, r0, asr #6
   49774:	ldrdeq	r0, [sl], -r2
   49778:			; <UNDEFINED> instruction: 0x000a05b0
   4977c:	andeq	r9, r2, r4, ror sp
   49780:	svcvc	0x00faf5b0
   49784:	andle	sp, r8, r8, lsl #6
   49788:	rscsvc	pc, r0, #82837504	; 0x4f00000
   4978c:	andeq	pc, pc, #192, 4
   49790:	mulle	r7, r0, r2
   49794:	svclt	0x0052f7fe
   49798:			; <UNDEFINED> instruction: 0xf64f4770
   4979c:	vshr.s64	<illegal reg q11.5>, q8, #64
   497a0:	ldrbmi	r0, [r0, -pc]!
   497a4:	rscsvc	pc, sl, pc, asr #8
   497a8:	svclt	0x00004770
   497ac:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   497b0:	addsmi	r6, r8, #5963776	; 0x5b0000
   497b4:	blmi	27dfe8 <strspn@plt+0x2655e0>
   497b8:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   497bc:	andcc	pc, r0, r2, lsl #22
   497c0:	smlawtlt	r3, r3, r8, r6
   497c4:	ldrbeq	r6, [fp, #-2115]	; 0xfffff7bd
   497c8:	stmdbvs	r0, {r0, sl, ip, lr, pc}
   497cc:	andcs	r4, r0, r0, ror r7
   497d0:	svclt	0x00004770
   497d4:	andeq	r9, r7, lr, lsl #17
   497d8:	andeq	r6, r7, lr, ror #23
   497dc:	ldrbmi	lr, [r0, sp, lsr #18]!
   497e0:	ldclmi	0, cr11, [r4], #584	; 0x248
   497e4:			; <UNDEFINED> instruction: 0x2128ab07
   497e8:	stmdbvs	r2, {r0, r8, r9, ip, pc}^
   497ec:	tstls	r0, ip, ror r4
   497f0:	ldmibmi	r1!, {r8, r9, sp}^
   497f4:	cdpmi	6, 15, cr4, cr1, cr7, {0}
   497f8:	ldrbtmi	r5, [lr], #-2145	; 0xfffff79f
   497fc:	tstls	r1, r9, lsl #16
   49800:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   49804:			; <UNDEFINED> instruction: 0xff5cf003
   49808:	cmple	r0, r0, lsl #16
   4980c:			; <UNDEFINED> instruction: 0xf0129a08
   49810:	cmple	r5, r0, asr #30
   49814:			; <UNDEFINED> instruction: 0x46040092
   49818:	ldrmi	r9, [r0], -r5, lsl #4
   4981c:	svc	0x0070f7ce
   49820:	stmdacs	r0, {r0, r2, r9, sl, lr}
   49824:			; <UNDEFINED> instruction: 0x4603d03c
   49828:	stmdbls	r7, {r0, r2, r9, fp, ip, pc}
   4982c:			; <UNDEFINED> instruction: 0xf0014638
   49830:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   49834:	ldmdavs	fp!, {r0, r2, r4, r5, r8, r9, fp, ip, lr, pc}
   49838:	strble	r0, [fp, #-1883]	; 0xfffff8a5
   4983c:	strls	r9, [r6], #-2825	; 0xfffff4f7
   49840:	suble	r2, r2, r0, lsl #22
   49844:	blge	1efc74 <strspn@plt+0x1d726c>
   49848:	ldrtmi	r2, [r8], -r4, lsl #4
   4984c:	stc2l	0, cr15, [r6, #4]
   49850:	vmlal.s8	q9, d0, d0
   49854:	ldmib	sp, {r0, r1, r2, r3, r5, r7, pc}^
   49858:	blcs	95c80 <strspn@plt+0x7d278>
   4985c:	stmdavs	fp!, {r0, r1, r8, sl, fp, ip, lr, pc}
   49860:			; <UNDEFINED> instruction: 0xf0002b01
   49864:	ldmmi	r6, {r0, r1, r3, r4, r5, r6, r8, pc}^
   49868:			; <UNDEFINED> instruction: 0xf7fd4478
   4986c:	ldmmi	r5, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   49870:	ldrbtmi	r9, [r8], #-2310	; 0xfffff6fa
   49874:	ldc2	7, cr15, [r4, #1012]	; 0x3f4
   49878:	stmdbcs	r0, {r0, r1, r3, r8, fp, ip, pc}
   4987c:	msrhi	SPSR_fc, r0
   49880:	blcs	63c74 <strspn@plt+0x4b26c>
   49884:	ldmmi	r0, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
   49888:			; <UNDEFINED> instruction: 0xf7fd4478
   4988c:	stmiami	pc, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   49890:	ldrbtmi	r9, [r8], #-2316	; 0xfffff6f4
   49894:	stc2	7, cr15, [r4, #1012]	; 0x3f4
   49898:			; <UNDEFINED> instruction: 0xf7ce4628
   4989c:	and	lr, r7, r6, lsr lr
   498a0:	strtmi	r2, [r8], -r0, lsl #10
   498a4:	cdp	7, 3, cr15, cr0, cr14, {6}
   498a8:	smmlareq	sl, fp, r8, r6
   498ac:	strbcs	sp, [r0], #-1383	; 0xfffffa99
   498b0:	blmi	ff09c3d4 <strspn@plt+0xff0839cc>
   498b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   498b8:	blls	4a3928 <strspn@plt+0x48af20>
   498bc:			; <UNDEFINED> instruction: 0xf040405a
   498c0:			; <UNDEFINED> instruction: 0x46208174
   498c4:	pop	{r1, r4, ip, sp, pc}
   498c8:	stmiami	r2, {r4, r5, r6, r7, r8, r9, sl, pc}^
   498cc:			; <UNDEFINED> instruction: 0xf7fd4478
   498d0:	strb	pc, [ip, sp, lsl #27]	; <UNPREDICTABLE>
   498d4:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
   498d8:	stc2	7, cr15, [r8, #1012]	; 0x3f4
   498dc:	ldrmi	r9, [r1], -r8, lsl #20
   498e0:	subsle	r2, fp, r0, lsl #20
   498e4:	rscshi	pc, r4, #14614528	; 0xdf0000
   498e8:	bmi	fef9b174 <strspn@plt+0xfef8276c>
   498ec:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   498f0:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   498f4:			; <UNDEFINED> instruction: 0xf8cd9401
   498f8:			; <UNDEFINED> instruction: 0xf0068000
   498fc:	bls	2894e0 <strspn@plt+0x270ad8>
   49900:	ldrmi	r2, [r1], -r1, lsl #20
   49904:	stmdavs	fp!, {r1, r3, r6, ip, lr, pc}
   49908:			; <UNDEFINED> instruction: 0xf0002b02
   4990c:	blcs	129b38 <strspn@plt+0x111130>
   49910:	blcs	bdab0 <strspn@plt+0xa50a8>
   49914:			; <UNDEFINED> instruction: 0xf04fbf18
   49918:	suble	r0, sp, r1, lsl #18
   4991c:			; <UNDEFINED> instruction: 0x469068bb
   49920:	strble	r0, [r0], #-1944	; 0xfffff868
   49924:	vrshl.s8	q10, q4, q8
   49928:			; <UNDEFINED> instruction: 0xf8df8142
   4992c:	bl	1b2414 <strspn@plt+0x199a0c>
   49930:	strbmi	r0, [lr], -r9, lsl #15
   49934:			; <UNDEFINED> instruction: 0xf85744fa
   49938:	strcc	r1, [r1], -r4, lsl #22
   4993c:			; <UNDEFINED> instruction: 0xf7fd4650
   49940:	strbmi	pc, [r6, #-3375]	; 0xfffff2d1	; <UNPREDICTABLE>
   49944:			; <UNDEFINED> instruction: 0xf108d3f7
   49948:			; <UNDEFINED> instruction: 0xf10933ff
   4994c:	bl	fe90a158 <strspn@plt+0xfe8f1750>
   49950:	stmdbls	r8, {r0, r3, r8, fp}
   49954:	svclt	0x00384590
   49958:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4995c:	strmi	r4, [r9, #1169]	; 0x491
   49960:	stmiami	r1!, {r2, r9, ip, lr, pc}
   49964:			; <UNDEFINED> instruction: 0xf7fd4478
   49968:	stmdbls	r8, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   4996c:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
   49970:	ldc2	7, cr15, [r6, #-1012]	; 0xfffffc0c
   49974:			; <UNDEFINED> instruction: 0x4638e790
   49978:	ldc2l	0, cr15, [r2], #-12
   4997c:	ldmib	sp, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
   49980:	strbcs	r3, [r0], #-522	; 0xfffffdf6
   49984:	ldmmi	sl, {r2, r3, r8, fp, ip, pc}
   49988:	stmib	sp, {r8, r9, ip, pc}^
   4998c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   49990:	movwcs	lr, #35293	; 0x89dd
   49994:			; <UNDEFINED> instruction: 0xf7fd9907
   49998:	str	pc, [r9, r3, lsl #26]
   4999c:	ldmvs	fp!, {r0, r4, r7, r9, sl, lr}
   499a0:			; <UNDEFINED> instruction: 0x079b4690
   499a4:	blmi	fe53f134 <strspn@plt+0xfe52672c>
   499a8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   499ac:	svclt	0x00284598
   499b0:			; <UNDEFINED> instruction: 0xe7b74698
   499b4:	ldrb	r9, [r6, -r9, lsl #18]
   499b8:			; <UNDEFINED> instruction: 0xf04f488f
   499bc:	ldrbtmi	r0, [r8], #-2306	; 0xfffff6fe
   499c0:	ldc2	7, cr15, [r4, #-1012]	; 0xfffffc0c
   499c4:	stmdavs	r8!, {r0, r2, r3, r7, r9, fp, lr}^
   499c8:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   499cc:	andcc	r4, ip, #26214400	; 0x1900000
   499d0:	bmi	fe32e1d8 <strspn@plt+0xfe3157d0>
   499d4:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   499d8:	cdp2	0, 8, cr15, cr8, cr6, {0}
   499dc:	ldr	r9, [sp, r8, lsl #20]
   499e0:	ldrbtmi	r4, [r8], #-2184	; 0xfffff778
   499e4:	stc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
   499e8:	stmdavs	r8!, {r0, r1, r2, r7, r9, fp, lr}^
   499ec:	msreq	CPSR_s, #8, 2
   499f0:			; <UNDEFINED> instruction: 0x4621447a
   499f4:	strcc	lr, [r0], #-2509	; 0xfffff633
   499f8:			; <UNDEFINED> instruction: 0xf0064623
   499fc:	bls	2893e0 <strspn@plt+0x2709d8>
   49a00:	ldrmi	r2, [r1], -r2, lsl #20
   49a04:	adcshi	pc, r3, r0
   49a08:	blcc	a3bbc <strspn@plt+0x8b1b4>
   49a0c:	ldmdale	r9, {r0, r1, r3, r8, r9, fp, sp}
   49a10:			; <UNDEFINED> instruction: 0xf003e8df
   49a14:	ldrvc	r1, [r8, -fp, lsl #17]
   49a18:	ldmdane	r8, {r0, r3, r6, fp, ip}
   49a1c:	blne	64fa84 <strspn@plt+0x63707c>
   49a20:			; <UNDEFINED> instruction: 0x4699487a
   49a24:			; <UNDEFINED> instruction: 0xf7fd4478
   49a28:	bmi	1ec8db4 <strspn@plt+0x1eb03ac>
   49a2c:			; <UNDEFINED> instruction: 0xf1086868
   49a30:	ldrbtmi	r0, [sl], #-792	; 0xfffffce8
   49a34:	strcc	lr, [r0], #-2509	; 0xfffff633
   49a38:	strtmi	r4, [r3], -r1, lsr #12
   49a3c:	cdp2	0, 5, cr15, cr6, cr6, {0}
   49a40:	strb	r9, [fp, -r8, lsl #20]!
   49a44:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49a48:			; <UNDEFINED> instruction: 0xf8dfe768
   49a4c:			; <UNDEFINED> instruction: 0xf04f91c8
   49a50:			; <UNDEFINED> instruction: 0xf8df0800
   49a54:	ldrbtmi	sl, [r9], #452	; 0x1c4
   49a58:			; <UNDEFINED> instruction: 0x464844fa
   49a5c:	stc2l	7, cr15, [r6], {253}	; 0xfd
   49a60:	stmiavs	r8!, {r1, r2, r3, r5, r6, r9, fp, lr}
   49a64:	msreq	SPSR_fs, #-2147483646	; 0x80000002
   49a68:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   49a6c:	strbmi	r3, [r1], -r0, lsl #16
   49a70:			; <UNDEFINED> instruction: 0xf0064643
   49a74:	bls	289368 <strspn@plt+0x270960>
   49a78:	rsbsle	r2, fp, r3, lsl #20
   49a7c:	blcs	4e3d30 <strspn@plt+0x4cb328>
   49a80:	strbmi	sp, [r8], -r0, ror #3
   49a84:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49a88:	ldc2	7, cr15, [r0], #1012	; 0x3f4
   49a8c:	stmiavs	r8!, {r2, r5, r6, r9, fp, lr}^
   49a90:	cmneq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
   49a94:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   49a98:	strbmi	r3, [r1], -r0, lsl #16
   49a9c:			; <UNDEFINED> instruction: 0xf0064643
   49aa0:	bls	28933c <strspn@plt+0x270934>
   49aa4:			; <UNDEFINED> instruction: 0xf8dfe73a
   49aa8:			; <UNDEFINED> instruction: 0xf8df917c
   49aac:	ldrbtmi	r8, [r9], #380	; 0x17c
   49ab0:			; <UNDEFINED> instruction: 0x464844f8
   49ab4:	ldc2	7, cr15, [sl], {253}	; 0xfd
   49ab8:	stmiavs	r8!, {r8, r9, sp}
   49abc:	subeq	pc, r8, #8, 2
   49ac0:	movwcs	lr, #2509	; 0x9cd
   49ac4:	bmi	169b330 <strspn@plt+0x1682928>
   49ac8:			; <UNDEFINED> instruction: 0xf006447a
   49acc:	bls	289310 <strspn@plt+0x270908>
   49ad0:	suble	r2, pc, r3, lsl #20
   49ad4:	ldmdbcs	r0, {r0, r3, r5, r7, fp, sp, lr}
   49ad8:	ldmdbcs	r2, {r0, r2, r4, r6, ip, lr, pc}
   49adc:			; <UNDEFINED> instruction: 0x4648d1b2
   49ae0:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49ae4:	stc2	7, cr15, [r2], {253}	; 0xfd
   49ae8:	stmiavs	r8!, {r8, r9, sp}^
   49aec:	subseq	pc, r4, #8, 2
   49af0:	movwcs	lr, #2509	; 0x9cd
   49af4:	bmi	13db360 <strspn@plt+0x13c2958>
   49af8:			; <UNDEFINED> instruction: 0xf006447a
   49afc:	bls	2892e0 <strspn@plt+0x2708d8>
   49b00:	stmdami	ip, {r2, r3, r8, r9, sl, sp, lr, pc}^
   49b04:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49b08:			; <UNDEFINED> instruction: 0xf7fd4478
   49b0c:	bmi	1308cd0 <strspn@plt+0x12f02c8>
   49b10:	movwcs	r6, #2216	; 0x8a8
   49b14:			; <UNDEFINED> instruction: 0x4619447a
   49b18:	andls	r3, r0, #60, 4	; 0xc0000003
   49b1c:	movwls	r4, #6727	; 0x1a47
   49b20:			; <UNDEFINED> instruction: 0xf006447a
   49b24:	bls	2892b8 <strspn@plt+0x2708b0>
   49b28:	stmdami	r5, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   49b2c:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49b30:			; <UNDEFINED> instruction: 0xf7fd4478
   49b34:	bmi	1148ca8 <strspn@plt+0x11302a0>
   49b38:	movwcs	r6, #2216	; 0x8a8
   49b3c:			; <UNDEFINED> instruction: 0x4619447a
   49b40:	andls	r3, r0, #48, 4
   49b44:	movwls	r4, #6720	; 0x1a40
   49b48:			; <UNDEFINED> instruction: 0xf006447a
   49b4c:	bls	289290 <strspn@plt+0x270888>
   49b50:	ldmdami	lr!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
   49b54:			; <UNDEFINED> instruction: 0xf7fd4478
   49b58:	ldr	pc, [r8], r9, asr #24
   49b5c:	blcc	a3d10 <strspn@plt+0x8b308>
   49b60:			; <UNDEFINED> instruction: 0xf63f2b01
   49b64:	ldrtmi	sl, [r8], -r0, lsl #29
   49b68:	blx	1f05b7e <strspn@plt+0x1eed176>
   49b6c:			; <UNDEFINED> instruction: 0xf04fe67f
   49b70:	ldr	r0, [r4, -r2, lsl #18]
   49b74:			; <UNDEFINED> instruction: 0xf04f68bb
   49b78:			; <UNDEFINED> instruction: 0xf04f0803
   49b7c:	ldreq	r0, [r9, r2, lsl #18]
   49b80:	svcge	0x0011f53f
   49b84:			; <UNDEFINED> instruction: 0x4648e6d1
   49b88:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49b8c:	stc2	7, cr15, [lr], #-1012	; 0xfffffc0c
   49b90:	stmiavs	r8!, {r8, r9, sp}^
   49b94:	rsbeq	pc, r0, #8, 2
   49b98:	movwcs	lr, #2509	; 0x9cd
   49b9c:	bmi	b5b408 <strspn@plt+0xb42a00>
   49ba0:			; <UNDEFINED> instruction: 0xf006447a
   49ba4:	bls	289238 <strspn@plt+0x270830>
   49ba8:			; <UNDEFINED> instruction: 0xf7cee6b8
   49bac:	ldrmi	lr, [r1], -r2, lsl #26
   49bb0:	svclt	0x0000e6d5
   49bb4:	andeq	r9, r7, r4, ror r4
   49bb8:	andeq	r0, r0, r8, asr #4
   49bbc:	andeq	r9, r7, r6, ror #8
   49bc0:	andeq	r2, r4, ip, lsr lr
   49bc4:	ldrdeq	r9, [r0], -r2
   49bc8:	andeq	r2, r4, ip, lsl lr
   49bcc:	andeq	r9, r0, sl, lsl r8
   49bd0:	andeq	r9, r7, ip, lsr #7
   49bd4:	andeq	lr, r1, r8, asr #20
   49bd8:	andeq	sl, r1, sl, lsr #13
   49bdc:	muleq	r7, ip, r1
   49be0:	andeq	fp, r0, sl, lsr #11
   49be4:	andeq	sl, r3, r4, lsr #14
   49be8:	andeq	fp, r0, r0, lsr r0
   49bec:	strdeq	sl, [r3], -r2
   49bf0:	andeq	sl, r3, r6, lsl r6
   49bf4:	andeq	r0, r0, r8, lsl r3
   49bf8:	andeq	sp, r3, r6, lsl #2
   49bfc:	andeq	r1, r7, r2, asr #1
   49c00:	andeq	sl, r3, sl, ror #11
   49c04:	andeq	sp, r3, r2, ror #1
   49c08:	andeq	sl, r3, r4, ror #11
   49c0c:	andeq	sp, r3, r0, lsr #1
   49c10:	muleq	r3, sl, r5
   49c14:	andeq	sp, r3, lr, rrx
   49c18:	andeq	r1, r7, r4, lsr r0
   49c1c:	andeq	sl, r3, ip, asr #11
   49c20:			; <UNDEFINED> instruction: 0x0003a5b0
   49c24:	andeq	sp, r3, r6, lsl r0
   49c28:	ldrdeq	r0, [r7], -ip
   49c2c:	andeq	sl, r3, r4, lsr r5
   49c30:	andeq	sl, r3, r4, lsl r5
   49c34:			; <UNDEFINED> instruction: 0x0003cfbc
   49c38:	andeq	r0, r7, r8, ror pc
   49c3c:	andeq	sl, r3, ip, asr #9
   49c40:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   49c44:	andeq	r0, r7, r0, asr pc
   49c48:	muleq	r3, r4, r4
   49c4c:	andeq	lr, r1, r0, asr #15
   49c50:	andeq	sl, r3, r0, lsl #9
   49c54:	blmi	a9c4fc <strspn@plt+0xa83af4>
   49c58:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   49c5c:	ldmpl	r3, {r2, r3, r5, r7, ip, sp, pc}^
   49c60:	ldmdavs	fp, {r1, fp, sp, lr}
   49c64:			; <UNDEFINED> instruction: 0xf04f932b
   49c68:	ldrbeq	r0, [r3, -r0, lsl #6]
   49c6c:	bmi	97ec9c <strspn@plt+0x966294>
   49c70:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   49c74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   49c78:	subsmi	r9, sl, fp, lsr #22
   49c7c:	andcs	sp, r0, r9, lsr r1
   49c80:	ldcllt	0, cr11, [r0, #-176]!	; 0xffffff50
   49c84:	stmdbvs	r2, {r0, r1, r3, r4, r8, r9, fp, sp, pc}^
   49c88:	stmib	sp, {r6, r8, sp}^
   49c8c:	movwcs	r1, #768	; 0x300
   49c90:	ldc2	0, cr15, [r6, #-12]
   49c94:	mvnle	r2, r0, lsl #16
   49c98:	eorvs	lr, r6, #3620864	; 0x374000
   49c9c:	stmdbls	r8!, {r0, r1, r9, sl, lr}
   49ca0:			; <UNDEFINED> instruction: 0x5094f8bd
   49ca4:	tstls	r8, r4, lsr #24
   49ca8:	stmdbls	r3!, {r1, r2, r4, r9, ip, pc}
   49cac:	ldrls	r9, [r4], -r2, lsr #20
   49cb0:	mcrls	5, 1, r9, cr1, cr2, {0}
   49cb4:	ldrls	r9, [r0], #-3360	; 0xfffff2e0
   49cb8:	ldflsd	f1, [pc], {14}
   49cbc:	andls	r9, ip, #491520	; 0x78000
   49cc0:	andsls	r9, r7, sp, lsl sl
   49cc4:	andsls	r9, r1, r5, lsl r0
   49cc8:	andls	r9, sp, pc
   49ccc:	andls	r9, r9, fp
   49cd0:	andls	r9, r5, r7
   49cd4:	strls	r9, [r8, #-1546]	; 0xfffff9f6
   49cd8:	tstls	r4, r6, lsl #8
   49cdc:	bls	76e4ec <strspn@plt+0x755ae4>
   49ce0:	stmib	sp, {r0, r1, ip, pc}^
   49ce4:	stmdami	r7, {sp}
   49ce8:	ldrbtmi	r9, [r8], #-2587	; 0xfffff5e5
   49cec:	blx	1687cea <strspn@plt+0x166f2e2>
   49cf0:			; <UNDEFINED> instruction: 0xf7cee7bd
   49cf4:	svclt	0x0000ec5e
   49cf8:	andeq	r9, r7, r8
   49cfc:	andeq	r0, r0, r8, asr #4
   49d00:	andeq	r8, r7, lr, ror #31
   49d04:	andeq	fp, r3, r6, asr #25
   49d08:	push	{r0, r1, fp, sp, lr}
   49d0c:			; <UNDEFINED> instruction: 0xf01341f0
   49d10:	stmdbvs	r5, {r2, r9}^
   49d14:	stmibvs	r6, {r1, r7, ip, sp, pc}^
   49d18:	eorle	r4, pc, r4, lsl #12
   49d1c:	ldmdale	r4!, {r1, r3, r8, sl, fp, sp}^
   49d20:			; <UNDEFINED> instruction: 0xf005e8df
   49d24:	ldrbpl	r2, [r4], #-1831	; 0xfffff8d9
   49d28:			; <UNDEFINED> instruction: 0x27272754
   49d2c:	eoreq	r2, r7, r6, lsl #14
   49d30:			; <UNDEFINED> instruction: 0xf04f4f3d
   49d34:	strbcs	r0, [r0, #-2048]	; 0xfffff800
   49d38:			; <UNDEFINED> instruction: 0x4638447f
   49d3c:	blx	1607d3a <strspn@plt+0x15ef332>
   49d40:	stmibvs	r0!, {r0, r6, r9, sl, lr}
   49d44:	stc2	0, cr15, [r8, #-8]!
   49d48:			; <UNDEFINED> instruction: 0xf7fd4638
   49d4c:	bmi	e48a90 <strspn@plt+0xe30088>
   49d50:	ldrtmi	r2, [r0], -fp, lsl #6
   49d54:			; <UNDEFINED> instruction: 0xf8cd447a
   49d58:			; <UNDEFINED> instruction: 0xf1028004
   49d5c:	bmi	d4a194 <strspn@plt+0xd3178c>
   49d60:	ldrbne	r9, [r1, r0, lsl #2]!
   49d64:			; <UNDEFINED> instruction: 0xf006447a
   49d68:	strtmi	pc, [r8], -r1, asr #25
   49d6c:	pop	{r1, ip, sp, pc}
   49d70:	strbcs	r8, [r0, #-496]	; 0xfffffe10
   49d74:	andlt	r4, r2, r8, lsr #12
   49d78:	ldrhhi	lr, [r0, #141]!	; 0x8d
   49d7c:	strbne	r9, [r9, r1, lsl #4]!
   49d80:	movwcs	r4, #48940	; 0xbf2c
   49d84:	strtmi	r4, [r8], -ip, lsr #20
   49d88:	smlsdxls	r0, pc, r4, r4	; <UNPREDICTABLE>
   49d8c:			; <UNDEFINED> instruction: 0xf006447a
   49d90:	stccs	12, cr15, [sl, #-692]	; 0xfffffd4c
   49d94:	movwge	sp, #10297	; 0x2839
   49d98:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   49d9c:			; <UNDEFINED> instruction: 0x47184413
   49da0:			; <UNDEFINED> instruction: 0xffffffd3
   49da4:			; <UNDEFINED> instruction: 0xffffffd3
   49da8:	andeq	r0, r0, sp, asr #32
   49dac:	andeq	r0, r0, sp, asr #32
   49db0:	andeq	r0, r0, sp, asr #32
   49db4:			; <UNDEFINED> instruction: 0xffffffd3
   49db8:			; <UNDEFINED> instruction: 0xffffffd3
   49dbc:			; <UNDEFINED> instruction: 0xffffffd3
   49dc0:			; <UNDEFINED> instruction: 0xffffff91
   49dc4:			; <UNDEFINED> instruction: 0xffffffd3
   49dc8:			; <UNDEFINED> instruction: 0xffffffd3
   49dcc:			; <UNDEFINED> instruction: 0xb1b368e3
   49dd0:	smlatbcs	r0, r0, r9, r6
   49dd4:	stc2l	0, cr15, [r0], #8
   49dd8:			; <UNDEFINED> instruction: 0x46314818
   49ddc:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   49de0:	blx	ff807ddc <strspn@plt+0xff7ef3d4>
   49de4:	andlt	r4, r2, r8, lsr #12
   49de8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   49dec:			; <UNDEFINED> instruction: 0xf0156825
   49df0:	mvnle	r0, r4, lsl #10
   49df4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   49df8:	blx	ffe87df4 <strspn@plt+0xffe6f3ec>
   49dfc:	bvs	ff903cd8 <strspn@plt+0xff8eb2d0>
   49e00:	stmibvs	r1!, {r5, r9, sl, lr}
   49e04:	blx	c85e18 <strspn@plt+0xc6d410>
   49e08:	stmdami	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   49e0c:	ldrbtmi	r2, [r8], #-1344	; 0xfffffac0
   49e10:	blx	ffb87e0c <strspn@plt+0xffb6f404>
   49e14:	smlatbcs	r0, r0, r9, r6
   49e18:	ldc2	0, cr15, [lr], #8
   49e1c:	ldrtmi	r4, [r1], -sl, lsl #16
   49e20:			; <UNDEFINED> instruction: 0xf7fd4478
   49e24:			; <UNDEFINED> instruction: 0xe7a0fabd
   49e28:	andeq	ip, r3, ip, lsl #27
   49e2c:	muleq	r7, r0, r0
   49e30:	andeq	fp, r3, ip, lsl sp
   49e34:	andeq	r2, r7, ip, asr r0
   49e38:	andeq	fp, r3, r0, ror #25
   49e3c:			; <UNDEFINED> instruction: 0x0000d1be
   49e40:	andeq	ip, r3, lr, asr #25
   49e44:			; <UNDEFINED> instruction: 0x0003ccb6
   49e48:	andeq	sp, r0, ip, ror r1
   49e4c:			; <UNDEFINED> instruction: 0x4615b570
   49e50:	ldrcs	pc, [ip], #2271	; 0x8df
   49e54:			; <UNDEFINED> instruction: 0xf8dfb08e
   49e58:			; <UNDEFINED> instruction: 0x4604349c
   49e5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   49e60:	movwls	r6, #55323	; 0xd81b
   49e64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49e68:	cmpmi	r7, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   49e6c:	stmdale	r2!, {r0, r3, r4, r7, r9, lr}^
   49e70:	svcmi	0x00a8f5b1
   49e74:	sbcshi	pc, r3, r0, asr #4
   49e78:			; <UNDEFINED> instruction: 0x43a8f5a1
   49e7c:	blcs	15d8a88 <strspn@plt+0x15c0080>
   49e80:	sbchi	pc, sp, r0, lsl #4
   49e84:			; <UNDEFINED> instruction: 0xf013e8df
   49e88:	ldrsbteq	r0, [r1], #-3
   49e8c:	rsbseq	r0, r1, r1, ror r0
   49e90:	tsteq	r6, r2, lsl #2
   49e94:	tsteq	r6, r6, lsl #2
   49e98:	orreq	r0, r7, r0, lsl #3
   49e9c:	adcseq	r0, r2, r4, lsr #3
   49ea0:	strheq	r0, [r0, r2]
   49ea4:	cmpeq	pc, sl, asr #2
   49ea8:	orrseq	r0, r9, sl, asr #2
   49eac:	cmneq	r0, fp, asr r1
   49eb0:	ldrsbeq	r0, [ip], #8
   49eb4:	ldrsbeq	r0, [ip], #12
   49eb8:	cmpeq	pc, sl, asr #2
   49ebc:	sbceq	r0, fp, sl, asr #2
   49ec0:	strheq	r0, [fp], #2
   49ec4:	strheq	r0, [pc, #-2]	; 49eca <strspn@plt+0x314c2>
   49ec8:	adcseq	r0, r2, pc, asr #2
   49ecc:	cmpeq	sl, pc, asr #2
   49ed0:	sbceq	r0, fp, r0, lsl #3
   49ed4:	ldrhteq	r0, [r2], r2
   49ed8:	sbceq	r0, fp, sl, asr #2
   49edc:	sbceq	r0, fp, fp, asr #1
   49ee0:	sbceq	r0, fp, fp, asr #1
   49ee4:	sbceq	r0, fp, fp, asr #1
   49ee8:	sbceq	r0, fp, fp, asr #1
   49eec:	sbceq	r0, fp, fp, asr #1
   49ef0:	sbceq	r0, fp, fp, asr #1
   49ef4:	strheq	r0, [fp], #2
   49ef8:	sbceq	r0, fp, fp, asr #1
   49efc:	sbceq	r0, fp, fp, asr #1
   49f00:	sbceq	r0, fp, fp, asr #1
   49f04:	sbceq	r0, fp, fp, asr #1
   49f08:	sbceq	r0, fp, fp, asr #1
   49f0c:	sbceq	r0, fp, fp, asr #1
   49f10:	sbceq	r0, fp, fp, asr #1
   49f14:	sbceq	r0, fp, fp, asr #1
   49f18:	sbceq	r0, fp, fp, asr #1
   49f1c:	sbceq	r0, fp, fp, asr #1
   49f20:	sbceq	r0, fp, fp, asr #1
   49f24:	adcseq	r0, r2, fp, asr #1
   49f28:	strheq	r0, [pc, #-2]	; 49f2e <strspn@plt+0x31526>
   49f2c:	sbceq	r0, fp, fp, asr #1
   49f30:	sbcseq	r0, r3, fp, asr #1
   49f34:	vqadd.s8	q8, <illegal reg q2.5>, <illegal reg q8.5>
   49f38:	vqdmlal.s<illegal width 8>	q10, d8, d0[0]
   49f3c:	addsmi	r0, r9, #4, 6	; 0x10000000
   49f40:	vadd.i8	<illegal reg q14.5>, <illegal reg q2.5>, <illegal reg q15.5>
   49f44:	vsubw.s8	q10, q4, d31
   49f48:	addsmi	r0, r9, #4, 6	; 0x10000000
   49f4c:	vtst.8	<illegal reg q14.5>, <illegal reg q2.5>, q5
   49f50:	vbic.i32	d20, #16640	; 0x00004100
   49f54:	addsmi	r0, r9, #4, 6	; 0x10000000
   49f58:	rschi	pc, r5, r0
   49f5c:	bicscc	pc, r5, #77594624	; 0x4a00000
   49f60:	bicsvc	pc, r3, #212860928	; 0xcb00000
   49f64:	blcs	daf98 <strspn@plt+0xc2590>
   49f68:	stmiami	r3!, {r0, r3, r4, r6, fp, ip, lr, pc}^
   49f6c:			; <UNDEFINED> instruction: 0xf7fd4478
   49f70:	blge	18886c <strspn@plt+0x16fe64>
   49f74:			; <UNDEFINED> instruction: 0x2124462a
   49f78:	strtmi	r9, [r0], -r1, lsl #6
   49f7c:	mrsls	r2, LR_irq
   49f80:	blx	fe805f96 <strspn@plt+0xfe7ed58e>
   49f84:	stmdacs	r0, {r0, r2, r9, sl, lr}
   49f88:	stmiavs	r3!, {r4, r5, r8, ip, lr, pc}
   49f8c:			; <UNDEFINED> instruction: 0xf140079b
   49f90:	ldmmi	sl, {r0, r4, r5, r8, pc}^
   49f94:			; <UNDEFINED> instruction: 0xf7fd4478
   49f98:	bmi	ff6c8844 <strspn@plt+0xff6afe3c>
   49f9c:	strtmi	r9, [fp], -r6, lsl #18
   49fa0:	andls	r4, r0, #2046820352	; 0x7a000000
   49fa4:	vpmin.s8	q10, <illegal reg q8.5>, <illegal reg q3.5>
   49fa8:	strls	r0, [r1, #-15]
   49fac:	ldrbtmi	r4, [sl], #-8
   49fb0:			; <UNDEFINED> instruction: 0xf0064629
   49fb4:	blls	1c8e28 <strspn@plt+0x1b0420>
   49fb8:			; <UNDEFINED> instruction: 0xf10007de
   49fbc:	ldmibmi	r2, {r2, r4, r7, r8, pc}^
   49fc0:	stmdals	r7, {r0, r3, r4, r5, r6, sl, lr}
   49fc4:			; <UNDEFINED> instruction: 0xf10007c5
   49fc8:	bmi	ff46a5fc <strspn@plt+0xff451bf4>
   49fcc:			; <UNDEFINED> instruction: 0x0784447a
   49fd0:	orrhi	pc, r3, r0, lsl #2
   49fd4:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
   49fd8:			; <UNDEFINED> instruction: 0xf1000700
   49fdc:	stmiami	sp, {r0, r1, r3, r4, r5, r6, r8, pc}^
   49fe0:	andls	r4, r0, r8, ror r4
   49fe4:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
   49fe8:			; <UNDEFINED> instruction: 0xf9daf7fd
   49fec:	bmi	ff3121f4 <strspn@plt+0xff2f97ec>
   49ff0:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
   49ff4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   49ff8:	subsmi	r9, sl, sp, lsl #22
   49ffc:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
   4a000:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   4a004:	bicscc	pc, r0, #77594624	; 0x4a00000
   4a008:	mvnsvc	pc, #208666624	; 0xc700000
   4a00c:	andcs	r4, r1, #184549376	; 0xb000000
   4a010:	movwcs	r4, #20634	; 0x509a
   4a014:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   4a018:	blcs	5a06c <strspn@plt+0x41664>
   4a01c:	subcs	sp, r0, lr, ror r1
   4a020:	vabd.s8	q15, <illegal reg q10.5>, <illegal reg q10.5>
   4a024:	vsubw.s8	q10, q4, d26
   4a028:	addsmi	r0, r9, #44, 6	; 0xb0000000
   4a02c:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   4a030:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
   4a034:	bfi	sp, r9, #3, #24
   4a038:			; <UNDEFINED> instruction: 0xf0136803
   4a03c:	sbcsle	r0, r6, r4
   4a040:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
   4a044:			; <UNDEFINED> instruction: 0xf9d2f7fd
   4a048:	strtmi	sl, [r0], -r2, lsl #22
   4a04c:	strtmi	r2, [sl], -r4, lsl #2
   4a050:	movwne	lr, #2509	; 0x9cd
   4a054:			; <UNDEFINED> instruction: 0xf0032300
   4a058:			; <UNDEFINED> instruction: 0x4604fb33
   4a05c:	bicle	r2, r5, r0, lsl #16
   4a060:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
   4a064:			; <UNDEFINED> instruction: 0xf9c2f7fd
   4a068:	strtmi	r4, [r3], -pc, lsr #21
   4a06c:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   4a070:	eorcc	r9, r4, #131072	; 0x20000
   4a074:	bmi	febae87c <strspn@plt+0xfeb95e74>
   4a078:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
   4a07c:			; <UNDEFINED> instruction: 0xf9c8f007
   4a080:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
   4a084:			; <UNDEFINED> instruction: 0xf9b2f7fd
   4a088:	ldr	r2, [r0, r0, lsl #1]!
   4a08c:			; <UNDEFINED> instruction: 0xf0106800
   4a090:	adcle	r0, ip, r4
   4a094:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
   4a098:			; <UNDEFINED> instruction: 0xf9a8f7fd
   4a09c:	strtmi	sl, [sl], -r4, lsl #22
   4a0a0:	movwls	r2, #4370	; 0x1112
   4a0a4:	movwcs	r4, #1568	; 0x620
   4a0a8:			; <UNDEFINED> instruction: 0xf0039100
   4a0ac:	strmi	pc, [r5], -r9, lsl #22
   4a0b0:	orrsle	r2, fp, r0, lsl #16
   4a0b4:	ldreq	r6, [fp, r3, lsr #17]
   4a0b8:	sbchi	pc, r1, r0, lsl #2
   4a0bc:			; <UNDEFINED> instruction: 0xf8bd489e
   4a0c0:			; <UNDEFINED> instruction: 0xf8bd2012
   4a0c4:	ldrbtmi	r1, [r8], #-16
   4a0c8:			; <UNDEFINED> instruction: 0xf96af7fd
   4a0cc:			; <UNDEFINED> instruction: 0xf8bd489b
   4a0d0:			; <UNDEFINED> instruction: 0xf8bd2016
   4a0d4:	ldrbtmi	r1, [r8], #-20	; 0xffffffec
   4a0d8:			; <UNDEFINED> instruction: 0xf962f7fd
   4a0dc:			; <UNDEFINED> instruction: 0xf89d4898
   4a0e0:	ldrbtmi	r1, [r8], #-24	; 0xffffffe8
   4a0e4:			; <UNDEFINED> instruction: 0xf95cf7fd
   4a0e8:			; <UNDEFINED> instruction: 0x3016f8bd
   4a0ec:			; <UNDEFINED> instruction: 0xf140079b
   4a0f0:	ldmmi	r4, {r0, r1, r4, r6, r7, pc}
   4a0f4:	cdpmi	12, 9, cr10, cr4, cr6, {0}
   4a0f8:	ldrbtmi	sl, [r8], #-3336	; 0xfffff2f8
   4a0fc:			; <UNDEFINED> instruction: 0xf976f7fd
   4a100:			; <UNDEFINED> instruction: 0xf814447e
   4a104:	ldrtmi	r1, [r0], -r1, lsl #30
   4a108:			; <UNDEFINED> instruction: 0xf94af7fd
   4a10c:	mvnsle	r4, r5, lsr #5
   4a110:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
   4a114:			; <UNDEFINED> instruction: 0xf96af7fd
   4a118:	strb	r2, [r8, -r0, lsl #1]!
   4a11c:			; <UNDEFINED> instruction: 0xf0136823
   4a120:			; <UNDEFINED> instruction: 0xf43f0004
   4a124:	stmmi	sl, {r2, r5, r6, r8, r9, sl, fp, sp, pc}
   4a128:			; <UNDEFINED> instruction: 0xf7fd4478
   4a12c:	bmi	fe2c86b0 <strspn@plt+0xfe2afca8>
   4a130:	strtmi	r4, [r0], -r9, lsr #12
   4a134:			; <UNDEFINED> instruction: 0xf003447a
   4a138:	ldrdcs	pc, [r0], r9
   4a13c:	stmdavs	r3, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   4a140:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   4a144:	svcge	0x0053f43f
   4a148:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
   4a14c:			; <UNDEFINED> instruction: 0xf94ef7fd
   4a150:	strtmi	r2, [sl], -r8, lsl #2
   4a154:	movweq	lr, #6925	; 0x1b0d
   4a158:	stmib	sp, {r5, r9, sl, lr}^
   4a15c:	movwcs	r1, #768	; 0x300
   4a160:	blx	fec06174 <strspn@plt+0xfebed76c>
   4a164:			; <UNDEFINED> instruction: 0xf47f2800
   4a168:			; <UNDEFINED> instruction: 0xf8bdaf41
   4a16c:	ldmdami	fp!, {r1, r2, r3, ip}^
   4a170:			; <UNDEFINED> instruction: 0x300cf8bd
   4a174:	tstls	r0, r8, ror r4
   4a178:			; <UNDEFINED> instruction: 0x200af8bd
   4a17c:			; <UNDEFINED> instruction: 0x1008f8bd
   4a180:			; <UNDEFINED> instruction: 0xf90ef7fd
   4a184:	ldr	r2, [r2, -r0, lsl #1]!
   4a188:			; <UNDEFINED> instruction: 0x46294875
   4a18c:			; <UNDEFINED> instruction: 0xf7fd4478
   4a190:	addcs	pc, r0, r7, lsl #18
   4a194:	ldmdami	r3!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}^
   4a198:			; <UNDEFINED> instruction: 0xf7fd4478
   4a19c:	bmi	1d08640 <strspn@plt+0x1cefc38>
   4a1a0:	strtmi	r2, [r8], -r0, lsl #6
   4a1a4:			; <UNDEFINED> instruction: 0x4619447a
   4a1a8:	stmib	sp, {r2, r3, r9, ip, sp}^
   4a1ac:	bmi	1c12db4 <strspn@plt+0x1bfa3ac>
   4a1b0:			; <UNDEFINED> instruction: 0xf006447a
   4a1b4:	umullcs	pc, r0, fp, sl	; <UNPREDICTABLE>
   4a1b8:	stmdami	sp!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
   4a1bc:			; <UNDEFINED> instruction: 0xf7fd4478
   4a1c0:			; <UNDEFINED> instruction: 0x4629f915
   4a1c4:	movwcs	r4, #1568	; 0x620
   4a1c8:			; <UNDEFINED> instruction: 0xf0032201
   4a1cc:	str	pc, [sp, -sp, asr #16]
   4a1d0:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   4a1d4:			; <UNDEFINED> instruction: 0xf90af7fd
   4a1d8:	movwcs	r4, #2663	; 0xa67
   4a1dc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   4a1e0:	andscc	r4, r8, #26214400	; 0x1900000
   4a1e4:	movwcs	lr, #2509	; 0x9cd
   4a1e8:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
   4a1ec:	blx	200620c <strspn@plt+0x1fed804>
   4a1f0:	ldrbt	r2, [ip], r0, lsl #1
   4a1f4:	ldmib	sp, {r1, r5, r6, fp, lr}^
   4a1f8:	ldrbtmi	r1, [r8], #-516	; 0xfffffdfc
   4a1fc:			; <UNDEFINED> instruction: 0xf8d0f7fd
   4a200:	ldmib	sp, {r5, r6, fp, lr}^
   4a204:	ldrbtmi	r1, [r8], #-518	; 0xfffffdfa
   4a208:			; <UNDEFINED> instruction: 0xf8caf7fd
   4a20c:			; <UNDEFINED> instruction: 0xf89d485e
   4a210:	ldrbtmi	r1, [r8], #-32	; 0xffffffe0
   4a214:			; <UNDEFINED> instruction: 0xf8c4f7fd
   4a218:	ldreq	r9, [sl, r7, lsl #22]
   4a21c:	ldmdami	fp, {r0, r2, r6, r8, sl, ip, lr, pc}^
   4a220:			; <UNDEFINED> instruction: 0xf7fd4478
   4a224:	andscs	pc, r0, #14876672	; 0xe30000
   4a228:			; <UNDEFINED> instruction: 0xf10d2113
   4a22c:			; <UNDEFINED> instruction: 0xf0020021
   4a230:	ldmdami	r7, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4a234:			; <UNDEFINED> instruction: 0xf7fd4478
   4a238:	ldrdcs	pc, [r0], r9
   4a23c:	ldmdami	r5, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}^
   4a240:			; <UNDEFINED> instruction: 0xf7fd4478
   4a244:	bmi	1588598 <strspn@plt+0x156fb90>
   4a248:			; <UNDEFINED> instruction: 0x3014f8bd
   4a24c:	andeq	pc, pc, r1, asr #4
   4a250:	andls	r4, r0, #2046820352	; 0x7a000000
   4a254:	andsmi	r4, r8, r1, asr sl
   4a258:	strtmi	r2, [fp], -r0, lsl #2
   4a25c:	strls	r4, [r1, #-1146]	; 0xfffffb86
   4a260:	blx	1186280 <strspn@plt+0x116d878>
   4a264:			; <UNDEFINED> instruction: 0x3012f8bd
   4a268:	ldrtle	r0, [r0], #-2014	; 0xfffff822
   4a26c:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
   4a270:			; <UNDEFINED> instruction: 0x0016f8bd
   4a274:	strtle	r0, [r7], #-1989	; 0xfffff83b
   4a278:	ldrbtmi	r4, [sl], #-2634	; 0xfffff5b6
   4a27c:	strtle	r0, [r0], #-1924	; 0xfffff87c
   4a280:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
   4a284:	ldrle	r0, [r9], #-1792	; 0xfffff900
   4a288:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
   4a28c:	stmdami	r8, {ip, pc}^
   4a290:			; <UNDEFINED> instruction: 0xf7fd4478
   4a294:	strt	pc, [r9], r5, lsl #17
   4a298:			; <UNDEFINED> instruction: 0xf89d4846
   4a29c:			; <UNDEFINED> instruction: 0xf89d201e
   4a2a0:	ldrbtmi	r1, [r8], #-31	; 0xffffffe1
   4a2a4:			; <UNDEFINED> instruction: 0xf87cf7fd
   4a2a8:	stmdami	r3, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
   4a2ac:	mlacs	r6, sp, r8, pc	; <UNPREDICTABLE>
   4a2b0:	mlane	r7, sp, r8, pc	; <UNPREDICTABLE>
   4a2b4:			; <UNDEFINED> instruction: 0xf7fd4478
   4a2b8:			; <UNDEFINED> instruction: 0xe7b0f873
   4a2bc:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   4a2c0:	blmi	1044258 <strspn@plt+0x102b850>
   4a2c4:			; <UNDEFINED> instruction: 0xe7dd447b
   4a2c8:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
   4a2cc:	ldmdbmi	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   4a2d0:			; <UNDEFINED> instruction: 0xe7cd4479
   4a2d4:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   4a2d8:	blmi	fc3cec <strspn@plt+0xfab2e4>
   4a2dc:			; <UNDEFINED> instruction: 0xe67b447b
   4a2e0:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
   4a2e4:	ldmdbmi	ip!, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}
   4a2e8:			; <UNDEFINED> instruction: 0xe66a4479
   4a2ec:	stmdb	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a2f0:	andeq	r8, r7, r4, lsl #28
   4a2f4:	andeq	r0, r0, r8, asr #4
   4a2f8:	andeq	ip, r3, r8, asr fp
   4a2fc:	muleq	r1, r4, fp
   4a300:	muleq	r7, ip, pc	; <UNPREDICTABLE>
   4a304:	andeq	fp, r3, sl, lsl #25
   4a308:	andeq	r9, r2, r4, lsl r5
   4a30c:	andeq	r9, r2, r8, lsl #10
   4a310:	strdeq	r9, [r2], -lr
   4a314:	strdeq	r9, [r2], -r4
   4a318:	andeq	fp, r3, sl, asr ip
   4a31c:	andeq	r8, r7, lr, ror #24
   4a320:	andeq	ip, r3, r2, lsl #21
   4a324:	andeq	r7, r1, r2, lsl #31
   4a328:	andeq	r1, r7, lr, asr #29
   4a32c:			; <UNDEFINED> instruction: 0x0003bcb2
   4a330:	andeq	sp, r1, sl, ror #6
   4a334:	andeq	ip, r3, lr, lsr #20
   4a338:	andeq	fp, r3, r2, lsr #23
   4a33c:			; <UNDEFINED> instruction: 0x0003bbb2
   4a340:	andeq	fp, r3, r6, asr #23
   4a344:	andeq	fp, r3, r2, ror #23
   4a348:	andeq	fp, r3, r4, ror #23
   4a34c:	ldrdeq	fp, [r3], -sl
   4a350:	muleq	r3, ip, r9
   4a354:	andeq	r1, r1, r8, lsr #17
   4a358:	andeq	ip, r3, sl, ror r9
   4a35c:	andeq	fp, r3, ip, ror fp
   4a360:	andeq	ip, r0, r0, lsl lr
   4a364:	andeq	ip, r3, ip, lsr #18
   4a368:	muleq	r7, r8, sp
   4a36c:	andeq	fp, r3, r4, ror fp
   4a370:	andeq	ip, r3, r8, lsl #18
   4a374:	strdeq	ip, [r3], -r2
   4a378:	andeq	r1, r7, lr, asr sp
   4a37c:	andeq	fp, r3, sl, lsr fp
   4a380:	andeq	fp, r3, lr, ror #20
   4a384:	andeq	fp, r3, r2, lsl #21
   4a388:	muleq	r3, r6, sl
   4a38c:			; <UNDEFINED> instruction: 0x0003bab4
   4a390:	andeq	r3, r1, r4, asr fp
   4a394:	andeq	sl, r1, r8, ror #17
   4a398:	andeq	r1, r7, ip, ror #25
   4a39c:	ldrdeq	fp, [r3], -ip
   4a3a0:	andeq	r9, r2, r6, ror #4
   4a3a4:	andeq	r9, r2, sl, asr r2
   4a3a8:	andeq	r9, r2, r2, asr r2
   4a3ac:	andeq	r9, r2, sl, asr #4
   4a3b0:			; <UNDEFINED> instruction: 0x0003b9b0
   4a3b4:	andeq	fp, r3, r2, lsl sl
   4a3b8:	andeq	fp, r3, r0, lsl #20
   4a3bc:	andeq	r8, r2, lr, lsl #23
   4a3c0:	andeq	r8, r2, r8, lsl #23
   4a3c4:	andeq	r8, r2, r2, lsl #23
   4a3c8:	andeq	r8, r2, ip, ror fp
   4a3cc:	andeq	r8, r2, r6, ror fp
   4a3d0:	andeq	r8, r2, r0, ror fp
   4a3d4:	andeq	r8, r2, sl, ror #22
   4a3d8:	andeq	r8, r2, r4, ror #22
   4a3dc:	addlt	fp, r7, r0, lsl #10
   4a3e0:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   4a3e4:	tstcs	r8, sl, lsl #12
   4a3e8:	ldmdbmi	r1, {r8, ip, pc}
   4a3ec:	blge	11b7e4 <strspn@plt+0x102ddc>
   4a3f0:	movwcs	r9, #769	; 0x301
   4a3f4:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   4a3f8:	tstls	r5, r9, lsl #16
   4a3fc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4a400:			; <UNDEFINED> instruction: 0xf95ef003
   4a404:	stmdami	fp, {r3, r5, r8, fp, ip, sp, pc}
   4a408:	andne	lr, r3, #3620864	; 0x374000
   4a40c:			; <UNDEFINED> instruction: 0xf7fc4478
   4a410:	bmi	2ca334 <strspn@plt+0x2b192c>
   4a414:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   4a418:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4a41c:	subsmi	r9, sl, r5, lsl #22
   4a420:	andlt	sp, r7, r2, lsl #2
   4a424:	blx	1885a2 <strspn@plt+0x16fb9a>
   4a428:	stmia	r2, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a42c:	andeq	r8, r7, r4, ror r8
   4a430:	andeq	r0, r0, r8, asr #4
   4a434:	andeq	fp, r3, r0, lsl fp
   4a438:	andeq	r8, r7, sl, asr #16
   4a43c:	addlt	fp, r3, r0, lsl #10
   4a440:	movwcs	r4, #2568	; 0xa08
   4a444:	ldrmi	r6, [r9], -r0, asr #18
   4a448:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4a44c:	bmi	1d3054 <strspn@plt+0x1ba64c>
   4a450:			; <UNDEFINED> instruction: 0xf006447a
   4a454:	stmdami	r5, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
   4a458:	andlt	r4, r3, r8, ror r4
   4a45c:	bl	1885d8 <strspn@plt+0x16fbd0>
   4a460:	svclt	0x00c4f7fc
   4a464:	andeq	r1, r7, r4, asr lr
   4a468:			; <UNDEFINED> instruction: 0x0001b4b0
   4a46c:	andeq	ip, r3, ip, ror #12
   4a470:	push	{r0, r1, fp, sp, lr}
   4a474:			; <UNDEFINED> instruction: 0xf01341f0
   4a478:	addlt	r0, r2, r4, lsl #10
   4a47c:	strmi	r4, [pc], -r4, lsl #12
   4a480:	stmibvs	r3, {r1, r3, r4, ip, lr, pc}
   4a484:	bvs	876978 <strspn@plt+0x85df70>
   4a488:			; <UNDEFINED> instruction: 0xf0022100
   4a48c:	andcs	pc, r0, r5, lsl #19
   4a490:	pop	{r1, ip, sp, pc}
   4a494:			; <UNDEFINED> instruction: 0xf7fe81f0
   4a498:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4a49c:			; <UNDEFINED> instruction: 0x4620d0f3
   4a4a0:			; <UNDEFINED> instruction: 0xffb2f7fe
   4a4a4:	strtmi	r6, [r0], -r1, lsr #20
   4a4a8:			; <UNDEFINED> instruction: 0x462047b8
   4a4ac:			; <UNDEFINED> instruction: 0xffb6f7fe
   4a4b0:	andlt	r2, r2, r0
   4a4b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4a4b8:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   4a4bc:	cfmsub32mi	mvax1, mvfx4, mvfx3, mvfx11
   4a4c0:	bmi	51bd6c <strspn@plt+0x503364>
   4a4c4:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   4a4c8:	strvs	lr, [r0, #-2509]	; 0xfffff633
   4a4cc:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   4a4d0:			; <UNDEFINED> instruction: 0xf90cf006
   4a4d4:			; <UNDEFINED> instruction: 0xf7fc4640
   4a4d8:	bmi	40a304 <strspn@plt+0x3f18fc>
   4a4dc:	strtmi	r4, [r9], -fp, lsr #12
   4a4e0:	strls	r4, [r1, #-1146]	; 0xfffffb86
   4a4e4:	strls	r3, [r0], -ip, lsl #12
   4a4e8:			; <UNDEFINED> instruction: 0xf00669a0
   4a4ec:			; <UNDEFINED> instruction: 0x4640ff91
   4a4f0:			; <UNDEFINED> instruction: 0xff7cf7fc
   4a4f4:	strtmi	r6, [r0], -r1, ror #19
   4a4f8:			; <UNDEFINED> instruction: 0x464047b8
   4a4fc:			; <UNDEFINED> instruction: 0xff76f7fc
   4a500:	andlt	r2, r2, r0
   4a504:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4a508:	andeq	ip, r3, r0, lsl #12
   4a50c:	ldrdeq	r1, [r7], -r6
   4a510:	andeq	fp, r1, r4, lsr r4
   4a514:	andeq	fp, r3, r0, ror #20
   4a518:			; <UNDEFINED> instruction: 0x4604b570
   4a51c:	addlt	r4, r2, r0, lsl r8
   4a520:	stmdbvs	r1!, {r1, r2, r3, r9, sl, lr}^
   4a524:	cfstrsmi	mvf4, [pc, #-480]	; 4a34c <strspn@plt+0x31944>
   4a528:			; <UNDEFINED> instruction: 0xff3af7fc
   4a52c:	movwcs	r4, #2574	; 0xa0e
   4a530:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   4a534:	andcc	r4, ip, #2097152000	; 0x7d000000
   4a538:	movwcs	lr, #2509	; 0x9cd
   4a53c:	ldrmi	r4, [r9], -fp, lsl #20
   4a540:			; <UNDEFINED> instruction: 0xf006447a
   4a544:	strtmi	pc, [r8], -r5, ror #30
   4a548:			; <UNDEFINED> instruction: 0xff50f7fc
   4a54c:	strtmi	r6, [r0], -r1, ror #19
   4a550:			; <UNDEFINED> instruction: 0x462847b0
   4a554:	pop	{r1, ip, sp, pc}
   4a558:			; <UNDEFINED> instruction: 0xf7fc4070
   4a55c:	svclt	0x0000bf47
   4a560:	andeq	r1, r1, r8, lsr r7
   4a564:	muleq	r3, r0, r5
   4a568:	andeq	r1, r7, sl, ror #26
   4a56c:	andeq	fp, r3, r0, lsl #20
   4a570:			; <UNDEFINED> instruction: 0x460eb570
   4a574:	addlt	r4, r2, r0, lsl sp
   4a578:	strmi	r6, [r4], -r1, asr #18
   4a57c:			; <UNDEFINED> instruction: 0xf002447d
   4a580:	strtmi	pc, [r8], -r5, lsr #26
   4a584:			; <UNDEFINED> instruction: 0xff32f7fc
   4a588:	movwcs	r4, #2572	; 0xa0c
   4a58c:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   4a590:	andscc	r4, r8, #26214400	; 0x1900000
   4a594:	movwcs	lr, #2509	; 0x9cd
   4a598:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   4a59c:			; <UNDEFINED> instruction: 0xff38f006
   4a5a0:			; <UNDEFINED> instruction: 0xf7fc4628
   4a5a4:	stmibvs	r1!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   4a5a8:	ldrmi	r4, [r0, r0, lsr #12]!
   4a5ac:	andlt	r4, r2, r8, lsr #12
   4a5b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   4a5b4:	svclt	0x001af7fc
   4a5b8:	andeq	ip, r3, r8, asr #10
   4a5bc:	andeq	r1, r7, lr, lsl #26
   4a5c0:			; <UNDEFINED> instruction: 0x0003b9b2
   4a5c4:			; <UNDEFINED> instruction: 0x4605b530
   4a5c8:	addlt	r6, r3, r4, lsl #16
   4a5cc:	streq	pc, [r4], #-20	; 0xffffffec
   4a5d0:	strmi	sp, [fp], -r7
   4a5d4:	ldrmi	r6, [r8, r1, lsl #19]
   4a5d8:	lsllt	r2, r0, #8
   4a5dc:	andlt	r4, r3, r0, lsr #12
   4a5e0:	bmi	439aa8 <strspn@plt+0x4210a0>
   4a5e4:	strls	r4, [r1], #-1571	; 0xfffff9dd
   4a5e8:	stmdbvs	r0, {r0, r5, r9, sl, lr}^
   4a5ec:	andls	r4, r0, #2046820352	; 0x7a000000
   4a5f0:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   4a5f4:			; <UNDEFINED> instruction: 0xf87af006
   4a5f8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   4a5fc:	mrc2	7, 7, pc, cr6, cr12, {7}
   4a600:	andlt	r4, r3, r0, lsr #12
   4a604:	stmdbmi	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
   4a608:	bvs	ffadbe1c <strspn@plt+0xffac3414>
   4a60c:	ldrbtmi	r2, [r9], #-1040	; 0xfffffbf0
   4a610:	eoreq	pc, r4, r1, lsl #2
   4a614:			; <UNDEFINED> instruction: 0xff7ef005
   4a618:	strtmi	r6, [r0], -r8, lsr #8
   4a61c:	ldclt	0, cr11, [r0, #-12]!
   4a620:			; <UNDEFINED> instruction: 0x00071cb0
   4a624:	andeq	fp, r1, lr, lsl #6
   4a628:	andeq	ip, r3, sl, asr #9
   4a62c:	andeq	r1, r7, lr, lsl #25
   4a630:	ldrbeq	r6, [fp, -r3, lsl #16]
   4a634:	andcs	sp, r0, r1, lsl #8
   4a638:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   4a63c:	stmdbvs	r1, {r2, r9, sl, lr}^
   4a640:	ldc2	7, cr15, [r2], {238}	; 0xee
   4a644:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   4a648:	mrc2	7, 6, pc, cr0, cr12, {7}
   4a64c:	stmibvs	r1!, {r5, r9, sl, lr}
   4a650:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   4a654:	ldclt	0, cr2, [r0, #-0]
   4a658:	andeq	ip, r3, lr, ror r4
   4a65c:			; <UNDEFINED> instruction: 0x4604b510
   4a660:			; <UNDEFINED> instruction: 0xf7ee6941
   4a664:	stmdami	r5, {r0, sl, fp, ip, sp, lr, pc}
   4a668:			; <UNDEFINED> instruction: 0xf7fc4478
   4a66c:			; <UNDEFINED> instruction: 0x4620febf
   4a670:			; <UNDEFINED> instruction: 0xf7ff69a1
   4a674:	strhcs	pc, [r0], #-227	; 0xffffff1d	; <UNPREDICTABLE>
   4a678:	svclt	0x0000bd10
   4a67c:	andeq	ip, r3, ip, asr r4
   4a680:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   4a684:			; <UNDEFINED> instruction: 0x4604075b
   4a688:	stmdbvs	r1, {r3, sl, ip, lr, pc}^
   4a68c:			; <UNDEFINED> instruction: 0xffd0f7ed
   4a690:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   4a694:	mcr2	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   4a698:	ldclt	0, cr2, [r0, #-0]
   4a69c:	mcr2	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   4a6a0:	cmplt	r8, r1, lsl #12
   4a6a4:			; <UNDEFINED> instruction: 0xf7fe4620
   4a6a8:	stmibvs	r1!, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   4a6ac:			; <UNDEFINED> instruction: 0xf7ed4620
   4a6b0:			; <UNDEFINED> instruction: 0x4620ffbf
   4a6b4:	mrc2	7, 5, pc, cr2, cr14, {7}
   4a6b8:	ldclt	0, cr2, [r0, #-0]
   4a6bc:			; <UNDEFINED> instruction: 0xf00269a0
   4a6c0:	andcs	pc, r0, fp, ror #16
   4a6c4:	svclt	0x0000bd10
   4a6c8:	andeq	ip, r3, r2, lsr r4
   4a6cc:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   4a6d0:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   4a6d4:	tstle	r1, r2, lsl #1
   4a6d8:	ldrmi	r4, [r9], -fp, lsl #24
   4a6dc:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
   4a6e0:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   4a6e4:	ldrtcc	r6, [r0], #-2368	; 0xfffff6c0
   4a6e8:			; <UNDEFINED> instruction: 0xf0059400
   4a6ec:	stmdami	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4a6f0:			; <UNDEFINED> instruction: 0xf7fc4478
   4a6f4:	andcs	pc, r0, fp, ror lr	; <UNPREDICTABLE>
   4a6f8:	ldclt	0, cr11, [r0, #-8]
   4a6fc:			; <UNDEFINED> instruction: 0xf7ee6981
   4a700:	mulcs	r0, fp, ip
   4a704:	ldclt	0, cr11, [r0, #-8]
   4a708:			; <UNDEFINED> instruction: 0x00071bbe
   4a70c:	andeq	fp, r3, r2, ror r8
   4a710:	ldrdeq	ip, [r3], -r4
   4a714:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   4a718:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   4a71c:	strmi	fp, [r4], -r2, lsl #1
   4a720:	ldfmid	f5, [r0, #-100]	; 0xffffff9c
   4a724:	mrcmi	6, 0, r4, cr0, cr9, {0}
   4a728:	ldrbtmi	r4, [sp], #-2576	; 0xfffff5f0
   4a72c:	movwls	r4, #5246	; 0x147e
   4a730:	ldrcc	r4, [r0, #-1146]!	; 0xfffffb86
   4a734:	stmdbvs	r0, {r8, sl, ip, pc}^
   4a738:			; <UNDEFINED> instruction: 0xffd8f005
   4a73c:			; <UNDEFINED> instruction: 0xf7fc4630
   4a740:	stmibvs	r1!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   4a744:			; <UNDEFINED> instruction: 0xf7ee4620
   4a748:			; <UNDEFINED> instruction: 0x4630fc77
   4a74c:	mcr2	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   4a750:	andlt	r2, r2, r0
   4a754:	stmibvs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   4a758:	stc2l	7, cr15, [lr], #-952	; 0xfffffc48
   4a75c:	andlt	r2, r2, r0
   4a760:	svclt	0x0000bd70
   4a764:	andeq	r1, r7, r2, ror fp
   4a768:	muleq	r3, r8, r3
   4a76c:	andeq	fp, r3, r4, lsr #16
   4a770:	ldrbeq	r6, [fp, -r3, lsl #16]
   4a774:	andcs	sp, r0, r1, lsl #8
   4a778:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   4a77c:	stmdbvs	r1, {r2, r9, sl, lr}^
   4a780:	cdp2	7, 4, cr15, cr4, cr14, {7}
   4a784:	andcs	fp, r0, r8, lsl #2
   4a788:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
   4a78c:	bvs	ff8dbfa0 <strspn@plt+0xff8c3598>
   4a790:			; <UNDEFINED> instruction: 0xf1014479
   4a794:			; <UNDEFINED> instruction: 0xf0050024
   4a798:			; <UNDEFINED> instruction: 0x4603febd
   4a79c:	strtvs	r2, [r3], #-16
   4a7a0:	svclt	0x0000bd10
   4a7a4:	andeq	r1, r7, ip, lsl #22
   4a7a8:	addlt	fp, r2, r0, lsl r5
   4a7ac:	strmi	r4, [r4], -fp, lsl #20
   4a7b0:	movwcs	r6, #2368	; 0x940
   4a7b4:	andls	r4, r0, #2046820352	; 0x7a000000
   4a7b8:	ldrmi	r4, [r9], -r9, lsl #20
   4a7bc:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   4a7c0:			; <UNDEFINED> instruction: 0xff94f005
   4a7c4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   4a7c8:	mrc2	7, 0, pc, cr0, cr12, {7}
   4a7cc:	strtmi	r6, [r0], -r1, lsr #19
   4a7d0:			; <UNDEFINED> instruction: 0xff2ef7ed
   4a7d4:	andlt	r2, r2, r0, asr #32
   4a7d8:	svclt	0x0000bd10
   4a7dc:	andeq	r1, r7, r8, ror #21
   4a7e0:	andeq	fp, r1, r2, asr #2
   4a7e4:	strdeq	ip, [r3], -lr
   4a7e8:	addlt	fp, r2, r0, lsl r5
   4a7ec:	strmi	r4, [r4], -fp, lsl #20
   4a7f0:	movwcs	r6, #2368	; 0x940
   4a7f4:	andls	r4, r0, #2046820352	; 0x7a000000
   4a7f8:	ldrmi	r4, [r9], -r9, lsl #20
   4a7fc:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   4a800:			; <UNDEFINED> instruction: 0xff74f005
   4a804:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   4a808:	ldc2l	7, cr15, [r0, #1008]!	; 0x3f0
   4a80c:	strtmi	r6, [r0], -r1, lsr #19
   4a810:			; <UNDEFINED> instruction: 0xf966f7ee
   4a814:	andlt	r2, r2, r0, asr #32
   4a818:	svclt	0x0000bd10
   4a81c:	andeq	r1, r7, r8, lsr #21
   4a820:	andeq	fp, r1, r2, lsl #2
   4a824:			; <UNDEFINED> instruction: 0x0003c2be
   4a828:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4a82c:	strle	r0, [r4, #-1875]	; 0xfffff8ad
   4a830:			; <UNDEFINED> instruction: 0xf7ed6981
   4a834:	strdcs	pc, [r0], -sp
   4a838:			; <UNDEFINED> instruction: 0xf7ffbd08
   4a83c:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   4a840:	svclt	0x0000bd08
   4a844:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4a848:	strle	r0, [r4, #-1875]	; 0xfffff8ad
   4a84c:			; <UNDEFINED> instruction: 0xf7ee6981
   4a850:	andcs	pc, r0, r7, asr #18
   4a854:			; <UNDEFINED> instruction: 0xf7ffbd08
   4a858:	strdcs	pc, [r0], -r1
   4a85c:	svclt	0x0000bd08
   4a860:	bmi	11d470 <strspn@plt+0x104a68>
   4a864:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4a868:	svclt	0x0000e602
   4a86c:	strdeq	r8, [r7], -ip
   4a870:	strdeq	r0, [r0], -r4
   4a874:	bmi	11d484 <strspn@plt+0x104a7c>
   4a878:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4a87c:	svclt	0x0000e5f8
   4a880:	andeq	r8, r7, r8, ror #7
   4a884:	andeq	r0, r0, r4, asr #5
   4a888:	bmi	11d498 <strspn@plt+0x104a90>
   4a88c:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4a890:	svclt	0x0000e698
   4a894:	ldrdeq	r8, [r7], -r4
   4a898:	andeq	r0, r0, r4, asr r3
   4a89c:	bmi	11d4ac <strspn@plt+0x104aa4>
   4a8a0:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4a8a4:	svclt	0x0000e68e
   4a8a8:	andeq	r8, r7, r0, asr #7
   4a8ac:	andeq	r0, r0, r8, lsl #4
   4a8b0:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   4a8b4:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   4a8b8:	strmi	fp, [r4], -r3, lsl #1
   4a8bc:	bmi	47ed24 <strspn@plt+0x46631c>
   4a8c0:	ldcmi	6, cr4, [r0, #-100]	; 0xffffff9c
   4a8c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4a8c8:	bmi	4134d0 <strspn@plt+0x3faac8>
   4a8cc:	stmdbvs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   4a8d0:			; <UNDEFINED> instruction: 0xf005447a
   4a8d4:	strtmi	pc, [r8], -fp, lsl #30
   4a8d8:	stc2	7, cr15, [r8, #1008]	; 0x3f0
   4a8dc:	strtmi	r6, [r0], -r1, lsr #19
   4a8e0:	blx	60889c <strspn@plt+0x5efe94>
   4a8e4:			; <UNDEFINED> instruction: 0xf7fc4628
   4a8e8:	andcs	pc, r0, r1, lsl #27
   4a8ec:	ldclt	0, cr11, [r0, #-12]!
   4a8f0:	stmibvs	r1, {r1, r2, r9, fp, lr}^
   4a8f4:			; <UNDEFINED> instruction: 0xf002447a
   4a8f8:	strdcs	pc, [r0], -r9
   4a8fc:	ldclt	0, cr11, [r0, #-12]!
   4a900:	ldrdeq	r1, [r7], -r8
   4a904:	strdeq	ip, [r3], -r8
   4a908:	andeq	fp, r1, r0, lsr r0
   4a90c:	andeq	r1, r1, r8, ror #1
   4a910:	bmi	26491c <strspn@plt+0x24bf14>
   4a914:	strbeq	fp, [fp, -r8, lsl #10]
   4a918:	strle	r4, [r4, #-1146]	; 0xfffffb86
   4a91c:			; <UNDEFINED> instruction: 0xf7ed6a01
   4a920:	andcs	pc, r0, pc, ror #30
   4a924:	blmi	179d4c <strspn@plt+0x161344>
   4a928:			; <UNDEFINED> instruction: 0xf7ff58d1
   4a92c:	strdcs	pc, [r0], -r5
   4a930:	svclt	0x0000bd08
   4a934:	andeq	r8, r7, r8, asr #6
   4a938:	andeq	r0, r0, r4, asr #4
   4a93c:	bmi	264948 <strspn@plt+0x24bf40>
   4a940:	strbeq	fp, [fp, -r8, lsl #10]
   4a944:	strle	r4, [r4, #-1146]	; 0xfffffb86
   4a948:			; <UNDEFINED> instruction: 0xf7ee6a01
   4a94c:			; <UNDEFINED> instruction: 0x2000f9b3
   4a950:	blmi	179d78 <strspn@plt+0x161370>
   4a954:			; <UNDEFINED> instruction: 0xf7ff58d1
   4a958:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   4a95c:	svclt	0x0000bd08
   4a960:	andeq	r8, r7, ip, lsl r3
   4a964:	andeq	r0, r0, r4, lsl #5
   4a968:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4a96c:	strle	r0, [r4, #-1874]	; 0xfffff8ae
   4a970:			; <UNDEFINED> instruction: 0xf7ed6981
   4a974:	andcs	pc, r0, r5, asr #30
   4a978:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   4a97c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4a980:	stc2	7, cr15, [lr, #-1008]	; 0xfffffc10
   4a984:	stclt	0, cr2, [r8, #-0]
   4a988:	ldrdeq	r1, [r1], -lr
   4a98c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4a990:	strle	r0, [r4, #-1874]	; 0xfffff8ae
   4a994:			; <UNDEFINED> instruction: 0xf7ee6981
   4a998:	andcs	pc, r0, sp, lsl #19
   4a99c:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   4a9a0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4a9a4:	ldc2l	7, cr15, [ip], #1008	; 0x3f0
   4a9a8:	stclt	0, cr2, [r8, #-0]
   4a9ac:			; <UNDEFINED> instruction: 0x000112ba
   4a9b0:	addlt	fp, r3, r0, lsr r5
   4a9b4:	movwcs	r4, #3086	; 0xc0e
   4a9b8:	ldrmi	r4, [r9], -lr, lsl #20
   4a9bc:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   4a9c0:	ldrbtmi	r6, [sl], #-2368	; 0xfffff6c0
   4a9c4:	strls	r9, [r0], #-769	; 0xfffffcff
   4a9c8:			; <UNDEFINED> instruction: 0xf0053418
   4a9cc:	stmdami	sl, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   4a9d0:			; <UNDEFINED> instruction: 0xf7fc4478
   4a9d4:	bmi	2c9e08 <strspn@plt+0x2b1400>
   4a9d8:	stmibvs	r8!, {r8, r9, sp}
   4a9dc:			; <UNDEFINED> instruction: 0x4619447a
   4a9e0:	movwmi	lr, #2509	; 0x9cd
   4a9e4:	ldc2	0, cr15, [r4, #-24]	; 0xffffffe8
   4a9e8:	andlt	r2, r3, r8, asr #32
   4a9ec:	svclt	0x0000bd30
   4a9f0:	ldrdeq	r1, [r7], -lr
   4a9f4:	andeq	sl, r1, lr, lsr pc
   4a9f8:	strdeq	ip, [r3], -r4
   4a9fc:	andeq	fp, r3, r0, ror r5
   4aa00:	bmi	264a0c <strspn@plt+0x24c004>
   4aa04:	strbeq	fp, [fp, -r8, lsl #10]
   4aa08:	strle	r4, [r4, #-1146]	; 0xfffffb86
   4aa0c:			; <UNDEFINED> instruction: 0xf7ed6a01
   4aa10:	strdcs	pc, [r0], -r7
   4aa14:	blmi	179e3c <strspn@plt+0x161434>
   4aa18:			; <UNDEFINED> instruction: 0xf7ff58d1
   4aa1c:	andcs	pc, r0, r9, lsr #27
   4aa20:	svclt	0x0000bd08
   4aa24:	andeq	r8, r7, r8, asr r2
   4aa28:	andeq	r0, r0, r4, asr #4
   4aa2c:	bmi	264a38 <strspn@plt+0x24c030>
   4aa30:	strbeq	fp, [fp, -r8, lsl #10]
   4aa34:	strle	r4, [r4, #-1146]	; 0xfffffb86
   4aa38:			; <UNDEFINED> instruction: 0xf7ee6a01
   4aa3c:	andcs	pc, r0, fp, lsr r9	; <UNPREDICTABLE>
   4aa40:	blmi	179e68 <strspn@plt+0x161460>
   4aa44:			; <UNDEFINED> instruction: 0xf7ff58d1
   4aa48:	mulcs	r0, r3, sp
   4aa4c:	svclt	0x0000bd08
   4aa50:	andeq	r8, r7, ip, lsr #4
   4aa54:	andeq	r0, r0, r4, lsl #5
   4aa58:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4aa5c:	strle	r0, [r4, #-1874]	; 0xfffff8ae
   4aa60:			; <UNDEFINED> instruction: 0xf7ed6981
   4aa64:	andcs	pc, r0, sp, asr #29
   4aa68:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   4aa6c:	blx	fec06a7c <strspn@plt+0xfebee074>
   4aa70:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4aa74:	ldc2	7, cr15, [sl], #1008	; 0x3f0
   4aa78:	stclt	0, cr2, [r8, #-0]
   4aa7c:	andeq	ip, r3, r2, asr r0
   4aa80:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4aa84:	strle	r0, [r4, #-1874]	; 0xfffff8ae
   4aa88:			; <UNDEFINED> instruction: 0xf7ee6981
   4aa8c:	andcs	pc, r0, r3, lsl r9	; <UNPREDICTABLE>
   4aa90:	stmdbvs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   4aa94:	blx	fe706aa4 <strspn@plt+0xfe6ee09c>
   4aa98:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4aa9c:	stc2	7, cr15, [r6], #1008	; 0x3f0
   4aaa0:	stclt	0, cr2, [r8, #-0]
   4aaa4:	andeq	ip, r3, sl, lsr #32
   4aaa8:	blmi	75d31c <strspn@plt+0x744914>
   4aaac:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   4aab0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   4aab4:	ldmdavs	fp, {r1, fp, sp, lr}
   4aab8:			; <UNDEFINED> instruction: 0xf04f9307
   4aabc:	ldrbeq	r0, [r3, -r0, lsl #6]
   4aac0:	bmi	63faf0 <strspn@plt+0x6270e8>
   4aac4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   4aac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4aacc:	subsmi	r9, sl, r7, lsl #22
   4aad0:	andcs	sp, r0, r0, lsr #2
   4aad4:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   4aad8:	blge	124fe8 <strspn@plt+0x10c5e0>
   4aadc:	stmib	sp, {r4, r8, sp}^
   4aae0:	movwcs	r1, #768	; 0x300
   4aae4:	stc2l	0, cr15, [ip, #8]!
   4aae8:	stmdacs	r0, {r2, r9, sl, lr}
   4aaec:	stmdbls	r4, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   4aaf0:	andls	r4, r1, r3, lsl #12
   4aaf4:	bls	11cb28 <strspn@plt+0x104120>
   4aaf8:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
   4aafc:	mrrc2	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
   4ab00:	stmdami	r9, {r1, r2, r8, fp, ip, pc}
   4ab04:	bls	19c398 <strspn@plt+0x183990>
   4ab08:	strls	r4, [r1], #-1144	; 0xfffffb88
   4ab0c:			; <UNDEFINED> instruction: 0xf7fc9100
   4ab10:	ldrb	pc, [r6, r7, asr #24]	; <UNPREDICTABLE>
   4ab14:	stcl	7, cr15, [ip, #-820]	; 0xfffffccc
   4ab18:			; <UNDEFINED> instruction: 0x000781b4
   4ab1c:	andeq	r0, r0, r8, asr #4
   4ab20:	muleq	r7, sl, r1
   4ab24:	strdeq	fp, [r3], -r2
   4ab28:	andeq	fp, r3, r8, lsl #12
   4ab2c:			; <UNDEFINED> instruction: 0x4604b510
   4ab30:			; <UNDEFINED> instruction: 0xf0026941
   4ab34:	stmdami	r3, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   4ab38:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   4ab3c:	ldc2	7, cr15, [r0], #-1008	; 0xfffffc10
   4ab40:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4ab44:	andeq	r8, r0, r2, ror r5
   4ab48:			; <UNDEFINED> instruction: 0x4604b510
   4ab4c:			; <UNDEFINED> instruction: 0xf0026941
   4ab50:	stmdbmi	r4, {r0, r1, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   4ab54:	andcs	r4, r1, #32, 12	; 0x2000000
   4ab58:			; <UNDEFINED> instruction: 0xf0014479
   4ab5c:	subcs	pc, r0, pc, lsl #28
   4ab60:	svclt	0x0000bd10
   4ab64:	andeq	r1, r1, r0, lsr #10
   4ab68:			; <UNDEFINED> instruction: 0x4604b510
   4ab6c:			; <UNDEFINED> instruction: 0xf0026941
   4ab70:	stmdami	r3, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   4ab74:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   4ab78:	ldc2	7, cr15, [r2], {252}	; 0xfc
   4ab7c:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4ab80:	andeq	r8, r0, r6, lsr r5
   4ab84:			; <UNDEFINED> instruction: 0x4604b510
   4ab88:			; <UNDEFINED> instruction: 0xf0026941
   4ab8c:	stmdbmi	r4, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   4ab90:	andcs	r4, r1, #32, 12	; 0x2000000
   4ab94:			; <UNDEFINED> instruction: 0xf0014479
   4ab98:	strdcs	pc, [r0], #-209	; 0xffffff2f
   4ab9c:	svclt	0x0000bd10
   4aba0:	andeq	r1, r1, r4, ror #9
   4aba4:	mvnsmi	lr, #737280	; 0xb4000
   4aba8:	cdpmi	6, 15, cr4, cr3, cr4, {0}
   4abac:	cfstr32pl	mvfx15, [r9, #692]	; 0x2b4
   4abb0:	addlt	r6, r3, r3, lsl #17
   4abb4:	ldrbtmi	r4, [lr], #-2289	; 0xfffff70f
   4abb8:	smmlaeq	fp, r5, r6, r4
   4abbc:	addpl	pc, r9, #54525952	; 0x3400000
   4abc0:			; <UNDEFINED> instruction: 0xf1025830
   4abc4:	stmdavs	r0, {r2, r9}
   4abc8:			; <UNDEFINED> instruction: 0xf04f6010
   4abcc:	ldrble	r0, [r5, #-0]!
   4abd0:	movwvc	pc, #9798	; 0x2646	; <UNPREDICTABLE>
   4abd4:	movweq	pc, #49860	; 0xc2c4	; <UNPREDICTABLE>
   4abd8:			; <UNDEFINED> instruction: 0xf0004299
   4abdc:	ldmdble	r1!, {r3, r7, r8, pc}
   4abe0:	movwvc	pc, #30276	; 0x7644	; <UNPREDICTABLE>
   4abe4:	orreq	pc, r0, #196, 4	; 0x4000000c
   4abe8:			; <UNDEFINED> instruction: 0xd0514299
   4abec:			; <UNDEFINED> instruction: 0xf646d968
   4abf0:	vsubw.s8	<illegal reg q11.5>, <illegal reg q2.5>, d3
   4abf4:	addsmi	r1, r9, #16, 6	; 0x40000000
   4abf8:	msrhi	CPSR_fc, r0
   4abfc:	movwvc	pc, #22084	; 0x5644	; <UNPREDICTABLE>
   4ac00:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   4ac04:			; <UNDEFINED> instruction: 0xf0404299
   4ac08:	ldmmi	sp, {r0, r1, r2, r7, pc}^
   4ac0c:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4ac10:	blx	ffb88c0a <strspn@plt+0xffb70202>
   4ac14:			; <UNDEFINED> instruction: 0x46294adb
   4ac18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   4ac1c:	stc2l	0, cr15, [r6, #-8]!
   4ac20:			; <UNDEFINED> instruction: 0xf50d49d9
   4ac24:	bmi	ff59fa50 <strspn@plt+0xff587048>
   4ac28:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   4ac2c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   4ac30:	subsmi	r6, r1, sl, lsl r8
   4ac34:	orrshi	pc, lr, r0, asr #32
   4ac38:			; <UNDEFINED> instruction: 0xf50d4630
   4ac3c:	andlt	r5, r3, r9, lsl #27
   4ac40:	mvnshi	lr, #12386304	; 0xbd0000
   4ac44:	movtvc	pc, #5702	; 0x1646	; <UNPREDICTABLE>
   4ac48:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   4ac4c:	smullsle	r4, ip, r9, r2
   4ac50:	vst2.8	{d29,d31}, [pc :128], r0
   4ac54:	vrsra.s64	d20, d14, #60
   4ac58:	addsmi	r0, r9, #8, 6	; 0x20000000
   4ac5c:	sbcshi	pc, r2, r0
   4ac60:	movwvc	pc, #13892	; 0x3644	; <UNPREDICTABLE>
   4ac64:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   4ac68:			; <UNDEFINED> instruction: 0xd1274299
   4ac6c:	cdpge	8, 0, cr4, cr10, cr7, {6}
   4ac70:	ldreq	pc, [r4, -r6, lsr #3]
   4ac74:			; <UNDEFINED> instruction: 0xf7fc4478
   4ac78:	movwcs	pc, #35769	; 0x8bb9	; <UNPREDICTABLE>
   4ac7c:	movwls	r4, #1578	; 0x62a
   4ac80:	movwcs	r4, #1568	; 0x620
   4ac84:			; <UNDEFINED> instruction: 0xf0029701
   4ac88:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   4ac8c:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   4ac90:	strb	r2, [r5, r0, lsl #13]
   4ac94:	movwvc	pc, #9796	; 0x2644	; <UNPREDICTABLE>
   4ac98:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   4ac9c:			; <UNDEFINED> instruction: 0xf0004299
   4aca0:	pushle	{r0, r2, r3, r4, r5, r7, pc}
   4aca4:	movwvc	pc, #17988	; 0x4644	; <UNPREDICTABLE>
   4aca8:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   4acac:	umlalle	r4, ip, r9, r2
   4acb0:	movwvc	pc, #5702	; 0x1646	; <UNPREDICTABLE>
   4acb4:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   4acb8:	umlalle	r4, r6, r9, r2
   4acbc:	str	r2, [pc, r0, asr #12]!
   4acc0:	movwvc	pc, #26180	; 0x6644	; <UNPREDICTABLE>
   4acc4:	tsteq	r0, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   4acc8:			; <UNDEFINED> instruction: 0xd0704299
   4accc:	movtvc	pc, #1606	; 0x646	; <UNPREDICTABLE>
   4acd0:	tsteq	r8, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   4acd4:			; <UNDEFINED> instruction: 0xd1f14299
   4acd8:			; <UNDEFINED> instruction: 0xf0136823
   4acdc:			; <UNDEFINED> instruction: 0xf0000604
   4ace0:	stmiavs	r3!, {r0, r1, r2, r5, r8, pc}^
   4ace4:	bicsle	r2, r3, r0, lsl #22
   4ace8:	strcs	r4, [r0], r9, lsr #17
   4acec:			; <UNDEFINED> instruction: 0xf7fc4478
   4acf0:	bmi	fea89aec <strspn@plt+0xfea710e4>
   4acf4:	strtmi	r4, [r0], -r9, lsr #12
   4acf8:			; <UNDEFINED> instruction: 0xf002447a
   4acfc:			; <UNDEFINED> instruction: 0xe78ffcf7
   4ad00:	movwvc	pc, #34372	; 0x8644	; <UNPREDICTABLE>
   4ad04:	smullle	r4, r3, r9, r2
   4ad08:	movwvc	pc, #5700	; 0x1644	; <UNPREDICTABLE>
   4ad0c:	movweq	pc, #17092	; 0x42c4	; <UNPREDICTABLE>
   4ad10:			; <UNDEFINED> instruction: 0xf43f4299
   4ad14:			; <UNDEFINED> instruction: 0xe7d1af7a
   4ad18:	bicsmi	pc, lr, #1325400064	; 0x4f000000
   4ad1c:	orrseq	pc, r8, #196, 4	; 0x4000000c
   4ad20:			; <UNDEFINED> instruction: 0xd1cb4299
   4ad24:			; <UNDEFINED> instruction: 0xf0136823
   4ad28:	bicsle	r0, sl, r4, lsl #12
   4ad2c:			; <UNDEFINED> instruction: 0xf10d489a
   4ad30:			; <UNDEFINED> instruction: 0xf1a80828
   4ad34:	ldrbtmi	r0, [r8], #-1812	; 0xfffff8ec
   4ad38:	blx	1688d32 <strspn@plt+0x167032a>
   4ad3c:	orrscs	r4, r8, r3, lsr r6
   4ad40:	strtmi	r4, [r0], -sl, lsr #12
   4ad44:	tstls	r0, r1, lsl #14
   4ad48:	ldc2	0, cr15, [sl], #8
   4ad4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4ad50:	ldmdb	r8, {r1, r2, r3, r4, r7, r8, ip, lr, pc}^
   4ad54:	ldmmi	r1, {r0, r1, r8, r9, ip}
   4ad58:	ldccs	8, cr15, [r0], {88}	; 0x58
   4ad5c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   4ad60:			; <UNDEFINED> instruction: 0xf8581300
   4ad64:			; <UNDEFINED> instruction: 0xf7fc1c14
   4ad68:	stmibmi	sp, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   4ad6c:	movwcs	r4, #2701	; 0xa8d
   4ad70:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   4ad74:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
   4ad78:	stceq	8, cr15, [r4], {24}
   4ad7c:			; <UNDEFINED> instruction: 0xf0052100
   4ad80:	stmmi	r9, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   4ad84:			; <UNDEFINED> instruction: 0x1c02f938
   4ad88:			; <UNDEFINED> instruction: 0xf7fc4478
   4ad8c:			; <UNDEFINED> instruction: 0xf938fb09
   4ad90:			; <UNDEFINED> instruction: 0xf1081c02
   4ad94:	ldmdbcs	lr!, {r2}^
   4ad98:	b	8bacf0 <strspn@plt+0x8a22e8>
   4ad9c:	cmncs	pc, r1, ror #3
   4ada0:			; <UNDEFINED> instruction: 0xf9fcf002
   4ada4:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
   4ada8:	blx	888da2 <strspn@plt+0x87039a>
   4adac:	stmmi	r0, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
   4adb0:			; <UNDEFINED> instruction: 0xf1a7af0a
   4adb4:	ldrbtmi	r0, [r8], #-1556	; 0xfffff9ec
   4adb8:	blx	688db2 <strspn@plt+0x6703aa>
   4adbc:	tstcs	r0, #32, 12	; 0x2000000
   4adc0:	movwls	r4, #1578	; 0x62a
   4adc4:	strls	r2, [r1], -r0, lsl #6
   4adc8:	ldc2l	0, cr15, [sl], #-8
   4adcc:	stmdacs	r0, {r2, r9, sl, lr}
   4add0:	svcge	0x005ef47f
   4add4:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
   4add8:	blx	288dd2 <strspn@plt+0x2703ca>
   4addc:	bmi	1e1d3bc <strspn@plt+0x1e049b4>
   4ade0:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   4ade4:	tstcc	ip, r1, lsl #8
   4ade8:	tstls	r0, sl, ror r4
   4adec:			; <UNDEFINED> instruction: 0xf8172100
   4adf0:			; <UNDEFINED> instruction: 0xf0050c14
   4adf4:	ldmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   4adf8:	movwcs	lr, #14679	; 0x3957
   4adfc:			; <UNDEFINED> instruction: 0xf7fc4478
   4ae00:	strb	pc, [r5, -pc, asr #21]	; <UNPREDICTABLE>
   4ae04:	strcs	r4, [r0], pc, ror #16
   4ae08:			; <UNDEFINED> instruction: 0xf7fc4478
   4ae0c:	bmi	1c099d0 <strspn@plt+0x1bf0fc8>
   4ae10:	strtmi	r4, [r0], -r9, lsr #12
   4ae14:			; <UNDEFINED> instruction: 0xf002447a
   4ae18:	str	pc, [r1, -r1, ror #26]
   4ae1c:	cdpge	8, 0, cr4, cr10, cr11, {3}
   4ae20:	ldreq	pc, [r4, -r6, lsr #3]
   4ae24:			; <UNDEFINED> instruction: 0xf7fc4478
   4ae28:	tstcs	r0, #921600	; 0xe1000	; <UNPREDICTABLE>
   4ae2c:	movwls	r4, #1578	; 0x62a
   4ae30:	movwcs	r4, #1568	; 0x620
   4ae34:			; <UNDEFINED> instruction: 0xf0029701
   4ae38:	stmdacs	r0, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
   4ae3c:	svcge	0x0028f47f
   4ae40:	ldmdb	r6, {r0, r1, r5, r6, fp, lr}^
   4ae44:	ldrbtmi	r1, [r8], #-517	; 0xfffffdfb
   4ae48:	blx	feb08e40 <strspn@plt+0xfeaf0438>
   4ae4c:	stmdami	r1!, {r5, r8, r9, sl, sp, lr, pc}^
   4ae50:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   4ae54:	ldreq	pc, [r4, -r8, lsr #3]
   4ae58:			; <UNDEFINED> instruction: 0xf7fc4478
   4ae5c:	strtmi	pc, [sl], -r7, asr #21
   4ae60:	tstne	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   4ae64:	movwls	r4, #1568	; 0x620
   4ae68:	strls	r2, [r1, -r0, lsl #6]
   4ae6c:	stc2	0, cr15, [r8], #-8
   4ae70:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4ae74:	svcge	0x000cf47f
   4ae78:			; <UNDEFINED> instruction: 0xf8584857
   4ae7c:	ldrbtmi	r1, [r8], #-3092	; 0xfffff3ec
   4ae80:	blx	fe408e78 <strspn@plt+0xfe3f0470>
   4ae84:	ldccc	8, cr15, [r4], {88}	; 0x58
   4ae88:	vstmdble	fp!, {d2-d1}
   4ae8c:			; <UNDEFINED> instruction: 0xf1084e53
   4ae90:			; <UNDEFINED> instruction: 0xf8df0404
   4ae94:			; <UNDEFINED> instruction: 0xf8df914c
   4ae98:	ldrbtmi	r8, [lr], #-332	; 0xfffffeb4
   4ae9c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   4aea0:	strbmi	lr, [r8], -r2
   4aea4:	blx	fe908e9c <strspn@plt+0xfe8f0494>
   4aea8:			; <UNDEFINED> instruction: 0x2c04f934
   4aeac:			; <UNDEFINED> instruction: 0xf8544640
   4aeb0:	strcc	r1, [r1, #-3080]	; 0xfffff3f8
   4aeb4:	blx	1d88eac <strspn@plt+0x1d704a4>
   4aeb8:			; <UNDEFINED> instruction: 0x1c04f934
   4aebc:	strcc	r4, [r8], #1568	; 0x620
   4aec0:	svclt	0x00d4297e
   4aec4:	mvnvc	lr, r1, lsr #20
   4aec8:			; <UNDEFINED> instruction: 0xf002217f
   4aecc:	ldrtmi	pc, [r0], -r7, ror #18	; <UNPREDICTABLE>
   4aed0:	blx	fe388ec8 <strspn@plt+0xfe3704c0>
   4aed4:	b	924fc8 <strspn@plt+0x90c5c0>
   4aed8:	blcs	867e6c <strspn@plt+0x84f464>
   4aedc:			; <UNDEFINED> instruction: 0x2320bfa8
   4aee0:	lfmle	f4, 2, [lr], {171}	; 0xab
   4aee4:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   4aee8:	blx	fe088ee0 <strspn@plt+0xfe0704d8>
   4aeec:	ldmdami	pc!, {r4, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   4aef0:	ldrbtmi	sl, [r8], #-3586	; 0xfffff1fe
   4aef4:	blx	1f08eec <strspn@plt+0x1ef04e4>
   4aef8:	strtmi	r2, [sl], -ip, lsl #2
   4aefc:	movwcs	r4, #1568	; 0x620
   4af00:	tstls	r0, r1, lsl #12
   4af04:	blx	ff786f16 <strspn@plt+0xff76e50e>
   4af08:			; <UNDEFINED> instruction: 0xf47f2800
   4af0c:	ldmdami	r8!, {r0, r6, r7, r9, sl, fp, sp, pc}
   4af10:	movwcs	lr, #2518	; 0x9d6
   4af14:	ldrbtmi	r6, [r8], #-2225	; 0xfffff74f
   4af18:	blx	1108f10 <strspn@plt+0x10f0508>
   4af1c:	ldmdami	r5!, {r3, r4, r5, r7, r9, sl, sp, lr, pc}
   4af20:			; <UNDEFINED> instruction: 0x2c10f916
   4af24:	ldcne	8, cr15, [r4], {86}	; 0x56
   4af28:			; <UNDEFINED> instruction: 0xf7fc4478
   4af2c:			; <UNDEFINED> instruction: 0xe6affa39
   4af30:			; <UNDEFINED> instruction: 0xf10d4831
   4af34:			; <UNDEFINED> instruction: 0xf1a80828
   4af38:	ldrbtmi	r0, [r8], #-1812	; 0xfffff8ec
   4af3c:	blx	1608f34 <strspn@plt+0x15f052c>
   4af40:	tstcs	r8, r3, lsr r6
   4af44:	strtmi	r4, [r0], -sl, lsr #12
   4af48:	tstls	r0, r1, lsl #14
   4af4c:	blx	fee86f5e <strspn@plt+0xfee6e556>
   4af50:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4af54:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   4af58:			; <UNDEFINED> instruction: 0x2c08f938
   4af5c:			; <UNDEFINED> instruction: 0xf8584827
   4af60:			; <UNDEFINED> instruction: 0xf8581c14
   4af64:	ldrbtmi	r3, [r8], #-3084	; 0xfffff3f4
   4af68:			; <UNDEFINED> instruction: 0xf8589200
   4af6c:			; <UNDEFINED> instruction: 0xf7fc2c10
   4af70:			; <UNDEFINED> instruction: 0xe655fa17
   4af74:	bl	788eb0 <strspn@plt+0x7704a8>
   4af78:	andeq	r8, r7, sl, lsr #1
   4af7c:	andeq	r0, r0, r8, asr #4
   4af80:			; <UNDEFINED> instruction: 0x0003beb6
   4af84:	andeq	r0, r1, r2, asr #27
   4af88:	andeq	r8, r7, r6, lsr r0
   4af8c:	andeq	fp, r3, r0, asr lr
   4af90:	andeq	r8, r0, r8, lsr sl
   4af94:	andeq	r0, r1, r4, ror #25
   4af98:	andeq	fp, r3, lr, lsl #27
   4af9c:	ldrdeq	fp, [r3], -r8
   4afa0:	andeq	r1, r7, ip, lsl #14
   4afa4:	andeq	fp, r3, lr, ror #7
   4afa8:	andeq	fp, r3, ip, ror #7
   4afac:	andeq	r2, r1, r2, ror #31
   4afb0:	andeq	fp, r3, lr, lsl #26
   4afb4:	andeq	fp, r3, sl, ror #8
   4afb8:	muleq	r7, sl, r6
   4afbc:	andeq	fp, r3, r4, ror #8
   4afc0:	andeq	fp, r3, r4, ror #8
   4afc4:			; <UNDEFINED> instruction: 0x0003bcbc
   4afc8:	andeq	fp, r3, ip, asr r4
   4afcc:	andeq	fp, r3, r0, lsr #25
   4afd0:	muleq	r3, r2, r3
   4afd4:	andeq	fp, r3, ip, ror #24
   4afd8:	andeq	fp, r3, r6, lsr #6
   4afdc:	andeq	r2, r1, lr, ror #29
   4afe0:	andeq	fp, r3, r8, lsr #24
   4afe4:	andeq	fp, r3, sl, lsl r3
   4afe8:	strdeq	r2, [r1], -sl
   4afec:	ldrdeq	fp, [r3], -r2
   4aff0:	andeq	fp, r3, r6, ror r2
   4aff4:	andeq	fp, r3, r4, lsl #6
   4aff8:	andeq	fp, r3, sl, lsl #23
   4affc:	andeq	fp, r3, r6, lsl #5
   4b000:	svcmi	0x00f0e92d
   4b004:	ldmdbmi	r9!, {r2, r3, r9, sl, lr}
   4b008:	blmi	e9ca70 <strspn@plt+0xe84068>
   4b00c:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
   4b010:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   4b014:			; <UNDEFINED> instruction: 0xf04f9305
   4b018:	bcs	4bc20 <strspn@plt+0x33218>
   4b01c:	strmi	sp, [r7], -r1, rrx
   4b020:			; <UNDEFINED> instruction: 0xf7cd4616
   4b024:			; <UNDEFINED> instruction: 0xf04febf2
   4b028:			; <UNDEFINED> instruction: 0xf0040900
   4b02c:	strbmi	r0, [sl], r3, lsl #22
   4b030:	movwls	sl, #11012	; 0x2b04
   4b034:			; <UNDEFINED> instruction: 0xf0244605
   4b038:	movwcs	r0, #1027	; 0x403
   4b03c:	andcs	r4, r2, r9, lsr r6
   4b040:			; <UNDEFINED> instruction: 0xf8c54622
   4b044:			; <UNDEFINED> instruction: 0xf7cda000
   4b048:	stmdavs	fp!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   4b04c:	blcs	5ef064 <strspn@plt+0x5d665c>
   4b050:	ldm	pc, {r0, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   4b054:	ldceq	0, cr15, [r1], #-12
   4b058:			; <UNDEFINED> instruction: 0x0c281b28
   4b05c:	stmdacs	r8!, {r3, r5, fp, sp}
   4b060:	stmdacs	r8!, {r3, r5, fp, sp}
   4b064:	stmdacs	r8!, {r2, r3, fp, sp}
   4b068:	stmdacs	r8!, {r3, r5, fp, sp}
   4b06c:			; <UNDEFINED> instruction: 0xf1b9001b
   4b070:	andle	r0, fp, r0, lsl #30
   4b074:	bl	fe95d4f8 <strspn@plt+0xfe944af0>
   4b078:	ldmdami	pc, {r0, r3, sl}	; <UNPREDICTABLE>
   4b07c:	movweq	lr, #39686	; 0x9b06
   4b080:			; <UNDEFINED> instruction: 0x464a4479
   4b084:	strls	r4, [r0], #-1144	; 0xfffffb88
   4b088:	blx	1d08ff2 <strspn@plt+0x1cf05ea>
   4b08c:	rscscc	pc, pc, pc, asr #32
   4b090:	blmi	61d900 <strspn@plt+0x604ef8>
   4b094:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4b098:	blls	1a5108 <strspn@plt+0x18c700>
   4b09c:	qsuble	r4, sl, r2
   4b0a0:	pop	{r0, r1, r2, ip, sp, pc}
   4b0a4:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b0a8:	ldmdami	r6, {r0, r1, r5, r9, sl, lr}
   4b0ac:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   4b0b0:			; <UNDEFINED> instruction: 0xf7d84478
   4b0b4:	ubfx	pc, sp, #22, #10
   4b0b8:	andeq	pc, r4, #-1073741774	; 0xc0000032
   4b0bc:	adcsmi	r9, r2, #2048	; 0x800
   4b0c0:	bl	11c9c8 <strspn@plt+0x103fc0>
   4b0c4:	cps	#11
   4b0c8:	svclt	0x00280404
   4b0cc:	ldrmi	r4, [r1], #1586	; 0x632
   4b0d0:	andls	r4, r3, #144, 8	; 0x90000000
   4b0d4:	b	f89010 <strspn@plt+0xf70608>
   4b0d8:			; <UNDEFINED> instruction: 0xf04f9a03
   4b0dc:	bne	fedcdce4 <strspn@plt+0xfedb52dc>
   4b0e0:	andcs	sp, r0, r9, lsr #3
   4b0e4:			; <UNDEFINED> instruction: 0xf7cde7d4
   4b0e8:	svclt	0x0000ea64
   4b0ec:	andeq	r7, r7, r2, asr ip
   4b0f0:	andeq	r0, r0, r8, asr #4
   4b0f4:	muleq	r3, r0, r2
   4b0f8:	andeq	fp, r3, r8, lsr r2
   4b0fc:	andeq	r7, r7, ip, asr #23
   4b100:	andeq	fp, r3, r2, ror #4
   4b104:	andeq	fp, r3, ip, lsr #4
   4b108:	svcmi	0x00f0e92d
   4b10c:	stmdbmi	r2, {r0, r2, r3, r9, sl, lr}^
   4b110:	blmi	10dcb7c <strspn@plt+0x10c4174>
   4b114:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
   4b118:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   4b11c:			; <UNDEFINED> instruction: 0xf04f9307
   4b120:	bcs	4bd28 <strspn@plt+0x33320>
   4b124:	pkhtbmi	sp, r0, pc, asr #32	; <UNPREDICTABLE>
   4b128:			; <UNDEFINED> instruction: 0xf7cd4617
   4b12c:			; <UNDEFINED> instruction: 0xf005eb6e
   4b130:			; <UNDEFINED> instruction: 0xf04f0403
   4b134:	strbmi	r0, [fp], r0, lsl #20
   4b138:	movwls	sl, #15110	; 0x3b06
   4b13c:			; <UNDEFINED> instruction: 0xf0254606
   4b140:	movwcs	r0, #1283	; 0x503
   4b144:	eorsvs	r4, r3, r1, asr #12
   4b148:	andcs	r4, r2, sl, lsr #12
   4b14c:	mrrc	7, 12, pc, r0, cr13	; <UNPREDICTABLE>
   4b150:	andls	r6, r6, r3, lsr r8
   4b154:	stmdale	sp, {r1, r2, r4, r8, r9, fp, sp}
   4b158:			; <UNDEFINED> instruction: 0xf003e8df
   4b15c:	strcs	r2, [ip, #-552]	; 0xfffffdd8
   4b160:	sfmeq	f2, 4, [ip], {12}
   4b164:	stceq	12, cr0, [ip], {12}
   4b168:	stceq	12, cr0, [r2], #-48	; 0xffffffd0
   4b16c:	stceq	12, cr0, [ip], {12}
   4b170:	eoreq	r0, r5, ip, lsl #24
   4b174:	strtmi	r4, [fp], -sl, lsr #18
   4b178:	strbmi	r4, [r2], -sl, lsr #16
   4b17c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4b180:			; <UNDEFINED> instruction: 0xf7d83110
   4b184:			; <UNDEFINED> instruction: 0xf04ffaf5
   4b188:	bmi	a1758c <strspn@plt+0x9feb84>
   4b18c:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   4b190:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b194:	subsmi	r9, sl, r7, lsl #22
   4b198:	andlt	sp, r9, ip, lsr r1
   4b19c:	svchi	0x00f0e8bd
   4b1a0:	svceq	0x0000f1ba
   4b1a4:			; <UNDEFINED> instruction: 0xf04fd121
   4b1a8:			; <UNDEFINED> instruction: 0xe7ee30ff
   4b1ac:	andeq	pc, r4, #196, 2	; 0x31
   4b1b0:	adcsmi	r9, sl, #3072	; 0xc00
   4b1b4:	bl	11cb1c <strspn@plt+0x104114>
   4b1b8:	svclt	0x00280104
   4b1bc:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   4b1c0:			; <UNDEFINED> instruction: 0xf7cd2104
   4b1c4:	ldmib	sp, {r1, r2, r6, r7, r8, fp, sp, lr, pc}^
   4b1c8:			; <UNDEFINED> instruction: 0xf8112104
   4b1cc:	strcc	r3, [r1], #-2817	; 0xfffff4ff
   4b1d0:	stfcsd	f3, [r4], {219}	; 0xdb
   4b1d4:	bne	ff03f9c0 <strspn@plt+0xff026fb8>
   4b1d8:	streq	pc, [r4, #-261]	; 0xfffffefb
   4b1dc:	ldrmi	r4, [r2], #1171	; 0x493
   4b1e0:	streq	pc, [r0], #-79	; 0xffffffb1
   4b1e4:	andcs	sp, r0, fp, lsr #3
   4b1e8:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   4b1ec:	streq	lr, [sl, #-2981]	; 0xfffff45b
   4b1f0:	bl	21d234 <strspn@plt+0x20482c>
   4b1f4:	ldrbtmi	r0, [r9], #-778	; 0xfffffcf6
   4b1f8:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   4b1fc:	strls	r3, [r0, #-272]	; 0xfffffef0
   4b200:	blx	fee09168 <strspn@plt+0xfedf0760>
   4b204:	rscscc	pc, pc, pc, asr #32
   4b208:	bl	feb4510c <strspn@plt+0xfeb2c704>
   4b20c:	bl	28d638 <strspn@plt+0x274c30>
   4b210:	ldr	r0, [sl, r4]!
   4b214:	stmib	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b218:	andeq	r7, r7, sl, asr #22
   4b21c:	andeq	r0, r0, r8, asr #4
   4b220:	muleq	r3, r4, r1
   4b224:	andeq	fp, r3, lr, asr r1
   4b228:	ldrdeq	r7, [r7], -r2
   4b22c:	andeq	fp, r3, sl, lsl r1
   4b230:	strdeq	fp, [r3], -r6
   4b234:	addlt	fp, r8, r0, ror r5
   4b238:			; <UNDEFINED> instruction: 0x461c4616
   4b23c:	strcs	r9, [r1, #-1541]	; 0xfffff9fb
   4b240:	movwcs	r4, #3605	; 0xe15
   4b244:	strtmi	r9, [sl], -r4, lsl #8
   4b248:	ldrbtmi	r9, [lr], #-1030	; 0xfffffbfa
   4b24c:	tstls	r3, r3, lsl ip
   4b250:	movwls	sl, #6403	; 0x1903
   4b254:	strls	sl, [r0, #-2821]	; 0xfffff4fb
   4b258:	stmdavs	r4!, {r2, r4, r5, r8, fp, ip, lr}
   4b25c:			; <UNDEFINED> instruction: 0xf04f9407
   4b260:			; <UNDEFINED> instruction: 0xf7cd0400
   4b264:	vmlsne.f32	s28, s8, s16
   4b268:	bmi	3c1e98 <strspn@plt+0x3a9490>
   4b26c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   4b270:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b274:	subsmi	r9, sl, r7, lsl #22
   4b278:	strtmi	sp, [r0], -fp, lsl #2
   4b27c:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   4b280:	b	ff1091bc <strspn@plt+0xff0f07b4>
   4b284:	blcs	9e5298 <strspn@plt+0x9cc890>
   4b288:	blmi	1ffa4c <strspn@plt+0x1e7044>
   4b28c:	andsvc	r4, sp, fp, ror r4
   4b290:			; <UNDEFINED> instruction: 0xf7cde7eb
   4b294:	svclt	0x0000e98e
   4b298:	andeq	r7, r7, r6, lsl sl
   4b29c:	andeq	r0, r0, r8, asr #4
   4b2a0:	strdeq	r7, [r7], -r2
   4b2a4:	andeq	lr, r9, ip, lsl #22
   4b2a8:	svcmi	0x00f0e92d
   4b2ac:	ldrmi	fp, [r5], -r3, lsl #1
   4b2b0:	pkhbtmi	r4, r0, lr, lsl #12
   4b2b4:			; <UNDEFINED> instruction: 0xf7e0460f
   4b2b8:	mrcne	10, 3, APSR_nzcv, cr4, cr7, {6}
   4b2bc:	submi	r4, r2, #44, 8	; 0x2c000000
   4b2c0:	b	4dc2d8 <strspn@plt+0x4c38d0>
   4b2c4:	b	14d6e0 <strspn@plt+0x134cd8>
   4b2c8:	svclt	0x000c0402
   4b2cc:	andcs	r2, r0, #268435456	; 0x10000000
   4b2d0:	svclt	0x008845a1
   4b2d4:	andeq	pc, r1, #66	; 0x42
   4b2d8:	cmple	pc, r0, lsl #20
   4b2dc:	streq	lr, [r9], #-2980	; 0xfffff45c
   4b2e0:	adcmi	r4, r0, #3145728	; 0x300000
   4b2e4:	ldmdbmi	r2!, {r1, r3, r6, r8, ip, lr, pc}
   4b2e8:			; <UNDEFINED> instruction: 0xf8d14479
   4b2ec:			; <UNDEFINED> instruction: 0xf1baa000
   4b2f0:	blle	130eef8 <strspn@plt+0x12f64f0>
   4b2f4:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
   4b2f8:	addeq	lr, sl, r2, lsl #22
   4b2fc:	strmi	r6, [r9, #2241]	; 0x8c1
   4b300:			; <UNDEFINED> instruction: 0xf8d0bf08
   4b304:	eorle	fp, lr, r4
   4b308:	vst3.32			; <UNDEFINED> instruction: 0xf48afaba
   4b30c:	bl	cd8a4 <strspn@plt+0xb4e9c>
   4b310:	ldmvs	r1, {r2, r7, r9}^
   4b314:	ldrdlt	pc, [r4], -r2
   4b318:	eorle	r4, r4, r9, lsl #11
   4b31c:	svceq	0x0000f1bb
   4b320:			; <UNDEFINED> instruction: 0x4640d03a
   4b324:	ldrbmi	r4, [r9], -sl, asr #12
   4b328:			; <UNDEFINED> instruction: 0xff84f7ff
   4b32c:	blle	8d5334 <strspn@plt+0x8bc92c>
   4b330:	bmi	8ddfbc <strspn@plt+0x8c55b4>
   4b334:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   4b338:	bl	e53a4 <strspn@plt+0xcc99c>
   4b33c:	stmdbcs	r0, {r2, r7, r8, r9}
   4b340:	andls	pc, ip, r3, asr #17
   4b344:			; <UNDEFINED> instruction: 0xf1bada0c
   4b348:			; <UNDEFINED> instruction: 0xf04f0a00
   4b34c:	svclt	0x00180100
   4b350:	beq	c7494 <strspn@plt+0xaea8c>
   4b354:	beq	fe305f64 <strspn@plt+0xfe2ed55c>
   4b358:	andne	pc, ip, sl, asr #17
   4b35c:	ldrdls	pc, [ip], -r3
   4b360:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   4b364:	bl	fe9a33dc <strspn@plt+0xfe98a9d4>
   4b368:	ldrtmi	r0, [r8], -r9, lsl #2
   4b36c:			; <UNDEFINED> instruction: 0x46324459
   4b370:	stmia	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b374:	andlt	r4, r3, r0, lsr r6
   4b378:	svchi	0x00f0e8bd
   4b37c:			; <UNDEFINED> instruction: 0x462a4633
   4b380:			; <UNDEFINED> instruction: 0x46404639
   4b384:	pop	{r0, r1, ip, sp, pc}
   4b388:	smmlsr	r3, r0, pc, r4	; <UNPREDICTABLE>
   4b38c:	ldrmi	r4, [r4], -sp, lsl #18
   4b390:			; <UNDEFINED> instruction: 0xf8d14479
   4b394:	strb	fp, [r1, r4]
   4b398:	movwls	r4, #5656	; 0x1618
   4b39c:	blx	ff6873be <strspn@plt+0xff66e9b6>
   4b3a0:	blls	9dbcc <strspn@plt+0x851c4>
   4b3a4:	bl	dc594 <strspn@plt+0xc3b8c>
   4b3a8:	strmi	r0, [r3], r4, lsl #5
   4b3ac:	sbfx	r6, r0, #0, #25
   4b3b0:	andeq	r7, r7, r0, ror #26
   4b3b4:	andeq	lr, r9, r2, lsr #21
   4b3b8:	andeq	r7, r7, r4, lsl sp
   4b3bc:	andeq	lr, r9, r2, ror #20
   4b3c0:	andeq	r7, r7, r6, ror #25
   4b3c4:	andeq	lr, r9, r8, lsl #20
   4b3c8:	strdeq	lr, [r9], -r4
   4b3cc:			; <UNDEFINED> instruction: 0xf04f4b02
   4b3d0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   4b3d4:			; <UNDEFINED> instruction: 0x4770601a
   4b3d8:	andeq	r7, r7, r6, ror ip
   4b3dc:	strdlt	fp, [r3], r0
   4b3e0:	stmdavs	r6, {r0, r1, r3, r5, r8, sl, fp, lr}^
   4b3e4:	stmdavc	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   4b3e8:	teqle	fp, r0, lsl #16
   4b3ec:	ldmdblt	r2, {r2, r4, r9, sl, lr}
   4b3f0:	andlt	r2, r3, r0
   4b3f4:			; <UNDEFINED> instruction: 0x461fbdf0
   4b3f8:	ldrmi	r4, [r3], -sp, lsl #12
   4b3fc:			; <UNDEFINED> instruction: 0x460a4630
   4b400:			; <UNDEFINED> instruction: 0xf7ff4639
   4b404:	adcmi	pc, r0, #324	; 0x144
   4b408:	stmdacs	r0, {r1, r4, r5, r6, r7, ip, lr, pc}
   4b40c:			; <UNDEFINED> instruction: 0xf7cdda32
   4b410:	stmdavs	r2, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   4b414:	bcs	999c20 <strspn@plt+0x981218>
   4b418:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   4b41c:	wfene
   4b420:			; <UNDEFINED> instruction: 0x13281328
   4b424:	tstne	r3, #1275068416	; 0x4c000000
   4b428:	ldmdacs	r3, {r0, r1, r4, r8, r9, ip}
   4b42c:	tstne	r3, #1275068416	; 0x4c000000
   4b430:	tstne	r3, #1275068416	; 0x4c000000
   4b434:	tstne	r3, #1275068416	; 0x4c000000
   4b438:	tstne	r3, #1275068416	; 0x4c000000
   4b43c:	tstne	r3, #1275068416	; 0x4c000000
   4b440:	andscs	r1, r3, r3, lsl r3
   4b444:			; <UNDEFINED> instruction: 0x462b4913
   4b448:			; <UNDEFINED> instruction: 0x46324813
   4b44c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4b450:			; <UNDEFINED> instruction: 0xf7d83124
   4b454:			; <UNDEFINED> instruction: 0xf04ff98d
   4b458:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
   4b45c:			; <UNDEFINED> instruction: 0x463bbdf0
   4b460:	strtmi	r4, [r9], -r2, lsr #12
   4b464:	andlt	r4, r3, r0, lsr r6
   4b468:	ldrhtmi	lr, [r0], #141	; 0x8d
   4b46c:			; <UNDEFINED> instruction: 0xf04fe5c8
   4b470:			; <UNDEFINED> instruction: 0xe7be30ff
   4b474:	strmi	r4, [r2], -r9, lsl #18
   4b478:	strtmi	r4, [r3], -r9, lsl #16
   4b47c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   4b480:			; <UNDEFINED> instruction: 0x31244478
   4b484:			; <UNDEFINED> instruction: 0xf902f7d8
   4b488:	rscscc	pc, pc, pc, asr #32
   4b48c:	svclt	0x0000e7b1
   4b490:			; <UNDEFINED> instruction: 0x0009e9b4
   4b494:	andeq	sl, r3, r4, asr #29
   4b498:	andeq	sl, r3, lr, lsl #29
   4b49c:	muleq	r3, r4, lr
   4b4a0:	andeq	sl, r3, ip, lsr lr
   4b4a4:	svcmi	0x00f0e92d
   4b4a8:	svcmi	0x003fb083
   4b4ac:	ldrdhi	pc, [r4], -r0
   4b4b0:	ldmdavc	pc!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   4b4b4:	cmple	r7, r0, lsl #30
   4b4b8:	ldrmi	r4, [r5], -ip, lsl #12
   4b4bc:			; <UNDEFINED> instruction: 0xf7e0461e
   4b4c0:			; <UNDEFINED> instruction: 0xf100f9d3
   4b4c4:			; <UNDEFINED> instruction: 0x46813aff
   4b4c8:	rsble	r2, sl, r0, lsl #26
   4b4cc:	strbmi	r4, [fp], -r9, lsr #11
   4b4d0:	ldrtmi	r4, [r1], -r2, lsr #12
   4b4d4:	strtmi	fp, [fp], -r8, lsr #30
   4b4d8:			; <UNDEFINED> instruction: 0x0c03eb04
   4b4dc:			; <UNDEFINED> instruction: 0x0c0aea0c
   4b4e0:	strbmi	r4, [r3, #-1600]!	; 0xfffff9c0
   4b4e4:	bl	fe93b30c <strspn@plt+0xfe922904>
   4b4e8:	ldmiblt	r3, {r2, r3, r8, r9}^
   4b4ec:	stmib	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b4f0:	blcc	a5504 <strspn@plt+0x8cafc>
   4b4f4:	stmdale	ip!, {r0, r2, r5, r8, r9, fp, sp}
   4b4f8:			; <UNDEFINED> instruction: 0xf003e8df
   4b4fc:	blcs	e561f8 <strspn@plt+0xe3d7f0>
   4b500:	blcs	b161e4 <strspn@plt+0xafd7dc>
   4b504:	blcs	b161b8 <strspn@plt+0xafd7b0>
   4b508:	blcs	b191bc <strspn@plt+0xb007b4>
   4b50c:	blcs	b161c0 <strspn@plt+0xafd7b8>
   4b510:	blcs	b161c4 <strspn@plt+0xafd7bc>
   4b514:	blcs	b161c8 <strspn@plt+0xafd7c0>
   4b518:	blcs	b161cc <strspn@plt+0xafd7c4>
   4b51c:	blcs	b161d0 <strspn@plt+0xafd7c8>
   4b520:			; <UNDEFINED> instruction: 0xf7ff3d2b
   4b524:	smlabtcs	r0, r1, lr, pc	; <UNPREDICTABLE>
   4b528:	bleq	87bf0 <strspn@plt+0x6f1e8>
   4b52c:			; <UNDEFINED> instruction: 0x465a4630
   4b530:			; <UNDEFINED> instruction: 0xf7cddddc
   4b534:	cmnlt	r0, #192, 18	; 0x300000
   4b538:	andcc	r1, r1, r0, lsl #23
   4b53c:	pop	{r0, r1, ip, sp, pc}
   4b540:	shsub8mi	r8, r3, r0
   4b544:	strtmi	r4, [r1], -sl, lsr #12
   4b548:	andlt	r4, r3, r0, asr #12
   4b54c:	svcmi	0x00f0e8bd
   4b550:	ldmdbmi	r6, {r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   4b554:	ldmdami	r6, {r0, r1, r5, r9, sl, lr}
   4b558:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   4b55c:			; <UNDEFINED> instruction: 0x312c4478
   4b560:			; <UNDEFINED> instruction: 0xf906f7d8
   4b564:	rscscc	pc, pc, pc, asr #32
   4b568:	ldmdblt	r7!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4b56c:	rscscc	pc, pc, pc, asr #32
   4b570:	pop	{r0, r1, ip, sp, pc}
   4b574:	svccs	0x00008ff0
   4b578:	stmdbmi	lr, {r0, r1, r5, r6, r7, ip, lr, pc}
   4b57c:	stmdami	lr, {r2, r5, r6, r7, r8, r9, fp, ip}
   4b580:	ldrbtmi	r1, [r9], #-2539	; 0xfffff615
   4b584:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
   4b588:	strls	r3, [r0], #-300	; 0xfffffed4
   4b58c:			; <UNDEFINED> instruction: 0xf8f0f7d8
   4b590:	rscscc	pc, pc, pc, asr #32
   4b594:	bl	fedc54e4 <strspn@plt+0xfedacadc>
   4b598:	ldrbmi	r0, [ip], #-1291	; 0xfffffaf5
   4b59c:	ldrbmi	r4, [pc], #-1118	; 4b5a4 <strspn@plt+0x32b9c>
   4b5a0:	mulcs	r0, r4, r1
   4b5a4:	svclt	0x0000e7ca
   4b5a8:	andeq	lr, r9, r8, ror #17
   4b5ac:			; <UNDEFINED> instruction: 0x0003adb6
   4b5b0:	andeq	sl, r3, r0, lsl #27
   4b5b4:	andeq	sl, r3, lr, lsl #27
   4b5b8:	andeq	sl, r3, sl, ror #26
   4b5bc:	addlt	fp, r3, r0, lsl #10
   4b5c0:	strmi	r9, [sl], -r0, lsl #4
   4b5c4:	movwcs	r9, #769	; 0x301
   4b5c8:			; <UNDEFINED> instruction: 0xf848f002
   4b5cc:			; <UNDEFINED> instruction: 0xf85db003
   4b5d0:	svclt	0x0000fb04
   4b5d4:			; <UNDEFINED> instruction: 0x460cb570
   4b5d8:			; <UNDEFINED> instruction: 0x46114e1d
   4b5dc:			; <UNDEFINED> instruction: 0x46054a1d
   4b5e0:	ldrbtmi	r4, [lr], #-2845	; 0xfffff4e3
   4b5e4:	addlt	r4, ip, sl, ror r4
   4b5e8:	ldmpl	r3, {r4, r5, fp, sp, lr}^
   4b5ec:	movwls	r6, #47131	; 0xb81b
   4b5f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b5f4:	addmi	fp, r4, #16, 6	; 0x40000000
   4b5f8:	mrcmi	8, 0, sp, cr8, cr11, {0}
   4b5fc:	blmi	65ce8c <strspn@plt+0x644484>
   4b600:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
   4b604:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   4b608:	movwls	r2, #5380	; 0x1504
   4b60c:	strls	sl, [r2], -sl, lsl #22
   4b610:	strmi	lr, [r5], #-2509	; 0xfffff633
   4b614:	strmi	lr, [r3], #-2509	; 0xfffff633
   4b618:			; <UNDEFINED> instruction: 0xf0029500
   4b61c:	bmi	4ca0c0 <strspn@plt+0x4b16b8>
   4b620:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4b624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b628:	subsmi	r9, sl, fp, lsl #22
   4b62c:	andlt	sp, ip, sp, lsl #2
   4b630:			; <UNDEFINED> instruction: 0x4608bd70
   4b634:			; <UNDEFINED> instruction: 0xf0012100
   4b638:	ldrb	pc, [r0, pc, lsr #17]!	; <UNPREDICTABLE>
   4b63c:	tstls	r9, r3
   4b640:	svc	0x00c2f7cc
   4b644:	eorsvs	r9, r0, r9, lsl #18
   4b648:			; <UNDEFINED> instruction: 0xf7cce7d5
   4b64c:	svclt	0x0000efb2
   4b650:	andeq	lr, r9, sl, asr #15
   4b654:	andeq	r7, r7, ip, ror r6
   4b658:	andeq	r0, r0, r8, asr #4
   4b65c:	andeq	r0, r0, pc, lsl #4
   4b660:			; <UNDEFINED> instruction: 0xffffffb3
   4b664:	andeq	r7, r7, lr, lsr r6
   4b668:	ldrbmi	r2, [r0, -r0, asr #32]!
   4b66c:	mrrcne	6, 0, r4, r3, cr10
   4b670:	andle	r4, r3, r1, lsl #12
   4b674:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   4b678:	mrclt	7, 4, APSR_nzcv, cr2, cr11, {7}
   4b67c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4b680:	mcrlt	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   4b684:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   4b688:	andeq	sl, r3, sl, asr #25
   4b68c:	strmi	fp, [r3], -r8, lsl #10
   4b690:	ldmdbvs	r9, {r0, r1, fp, lr}^
   4b694:			; <UNDEFINED> instruction: 0xf7ff4478
   4b698:	subcs	pc, r0, r9, ror #31
   4b69c:	svclt	0x0000bd08
   4b6a0:			; <UNDEFINED> instruction: 0x000277b8
   4b6a4:	svclt	0x00f2f7ff
   4b6a8:	addlt	fp, r6, r0, lsl r5
   4b6ac:			; <UNDEFINED> instruction: 0x46044b16
   4b6b0:	strmi	r9, [r8], -r3, lsl #4
   4b6b4:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   4b6b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b6bc:			; <UNDEFINED> instruction: 0xf04f9305
   4b6c0:			; <UNDEFINED> instruction: 0xf7fb0300
   4b6c4:	blge	18b118 <strspn@plt+0x172710>
   4b6c8:	movwls	r2, #4356	; 0x1104
   4b6cc:	bls	11cf54 <strspn@plt+0x10454c>
   4b6d0:	mrsls	r2, LR_irq
   4b6d4:			; <UNDEFINED> instruction: 0xfff4f001
   4b6d8:	bmi	3b7c00 <strspn@plt+0x39f1f8>
   4b6dc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   4b6e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b6e4:	subsmi	r9, sl, r5, lsl #22
   4b6e8:	andlt	sp, r6, fp, lsl #2
   4b6ec:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
   4b6f0:	ldrbtmi	r9, [r8], #-2308	; 0xfffff6fc
   4b6f4:			; <UNDEFINED> instruction: 0xffbaf7ff
   4b6f8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   4b6fc:	mrc2	7, 3, pc, cr6, cr11, {7}
   4b700:			; <UNDEFINED> instruction: 0xf7cce7eb
   4b704:	svclt	0x0000ef56
   4b708:	andeq	r0, r0, r8, asr #4
   4b70c:	andeq	r7, r7, sl, lsr #11
   4b710:	andeq	r7, r7, r2, lsl #11
   4b714:	strdeq	r6, [r1], -r2
   4b718:	strdeq	fp, [r1], -r2
   4b71c:	ldrbeq	r6, [fp, -r3, lsl #16]
   4b720:	andcs	sp, r0, r1, lsl #8
   4b724:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   4b728:	stcmi	6, cr4, [fp, #-16]
   4b72c:	stmdbmi	fp, {r0, r1, r7, ip, sp, pc}
   4b730:	stmdbvs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}^
   4b734:			; <UNDEFINED> instruction: 0xf7ff4479
   4b738:	stmibvs	r2!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4b73c:	strtmi	r4, [r0], -r9, lsr #12
   4b740:			; <UNDEFINED> instruction: 0xf7ff9501
   4b744:			; <UNDEFINED> instruction: 0x4620ffb1
   4b748:	stmibvs	r2!, {r0, r8, fp, ip, pc}^
   4b74c:			; <UNDEFINED> instruction: 0xffacf7ff
   4b750:	andlt	r2, r3, r0
   4b754:	svclt	0x0000bd30
   4b758:	muleq	r3, r4, r3
   4b75c:	andeq	r7, r2, r8, lsl r7
   4b760:			; <UNDEFINED> instruction: 0x4604b510
   4b764:	stmdbvs	r1!, {r0, r2, fp, lr}^
   4b768:			; <UNDEFINED> instruction: 0xf7ff4478
   4b76c:	stmdami	r4, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4b770:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   4b774:			; <UNDEFINED> instruction: 0xff7af7ff
   4b778:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4b77c:	andeq	r7, r2, r4, ror #13
   4b780:	andeq	fp, r3, r2, asr r3
   4b784:			; <UNDEFINED> instruction: 0x4604b530
   4b788:	addlt	r4, r3, r9, lsl #26
   4b78c:	ldrbtmi	r4, [sp], #-2057	; 0xfffff7f7
   4b790:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   4b794:			; <UNDEFINED> instruction: 0xff6af7ff
   4b798:	strtmi	r6, [r8], -r1, lsr #19
   4b79c:			; <UNDEFINED> instruction: 0xf7ff9501
   4b7a0:	stmdals	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4b7a4:			; <UNDEFINED> instruction: 0xf7ff69e1
   4b7a8:	subcs	pc, r0, r1, ror #30
   4b7ac:	ldclt	0, cr11, [r0, #-12]!
   4b7b0:	andeq	fp, r3, r6, lsr r3
   4b7b4:			; <UNDEFINED> instruction: 0x000276ba
   4b7b8:			; <UNDEFINED> instruction: 0x4604b530
   4b7bc:	addlt	r4, r3, r8, lsl #26
   4b7c0:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   4b7c4:	stc2l	0, cr15, [ip, #-4]
   4b7c8:	strtmi	r6, [r8], -r1, lsr #19
   4b7cc:			; <UNDEFINED> instruction: 0xf7ff9501
   4b7d0:	stmdals	r1, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4b7d4:			; <UNDEFINED> instruction: 0xf7ff69e1
   4b7d8:	subcs	pc, r0, r9, asr #30
   4b7dc:	ldclt	0, cr11, [r0, #-12]!
   4b7e0:	andeq	fp, r3, r2, lsl #6
   4b7e4:	addlt	fp, r3, r0, lsr r5
   4b7e8:	strmi	r4, [r4], -r9, lsl #26
   4b7ec:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   4b7f0:			; <UNDEFINED> instruction: 0xf0019001
   4b7f4:	stmibvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   4b7f8:	strls	r4, [r1, #-1576]	; 0xfffff9d8
   4b7fc:			; <UNDEFINED> instruction: 0xff36f7ff
   4b800:	stmibvs	r1!, {r0, fp, ip, pc}^
   4b804:			; <UNDEFINED> instruction: 0xff32f7ff
   4b808:	andlt	r2, r3, r0, asr #32
   4b80c:	svclt	0x0000bd30
   4b810:	ldrdeq	fp, [r3], -r6
   4b814:	stmdavs	r9, {r0, r1, fp, lr}
   4b818:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   4b81c:			; <UNDEFINED> instruction: 0xff26f7ff
   4b820:	stclt	0, cr2, [r8, #-4]
   4b824:	andeq	r7, r2, r4, lsr r6
   4b828:			; <UNDEFINED> instruction: 0x4604b510
   4b82c:	addlt	r6, r2, r1, ror #18
   4b830:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   4b834:			; <UNDEFINED> instruction: 0xf7fb9101
   4b838:			; <UNDEFINED> instruction: 0x4620fdb3
   4b83c:	stmibvs	r2!, {r0, r8, fp, ip, pc}
   4b840:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   4b844:	andlt	r2, r2, r0, asr #32
   4b848:	svclt	0x0000bd10
   4b84c:	andeq	r0, r1, sl, lsr #8
   4b850:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4b854:	strle	r0, [r6], #-1874	; 0xfffff8ae
   4b858:	stmdami	r6, {r0, r6, r8, fp, sp, lr}
   4b85c:			; <UNDEFINED> instruction: 0xf7fb4478
   4b860:	mulcs	r0, pc, sp	; <UNPREDICTABLE>
   4b864:	stmibvs	r2, {r3, r8, sl, fp, ip, sp, pc}
   4b868:			; <UNDEFINED> instruction: 0xf7ff6ac1
   4b86c:			; <UNDEFINED> instruction: 0x2000feb3
   4b870:	svclt	0x0000bd08
   4b874:	andeq	r0, r1, r0, lsl #8
   4b878:	addlt	fp, r3, r0, lsl #10
   4b87c:	strmi	r9, [sl], -r0, lsl #4
   4b880:	movwcs	r9, #769	; 0x301
   4b884:	cdp2	0, 14, cr15, cr10, cr1, {0}
   4b888:			; <UNDEFINED> instruction: 0xf85db003
   4b88c:	svclt	0x0000fb04
   4b890:			; <UNDEFINED> instruction: 0x460cb570
   4b894:			; <UNDEFINED> instruction: 0x46114e1d
   4b898:			; <UNDEFINED> instruction: 0x46054a1d
   4b89c:	ldrbtmi	r4, [lr], #-2845	; 0xfffff4e3
   4b8a0:	addlt	r4, ip, sl, ror r4
   4b8a4:	ldmpl	r3, {r4, r5, fp, sp, lr}^
   4b8a8:	movwls	r6, #47131	; 0xb81b
   4b8ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b8b0:	addmi	fp, r4, #24, 6	; 0x60000000
   4b8b4:	mrcmi	8, 0, sp, cr8, cr12, {0}
   4b8b8:	blmi	65d148 <strspn@plt+0x644740>
   4b8bc:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
   4b8c0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   4b8c4:	movwls	r2, #5378	; 0x1502
   4b8c8:	msreq	CPSR_fx, #1073741827	; 0x40000003
   4b8cc:	stmib	sp, {r1, r9, sl, ip, pc}^
   4b8d0:	stmib	sp, {r0, r2, sl, lr}^
   4b8d4:	strls	r4, [r0, #-1027]	; 0xfffffbfd
   4b8d8:			; <UNDEFINED> instruction: 0xf948f002
   4b8dc:	blmi	39e124 <strspn@plt+0x38571c>
   4b8e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4b8e4:	blls	325954 <strspn@plt+0x30cf4c>
   4b8e8:	qaddle	r4, sl, sp
   4b8ec:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   4b8f0:	tstcs	r0, r8, lsl #12
   4b8f4:			; <UNDEFINED> instruction: 0xff50f000
   4b8f8:	strdcs	lr, [r3], -r0
   4b8fc:			; <UNDEFINED> instruction: 0xf7cc9109
   4b900:	stmdbls	r9, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
   4b904:			; <UNDEFINED> instruction: 0xe7d46030
   4b908:	cdp	7, 5, cr15, cr2, cr12, {6}
   4b90c:	andeq	lr, r9, r2, lsl r5
   4b910:	andeq	r7, r7, r0, asr #7
   4b914:	andeq	r0, r0, r8, asr #4
   4b918:	andeq	r0, r0, fp, lsl r2
   4b91c:			; <UNDEFINED> instruction: 0xffffffb3
   4b920:	andeq	r7, r7, r0, lsl #7
   4b924:	ldrbmi	r2, [r0, -r0, asr #32]!
   4b928:	strmi	r4, [r1], -sl, lsl #12
   4b92c:			; <UNDEFINED> instruction: 0xf64fb290
   4b930:	addsmi	r7, r8, #-67108861	; 0xfc000003
   4b934:	stmdami	r4, {r2, ip, lr, pc}
   4b938:	ldrbtmi	fp, [r8], #-658	; 0xfffffd6e
   4b93c:	ldclt	7, cr15, [r0, #-1004]!	; 0xfffffc14
   4b940:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   4b944:	stclt	7, cr15, [ip, #-1004]!	; 0xfffffc14
   4b948:	andeq	sl, r3, r6, lsl sl
   4b94c:	andeq	sl, r3, r6, lsl #20
   4b950:	strmi	fp, [r3], -r8, lsl #10
   4b954:	ldmdbvs	r9, {r0, r1, fp, lr}^
   4b958:			; <UNDEFINED> instruction: 0xf7ff4478
   4b95c:	subcs	pc, r0, r5, ror #31
   4b960:	svclt	0x0000bd08
   4b964:	strdeq	r7, [r2], -r4
   4b968:	svclt	0x00f2f7ff
   4b96c:	addlt	fp, r6, r0, lsl r5
   4b970:			; <UNDEFINED> instruction: 0x46044b17
   4b974:	strmi	r9, [r8], -r3, lsl #4
   4b978:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   4b97c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b980:			; <UNDEFINED> instruction: 0xf04f9305
   4b984:			; <UNDEFINED> instruction: 0xf7fb0300
   4b988:			; <UNDEFINED> instruction: 0xf10dfd31
   4b98c:	tstcs	r2, r2, lsl r3
   4b990:	strtmi	r9, [r0], -r1, lsl #6
   4b994:	movwcs	r9, #2563	; 0xa03
   4b998:			; <UNDEFINED> instruction: 0xf0019100
   4b99c:			; <UNDEFINED> instruction: 0xb148fe91
   4b9a0:	blmi	31e1dc <strspn@plt+0x3057d4>
   4b9a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4b9a8:	blls	1a5a18 <strspn@plt+0x18d010>
   4b9ac:	qaddle	r4, sl, ip
   4b9b0:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   4b9b4:			; <UNDEFINED> instruction: 0xf8bd4809
   4b9b8:	ldrbtmi	r1, [r8], #-18	; 0xffffffee
   4b9bc:			; <UNDEFINED> instruction: 0xffb4f7ff
   4b9c0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   4b9c4:	ldc2	7, cr15, [r2, #-1004]	; 0xfffffc14
   4b9c8:			; <UNDEFINED> instruction: 0xf7cce7ea
   4b9cc:	svclt	0x0000edf2
   4b9d0:	andeq	r0, r0, r8, asr #4
   4b9d4:	andeq	r7, r7, r6, ror #5
   4b9d8:			; <UNDEFINED> instruction: 0x000772bc
   4b9dc:	andeq	r6, r1, sl, lsr #12
   4b9e0:	andeq	fp, r1, sl, lsr #20
   4b9e4:	ldrbeq	r6, [fp, -r3, lsl #16]
   4b9e8:	andcs	sp, r0, r1, lsl #8
   4b9ec:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   4b9f0:	stcmi	6, cr4, [fp, #-16]
   4b9f4:	stmdbmi	fp, {r0, r1, r7, ip, sp, pc}
   4b9f8:	stmdbvs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}^
   4b9fc:			; <UNDEFINED> instruction: 0xf7ff4479
   4ba00:	stmibvs	r2!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4ba04:	strtmi	r4, [r0], -r9, lsr #12
   4ba08:			; <UNDEFINED> instruction: 0xf7ff9501
   4ba0c:	strtmi	pc, [r0], -pc, lsr #31
   4ba10:	stmibvs	r2!, {r0, r8, fp, ip, pc}^
   4ba14:			; <UNDEFINED> instruction: 0xffaaf7ff
   4ba18:	andlt	r2, r3, r0
   4ba1c:	svclt	0x0000bd30
   4ba20:	andeq	fp, r3, ip, asr #1
   4ba24:	andeq	r7, r2, r0, asr r4
   4ba28:			; <UNDEFINED> instruction: 0x4604b510
   4ba2c:	stmdbvs	r1!, {r0, r2, fp, lr}^
   4ba30:			; <UNDEFINED> instruction: 0xf7ff4478
   4ba34:	stmdami	r4, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4ba38:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
   4ba3c:			; <UNDEFINED> instruction: 0xff74f7ff
   4ba40:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   4ba44:	andeq	r7, r2, ip, lsl r4
   4ba48:	andeq	fp, r3, sl, lsl #1
   4ba4c:			; <UNDEFINED> instruction: 0x4604b530
   4ba50:	addlt	r4, r3, r9, lsl #26
   4ba54:	ldrbtmi	r4, [sp], #-2057	; 0xfffff7f7
   4ba58:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
   4ba5c:			; <UNDEFINED> instruction: 0xff64f7ff
   4ba60:	strtmi	r6, [r8], -r1, lsr #19
   4ba64:			; <UNDEFINED> instruction: 0xf7ff9501
   4ba68:	stmdals	r1, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4ba6c:			; <UNDEFINED> instruction: 0xf7ff69e1
   4ba70:	subcs	pc, r0, fp, asr pc	; <UNPREDICTABLE>
   4ba74:	ldclt	0, cr11, [r0, #-12]!
   4ba78:	andeq	fp, r3, lr, rrx
   4ba7c:	strdeq	r7, [r2], -r2
   4ba80:			; <UNDEFINED> instruction: 0x4604b530
   4ba84:	addlt	r4, r3, r8, lsl #26
   4ba88:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   4ba8c:	blx	ffa87a9a <strspn@plt+0xffa6f092>
   4ba90:	strtmi	r6, [r8], -r1, lsr #19
   4ba94:			; <UNDEFINED> instruction: 0xf7ff9501
   4ba98:	stmdals	r1, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4ba9c:			; <UNDEFINED> instruction: 0xf7ff69e1
   4baa0:	subcs	pc, r0, r3, asr #30
   4baa4:	ldclt	0, cr11, [r0, #-12]!
   4baa8:	andeq	fp, r3, sl, lsr r0
   4baac:	addlt	fp, r3, r0, lsr r5
   4bab0:	strmi	r4, [r4], -r9, lsl #26
   4bab4:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   4bab8:			; <UNDEFINED> instruction: 0xf0019001
   4babc:	stmibvs	r1!, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   4bac0:	strls	r4, [r1, #-1576]	; 0xfffff9d8
   4bac4:			; <UNDEFINED> instruction: 0xff30f7ff
   4bac8:	stmibvs	r1!, {r0, fp, ip, pc}^
   4bacc:			; <UNDEFINED> instruction: 0xff2cf7ff
   4bad0:	andlt	r2, r3, r0, asr #32
   4bad4:	svclt	0x0000bd30
   4bad8:	andeq	fp, r3, lr
   4badc:	stmdahi	r9, {r0, r1, fp, lr}
   4bae0:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   4bae4:			; <UNDEFINED> instruction: 0xff20f7ff
   4bae8:	stclt	0, cr2, [r8, #-4]
   4baec:	andeq	r7, r2, ip, ror #6
   4baf0:			; <UNDEFINED> instruction: 0x4604b510
   4baf4:	addlt	r6, r2, r1, ror #18
   4baf8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   4bafc:			; <UNDEFINED> instruction: 0xf7fb9101
   4bb00:	strtmi	pc, [r0], -pc, asr #24
   4bb04:	stmibvs	r2!, {r0, r8, fp, ip, pc}
   4bb08:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   4bb0c:	andlt	r2, r2, r0, asr #32
   4bb10:	svclt	0x0000bd10
   4bb14:	andeq	r0, r1, r2, ror #2
   4bb18:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   4bb1c:	strle	r0, [r6], #-1874	; 0xfffff8ae
   4bb20:	stmdami	r6, {r0, r6, r8, fp, sp, lr}
   4bb24:			; <UNDEFINED> instruction: 0xf7fb4478
   4bb28:	andcs	pc, r0, fp, lsr ip	; <UNPREDICTABLE>
   4bb2c:	stmibvs	r2, {r3, r8, sl, fp, ip, sp, pc}
   4bb30:			; <UNDEFINED> instruction: 0xf7ff6ac1
   4bb34:	andcs	pc, r0, sp, lsr #29
   4bb38:	svclt	0x0000bd08
   4bb3c:	andeq	r0, r1, r8, lsr r1
   4bb40:	strlt	r8, [r8, #-2688]	; 0xfffff580
   4bb44:	cdp2	7, 5, cr15, cr6, cr13, {7}
   4bb48:	stclt	0, cr2, [r8, #-264]	; 0xfffffef8
   4bb4c:	addlt	fp, r2, r0, lsl r5
   4bb50:	strmi	r6, [r4], -r1, asr #18
   4bb54:	blx	fe187b62 <strspn@plt+0xfe16f15a>
   4bb58:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   4bb5c:	mcrr2	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
   4bb60:	movwcs	r4, #2567	; 0xa07
   4bb64:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   4bb68:	movwcs	lr, #2509	; 0x9cd
   4bb6c:	ldrmi	r4, [r9], -r5, lsl #20
   4bb70:			; <UNDEFINED> instruction: 0xf005447a
   4bb74:	subcs	pc, r0, sp, asr #24
   4bb78:	ldclt	0, cr11, [r0, #-8]
   4bb7c:	andeq	sl, r3, sl, ror #30
   4bb80:	andeq	r0, r7, lr, asr r9
   4bb84:	andeq	sl, r3, r8, ror #15
   4bb88:	blmi	f5e47c <strspn@plt+0xf45a74>
   4bb8c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4bb90:	ldmpl	r3, {r0, r1, r2, r5, r6, r7, ip, sp, pc}^
   4bb94:	cmnls	r5, #1769472	; 0x1b0000
   4bb98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4bb9c:	ldrbeq	r6, [sl, -r3, lsl #16]
   4bba0:	bmi	e40bd0 <strspn@plt+0xe281c8>
   4bba4:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   4bba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4bbac:	subsmi	r9, sl, r5, ror #22
   4bbb0:	andcs	sp, r0, r0, ror #2
   4bbb4:	ldcllt	0, cr11, [r0, #412]!	; 0x19c
   4bbb8:	sbcvc	pc, r3, #1325400064	; 0x4f000000
   4bbbc:	andls	sl, r0, #3, 26	; 0xc0
   4bbc0:	strls	r2, [r1, #-768]	; 0xfffffd00
   4bbc4:	stmdbvs	r2, {r2, r9, sl, lr}^
   4bbc8:	ldc2l	0, cr15, [sl, #-4]!
   4bbcc:	mvnle	r2, r0, lsl #16
   4bbd0:	bmi	b9f488 <strspn@plt+0xb86a80>
   4bbd4:	pushmi	{r1, r2, r3, r4, r5, r6, sl, lr}
   4bbd8:	svcmi	0x002d447a
   4bbdc:			; <UNDEFINED> instruction: 0x46304479
   4bbe0:	blx	ff809bd6 <strspn@plt+0xff7f11ce>
   4bbe4:	strtmi	r2, [r8], -r1, asr #2
   4bbe8:			; <UNDEFINED> instruction: 0xf001447f
   4bbec:	bmi	aca750 <strspn@plt+0xab1d48>
   4bbf0:			; <UNDEFINED> instruction: 0x46394630
   4bbf4:			; <UNDEFINED> instruction: 0xf7fb447a
   4bbf8:			; <UNDEFINED> instruction: 0xf10dfbd3
   4bbfc:	cmpcs	r1, sp, asr #32
   4bc00:	blx	ff387c0c <strspn@plt+0xff36f204>
   4bc04:	ldreq	r6, [fp, r3, lsr #17]
   4bc08:	bmi	940ccc <strspn@plt+0x9282c4>
   4bc0c:			; <UNDEFINED> instruction: 0x46304639
   4bc10:			; <UNDEFINED> instruction: 0xf7fb447a
   4bc14:			; <UNDEFINED> instruction: 0xf10dfbc5
   4bc18:	smlalbbcs	r0, r1, lr, r0
   4bc1c:	blx	ff007c28 <strspn@plt+0xfefef220>
   4bc20:			; <UNDEFINED> instruction: 0x46394a1e
   4bc24:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   4bc28:	blx	fef09c1e <strspn@plt+0xfeef1216>
   4bc2c:	sbceq	pc, pc, sp, lsl #2
   4bc30:			; <UNDEFINED> instruction: 0xf0012141
   4bc34:	bmi	70a708 <strspn@plt+0x6f1d00>
   4bc38:			; <UNDEFINED> instruction: 0x46304639
   4bc3c:			; <UNDEFINED> instruction: 0xf7fb447a
   4bc40:	stmdage	r4, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   4bc44:			; <UNDEFINED> instruction: 0xf0012141
   4bc48:	bmi	60a6f4 <strspn@plt+0x5f1cec>
   4bc4c:			; <UNDEFINED> instruction: 0x46304639
   4bc50:			; <UNDEFINED> instruction: 0xf7fb447a
   4bc54:	vqdmulh.s<illegal width 8>	d15, d29, d21
   4bc58:	qdaddcs	r1, r1, r1
   4bc5c:	blx	fe807c68 <strspn@plt+0xfe7ef260>
   4bc60:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   4bc64:	blx	ff109c5a <strspn@plt+0xff0f1252>
   4bc68:	ldmdami	r0, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   4bc6c:			; <UNDEFINED> instruction: 0xf7fb4478
   4bc70:			; <UNDEFINED> instruction: 0xe796fbbd
   4bc74:	ldc	7, cr15, [ip], {204}	; 0xcc
   4bc78:	ldrdeq	r7, [r7], -r4
   4bc7c:	andeq	r0, r0, r8, asr #4
   4bc80:	strheq	r7, [r7], -sl
   4bc84:	andeq	r7, r0, r8, lsr #1
   4bc88:			; <UNDEFINED> instruction: 0x0003a7bc
   4bc8c:	andeq	r8, r1, ip, asr #30
   4bc90:	ldrdeq	sl, [r3], -ip
   4bc94:	andeq	sl, r3, r8, lsr #15
   4bc98:	muleq	r3, r8, r7
   4bc9c:	andeq	r8, r1, r2, lsr r8
   4bca0:	andeq	sl, r3, r4, ror r7
   4bca4:	andeq	sl, r3, r8, ror #14
   4bca8:	andeq	r2, r1, r6, lsr #2
   4bcac:	andeq	r2, r1, r8, ror r0
   4bcb0:	ldrblt	r4, [r0, #-2833]!	; 0xfffff4ef
   4bcb4:	ldmib	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
   4bcb8:	addlt	r4, r4, r0, lsl #10
   4bcbc:	strmi	r4, [r6], -pc, lsl #20
   4bcc0:	ldrmi	r4, [r8], -pc, lsl #18
   4bcc4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   4bcc8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4bccc:			; <UNDEFINED> instruction: 0xf7fb9303
   4bcd0:	ldmib	r6, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   4bcd4:	bmi	31d0e4 <strspn@plt+0x3046dc>
   4bcd8:	stmdals	r3, {r0, r1, r3, r8, fp, lr}
   4bcdc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4bce0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   4bce4:	blx	1789cda <strspn@plt+0x17712d2>
   4bce8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   4bcec:	pop	{r2, ip, sp, pc}
   4bcf0:			; <UNDEFINED> instruction: 0xf7fb4070
   4bcf4:	svclt	0x0000bb7b
   4bcf8:	andeq	r6, r0, r0, lsr #30
   4bcfc:	andeq	pc, r1, r0, asr r7	; <UNPREDICTABLE>
   4bd00:	andeq	r8, r1, lr, asr lr
   4bd04:	andeq	r0, r1, r4, lsl #7
   4bd08:	andeq	sl, r3, r6, ror #27
   4bd0c:	muleq	r1, lr, r0
   4bd10:	addlt	fp, r3, r0, lsl #10
   4bd14:	movwcs	r4, #2567	; 0xa07
   4bd18:	ldrmi	r6, [r9], -r0, asr #18
   4bd1c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4bd20:	bmi	194928 <strspn@plt+0x17bf20>
   4bd24:			; <UNDEFINED> instruction: 0xf005447a
   4bd28:	subcs	pc, r8, r3, ror fp	; <UNPREDICTABLE>
   4bd2c:			; <UNDEFINED> instruction: 0xf85db003
   4bd30:	svclt	0x0000fb04
   4bd34:	strdeq	r0, [r7], -r8
   4bd38:	andeq	sl, r3, r0, lsr #13
   4bd3c:	svcmi	0x00f0e92d
   4bd40:	ldclmi	6, cr4, [pc], #88	; 4bda0 <strspn@plt+0x33398>
   4bd44:	msrmi	CPSR_fx, #1325400064	; 0x4f000000
   4bd48:			; <UNDEFINED> instruction: 0xf2cc4afe
   4bd4c:	ldrbtmi	r0, [ip], #-800	; 0xfffffce0
   4bd50:	addsmi	r4, r9, #16192	; 0x3f40
   4bd54:	stmiapl	r2!, {r0, r4, r7, ip, sp, pc}
   4bd58:			; <UNDEFINED> instruction: 0x4604447d
   4bd5c:	andls	r6, pc, #1179648	; 0x120000
   4bd60:	andeq	pc, r0, #79	; 0x4f
   4bd64:	tsthi	sp, r0	; <UNPREDICTABLE>
   4bd68:			; <UNDEFINED> instruction: 0xf64ad91a
   4bd6c:	vsubw.s8	q9, q6, d4
   4bd70:	addsmi	r0, r9, #32, 6	; 0x80000000
   4bd74:	sbchi	pc, sl, r0
   4bd78:	movwcs	pc, #13898	; 0x364a	; <UNPREDICTABLE>
   4bd7c:	msreq	CPSR_f, #204, 4	; 0xc000000c
   4bd80:			; <UNDEFINED> instruction: 0xd12e4299
   4bd84:			; <UNDEFINED> instruction: 0xf0136803
   4bd88:	rsbsle	r0, r9, r4, lsl #14
   4bd8c:	blcs	660a0 <strspn@plt+0x4d698>
   4bd90:	cmphi	r0, r0	; <UNPREDICTABLE>
   4bd94:	strcs	r4, [r0], sp, ror #17
   4bd98:			; <UNDEFINED> instruction: 0xf7fb4478
   4bd9c:	eor	pc, r1, r7, lsr #22
   4bda0:	movwcs	pc, #9802	; 0x264a	; <UNPREDICTABLE>
   4bda4:	tsteq	r0, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
   4bda8:	ldmdble	r3, {r0, r3, r4, r7, r9, lr}
   4bdac:	teqcs	pc, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   4bdb0:	tsteq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4bdb4:			; <UNDEFINED> instruction: 0xd1144299
   4bdb8:			; <UNDEFINED> instruction: 0xf0136803
   4bdbc:	andsle	r0, lr, r4, lsl #14
   4bdc0:	blcs	660d4 <strspn@plt+0x4d6cc>
   4bdc4:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   4bdc8:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
   4bdcc:	blx	409dc2 <strspn@plt+0x3f13ba>
   4bdd0:	and	r2, r7, r0, lsl #13
   4bdd4:	msrmi	CPSR_fx, #1325400064	; 0x4f000000
   4bdd8:	tsteq	r0, #200, 4	; 0x8000000c	; <UNPREDICTABLE>
   4bddc:	vqsub.s8	d4, d16, d9
   4bde0:	strbcs	r8, [r0], -ip, asr #1
   4bde4:	blmi	ff61e958 <strspn@plt+0xff605f50>
   4bde8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4bdec:	blls	425e5c <strspn@plt+0x40d454>
   4bdf0:			; <UNDEFINED> instruction: 0xf040405a
   4bdf4:	ldrtmi	r8, [r0], -r3, lsr #3
   4bdf8:	pop	{r0, r4, ip, sp, pc}
   4bdfc:			; <UNDEFINED> instruction: 0xf8df8ff0
   4be00:	ldrbtmi	r9, [r9], #856	; 0x358
   4be04:			; <UNDEFINED> instruction: 0xf7fb4648
   4be08:	stmdbge	r4, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   4be0c:	tstls	r1, r2, lsr r6
   4be10:	tstcs	r8, fp, lsr r6
   4be14:	tstls	r0, r0, lsr #12
   4be18:	mrrc2	0, 0, pc, r2, cr1	; <UNPREDICTABLE>
   4be1c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4be20:	ldmib	sp, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   4be24:	bmi	ff3b6a3c <strspn@plt+0xff39e034>
   4be28:	stmiami	lr, {r0, r2, r3, r6, r7, r8, fp, lr}^
   4be2c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4be30:	blge	8656c <strspn@plt+0x6db64>
   4be34:			; <UNDEFINED> instruction: 0xf7fb4478
   4be38:	bmi	ff34a90c <strspn@plt+0xff331f04>
   4be3c:	strbmi	r4, [r9], -fp, asr #17
   4be40:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   4be44:	blx	feb89e38 <strspn@plt+0xfeb71430>
   4be48:	bmi	ff2de574 <strspn@plt+0xff2c5b6c>
   4be4c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   4be50:	tstcc	ip, r1, lsl #12
   4be54:	tstls	r0, sl, ror r4
   4be58:	ldrdeq	lr, [r6, -sp]
   4be5c:	blx	ff687e78 <strspn@plt+0xff66f470>
   4be60:			; <UNDEFINED> instruction: 0xf7cc2008
   4be64:	strmi	lr, [r1], -lr, asr #24
   4be68:	adcsle	r2, fp, r0, lsl #16
   4be6c:	movwcs	lr, #27101	; 0x69dd
   4be70:	stclmi	6, cr4, [r1], {32}
   4be74:	movwcs	lr, #2497	; 0x9c1
   4be78:			; <UNDEFINED> instruction: 0xf7fc592a
   4be7c:	ldr	pc, [r1, r5, ror #20]!
   4be80:	ldrbtmi	r4, [sp], #-3518	; 0xfffff242
   4be84:			; <UNDEFINED> instruction: 0xf7fb4628
   4be88:	stmdbge	r4, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   4be8c:	tstls	r1, r2, lsr r6
   4be90:			; <UNDEFINED> instruction: 0x2128463b
   4be94:	tstls	r0, r0, lsr #12
   4be98:	ldc2	0, cr15, [r2], {1}
   4be9c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4bea0:	ldmib	sp, {r1, r2, r4, r7, r8, ip, lr, pc}^
   4bea4:	ldmmi	r6!, {r2, r8, fp, pc}
   4bea8:	ldmibmi	r7!, {r1, r2, r4, r5, r7, r9, fp, lr}
   4beac:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   4beb0:	ldrbtmi	r8, [sl], #-2304	; 0xfffff700
   4beb4:	andls	r4, r3, r9, ror r4
   4beb8:	blx	1d09eac <strspn@plt+0x1cf14a4>
   4bebc:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   4bec0:			; <UNDEFINED> instruction: 0x46294ab2
   4bec4:	stmib	sp, {r0, r1, fp, ip, pc}^
   4bec8:	ldrbtmi	r8, [sl], #-2304	; 0xfffff700
   4becc:	blx	1a89ec0 <strspn@plt+0x1a714b8>
   4bed0:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   4bed4:	strtmi	r4, [r9], -lr, lsr #21
   4bed8:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
   4bedc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   4bee0:	blx	1809ed4 <strspn@plt+0x17f14cc>
   4bee4:	stmiami	ip!, {r0, r1, r3, r5, r7, r9, fp, lr}
   4bee8:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   4beec:			; <UNDEFINED> instruction: 0xf7fb4478
   4bef0:	stmibmi	sl!, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   4bef4:	ldrtmi	r4, [r3], -sl, lsr #21
   4bef8:			; <UNDEFINED> instruction: 0x96014479
   4befc:	ldrbtmi	r3, [sl], #-292	; 0xfffffedc
   4bf00:	ldmib	sp, {r8, ip, pc}^
   4bf04:			; <UNDEFINED> instruction: 0xf005010a
   4bf08:	strb	pc, [fp, -r3, lsl #21]!	; <UNPREDICTABLE>
   4bf0c:			; <UNDEFINED> instruction: 0xf0136803
   4bf10:	cmnle	sp, r4, lsl #10
   4bf14:			; <UNDEFINED> instruction: 0xf10d4fa3
   4bf18:	ldrbtmi	r0, [pc], #-2320	; 4bf20 <strspn@plt+0x33518>
   4bf1c:			; <UNDEFINED> instruction: 0xf7fb4638
   4bf20:	ldrtmi	pc, [r2], -r5, ror #20	; <UNPREDICTABLE>
   4bf24:	strtmi	r2, [fp], -r0, lsr #2
   4bf28:			; <UNDEFINED> instruction: 0xf8cd4620
   4bf2c:	tstls	r0, r4
   4bf30:	blx	ff207f3e <strspn@plt+0xff1ef536>
   4bf34:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4bf38:	svcge	0x004af47f
   4bf3c:	bmi	fe71f1ac <strspn@plt+0xfe7067a4>
   4bf40:	ldmibmi	fp, {r2, r3, r4, r5, r6, sl, lr}
   4bf44:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4bf48:			; <UNDEFINED> instruction: 0xf7fb4620
   4bf4c:	strbmi	pc, [r8], -r9, lsr #20	; <UNPREDICTABLE>
   4bf50:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   4bf54:			; <UNDEFINED> instruction: 0x46204a97
   4bf58:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   4bf5c:	blx	889f50 <strspn@plt+0x871548>
   4bf60:	bmi	fe5de5bc <strspn@plt+0xfe5c5bb4>
   4bf64:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   4bf68:	cmpcc	r8, r1, lsl #12
   4bf6c:	tstls	r0, sl, ror r4
   4bf70:	ldrdeq	lr, [r8, -sp]
   4bf74:	blx	1387f90 <strspn@plt+0x136f588>
   4bf78:	ldmmi	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   4bf7c:	ldrbtmi	sl, [r8], #-3332	; 0xfffff2fc
   4bf80:	blx	d89f74 <strspn@plt+0xd7156c>
   4bf84:			; <UNDEFINED> instruction: 0x46322110
   4bf88:	movwcs	r4, #1568	; 0x620
   4bf8c:	tstls	r0, r1, lsl #10
   4bf90:	blx	fe607f9e <strspn@plt+0xfe5ef596>
   4bf94:			; <UNDEFINED> instruction: 0xf47f2800
   4bf98:	qadd16mi	sl, r8, fp
   4bf9c:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   4bfa0:	stmdavs	r3, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
   4bfa4:	streq	pc, [r4, #-19]	; 0xffffffed
   4bfa8:	svcmi	0x0086d13b
   4bfac:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   4bfb0:			; <UNDEFINED> instruction: 0x4638447f
   4bfb4:	blx	709fa8 <strspn@plt+0x6f15a0>
   4bfb8:			; <UNDEFINED> instruction: 0x21204632
   4bfbc:	strtmi	r4, [r0], -fp, lsr #12
   4bfc0:	andls	pc, r4, sp, asr #17
   4bfc4:			; <UNDEFINED> instruction: 0xf0019100
   4bfc8:			; <UNDEFINED> instruction: 0x4606fb7b
   4bfcc:			; <UNDEFINED> instruction: 0xf47f2800
   4bfd0:	ldclmi	14, cr10, [sp], #-1020	; 0xfffffc04
   4bfd4:	ldrbtmi	r4, [ip], #-2685	; 0xfffff583
   4bfd8:	ldrbtmi	r4, [sl], #-2429	; 0xfffff683
   4bfdc:			; <UNDEFINED> instruction: 0x46204479
   4bfe0:			; <UNDEFINED> instruction: 0xf9def7fb
   4bfe4:			; <UNDEFINED> instruction: 0xf7ff4648
   4bfe8:	bmi	1f0b97c <strspn@plt+0x1ef2f74>
   4bfec:	ldrtmi	r4, [r9], -r0, lsr #12
   4bff0:			; <UNDEFINED> instruction: 0xf7fb447a
   4bff4:	ldmdbmi	r8!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   4bff8:			; <UNDEFINED> instruction: 0x46334a78
   4bffc:			; <UNDEFINED> instruction: 0x96014479
   4c000:	ldrbtmi	r3, [sl], #-304	; 0xfffffed0
   4c004:	ldmib	sp, {r8, ip, pc}^
   4c008:			; <UNDEFINED> instruction: 0xf0050108
   4c00c:	strbt	pc, [r9], r1, lsl #20	; <UNPREDICTABLE>
   4c010:	blcs	66324 <strspn@plt+0x4d91c>
   4c014:	ldmdami	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}^
   4c018:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4c01c:			; <UNDEFINED> instruction: 0xf9e6f7fb
   4c020:	stmiavs	r3, {r5, r6, r7, r9, sl, sp, lr, pc}^
   4c024:	subsle	r2, r7, r0, lsl #22
   4c028:	strcs	r4, [r0], lr, ror #16
   4c02c:			; <UNDEFINED> instruction: 0xf7fb4478
   4c030:			; <UNDEFINED> instruction: 0xe6d7f9dd
   4c034:	ldrtmi	sl, [r1], -r4, lsl #22
   4c038:			; <UNDEFINED> instruction: 0xf7ff2228
   4c03c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   4c040:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   4c044:	strmi	lr, [ip, #-2525]	; 0xfffff623
   4c048:	stmdbmi	r8!, {r0, r1, r2, r5, r6, r9, fp, lr}^
   4c04c:	ldrbtmi	r4, [sl], #-2152	; 0xfffff798
   4c050:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   4c054:	ldrbtmi	r4, [r8], #-1280	; 0xfffffb00
   4c058:			; <UNDEFINED> instruction: 0xf9a2f7fb
   4c05c:	blge	185acc <strspn@plt+0x16d0c4>
   4c060:	andscs	r4, r8, #51380224	; 0x3100000
   4c064:			; <UNDEFINED> instruction: 0xf9baf7ff
   4c068:			; <UNDEFINED> instruction: 0xf47f2800
   4c06c:	strtmi	sl, [r0], -sp, lsr #29
   4c070:			; <UNDEFINED> instruction: 0xf968f7fc
   4c074:	ldmib	r0, {r3, r4, r5, r8, ip, sp, pc}^
   4c078:	ldmib	sp, {r8}^
   4c07c:	addsmi	r2, r9, #402653184	; 0x18000000
   4c080:	addsmi	fp, r0, #8, 30
   4c084:	bmi	17400d8 <strspn@plt+0x17276d0>
   4c088:	ldmdami	ip, {r0, r1, r3, r4, r6, r8, fp, lr}^
   4c08c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4c090:			; <UNDEFINED> instruction: 0xf7fb4478
   4c094:	ldmdbmi	sl, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
   4c098:	movwcs	r4, #2650	; 0xa5a
   4c09c:	tstcc	ip, r9, ror r4
   4c0a0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4c0a4:	ldmib	sp, {r8, r9, ip}^
   4c0a8:			; <UNDEFINED> instruction: 0xf0050106
   4c0ac:	bmi	160a778 <strspn@plt+0x15f1d70>
   4c0b0:	ldmdami	r7, {r1, r2, r4, r6, r8, fp, lr}^
   4c0b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4c0b8:			; <UNDEFINED> instruction: 0xf7fb4478
   4c0bc:	ldmdbmi	r5, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   4c0c0:	movwcs	r4, #2645	; 0xa55
   4c0c4:	tstcc	r8, r9, ror r4
   4c0c8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4c0cc:	ldmib	sp, {r8, r9, ip}^
   4c0d0:			; <UNDEFINED> instruction: 0xf0050108
   4c0d4:			; <UNDEFINED> instruction: 0xe677f99d
   4c0d8:	ldrtmi	sl, [r1], -r4, lsl #22
   4c0dc:			; <UNDEFINED> instruction: 0xf7ff2220
   4c0e0:			; <UNDEFINED> instruction: 0x4604f97d
   4c0e4:	orrsle	r2, pc, r0, lsl #16
   4c0e8:	stmdbmi	sp, {r2, r3, r6, r9, fp, lr}^
   4c0ec:	ldrbtmi	r4, [sl], #-2125	; 0xfffff7b3
   4c0f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4c0f4:			; <UNDEFINED> instruction: 0xf954f7fb
   4c0f8:	bmi	135e62c <strspn@plt+0x1345c24>
   4c0fc:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   4c100:	teqcc	ip, r1, lsl #8
   4c104:	tstls	r0, sl, ror r4
   4c108:	ldrdeq	lr, [sl, -sp]
   4c10c:			; <UNDEFINED> instruction: 0xf980f005
   4c110:	blge	185f40 <strspn@plt+0x16d538>
   4c114:	eorcs	r4, r0, #51380224	; 0x3100000
   4c118:			; <UNDEFINED> instruction: 0xf960f7ff
   4c11c:			; <UNDEFINED> instruction: 0xf47f2800
   4c120:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   4c124:	bmi	10dd554 <strspn@plt+0x10c4b4c>
   4c128:	stmdami	r3, {r1, r6, r8, fp, lr}^
   4c12c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4c130:	strmi	lr, [r0, #-2509]	; 0xfffff633
   4c134:			; <UNDEFINED> instruction: 0xf7fb4478
   4c138:			; <UNDEFINED> instruction: 0xe76cf933
   4c13c:	b	e8a074 <strspn@plt+0xe7166c>
   4c140:	andeq	r6, r7, r2, lsl pc
   4c144:	andeq	r0, r0, r8, asr #4
   4c148:	andeq	r6, r7, r8, lsl #30
   4c14c:	strdeq	r1, [r1], -r0
   4c150:			; <UNDEFINED> instruction: 0x00011fbe
   4c154:	andeq	r6, r7, r8, ror lr
   4c158:	andeq	sl, r3, r2, asr #25
   4c15c:	andeq	sl, r3, r4, lsr #11
   4c160:	strdeq	r8, [r1], -sl
   4c164:	andeq	r6, r0, r0, lsr #27
   4c168:	strdeq	r8, [r1], -ip
   4c16c:	andeq	r6, r0, sl, lsr lr
   4c170:	andeq	r0, r7, r6, asr #13
   4c174:	andeq	sl, r3, r0, lsl #11
   4c178:	andeq	r0, r0, r8, lsr r2
   4c17c:	andeq	sl, r3, r2, asr #24
   4c180:	andeq	r6, r0, r8, lsr #26
   4c184:	andeq	r8, r0, lr, asr #31
   4c188:	andeq	r8, r1, r4, ror ip
   4c18c:			; <UNDEFINED> instruction: 0x00008fb2
   4c190:	andeq	r0, r1, r6, lsl #3
   4c194:	andeq	sl, r3, r2, lsl r5
   4c198:	muleq	r0, r0, sp
   4c19c:	andeq	r0, r7, ip, lsl r6
   4c1a0:	andeq	sl, r3, r6, lsl #10
   4c1a4:	andeq	sl, r3, sl, lsr #23
   4c1a8:	andeq	r6, r0, ip, lsr sp
   4c1ac:	ldrdeq	sl, [r3], -r8
   4c1b0:	andeq	r8, r1, r2, ror #23
   4c1b4:	andeq	sl, r3, r2, lsr #9
   4c1b8:	andeq	r0, r7, lr, lsr #11
   4c1bc:	andeq	sl, r3, r0, ror #9
   4c1c0:	andeq	sl, r3, r6, asr #22
   4c1c4:	andeq	sl, r3, r4, lsl fp
   4c1c8:	andeq	r6, r0, r6, lsr #25
   4c1cc:	andeq	sl, r3, r2, asr #8
   4c1d0:	andeq	r8, r1, ip, asr #22
   4c1d4:	andeq	sl, r3, ip, lsl #8
   4c1d8:	andeq	r0, r7, r8, lsl r5
   4c1dc:	andeq	sl, r3, r2, lsr #8
   4c1e0:	andeq	r1, r1, lr, ror #26
   4c1e4:	andeq	r1, r1, ip, asr sp
   4c1e8:	andeq	sl, r3, r6, asr #7
   4c1ec:	andeq	sl, r3, r4, ror sl
   4c1f0:	andeq	r6, r0, lr, ror fp
   4c1f4:			; <UNDEFINED> instruction: 0x000183b0
   4c1f8:	muleq	r0, r6, r6
   4c1fc:	andeq	r6, r0, ip, ror #23
   4c200:	andeq	r0, r7, r8, ror r4
   4c204:	andeq	sl, r3, r4, lsr r3
   4c208:	andeq	sl, r3, r4, lsr r3
   4c20c:	andeq	sl, r3, lr, lsl #20
   4c210:	andeq	r6, r0, r4, asr #23
   4c214:	andeq	r0, r7, r0, asr r4
   4c218:	andeq	sl, r3, r8, lsr #6
   4c21c:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   4c220:	ldrdeq	sl, [r3], -r4
   4c224:	andeq	r6, r0, sl, lsl #23
   4c228:	andeq	r0, r7, r6, lsl r4
   4c22c:	andeq	sl, r3, ip, lsr r3
   4c230:	andeq	sl, r3, r4, lsr r3
   4c234:	muleq	r3, r6, r9
   4c238:	andeq	r6, r0, r0, lsr #21
   4c23c:	ldrlt	r6, [r0, #-2049]	; 0xfffff7ff
   4c240:	tsteq	r4, r1, lsl r0	; <UNPREDICTABLE>
   4c244:	tstle	r4, r4, lsl #12
   4c248:			; <UNDEFINED> instruction: 0xf7eb6940
   4c24c:	andcs	pc, r0, fp, lsl #19
   4c250:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
   4c254:			; <UNDEFINED> instruction: 0xf7fb4478
   4c258:	stmibvs	r0!, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
   4c25c:			; <UNDEFINED> instruction: 0xf0002100
   4c260:	mulcs	r0, fp, sl
   4c264:	svclt	0x0000bd10
   4c268:	andeq	sl, r3, r0, ror r8
   4c26c:	andeq	r0, r0, r0
   4c270:	strdlt	fp, [r5], r0
   4c274:			; <UNDEFINED> instruction: 0xf8dfac0a
   4c278:	ldrmi	ip, [r6], -r4, rrx
   4c27c:			; <UNDEFINED> instruction: 0xf8544a18
   4c280:	ldrbtmi	r5, [ip], #2820	; 0xb04
   4c284:			; <UNDEFINED> instruction: 0xf04f461f
   4c288:	strls	r3, [r1], #-1023	; 0xfffffc01
   4c28c:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   4c290:	andls	r6, r3, #1179648	; 0x120000
   4c294:	andeq	pc, r0, #79	; 0x4f
   4c298:	andcs	r9, r1, #0, 10
   4c29c:	strls	r4, [r2], #-1549	; 0xfffff9f3
   4c2a0:	ldmdb	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c2a4:	svclt	0x003442a8
   4c2a8:	movwcs	r2, #4864	; 0x1300
   4c2ac:	bicsvc	lr, r0, #339968	; 0x53000
   4c2b0:	bmi	3806dc <strspn@plt+0x367cd4>
   4c2b4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   4c2b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4c2bc:	subsmi	r9, sl, r3, lsl #22
   4c2c0:	andlt	sp, r5, r9, lsl #2
   4c2c4:			; <UNDEFINED> instruction: 0x4602bdf0
   4c2c8:	strtmi	r4, [fp], -r7, lsl #16
   4c2cc:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   4c2d0:			; <UNDEFINED> instruction: 0xf7d79700
   4c2d4:			; <UNDEFINED> instruction: 0xf7ccfa05
   4c2d8:	svclt	0x0000e96c
   4c2dc:	ldrdeq	r6, [r7], -lr
   4c2e0:	andeq	r0, r0, r8, asr #4
   4c2e4:	andeq	r6, r7, sl, lsr #19
   4c2e8:	andeq	r6, r0, r6, asr #22
   4c2ec:	mvnsmi	lr, sp, lsr #18
   4c2f0:	bmi	a9db50 <strspn@plt+0xa85148>
   4c2f4:	blmi	a9db78 <strspn@plt+0xa85170>
   4c2f8:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   4c2fc:	strbne	r4, [r1, sp, lsl #12]
   4c300:	addmi	r9, sp, #4
   4c304:	svclt	0x000858d3
   4c308:	ldmdavs	fp, {r7, r9, lr}
   4c30c:			; <UNDEFINED> instruction: 0xf04f9305
   4c310:	tstle	pc, r0, lsl #6
   4c314:			; <UNDEFINED> instruction: 0xf7cca804
   4c318:			; <UNDEFINED> instruction: 0x4604ea1e
   4c31c:			; <UNDEFINED> instruction: 0xf8dfb1d0
   4c320:	strmi	r8, [r3], -r0, lsl #1
   4c324:	cmncs	r6, pc, lsl sl
   4c328:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   4c32c:			; <UNDEFINED> instruction: 0xf7cc4640
   4c330:	strmi	lr, [r5], -r6, lsl #20
   4c334:	b	15f88fc <strspn@plt+0x15dfef4>
   4c338:	strbmi	r0, [r0], #-775	; 0xfffffcf9
   4c33c:	msreq	SPSR_sx, r5, asr #3
   4c340:	bmi	6c0798 <strspn@plt+0x6a7d90>
   4c344:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   4c348:	ldmib	r8!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c34c:	ldmdami	r7, {r4, r8, ip, sp, pc}
   4c350:	and	r4, r0, r8, ror r4
   4c354:	bmi	5d435c <strspn@plt+0x5bb954>
   4c358:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   4c35c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4c360:	subsmi	r9, sl, r5, lsl #22
   4c364:	andlt	sp, r6, r5, lsl r1
   4c368:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4c36c:	blmi	4b2ba4 <strspn@plt+0x49a19c>
   4c370:	strvs	lr, [r2, -sp, asr #19]
   4c374:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   4c378:	blmi	418b80 <strspn@plt+0x400178>
   4c37c:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
   4c380:			; <UNDEFINED> instruction: 0xf7ff447a
   4c384:	stmdbne	r1, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   4c388:	andeq	lr, r1, r8, lsl #22
   4c38c:	msreq	SPSR_sx, r1, asr #3
   4c390:			; <UNDEFINED> instruction: 0xf7cce7d7
   4c394:	svclt	0x0000e90e
   4c398:	andeq	r6, r7, r6, ror #18
   4c39c:	andeq	r0, r0, r8, asr #4
   4c3a0:	andeq	sp, r9, ip, lsl #21
   4c3a4:	andeq	sl, r3, sl, lsl r3
   4c3a8:	andeq	sl, r3, sl, lsr #6
   4c3ac:	andeq	sp, r9, r4, ror #20
   4c3b0:	andeq	r6, r7, r6, lsl #18
   4c3b4:	strdeq	sl, [r3], -r4
   4c3b8:	andeq	sl, r3, lr, asr #5
   4c3bc:	muleq	r3, r8, r4
   4c3c0:	stmdblt	r3!, {r0, r1, fp, sp, lr}
   4c3c4:	stmdacc	r0, {r6, fp, sp, lr}
   4c3c8:	andcs	fp, r1, r8, lsl pc
   4c3cc:	andcs	r4, r1, r0, ror r7
   4c3d0:	svclt	0x00004770
   4c3d4:	stmdavs	fp, {r1, fp, sp, lr}
   4c3d8:	blle	25ce48 <strspn@plt+0x244440>
   4c3dc:	svclt	0x00ccd003
   4c3e0:	andcs	r2, r0, r1
   4c3e4:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   4c3e8:	addsmi	r6, sl, #4915200	; 0x4b0000
   4c3ec:			; <UNDEFINED> instruction: 0xf04fdaf7
   4c3f0:			; <UNDEFINED> instruction: 0x477030ff
   4c3f4:	bvc	c7a3c <strspn@plt+0xaf034>
   4c3f8:	blpl	247a7c <strspn@plt+0x22f074>
   4c3fc:	blvc	ff247ee4 <strspn@plt+0xff22f4dc>
   4c400:	beq	87a48 <strspn@plt+0x6f040>
   4c404:	blvs	1c7e28 <strspn@plt+0x1af420>
   4c408:	bleq	ff087ef0 <strspn@plt+0xff06f4e8>
   4c40c:	bleq	87cec <strspn@plt+0x6f2e4>
   4c410:	svclt	0x00004770
   4c414:	andhi	pc, r0, pc, lsr #7
   4c418:	andeq	r0, r0, r0
   4c41c:	bicmi	ip, sp, r5, ror #26
   4c420:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}^
   4c424:	stmdavs	fp, {r1, r2, r4, r6, fp, sp, lr}
   4c428:	mvnsne	pc, ip, asr #12
   4c42c:			; <UNDEFINED> instruction: 0xf6c34434
   4c430:	ldmdavs	r5, {r1, r3, r4, r7, r8, ip, sp}
   4c434:	subvs	r4, r4, ip, lsl #5
   4c438:	andvs	r4, r3, fp, lsr #8
   4c43c:			; <UNDEFINED> instruction: 0xf44fdd07
   4c440:	vsra.s8	<illegal reg q10.5>, q4, #4
   4c444:	movwcc	r4, #4453	; 0x1165
   4c448:	stmib	r0, {r0, r5, sl, lr}^
   4c44c:	ldflte	f3, [r0], #-0
   4c450:	svclt	0x00004770
   4c454:	ldrlt	r6, [r0], #-2123	; 0xfffff7b5
   4c458:	stmdavs	r9, {r2, r4, r6, fp, sp, lr}
   4c45c:	ldmdavs	r2, {r0, r1, r3, r4, r8, r9, fp, ip}
   4c460:	subvs	r2, r3, r0, lsl #22
   4c464:	andeq	lr, r2, #164864	; 0x28400
   4c468:	ble	224478 <strspn@plt+0x20ba70>
   4c46c:	cmpmi	sl, pc, asr #8	; <UNPREDICTABLE>
   4c470:	orrscc	pc, sl, r3, asr #13
   4c474:	ldrmi	r3, [r9], #-2561	; 0xfffff5ff
   4c478:	smlabtcs	r0, r0, r9, lr
   4c47c:	blmi	18a5f8 <strspn@plt+0x171bf0>
   4c480:	svclt	0x00004770
   4c484:	mvnsmi	lr, sp, lsr #18
   4c488:	strmi	r4, [r0], lr, lsl #12
   4c48c:	ldmdavs	r0!, {r0, r4, r9, sl, lr}
   4c490:			; <UNDEFINED> instruction: 0xf0064614
   4c494:	ldmdavs	r6!, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}^
   4c498:	cfstrdmi	mvd15, [sl], {79}	; 0x4f
   4c49c:	ldccc	6, cr15, [sl], {195}	; 0xc3
   4c4a0:	bicsvc	lr, r4, #4, 22	; 0x1000
   4c4a4:	ldrbne	r4, [r7, r2, lsr #12]!
   4c4a8:	strvs	pc, [r1, -ip, asr #23]
   4c4ac:	subsne	r4, r8, r5, lsl #12
   4c4b0:	strmi	r1, [r4], -r3, ror #15
   4c4b4:	bl	121257c <strspn@plt+0x11f9b74>
   4c4b8:			; <UNDEFINED> instruction: 0xf00671e4
   4c4bc:	movwge	pc, #43537	; 0xaa11	; <UNPREDICTABLE>
   4c4c0:	movwcs	lr, #2515	; 0x9d3
   4c4c4:	strmi	r4, [lr], -r4, lsl #12
   4c4c8:	blx	3084e8 <strspn@plt+0x2efae0>
   4c4cc:	ldmib	r3, {r1, r2, r8, r9, sp, pc}^
   4c4d0:	ldrtmi	r2, [r1], -r0, lsl #6
   4c4d4:	strtmi	r4, [r0], -r5, lsl #8
   4c4d8:	andpl	pc, r0, r8, asr #17
   4c4dc:	blx	884fc <strspn@plt+0x6faf4>
   4c4e0:	andcs	pc, r4, r8, asr #17
   4c4e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4c4e8:	blcc	fe6fecf0 <strspn@plt+0xfe6e62e8>
   4c4ec:	andeq	r0, r0, r0
   4c4f0:			; <UNDEFINED> instruction: 0x4616b5f8
   4c4f4:	strne	lr, [r0], #-2513	; 0xfffff62f
   4c4f8:	movwge	r4, #46599	; 0xb607
   4c4fc:	movwcs	lr, #2515	; 0x9d3
   4c500:			; <UNDEFINED> instruction: 0xf406fb04
   4c504:			; <UNDEFINED> instruction: 0xf606fb01
   4c508:	strtmi	r1, [r0], -r5, ror #15
   4c50c:			; <UNDEFINED> instruction: 0xf0064629
   4c510:	movwge	pc, #23015	; 0x59e7	; <UNPREDICTABLE>
   4c514:	movwcs	lr, #2515	; 0x9d3
   4c518:	strmi	r4, [r6], #-1577	; 0xfffff9d7
   4c51c:	eorsvs	r4, lr, r0, lsr #12
   4c520:			; <UNDEFINED> instruction: 0xf9def006
   4c524:	ldcllt	0, cr6, [r8, #488]!	; 0x1e8
   4c528:	blcc	fe6fed30 <strspn@plt+0xfe6e6328>
   4c52c:	andeq	r0, r0, r0
   4c530:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}
   4c534:	svclt	0x00b8429a
   4c538:	blle	5dd44 <strspn@plt+0x4533c>
   4c53c:	strmi	sp, [r8], -r1
   4c540:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   4c544:	addsmi	r6, sl, #4915200	; 0x4b0000
   4c548:			; <UNDEFINED> instruction: 0x4601bfb8
   4c54c:	ldrbmi	r4, [r0, -r8, lsl #12]!
   4c550:	stmdavs	fp, {r1, fp, sp, lr}
   4c554:	blle	dcfc4 <strspn@plt+0xc45bc>
   4c558:	svclt	0x00c8d003
   4c55c:	strmi	r4, [r8], -r1, lsl #12
   4c560:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   4c564:	addsmi	r6, sl, #4915200	; 0x4b0000
   4c568:	udf	#36263	; 0x8da7
   4c56c:	svcmi	0x00f0e92d
   4c570:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   4c574:	strmi	r8, [r4], -r2, lsl #22
   4c578:			; <UNDEFINED> instruction: 0x26004a5b
   4c57c:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
   4c580:	addlt	r4, r7, fp, asr sp
   4c584:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   4c588:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
   4c58c:	movwls	r6, #22555	; 0x581b
   4c590:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c594:	b	e8a4cc <strspn@plt+0xe71ac4>
   4c598:	msreq	CPSR_, r5, lsl #2
   4c59c:	strtmi	r4, [r0], -r0, lsl #13
   4c5a0:	b	d0a4d8 <strspn@plt+0xcf1ad0>
   4c5a4:	strmi	r9, [r0, #1540]	; 0x604
   4c5a8:	stmdble	r9!, {r0, r2, r9, sl, lr}^
   4c5ac:	stmdb	ip!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c5b0:	andvs	sl, r6, r4, lsl #18
   4c5b4:	strtmi	r4, [r0], -r7, lsl #12
   4c5b8:	stmdb	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c5bc:			; <UNDEFINED> instruction: 0xb010f8dd
   4c5c0:	cdp	5, 11, cr4, cr0, cr3, {5}
   4c5c4:	rsbsle	r8, r6, r0, asr #22
   4c5c8:	bcs	666b8 <strspn@plt+0x4dcb0>
   4c5cc:	mrc	1, 5, sp, cr5, cr3, {3}
   4c5d0:	vsqrt.f64	d16, d0
   4c5d4:	strbtle	pc, [lr], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   4c5d8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   4c5dc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   4c5e0:			; <UNDEFINED> instruction: 0xf04f4944
   4c5e4:	blmi	114edec <strspn@plt+0x11363e4>
   4c5e8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   4c5ec:	ldrbmi	r9, [r8], -r3, lsl #6
   4c5f0:	svc	0x0040f7cb
   4c5f4:	stmdacs	r0, {r2, r9, sl, lr}
   4c5f8:	blmi	1080b60 <strspn@plt+0x1068158>
   4c5fc:	submi	pc, sl, pc, asr #8
   4c600:	addscc	pc, sl, r3, asr #13
   4c604:	bl	11d7f8 <strspn@plt+0x104df0>
   4c608:			; <UNDEFINED> instruction: 0xf8d303ca
   4c60c:	ldrbmi	sl, [r1], -r4
   4c610:	cdp2	0, 13, cr15, cr2, cr5, {0}
   4c614:	strmi	r4, [r2], -r8, lsr #11
   4c618:			; <UNDEFINED> instruction: 0xee07d950
   4c61c:			; <UNDEFINED> instruction: 0xeeb80a90
   4c620:			; <UNDEFINED> instruction: 0xee886be7
   4c624:	vmla.f64	d7, d6, d6
   4c628:			; <UNDEFINED> instruction: 0xeeb8aa90
   4c62c:	vcvtr.s32.f64	s13, d22
   4c630:	vnmla.f64	d7, d23, d7
   4c634:	vstr	s7, [r9, #576]	; 0x240
   4c638:	blx	eae42 <strspn@plt+0xd243a>
   4c63c:	cdp	2, 0, cr15, cr7, cr3, {0}
   4c640:			; <UNDEFINED> instruction: 0xeeb82a90
   4c644:	vsub.f64	d7, d8, d23
   4c648:	vnmul.f64	d7, d7, d7
   4c64c:	mrrc	11, 0, r7, r1, cr6
   4c650:			; <UNDEFINED> instruction: 0xf0060b17
   4c654:	msrge	CPSR_x, #3293184	; 0x324000
   4c658:	movwcs	lr, #2515	; 0x9d3
   4c65c:			; <UNDEFINED> instruction: 0xf990f006
   4c660:	andcs	pc, r4, r9, asr #17
   4c664:	blmi	89ef04 <strspn@plt+0x8864fc>
   4c668:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4c66c:	blls	1a66dc <strspn@plt+0x18dcd4>
   4c670:	teqle	r3, sl, asr r0
   4c674:	andlt	r4, r7, r0, lsr #12
   4c678:	blhi	107974 <strspn@plt+0xeef6c>
   4c67c:	svchi	0x00f0e8bd
   4c680:			; <UNDEFINED> instruction: 0xf06f4e20
   4c684:	stmdbge	r4, {r8, r9, lr}
   4c688:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   4c68c:	rscscc	pc, pc, #79	; 0x4f
   4c690:			; <UNDEFINED> instruction: 0xf7fb9600
   4c694:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   4c698:			; <UNDEFINED> instruction: 0xf1714606
   4c69c:	strmi	r0, [pc], -r0, lsl #6
   4c6a0:	vmov.f64	d13, #249	; 0xbfc80000 -1.5625000
   4c6a4:			; <UNDEFINED> instruction: 0xf8dd8b00
   4c6a8:			; <UNDEFINED> instruction: 0xe799b010
   4c6ac:	beq	c8adc <strspn@plt+0xb00d4>
   4c6b0:	svceq	0x0005f1ba
   4c6b4:			; <UNDEFINED> instruction: 0xf04fd10e
   4c6b8:			; <UNDEFINED> instruction: 0xe7d334ff
   4c6bc:			; <UNDEFINED> instruction: 0x46394630
   4c6c0:			; <UNDEFINED> instruction: 0xf0064623
   4c6c4:	blx	10ab02 <strspn@plt+0xf20fa>
   4c6c8:			; <UNDEFINED> instruction: 0xf8c9f20a
   4c6cc:			; <UNDEFINED> instruction: 0xf8c90000
   4c6d0:	strb	r2, [r7, r4]
   4c6d4:			; <UNDEFINED> instruction: 0xf8539b03
   4c6d8:			; <UNDEFINED> instruction: 0xe788103a
   4c6dc:	svc	0x0068f7cb
   4c6e0:	blcc	fe6feee8 <strspn@plt+0xfe6e64e0>
   4c6e4:	andeq	r0, r0, r0
   4c6e8:	andeq	r6, r7, r2, ror #13
   4c6ec:	andeq	r0, r0, r8, asr #4
   4c6f0:	muleq	r3, r2, r2
   4c6f4:	andeq	r6, r2, r4, ror #16
   4c6f8:	ldrdeq	r0, [r7], -r2
   4c6fc:	strheq	r0, [r7], -r8
   4c700:	strdeq	r6, [r7], -r8
   4c704:	andeq	r9, r3, sl, ror #31
   4c708:	eorle	r4, r3, #268435465	; 0x10000009
   4c70c:	stmiaeq	sp, {r4, r5, r6, sl, ip, sp, pc}^
   4c710:	strcs	r3, [r1], -r1, lsl #26
   4c714:			; <UNDEFINED> instruction: 0xf8154405
   4c718:	stmdblt	r4, {r0, r8, r9, sl, fp, lr}^
   4c71c:			; <UNDEFINED> instruction: 0xf0213108
   4c720:	addmi	r0, sl, #-1073741823	; 0xc0000001
   4c724:			; <UNDEFINED> instruction: 0xf04fd8f7
   4c728:	ldcllt	0, cr3, [r0], #-1020	; 0xfffffc04
   4c72c:			; <UNDEFINED> instruction: 0xf0014770
   4c730:	blx	1cd354 <strspn@plt+0x1b494c>
   4c734:	sbcslt	pc, fp, #201326592	; 0xc000000
   4c738:	tstcc	r1, r5
   4c73c:	ldmible	r2!, {r1, r3, r7, r9, lr}^
   4c740:	mvnseq	pc, #16
   4c744:	eormi	sp, r3, #231	; 0xe7
   4c748:	subeq	lr, r3, pc, asr #20
   4c74c:			; <UNDEFINED> instruction: 0x4608d0f5
   4c750:			; <UNDEFINED> instruction: 0x4770bc70
   4c754:	rscscc	pc, pc, pc, asr #32
   4c758:	svclt	0x00004770
   4c75c:	strmi	r3, [r3], -r1, lsl #4
   4c760:	andeq	pc, lr, #2
   4c764:	bl	1139ac <strspn@plt+0xfafa4>
   4c768:	ldrlt	r0, [r0], #-642	; 0xfffffd7e
   4c76c:	strcc	lr, [r5], #-2514	; 0xfffff62e
   4c770:	strcc	lr, [r0], #-2497	; 0xfffff63f
   4c774:	blmi	18a8f0 <strspn@plt+0x171ee8>
   4c778:	svclt	0x00004770
   4c77c:	ldrlt	r3, [r0, #-513]	; 0xfffffdff
   4c780:	streq	pc, [lr], #-2
   4c784:	orreq	lr, r4, #0, 22
   4c788:	ldmib	r3, {r3, r9, sl, lr}^
   4c78c:			; <UNDEFINED> instruction: 0xf7fa2305
   4c790:	stcne	14, cr15, [r0], #28
   4c794:	svclt	0x0000bd10
   4c798:	strmi	r4, [fp], -r2, lsl #12
   4c79c:	tsteq	r3, r2, asr sl
   4c7a0:	stmdami	r4, {r0, r1, r8, ip, lr, pc}
   4c7a4:			; <UNDEFINED> instruction: 0xf7fa4478
   4c7a8:	stmdami	r3, {r0, r5, r9, sl, fp, ip, sp, pc}
   4c7ac:			; <UNDEFINED> instruction: 0xf7fa4478
   4c7b0:	svclt	0x0000bdf7
   4c7b4:	andeq	fp, r1, r0, ror fp
   4c7b8:	andeq	sp, r1, r8, ror r7
   4c7bc:	strmi	r4, [fp], -r2, lsl #12
   4c7c0:	andle	r4, r9, r3, lsl r3
   4c7c4:	addlt	fp, r2, r0, lsl r5
   4c7c8:	andcs	r2, r0, #0, 8
   4c7cc:	strls	r2, [r0], #-768	; 0xfffffd00
   4c7d0:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   4c7d4:	ldclt	0, cr11, [r0, #-8]
   4c7d8:	ldrbmi	r2, [r0, -r0]!
   4c7dc:	mvnsmi	lr, #737280	; 0xb4000
   4c7e0:	streq	lr, [r3], -r1, asr #20
   4c7e4:	streq	lr, [r2, -r0, asr #20]
   4c7e8:	ldmdacs	pc!, {r2, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   4c7ec:	vbic.i32	d20, #3584	; 0x00000e00
   4c7f0:			; <UNDEFINED> instruction: 0xf04f080f
   4c7f4:	addlt	r0, r3, r0, lsl #18
   4c7f8:	strcs	fp, [r1], -ip, lsl #30
   4c7fc:	ldrmi	r2, [r9, #1536]	; 0x600
   4c800:	ldrmi	fp, [r0, #3848]	; 0xf08
   4c804:			; <UNDEFINED> instruction: 0xf046bf38
   4c808:	ldmdblt	r6!, {r0, r9, sl}
   4c80c:	strls	r2, [r0], #-1030	; 0xfffffbfa
   4c810:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   4c814:	pop	{r0, r1, ip, sp, pc}
   4c818:	strdcs	r8, [r0], -r0
   4c81c:	pop	{r0, r1, ip, sp, pc}
   4c820:	svclt	0x000083f0
   4c824:	mvnsmi	lr, #737280	; 0xb4000
   4c828:	streq	lr, [r3], -r1, asr #20
   4c82c:	streq	lr, [r2, -r0, asr #20]
   4c830:	ldmdbeq	r4!, {r0, r1, r2, r3, r9, ip, sp, lr, pc}
   4c834:	stmdbhi	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   4c838:	addlt	r4, r3, lr, lsr r3
   4c83c:	strcs	fp, [r1], -ip, lsl #30
   4c840:	ldrmi	r2, [r9, #1536]	; 0x600
   4c844:	ldrmi	fp, [r0, #3848]	; 0xf08
   4c848:			; <UNDEFINED> instruction: 0xf046bf38
   4c84c:	ldmdblt	r6!, {r0, r9, sl}
   4c850:	strls	r2, [r0], #-1033	; 0xfffffbf7
   4c854:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   4c858:	pop	{r0, r1, ip, sp, pc}
   4c85c:	strdcs	r8, [r0], -r0
   4c860:	pop	{r0, r1, ip, sp, pc}
   4c864:	svclt	0x000083f0
   4c868:	blcc	fe6ff06c <strspn@plt+0xfe6e6664>
   4c86c:	andeq	r0, r0, r0
   4c870:	stmmi	r5, {r1, r9, sl, lr}
   4c874:	ldrbtmi	r4, [r8], #-2437	; 0xfffff67b
   4c878:	push	{r0, r2, r7, r8, r9, fp, lr}
   4c87c:	strdlt	r4, [ip], r0
   4c880:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
   4c884:	strtcs	r7, [sp], #-2135	; 0xfffff7a9
   4c888:	tstls	fp, r9, lsl #16
   4c88c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4c890:	ldmvc	r6, {r0, r4, fp, ip, sp, lr}
   4c894:	cdpeq	0, 0, cr15, cr15, cr1, {0}
   4c898:	ldrmi	r7, [lr], #2320	; 0x910
   4c89c:			; <UNDEFINED> instruction: 0x1c11eb03
   4c8a0:			; <UNDEFINED> instruction: 0xf89e78d5
   4c8a4:			; <UNDEFINED> instruction: 0xf007802c
   4c8a8:	ldrmi	r0, [lr], #3599	; 0xe0f
   4c8ac:	ldrne	lr, [r7, -r3, lsl #22]
   4c8b0:	mlagt	ip, ip, r8, pc	; <UNPREDICTABLE>
   4c8b4:	andhi	pc, r5, sp, lsl #17
   4c8b8:	mlahi	ip, lr, r8, pc	; <UNPREDICTABLE>
   4c8bc:			; <UNDEFINED> instruction: 0xf8977951
   4c8c0:			; <UNDEFINED> instruction: 0xf006e02c
   4c8c4:			; <UNDEFINED> instruction: 0xf88d070f
   4c8c8:	bl	12c8ec <strspn@plt+0x113ee4>
   4c8cc:			; <UNDEFINED> instruction: 0xf0001616
   4c8d0:	bl	10e914 <strspn@plt+0xf5f0c>
   4c8d4:	ldrmi	r1, [r8], #16
   4c8d8:	andgt	pc, r4, sp, lsl #17
   4c8dc:	mlagt	ip, r6, r8, pc	; <UNPREDICTABLE>
   4c8e0:	streq	pc, [pc], -r5
   4c8e4:	ldrmi	r4, [lr], #-1055	; 0xfffffbe1
   4c8e8:	ldrne	lr, [r5, #-2819]	; 0xfffff4fd
   4c8ec:	and	pc, r6, sp, lsl #17
   4c8f0:	mla	ip, r8, r8, pc	; <UNPREDICTABLE>
   4c8f4:	mlahi	ip, r0, r8, pc	; <UNPREDICTABLE>
   4c8f8:	andeq	pc, pc, r1
   4c8fc:	tstne	r1, r3, lsl #22
   4c900:	mlavc	ip, r7, r8, pc	; <UNPREDICTABLE>
   4c904:	mlavs	ip, r6, r8, pc	; <UNPREDICTABLE>
   4c908:			; <UNDEFINED> instruction: 0xf8954418
   4c90c:			; <UNDEFINED> instruction: 0xf891502c
   4c910:			; <UNDEFINED> instruction: 0xf88d102c
   4c914:			; <UNDEFINED> instruction: 0xf88d7009
   4c918:			; <UNDEFINED> instruction: 0xf890c008
   4c91c:	stmdage	r1, {r2, r3, r5, ip, sp, lr}
   4c920:	andvs	pc, fp, sp, lsl #17
   4c924:	andpl	pc, sl, sp, lsl #17
   4c928:			; <UNDEFINED> instruction: 0xf88d2500
   4c92c:			; <UNDEFINED> instruction: 0xf88de00e
   4c930:			; <UNDEFINED> instruction: 0xf88d800d
   4c934:	ldmibvc	r1, {r0, r1, r2, r3, ip}
   4c938:	mulgt	r7, r2, r8
   4c93c:	andsvc	pc, r0, sp, lsl #17
   4c940:	streq	pc, [pc, -r1]
   4c944:	vnmlsne.f64	d14, d1, d3
   4c948:	bvc	149d9cc <strspn@plt+0x1484fc4>
   4c94c:	mlage	ip, lr, r8, pc	; <UNPREDICTABLE>
   4c950:	cdpeq	0, 0, cr15, cr15, cr12, {0}
   4c954:	mlavc	ip, r7, r8, pc	; <UNPREDICTABLE>
   4c958:			; <UNDEFINED> instruction: 0xf88d449e
   4c95c:	bl	11c994 <strspn@plt+0x103f8c>
   4c960:			; <UNDEFINED> instruction: 0xf88d1c1c
   4c964:			; <UNDEFINED> instruction: 0xf88d4011
   4c968:			; <UNDEFINED> instruction: 0xf88d4016
   4c96c:			; <UNDEFINED> instruction: 0xf001401b
   4c970:	bvc	5cd9b4 <strspn@plt+0x5b4fac>
   4c974:			; <UNDEFINED> instruction: 0xf89e441c
   4c978:	bl	130a30 <strspn@plt+0x118028>
   4c97c:			; <UNDEFINED> instruction: 0xf89c1111
   4c980:			; <UNDEFINED> instruction: 0xf006802c
   4c984:			; <UNDEFINED> instruction: 0xf88d0c0f
   4c988:	ldrmi	r7, [ip], #19
   4c98c:	mlavc	ip, r4, r8, pc	; <UNPREDICTABLE>
   4c990:	ldrne	lr, [r6], -r3, lsl #22
   4c994:			; <UNDEFINED> instruction: 0xf88d7a94
   4c998:			; <UNDEFINED> instruction: 0xf0049015
   4c99c:			; <UNDEFINED> instruction: 0xf89c090f
   4c9a0:	ldrmi	lr, [r9], #44	; 0x2c
   4c9a4:	mlagt	ip, r6, r8, pc	; <UNPREDICTABLE>
   4c9a8:	ldrne	lr, [r4], #-2819	; 0xfffff4fd
   4c9ac:	mlavs	ip, r1, r8, pc	; <UNPREDICTABLE>
   4c9b0:			; <UNDEFINED> instruction: 0xf88d7ad1
   4c9b4:			; <UNDEFINED> instruction: 0xf8998014
   4c9b8:			; <UNDEFINED> instruction: 0xf894802c
   4c9bc:			; <UNDEFINED> instruction: 0xf001902c
   4c9c0:	ldrmi	r0, [ip], #-1039	; 0xfffffbf1
   4c9c4:	tstne	r1, r3, lsl #22
   4c9c8:	ands	pc, r8, sp, lsl #17
   4c9cc:	mlami	ip, r4, r8, pc	; <UNPREDICTABLE>
   4c9d0:	mlane	ip, r1, r8, pc	; <UNPREDICTABLE>
   4c9d4:	andsgt	pc, r7, sp, lsl #17
   4c9d8:	andsvc	pc, sl, sp, lsl #17
   4c9dc:	andsvs	pc, r9, sp, lsl #17
   4c9e0:	andshi	pc, sp, sp, lsl #17
   4c9e4:	andsge	pc, r2, sp, lsl #17
   4c9e8:	andsls	pc, ip, sp, lsl #17
   4c9ec:	mulgt	ip, r2, r8
   4c9f0:	andsmi	pc, pc, sp, lsl #17
   4c9f4:	streq	pc, [pc], #-12	; 4c9fc <strspn@plt+0x33ff4>
   4c9f8:	blvc	ff62b758 <strspn@plt+0xff612d50>
   4c9fc:			; <UNDEFINED> instruction: 0x1c1ceb03
   4ca00:	andsne	pc, lr, sp, lsl #17
   4ca04:	cdpeq	0, 0, cr15, cr15, cr6, {0}
   4ca08:	ldmdbne	sl, {r0, r4, r7, r8, r9, fp, ip, sp, lr}
   4ca0c:	bl	11dc8c <strspn@plt+0x105284>
   4ca10:			; <UNDEFINED> instruction: 0xf8921616
   4ca14:			; <UNDEFINED> instruction: 0xf001402c
   4ca18:	ldrmi	r0, [sl], #-527	; 0xfffffdf1
   4ca1c:	tstne	r1, r3, lsl #22
   4ca20:	mlagt	ip, ip, r8, pc	; <UNPREDICTABLE>
   4ca24:	mlahi	ip, r2, r8, pc	; <UNPREDICTABLE>
   4ca28:	andeq	pc, pc, #7
   4ca2c:	bl	11da9c <strspn@plt+0x105094>
   4ca30:			; <UNDEFINED> instruction: 0xf89e1317
   4ca34:			; <UNDEFINED> instruction: 0xf892e02c
   4ca38:			; <UNDEFINED> instruction: 0xf893202c
   4ca3c:			; <UNDEFINED> instruction: 0xf896302c
   4ca40:			; <UNDEFINED> instruction: 0xf891602c
   4ca44:			; <UNDEFINED> instruction: 0xf88d102c
   4ca48:			; <UNDEFINED> instruction: 0xf88d2027
   4ca4c:			; <UNDEFINED> instruction: 0xf88d3026
   4ca50:			; <UNDEFINED> instruction: 0xf88d4021
   4ca54:			; <UNDEFINED> instruction: 0xf88dc020
   4ca58:			; <UNDEFINED> instruction: 0xf88de023
   4ca5c:			; <UNDEFINED> instruction: 0xf88d6022
   4ca60:			; <UNDEFINED> instruction: 0xf88d8025
   4ca64:			; <UNDEFINED> instruction: 0xf88d1024
   4ca68:			; <UNDEFINED> instruction: 0xf7fa5028
   4ca6c:	bmi	2cbd70 <strspn@plt+0x2b3368>
   4ca70:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   4ca74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4ca78:	subsmi	r9, sl, fp, lsl #22
   4ca7c:	andlt	sp, ip, r2, lsl #2
   4ca80:			; <UNDEFINED> instruction: 0x87f0e8bd
   4ca84:	ldc	7, cr15, [r4, #812]	; 0x32c
   4ca88:	andeq	r6, r7, sl, ror #7
   4ca8c:	andeq	r0, r0, r8, asr #4
   4ca90:	muleq	r3, r6, pc	; <UNPREDICTABLE>
   4ca94:	andeq	r6, r7, lr, ror #3
   4ca98:	blmi	79f310 <strspn@plt+0x786908>
   4ca9c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   4caa0:	ldmpl	r3, {r0, r4, r6, r7, ip, sp, pc}^
   4caa4:	movtls	r6, #63515	; 0xf81b
   4caa8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4caac:	blle	6942e0 <strspn@plt+0x67b8d8>
   4cab0:			; <UNDEFINED> instruction: 0x21276844
   4cab4:	vstrge	s8, [r5, #-92]	; 0xffffffa4
   4cab8:	stmib	sp, {r0, r1, r2, r4, fp, lr}^
   4cabc:	mcrrge	3, 0, r4, r5, cr1
   4cac0:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   4cac4:	eorscc	r4, ip, #120, 8	; 0x78000000
   4cac8:	andls	r4, r0, fp, ror r4
   4cacc:			; <UNDEFINED> instruction: 0xf7ff4620
   4cad0:	ldmdbmi	r3, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   4cad4:			; <UNDEFINED> instruction: 0x462023ff
   4cad8:			; <UNDEFINED> instruction: 0x462a4479
   4cadc:	stcl	7, cr15, [r8, #812]	; 0x32c
   4cae0:	stcle	14, cr1, [sl], {3}
   4cae4:	bmi	414aec <strspn@plt+0x3fc0e4>
   4cae8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   4caec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4caf0:	subsmi	r9, sl, pc, asr #22
   4caf4:	subslt	sp, r1, r7, lsl #2
   4caf8:			; <UNDEFINED> instruction: 0x4628bd30
   4cafc:	strbtpl	r2, [sl], #512	; 0x200
   4cb00:			; <UNDEFINED> instruction: 0xff4cf7f7
   4cb04:			; <UNDEFINED> instruction: 0xf7cbe7ef
   4cb08:	svclt	0x0000ed54
   4cb0c:	andeq	r6, r7, r4, asr #3
   4cb10:	andeq	r0, r0, r8, asr #4
   4cb14:	andeq	r9, r3, r6, asr sp
   4cb18:	andeq	r8, r1, r8, lsr #20
   4cb1c:	andeq	r8, r1, r4, lsr sl
   4cb20:	andeq	r9, r3, r4, lsr #23
   4cb24:	andeq	r6, r7, r6, ror r1
   4cb28:			; <UNDEFINED> instruction: 0xf5adb530
   4cb2c:			; <UNDEFINED> instruction: 0xf8df5d80
   4cb30:	umulllt	lr, r3, r8, r0
   4cb34:			; <UNDEFINED> instruction: 0xc094f8df
   4cb38:	ldrbtmi	sl, [lr], #3074	; 0xc02
   4cb3c:	addpl	pc, r0, #54525952	; 0x3400000
   4cb40:	streq	pc, [r8, #-420]	; 0xfffffe5c
   4cb44:			; <UNDEFINED> instruction: 0xf85e3204
   4cb48:	vhadd.s8	d28, d1, d12
   4cb4c:			; <UNDEFINED> instruction: 0xf8dc0301
   4cb50:			; <UNDEFINED> instruction: 0xf8c2c000
   4cb54:			; <UNDEFINED> instruction: 0xf04fc000
   4cb58:	strtmi	r0, [sl], -r0, lsl #24
   4cb5c:			; <UNDEFINED> instruction: 0xf934f7e8
   4cb60:	blle	216b68 <strspn@plt+0x1fe160>
   4cb64:	stccs	8, cr15, [r8], {84}	; 0x54
   4cb68:	cmnvc	r3, #73400320	; 0x4600000	; <UNPREDICTABLE>
   4cb6c:	msrcc	SPSR_xc, #207618048	; 0xc600000
   4cb70:	mulle	pc, sl, r2	; <UNPREDICTABLE>
   4cb74:	ldmdbmi	r6, {sp}
   4cb78:	orrpl	pc, r0, #54525952	; 0x3400000
   4cb7c:	movwcc	r4, #18963	; 0x4a13
   4cb80:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   4cb84:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   4cb88:	tstle	fp, r1, asr r0
   4cb8c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   4cb90:	ldclt	0, cr11, [r0, #-12]!
   4cb94:	stccs	8, cr15, [r4], {84}	; 0x54
   4cb98:	msrmi	SPSR_sc, #1879048196	; 0x70000004
   4cb9c:	teqcc	sl, #206569472	; 0xc500000	; <UNPREDICTABLE>
   4cba0:			; <UNDEFINED> instruction: 0xd1e7429a
   4cba4:			; <UNDEFINED> instruction: 0xf7cb4620
   4cba8:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
   4cbac:			; <UNDEFINED> instruction: 0xf10dd0e3
   4cbb0:	ldcpl	3, cr0, [fp], {7}
   4cbb4:	bicsle	r2, sp, sp, asr fp
   4cbb8:	andcs	r4, sl, #32, 12	; 0x2000000
   4cbbc:			; <UNDEFINED> instruction: 0xf7cb2100
   4cbc0:	ldrb	lr, [r8, r0, lsl #28]
   4cbc4:	ldcl	7, cr15, [r4], #812	; 0x32c
   4cbc8:	andeq	r6, r7, r6, lsr #2
   4cbcc:	andeq	r0, r0, r8, asr #4
   4cbd0:	andeq	r6, r7, r0, ror #1
   4cbd4:	svcmi	0x00f0e92d
   4cbd8:	svcmi	0x00b1b085
   4cbdc:	streq	pc, [r1], #-19	; 0xffffffed
   4cbe0:			; <UNDEFINED> instruction: 0x46824db0
   4cbe4:	strls	r4, [r1], #-1151	; 0xfffffb81
   4cbe8:			; <UNDEFINED> instruction: 0xf04fbf14
   4cbec:	vst2.8	{d16-d17}, [pc], r0
   4cbf0:	ldmdbpl	sp!, {r7, fp, ip, sp, lr}^
   4cbf4:	ldrmi	r4, [r6], -ip, lsl #12
   4cbf8:	stccs	8, cr6, [r1, #-180]	; 0xffffff4c
   4cbfc:	tsthi	sl, r0, asr #4	; <UNPREDICTABLE>
   4cc00:			; <UNDEFINED> instruction: 0xf0132501
   4cc04:	andls	r0, r0, #32, 4
   4cc08:	msrhi	CPSR_f, r0, asr #32
   4cc0c:	andeq	pc, r2, #19
   4cc10:			; <UNDEFINED> instruction: 0x2122bf04
   4cc14:	blne	cac2c <strspn@plt+0xb2224>
   4cc18:	vmovcs.16	d0[1], fp
   4cc1c:	teqhi	lr, r0	; <UNPREDICTABLE>
   4cc20:			; <UNDEFINED> instruction: 0xf8cd4657
   4cc24:	ldrmi	sl, [r2], ip
   4cc28:			; <UNDEFINED> instruction: 0xf1069a0e
   4cc2c:			; <UNDEFINED> instruction: 0xf3c33bff
   4cc30:	cmpcs	ip, #192, 18	; 0x300000
   4cc34:	blne	cac98 <strspn@plt+0xb2290>
   4cc38:			; <UNDEFINED> instruction: 0xf0004588
   4cc3c:	strmi	r8, [fp, #197]!	; 0xc5
   4cc40:	adcshi	pc, fp, r0
   4cc44:			; <UNDEFINED> instruction: 0xf1052922
   4cc48:	stmdale	sp, {r0, r8, sl}^
   4cc4c:	vmla.i8	d18, d0, d8
   4cc50:			; <UNDEFINED> instruction: 0xf1a18095
   4cc54:	ldmdacs	r9, {r0, r3}
   4cc58:	addshi	pc, r0, r0, lsl #4
   4cc5c:			; <UNDEFINED> instruction: 0xf000e8df
   4cc60:	cdpvs	14, 7, cr7, cr6, cr6, {4}
   4cc64:	cdphi	14, 8, cr8, cr14, cr6, {3}
   4cc68:	cdphi	14, 8, cr8, cr14, cr14, {4}
   4cc6c:	cdphi	14, 8, cr8, cr14, cr14, {4}
   4cc70:	cdphi	14, 8, cr8, cr14, cr14, {4}
   4cc74:	cdphi	14, 8, cr8, cr14, cr14, {4}
   4cc78:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx14
   4cc7c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   4cc80:	cdpcc	15, 0, cr4, cr1, cr9, {4}
   4cc84:			; <UNDEFINED> instruction: 0xf10a4456
   4cc88:	ldrbtmi	r3, [pc], #-511	; 4cc90 <strspn@plt+0x34288>
   4cc8c:	cdpeq	0, 5, cr15, cr12, cr15, {2}
   4cc90:	ldcleq	0, cr15, [r8], #-316	; 0xfffffec4
   4cc94:			; <UNDEFINED> instruction: 0xf893e00e
   4cc98:	strcc	r9, [r4], #-44	; 0xffffffd4
   4cc9c:	mlacc	ip, r0, r8, pc	; <UNPREDICTABLE>
   4cca0:			; <UNDEFINED> instruction: 0xf80442b1
   4cca4:			; <UNDEFINED> instruction: 0xf804ec04
   4cca8:			; <UNDEFINED> instruction: 0xf8049c02
   4ccac:			; <UNDEFINED> instruction: 0xf804cc03
   4ccb0:	eorle	r3, r5, r1, lsl #24
   4ccb4:			; <UNDEFINED> instruction: 0xf811460d
   4ccb8:	strcc	r3, [r2, #-3841]	; 0xfffff0ff
   4ccbc:			; <UNDEFINED> instruction: 0xf0034598
   4ccc0:	ldrtmi	r0, [r8], #-15
   4ccc4:	tstne	r3, #7168	; 0x1c00
   4ccc8:	streq	lr, [sl, #-2981]	; 0xfffff45b
   4cccc:	ldmdblt	r2, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   4ccd0:			; <UNDEFINED> instruction: 0xf8042322
   4ccd4:	blls	5b8e0 <strspn@plt+0x42ed8>
   4ccd8:			; <UNDEFINED> instruction: 0xf0402b00
   4ccdc:	ldrdcs	r8, [r0], -r3
   4cce0:	andlt	r7, r5, r0, lsr #32
   4cce4:	svchi	0x00f0e8bd
   4cce8:	cmple	r7, ip, asr r9
   4ccec:			; <UNDEFINED> instruction: 0xf8004620
   4ccf0:	rsbvc	r3, r1, r2, lsl #22
   4ccf4:	adcmi	r4, lr, #4, 12	; 0x400000
   4ccf8:			; <UNDEFINED> instruction: 0x4652d19c
   4ccfc:	ldrdge	pc, [ip], -sp
   4cd00:			; <UNDEFINED> instruction: 0x2322b912
   4cd04:	blcc	cad1c <strspn@plt+0xb2314>
   4cd08:	blcs	73910 <strspn@plt+0x5af08>
   4cd0c:	sbchi	pc, r0, r0, asr #32
   4cd10:	eorvc	r2, r3, r0, lsl #6
   4cd14:	andcs	r9, r1, r1, lsl #22
   4cd18:	rscle	r2, r2, r0, lsl #22
   4cd1c:	andeq	pc, r5, sl, lsl r8	; <UNPREDICTABLE>
   4cd20:	svclt	0x00183800
   4cd24:	andlt	r2, r5, r1
   4cd28:	svchi	0x00f0e8bd
   4cd2c:			; <UNDEFINED> instruction: 0xf04f4621
   4cd30:			; <UNDEFINED> instruction: 0xf8010072
   4cd34:	rsbvc	r3, r0, r2, lsl #22
   4cd38:	ldrb	r4, [ip, ip, lsl #12]
   4cd3c:			; <UNDEFINED> instruction: 0xf04f4621
   4cd40:			; <UNDEFINED> instruction: 0xf8010066
   4cd44:	rsbvc	r3, r0, r2, lsl #22
   4cd48:	ldrb	r4, [r4, ip, lsl #12]
   4cd4c:			; <UNDEFINED> instruction: 0xf04f4621
   4cd50:			; <UNDEFINED> instruction: 0xf8010076
   4cd54:	rsbvc	r3, r0, r2, lsl #22
   4cd58:	strb	r4, [ip, ip, lsl #12]
   4cd5c:			; <UNDEFINED> instruction: 0xf04f4621
   4cd60:			; <UNDEFINED> instruction: 0xf801006e
   4cd64:	rsbvc	r3, r0, r2, lsl #22
   4cd68:	strb	r4, [r4, ip, lsl #12]
   4cd6c:			; <UNDEFINED> instruction: 0xf04f4621
   4cd70:			; <UNDEFINED> instruction: 0xf8010074
   4cd74:	rsbvc	r3, r0, r2, lsl #22
   4cd78:	ldr	r4, [ip, ip, lsl #12]!
   4cd7c:	eoreq	pc, r0, r1, lsr #3
   4cd80:	svclt	0x008c285e
   4cd84:	andcs	r2, r1, r0
   4cd88:	svclt	0x00142a00
   4cd8c:			; <UNDEFINED> instruction: 0xf04f4684
   4cd90:			; <UNDEFINED> instruction: 0xf1bc0c00
   4cd94:	andle	r0, sl, r0, lsl #30
   4cd98:	tstls	r2, r0, lsl r6
   4cd9c:			; <UNDEFINED> instruction: 0xf7cb920e
   4cda0:	stmdbls	r2, {r1, r5, r8, sl, fp, sp, lr, pc}
   4cda4:	bls	3d5b1c <strspn@plt+0x3bd114>
   4cda8:			; <UNDEFINED> instruction: 0xf080fab0
   4cdac:			; <UNDEFINED> instruction: 0xf1040940
   4cdb0:	cmplt	r8, r1, lsl #24
   4cdb4:	strbtmi	r7, [r4], -r1, lsr #32
   4cdb8:	stmdbcs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   4cdbc:	strbmi	fp, [r8], -ip, lsl #30
   4cdc0:	stmdacs	r0, {sp}
   4cdc4:	svcge	0x003ef43f
   4cdc8:			; <UNDEFINED> instruction: 0xe7804652
   4cdcc:	b	141d88c <strspn@plt+0x1404e84>
   4cdd0:	eorvc	r0, r3, r1, ror #1
   4cdd4:			; <UNDEFINED> instruction: 0xf897d906
   4cdd8:			; <UNDEFINED> instruction: 0xf1aee000
   4cddc:			; <UNDEFINED> instruction: 0xf1be0e30
   4cde0:	stmdble	r3, {r0, r1, r2, r8, r9, sl, fp}^
   4cde4:	b	18393cc <strspn@plt+0x18209c4>
   4cde8:			; <UNDEFINED> instruction: 0xf0001ea1
   4cdec:	svclt	0x001c0007
   4cdf0:	stfeqd	f7, [r2], {4}
   4cdf4:	rndeqs	f7, #0.5
   4cdf8:	eorseq	pc, r0, r0, lsl #2
   4cdfc:			; <UNDEFINED> instruction: 0xf884bf18
   4ce00:			; <UNDEFINED> instruction: 0xf80ce001
   4ce04:			; <UNDEFINED> instruction: 0xf0010b01
   4ce08:	strbtmi	r0, [r4], -r7, lsl #2
   4ce0c:			; <UNDEFINED> instruction: 0xf8043130
   4ce10:	ldrb	r1, [r0, -r1, lsl #22]!
   4ce14:			; <UNDEFINED> instruction: 0xf53f06da
   4ce18:	stccs	14, cr10, [r0, #-972]	; 0xfffffc34
   4ce1c:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {1}
   4ce20:	mrcne	1, 3, fp, cr0, cr6, {6}
   4ce24:	mvnscc	pc, sl, lsl #2
   4ce28:	and	r4, pc, r0, asr r4	; <UNPREDICTABLE>
   4ce2c:			; <UNDEFINED> instruction: 0xf73f2a7e
   4ce30:	stccs	14, cr10, [r4, #-924]	; 0xfffffc64
   4ce34:	strcs	fp, [r0, #-3988]	; 0xfffff06c
   4ce38:	bcs	816244 <strspn@plt+0x7fd83c>
   4ce3c:	strcs	fp, [r0, #-4040]	; 0xfffff038
   4ce40:			; <UNDEFINED> instruction: 0xf47f2d00
   4ce44:	addmi	sl, r1, #3536	; 0xdd0
   4ce48:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   4ce4c:	svccs	0x0001f811
   4ce50:			; <UNDEFINED> instruction: 0xf1a24590
   4ce54:	mvnle	r0, r9, lsl #10
   4ce58:	ldrb	r2, [r2], r0, lsl #10
   4ce5c:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   4ce60:	ldmdbvc	r2, {r4, fp, sp, lr}
   4ce64:			; <UNDEFINED> instruction: 0xf8046020
   4ce68:	strb	r2, [pc], r4, lsl #30
   4ce6c:	stceq	0, cr15, [r7], {-0}
   4ce70:			; <UNDEFINED> instruction: 0xf10c1188
   4ce74:	eorscc	r0, r0, r0, lsr ip
   4ce78:	andgt	pc, r2, r4, lsl #17
   4ce7c:	stfeqd	f7, [r3], {4}
   4ce80:	strb	r7, [r0, r0, rrx]
   4ce84:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   4ce88:			; <UNDEFINED> instruction: 0xf8446818
   4ce8c:	str	r0, [r6, -r3, lsl #22]!
   4ce90:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   4ce94:			; <UNDEFINED> instruction: 0xf8446818
   4ce98:	ldr	r0, [r9, -r3, lsl #22]!
   4ce9c:			; <UNDEFINED> instruction: 0xe72f4635
   4cea0:	andeq	r6, r7, ip, ror r0
   4cea4:	andeq	r0, r0, r4, lsr r2
   4cea8:	andeq	r9, r3, lr, lsl #23
   4ceac:	andeq	sl, r0, lr, lsr r3
   4ceb0:			; <UNDEFINED> instruction: 0x00022bb6
   4ceb4:	andeq	r2, r2, sl, lsr #23
   4ceb8:	svcmi	0x00f0e92d
   4cebc:	bmi	ede71c <strspn@plt+0xec5d14>
   4cec0:	blmi	ede930 <strspn@plt+0xec5f28>
   4cec4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   4cec8:	strmi	sl, [r0], r2, lsl #30
   4cecc:			; <UNDEFINED> instruction: 0x460d58d3
   4ced0:	rsbsvs	r6, fp, fp, lsl r8
   4ced4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4ced8:	eorsle	r2, r9, r0, lsl #18
   4cedc:	svclt	0x004807f2
   4cee0:	ldrbcc	pc, [pc, #257]!	; 4cfe9 <strspn@plt+0x345e1>	; <UNPREDICTABLE>
   4cee4:	svcmi	0x0040f015
   4cee8:	addeq	lr, r5, #323584	; 0x4f000
   4ceec:			; <UNDEFINED> instruction: 0xf016d149
   4cef0:	svclt	0x00140f02
   4cef4:	strcs	r2, [r3], #-1025	; 0xfffffbff
   4cef8:	svclt	0x004806b3
   4cefc:	ldrmi	r3, [r4], #-1031	; 0xfffffbf9
   4cf00:	svcvs	0x007cf5b4
   4cf04:	strcc	sp, [r7], #-2086	; 0xfffff7da
   4cf08:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4cf0c:	streq	pc, [r7], #-36	; 0xffffffdc
   4cf10:	vstreq	d14, [r4, #-692]	; 0xfffffd4c
   4cf14:	bleq	289350 <strspn@plt+0x270948>
   4cf18:			; <UNDEFINED> instruction: 0x462a4633
   4cf1c:			; <UNDEFINED> instruction: 0x46404659
   4cf20:	andge	pc, r0, sp, asr #17
   4cf24:	mrc2	7, 2, pc, cr6, cr15, {7}
   4cf28:	ldrbmi	r4, [r8], -r4, lsl #12
   4cf2c:	blx	180af1c <strspn@plt+0x17f2514>
   4cf30:			; <UNDEFINED> instruction: 0xf7cb4648
   4cf34:	bmi	807ae4 <strspn@plt+0x7ef0dc>
   4cf38:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   4cf3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4cf40:	subsmi	r6, sl, fp, ror r8
   4cf44:	strtmi	sp, [r0], -lr, lsr #2
   4cf48:	ldrtmi	r3, [sp], ip, lsl #14
   4cf4c:	svchi	0x00f0e8bd
   4cf50:	strb	r4, [ip, sl, lsl #12]
   4cf54:			; <UNDEFINED> instruction: 0xf7cb4620
   4cf58:	pkhtbmi	lr, r1, r4, asr #23
   4cf5c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   4cf60:	blmi	5816d0 <strspn@plt+0x568cc8>
   4cf64:	ldmdami	r4, {r1, r5, r9, sl, lr}
   4cf68:	ldrbtcc	pc, [pc], #79	; 4cf70 <strspn@plt+0x34568>	; <UNPREDICTABLE>
   4cf6c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   4cf70:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   4cf74:	blx	fe30aed6 <strspn@plt+0xfe2f24ce>
   4cf78:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   4cf7c:	blx	e0af6c <strspn@plt+0xdf2564>
   4cf80:	stmdbmi	pc, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   4cf84:	stmdami	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   4cf88:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   4cf8c:			; <UNDEFINED> instruction: 0xf04f4479
   4cf90:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   4cf94:			; <UNDEFINED> instruction: 0xf7d63148
   4cf98:	stmdami	fp, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   4cf9c:			; <UNDEFINED> instruction: 0xf7fa4478
   4cfa0:	strb	pc, [r8, r5, lsr #20]	; <UNPREDICTABLE>
   4cfa4:	bl	18aed8 <strspn@plt+0x1724d0>
   4cfa8:	muleq	r7, sl, sp
   4cfac:	andeq	r0, r0, r8, asr #4
   4cfb0:	andeq	r5, r7, r6, lsr #26
   4cfb4:	andeq	r9, r3, ip, lsr #17
   4cfb8:	andeq	r9, r0, lr, lsr r5
   4cfbc:	andeq	r5, r0, r6, asr sp
   4cfc0:	andeq	r9, r3, ip, lsl #17
   4cfc4:	andeq	r9, r3, lr, lsl #14
   4cfc8:	andeq	r5, r0, r4, lsr sp
   4cfcc:	mvnsmi	lr, #737280	; 0xb4000
   4cfd0:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
   4cfd4:	addlt	r4, r5, pc, asr ip
   4cfd8:			; <UNDEFINED> instruction: 0xf50d4a5f
   4cfdc:	ldrbtmi	r5, [ip], #-899	; 0xfffffc7d
   4cfe0:	cdpmi	3, 5, cr3, cr14, cr12, {0}
   4cfe4:	strmi	r5, [ip], -r2, lsr #17
   4cfe8:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
   4cfec:			; <UNDEFINED> instruction: 0xf04f601a
   4cff0:	blmi	170d7f8 <strspn@plt+0x16f4df0>
   4cff4:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
   4cff8:			; <UNDEFINED> instruction: 0xf10db15b
   4cffc:	vmul.i8	q8, <illegal reg q0.5>, q8
   4d000:			; <UNDEFINED> instruction: 0xf1a90301
   4d004:	strmi	r0, [r7], -r8, lsl #16
   4d008:			; <UNDEFINED> instruction: 0xf7e74642
   4d00c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   4d010:	ldmdami	r4, {r0, r2, r4, r9, fp, ip, lr, pc}^
   4d014:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   4d018:			; <UNDEFINED> instruction: 0xf9c2f7fa
   4d01c:			; <UNDEFINED> instruction: 0xf50d4952
   4d020:	bmi	13a1e34 <strspn@plt+0x138942c>
   4d024:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   4d028:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   4d02c:	subsmi	r6, r1, sl, lsl r8
   4d030:	addhi	pc, lr, r0, asr #32
   4d034:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
   4d038:	pop	{r0, r2, ip, sp, pc}
   4d03c:	stmdami	fp, {r4, r5, r6, r7, r8, r9, pc}^
   4d040:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   4d044:			; <UNDEFINED> instruction: 0xf9acf7fa
   4d048:	blcs	a70fc <strspn@plt+0x8e6f4>
   4d04c:			; <UNDEFINED> instruction: 0xf8d8d90b
   4d050:			; <UNDEFINED> instruction: 0xf6462000
   4d054:			; <UNDEFINED> instruction: 0xf6c67373
   4d058:	addsmi	r3, sl, #-1946157055	; 0x8c000001
   4d05c:			; <UNDEFINED> instruction: 0xf819d012
   4d060:	blcs	c1c088 <strspn@plt+0xc03680>
   4d064:	strbmi	sp, [r0], -pc, lsr #32
   4d068:	bl	fec8af9c <strspn@plt+0xfec72594>
   4d06c:	andcs	r4, r2, #64, 22	; 0x10000
   4d070:			; <UNDEFINED> instruction: 0x4601447b
   4d074:			; <UNDEFINED> instruction: 0xf7ff4640
   4d078:	ldmdami	lr!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   4d07c:			; <UNDEFINED> instruction: 0xf7fa4478
   4d080:			; <UNDEFINED> instruction: 0xe7cbf9b5
   4d084:	ldrdcs	pc, [r4], -r8
   4d088:	msrmi	SPSR_sc, #1879048196	; 0x70000004
   4d08c:	teqcc	sl, #206569472	; 0xc500000	; <UNPREDICTABLE>
   4d090:			; <UNDEFINED> instruction: 0xd1e4429a
   4d094:			; <UNDEFINED> instruction: 0xf7cb4648
   4d098:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   4d09c:			; <UNDEFINED> instruction: 0xf10dd0df
   4d0a0:	ldcpl	3, cr0, [fp], {111}	; 0x6f
   4d0a4:	bicsle	r2, sl, sp, asr fp
   4d0a8:	tstcs	r0, sl, lsl #4
   4d0ac:			; <UNDEFINED> instruction: 0xf7cb4648
   4d0b0:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
   4d0b4:			; <UNDEFINED> instruction: 0x4602d0d3
   4d0b8:	ldrtmi	r4, [r8], -r1, lsr #12
   4d0bc:	ldc2	7, cr15, [r2], #988	; 0x3dc
   4d0c0:	bicsle	r2, sl, r0, lsl #16
   4d0c4:	strbtmi	lr, [ip], -fp, asr #15
   4d0c8:	andcs	r4, r3, r1, asr #12
   4d0cc:			; <UNDEFINED> instruction: 0xf7cb4622
   4d0d0:	bllt	1888298 <strspn@plt+0x186f890>
   4d0d4:	vst2.8	{d6,d8}, [r3 :128], r3
   4d0d8:			; <UNDEFINED> instruction: 0xf5b34330
   4d0dc:	bicle	r5, r2, r0, lsl #30
   4d0e0:			; <UNDEFINED> instruction: 0xf7cb4640
   4d0e4:	blmi	987ebc <strspn@plt+0x96f4b4>
   4d0e8:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   4d0ec:	strbmi	r4, [r0], -r1, lsl #12
   4d0f0:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   4d0f4:	vst2.8	{d6,d8}, [r3 :128], r3
   4d0f8:			; <UNDEFINED> instruction: 0xf5b34370
   4d0fc:	eorle	r4, r4, r0, asr #31
   4d100:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   4d104:	andcc	lr, r8, #212, 18	; 0x350000
   4d108:	bleq	75f184 <strspn@plt+0x74677c>
   4d10c:	strcs	pc, [fp, #-963]	; 0xfffffc3d
   4d110:	strpl	lr, [r2], #-2628	; 0xfffff5bc
   4d114:	rsbsvs	pc, pc, #570425344	; 0x22000000
   4d118:	ldrbteq	pc, [pc], #36	; 4d120 <strspn@plt+0x34718>	; <UNPREDICTABLE>
   4d11c:			; <UNDEFINED> instruction: 0xf022b2db
   4d120:	ldrbtmi	r0, [r8], #-527	; 0xfffffdf1
   4d124:			; <UNDEFINED> instruction: 0x432a4323
   4d128:			; <UNDEFINED> instruction: 0xf93af7fa
   4d12c:	blmi	5c6fc8 <strspn@plt+0x5ae5c0>
   4d130:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   4d134:	addsle	r2, r6, r0, lsl #22
   4d138:			; <UNDEFINED> instruction: 0x46424913
   4d13c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   4d140:	smccc	1096	; 0x448
   4d144:	blx	58b0a6 <strspn@plt+0x57269e>
   4d148:	ldmdbmi	r1, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   4d14c:			; <UNDEFINED> instruction: 0xe7d94479
   4d150:	b	c0b084 <strspn@plt+0xbf267c>
   4d154:	andeq	r5, r7, r2, lsl #25
   4d158:	andeq	r0, r0, r8, asr #4
   4d15c:	andeq	r5, r7, r8, ror ip
   4d160:	andeq	r0, r0, r0, ror #4
   4d164:	andeq	lr, r0, r6, asr #19
   4d168:	andeq	r5, r7, sl, lsr ip
   4d16c:	muleq	r3, lr, r6
   4d170:	andeq	r9, r3, r4, lsl #13
   4d174:	andeq	r5, r2, r0, lsr #28
   4d178:	andeq	r9, r3, sl, lsl #12
   4d17c:	ldrdeq	r9, [r3], -r6
   4d180:	ldrdeq	r9, [r3], -r6
   4d184:	andeq	r0, r0, r4, lsl #4
   4d188:	ldrdeq	r9, [r3], -sl
   4d18c:	andeq	r9, r3, r4, lsr #11
   4d190:	andeq	r9, r3, r4, lsl #11
   4d194:			; <UNDEFINED> instruction: 0xf7ff2300
   4d198:	svclt	0x0000be8f
   4d19c:	movwcs	fp, #1296	; 0x510
   4d1a0:			; <UNDEFINED> instruction: 0xf7ff2201
   4d1a4:	strmi	pc, [r4], -r9, lsl #29
   4d1a8:	strtmi	fp, [r0], -r8, lsl #18
   4d1ac:	stmdami	r3, {r4, r8, sl, fp, ip, sp, pc}
   4d1b0:			; <UNDEFINED> instruction: 0xf7fa4478
   4d1b4:			; <UNDEFINED> instruction: 0x4620f91b
   4d1b8:	svclt	0x0000bd10
   4d1bc:	ldrdeq	r5, [r0], -ip
   4d1c0:	mvnsmi	lr, sp, lsr #18
   4d1c4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   4d1c8:	addlt	r4, r2, r1, lsr #26
   4d1cc:			; <UNDEFINED> instruction: 0xf50d4c21
   4d1d0:	ldrbtmi	r5, [sp], #-896	; 0xfffffc80
   4d1d4:	stmdbpl	ip!, {r2, r8, r9, ip, sp}
   4d1d8:	andsvs	r6, ip, r4, lsr #16
   4d1dc:	streq	pc, [r0], #-79	; 0xffffffb1
   4d1e0:			; <UNDEFINED> instruction: 0xf640b361
   4d1e4:	addsmi	r7, r4, #-16777216	; 0xff000000
   4d1e8:	strmi	sl, [lr], -r1, lsl #30
   4d1ec:	ldrmi	fp, [r4], -r8, lsr #30
   4d1f0:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   4d1f4:			; <UNDEFINED> instruction: 0x4642463b
   4d1f8:			; <UNDEFINED> instruction: 0xf954f7fe
   4d1fc:	blle	654a18 <strspn@plt+0x63c010>
   4d200:	ldrtmi	r4, [r8], -r1, asr #12
   4d204:	movwcs	fp, #7948	; 0x1f0c
   4d208:	ldrpl	r2, [fp, #-768]!	; 0xfffffd00
   4d20c:			; <UNDEFINED> instruction: 0xffc6f7ff
   4d210:			; <UNDEFINED> instruction: 0xf50d4911
   4d214:	bmi	42201c <strspn@plt+0x409614>
   4d218:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   4d21c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   4d220:	subsmi	r6, r1, sl, lsl r8
   4d224:			; <UNDEFINED> instruction: 0x4628d111
   4d228:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   4d22c:	pop	{r1, ip, sp, pc}
   4d230:			; <UNDEFINED> instruction: 0x463081f0
   4d234:			; <UNDEFINED> instruction: 0xf7ff2100
   4d238:	strb	pc, [r9, pc, lsr #21]!	; <UNPREDICTABLE>
   4d23c:			; <UNDEFINED> instruction: 0xf04f4807
   4d240:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
   4d244:			; <UNDEFINED> instruction: 0xf8d2f7fa
   4d248:			; <UNDEFINED> instruction: 0xf7cbe7e2
   4d24c:	svclt	0x0000e9b2
   4d250:	andeq	r5, r7, lr, lsl #21
   4d254:	andeq	r0, r0, r8, asr #4
   4d258:	andeq	r5, r7, r6, asr #20
   4d25c:	ldrdeq	fp, [r1], -r2
   4d260:	rscsvc	pc, pc, #64, 12	; 0x4000000
   4d264:	svclt	0x00acf7ff
   4d268:	svcmi	0x00f0e92d
   4d26c:	bmi	fdecb4 <strspn@plt+0xfc62ac>
   4d270:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   4d274:	rsbsle	r2, r0, r0, lsl #18
   4d278:	blmi	f5eaf4 <strspn@plt+0xf460ec>
   4d27c:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   4d280:	strmi	r4, [lr], -r7, lsl #12
   4d284:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   4d288:			; <UNDEFINED> instruction: 0xf8da44fa
   4d28c:			; <UNDEFINED> instruction: 0xf8d93068
   4d290:			; <UNDEFINED> instruction: 0xf10bb000
   4d294:	blcs	4e2a0 <strspn@plt+0x35898>
   4d298:	strbmi	sp, [r4, #-76]	; 0xffffffb4
   4d29c:			; <UNDEFINED> instruction: 0x46314638
   4d2a0:	strbmi	fp, [r4], -r8, lsr #30
   4d2a4:	beq	c9300 <strspn@plt+0xb08f8>
   4d2a8:			; <UNDEFINED> instruction: 0xd1234622
   4d2ac:			; <UNDEFINED> instruction: 0xf896f7fe
   4d2b0:	svccs	0x00004607
   4d2b4:	blmi	c43f48 <strspn@plt+0xc2b540>
   4d2b8:	ldrdcs	pc, [r0], -r9
   4d2bc:	stmdbmi	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
   4d2c0:	cdpvs	2, 9, cr4, cr8, cr2, {5}
   4d2c4:	svclt	0x00224479
   4d2c8:			; <UNDEFINED> instruction: 0x462223ff
   4d2cc:	strcs	r5, [r0], #-1283	; 0xfffffafd
   4d2d0:	strtmi	r9, [fp], -r0, lsl #8
   4d2d4:	strtmi	r6, [r1], -ip, asr #29
   4d2d8:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   4d2dc:	svclt	0x00182800
   4d2e0:	svceq	0x0000f1b8
   4d2e4:			; <UNDEFINED> instruction: 0x4620d113
   4d2e8:			; <UNDEFINED> instruction: 0xf880f7fa
   4d2ec:	andlt	r4, r3, r8, lsr r6
   4d2f0:	svchi	0x00f0e8bd
   4d2f4:			; <UNDEFINED> instruction: 0xf8d6f7fe
   4d2f8:	svccs	0x00004607
   4d2fc:			; <UNDEFINED> instruction: 0x4630dadb
   4d300:			; <UNDEFINED> instruction: 0xf7ff2100
   4d304:	ldrtmi	pc, [r8], -r9, asr #20	; <UNPREDICTABLE>
   4d308:	pop	{r0, r1, ip, sp, pc}
   4d30c:			; <UNDEFINED> instruction: 0xf1ba8ff0
   4d310:	andle	r0, sl, r0, lsl #30
   4d314:			; <UNDEFINED> instruction: 0xf7fa4620
   4d318:	ldmdami	r8, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
   4d31c:			; <UNDEFINED> instruction: 0xf7fa4478
   4d320:	ldrtmi	pc, [r8], -r5, ror #16	; <UNPREDICTABLE>
   4d324:	pop	{r0, r1, ip, sp, pc}
   4d328:			; <UNDEFINED> instruction: 0xf8d98ff0
   4d32c:	strbmi	r3, [r3, #-0]
   4d330:	ubfx	sp, r9, #5, #16
   4d334:	b	141ebbc <strspn@plt+0x14061b4>
   4d338:			; <UNDEFINED> instruction: 0xf0040b8b
   4d33c:			; <UNDEFINED> instruction: 0xf8cafc09
   4d340:			; <UNDEFINED> instruction: 0xf10b0068
   4d344:			; <UNDEFINED> instruction: 0xf0040003
   4d348:			; <UNDEFINED> instruction: 0xf8d9fc03
   4d34c:			; <UNDEFINED> instruction: 0xf8da4000
   4d350:	strcc	r3, [r1], #-104	; 0xffffff98
   4d354:	rsbeq	pc, ip, sl, asr #17
   4d358:	stmdami	r9, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   4d35c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   4d360:			; <UNDEFINED> instruction: 0xf7fa4478
   4d364:	strb	pc, [r1, r3, asr #16]	; <UNPREDICTABLE>
   4d368:	andeq	r5, r7, lr, ror #19
   4d36c:	andeq	r0, r0, r8, lsl r3
   4d370:	andeq	ip, r9, ip, lsr #22
   4d374:	strdeq	ip, [r9], -r8
   4d378:	strdeq	ip, [r9], -r0
   4d37c:	andeq	r5, r0, r0, ror lr
   4d380:			; <UNDEFINED> instruction: 0x0001afb4
   4d384:	svcmi	0x00f0e92d
   4d388:	blmi	1c9ebe8 <strspn@plt+0x1c861e0>
   4d38c:	andscc	fp, r1, #133	; 0x85
   4d390:	tstls	r2, fp, ror r4
   4d394:	sbcmi	sp, lr, #100, 16	; 0x640000
   4d398:			; <UNDEFINED> instruction: 0xf106d262
   4d39c:			; <UNDEFINED> instruction: 0x4c6d0b0f
   4d3a0:	movweq	pc, #61483	; 0xf02b	; <UNPREDICTABLE>
   4d3a4:			; <UNDEFINED> instruction: 0xf5b34681
   4d3a8:	ldrbtmi	r3, [ip], #-3968	; 0xfffff080
   4d3ac:			; <UNDEFINED> instruction: 0xf44fbf28
   4d3b0:	movwls	r3, #13184	; 0x3380
   4d3b4:	svcvs	0x0023461a
   4d3b8:			; <UNDEFINED> instruction: 0xf0c04293
   4d3bc:			; <UNDEFINED> instruction: 0xf5b680ad
   4d3c0:	ldmdble	sp!, {r7, r8, r9, sl, fp, ip}^
   4d3c4:			; <UNDEFINED> instruction: 0xf1b31e73
   4d3c8:	svclt	0x003c7f80
   4d3cc:	tstcs	r4, #1664	; 0x680
   4d3d0:	addhi	pc, r7, r0, lsl #1
   4d3d4:	svclt	0x00882a03
   4d3d8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   4d3dc:			; <UNDEFINED> instruction: 0xf103089b
   4d3e0:			; <UNDEFINED> instruction: 0xf8df0a01
   4d3e4:	strcs	r8, [r0], #-372	; 0xfffffe8c
   4d3e8:			; <UNDEFINED> instruction: 0xf8dd4f5c
   4d3ec:	ldrbtmi	fp, [r8], #8
   4d3f0:	tstlt	ip, pc, ror r4
   4d3f4:	ldmiblt	r3, {r0, r1, r5, r7, r9, ip, sp, pc}
   4d3f8:	blne	cf400c <strspn@plt+0xcdb604>
   4d3fc:	streq	lr, [r4, #-2827]	; 0xfffff4f5
   4d400:	addsmi	r4, sl, #72, 12	; 0x4800000
   4d404:	svclt	0x00284629
   4d408:			; <UNDEFINED> instruction: 0xf8d8461a
   4d40c:	andls	r3, r2, #116	; 0x74
   4d410:			; <UNDEFINED> instruction: 0xffe4f7fd
   4d414:	stmdacs	r0, {r1, r9, fp, ip, pc}
   4d418:			; <UNDEFINED> instruction: 0xf8d8db6c
   4d41c:	blmi	14615f4 <strspn@plt+0x1448bec>
   4d420:	ldrbtmi	r2, [fp], #-32	; 0xffffffe0
   4d424:	stmdavc	sl!, {r0, r1, r2, r4, sp, lr, pc}
   4d428:	tsteq	pc, r2	; <UNPREDICTABLE>
   4d42c:	bl	21e518 <strspn@plt+0x205b10>
   4d430:			; <UNDEFINED> instruction: 0xf8911212
   4d434:			; <UNDEFINED> instruction: 0xf892102c
   4d438:	subsvc	r2, r9, ip, lsr #32
   4d43c:	stclne	0, cr7, [r2], #-104	; 0xffffff98
   4d440:			; <UNDEFINED> instruction: 0xf1050751
   4d444:	svclt	0x00140101
   4d448:	movwcc	r3, #17155	; 0x4303
   4d44c:	svceq	0x000ff012
   4d450:	strmi	sp, [sp], -sp
   4d454:	adcsmi	r4, r4, #20, 12	; 0x1400000
   4d458:	andsvc	sp, r8, r5, ror #7
   4d45c:	ubfx	r7, r8, #0, #15
   4d460:	ldmpl	fp, {r6, r9, fp, lr}
   4d464:	bllt	fe12b4d8 <strspn@plt+0xfe112ad0>
   4d468:	pop	{r0, r2, ip, sp, pc}
   4d46c:			; <UNDEFINED> instruction: 0xf1a48ff0
   4d470:	sfmcc	f0, 4, [pc, #-60]	; 4d43c <strspn@plt+0x34a34>
   4d474:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   4d478:	cdpeq	0, 2, cr15, cr14, cr15, {2}
   4d47c:	strtmi	lr, [r2], -r0
   4d480:	adcsmi	r3, r2, #67108864	; 0x4000000
   4d484:			; <UNDEFINED> instruction: 0xf803bf28
   4d488:	andle	ip, r8, #256	; 0x100
   4d48c:			; <UNDEFINED> instruction: 0xf1a17829
   4d490:	ldmdacs	lr, {r5}^
   4d494:			; <UNDEFINED> instruction: 0xf803bf94
   4d498:			; <UNDEFINED> instruction: 0xf8031c01
   4d49c:	mrrcne	12, 0, lr, r4, cr1
   4d4a0:	streq	r3, [r1, -r1, lsl #10]!
   4d4a4:	blmi	c81c58 <strspn@plt+0xc69250>
   4d4a8:	ldmdami	r0!, {r0, r1, r2, r3, r9, fp, ip, sp}
   4d4ac:	ldrbtmi	r4, [fp], #-1617	; 0xfffff9af
   4d4b0:			; <UNDEFINED> instruction: 0xf7f94478
   4d4b4:	adcmi	pc, r6, #468	; 0x1d4
   4d4b8:	mullt	r5, fp, r8
   4d4bc:	svchi	0x00f0e8bd
   4d4c0:	sbcsle	r2, r1, r0, lsl #28
   4d4c4:	beq	1c9608 <strspn@plt+0x1b0c00>
   4d4c8:	stmdbmi	r9!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   4d4cc:	stmdami	r9!, {r1, r4, r5, r9, sl, lr}
   4d4d0:	blls	de6bc <strspn@plt+0xc5cb4>
   4d4d4:	smccc	50248	; 0xc448
   4d4d8:	pop	{r0, r2, ip, sp, pc}
   4d4dc:			; <UNDEFINED> instruction: 0xf7d64ff0
   4d4e0:			; <UNDEFINED> instruction: 0xf1b3b8d5
   4d4e4:	b	14252ec <strspn@plt+0x140c8e4>
   4d4e8:	svclt	0x002a6213
   4d4ec:	tstcs	r8, #26, 30	; 0x68
   4d4f0:			; <UNDEFINED> instruction: 0xe76f231c
   4d4f4:	ldrmi	r4, [r5], -fp, lsr #13
   4d4f8:	adcsle	r2, r5, r0, lsl #24
   4d4fc:	andsle	r2, r7, r1, lsl #20
   4d500:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
   4d504:			; <UNDEFINED> instruction: 0x4629481d
   4d508:	andlt	pc, r0, sp, asr #17
   4d50c:			; <UNDEFINED> instruction: 0xf8d94478
   4d510:			; <UNDEFINED> instruction: 0xf7f93004
   4d514:	str	pc, [r7, r5, asr #30]!
   4d518:			; <UNDEFINED> instruction: 0xf7ca6f60
   4d51c:	stmdals	r3, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4d520:	stmia	lr!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d524:	strbvs	r4, [r0, -r3, lsl #12]!
   4d528:	blls	1399d0 <strspn@plt+0x120fc8>
   4d52c:	strb	r6, [r6, -r3, lsr #14]
   4d530:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   4d534:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4d538:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   4d53c:	ldrbtmi	r9, [r8], #-2563	; 0xfffff5fd
   4d540:	strvs	r3, [r3, -ip, ror #2]!
   4d544:	pop	{r0, r2, ip, sp, pc}
   4d548:			; <UNDEFINED> instruction: 0xf7d64ff0
   4d54c:	svclt	0x0000b89f
   4d550:	ldrdeq	r5, [r7], -r0
   4d554:	andeq	ip, r9, sl, lsl #20
   4d558:	andeq	ip, r9, r6, asr #19
   4d55c:	andeq	r9, r3, r8, lsr #8
   4d560:	andeq	r5, r7, sl, lsr #24
   4d564:	andeq	r0, r0, r4, lsl #4
   4d568:	muleq	r7, lr, fp
   4d56c:	andeq	r9, r3, ip, ror #5
   4d570:	andeq	r9, r3, r8, asr #6
   4d574:	andeq	r9, r3, r0, lsr r2
   4d578:	andeq	pc, r3, lr, lsl #4
   4d57c:	andeq	r9, r3, r0, ror #4
   4d580:	andeq	r5, r2, sl, lsl r9
   4d584:	ldrdeq	r9, [r3], -lr
   4d588:	strdeq	r9, [r3], -r6
   4d58c:	svcmi	0x0060f011
   4d590:	svcmi	0x00f0e92d
   4d594:	addlt	r4, r3, pc, lsl #12
   4d598:	stmdbmi	fp!, {r2, r3, ip, lr, pc}
   4d59c:	stmdami	fp!, {r1, r3, r4, r5, r9, sl, lr}
   4d5a0:	msrmi	SPSR_, #111	; 0x6f
   4d5a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4d5a8:	andlt	r3, r3, r4, ror r1
   4d5ac:	svcmi	0x00f0e8bd
   4d5b0:	stmdalt	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d5b4:	sbceq	r4, sl, r4, lsl r6
   4d5b8:	andls	r4, r1, #128, 12	; 0x8000000
   4d5bc:			; <UNDEFINED> instruction: 0x461d4610
   4d5c0:	ldm	lr, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d5c4:	strmi	r9, [r1], r1, lsl #20
   4d5c8:			; <UNDEFINED> instruction: 0x4603b398
   4d5cc:	strbmi	r4, [r0], -r1, lsr #12
   4d5d0:			; <UNDEFINED> instruction: 0xff04f7fd
   4d5d4:	blle	9d75dc <strspn@plt+0x9bebd4>
   4d5d8:	stcle	15, cr2, [r4, #-0]
   4d5dc:	ldrdmi	pc, [r4], -r9
   4d5e0:	svclt	0x002842ac
   4d5e4:	mvnslt	r4, ip, lsr #12
   4d5e8:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d5ec:	streq	pc, [r8], -r9, lsl #2
   4d5f0:	bleq	89734 <strspn@plt+0x70d2c>
   4d5f4:	strd	r4, [r5], -sl
   4d5f8:			; <UNDEFINED> instruction: 0x36086874
   4d5fc:	svclt	0x002842ac
   4d600:	orrlt	r4, r4, ip, lsr #12
   4d604:			; <UNDEFINED> instruction: 0x4621465a
   4d608:			; <UNDEFINED> instruction: 0xf10b4650
   4d60c:			; <UNDEFINED> instruction: 0xf7f90b01
   4d610:			; <UNDEFINED> instruction: 0xf856fec7
   4d614:	strtmi	r1, [r2], -r8, lsl #24
   4d618:			; <UNDEFINED> instruction: 0xf7ff4640
   4d61c:	ldrbmi	pc, [pc, #-3763]	; 4c771 <strspn@plt+0x33d69>	; <UNPREDICTABLE>
   4d620:	streq	lr, [r4, #-2981]	; 0xfffff45b
   4d624:	strbmi	sp, [r8], -r8, ror #3
   4d628:	pop	{r0, r1, ip, sp, pc}
   4d62c:			; <UNDEFINED> instruction: 0xf7ca4ff0
   4d630:	blmi	27d3dc <strspn@plt+0x2649d4>
   4d634:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   4d638:			; <UNDEFINED> instruction: 0xf1034478
   4d63c:	andlt	r0, r3, r4, ror r1
   4d640:	svcmi	0x00f0e8bd
   4d644:	stmdalt	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d648:	andeq	r9, r3, r4, ror r2
   4d64c:	andeq	r9, r3, r6, lsl #4
   4d650:	strdeq	r9, [r3], -r0
   4d654:	andeq	r9, r3, r2, ror #3
   4d658:	andeq	r8, r0, r4, ror lr
   4d65c:			; <UNDEFINED> instruction: 0x4614b538
   4d660:	b	155eedc <strspn@plt+0x15464d4>
   4d664:	andsle	r0, r1, r5, lsl #6
   4d668:			; <UNDEFINED> instruction: 0xf0136883
   4d66c:	andle	r0, sp, r4, lsl #6
   4d670:	ldrbeq	r6, [fp, -r3, lsl #16]
   4d674:	stmiavs	r3, {r0, r8, sl, ip, lr, pc}^
   4d678:	ldmib	sp, {r0, r1, r6, r8, fp, ip, sp, pc}^
   4d67c:	strtmi	r2, [r1], -r4, lsl #6
   4d680:	mcr2	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   4d684:			; <UNDEFINED> instruction: 0xf080fab0
   4d688:			; <UNDEFINED> instruction: 0xbd380940
   4d68c:	ldclt	0, cr2, [r8, #-0]
   4d690:			; <UNDEFINED> instruction: 0x4614b538
   4d694:	b	155ef10 <strspn@plt+0x1546508>
   4d698:	svclt	0x00080205
   4d69c:	andle	r2, r5, r0
   4d6a0:			; <UNDEFINED> instruction: 0xf0136883
   4d6a4:	svclt	0x00080304
   4d6a8:	tstle	r0, r8, lsl r6
   4d6ac:	ldmib	sp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   4d6b0:	strtmi	r2, [r1], -r4, lsl #6
   4d6b4:	mrc2	7, 4, pc, cr2, cr13, {7}
   4d6b8:			; <UNDEFINED> instruction: 0xf080fab0
   4d6bc:			; <UNDEFINED> instruction: 0xbd380940
   4d6c0:	addlt	fp, r3, r0, lsr r5
   4d6c4:	ldmib	sp, {r0, r2, r4, r9, sl, lr}^
   4d6c8:	stmib	sp, {r1, r2, r8, lr}^
   4d6cc:	ldrmi	r4, [ip], -r0, lsl #2
   4d6d0:			; <UNDEFINED> instruction: 0xffc4f7ff
   4d6d4:	andcs	fp, r0, r0, lsl r1
   4d6d8:	ldclt	0, cr11, [r0, #-12]!
   4d6dc:	strtmi	r4, [r1], -r8, lsr #12
   4d6e0:			; <UNDEFINED> instruction: 0xf85af7ff
   4d6e4:	rscscc	pc, pc, pc, asr #32
   4d6e8:	svclt	0x0000e7f6
   4d6ec:	addlt	fp, r4, r0, lsl r5
   4d6f0:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d6f4:			; <UNDEFINED> instruction: 0x460a4614
   4d6f8:	tstls	r0, r4, lsl #2
   4d6fc:	ldmdbmi	r5, {r2, r3, r4, r5, r6, r7, sl, lr}
   4d700:	movwls	sl, #6914	; 0x1b02
   4d704:			; <UNDEFINED> instruction: 0xf85c2300
   4d708:	stmdavs	r9, {r0, ip}
   4d70c:			; <UNDEFINED> instruction: 0xf04f9103
   4d710:			; <UNDEFINED> instruction: 0xf7ff0100
   4d714:	ldrsblt	pc, [r0, #-245]	; 0xffffff0b	; <UNPREDICTABLE>
   4d718:	bmi	415720 <strspn@plt+0x3fcd18>
   4d71c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4d720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d724:	subsmi	r9, sl, r3, lsl #22
   4d728:	andlt	sp, r4, pc, lsl #2
   4d72c:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   4d730:			; <UNDEFINED> instruction: 0xf7f94478
   4d734:	stmdbls	r2, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   4d738:			; <UNDEFINED> instruction: 0xf7f94620
   4d73c:	stmdami	r8, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   4d740:			; <UNDEFINED> instruction: 0xf7f94478
   4d744:	andcs	pc, r1, r3, asr lr	; <UNPREDICTABLE>
   4d748:			; <UNDEFINED> instruction: 0xf7cae7e7
   4d74c:	svclt	0x0000ef32
   4d750:	andeq	r5, r7, r4, ror #10
   4d754:	andeq	r0, r0, r8, asr #4
   4d758:	andeq	r5, r7, r2, asr #10
   4d75c:			; <UNDEFINED> instruction: 0x000148b4
   4d760:	andeq	r9, r1, ip, lsr #25
   4d764:	addlt	fp, r4, r0, lsl r5
   4d768:			; <UNDEFINED> instruction: 0x460a4c16
   4d76c:	tstls	r0, r4, lsl #2
   4d770:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   4d774:	movwls	sl, #6914	; 0x1b02
   4d778:	stmdapl	r1!, {r8, r9, sp}^
   4d77c:	tstls	r3, r9, lsl #16
   4d780:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4d784:			; <UNDEFINED> instruction: 0xff9cf7ff
   4d788:	andcs	fp, r0, r0, asr r1
   4d78c:	blmi	3dffd0 <strspn@plt+0x3c75c8>
   4d790:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d794:	blls	127804 <strspn@plt+0x10edfc>
   4d798:	tstle	r0, sl, asr r0
   4d79c:	ldclt	0, cr11, [r0, #-16]
   4d7a0:	stmdami	fp, {r2, r9, sl, lr}
   4d7a4:			; <UNDEFINED> instruction: 0xf7f94478
   4d7a8:	stmdals	r2, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   4d7ac:			; <UNDEFINED> instruction: 0xf7fe4621
   4d7b0:	stmdami	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4d7b4:			; <UNDEFINED> instruction: 0xf7f94478
   4d7b8:	andcs	pc, r1, r9, lsl lr	; <UNPREDICTABLE>
   4d7bc:			; <UNDEFINED> instruction: 0xf7cae7e6
   4d7c0:	svclt	0x0000eef8
   4d7c4:	andeq	r5, r7, lr, ror #9
   4d7c8:	andeq	r0, r0, r8, asr #4
   4d7cc:	ldrdeq	r5, [r7], -r0
   4d7d0:	andeq	r4, r1, r0, asr #16
   4d7d4:	andeq	r9, r1, r8, lsr ip
   4d7d8:	addlt	fp, r8, r0, lsl r5
   4d7dc:	blge	1a084c <strspn@plt+0x187e44>
   4d7e0:	strmi	r9, [sl], -r3, lsl #4
   4d7e4:	tstls	r0, r8, lsl #2
   4d7e8:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
   4d7ec:	movwcs	r9, #769	; 0x301
   4d7f0:	stcls	8, cr5, [r3], {97}	; 0x61
   4d7f4:	tstls	r7, r9, lsl #16
   4d7f8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4d7fc:			; <UNDEFINED> instruction: 0xff60f7ff
   4d800:	andcs	fp, r0, r0, asr r1
   4d804:	blmi	4a0054 <strspn@plt+0x48764c>
   4d808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d80c:	blls	22787c <strspn@plt+0x20ee74>
   4d810:	tstle	r7, sl, asr r0
   4d814:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   4d818:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   4d81c:	stc2l	7, cr15, [r6, #996]!	; 0x3e4
   4d820:	strtmi	r9, [r0], -r5, lsl #18
   4d824:	ldc2	7, cr15, [ip, #996]!	; 0x3e4
   4d828:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   4d82c:	ldc2l	7, cr15, [lr, #996]	; 0x3e4
   4d830:	strtmi	r9, [r0], -r6, lsl #18
   4d834:	ldc2	7, cr15, [r4, #996]!	; 0x3e4
   4d838:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   4d83c:	ldc2l	7, cr15, [r6, #996]	; 0x3e4
   4d840:	ldrb	r2, [pc, r1]
   4d844:	cdp	7, 11, cr15, cr4, cr10, {6}
   4d848:	andeq	r5, r7, r6, ror r4
   4d84c:	andeq	r0, r0, r8, asr #4
   4d850:	andeq	r5, r7, r8, asr r4
   4d854:	andeq	r4, r1, sl, asr #15
   4d858:	muleq	r3, sl, r2
   4d85c:			; <UNDEFINED> instruction: 0x00019bb2
   4d860:	addlt	fp, r4, r0, lsl r5
   4d864:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d868:			; <UNDEFINED> instruction: 0x460a4614
   4d86c:	tstls	r0, r2, lsl #2
   4d870:	ldmdbmi	r6, {r2, r3, r4, r5, r6, r7, sl, lr}
   4d874:	movweq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   4d878:	movwcs	r9, #769	; 0x301
   4d87c:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   4d880:	tstls	r3, r9, lsl #16
   4d884:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4d888:			; <UNDEFINED> instruction: 0xff1af7ff
   4d88c:	andcs	fp, r0, r0, asr r1
   4d890:	blmi	3e00d4 <strspn@plt+0x3c76cc>
   4d894:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d898:	blls	127908 <strspn@plt+0x10ef00>
   4d89c:	tstle	r0, sl, asr r0
   4d8a0:	ldclt	0, cr11, [r0, #-16]
   4d8a4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   4d8a8:	stc2	7, cr15, [r0, #996]!	; 0x3e4
   4d8ac:			; <UNDEFINED> instruction: 0x100af9bd
   4d8b0:			; <UNDEFINED> instruction: 0xf7f94620
   4d8b4:	stmdami	r8, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   4d8b8:			; <UNDEFINED> instruction: 0xf7f94478
   4d8bc:	mulcs	r1, r7, sp
   4d8c0:			; <UNDEFINED> instruction: 0xf7cae7e6
   4d8c4:	svclt	0x0000ee76
   4d8c8:	strdeq	r5, [r7], -r0
   4d8cc:	andeq	r0, r0, r8, asr #4
   4d8d0:	andeq	r5, r7, ip, asr #7
   4d8d4:	andeq	r4, r1, lr, lsr r7
   4d8d8:	andeq	r9, r1, r4, lsr fp
   4d8dc:	addlt	fp, r6, r0, lsl r5
   4d8e0:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d8e4:			; <UNDEFINED> instruction: 0x460a4614
   4d8e8:	tstls	r0, r8, lsl #2
   4d8ec:	ldmdbmi	r5, {r2, r3, r4, r5, r6, r7, sl, lr}
   4d8f0:	movwls	sl, #6914	; 0x1b02
   4d8f4:			; <UNDEFINED> instruction: 0xf85c2300
   4d8f8:	stmdavs	r9, {r0, ip}
   4d8fc:			; <UNDEFINED> instruction: 0xf04f9105
   4d900:			; <UNDEFINED> instruction: 0xf7ff0100
   4d904:	ldrsblt	pc, [r0, #-237]	; 0xffffff13	; <UNPREDICTABLE>
   4d908:	bmi	415910 <strspn@plt+0x3fcf08>
   4d90c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4d910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d914:	subsmi	r9, sl, r5, lsl #22
   4d918:	andlt	sp, r6, r0, lsl r1
   4d91c:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   4d920:			; <UNDEFINED> instruction: 0xf7f94478
   4d924:	ldmib	sp, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   4d928:	strtmi	r2, [r0], -r2, lsl #6
   4d92c:	ldc2	7, cr15, [r8, #-996]!	; 0xfffffc1c
   4d930:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   4d934:	ldc2l	7, cr15, [sl, #-996]	; 0xfffffc1c
   4d938:	strb	r2, [r6, r1]!
   4d93c:	cdp	7, 3, cr15, cr8, cr10, {6}
   4d940:	andeq	r5, r7, r4, ror r3
   4d944:	andeq	r0, r0, r8, asr #4
   4d948:	andeq	r5, r7, r2, asr r3
   4d94c:	andeq	r4, r1, r4, asr #13
   4d950:			; <UNDEFINED> instruction: 0x00019aba
   4d954:	addlt	fp, r7, r0, lsl #10
   4d958:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d95c:	tstcs	r8, sl, lsl #12
   4d960:	ldmdbmi	r6, {r8, ip, pc}
   4d964:	blge	ded5c <strspn@plt+0xc6354>
   4d968:	movwcs	r9, #769	; 0x301
   4d96c:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   4d970:	tstls	r5, r9, lsl #16
   4d974:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4d978:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   4d97c:	andcs	fp, r0, r8, asr r1
   4d980:	blmi	3e01c4 <strspn@plt+0x3c77bc>
   4d984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d988:	blls	1a79f8 <strspn@plt+0x18eff0>
   4d98c:	tstle	r0, sl, asr r0
   4d990:			; <UNDEFINED> instruction: 0xf85db007
   4d994:	stmdami	fp, {r2, r8, r9, fp, ip, sp, lr, pc}
   4d998:			; <UNDEFINED> instruction: 0xf7f94478
   4d99c:	ldmib	sp, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
   4d9a0:			; <UNDEFINED> instruction: 0xf7fe0102
   4d9a4:	stmdami	r8, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   4d9a8:			; <UNDEFINED> instruction: 0xf7f94478
   4d9ac:	andcs	pc, r1, pc, lsl sp	; <UNPREDICTABLE>
   4d9b0:			; <UNDEFINED> instruction: 0xf7cae7e6
   4d9b4:	svclt	0x0000edfe
   4d9b8:	strdeq	r5, [r7], -ip
   4d9bc:	andeq	r0, r0, r8, asr #4
   4d9c0:	ldrdeq	r5, [r7], -ip
   4d9c4:	andeq	r4, r1, ip, asr #12
   4d9c8:	andeq	r9, r1, r4, asr #20
   4d9cc:	addlt	fp, r8, r0, lsl r5
   4d9d0:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4d9d4:			; <UNDEFINED> instruction: 0x460a4614
   4d9d8:	tstls	r0, r0, lsl r1
   4d9dc:	ldmdbmi	sl, {r2, r3, r4, r5, r6, r7, sl, lr}
   4d9e0:	movwls	sl, #6914	; 0x1b02
   4d9e4:			; <UNDEFINED> instruction: 0xf85c2300
   4d9e8:	stmdavs	r9, {r0, ip}
   4d9ec:			; <UNDEFINED> instruction: 0xf04f9107
   4d9f0:			; <UNDEFINED> instruction: 0xf7ff0100
   4d9f4:	cmplt	r0, r5, ror #28	; <UNPREDICTABLE>
   4d9f8:	bmi	555a00 <strspn@plt+0x53cff8>
   4d9fc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   4da00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4da04:	subsmi	r9, sl, r7, lsl #22
   4da08:	andlt	sp, r8, r9, lsl r1
   4da0c:	ldmdami	r0, {r4, r8, sl, fp, ip, sp, pc}
   4da10:			; <UNDEFINED> instruction: 0xf7f94478
   4da14:	ldmib	sp, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   4da18:	strtmi	r2, [r0], -r2, lsl #6
   4da1c:	stc2l	7, cr15, [r0], {249}	; 0xf9
   4da20:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   4da24:	stc2l	7, cr15, [r2], #996	; 0x3e4
   4da28:	movwcs	lr, #18909	; 0x49dd
   4da2c:			; <UNDEFINED> instruction: 0xf7f94620
   4da30:	stmdami	r9, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   4da34:			; <UNDEFINED> instruction: 0xf7f94478
   4da38:	ldrdcs	pc, [r1], -r9
   4da3c:			; <UNDEFINED> instruction: 0xf7cae7dd
   4da40:	svclt	0x0000edb8
   4da44:	andeq	r5, r7, r4, lsl #5
   4da48:	andeq	r0, r0, r8, asr #4
   4da4c:	andeq	r5, r7, r2, ror #4
   4da50:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   4da54:	andeq	r9, r3, r2, lsr #1
   4da58:			; <UNDEFINED> instruction: 0x000199b8
   4da5c:	addlt	fp, r4, r0, lsl r5
   4da60:	blge	e0ac0 <strspn@plt+0xc80b8>
   4da64:	tstcs	r4, sl, lsl #12
   4da68:	movwne	lr, #2509	; 0x9cd
   4da6c:	ldmdbmi	r4, {r2, r3, r4, r5, r6, sl, lr}
   4da70:	stmdapl	r1!, {r8, r9, sp}^
   4da74:	stmdavs	r9, {r2, r9, sl, lr}
   4da78:			; <UNDEFINED> instruction: 0xf04f9103
   4da7c:			; <UNDEFINED> instruction: 0xf7ff0100
   4da80:	cmplt	r0, pc, lsl lr	; <UNPREDICTABLE>
   4da84:	bmi	415a8c <strspn@plt+0x3fd084>
   4da88:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4da8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4da90:	subsmi	r9, sl, r3, lsl #22
   4da94:	andlt	sp, r4, pc, lsl #2
   4da98:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   4da9c:			; <UNDEFINED> instruction: 0xf7f94478
   4daa0:	stmdbls	r2, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   4daa4:			; <UNDEFINED> instruction: 0xf7ff4620
   4daa8:	stmdami	r8, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   4daac:			; <UNDEFINED> instruction: 0xf7f94478
   4dab0:	mulcs	r1, sp, ip
   4dab4:			; <UNDEFINED> instruction: 0xf7cae7e7
   4dab8:	svclt	0x0000ed7c
   4dabc:	strdeq	r5, [r7], -r4
   4dac0:	andeq	r0, r0, r8, asr #4
   4dac4:	ldrdeq	r5, [r7], -r6
   4dac8:	andeq	r4, r1, r8, asr #10
   4dacc:	andeq	r9, r1, r0, asr #18
   4dad0:			; <UNDEFINED> instruction: 0x4614b538
   4dad4:	b	155f350 <strspn@plt+0x1546948>
   4dad8:	andle	r0, r2, r5, lsl #4
   4dadc:	ldrbeq	r6, [fp, -r3, lsl #17]
   4dae0:	strtmi	sp, [r0], -r6, lsl #8
   4dae4:			; <UNDEFINED> instruction: 0xf7fe4629
   4dae8:			; <UNDEFINED> instruction: 0xf04ffe57
   4daec:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   4daf0:	movwcs	lr, #18909	; 0x49dd
   4daf4:			; <UNDEFINED> instruction: 0xf7fd4621
   4daf8:	stmdacs	r0, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   4dafc:	ldfltd	f5, [r8, #-964]!	; 0xfffffc3c
   4db00:	stmdavs	r9, {r0, r1, fp, lr}
   4db04:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   4db08:	mcrr2	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
   4db0c:	stclt	0, cr2, [r8, #-4]
   4db10:	ldrdeq	sp, [r0], -r8
   4db14:	stmdavs	r9, {r0, r1, fp, lr}
   4db18:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   4db1c:	mcrr2	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
   4db20:	stclt	0, cr2, [r8, #-4]
   4db24:	andeq	r5, r2, r8, ror r9
   4db28:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   4db2c:	ldmib	r1, {r3, r4, r5, r6, sl, lr}^
   4db30:			; <UNDEFINED> instruction: 0xf7f92300
   4db34:	andcs	pc, r1, r5, lsr ip	; <UNPREDICTABLE>
   4db38:	svclt	0x0000bd08
   4db3c:	ldrdeq	r7, [r0], -r0
   4db40:	stmdavs	r9, {r0, r1, fp, lr}
   4db44:	strlt	r4, [r8, #-1144]	; 0xfffffb88
   4db48:	stc2	7, cr15, [sl], #-996	; 0xfffffc1c
   4db4c:	stclt	0, cr2, [r8, #-4]
   4db50:	andeq	r4, r2, r0, lsr lr
   4db54:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   4db58:	ldmib	r1, {r3, r4, r5, r6, sl, lr}^
   4db5c:			; <UNDEFINED> instruction: 0xf7f92300
   4db60:	andcs	pc, r1, pc, lsl ip	; <UNPREDICTABLE>
   4db64:	svclt	0x0000bd08
   4db68:	andeq	ip, r1, ip, asr #7
   4db6c:	svcmi	0x00f0e92d
   4db70:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   4db74:	vstrmi	d8, [r2, #16]
   4db78:	addlt	r4, r5, sp, ror r4
   4db7c:	stmdbcs	r0, {r1, r4, r8, r9, sl, fp, ip, pc}
   4db80:	ldrmi	sp, [r4], -fp, rrx
   4db84:			; <UNDEFINED> instruction: 0xf0002a00
   4db88:	pkhbtmi	r8, r1, r6, lsl #1
   4db8c:			; <UNDEFINED> instruction: 0xf002fb07
   4db90:	bleq	8879c <strspn@plt+0x6fd94>
   4db94:	subsle	r4, r2, #373293056	; 0x16400000
   4db98:			; <UNDEFINED> instruction: 0x46984639
   4db9c:	stc2	0, cr15, [ip], {4}
   4dba0:	smlaltble	r4, ip, r0, r2
   4dba4:	ldrdcc	pc, [r8], -r9
   4dba8:	strbtle	r0, [r1], #-1948	; 0xfffff864
   4dbac:	andlt	pc, ip, sp, asr #17
   4dbb0:			; <UNDEFINED> instruction: 0x46359b16
   4dbb4:	beq	89cf8 <strspn@plt+0x712f0>
   4dbb8:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   4dbbc:	bcc	4893e8 <strspn@plt+0x4709e0>
   4dbc0:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
   4dbc4:	bcc	fe4893f0 <strspn@plt+0xfe4709e8>
   4dbc8:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   4dbcc:	bcc	4893f4 <strspn@plt+0x4709ec>
   4dbd0:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
   4dbd4:	bcc	fe4893fc <strspn@plt+0xfe4709f4>
   4dbd8:	movtlt	r9, #15123	; 0x3b13
   4dbdc:			; <UNDEFINED> instruction: 0x46439c13
   4dbe0:			; <UNDEFINED> instruction: 0x4629463a
   4dbe4:	strmi	r4, [r0, r8, asr #12]!
   4dbe8:			; <UNDEFINED> instruction: 0xf0002800
   4dbec:	adcmi	r8, lr, #175	; 0xaf
   4dbf0:	blls	141c78 <strspn@plt+0x129270>
   4dbf4:	vhsub.s8	d20, d16, d27
   4dbf8:	blls	5ede54 <strspn@plt+0x5d544c>
   4dbfc:	strble	r0, [r0], #-1689	; 0xfffff967
   4dc00:			; <UNDEFINED> instruction: 0x463a9b15
   4dc04:			; <UNDEFINED> instruction: 0x46419c14
   4dc08:	strmi	r4, [r0, r8, asr #12]!
   4dc0c:			; <UNDEFINED> instruction: 0xf0002800
   4dc10:	ldrtmi	r8, [sp], #-152	; 0xffffff68
   4dc14:	beq	ca044 <strspn@plt+0xb163c>
   4dc18:	stmdble	r9!, {r0, r1, r3, r5, r7, r8, sl, lr}^
   4dc1c:	sbcsle	r4, fp, lr, lsr #5
   4dc20:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
   4dc24:	blx	ff90bc12 <strspn@plt+0xff8f320a>
   4dc28:	blcs	7487c <strspn@plt+0x5be74>
   4dc2c:	adcmi	sp, lr, #-2147483595	; 0x80000035
   4dc30:	bicsle	r4, lr, r8, lsr #13
   4dc34:	beq	fe4894a0 <strspn@plt+0xfe470a98>
   4dc38:	blx	ff68bc26 <strspn@plt+0xff67321e>
   4dc3c:	blls	547ba8 <strspn@plt+0x52f1a0>
   4dc40:	suble	r2, r2, r0, lsl #22
   4dc44:	tstcs	r0, r0, lsr r6
   4dc48:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   4dc4c:	strtmi	r2, [r0], -r0, lsl #8
   4dc50:	ldc	0, cr11, [sp], #20
   4dc54:	pop	{r2, r8, r9, fp, pc}
   4dc58:	stmdami	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   4dc5c:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
   4dc60:	blx	ff18bc4e <strspn@plt+0xff173246>
   4dc64:	andlt	r4, r5, r0, lsr #12
   4dc68:	blhi	188f64 <strspn@plt+0x17055c>
   4dc6c:	svchi	0x00f0e8bd
   4dc70:	stmiapl	fp!, {r0, r3, r6, r8, r9, fp, lr}^
   4dc74:	addmi	r6, r3, #1769472	; 0x1b0000
   4dc78:	blx	2426e2 <strspn@plt+0x229cda>
   4dc7c:	movwls	r6, #13059	; 0x3303
   4dc80:	mrc	7, 0, lr, cr8, cr6, {4}
   4dc84:			; <UNDEFINED> instruction: 0xf7f90a10
   4dc88:	blls	64cb54 <strspn@plt+0x63414c>
   4dc8c:	blls	63a9a0 <strspn@plt+0x621f98>
   4dc90:	svceq	0x0000f1ba
   4dc94:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4dc98:	svclt	0x00189a18
   4dc9c:	ldrbmi	r4, [r0], -fp, lsl #12
   4dca0:	smlabtcc	r0, sp, r9, lr
   4dca4:	bcc	489510 <strspn@plt+0x470b08>
   4dca8:	stc2	0, cr15, [r0, #-8]!
   4dcac:	beq	fe489514 <strspn@plt+0xfe470b0c>
   4dcb0:	blx	fe78bc9e <strspn@plt+0xfe773296>
   4dcb4:	ldmdami	r9!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   4dcb8:			; <UNDEFINED> instruction: 0xf7f94478
   4dcbc:			; <UNDEFINED> instruction: 0x4620fb97
   4dcc0:	ldc	0, cr11, [sp], #20
   4dcc4:	pop	{r2, r8, r9, fp, pc}
   4dcc8:	ldmdami	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dccc:	ldrbtmi	r9, [r8], #-3091	; 0xfffff3ed
   4dcd0:	blx	fe38bcbe <strspn@plt+0xfe3732b6>
   4dcd4:	andlt	r4, r5, r0, lsr #12
   4dcd8:	blhi	188fd4 <strspn@plt+0x1705cc>
   4dcdc:	svchi	0x00f0e8bd
   4dce0:			; <UNDEFINED> instruction: 0x46509a17
   4dce4:	bcc	489550 <strspn@plt+0x470b48>
   4dce8:			; <UNDEFINED> instruction: 0xf0034611
   4dcec:			; <UNDEFINED> instruction: 0xe7ddfe35
   4dcf0:			; <UNDEFINED> instruction: 0x46049b13
   4dcf4:			; <UNDEFINED> instruction: 0xf383fab3
   4dcf8:	adcmi	r0, lr, #1490944	; 0x16c000
   4dcfc:			; <UNDEFINED> instruction: 0xf043bf18
   4dd00:	blcs	4e90c <strspn@plt+0x35f04>
   4dd04:	bls	601f98 <strspn@plt+0x5e9590>
   4dd08:	ldrle	r0, [r7, #-1618]!	; 0xfffff9ae
   4dd0c:	andle	r4, r3, lr, lsr #5
   4dd10:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   4dd14:	blx	1b0bd02 <strspn@plt+0x1af32fa>
   4dd18:	strcs	r4, [r1], #-2083	; 0xfffff7dd
   4dd1c:			; <UNDEFINED> instruction: 0xf7f94478
   4dd20:	and	pc, r4, r5, ror #22
   4dd24:	strcs	r4, [r1], #-2081	; 0xfffff7df
   4dd28:			; <UNDEFINED> instruction: 0xf7f94478
   4dd2c:	stmdami	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   4dd30:			; <UNDEFINED> instruction: 0xf7f94478
   4dd34:			; <UNDEFINED> instruction: 0x4620fb5b
   4dd38:	ldc	0, cr11, [sp], #20
   4dd3c:	pop	{r2, r8, r9, fp, pc}
   4dd40:	blls	5f1d08 <strspn@plt+0x5d9300>
   4dd44:	strbtle	r0, [r3], #1627	; 0x65b
   4dd48:	ldrb	r2, [r0, r1, lsl #8]!
   4dd4c:	strmi	r4, [r3], -fp, lsr #11
   4dd50:	strcs	fp, [r0], #-3980	; 0xfffff074
   4dd54:	adcmi	r2, lr, #16777216	; 0x1000000
   4dd58:	andls	sp, r3, fp
   4dd5c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   4dd60:	blx	118bd4e <strspn@plt+0x1173346>
   4dd64:	blls	11fdbc <strspn@plt+0x1073b4>
   4dd68:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   4dd6c:	blx	1b0bd5a <strspn@plt+0x1af3352>
   4dd70:			; <UNDEFINED> instruction: 0x4630e7dd
   4dd74:			; <UNDEFINED> instruction: 0xf7fe4619
   4dd78:	strb	pc, [r8, -pc, lsl #26]!	; <UNPREDICTABLE>
   4dd7c:	bfi	r4, ip, #12, #11
   4dd80:	andeq	r5, r7, r8, ror #1
   4dd84:	andeq	r4, r1, r2, lsr #8
   4dd88:	andeq	r4, r1, sl, lsl r4
   4dd8c:	andeq	r8, r3, r2, lsr ip
   4dd90:	andeq	r8, r3, r2, lsr #29
   4dd94:			; <UNDEFINED> instruction: 0x0001a6b6
   4dd98:	andeq	r0, r0, r8, lsl r3
   4dd9c:	andeq	r8, r3, r8, asr #22
   4dda0:	andeq	r5, r0, r2
   4dda4:			; <UNDEFINED> instruction: 0x00038db2
   4dda8:	andeq	r5, r0, r0, ror r4
   4ddac:	andeq	r5, r0, r4, ror #8
   4ddb0:			; <UNDEFINED> instruction: 0x000196bc
   4ddb4:	andeq	r5, r0, lr, lsr #8
   4ddb8:			; <UNDEFINED> instruction: 0x0001c1ba
   4ddbc:	cfstr64vs	mvdx11, [r3], {248}	; 0xf8
   4ddc0:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   4ddc4:	ldmdavs	sp, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   4ddc8:	ldcle	13, cr2, [r1, #-0]
   4ddcc:			; <UNDEFINED> instruction: 0xf100490c
   4ddd0:	svcmi	0x000c0414
   4ddd4:	streq	lr, [r5, #2820]	; 0xb04
   4ddd8:	ldrbtmi	r4, [r9], #-3595	; 0xfffff1f5
   4dddc:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   4dde0:	blcs	18bf38 <strspn@plt+0x173530>
   4dde4:			; <UNDEFINED> instruction: 0xf7f94638
   4dde8:			; <UNDEFINED> instruction: 0x4631fadb
   4ddec:	mvnsle	r4, ip, lsr #5
   4ddf0:	ldcllt	0, cr2, [r8, #256]!	; 0x100
   4ddf4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   4ddf8:	svclt	0x0000e7e5
   4ddfc:	muleq	r7, lr, lr
   4de00:	andeq	r5, r2, r2, ror r0
   4de04:	andeq	r8, r3, r0, lsr sl
   4de08:	andeq	r8, r3, r6, ror #25
   4de0c:	andeq	r0, r0, r8, lsr r3
   4de10:	cfstr64vs	mvdx11, [r3], {248}	; 0xf8
   4de14:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   4de18:	ldmdavs	sp, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   4de1c:	ldcle	13, cr2, [r1, #-0]
   4de20:			; <UNDEFINED> instruction: 0xf100490c
   4de24:	svcmi	0x000c0414
   4de28:	streq	lr, [r5, #2820]	; 0xb04
   4de2c:	ldrbtmi	r4, [r9], #-3595	; 0xfffff1f5
   4de30:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   4de34:	blcs	18bf8c <strspn@plt+0x173584>
   4de38:			; <UNDEFINED> instruction: 0xf7f94638
   4de3c:			; <UNDEFINED> instruction: 0x4631fab1
   4de40:	mvnsle	r4, ip, lsr #5
   4de44:	ldcllt	0, cr2, [r8, #256]!	; 0x100
   4de48:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   4de4c:	svclt	0x0000e7e5
   4de50:	andeq	r4, r7, sl, asr #28
   4de54:	andeq	r5, r2, lr, lsl r0
   4de58:	andeq	r8, r3, r0, lsr #10
   4de5c:	muleq	r3, r2, ip
   4de60:	andeq	r0, r0, r8, lsr r3
   4de64:	cfstr64vs	mvdx11, [r3], {248}	; 0xf8
   4de68:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   4de6c:	ldmdavs	sp, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   4de70:	ldcle	13, cr2, [r1, #-0]
   4de74:			; <UNDEFINED> instruction: 0xf100490c
   4de78:	svcmi	0x000c0414
   4de7c:	streq	lr, [r5, #2820]	; 0xb04
   4de80:	ldrbtmi	r4, [r9], #-3595	; 0xfffff1f5
   4de84:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   4de88:	blcs	18bfe0 <strspn@plt+0x1735d8>
   4de8c:			; <UNDEFINED> instruction: 0xf7f94638
   4de90:	ldrtmi	pc, [r1], -r7, lsl #21	; <UNPREDICTABLE>
   4de94:	mvnsle	r4, ip, lsr #5
   4de98:	ldcllt	0, cr2, [r8, #256]!	; 0x100
   4de9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   4dea0:	svclt	0x0000e7e5
   4dea4:	strdeq	r4, [r7], -r6
   4dea8:	andeq	r4, r2, sl, asr #31
   4deac:	andeq	r4, r0, r4, lsr sp
   4deb0:	andeq	r8, r3, lr, lsr ip
   4deb4:	andeq	r0, r0, r8, lsr r3
   4deb8:	svclt	0x00004770
   4debc:	mvnsmi	lr, sp, lsr #18
   4dec0:	bmi	b1f720 <strspn@plt+0xb06d18>
   4dec4:	blmi	b3a0e4 <strspn@plt+0xb216dc>
   4dec8:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   4decc:	ldmpl	r3, {r8, sp}^
   4ded0:	movwls	r6, #22555	; 0x581b
   4ded4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4ded8:	bl	fff0be08 <strspn@plt+0xffef3400>
   4dedc:	blle	e95700 <strspn@plt+0xe7ccf8>
   4dee0:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   4dee4:	strbmi	r2, [r1], -fp, lsl #4
   4dee8:	b	ffc0be18 <strspn@plt+0xffbf3410>
   4deec:			; <UNDEFINED> instruction: 0xf7ca4604
   4def0:	strmi	lr, [r5], -ip, lsl #25
   4def4:	stmdavs	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   4def8:	ldcl	7, cr15, [r2, #-808]!	; 0xfffffcd8
   4defc:	blle	a58f04 <strspn@plt+0xa404fc>
   4df00:	andcs	sl, sl, #6144	; 0x1800
   4df04:	stmdbge	r1, {r2, r3, r4, sl, lr}
   4df08:	strbmi	r2, [r0], -r0, lsl #6
   4df0c:			; <UNDEFINED> instruction: 0xf804602b
   4df10:	movwls	r3, #7184	; 0x1c10
   4df14:	b	fef0be44 <strspn@plt+0xfeef343c>
   4df18:	strmi	r9, [r2], -r1, lsl #22
   4df1c:	ldmdavc	r8, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
   4df20:			; <UNDEFINED> instruction: 0xf1b06829
   4df24:	svclt	0x0018030a
   4df28:	stmdacs	r0, {r0, r8, r9, sp}
   4df2c:	sadd16mi	fp, r8, r4
   4df30:	ldmiblt	r8, {sp}
   4df34:	svclt	0x00182922
   4df38:	andle	r6, fp, r2, lsr r0
   4df3c:	blmi	3a077c <strspn@plt+0x387d74>
   4df40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4df44:	blls	1a7fb4 <strspn@plt+0x18f5ac>
   4df48:	qaddle	r4, sl, lr
   4df4c:	pop	{r1, r2, ip, sp, pc}
   4df50:	strdvs	r8, [pc], -r0	; <UNPREDICTABLE>
   4df54:	rscscc	pc, pc, pc, asr #32
   4df58:	stmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4df5c:	mvnsle	r2, r0, lsl #18
   4df60:			; <UNDEFINED> instruction: 0xf04f2316
   4df64:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   4df68:			; <UNDEFINED> instruction: 0xf7cae7e8
   4df6c:	svclt	0x0000eb22
   4df70:	muleq	r7, r6, sp
   4df74:	andeq	r0, r0, r8, asr #4
   4df78:	andeq	r4, r7, r0, lsr #26
   4df7c:	blmi	92080c <strspn@plt+0x907e04>
   4df80:	stmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   4df84:	addlt	fp, r6, r0, lsl r5
   4df88:			; <UNDEFINED> instruction: 0x460458d3
   4df8c:	movwls	r6, #22555	; 0x581b
   4df90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4df94:			; <UNDEFINED> instruction: 0xf964f7ff
   4df98:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   4df9c:	blx	a0bf88 <strspn@plt+0x9f3580>
   4dfa0:	stmibvs	r2!, {r0, r1, r8, r9, fp, sp, pc}
   4dfa4:	strtmi	r2, [r0], -r8, lsl #2
   4dfa8:	movwne	lr, #2509	; 0x9cd
   4dfac:			; <UNDEFINED> instruction: 0xf7ff2300
   4dfb0:	cmplt	r0, r7, lsl #23	; <UNPREDICTABLE>
   4dfb4:	blmi	5a0818 <strspn@plt+0x587e10>
   4dfb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4dfbc:	blls	1a802c <strspn@plt+0x18f624>
   4dfc0:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   4dfc4:	andlt	r2, r6, r0, asr #32
   4dfc8:	bls	13d410 <strspn@plt+0x124a08>
   4dfcc:	bfine	r4, r2, #16, #4
   4dfd0:			; <UNDEFINED> instruction: 0xf7f94478
   4dfd4:	stmdals	r3, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   4dfd8:			; <UNDEFINED> instruction: 0xf7fe17c1
   4dfdc:			; <UNDEFINED> instruction: 0xf7f9fbef
   4dfe0:	bls	18c87c <strspn@plt+0x173e74>
   4dfe4:	ldrbne	r4, [r3, sp, lsl #16]
   4dfe8:			; <UNDEFINED> instruction: 0xf7f94478
   4dfec:	stmdals	r4, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   4dff0:			; <UNDEFINED> instruction: 0xf7fe17c1
   4dff4:			; <UNDEFINED> instruction: 0xf7f9fbe3
   4dff8:	stmdami	r9, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
   4dffc:			; <UNDEFINED> instruction: 0xf7f94478
   4e000:			; <UNDEFINED> instruction: 0xe7d7f9f5
   4e004:	b	ff58bf34 <strspn@plt+0xff57352c>
   4e008:	andeq	r4, r7, r0, ror #25
   4e00c:	andeq	r0, r0, r8, asr #4
   4e010:	andeq	r8, r3, sl, lsr #22
   4e014:	andeq	r4, r7, r8, lsr #25
   4e018:	andeq	r8, r3, ip, asr #17
   4e01c:	andeq	r8, r3, r4, asr #17
   4e020:	andeq	pc, r0, ip, lsl #27
   4e024:			; <UNDEFINED> instruction: 0x460fb5f0
   4e028:	addlt	r4, r3, r3, lsl sp
   4e02c:	strmi	r6, [r4], -r1, asr #18
   4e030:			; <UNDEFINED> instruction: 0xf7e6447d
   4e034:	cdpmi	13, 1, cr15, cr1, cr15, {2}
   4e038:			; <UNDEFINED> instruction: 0xf7f94628
   4e03c:	stmibvs	r1!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   4e040:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   4e044:			; <UNDEFINED> instruction: 0xf90cf7ff
   4e048:			; <UNDEFINED> instruction: 0xf7f94628
   4e04c:	stmibvs	r1!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
   4e050:	ldrmi	r4, [r8, r0, lsr #12]!
   4e054:			; <UNDEFINED> instruction: 0xf7f94628
   4e058:	bmi	2cc784 <strspn@plt+0x2b3d7c>
   4e05c:	movwls	r2, #4864	; 0x1300
   4e060:	ldrmi	r6, [r9], -r0, lsr #20
   4e064:	bmi	22433c <strspn@plt+0x20b934>
   4e068:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   4e06c:			; <UNDEFINED> instruction: 0xf9d0f003
   4e070:	andlt	r2, r3, r0, asr #32
   4e074:	svclt	0x0000bdf0
   4e078:	muleq	r3, r4, sl
   4e07c:	andeq	r4, r7, lr, lsl ip
   4e080:	andeq	r0, r0, ip, asr #4
   4e084:	andeq	r6, r0, sl, asr sl
   4e088:			; <UNDEFINED> instruction: 0x4604b510
   4e08c:			; <UNDEFINED> instruction: 0xf7ff6941
   4e090:	stmdami	r5, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   4e094:			; <UNDEFINED> instruction: 0xf7f94478
   4e098:	stmibvs	r1!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   4e09c:			; <UNDEFINED> instruction: 0xf7ea4620
   4e0a0:	subcs	pc, r0, r9, lsl pc	; <UNPREDICTABLE>
   4e0a4:	svclt	0x0000bd10
   4e0a8:	andeq	r8, r3, r0, lsr sl
   4e0ac:			; <UNDEFINED> instruction: 0x4604b538
   4e0b0:	stmdbvs	r1, {r1, r3, r8, sl, fp, lr}^
   4e0b4:			; <UNDEFINED> instruction: 0xf7e6447d
   4e0b8:	strtmi	pc, [r8], -sp, lsl #26
   4e0bc:			; <UNDEFINED> instruction: 0xf996f7f9
   4e0c0:	strtmi	r6, [r0], -r1, lsr #19
   4e0c4:			; <UNDEFINED> instruction: 0xf8ccf7ff
   4e0c8:			; <UNDEFINED> instruction: 0xf7f94628
   4e0cc:	stmibvs	r1!, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}^
   4e0d0:			; <UNDEFINED> instruction: 0xf7ea4620
   4e0d4:	strdcs	pc, [r0], #-239	; 0xffffff11
   4e0d8:	svclt	0x0000bd38
   4e0dc:	andeq	r8, r3, r0, lsl sl
   4e0e0:	bmi	120cf0 <strspn@plt+0x1082e8>
   4e0e4:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4e0e8:	svclt	0x0000e79c
   4e0ec:	andeq	r4, r7, ip, ror fp
   4e0f0:	andeq	r0, r0, r8, asr #6
   4e0f4:	bmi	120d04 <strspn@plt+0x1082fc>
   4e0f8:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   4e0fc:	svclt	0x0000e792
   4e100:	andeq	r4, r7, r8, ror #22
   4e104:	muleq	r0, ip, r2
   4e108:	addlt	fp, r2, r0, lsl r5
   4e10c:	strcc	lr, [r2], #-2513	; 0xfffff62f
   4e110:	stmdavs	sl, {r2, fp, lr}^
   4e114:	strls	r4, [r0], #-1144	; 0xfffffb88
   4e118:			; <UNDEFINED> instruction: 0xf7f96809
   4e11c:	andcs	pc, r1, r1, asr #18
   4e120:	ldclt	0, cr11, [r0, #-8]
   4e124:			; <UNDEFINED> instruction: 0x00038ebc
   4e128:	blmi	10e0a34 <strspn@plt+0x10c802c>
   4e12c:	push	{r1, r3, r4, r5, r6, sl, lr}
   4e130:			; <UNDEFINED> instruction: 0x46074ff0
   4e134:	addlt	r4, r5, r0, asr #16
   4e138:	pkhtbmi	r5, r8, r3, asr #17
   4e13c:	cfldrseq	mvf4, [sl], #-480	; 0xfffffe20
   4e140:	movwls	r6, #14363	; 0x381b
   4e144:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4e148:			; <UNDEFINED> instruction: 0xf88d0a3b
   4e14c:	rscslt	r2, ip, #2
   4e150:	andcc	pc, r1, sp, lsl #17
   4e154:			; <UNDEFINED> instruction: 0xf88d0e3b
   4e158:			; <UNDEFINED> instruction: 0xf7f93003
   4e15c:			; <UNDEFINED> instruction: 0xf8dff947
   4e160:			; <UNDEFINED> instruction: 0xf10da0dc
   4e164:			; <UNDEFINED> instruction: 0xf8df0501
   4e168:	mcrge	0, 0, r9, cr1, cr8, {6}
   4e16c:			; <UNDEFINED> instruction: 0xf64544fa
   4e170:	ldrbtmi	r4, [r9], #2855	; 0xb27
   4e174:	svclt	0x00182c5c
   4e178:	svclt	0x000c2c27
   4e17c:	tstcs	r0, r1, lsl #2
   4e180:			; <UNDEFINED> instruction: 0xf1a4d046
   4e184:	blcs	17cee0c <strspn@plt+0x17b6404>
   4e188:			; <UNDEFINED> instruction: 0x4630d811
   4e18c:			; <UNDEFINED> instruction: 0xf88d2327
   4e190:			; <UNDEFINED> instruction: 0xf88d4005
   4e194:			; <UNDEFINED> instruction: 0xf8ad3004
   4e198:			; <UNDEFINED> instruction: 0xf7f93006
   4e19c:	adcmi	pc, lr, #638976	; 0x9c000
   4e1a0:			; <UNDEFINED> instruction: 0x4648d01f
   4e1a4:	blmi	cc200 <strspn@plt+0xb37f8>
   4e1a8:			; <UNDEFINED> instruction: 0xf920f7f9
   4e1ac:	stmdbeq	r3!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4e1b0:	streq	pc, [pc], #-4	; 4e1b8 <strspn@plt+0x357b0>
   4e1b4:			; <UNDEFINED> instruction: 0xf8ad4630
   4e1b8:			; <UNDEFINED> instruction: 0xf81ab004
   4e1bc:			; <UNDEFINED> instruction: 0xf81a2003
   4e1c0:			; <UNDEFINED> instruction: 0xf88d3004
   4e1c4:			; <UNDEFINED> instruction: 0xf88d100a
   4e1c8:	rsbscs	r2, r8, #7
   4e1cc:	andcc	pc, r8, sp, lsl #17
   4e1d0:			; <UNDEFINED> instruction: 0xf88d2327
   4e1d4:			; <UNDEFINED> instruction: 0xf88d2006
   4e1d8:			; <UNDEFINED> instruction: 0xf7f93009
   4e1dc:	adcmi	pc, lr, #114688	; 0x1c000
   4e1e0:	ldmdami	r8, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   4e1e4:			; <UNDEFINED> instruction: 0xf7f94478
   4e1e8:	ldrtmi	pc, [sl], -r1, lsl #18	; <UNPREDICTABLE>
   4e1ec:	movwcs	r4, #1600	; 0x640
   4e1f0:			; <UNDEFINED> instruction: 0xf990f002
   4e1f4:			; <UNDEFINED> instruction: 0xf7f9b108
   4e1f8:	bmi	54c664 <strspn@plt+0x533c5c>
   4e1fc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4e200:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4e204:	subsmi	r9, sl, r3, lsl #22
   4e208:	andlt	sp, r5, r0, lsl r1
   4e20c:	svchi	0x00f0e8bd
   4e210:			; <UNDEFINED> instruction: 0x23274630
   4e214:	andlt	pc, r4, sp, lsr #17
   4e218:	andcc	pc, r7, sp, lsl #17
   4e21c:			; <UNDEFINED> instruction: 0xf88d2300
   4e220:			; <UNDEFINED> instruction: 0xf88d4006
   4e224:			; <UNDEFINED> instruction: 0xf7f93008
   4e228:	ldr	pc, [r8, r1, ror #17]!
   4e22c:	stmib	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e230:	andeq	r4, r7, r4, lsr fp
   4e234:	andeq	r0, r0, r8, asr #4
   4e238:	andeq	r8, r3, r0, lsl #15
   4e23c:	andeq	sp, r3, r8, asr #31
   4e240:	andeq	r8, r3, r2, asr r9
   4e244:	andeq	r5, r1, r0, lsr fp
   4e248:	andeq	r4, r7, r2, ror #20
   4e24c:	addlt	fp, r3, r0, lsl #10
   4e250:	strmi	r9, [sl], -r0, lsl #4
   4e254:	movwcs	r9, #769	; 0x301
   4e258:	blx	8c25c <strspn@plt+0x73854>
   4e25c:			; <UNDEFINED> instruction: 0xf85db003
   4e260:	svclt	0x0000fb04
   4e264:	mvnsmi	lr, #737280	; 0xb4000
   4e268:	strmi	r4, [r8], -r4, lsl #12
   4e26c:	ldmdavs	r3, {r4, r6, r7, r8, fp, lr}
   4e270:	bmi	ff45facc <strspn@plt+0xff4470c4>
   4e274:	addlt	r4, pc, r9, ror r4	; <UNPREDICTABLE>
   4e278:	stmpl	sl, {r0, r8, r9, fp, ip, sp}
   4e27c:	andls	r6, sp, #1179648	; 0x120000
   4e280:	andeq	pc, r0, #79	; 0x4f
   4e284:	vqdmulh.s<illegal width 8>	d2, d0, d11
   4e288:	ldm	pc, {r4, r7, r8, pc}^	; <UNPREDICTABLE>
   4e28c:	eoreq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   4e290:	rsbeq	r0, r2, pc, lsr #32
   4e294:	adceq	r0, r6, r6, lsr #1
   4e298:	ldrsbeq	r0, [r2], #2
   4e29c:	teqeq	r9, r2, rrx
   4e2a0:	andeq	r0, ip, r9, lsr r1
   4e2a4:			; <UNDEFINED> instruction: 0xf7f9000c
   4e2a8:	stmiami	r3, {r0, r5, r7, fp, ip, sp, lr, pc}^
   4e2ac:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
   4e2b0:			; <UNDEFINED> instruction: 0xf89cf7f9
   4e2b4:	stmdavs	r8!, {r0, r6, r7, r8, fp, lr}^
   4e2b8:	teqcc	ip, r9, ror r4
   4e2bc:			; <UNDEFINED> instruction: 0xff34f7ff
   4e2c0:	stmiavs	r9!, {r0, r1, r2, r3, r4, r5, r7, fp, lr}
   4e2c4:			; <UNDEFINED> instruction: 0xf7f94478
   4e2c8:	ldmmi	lr!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   4e2cc:			; <UNDEFINED> instruction: 0xf7f94478
   4e2d0:	bmi	fefcc50c <strspn@plt+0xfefb3b04>
   4e2d4:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
   4e2d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4e2dc:	subsmi	r9, sl, sp, lsl #22
   4e2e0:	msrhi	SPSR_c, r0, asr #32
   4e2e4:	andlt	r4, pc, r0, lsr #12
   4e2e8:	mvnshi	lr, #12386304	; 0xbd0000
   4e2ec:			; <UNDEFINED> instruction: 0xf7f94eb7
   4e2f0:	ldmmi	r7!, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   4e2f4:	ldrbtmi	r2, [lr], #-1025	; 0xfffffbff
   4e2f8:	andne	lr, r1, #3489792	; 0x354000
   4e2fc:			; <UNDEFINED> instruction: 0xf7f94478
   4e300:	ldrtmi	pc, [r1], -pc, asr #16	; <UNPREDICTABLE>
   4e304:			; <UNDEFINED> instruction: 0xf7ff68e8
   4e308:	ldmmi	r2!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   4e30c:			; <UNDEFINED> instruction: 0xf7f94478
   4e310:	movwcs	pc, #2157	; 0x86d	; <UNPREDICTABLE>
   4e314:	andeq	pc, ip, #-2147483647	; 0x80000001
   4e318:	movwcs	lr, #2509	; 0x9cd
   4e31c:	ldrmi	r4, [r9], -lr, lsr #21
   4e320:	ldrcc	r6, [r8], -r8, lsr #18
   4e324:			; <UNDEFINED> instruction: 0xf002447a
   4e328:	stmiami	ip!, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   4e32c:	andne	lr, r5, #3489792	; 0x354000
   4e330:			; <UNDEFINED> instruction: 0xf7f94478
   4e334:	bmi	feb0c410 <strspn@plt+0xfeaf3a08>
   4e338:	stmib	sp, {r8, r9, sp}^
   4e33c:	ldrbtmi	r6, [sl], #-768	; 0xfffffd00
   4e340:	ldrmi	r6, [r9], -r8, ror #19
   4e344:			; <UNDEFINED> instruction: 0xf9d2f002
   4e348:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
   4e34c:			; <UNDEFINED> instruction: 0xf84ef7f9
   4e350:			; <UNDEFINED> instruction: 0xf7f9e7bf
   4e354:	ldmib	r5, {r0, r1, r3, r6, fp, ip, sp, lr, pc}^
   4e358:	stmiami	r3!, {r0, r1, r8, ip, sp}
   4e35c:	stmiavs	sl!, {r9, sl, sp}
   4e360:	tstls	r0, r8, ror r4
   4e364:			; <UNDEFINED> instruction: 0xf7f96869
   4e368:	bmi	fe88c3dc <strspn@plt+0xfe8739d4>
   4e36c:			; <UNDEFINED> instruction: 0x46314633
   4e370:			; <UNDEFINED> instruction: 0x9601447a
   4e374:	andls	r3, r0, #12, 4	; 0xc0000000
   4e378:	stmdbvs	r8!, {r0, r2, r3, r4, r7, r9, fp, lr}^
   4e37c:			; <UNDEFINED> instruction: 0xf002447a
   4e380:	ldmmi	ip, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   4e384:	ldrbtmi	r6, [r8], #-2473	; 0xfffff657
   4e388:			; <UNDEFINED> instruction: 0xf80af7f9
   4e38c:	bmi	fe7209fc <strspn@plt+0xfe707ff4>
   4e390:	strls	sl, [r6], -r8, lsl #22
   4e394:			; <UNDEFINED> instruction: 0x96054479
   4e398:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4e39c:	strtmi	r6, [r0], -r3, lsl #12
   4e3a0:	smlabtcs	r1, sp, r9, lr
   4e3a4:	strls	r2, [r0], #-1044	; 0xfffffbec
   4e3a8:	andne	lr, r7, #3489792	; 0x354000
   4e3ac:	blx	ff80c3b2 <strspn@plt+0xff7f39aa>
   4e3b0:	strmi	r6, [r4], -r9, lsr #20
   4e3b4:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
   4e3b8:			; <UNDEFINED> instruction: 0xfff2f7f8
   4e3bc:	ldrtmi	r6, [r1], -r8, ror #20
   4e3c0:			; <UNDEFINED> instruction: 0xf9eaf7fe
   4e3c4:			; <UNDEFINED> instruction: 0xf895488f
   4e3c8:	ldrbtmi	r1, [r8], #-40	; 0xffffffd8
   4e3cc:			; <UNDEFINED> instruction: 0xffe8f7f8
   4e3d0:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
   4e3d4:			; <UNDEFINED> instruction: 0xf80af7f9
   4e3d8:	mcrmi	7, 4, lr, cr12, cr11, {3}
   4e3dc:			; <UNDEFINED> instruction: 0xf806f7f9
   4e3e0:	strcs	r4, [r1], #-2187	; 0xfffff775
   4e3e4:	ldmib	r5, {r1, r2, r3, r4, r5, r6, sl, lr}^
   4e3e8:	stmdavs	r9!, {r1, r8, r9, sp}^
   4e3ec:			; <UNDEFINED> instruction: 0xf7f84478
   4e3f0:	stmdbvs	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4e3f4:			; <UNDEFINED> instruction: 0x36244631
   4e3f8:	mrc2	7, 4, pc, cr6, cr15, {7}
   4e3fc:	ldrdcc	lr, [r7, -r5]
   4e400:	stmibvs	sl!, {r2, r7, fp, lr}
   4e404:	tstls	r0, r8, ror r4
   4e408:			; <UNDEFINED> instruction: 0xf7f86969
   4e40c:	stmmi	r2, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4e410:			; <UNDEFINED> instruction: 0xf7f84478
   4e414:	bmi	fe0ce3c8 <strspn@plt+0xfe0b59c0>
   4e418:	bvs	1a57020 <strspn@plt+0x1a3e618>
   4e41c:			; <UNDEFINED> instruction: 0x4619447a
   4e420:	movwvs	lr, #2509	; 0x9cd
   4e424:			; <UNDEFINED> instruction: 0xf962f002
   4e428:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   4e42c:			; <UNDEFINED> instruction: 0xffdef7f8
   4e430:			; <UNDEFINED> instruction: 0xf7f8e74f
   4e434:	ldmdami	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4e438:	svcmi	0x007b2400
   4e43c:			; <UNDEFINED> instruction: 0xf8df4478
   4e440:			; <UNDEFINED> instruction: 0xf7f881ec
   4e444:	ldmdbmi	sl!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4e448:			; <UNDEFINED> instruction: 0x46234a7a
   4e44c:	strls	r4, [r1], #-1145	; 0xfffffb87
   4e450:	teqcc	r0, sl, ror r4
   4e454:	mrscs	r9, (UNDEF: 16)
   4e458:	stcne	8, cr8, [lr, #672]!	; 0x2a0
   4e45c:			; <UNDEFINED> instruction: 0xf946f002
   4e460:	mcrvs	8, 5, r4, cr9, cr5, {3}
   4e464:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
   4e468:	ldrsbls	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
   4e46c:			; <UNDEFINED> instruction: 0xff98f7f8
   4e470:	ldrbtmi	r4, [r8], #2163	; 0x873
   4e474:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
   4e478:			; <UNDEFINED> instruction: 0xffb8f7f8
   4e47c:	ldmdahi	r1!, {r2, r4, r5, r8, fp, ip, sp, pc}
   4e480:			; <UNDEFINED> instruction: 0xf7f84638
   4e484:	strcc	pc, [r1], #-3981	; 0xfffff073
   4e488:	rscsle	r2, r8, r0, lsl #24
   4e48c:			; <UNDEFINED> instruction: 0xf7f84640
   4e490:			; <UNDEFINED> instruction: 0xf836ffad
   4e494:			; <UNDEFINED> instruction: 0x46481014
   4e498:			; <UNDEFINED> instruction: 0xff82f7f8
   4e49c:	mvnsle	r2, r7, lsl ip
   4e4a0:	strcs	r4, [r0], #-2152	; 0xfffff798
   4e4a4:	ldrcc	r4, [r6, #-3688]!	; 0xfffff198
   4e4a8:	svcmi	0x00684478
   4e4ac:			; <UNDEFINED> instruction: 0xff9ef7f8
   4e4b0:			; <UNDEFINED> instruction: 0xf7f84640
   4e4b4:	stmdami	r6!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4e4b8:			; <UNDEFINED> instruction: 0x8198f8df
   4e4bc:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   4e4c0:			; <UNDEFINED> instruction: 0xf7f8447f
   4e4c4:	ldrbtmi	pc, [r8], #3987	; 0xf93	; <UNPREDICTABLE>
   4e4c8:	stmdahi	r9!, {r2, r4, r5, r8, fp, ip, sp, pc}
   4e4cc:			; <UNDEFINED> instruction: 0xf7f84630
   4e4d0:	strcc	pc, [r1], #-3943	; 0xfffff099
   4e4d4:	rscsle	r2, r8, r0, lsl #24
   4e4d8:			; <UNDEFINED> instruction: 0xf7f84640
   4e4dc:			; <UNDEFINED> instruction: 0xf835ff87
   4e4e0:			; <UNDEFINED> instruction: 0x46381014
   4e4e4:			; <UNDEFINED> instruction: 0xff5cf7f8
   4e4e8:	mvnsle	r2, r7, lsl ip
   4e4ec:	strcs	r4, [r1], #-2138	; 0xfffff7a6
   4e4f0:			; <UNDEFINED> instruction: 0xf7f84478
   4e4f4:	ldmdami	r9, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   4e4f8:			; <UNDEFINED> instruction: 0xf7f84478
   4e4fc:			; <UNDEFINED> instruction: 0xe6e8ff77
   4e500:			; <UNDEFINED> instruction: 0xf7f84c57
   4e504:	ldmdami	r7, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   4e508:	ldrbtmi	r2, [ip], #-1536	; 0xfffffa00
   4e50c:	andne	lr, r1, #3489792	; 0x354000
   4e510:			; <UNDEFINED> instruction: 0xf7f84478
   4e514:	strtmi	pc, [r1], -r5, asr #30
   4e518:			; <UNDEFINED> instruction: 0xf7ff68e8
   4e51c:	ldmdami	r2, {r0, r2, r9, sl, fp, ip, sp, lr, pc}^
   4e520:			; <UNDEFINED> instruction: 0xf7f84478
   4e524:			; <UNDEFINED> instruction: 0xf104ff63
   4e528:	andls	r0, r0, #12, 4	; 0xc0000000
   4e52c:	bmi	141fe00 <strspn@plt+0x14073f8>
   4e530:			; <UNDEFINED> instruction: 0x96014631
   4e534:	ldrbtmi	r3, [sl], #-1048	; 0xfffffbe8
   4e538:			; <UNDEFINED> instruction: 0xf0026928
   4e53c:	stmdami	ip, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   4e540:			; <UNDEFINED> instruction: 0xf7f84478
   4e544:	bmi	134e298 <strspn@plt+0x1335890>
   4e548:			; <UNDEFINED> instruction: 0x46334631
   4e54c:			; <UNDEFINED> instruction: 0x9601447a
   4e550:	stmdbvs	r8!, {sl, ip, pc}^
   4e554:			; <UNDEFINED> instruction: 0xf8caf002
   4e558:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   4e55c:			; <UNDEFINED> instruction: 0xff46f7f8
   4e560:	umlalsne	pc, r8, r5, r8	; <UNPREDICTABLE>
   4e564:	strmi	r2, [pc], -r8, lsl #18
   4e568:	strcs	fp, [r8, -r8, lsr #30]
   4e56c:			; <UNDEFINED> instruction: 0xf8dfb1a9
   4e570:	strtmi	r8, [ip], -ip, lsl #2
   4e574:	ldrdls	pc, [r8, -pc]
   4e578:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   4e57c:	strbmi	lr, [r8], -r2
   4e580:			; <UNDEFINED> instruction: 0xff34f7f8
   4e584:	andne	lr, r6, #212, 18	; 0x350000
   4e588:	strbmi	r3, [r0], -r1, lsl #12
   4e58c:			; <UNDEFINED> instruction: 0xf7f83414
   4e590:	adcsmi	pc, r7, #7, 30
   4e594:			; <UNDEFINED> instruction: 0xf895d8f3
   4e598:	ldmdami	sl!, {r3, r4, r5, r7, ip}
   4e59c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
   4e5a0:	mrc2	7, 7, pc, cr14, cr8, {7}
   4e5a4:			; <UNDEFINED> instruction: 0xf7cae695
   4e5a8:	strcs	lr, [r1], #-2052	; 0xfffff7fc
   4e5ac:	svclt	0x0000e691
   4e5b0:	andeq	r4, r7, ip, ror #19
   4e5b4:	andeq	r0, r0, r8, asr #4
   4e5b8:	andeq	r8, r3, r6, ror r8
   4e5bc:	andeq	lr, r6, ip, lsr #8
   4e5c0:	andeq	r8, r3, r8, ror r8
   4e5c4:			; <UNDEFINED> instruction: 0x0000fabc
   4e5c8:	andeq	r4, r7, sl, lsl #19
   4e5cc:	andeq	lr, r6, lr, ror #7
   4e5d0:	ldrdeq	r8, [r3], -r0
   4e5d4:	andeq	r8, r3, ip, ror #11
   4e5d8:	andeq	r8, r3, r0, ror #11
   4e5dc:	andeq	r8, r3, r4, ror #11
   4e5e0:	andeq	r8, r3, r6, lsl #12
   4e5e4:	andeq	pc, r0, lr, lsr sl	; <UNPREDICTABLE>
   4e5e8:	andeq	r8, r3, ip, ror r6
   4e5ec:	andeq	lr, r6, r4, ror r3
   4e5f0:	andeq	r8, r3, r8, lsl #11
   4e5f4:	andeq	r8, r3, lr, lsl #13
   4e5f8:			; <UNDEFINED> instruction: 0xfffffd71
   4e5fc:			; <UNDEFINED> instruction: 0xfffffeb1
   4e600:	andeq	r8, r3, r6, ror r6
   4e604:	andeq	r8, r3, sl, ror r6
   4e608:			; <UNDEFINED> instruction: 0x0000f9b6
   4e60c:	andeq	lr, r6, r0, lsl #6
   4e610:	andeq	r8, r3, ip, ror #12
   4e614:	andeq	r8, r3, r0, lsr #13
   4e618:	strdeq	r0, [r2], -r8
   4e61c:	andeq	r8, r3, ip, lsr #13
   4e620:	andeq	pc, r0, lr, asr r9	; <UNPREDICTABLE>
   4e624:	muleq	r3, ip, r6
   4e628:	andeq	r4, r2, r0, lsl r5
   4e62c:	andeq	r8, r3, r2, asr r6
   4e630:	muleq	r6, r8, r2
   4e634:	andeq	r8, r3, r4, lsr #13
   4e638:	muleq	r3, lr, r6
   4e63c:	andeq	r4, r2, r0, lsl #10
   4e640:	andeq	r3, r1, lr, ror #22
   4e644:	andeq	r8, r1, r4, asr #30
   4e648:			; <UNDEFINED> instruction: 0x000244b8
   4e64c:			; <UNDEFINED> instruction: 0x000244b4
   4e650:	andeq	r3, r1, r6, lsr #22
   4e654:	strdeq	r8, [r3], -lr
   4e658:	strdeq	r8, [r1], -ip
   4e65c:	andeq	pc, r0, r8, ror #15
   4e660:	ldrdeq	lr, [r6], -sl
   4e664:	andeq	r8, r3, r8, asr #8
   4e668:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   4e66c:	andeq	r8, r3, lr, asr #7
   4e670:	andeq	r8, r3, r8, asr #8
   4e674:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   4e678:	andeq	r8, r3, lr, lsr r4
   4e67c:	andeq	r8, r3, r0, lsr r4
   4e680:	andeq	r8, r3, sl, asr #10
   4e684:	andeq	r8, r3, sl, lsr #8
   4e688:			; <UNDEFINED> instruction: 0x4605b530
   4e68c:	addlt	r4, r3, r8, lsl r8
   4e690:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
   4e694:	mcr2	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   4e698:	movwcs	r4, #2582	; 0xa16
   4e69c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   4e6a0:	subcc	r4, r8, #26214400	; 0x1900000
   4e6a4:	movwcs	lr, #2509	; 0x9cd
   4e6a8:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   4e6ac:			; <UNDEFINED> instruction: 0xf81ef002
   4e6b0:	stmdavs	r1!, {r1, r4, fp, lr}^
   4e6b4:			; <UNDEFINED> instruction: 0xf7f84478
   4e6b8:	stmdavs	r2!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   4e6bc:	ldmdami	r0, {r1, r7, r8, ip, sp, pc}
   4e6c0:			; <UNDEFINED> instruction: 0xf7f84478
   4e6c4:	stmdavs	r2!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   4e6c8:	movwcs	r6, #2273	; 0x8e1
   4e6cc:			; <UNDEFINED> instruction: 0xf7fe4628
   4e6d0:	stmdami	ip, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   4e6d4:			; <UNDEFINED> instruction: 0xf7f84478
   4e6d8:	andcs	pc, r1, r9, lsl #29
   4e6dc:	ldclt	0, cr11, [r0, #-12]!
   4e6e0:	stmdami	r9, {r1, r5, r6, r7, fp, sp, lr}
   4e6e4:	ldrbtmi	r6, [r8], #-2339	; 0xfffff6dd
   4e6e8:			; <UNDEFINED> instruction: 0xf7f84611
   4e6ec:	ubfx	pc, r9, #28, #17
   4e6f0:			; <UNDEFINED> instruction: 0x000384ba
   4e6f4:	andeq	lr, r6, r6, asr #32
   4e6f8:	andeq	r8, r3, sl, lsr #9
   4e6fc:			; <UNDEFINED> instruction: 0x000384b0
   4e700:	andeq	r8, r0, ip, lsl #11
   4e704:			; <UNDEFINED> instruction: 0x0000f6b4
   4e708:	andeq	r8, r3, sl, lsl #9
   4e70c:	addlt	fp, r3, r0, lsl #10
   4e710:	strmi	r9, [sl], -r0, lsl #4
   4e714:	movwcs	r9, #769	; 0x301
   4e718:			; <UNDEFINED> instruction: 0xffbaf7fe
   4e71c:			; <UNDEFINED> instruction: 0xf85db003
   4e720:	svclt	0x0000fb04
   4e724:	addlt	fp, r4, r0, lsl r5
   4e728:	ldrd	pc, [ip], #-143	; 0xffffff71
   4e72c:	bmi	5173e8 <strspn@plt+0x4fe9e0>
   4e730:			; <UNDEFINED> instruction: 0xf8dfac07
   4e734:	ldrbtmi	ip, [lr], #76	; 0x4c
   4e738:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   4e73c:	stmib	sp, {r4, r9, ip, sp}^
   4e740:			; <UNDEFINED> instruction: 0xf85e2400
   4e744:	ldrmi	ip, [r9], -ip
   4e748:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
   4e74c:	ldrdgt	pc, [r0], -ip
   4e750:	andgt	pc, ip, sp, asr #17
   4e754:	stceq	0, cr15, [r0], {79}	; 0x4f
   4e758:			; <UNDEFINED> instruction: 0xf7c99402
   4e75c:	bmi	30a334 <strspn@plt+0x2f192c>
   4e760:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   4e764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4e768:	subsmi	r9, sl, r3, lsl #22
   4e76c:	andlt	sp, r4, r1, lsl #2
   4e770:			; <UNDEFINED> instruction: 0xf7c9bd10
   4e774:	svclt	0x0000ef1e
   4e778:	andeq	r4, r7, sl, lsr #10
   4e77c:	strdeq	sp, [r3], -sl
   4e780:	andeq	r0, r0, r8, asr #4
   4e784:	andeq	fp, r9, r2, ror #13
   4e788:	strdeq	r4, [r7], -lr
   4e78c:	svcmi	0x00f0e92d
   4e790:			; <UNDEFINED> instruction: 0xf8df460c
   4e794:	ldrmi	r1, [r7], -r0, ror #27
   4e798:	ldclcs	8, cr15, [ip, #892]	; 0x37c
   4e79c:	ldrbtmi	fp, [r9], #-223	; 0xffffff21
   4e7a0:	stmpl	sl, {r0, r1, r7, fp, sp, lr}
   4e7a4:	ldmdavs	r2, {r0, r2, r3, r4, r6, r8, r9, sl}
   4e7a8:			; <UNDEFINED> instruction: 0xf04f925d
   4e7ac:			; <UNDEFINED> instruction: 0xf1400200
   4e7b0:	vand	d24, d21, d26
   4e7b4:	vqdmlal.s<illegal width 8>	q11, d12, d1[2]
   4e7b8:	addsmi	r0, ip, #24, 6	; 0x60000000
   4e7bc:	stmdale	r6, {r0, r2, r9, sl, lr}^
   4e7c0:	movtvs	pc, #25157	; 0x6245	; <UNPREDICTABLE>
   4e7c4:	tsteq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4e7c8:	vqsub.s8	d4, d16, d12
   4e7cc:	vrshl.s8	q12, q10, <illegal reg q10.5>
   4e7d0:	vrsra.s8	d22, d7, #8
   4e7d4:	addsmi	r0, ip, #8, 6	; 0x20000000
   4e7d8:			; <UNDEFINED> instruction: 0x83bef000
   4e7dc:	cmphi	r7, r0, asr #4	; <UNPREDICTABLE>
   4e7e0:	msrvs	CPSR_sxc, #1342177284	; 0x50000004
   4e7e4:	movweq	pc, #17100	; 0x42cc	; <UNPREDICTABLE>
   4e7e8:			; <UNDEFINED> instruction: 0xf000429c
   4e7ec:	vand	q12, q0, q5
   4e7f0:	vhsub.s8	d24, d5, d1
   4e7f4:	vsubw.s8	q11, q6, d8
   4e7f8:	addsmi	r0, ip, #20, 6	; 0x50000000
   4e7fc:	mvnhi	pc, #0
   4e800:	mvnhi	pc, r0, asr #4
   4e804:	teqvs	fp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4e808:	tsteq	r4, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4e80c:			; <UNDEFINED> instruction: 0xf040429c
   4e810:	stmdavs	fp!, {r1, r3, r7, r8, pc}
   4e814:			; <UNDEFINED> instruction: 0x0604f013
   4e818:	strhi	pc, [r4], #0
   4e81c:	blcs	68bd0 <strspn@plt+0x501c8>
   4e820:	cmphi	r9, r1	; <UNPREDICTABLE>
   4e824:	ldcleq	8, cr15, [r4, #-892]	; 0xfffffc84
   4e828:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4e82c:	ldc2l	7, cr15, [lr, #992]	; 0x3e0
   4e830:	stclcs	8, cr15, [ip, #-892]	; 0xfffffc84
   4e834:	stclcc	8, cr15, [r0, #-892]	; 0xfffffc84
   4e838:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4e83c:	blls	17a88ac <strspn@plt+0x178fea4>
   4e840:			; <UNDEFINED> instruction: 0xf041405a
   4e844:			; <UNDEFINED> instruction: 0x463082d1
   4e848:	pop	{r0, r1, r2, r3, r4, r6, ip, sp, pc}
   4e84c:	vrecps.f32	q12, <illegal reg q10.5>, q8
   4e850:	vsubw.s8	q11, q6, d20
   4e854:	addsmi	r0, ip, #68, 6	; 0x10000001
   4e858:	vadd.i8	d29, d5, d22
   4e85c:	vsubw.s8	q11, q6, d8
   4e860:	addsmi	r0, ip, #68, 6	; 0x10000001
   4e864:	msrhi	R11_fiq, r0
   4e868:	movtvs	pc, #45637	; 0xb245	; <UNPREDICTABLE>
   4e86c:	teqeq	r4, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4e870:			; <UNDEFINED> instruction: 0xf000429c
   4e874:	vmin.s8	d24, d0, d24
   4e878:	vrhadd.s8	d24, d21, d9
   4e87c:	vsubw.s8	q11, q6, d2
   4e880:	addsmi	r0, ip, #64, 6
   4e884:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   4e888:			; <UNDEFINED> instruction: 0xf0136803
   4e88c:			; <UNDEFINED> instruction: 0xf0000404
   4e890:	stmiavs	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, pc}^
   4e894:			; <UNDEFINED> instruction: 0xf0012b00
   4e898:			; <UNDEFINED> instruction: 0xf8df8167
   4e89c:	strcs	r0, [r0], r8, ror #25
   4e8a0:			; <UNDEFINED> instruction: 0xf7f84478
   4e8a4:	strb	pc, [r3, r3, lsr #27]	; <UNPREDICTABLE>
   4e8a8:	movwvs	pc, #21061	; 0x5245	; <UNPREDICTABLE>
   4e8ac:	biceq	pc, ip, #204, 4	; 0xc000000c
   4e8b0:	vqsub.s8	d4, d16, d12
   4e8b4:	vhadd.s8	d24, d21, d17
   4e8b8:	vsubw.s8	q11, q6, d3
   4e8bc:	addsmi	r0, ip, #204, 6	; 0x30000003
   4e8c0:	ldrbhi	pc, [r1, #512]	; 0x200	; <UNPREDICTABLE>
   4e8c4:	tstvs	sl, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4e8c8:	cmpeq	r0, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4e8cc:			; <UNDEFINED> instruction: 0xf000429c
   4e8d0:	vcge.s8	q12, <illegal reg q2.5>, q3
   4e8d4:	vrsra.s8	d22, d13, #4
   4e8d8:	addsmi	r0, ip, #84, 6	; 0x50000001
   4e8dc:	msrhi	CPSR_sc, r0, asr #32
   4e8e0:			; <UNDEFINED> instruction: 0xf013682b
   4e8e4:			; <UNDEFINED> instruction: 0xf0000604
   4e8e8:	stmiavs	fp!, {r1, r2, r4, r6, r7, sl, pc}^
   4e8ec:	cmnle	ip, r0, lsl #22
   4e8f0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4e8f4:	subscs	r4, r4, #59768832	; 0x3900000
   4e8f8:	strbmi	r4, [r3], -r8, lsr #12
   4e8fc:	stc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
   4e900:	blle	1cd8908 <strspn@plt+0x1cbff00>
   4e904:	tstvs	sp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4e908:	cmpeq	r4, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4e90c:			; <UNDEFINED> instruction: 0xf000429c
   4e910:			; <UNDEFINED> instruction: 0xf8df87be
   4e914:	ldrbtmi	r0, [r8], #-3188	; 0xfffff38c
   4e918:	stc2l	7, cr15, [r8, #-992]!	; 0xfffffc20
   4e91c:	stclcs	8, cr15, [ip], #-892	; 0xfffffc84
   4e920:			; <UNDEFINED> instruction: 0xf8df2400
   4e924:			; <UNDEFINED> instruction: 0xf8df1c6c
   4e928:	ldrbtmi	r0, [sl], #-3180	; 0xfffff394
   4e92c:			; <UNDEFINED> instruction: 0xf8df4479
   4e930:	ldrbtmi	r6, [r8], #-3176	; 0xfffff398
   4e934:	ldc2	7, cr15, [r4, #-992]!	; 0xfffffc20
   4e938:	ldmdage	pc, {r5, r8, sp}	; <UNPREDICTABLE>
   4e93c:			; <UNDEFINED> instruction: 0xf7fe447e
   4e940:			; <UNDEFINED> instruction: 0xf8dffc2d
   4e944:	ldrbtmi	r0, [r8], #-3160	; 0xfffff3a8
   4e948:	ldc2l	7, cr15, [r0, #-992]	; 0xfffffc20
   4e94c:	sbceq	pc, r0, #-2147483647	; 0x80000001
   4e950:	strtmi	r9, [r3], -r0, lsl #4
   4e954:	mcrrcs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   4e958:	strls	r4, [r1], #-1569	; 0xfffff9df
   4e95c:			; <UNDEFINED> instruction: 0xf8d8447a
   4e960:			; <UNDEFINED> instruction: 0xf0010024
   4e964:			; <UNDEFINED> instruction: 0xf8dffec3
   4e968:	ldrbtmi	r0, [r8], #-3132	; 0xfffff3c4
   4e96c:	ldc2	7, cr15, [lr, #-992]!	; 0xfffffc20
   4e970:	sbceq	pc, ip, #-2147483647	; 0x80000001
   4e974:	strtmi	r9, [r3], -r0, lsl #4
   4e978:	stccs	8, cr15, [ip], #-892	; 0xfffffc84
   4e97c:	strls	r4, [r1], #-1569	; 0xfffff9df
   4e980:			; <UNDEFINED> instruction: 0xf8d8447a
   4e984:			; <UNDEFINED> instruction: 0xf0010028
   4e988:			; <UNDEFINED> instruction: 0xf8dffeb1
   4e98c:	ldmib	r8, {r5, sl, fp}^
   4e990:	ldrbtmi	r1, [r8], #-523	; 0xfffffdf5
   4e994:	stc2	7, cr15, [r4, #-992]	; 0xfffffc20
   4e998:	sbcseq	pc, r8, #-2147483647	; 0x80000001
   4e99c:	strtmi	r9, [r3], -r0, lsl #4
   4e9a0:	stccs	8, cr15, [ip], {223}	; 0xdf
   4e9a4:	strls	r4, [r1], #-1569	; 0xfffff9df
   4e9a8:	ldrbtmi	r3, [sl], #-1764	; 0xfffff91c
   4e9ac:	ldrsbteq	pc, [r4], -r8	; <UNPREDICTABLE>
   4e9b0:	cdp2	0, 9, cr15, cr12, cr1, {0}
   4e9b4:	bleq	fff8cd38 <strspn@plt+0xfff74330>
   4e9b8:			; <UNDEFINED> instruction: 0xf7f84478
   4e9bc:			; <UNDEFINED> instruction: 0xf8dffd17
   4e9c0:			; <UNDEFINED> instruction: 0x46232bf8
   4e9c4:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   4e9c8:	strls	r9, [r0], -r1, lsl #8
   4e9cc:	ldrsbteq	pc, [r8], -r8	; <UNPREDICTABLE>
   4e9d0:	cdp2	0, 8, cr15, cr12, cr1, {0}
   4e9d4:	bleq	ff98cd58 <strspn@plt+0xff974350>
   4e9d8:	andne	lr, pc, #216, 18	; 0x360000
   4e9dc:			; <UNDEFINED> instruction: 0xf7f84478
   4e9e0:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   4e9e4:			; <UNDEFINED> instruction: 0xf1400758
   4e9e8:			; <UNDEFINED> instruction: 0xf8df824b
   4e9ec:	pkhtbcs	r0, r0, r4, asr #23
   4e9f0:			; <UNDEFINED> instruction: 0xf7f84478
   4e9f4:			; <UNDEFINED> instruction: 0xe71bfcfb
   4e9f8:	movtvs	pc, #581	; 0x245	; <UNPREDICTABLE>
   4e9fc:	biceq	pc, ip, #204, 4	; 0xc000000c
   4ea00:			; <UNDEFINED> instruction: 0xf000429c
   4ea04:	vqrshl.s8	d24, d16, d0
   4ea08:	vand	q12, <illegal reg q2.5>, <illegal reg q9.5>
   4ea0c:	vrsra.s8	q11, q6, #4
   4ea10:	addsmi	r0, ip, #248, 6	; 0xe0000003
   4ea14:	addhi	pc, r7, r0, asr #32
   4ea18:			; <UNDEFINED> instruction: 0xf0136803
   4ea1c:			; <UNDEFINED> instruction: 0xf0000404
   4ea20:	stmiavs	r3, {r0, r5, r6, sl, pc}^
   4ea24:			; <UNDEFINED> instruction: 0xf0402b00
   4ea28:			; <UNDEFINED> instruction: 0xf10d80af
   4ea2c:			; <UNDEFINED> instruction: 0x46390878
   4ea30:			; <UNDEFINED> instruction: 0x464322f8
   4ea34:	ldc2l	7, cr15, [r2], {252}	; 0xfc
   4ea38:			; <UNDEFINED> instruction: 0xf0402800
   4ea3c:	ldmib	r8, {r0, r2, r5, r7, pc}^
   4ea40:			; <UNDEFINED> instruction: 0x212d3600
   4ea44:	blmi	1f8cdc8 <strspn@plt+0x1f743c0>
   4ea48:	blcs	1f8cdcc <strspn@plt+0x1f743c4>
   4ea4c:	movwls	r4, #5244	; 0x147c
   4ea50:	blcc	1e8cdd4 <strspn@plt+0x1e743cc>
   4ea54:			; <UNDEFINED> instruction: 0x9602447a
   4ea58:			; <UNDEFINED> instruction: 0xf1024620
   4ea5c:	ldrbtmi	r0, [fp], #-1552	; 0xfffff9f0
   4ea60:	eorcc	r9, r8, #0, 12
   4ea64:	mrc2	7, 2, pc, cr14, cr15, {7}
   4ea68:	strtvs	r2, [ip], #-1680	; 0xfffff970
   4ea6c:	vmax.s8	q15, <illegal reg q10.5>, q8
   4ea70:	vsubw.s8	q11, q2, d11
   4ea74:	addsmi	r0, ip, #44, 6	; 0xb0000000
   4ea78:	orrshi	pc, ip, r0
   4ea7c:	vmla.i8	<illegal reg q14.5>, <illegal reg q2.5>, q2
   4ea80:	vorr.i32	d22, #19968	; 0x00004e00
   4ea84:	addsmi	r0, ip, #84, 6	; 0x50000001
   4ea88:	svcge	0x002af43f
   4ea8c:	msrvs	CPSR_sx, #1342177284	; 0x50000004
   4ea90:	movweq	pc, #17096	; 0x42c8	; <UNPREDICTABLE>
   4ea94:			; <UNDEFINED> instruction: 0xd146429c
   4ea98:			; <UNDEFINED> instruction: 0xf0106800
   4ea9c:			; <UNDEFINED> instruction: 0xf43f0604
   4eaa0:			; <UNDEFINED> instruction: 0xf8dfaec7
   4eaa4:	strcs	r0, [r0], ip, lsr #22
   4eaa8:			; <UNDEFINED> instruction: 0xf7f84478
   4eaac:			; <UNDEFINED> instruction: 0xf8dffc9f
   4eab0:	ldrtmi	r2, [r9], -r4, lsr #22
   4eab4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   4eab8:	mrc2	7, 0, pc, cr8, cr14, {7}
   4eabc:			; <UNDEFINED> instruction: 0xf64ae6b8
   4eac0:			; <UNDEFINED> instruction: 0xf6c313f7
   4eac4:	strtmi	r7, [r3], #-955	; 0xfffffc45
   4eac8:	stmdale	ip!, {r0, r1, r3, r4, r8, r9, fp, sp}
   4eacc:			; <UNDEFINED> instruction: 0xf013e8df
   4ead0:	ldrdeq	r0, [fp], -sl	; <UNPREDICTABLE>
   4ead4:	eoreq	r0, fp, fp, lsr #32
   4ead8:	eoreq	r0, fp, fp, lsr #32
   4eadc:	ldrdeq	r0, [fp], -sl	; <UNPREDICTABLE>
   4eae0:	ldrdeq	r0, [fp], -sl	; <UNPREDICTABLE>
   4eae4:	eoreq	r0, fp, fp, lsr #32
   4eae8:	eoreq	r0, fp, fp, lsr #32
   4eaec:	eoreq	r0, fp, fp, lsr #32
   4eaf0:	eoreq	r0, fp, fp, lsr #32
   4eaf4:	eoreq	r0, fp, fp, lsr #32
   4eaf8:	eoreq	r0, fp, fp, lsr #32
   4eafc:	eoreq	r0, fp, fp, lsr #32
   4eb00:	eoreq	r0, fp, fp, lsr #32
   4eb04:	orrseq	r0, r5, fp, lsr #32
   4eb08:	tstvs	r8, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4eb0c:	movweq	pc, #33476	; 0x82c4	; <UNPREDICTABLE>
   4eb10:			; <UNDEFINED> instruction: 0xf000429c
   4eb14:	ldmdble	lr, {r1, r2, r5, r9, pc}
   4eb18:	teqvs	ip, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4eb1c:	tsteq	r4, #196, 4	; 0x4000000c	; <UNPREDICTABLE>
   4eb20:			; <UNDEFINED> instruction: 0xf43f429c
   4eb24:			; <UNDEFINED> instruction: 0x2640ae76
   4eb28:	vmax.s8	d30, d21, d2
   4eb2c:	vrsra.s8	d22, d9, #4
   4eb30:	addsmi	r0, ip, #72, 6	; 0x20000001
   4eb34:	stmdavs	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   4eb38:	streq	pc, [r4], #-19	; 0xffffffed
   4eb3c:	cmphi	r3, #0	; <UNPREDICTABLE>
   4eb40:	blcs	68e54 <strspn@plt+0x5044c>
   4eb44:	rsbshi	pc, r4, r1
   4eb48:	beq	fe38cecc <strspn@plt+0xfe3744c4>
   4eb4c:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4eb50:	mcrr2	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
   4eb54:			; <UNDEFINED> instruction: 0xf64ae66c
   4eb58:			; <UNDEFINED> instruction: 0xf6cb13ee
   4eb5c:	strtmi	r7, [r3], #-1019	; 0xfffffc05
   4eb60:	stmiale	r0!, {r0, r8, r9, fp, sp}^
   4eb64:	beq	1d8cee8 <strspn@plt+0x1d744e0>
   4eb68:	ldrbtmi	sl, [r8], #-3598	; 0xfffff1f2
   4eb6c:	ldc2	7, cr15, [lr], #-992	; 0xfffffc20
   4eb70:	ldrtmi	r2, [sl], -r4, lsl #2
   4eb74:	movwcs	r4, #1576	; 0x628
   4eb78:	tstls	r0, r1, lsl #12
   4eb7c:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   4eb80:	stmdacs	r0, {r2, r9, sl, lr}
   4eb84:	mvnshi	pc, #0
   4eb88:	ldrb	r2, [r1], -r0, lsl #13
   4eb8c:	teqvs	sl, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4eb90:	msreq	CPSR_fs, #204, 4	; 0xc000000c
   4eb94:			; <UNDEFINED> instruction: 0xf000429c
   4eb98:	vand	d24, d21, d17
   4eb9c:	vqdmlal.s<illegal width 8>	q11, d12, d2[2]
   4eba0:	addsmi	r0, ip, #44, 6	; 0xb0000000
   4eba4:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   4eba8:	streq	pc, [r4], #-19	; 0xffffffed
   4ebac:	rscshi	pc, r7, #0
   4ebb0:	blcs	68ec4 <strspn@plt+0x504bc>
   4ebb4:	andhi	pc, fp, r1
   4ebb8:	beq	98cf3c <strspn@plt+0x974534>
   4ebbc:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4ebc0:	ldc2	7, cr15, [r4], {248}	; 0xf8
   4ebc4:			; <UNDEFINED> instruction: 0xf64ae634
   4ebc8:			; <UNDEFINED> instruction: 0xf6c313e5
   4ebcc:	strtmi	r7, [r3], #-1015	; 0xfffffc09
   4ebd0:	stmiale	r8!, {r0, r8, r9, fp, sp}
   4ebd4:			; <UNDEFINED> instruction: 0xf0136803
   4ebd8:			; <UNDEFINED> instruction: 0xf0000604
   4ebdc:	stmiavs	r3, {r0, r2, r5, r6, r9, pc}^
   4ebe0:			; <UNDEFINED> instruction: 0xf0002b00
   4ebe4:			; <UNDEFINED> instruction: 0xf8df877d
   4ebe8:			; <UNDEFINED> instruction: 0x268009fc
   4ebec:			; <UNDEFINED> instruction: 0xf7f84478
   4ebf0:			; <UNDEFINED> instruction: 0xe61dfbfd
   4ebf4:	movwvs	pc, #41541	; 0xa245	; <UNPREDICTABLE>
   4ebf8:	msreq	CPSR_fs, #200, 4	; 0x8000000c
   4ebfc:			; <UNDEFINED> instruction: 0xf000429c
   4ec00:	vst4.<illegal width 64>	{d24-d27}, [pc :64], r4
   4ec04:	vsubw.s8	q10, q12, d28
   4ec08:	addsmi	r0, ip, #104, 6	; 0xa0000001
   4ec0c:	stmdavs	r0, {r0, r1, r3, r7, r8, ip, lr, pc}
   4ec10:			; <UNDEFINED> instruction: 0x0604f010
   4ec14:	cfmvdhrge	mvd12, pc
   4ec18:	stmibls	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4ec1c:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4ec20:			; <UNDEFINED> instruction: 0x464844f9
   4ec24:	blx	ff90cc0e <strspn@plt+0xff8f4206>
   4ec28:	ldrtmi	r2, [sl], -r8, ror #6
   4ec2c:	strtmi	r9, [r8], -r0, lsl #6
   4ec30:			; <UNDEFINED> instruction: 0xf8cd2300
   4ec34:			; <UNDEFINED> instruction: 0xf7fe8004
   4ec38:	strmi	pc, [r4], -r3, asr #26
   4ec3c:			; <UNDEFINED> instruction: 0xd1a32800
   4ec40:	stmibpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ec44:			; <UNDEFINED> instruction: 0xf8df2680
   4ec48:	ldrbtmi	r2, [sp], #-2472	; 0xfffff658
   4ec4c:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ec50:			; <UNDEFINED> instruction: 0xf8df447a
   4ec54:	strtmi	r7, [r8], -r4, lsr #19
   4ec58:			; <UNDEFINED> instruction: 0xf7f84479
   4ec5c:	tstcs	r0, r1, lsr #23	; <UNPREDICTABLE>
   4ec60:	ldrbtmi	r4, [pc], #-1600	; 4ec68 <strspn@plt+0x36260>
   4ec64:	blx	fe70cc64 <strspn@plt+0xfe6f425c>
   4ec68:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ec6c:	strbmi	r4, [r9], -r8, lsr #12
   4ec70:			; <UNDEFINED> instruction: 0xf7f8447a
   4ec74:	stmdage	r2!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   4ec78:			; <UNDEFINED> instruction: 0xf7fe2120
   4ec7c:			; <UNDEFINED> instruction: 0xf8dffa8f
   4ec80:	strtmi	r2, [r8], -r0, lsl #19
   4ec84:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
   4ec88:	ldmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4ec8c:	blx	fe28cc76 <strspn@plt+0xfe27426e>
   4ec90:			; <UNDEFINED> instruction: 0x2120a82a
   4ec94:			; <UNDEFINED> instruction: 0xf7fe447d
   4ec98:			; <UNDEFINED> instruction: 0xf8d8fa81
   4ec9c:			; <UNDEFINED> instruction: 0xf8df3050
   4eca0:	ldrbcc	r0, [r4, #-2408]	; 0xfffff698
   4eca4:	andcs	pc, r7, #201326595	; 0xc000003
   4eca8:	smlabtmi	r7, r3, r3, pc	; <UNPREDICTABLE>
   4ecac:	sbcslt	r4, fp, #120, 8	; 0x78000000
   4ecb0:	blx	1e0cc9a <strspn@plt+0x1df4292>
   4ecb4:			; <UNDEFINED> instruction: 0x4623463a
   4ecb8:	strls	r4, [r1], #-1569	; 0xfffff9df
   4ecbc:			; <UNDEFINED> instruction: 0xf8d89500
   4ecc0:	smlsdls	r9, r4, r0, r0
   4ecc4:	blx	fe98acd6 <strspn@plt+0xfe9722ce>
   4ecc8:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4eccc:			; <UNDEFINED> instruction: 0xf7f84478
   4ecd0:	strls	pc, [r0, #-2957]	; 0xfffff473
   4ecd4:	strtmi	r9, [r3], -r1, lsl #8
   4ecd8:	strtmi	r9, [r1], -r9, lsl #20
   4ecdc:	ldrsbeq	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   4ece0:	blx	fe60acf2 <strspn@plt+0xfe5f22ea>
   4ece4:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ece8:			; <UNDEFINED> instruction: 0xf7f84478
   4ecec:	ldr	pc, [pc, #2943]	; 4f873 <strspn@plt+0x36e6b>
   4ecf0:	mvnne	pc, #77594624	; 0x4a00000
   4ecf4:	teqvc	r3, #204472320	; 0xc300000	; <UNPREDICTABLE>
   4ecf8:	blcs	9fd8c <strspn@plt+0x87384>
   4ecfc:	svcge	0x0013f63f
   4ed00:			; <UNDEFINED> instruction: 0xf0136803
   4ed04:			; <UNDEFINED> instruction: 0xf0000604
   4ed08:	stmiavs	r3, {r0, r1, r3, r7, r9, pc}^
   4ed0c:	cmple	r5, r0, lsl #22
   4ed10:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4ed14:	sbccs	r4, ip, #59768832	; 0x3900000
   4ed18:			; <UNDEFINED> instruction: 0xf7fc4643
   4ed1c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   4ed20:	vpadd.i8	d29, d5, d28
   4ed24:	vrsra.s8	d22, d5, #4
   4ed28:	addsmi	r0, ip, #204, 6	; 0x30000003
   4ed2c:	ldrhi	pc, [r4, #0]!
   4ed30:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4ed34:			; <UNDEFINED> instruction: 0xf7f84478
   4ed38:			; <UNDEFINED> instruction: 0xf8d8fb59
   4ed3c:	blcs	9ad44 <strspn@plt+0x8233c>
   4ed40:	ldrbhi	pc, [r7, #0]!	; <UNPREDICTABLE>
   4ed44:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4ed48:			; <UNDEFINED> instruction: 0xf7f84478
   4ed4c:			; <UNDEFINED> instruction: 0xf8dffb4f
   4ed50:			; <UNDEFINED> instruction: 0xf8df18cc
   4ed54:	movwcs	r2, #2252	; 0x8cc
   4ed58:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   4ed5c:	stmib	sp, {r4, r7, r8, ip, sp}^
   4ed60:	ldrmi	r1, [r9], -r0, lsl #6
   4ed64:	ldrdeq	pc, [r4], -r8
   4ed68:	blx	150ad7a <strspn@plt+0x14f2372>
   4ed6c:	ldmeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ed70:	ldrdne	pc, [r8], -r8
   4ed74:			; <UNDEFINED> instruction: 0xf7f84478
   4ed78:			; <UNDEFINED> instruction: 0xf8dffb13
   4ed7c:	ldmib	r8, {r2, r3, r5, r7, fp}^
   4ed80:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   4ed84:	blx	38cd6e <strspn@plt+0x374366>
   4ed88:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4ed8c:	andne	lr, r5, #216, 18	; 0x360000
   4ed90:			; <UNDEFINED> instruction: 0xf7f84478
   4ed94:	stmdavs	fp!, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
   4ed98:	ldrble	r0, [r1, #-1884]!	; 0xfffff8a4
   4ed9c:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4eda0:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4eda4:	blx	90cd8e <strspn@plt+0x8f4386>
   4eda8:	stmdavs	r0, {r1, r6, r8, sl, sp, lr, pc}
   4edac:			; <UNDEFINED> instruction: 0x0604f010
   4edb0:	cfldrsge	mvf15, [lr, #-252]!	; 0xffffff04
   4edb4:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4edb8:	ldrbtmi	sl, [r8], #-3598	; 0xfffff1f2
   4edbc:	blx	60cda6 <strspn@plt+0x5f439e>
   4edc0:	ldrtmi	r2, [sl], -ip, lsr #2
   4edc4:	movwcs	r4, #1576	; 0x628
   4edc8:	tstls	r0, r1, lsl #12
   4edcc:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
   4edd0:	stmdacs	r0, {r2, r9, sl, lr}
   4edd4:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
   4edd8:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4eddc:	andne	lr, r0, #3506176	; 0x358000
   4ede0:			; <UNDEFINED> instruction: 0xf7f84478
   4ede4:	ldmvs	r0!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   4ede8:			; <UNDEFINED> instruction: 0xf7fd4621
   4edec:			; <UNDEFINED> instruction: 0xf8dffcd5
   4edf0:	ldrbtmi	r0, [r8], #-2124	; 0xfffff7b4
   4edf4:	blx	fff0cddc <strspn@plt+0xffef43d4>
   4edf8:	stmdavs	fp!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   4edfc:	streq	pc, [r4], #-19	; 0xffffffed
   4ee00:	ldrhi	pc, [pc, #-0]	; 4ee08 <strspn@plt+0x36400>
   4ee04:	blcs	691b8 <strspn@plt+0x507b0>
   4ee08:	ldrhi	pc, [r5, #-64]!	; 0xffffffc0
   4ee0c:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4ee10:	subcs	r4, r4, #59768832	; 0x3900000
   4ee14:	strbmi	r4, [r3], -r8, lsr #12
   4ee18:	blx	ff88ce10 <strspn@plt+0xff874408>
   4ee1c:	vmlal.s8	q9, d0, d0
   4ee20:	strtmi	r8, [r8], -sl, lsr #10
   4ee24:	blx	fe40ce10 <strspn@plt+0xfe3f4408>
   4ee28:			; <UNDEFINED> instruction: 0xf8dfb120
   4ee2c:	ldrbtmi	r0, [r8], #-2068	; 0xfffff7ec
   4ee30:	blx	ff78ce18 <strspn@plt+0xff774410>
   4ee34:	ldrbeq	r6, [r9, -fp, lsr #16]
   4ee38:	strtmi	sp, [r8], -r3, lsl #10
   4ee3c:	blx	fe10ce28 <strspn@plt+0xfe0f4420>
   4ee40:			; <UNDEFINED> instruction: 0xf8d8b1d0
   4ee44:	andcs	r4, r0, #0
   4ee48:			; <UNDEFINED> instruction: 0xf0044628
   4ee4c:			; <UNDEFINED> instruction: 0xf7f94100
   4ee50:			; <UNDEFINED> instruction: 0x2c00fa7b
   4ee54:			; <UNDEFINED> instruction: 0xf8d8bfa8
   4ee58:	vaddl.s8	q8, d0, d0
   4ee5c:			; <UNDEFINED> instruction: 0xf8df8740
   4ee60:	movwcs	r2, #2020	; 0x7e4
   4ee64:	movwls	r4, #5657	; 0x1619
   4ee68:	subcc	r4, r8, #2046820352	; 0x7a000000
   4ee6c:			; <UNDEFINED> instruction: 0xf8df9200
   4ee70:	ldrbtmi	r2, [sl], #-2008	; 0xfffff828
   4ee74:	ldc2	0, cr15, [sl], #-4
   4ee78:	ldrbeq	r6, [sl, -fp, lsr #16]
   4ee7c:	ldrhi	pc, [r1, #-256]	; 0xffffff00
   4ee80:	ldrb	r2, [r5], #1536	; 0x600
   4ee84:			; <UNDEFINED> instruction: 0xf013682b
   4ee88:			; <UNDEFINED> instruction: 0xf0400604
   4ee8c:			; <UNDEFINED> instruction: 0xf8df848d
   4ee90:			; <UNDEFINED> instruction: 0xf10d07bc
   4ee94:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4ee98:	blx	fea8ce80 <strspn@plt+0xfea74478>
   4ee9c:	cmpcs	r4, r3, lsr r6
   4eea0:			; <UNDEFINED> instruction: 0x4628463a
   4eea4:	andhi	pc, r4, sp, asr #17
   4eea8:			; <UNDEFINED> instruction: 0xf7fe9100
   4eeac:	strmi	pc, [r6], -r9, lsl #24
   4eeb0:			; <UNDEFINED> instruction: 0xf47f2800
   4eeb4:			; <UNDEFINED> instruction: 0xf8dfae69
   4eeb8:	ldrbtmi	r0, [r8], #-1944	; 0xfffff868
   4eebc:	blx	fe60cea4 <strspn@plt+0xfe5f449c>
   4eec0:			; <UNDEFINED> instruction: 0x1790f8df
   4eec4:			; <UNDEFINED> instruction: 0x2790f8df
   4eec8:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   4eecc:	cmncc	r0, r1, lsl #12
   4eed0:	tstls	r0, sl, ror r4
   4eed4:			; <UNDEFINED> instruction: 0xf8d84631
   4eed8:			; <UNDEFINED> instruction: 0xf0010004
   4eedc:			; <UNDEFINED> instruction: 0xf245fc07
   4eee0:	vrsra.s8	d22, d1, #4
   4eee4:	addsmi	r0, ip, #68, 6	; 0x10000001
   4eee8:	cfstrsge	mvf15, [r2], #252	; 0xfc
   4eeec:			; <UNDEFINED> instruction: 0x076cf8df
   4eef0:	ldrdne	pc, [r0], -r8
   4eef4:			; <UNDEFINED> instruction: 0xf7f84478
   4eef8:	ldr	pc, [r9], #2643	; 0xa53
   4eefc:			; <UNDEFINED> instruction: 0xf0136803
   4ef00:			; <UNDEFINED> instruction: 0xf0400404
   4ef04:			; <UNDEFINED> instruction: 0xf8df845d
   4ef08:			; <UNDEFINED> instruction: 0xf10d0758
   4ef0c:	ldrbtmi	r0, [r8], #-2104	; 0xfffff7c8
   4ef10:	blx	1b8cef8 <strspn@plt+0x1b744f0>
   4ef14:	ldrtmi	r2, [sl], -ip, lsr #2
   4ef18:	strtmi	r4, [r8], -r3, lsr #12
   4ef1c:	andhi	pc, r4, sp, asr #17
   4ef20:			; <UNDEFINED> instruction: 0xf7fe9100
   4ef24:	strmi	pc, [r6], -sp, asr #23
   4ef28:			; <UNDEFINED> instruction: 0xf47f2800
   4ef2c:			; <UNDEFINED> instruction: 0xf8dfae2d
   4ef30:			; <UNDEFINED> instruction: 0xf8df0734
   4ef34:	ldrbtmi	r4, [r8], #-1844	; 0xfffff8cc
   4ef38:	blx	168cf20 <strspn@plt+0x1674518>
   4ef3c:			; <UNDEFINED> instruction: 0x272cf8df
   4ef40:			; <UNDEFINED> instruction: 0x9601447c
   4ef44:			; <UNDEFINED> instruction: 0xf8d83460
   4ef48:	ldrbtmi	r0, [sl], #-0
   4ef4c:			; <UNDEFINED> instruction: 0x46314633
   4ef50:			; <UNDEFINED> instruction: 0xf0019400
   4ef54:	strbt	pc, [fp], #-3019	; 0xfffff435	; <UNPREDICTABLE>
   4ef58:			; <UNDEFINED> instruction: 0xf0106800
   4ef5c:			; <UNDEFINED> instruction: 0xf43f0604
   4ef60:			; <UNDEFINED> instruction: 0xf8dfac67
   4ef64:	strcs	r0, [r0], ip, lsl #14
   4ef68:			; <UNDEFINED> instruction: 0xf7f84478
   4ef6c:			; <UNDEFINED> instruction: 0xf8dffa3f
   4ef70:	ldrtmi	r2, [r9], -r4, lsl #14
   4ef74:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   4ef78:	ldc2	7, cr15, [r0], #1016	; 0x3f8
   4ef7c:	stmdavs	r3, {r3, r4, r6, sl, sp, lr, pc}
   4ef80:	streq	pc, [r4], #-19	; 0xffffffed
   4ef84:	strthi	pc, [r8], #-64	; 0xffffffc0
   4ef88:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   4ef8c:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4ef90:			; <UNDEFINED> instruction: 0xf7f84478
   4ef94:	cmpcs	r0, fp, lsr #20	; <UNPREDICTABLE>
   4ef98:			; <UNDEFINED> instruction: 0x4623463a
   4ef9c:			; <UNDEFINED> instruction: 0xf8cd4628
   4efa0:	tstls	r0, r4
   4efa4:	blx	fe38cfa6 <strspn@plt+0xfe37459e>
   4efa8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4efac:	cfstrdge	mvd15, [ip, #508]!	; 0x1fc
   4efb0:			; <UNDEFINED> instruction: 0x06c8f8df
   4efb4:	ldrdne	pc, [r0], -r8
   4efb8:			; <UNDEFINED> instruction: 0xf7f84478
   4efbc:	ldrt	pc, [r7], #-2545	; 0xfffff60f	; <UNPREDICTABLE>
   4efc0:			; <UNDEFINED> instruction: 0xf0136803
   4efc4:			; <UNDEFINED> instruction: 0xf0400404
   4efc8:			; <UNDEFINED> instruction: 0xf8df83e3
   4efcc:			; <UNDEFINED> instruction: 0xf10d06b4
   4efd0:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4efd4:	blx	30cfbc <strspn@plt+0x2f45b4>
   4efd8:			; <UNDEFINED> instruction: 0x463a2114
   4efdc:	strtmi	r4, [r8], -r3, lsr #12
   4efe0:	andhi	pc, r4, sp, asr #17
   4efe4:			; <UNDEFINED> instruction: 0xf7fe9100
   4efe8:	strmi	pc, [r6], -fp, ror #22
   4efec:			; <UNDEFINED> instruction: 0xf47f2800
   4eff0:			; <UNDEFINED> instruction: 0xf8dfadcb
   4eff4:			; <UNDEFINED> instruction: 0xf8df4690
   4eff8:	ldrbtmi	r0, [ip], #-1680	; 0xfffff970
   4effc:			; <UNDEFINED> instruction: 0xf7f84478
   4f000:	movwcs	pc, #2511	; 0x9cf	; <UNPREDICTABLE>
   4f004:	rsbeq	pc, r0, #4, 2
   4f008:	movwcs	lr, #2509	; 0x9cd
   4f00c:			; <UNDEFINED> instruction: 0x267cf8df
   4f010:			; <UNDEFINED> instruction: 0xf8d84619
   4f014:	ldrbtcc	r0, [r8], #-4
   4f018:			; <UNDEFINED> instruction: 0xf001447a
   4f01c:			; <UNDEFINED> instruction: 0xf8dffb67
   4f020:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
   4f024:			; <UNDEFINED> instruction: 0xf9e2f7f8
   4f028:			; <UNDEFINED> instruction: 0x2668f8df
   4f02c:	stmib	sp, {r8, r9, sp}^
   4f030:	ldrmi	r4, [r9], -r0, lsl #6
   4f034:	ldrdeq	pc, [r8], -r8
   4f038:			; <UNDEFINED> instruction: 0xf001447a
   4f03c:			; <UNDEFINED> instruction: 0xf8dffb57
   4f040:			; <UNDEFINED> instruction: 0xf8d80658
   4f044:	ldrbtmi	r1, [r8], #-0
   4f048:			; <UNDEFINED> instruction: 0xf9aaf7f8
   4f04c:	bllt	ffc8d050 <strspn@plt+0xffc74648>
   4f050:			; <UNDEFINED> instruction: 0x0648f8df
   4f054:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f058:			; <UNDEFINED> instruction: 0xf7f84478
   4f05c:	smlalbtcs	pc, r0, r7, r9	; <UNPREDICTABLE>
   4f060:			; <UNDEFINED> instruction: 0x4623463a
   4f064:			; <UNDEFINED> instruction: 0xf8cd4628
   4f068:	tstls	r0, r4
   4f06c:	blx	a8d06e <strspn@plt+0xa74666>
   4f070:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4f074:	cfstrsge	mvf15, [r8, #508]	; 0x1fc
   4f078:			; <UNDEFINED> instruction: 0x0624f8df
   4f07c:	ldrdne	pc, [r0], -r8
   4f080:			; <UNDEFINED> instruction: 0xf8df4478
   4f084:			; <UNDEFINED> instruction: 0xf7f84620
   4f088:			; <UNDEFINED> instruction: 0xf8dff98b
   4f08c:	ldrbtmi	r2, [ip], #-1564	; 0xfffff9e4
   4f090:	strbtcc	r9, [r0], #-1537	; 0xfffff9ff
   4f094:	ldrdeq	pc, [r4], -r8
   4f098:			; <UNDEFINED> instruction: 0x4633447a
   4f09c:	strls	r4, [r0], #-1585	; 0xfffff9cf
   4f0a0:	blx	98b0ae <strspn@plt+0x9726a6>
   4f0a4:	bllt	ff18d0a8 <strspn@plt+0xff1746a0>
   4f0a8:			; <UNDEFINED> instruction: 0x0600f8df
   4f0ac:	beq	e8b4e8 <strspn@plt+0xe72ae0>
   4f0b0:			; <UNDEFINED> instruction: 0xf7f84478
   4f0b4:			; <UNDEFINED> instruction: 0x4633f99b
   4f0b8:	ldrtmi	r2, [sl], -r8, lsl #2
   4f0bc:			; <UNDEFINED> instruction: 0xf8cd4628
   4f0c0:	tstls	r0, r4
   4f0c4:	blx	fff8d0c4 <strspn@plt+0xfff746bc>
   4f0c8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4f0cc:	cfldrdge	mvd15, [ip, #-508]	; 0xfffffe04
   4f0d0:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   4f0d4:			; <UNDEFINED> instruction: 0xf8df2700
   4f0d8:	ldrbtmi	fp, [r8], #-1500	; 0xfffffa24
   4f0dc:			; <UNDEFINED> instruction: 0xf986f7f8
   4f0e0:	ldrdpl	pc, [r0], -sl
   4f0e4:			; <UNDEFINED> instruction: 0x463b44fb
   4f0e8:	subeq	pc, r8, fp, lsl #2
   4f0ec:			; <UNDEFINED> instruction: 0xf001462a
   4f0f0:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
   4f0f4:	strhi	pc, [r7], -r0
   4f0f8:	ldrtmi	r4, [r9], -r2, lsl #12
   4f0fc:	ldrtmi	r4, [r3], -r8, lsr #12
   4f100:	stc2	0, cr15, [sl], #-8
   4f104:	tstvs	fp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4f108:	movweq	pc, #33484	; 0x82cc	; <UNPREDICTABLE>
   4f10c:			; <UNDEFINED> instruction: 0xf43f429c
   4f110:			; <UNDEFINED> instruction: 0xf8dfab8f
   4f114:			; <UNDEFINED> instruction: 0xf8da05a4
   4f118:	ldrbtmi	r1, [r8], #-4
   4f11c:			; <UNDEFINED> instruction: 0xf940f7f8
   4f120:	bllt	fe20d124 <strspn@plt+0xfe1f471c>
   4f124:	ldreq	pc, [r4, #2271]	; 0x8df
   4f128:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   4f12c:			; <UNDEFINED> instruction: 0xf7f84478
   4f130:			; <UNDEFINED> instruction: 0x4633f95d
   4f134:			; <UNDEFINED> instruction: 0x463a2114
   4f138:			; <UNDEFINED> instruction: 0xf8cd4628
   4f13c:	tstls	r0, r4
   4f140:	blx	ff00d140 <strspn@plt+0xfeff4738>
   4f144:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4f148:	cfldrsge	mvf15, [lr, #-508]	; 0xfffffe04
   4f14c:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4f150:			; <UNDEFINED> instruction: 0xf7f84478
   4f154:			; <UNDEFINED> instruction: 0xf8dff94b
   4f158:			; <UNDEFINED> instruction: 0xf8df156c
   4f15c:	ldrtmi	r2, [r3], -ip, ror #10
   4f160:			; <UNDEFINED> instruction: 0x96014479
   4f164:	ldrbtmi	r3, [sl], #-352	; 0xfffffea0
   4f168:	ldrtmi	r9, [r1], -r0, lsl #2
   4f16c:	ldrdeq	pc, [r0], -r8
   4f170:	blx	fef8b17c <strspn@plt+0xfef72774>
   4f174:	teqvs	fp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4f178:	tsteq	r4, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4f17c:			; <UNDEFINED> instruction: 0xf43f429c
   4f180:	ldmib	r8, {r0, r1, r2, r4, r6, r8, r9, fp, sp, pc}^
   4f184:			; <UNDEFINED> instruction: 0xf8df3103
   4f188:			; <UNDEFINED> instruction: 0xf8d80544
   4f18c:	ldrbtmi	r2, [r8], #-8
   4f190:			; <UNDEFINED> instruction: 0xf8d89100
   4f194:			; <UNDEFINED> instruction: 0xf7f81004
   4f198:			; <UNDEFINED> instruction: 0xf7fff903
   4f19c:			; <UNDEFINED> instruction: 0xf8dfbb43
   4f1a0:			; <UNDEFINED> instruction: 0xf10d0530
   4f1a4:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4f1a8:			; <UNDEFINED> instruction: 0xf920f7f8
   4f1ac:	ldrtmi	r2, [sl], -ip, lsr #2
   4f1b0:	strtmi	r4, [r8], -r3, lsr #12
   4f1b4:	andhi	pc, r4, sp, asr #17
   4f1b8:			; <UNDEFINED> instruction: 0xf7fe9100
   4f1bc:	strmi	pc, [r6], -r1, lsl #21
   4f1c0:			; <UNDEFINED> instruction: 0xf47f2800
   4f1c4:			; <UNDEFINED> instruction: 0xf8dface1
   4f1c8:			; <UNDEFINED> instruction: 0xf8d8050c
   4f1cc:	ldrbtmi	r1, [r8], #-0
   4f1d0:			; <UNDEFINED> instruction: 0xf8e6f7f8
   4f1d4:	strne	pc, [r0, #-2271]	; 0xfffff721
   4f1d8:	ldrdeq	pc, [r4], -r8
   4f1dc:			; <UNDEFINED> instruction: 0xf7fe4479
   4f1e0:			; <UNDEFINED> instruction: 0xf7ffffa3
   4f1e4:			; <UNDEFINED> instruction: 0xf8dfbb25
   4f1e8:			; <UNDEFINED> instruction: 0xf10d04f4
   4f1ec:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4f1f0:			; <UNDEFINED> instruction: 0xf8fcf7f8
   4f1f4:	ldrtmi	r2, [sl], -r8, asr #2
   4f1f8:	strtmi	r4, [r8], -r3, lsr #12
   4f1fc:	andhi	pc, r4, sp, asr #17
   4f200:			; <UNDEFINED> instruction: 0xf7fe9100
   4f204:			; <UNDEFINED> instruction: 0x4606fa5d
   4f208:			; <UNDEFINED> instruction: 0xf47f2800
   4f20c:			; <UNDEFINED> instruction: 0xf8dfacbd
   4f210:			; <UNDEFINED> instruction: 0xf8d804d0
   4f214:	ldrbtmi	r1, [r8], #-0
   4f218:			; <UNDEFINED> instruction: 0xf8c2f7f8
   4f21c:	bllt	28d220 <strspn@plt+0x274818>
   4f220:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   4f224:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f228:			; <UNDEFINED> instruction: 0xf7f84478
   4f22c:			; <UNDEFINED> instruction: 0x4633f8df
   4f230:	ldrtmi	r2, [sl], -ip, asr #3
   4f234:			; <UNDEFINED> instruction: 0xf8cd4628
   4f238:	tstls	r0, r4
   4f23c:	blx	108d23c <strspn@plt+0x1074834>
   4f240:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4f244:	cfstrsge	mvf15, [r0], #508	; 0x1fc
   4f248:	ldreq	pc, [ip], #2271	; 0x8df
   4f24c:			; <UNDEFINED> instruction: 0xf7f84478
   4f250:			; <UNDEFINED> instruction: 0xf8dff8cd
   4f254:			; <UNDEFINED> instruction: 0x46332498
   4f258:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
   4f25c:	rsbcc	r4, r0, #51380224	; 0x3100000
   4f260:			; <UNDEFINED> instruction: 0xf8df9200
   4f264:			; <UNDEFINED> instruction: 0xf8d8248c
   4f268:	ldrbtmi	r0, [sl], #-0
   4f26c:	blx	100b278 <strspn@plt+0xff2870>
   4f270:	ldrdcc	pc, [r0], -r8
   4f274:	blcs	9de80 <strspn@plt+0x85478>
   4f278:	strhi	pc, [sl, #512]	; 0x200
   4f27c:	tstvs	r5, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4f280:	biceq	pc, ip, #204, 4	; 0xc000000c
   4f284:			; <UNDEFINED> instruction: 0xf43f429c
   4f288:			; <UNDEFINED> instruction: 0xf8dfadfb
   4f28c:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
   4f290:			; <UNDEFINED> instruction: 0xf8acf7f8
   4f294:			; <UNDEFINED> instruction: 0xf8dfe551
   4f298:			; <UNDEFINED> instruction: 0xf10d9460
   4f29c:	ldrbtmi	r0, [r9], #2168	; 0x878
   4f2a0:			; <UNDEFINED> instruction: 0xf7f84648
   4f2a4:	cmpcs	r4, r3, lsr #17	; <UNPREDICTABLE>
   4f2a8:			; <UNDEFINED> instruction: 0x4633463a
   4f2ac:			; <UNDEFINED> instruction: 0xf8cd4628
   4f2b0:	tstls	r0, r4
   4f2b4:	blx	18d2b4 <strspn@plt+0x1748ac>
   4f2b8:			; <UNDEFINED> instruction: 0xf47f2800
   4f2bc:			; <UNDEFINED> instruction: 0xf8dfac65
   4f2c0:			; <UNDEFINED> instruction: 0xf8d8043c
   4f2c4:	ldrbtmi	r1, [r8], #-0
   4f2c8:			; <UNDEFINED> instruction: 0xf86af7f8
   4f2cc:	tstvs	sp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4f2d0:	cmpeq	r4, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4f2d4:			; <UNDEFINED> instruction: 0xf43f429c
   4f2d8:			; <UNDEFINED> instruction: 0x4648add3
   4f2dc:			; <UNDEFINED> instruction: 0xf886f7f8
   4f2e0:	bllt	78d2e4 <strspn@plt+0x7748dc>
   4f2e4:	ldrls	pc, [r8], #-2271	; 0xfffff721
   4f2e8:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f2ec:			; <UNDEFINED> instruction: 0x464844f9
   4f2f0:			; <UNDEFINED> instruction: 0xf87cf7f8
   4f2f4:			; <UNDEFINED> instruction: 0x463a21f8
   4f2f8:	strtmi	r4, [r8], -r3, lsr #12
   4f2fc:	andhi	pc, r4, sp, asr #17
   4f300:			; <UNDEFINED> instruction: 0xf7fe9100
   4f304:			; <UNDEFINED> instruction: 0x4606f9dd
   4f308:			; <UNDEFINED> instruction: 0xf47f2800
   4f30c:	ldclmi	12, cr10, [sp], #244	; 0xf4
   4f310:			; <UNDEFINED> instruction: 0xf8d848fd
   4f314:	ldrbtmi	r1, [ip], #-4
   4f318:			; <UNDEFINED> instruction: 0xf7f84478
   4f31c:			; <UNDEFINED> instruction: 0xf104f841
   4f320:	andls	r0, r0, #120, 4	; 0x80000007
   4f324:	bmi	ffea0bf8 <strspn@plt+0xffe881f0>
   4f328:			; <UNDEFINED> instruction: 0x96014631
   4f32c:	ldrbtmi	r3, [sl], #-1120	; 0xfffffba0
   4f330:	ldrdeq	pc, [r8], -r8
   4f334:			; <UNDEFINED> instruction: 0xf9daf001
   4f338:	ldrbtmi	r4, [r8], #-2293	; 0xfffff70b
   4f33c:			; <UNDEFINED> instruction: 0xf856f7f8
   4f340:			; <UNDEFINED> instruction: 0x46334af4
   4f344:			; <UNDEFINED> instruction: 0x96014631
   4f348:	strls	r4, [r0], #-1146	; 0xfffffb86
   4f34c:	ldrdeq	pc, [ip], -r8
   4f350:			; <UNDEFINED> instruction: 0xf9ccf001
   4f354:	strbmi	sl, [r9], -r1, lsr #20
   4f358:			; <UNDEFINED> instruction: 0xf7fe4628
   4f35c:	stmiami	lr!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4f360:			; <UNDEFINED> instruction: 0xf7f84478
   4f364:			; <UNDEFINED> instruction: 0xf7fff843
   4f368:	stmiami	ip!, {r0, r1, r5, r6, r9, fp, ip, sp, pc}^
   4f36c:			; <UNDEFINED> instruction: 0xf7f84478
   4f370:	bmi	ffb4d46c <strspn@plt+0xffb34a64>
   4f374:	strtmi	r9, [r3], -r1, lsl #8
   4f378:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   4f37c:	andls	r3, r0, #96, 4
   4f380:	strtmi	r4, [r1], -r8, ror #21
   4f384:			; <UNDEFINED> instruction: 0xf001447a
   4f388:	stmiami	r7!, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   4f38c:			; <UNDEFINED> instruction: 0xf7f84478
   4f390:			; <UNDEFINED> instruction: 0xf7fff82d
   4f394:	stmdavs	r3, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   4f398:			; <UNDEFINED> instruction: 0x0604f013
   4f39c:	eorhi	pc, r8, #64	; 0x40
   4f3a0:	orrls	pc, r8, #14614528	; 0xdf0000
   4f3a4:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f3a8:			; <UNDEFINED> instruction: 0x464844f9
   4f3ac:			; <UNDEFINED> instruction: 0xf81ef7f8
   4f3b0:	tstcs	r8, r3, lsr r6
   4f3b4:			; <UNDEFINED> instruction: 0x4628463a
   4f3b8:	andhi	pc, r4, sp, asr #17
   4f3bc:			; <UNDEFINED> instruction: 0xf7fe9100
   4f3c0:			; <UNDEFINED> instruction: 0x4606f97f
   4f3c4:			; <UNDEFINED> instruction: 0xf47f2800
   4f3c8:	ldmmi	r9, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, pc}^
   4f3cc:			; <UNDEFINED> instruction: 0xf7f84478
   4f3d0:	bmi	ff68d40c <strspn@plt+0xff674a04>
   4f3d4:			; <UNDEFINED> instruction: 0x46314633
   4f3d8:			; <UNDEFINED> instruction: 0x9601447a
   4f3dc:	andls	r3, r0, #180, 4	; 0x4000000b
   4f3e0:			; <UNDEFINED> instruction: 0xf8d84ad5
   4f3e4:	ldrbtmi	r0, [sl], #-0
   4f3e8:			; <UNDEFINED> instruction: 0xf980f001
   4f3ec:			; <UNDEFINED> instruction: 0xf8d848d3
   4f3f0:	ldrbtmi	r1, [r8], #-4
   4f3f4:			; <UNDEFINED> instruction: 0xffd4f7f7
   4f3f8:	ldrdcc	pc, [r4], -r8
   4f3fc:	vcgt.s8	<illegal reg q13.5>, <illegal reg q2.5>, <illegal reg q9.5>
   4f400:	vqdmlal.s<illegal width 8>	q11, d12, d3[1]
   4f404:	addsmi	r0, ip, #24, 6	; 0x60000000
   4f408:	cfldrsge	mvf15, [sl, #-252]!	; 0xffffff04
   4f40c:			; <UNDEFINED> instruction: 0xf7f74648
   4f410:	stmiami	fp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4f414:	ldrbtmi	r2, [r8], #-1044	; 0xfffffbec
   4f418:			; <UNDEFINED> instruction: 0xffe8f7f7
   4f41c:	stmibmi	sl, {r0, r3, r6, r7, r8, r9, fp, lr}^
   4f420:	strls	r2, [r0], #-512	; 0xfffffe00
   4f424:	andls	r4, r6, #2063597568	; 0x7b000000
   4f428:	movwls	r4, #9337	; 0x2479
   4f42c:	tstls	r1, r8, lsr #12
   4f430:	stmib	sp, {r0, r3, r4, r8, r9, fp, sp, pc}^
   4f434:	andls	r2, r3, #4, 4	; 0x40000000
   4f438:	ldrdcs	pc, [r4], -r8
   4f43c:			; <UNDEFINED> instruction: 0x1014f8d8
   4f440:	blx	fe58d442 <strspn@plt+0xfe574a3a>
   4f444:			; <UNDEFINED> instruction: 0xf013682b
   4f448:	strmi	r0, [r4], -r4, lsl #6
   4f44c:	mvnshi	pc, r0
   4f450:	blcs	69804 <strspn@plt+0x50dfc>
   4f454:	mvnhi	pc, r0, asr #32
   4f458:			; <UNDEFINED> instruction: 0x268048bc
   4f45c:			; <UNDEFINED> instruction: 0xf7f74478
   4f460:			; <UNDEFINED> instruction: 0xf7ffffc5
   4f464:	stmdavs	fp!, {r0, r2, r5, r6, r7, r8, fp, ip, sp, pc}
   4f468:			; <UNDEFINED> instruction: 0x0604f013
   4f46c:			; <UNDEFINED> instruction: 0xf8dfd167
   4f470:			; <UNDEFINED> instruction: 0xf10d92e0
   4f474:	ldrbtmi	r0, [r9], #2168	; 0x878
   4f478:			; <UNDEFINED> instruction: 0xf7f74648
   4f47c:			; <UNDEFINED> instruction: 0x4633ffb7
   4f480:	ldrtmi	r2, [sl], -ip, asr #3
   4f484:			; <UNDEFINED> instruction: 0xf8cd4628
   4f488:	tstls	r0, r4
   4f48c:			; <UNDEFINED> instruction: 0xf918f7fe
   4f490:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4f494:	blge	1e8c698 <strspn@plt+0x1e73c90>
   4f498:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
   4f49c:			; <UNDEFINED> instruction: 0xffa6f7f7
   4f4a0:	bmi	febe1b5c <strspn@plt+0xfebc9154>
   4f4a4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   4f4a8:	cmncc	r0, r1, lsl #12
   4f4ac:	tstls	r0, sl, ror r4
   4f4b0:			; <UNDEFINED> instruction: 0xf8d84631
   4f4b4:			; <UNDEFINED> instruction: 0xf0010000
   4f4b8:	vmul.i8	d31, d5, d9
   4f4bc:	vsubw.s8	q11, q6, d4
   4f4c0:	addsmi	r0, ip, #204, 6	; 0x30000003
   4f4c4:	ldmibge	r4!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   4f4c8:	strbmi	r4, [r9], -r2, asr #12
   4f4cc:			; <UNDEFINED> instruction: 0xf7fe4628
   4f4d0:	stmdacs	r0, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   4f4d4:	stmibge	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   4f4d8:	strcs	r4, [r0], r1, lsr #17
   4f4dc:			; <UNDEFINED> instruction: 0xf7f74478
   4f4e0:			; <UNDEFINED> instruction: 0xf7ffff85
   4f4e4:	stmdavs	r3, {r0, r2, r5, r7, r8, fp, ip, sp, pc}
   4f4e8:	streq	pc, [r4], #-19	; 0xffffffed
   4f4ec:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   4f4f0:			; <UNDEFINED> instruction: 0xf10d489c
   4f4f4:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4f4f8:			; <UNDEFINED> instruction: 0xff78f7f7
   4f4fc:			; <UNDEFINED> instruction: 0x463a2134
   4f500:	strtmi	r4, [r8], -r3, lsr #12
   4f504:	andhi	pc, r4, sp, asr #17
   4f508:			; <UNDEFINED> instruction: 0xf7fe9100
   4f50c:			; <UNDEFINED> instruction: 0x4606f8d9
   4f510:			; <UNDEFINED> instruction: 0xf47f2800
   4f514:	ldmmi	r4, {r0, r3, r4, r5, r8, r9, fp, sp, pc}
   4f518:	ldrdne	pc, [r0], -r8
   4f51c:			; <UNDEFINED> instruction: 0xf7f74478
   4f520:	ldmibmi	r2, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   4f524:	ldrdeq	pc, [r4], -r8
   4f528:			; <UNDEFINED> instruction: 0xf7fe4479
   4f52c:	ldmmi	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   4f530:	andne	lr, r2, #216, 18	; 0x360000
   4f534:			; <UNDEFINED> instruction: 0xf7f74478
   4f538:			; <UNDEFINED> instruction: 0xf7ffff33
   4f53c:	stmiavs	fp!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   4f540:	bicle	r2, r9, r0, lsl #22
   4f544:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f548:	sbccs	r4, ip, #59768832	; 0x3900000
   4f54c:	strbmi	r4, [r3], -r8, lsr #12
   4f550:			; <UNDEFINED> instruction: 0xff44f7fb
   4f554:			; <UNDEFINED> instruction: 0xd1bf2800
   4f558:	movwvs	pc, #16965	; 0x4245	; <UNPREDICTABLE>
   4f55c:	biceq	pc, ip, #204, 4	; 0xc000000c
   4f560:			; <UNDEFINED> instruction: 0xf000429c
   4f564:	stmibmi	r3, {r1, r2, r3, sl, pc}
   4f568:			; <UNDEFINED> instruction: 0x46424479
   4f56c:			; <UNDEFINED> instruction: 0xf7fe4628
   4f570:			; <UNDEFINED> instruction: 0xe7b1fe79
   4f574:	andeq	r4, r7, r2, asr #9
   4f578:	andeq	r0, r0, r8, asr #4
   4f57c:	andeq	pc, r0, lr, asr r5	; <UNPREDICTABLE>
   4f580:	andeq	r4, r7, r8, lsr #8
   4f584:	andeq	pc, r0, r8, ror #9
   4f588:	andeq	r4, r0, lr, lsl #28
   4f58c:	andeq	pc, r0, lr, lsr #8
   4f590:	andeq	r4, r2, r0, lsr #10
   4f594:	andeq	r4, r0, sl, asr #6
   4f598:	andeq	sp, r6, r8, lsr #27
   4f59c:	andeq	r8, r3, r6, lsr #9
   4f5a0:	ldrdeq	r8, [r3], -r0
   4f5a4:	ldrdeq	r8, [r3], -r6
   4f5a8:	ldrdeq	r8, [r3], -r0
   4f5ac:	ldrdeq	r8, [r3], -r2
   4f5b0:	andeq	r8, r3, r6, ror #9
   4f5b4:	andeq	r8, r3, ip, ror #9
   4f5b8:	andeq	r8, r3, sl, ror #9
   4f5bc:	andeq	r8, r3, r8, ror #9
   4f5c0:	muleq	r0, r8, r3
   4f5c4:	andeq	fp, r9, r0, ror #7
   4f5c8:	andeq	sp, r3, r0, ror #13
   4f5cc:	andeq	r8, r3, r2, lsr r7
   4f5d0:	andeq	r8, r3, ip, lsl r0
   4f5d4:	ldrdeq	r4, [r2], -sl
   4f5d8:	andeq	pc, r0, sl, lsr r2	; <UNPREDICTABLE>
   4f5dc:	andeq	r7, r3, sl, asr pc
   4f5e0:	andeq	pc, r0, sl, asr #3
   4f5e4:	muleq	r0, ip, r1
   4f5e8:	andeq	r7, r3, r4, lsr #29
   4f5ec:	andeq	r4, r0, r2, lsr r0
   4f5f0:	andeq	r7, r3, ip, lsr pc
   4f5f4:	ldrdeq	r5, [r1], -r0
   4f5f8:	andeq	r7, r3, sl, ror #30
   4f5fc:	andeq	r7, r3, r4, lsr #30
   4f600:	andeq	r7, r3, r6, lsl pc
   4f604:	andeq	sp, r6, r0, asr sl
   4f608:	strdeq	r7, [r3], -ip
   4f60c:	andeq	r7, r3, r0, lsl pc
   4f610:	andeq	pc, r0, r0, lsr #1
   4f614:	strdeq	r4, [r0], -r0
   4f618:	andeq	r8, r3, r4, lsr #32
   4f61c:	andeq	sp, r6, ip, lsl #19
   4f620:	andeq	r7, r3, r2, ror lr
   4f624:	andeq	r8, r3, r4, lsl r0
   4f628:	andeq	r7, r3, lr, lsr #31
   4f62c:	andeq	r8, r3, r8
   4f630:	andeq	lr, r0, r6, ror #31
   4f634:	andeq	r7, r3, sl, lsl #26
   4f638:	strdeq	r7, [r3], -r0
   4f63c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
   4f640:	strdeq	r4, [r0], -r6
   4f644:	andeq	sp, r6, ip, ror r8
   4f648:	andeq	r7, r3, r2, ror #25
   4f64c:	andeq	r7, r3, lr, lsr #24
   4f650:	strdeq	sl, [r0], -r6
   4f654:	andeq	sp, r6, sl, lsl r8
   4f658:	andeq	r7, r3, r0, lsr sp
   4f65c:	andeq	r7, r3, r8, ror #26
   4f660:			; <UNDEFINED> instruction: 0x00037bb6
   4f664:	andeq	sl, r0, sl, ror r9
   4f668:	andeq	sp, r6, r4, lsr #15
   4f66c:			; <UNDEFINED> instruction: 0x00037cb6
   4f670:	andeq	r7, r3, ip, asr fp
   4f674:	andeq	sl, r1, lr, lsr #31
   4f678:	andeq	r7, r3, r4, lsr fp
   4f67c:	andeq	r7, r3, r4, lsl #28
   4f680:	strdeq	r7, [r3], -r2
   4f684:	andeq	sp, r6, sl, ror #13
   4f688:			; <UNDEFINED> instruction: 0x0000a8b4
   4f68c:	andeq	r7, r3, r8, ror #23
   4f690:	andeq	r7, r3, r2, lsl ip
   4f694:	andeq	r7, r3, r8, lsl #24
   4f698:	andeq	r7, r3, sl, lsl #24
   4f69c:	andeq	r7, r3, ip, ror #20
   4f6a0:	andeq	r7, r3, ip, ror #22
   4f6a4:	andeq	sp, r6, r6, asr r6
   4f6a8:	andeq	r7, r3, r8, ror #22
   4f6ac:	andeq	r7, r3, r4, lsl sl
   4f6b0:	andeq	r7, r3, r2, ror sl
   4f6b4:	andeq	sp, r6, r0, lsl #12
   4f6b8:	strdeq	r7, [r3], -sl
   4f6bc:	muleq	r3, r8, r9
   4f6c0:	andeq	sl, r0, r0, ror #14
   4f6c4:	andeq	sp, r6, r4, lsl #11
   4f6c8:	muleq	r3, sl, sl
   4f6cc:	andeq	r7, r3, lr, lsr lr
   4f6d0:	andeq	r7, r3, lr, lsl r9
   4f6d4:	andeq	r7, r3, sl, ror #28
   4f6d8:	andeq	sp, r6, r8, lsl #10
   4f6dc:	ldrdeq	r7, [r3], -r6
   4f6e0:	andeq	r7, r3, r6, lsr #23
   4f6e4:	muleq	r3, ip, r8
   4f6e8:	andeq	sl, r0, r4, ror #12
   4f6ec:	andeq	sp, r6, sl, lsl #9
   4f6f0:	muleq	r3, r6, r9
   4f6f4:	andeq	r7, r3, r6, lsr r8
   4f6f8:	andeq	r7, r3, r6, lsr #16
   4f6fc:	strdeq	r7, [r3], -r6
   4f700:	ldrdeq	r7, [r3], -r8
   4f704:	andeq	sp, r6, lr, asr #7
   4f708:	andeq	r7, r3, r4, asr lr
   4f70c:	andeq	r7, r3, r2, lsl r9
   4f710:	andeq	r7, r3, r6, asr #28
   4f714:			; <UNDEFINED> instruction: 0x000378b8
   4f718:	andeq	r5, r0, ip, lsr #25
   4f71c:	andeq	r2, r1, r8, ror ip
   4f720:	andeq	sp, r6, ip, ror #6
   4f724:	andeq	r7, r3, ip, ror r8
   4f728:	andeq	r8, r1, r0, rrx
   4f72c:	andeq	r7, r3, ip, lsl r7
   4f730:	andeq	r7, r3, ip, lsr #24
   4f734:	andeq	sp, r6, ip, lsl #6
   4f738:	andeq	r7, r3, r2, lsr #24
   4f73c:	andeq	r7, r3, lr, asr r8
   4f740:	andeq	r7, r3, r6, lsl #24
   4f744:			; <UNDEFINED> instruction: 0xfffff261
   4f748:			; <UNDEFINED> instruction: 0xfffff2e1
   4f74c:	andeq	lr, r0, ip, lsr #18
   4f750:	andeq	r7, r3, lr, asr #12
   4f754:	andeq	sl, r0, r6, lsl r4
   4f758:	andeq	sp, r6, lr, lsr r2
   4f75c:	andeq	r7, r3, r4, asr r7
   4f760:	andeq	lr, r0, ip, lsr #17
   4f764:	andeq	r7, r3, lr, asr #11
   4f768:	andeq	r7, r3, ip, lsl fp
   4f76c:			; <UNDEFINED> instruction: 0x0006d1bc
   4f770:	andeq	r7, r3, r4, asr #23
   4f774:			; <UNDEFINED> instruction: 0x000041bc
   4f778:	blcs	69a8c <strspn@plt+0x51084>
   4f77c:	rsbshi	pc, sl, #0
   4f780:			; <UNDEFINED> instruction: 0x067cf8df
   4f784:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4f788:	mrc2	7, 1, pc, cr0, cr7, {7}
   4f78c:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f790:	blcs	69aa4 <strspn@plt+0x5109c>
   4f794:	cmphi	r7, r0	; <UNPREDICTABLE>
   4f798:			; <UNDEFINED> instruction: 0x0668f8df
   4f79c:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4f7a0:	mcr2	7, 1, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
   4f7a4:	stmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f7a8:	blcs	69b5c <strspn@plt+0x51154>
   4f7ac:	rscshi	pc, r7, r0
   4f7b0:			; <UNDEFINED> instruction: 0x0654f8df
   4f7b4:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4f7b8:	mrc2	7, 0, pc, cr8, cr7, {7}
   4f7bc:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f7c0:	blcs	69ad4 <strspn@plt+0x510cc>
   4f7c4:	cmphi	r5, r0	; <UNPREDICTABLE>
   4f7c8:			; <UNDEFINED> instruction: 0x0640f8df
   4f7cc:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4f7d0:	mcr2	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
   4f7d4:	stmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f7d8:	blcs	69aec <strspn@plt+0x510e4>
   4f7dc:	orrshi	pc, sp, r0
   4f7e0:			; <UNDEFINED> instruction: 0x062cf8df
   4f7e4:	ldrbtmi	r2, [r8], #-1664	; 0xfffff980
   4f7e8:	mcr2	7, 0, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
   4f7ec:	stmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f7f0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4f7f4:	andscs	r4, r8, #59768832	; 0x3900000
   4f7f8:			; <UNDEFINED> instruction: 0xf7fb4643
   4f7fc:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   4f800:	mcrge	6, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   4f804:	movtvs	pc, #29253	; 0x7245	; <UNPREDICTABLE>
   4f808:	tsteq	r8, #204, 4	; 0xc000000c	; <UNPREDICTABLE>
   4f80c:	mlasle	sl, ip, r2, r4
   4f810:			; <UNDEFINED> instruction: 0x0600f8df
   4f814:			; <UNDEFINED> instruction: 0xf7f74478
   4f818:	ldrb	pc, [sl, #3561]!	; 0xde9	; <UNPREDICTABLE>
   4f81c:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   4f820:	ldrdne	pc, [r8], -r8
   4f824:			; <UNDEFINED> instruction: 0xf7f74478
   4f828:	stmdavs	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   4f82c:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
   4f830:	svclt	0x00142b00
   4f834:			; <UNDEFINED> instruction: 0xf0042300
   4f838:	blcs	50444 <strspn@plt+0x37a3c>
   4f83c:	blge	88ca40 <strspn@plt+0x874038>
   4f840:			; <UNDEFINED> instruction: 0xf8dfe60a
   4f844:			; <UNDEFINED> instruction: 0xf10d05d8
   4f848:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
   4f84c:	stc2l	7, cr15, [lr, #988]	; 0x3dc
   4f850:	ldrtmi	r2, [sl], -r4, asr #2
   4f854:	strtmi	r4, [r8], -r3, lsr #12
   4f858:	andhi	pc, r4, sp, asr #17
   4f85c:			; <UNDEFINED> instruction: 0xf7fd9100
   4f860:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   4f864:	ldmibge	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   4f868:	ldreq	pc, [r4, #2271]!	; 0x8df
   4f86c:			; <UNDEFINED> instruction: 0xf7f74478
   4f870:			; <UNDEFINED> instruction: 0xf7fffdbd
   4f874:			; <UNDEFINED> instruction: 0xf8dfbadf
   4f878:	strcs	r0, [r0], ip, lsr #11
   4f87c:			; <UNDEFINED> instruction: 0xf7f74478
   4f880:			; <UNDEFINED> instruction: 0xf7fefdb5
   4f884:			; <UNDEFINED> instruction: 0xf8dfbfd5
   4f888:	ldrbtmi	r0, [r8], #-1440	; 0xfffffa60
   4f88c:			; <UNDEFINED> instruction: 0xf8dfe7c3
   4f890:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
   4f894:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f898:	ldreq	pc, [r4, #2271]	; 0x8df
   4f89c:			; <UNDEFINED> instruction: 0xf7ff4478
   4f8a0:			; <UNDEFINED> instruction: 0xf8dfba4a
   4f8a4:			; <UNDEFINED> instruction: 0x26004590
   4f8a8:	streq	pc, [ip, #2271]	; 0x8df
   4f8ac:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   4f8b0:	ldc2	7, cr15, [ip, #988]	; 0x3dc
   4f8b4:	rscseq	pc, r0, #4, 2
   4f8b8:	ldrtmi	r9, [r3], -r0, lsl #4
   4f8bc:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4f8c0:			; <UNDEFINED> instruction: 0x96014631
   4f8c4:	ldrbtmi	r3, [sl], #-1276	; 0xfffffb04
   4f8c8:	ldrdeq	pc, [r4], -r8
   4f8cc:			; <UNDEFINED> instruction: 0xff0ef000
   4f8d0:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4f8d4:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4f8d8:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4f8dc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4f8e0:			; <UNDEFINED> instruction: 0xf7f74478
   4f8e4:	msrcs	CPSR_, sp, asr sp
   4f8e8:			; <UNDEFINED> instruction: 0xf7fda820
   4f8ec:	ldmib	r8, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
   4f8f0:			; <UNDEFINED> instruction: 0xf8df310c
   4f8f4:			; <UNDEFINED> instruction: 0xf8d80558
   4f8f8:	ldrbtmi	r2, [r8], #-44	; 0xffffffd4
   4f8fc:			; <UNDEFINED> instruction: 0xf8d89100
   4f900:			; <UNDEFINED> instruction: 0xf7f71028
   4f904:			; <UNDEFINED> instruction: 0xf8dffd4d
   4f908:	ldrtmi	r2, [r3], -r8, asr #10
   4f90c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   4f910:	strls	r9, [r0], #-1537	; 0xfffff9ff
   4f914:	ldrsbteq	pc, [r8], -r8	; <UNPREDICTABLE>
   4f918:	ldc2l	0, cr15, [sl, #-4]!
   4f91c:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   4f920:			; <UNDEFINED> instruction: 0xf7f74478
   4f924:	stmdavs	fp!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   4f928:			; <UNDEFINED> instruction: 0xf53f075b
   4f92c:			; <UNDEFINED> instruction: 0xf7ffa92d
   4f930:			; <UNDEFINED> instruction: 0xf8dfbaa7
   4f934:			; <UNDEFINED> instruction: 0xf8df4524
   4f938:	ldrbtmi	r0, [ip], #-1316	; 0xfffffadc
   4f93c:			; <UNDEFINED> instruction: 0xf7f74478
   4f940:	movwcs	pc, #3413	; 0xd55	; <UNPREDICTABLE>
   4f944:	addseq	pc, r0, #4, 2
   4f948:	movwcs	lr, #2509	; 0x9cd
   4f94c:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
   4f950:			; <UNDEFINED> instruction: 0xf8d84619
   4f954:	ldrcc	r0, [ip], #4
   4f958:			; <UNDEFINED> instruction: 0xf001447a
   4f95c:			; <UNDEFINED> instruction: 0xf8dffd59
   4f960:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
   4f964:	stc2l	7, cr15, [r2, #-988]	; 0xfffffc24
   4f968:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   4f96c:	stmib	sp, {r8, r9, sp}^
   4f970:	ldrmi	r4, [r9], -r0, lsl #6
   4f974:	ldrdeq	pc, [r8], -r8
   4f978:			; <UNDEFINED> instruction: 0xf001447a
   4f97c:			; <UNDEFINED> instruction: 0xf8dffd49
   4f980:	ldmib	r8, {r2, r3, r5, r6, r7, sl}^
   4f984:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   4f988:	stc2	7, cr15, [sl, #-988]	; 0xfffffc24
   4f98c:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   4f990:	andne	lr, r5, #216, 18	; 0x360000
   4f994:			; <UNDEFINED> instruction: 0xf7f74478
   4f998:			; <UNDEFINED> instruction: 0xf7fffd03
   4f99c:			; <UNDEFINED> instruction: 0xf10db9fc
   4f9a0:			; <UNDEFINED> instruction: 0x46390878
   4f9a4:	subcs	r4, r4, #40, 12	; 0x2800000
   4f9a8:			; <UNDEFINED> instruction: 0xf7fb4643
   4f9ac:	stmdacs	r0, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   4f9b0:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {3}
   4f9b4:	tstvs	r1, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4f9b8:	movteq	pc, #17100	; 0x42cc	; <UNPREDICTABLE>
   4f9bc:			; <UNDEFINED> instruction: 0xf000429c
   4f9c0:			; <UNDEFINED> instruction: 0xf8df820c
   4f9c4:	strcs	r0, [r0, #-1200]	; 0xfffffb50
   4f9c8:			; <UNDEFINED> instruction: 0xf7f74478
   4f9cc:			; <UNDEFINED> instruction: 0xf8dffd0f
   4f9d0:	strtmi	r2, [fp], -r8, lsr #9
   4f9d4:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   4f9d8:	rsbscc	r4, r8, #42991616	; 0x2900000
   4f9dc:			; <UNDEFINED> instruction: 0xf8df9200
   4f9e0:			; <UNDEFINED> instruction: 0xf8d8249c
   4f9e4:	ldrbtmi	r0, [sl], #-48	; 0xffffffd0
   4f9e8:	cdp2	0, 8, cr15, cr0, cr0, {0}
   4f9ec:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
   4f9f0:			; <UNDEFINED> instruction: 0xf0002b01
   4f9f4:	blcs	f01a8 <strspn@plt+0xd77a0>
   4f9f8:	mvnshi	pc, r0
   4f9fc:	streq	pc, [r0], #2271	; 0x8df
   4fa00:	ldrdcs	pc, [r8], -r8
   4fa04:	ldrsbtne	pc, [r8], -r8	; <UNPREDICTABLE>
   4fa08:			; <UNDEFINED> instruction: 0xf7f74478
   4fa0c:			; <UNDEFINED> instruction: 0xf8dffcc9
   4fa10:	movwcs	r2, #1140	; 0x474
   4fa14:	ldrdeq	pc, [ip], -r8
   4fa18:			; <UNDEFINED> instruction: 0x4619447a
   4fa1c:	stmib	sp, {r2, r7, r9, ip, sp}^
   4fa20:			; <UNDEFINED> instruction: 0xf8df2300
   4fa24:	ldrbtmi	r2, [sl], #-1124	; 0xfffffb9c
   4fa28:	ldc2l	0, cr15, [r2], #4
   4fa2c:	tstvs	r1, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4fa30:	movteq	pc, #17100	; 0x42cc	; <UNPREDICTABLE>
   4fa34:			; <UNDEFINED> instruction: 0xf000429c
   4fa38:			; <UNDEFINED> instruction: 0xf8df81c1
   4fa3c:	ldrbtmi	r0, [r8], #-1104	; 0xfffffbb0
   4fa40:	ldc2l	7, cr15, [r4], {247}	; 0xf7
   4fa44:			; <UNDEFINED> instruction: 0xf8dfe6b4
   4fa48:	cfldrsge	mvf0, [lr], {72}	; 0x48
   4fa4c:			; <UNDEFINED> instruction: 0xf7f74478
   4fa50:	ldrtmi	pc, [r9], -sp, asr #25	; <UNPREDICTABLE>
   4fa54:	strtmi	r4, [r3], -r8, lsr #12
   4fa58:			; <UNDEFINED> instruction: 0xf7fb2214
   4fa5c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   4fa60:	orrhi	pc, r1, r0, asr #32
   4fa64:	strteq	pc, [ip], #-2271	; 0xfffff721
   4fa68:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   4fa6c:	ldc2	7, cr15, [r8], {247}	; 0xf7
   4fa70:			; <UNDEFINED> instruction: 0xf10de692
   4fa74:			; <UNDEFINED> instruction: 0x46390a38
   4fa78:	ldrbmi	r2, [r3], -ip, lsr #4
   4fa7c:	stc2	7, cr15, [lr], #1004	; 0x3ec
   4fa80:			; <UNDEFINED> instruction: 0xf47f2800
   4fa84:	ldmib	sl, {r0, r5, r7, r9, sl, fp, sp, pc}^
   4fa88:	ldmib	sl, {r0, r3, r8, r9, ip, lr}^
   4fa8c:	ldmib	sl, {r0, r2, r8, sp}^
   4fa90:	movwls	r0, #25607	; 0x6407
   4fa94:			; <UNDEFINED> instruction: 0x3010f8da
   4fa98:	andne	lr, r2, sp, asr #19
   4fa9c:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, fp, lr}^
   4faa0:	stmib	sp, {r2, r8, sl, lr}^
   4faa4:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
   4faa8:	movwcs	lr, #10714	; 0x29da
   4faac:	ldrdne	pc, [r4], -sl
   4fab0:	ldc2l	7, cr15, [r6], #-988	; 0xfffffc24
   4fab4:	stcge	6, cr14, [lr], {136}	; 0x88
   4fab8:			; <UNDEFINED> instruction: 0x46284639
   4fabc:			; <UNDEFINED> instruction: 0x46232214
   4fac0:	stc2	7, cr15, [ip], {251}	; 0xfb
   4fac4:			; <UNDEFINED> instruction: 0xf47e2800
   4fac8:	ldmib	r4, {r0, r2, r3, r5, r7, r9, sl, fp, sp, pc}^
   4facc:	ldmmi	r3!, {r0, r1, r8, ip, sp}^
   4fad0:	ldrbtmi	r6, [r8], #-2210	; 0xfffff75e
   4fad4:	stmdavs	r1!, {r8, ip, pc}^
   4fad8:	stc2l	7, cr15, [r2], #-988	; 0xfffffc24
   4fadc:	mcrlt	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   4fae0:	beq	e8bf1c <strspn@plt+0xe73514>
   4fae4:	andcs	r4, r8, #59768832	; 0x3900000
   4fae8:			; <UNDEFINED> instruction: 0xf7fb4653
   4faec:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   4faf0:	ldmdage	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   4faf4:	tstvs	fp, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   4faf8:	movweq	pc, #33484	; 0x82cc	; <UNPREDICTABLE>
   4fafc:			; <UNDEFINED> instruction: 0xf000429c
   4fb00:	stmiami	r7!, {r2, r6, r8, pc}^
   4fb04:			; <UNDEFINED> instruction: 0xf7f74478
   4fb08:	stmiami	r6!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   4fb0c:	ldrdne	pc, [r4], -sl
   4fb10:			; <UNDEFINED> instruction: 0xf7f74478
   4fb14:			; <UNDEFINED> instruction: 0xf7fffc45
   4fb18:	ldcge	8, cr11, [lr, #-408]	; 0xfffffe68
   4fb1c:	subscs	r4, r0, #59768832	; 0x3900000
   4fb20:			; <UNDEFINED> instruction: 0xf7fb462b
   4fb24:			; <UNDEFINED> instruction: 0x4604fc5b
   4fb28:			; <UNDEFINED> instruction: 0xf47f2800
   4fb2c:	bmi	ff7fb498 <strspn@plt+0xff7e2a90>
   4fb30:	ldmmi	pc, {r1, r2, r3, r4, r6, r7, r8, fp, lr}^	; <UNPREDICTABLE>
   4fb34:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4fb38:			; <UNDEFINED> instruction: 0xf7f74478
   4fb3c:	msrcs	CPSR_, r1, lsr ip
   4fb40:			; <UNDEFINED> instruction: 0xf7fda81f
   4fb44:	ldmmi	fp, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
   4fb48:			; <UNDEFINED> instruction: 0xf7f74478
   4fb4c:	bmi	ff70ec90 <strspn@plt+0xff6f6288>
   4fb50:	strtmi	r9, [r3], -r1, lsl #8
   4fb54:	bvs	1a60d44 <strspn@plt+0x1a4833c>
   4fb58:	andls	r3, r0, #168, 4	; 0x8000000a
   4fb5c:			; <UNDEFINED> instruction: 0x46214ad7
   4fb60:			; <UNDEFINED> instruction: 0xf000447a
   4fb64:	ldrt	pc, [fp], -r3, asr #27	; <UNPREDICTABLE>
   4fb68:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4fb6c:	subcs	r4, r0, #59768832	; 0x3900000
   4fb70:			; <UNDEFINED> instruction: 0xf7fb4643
   4fb74:	stmdacs	r0, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
   4fb78:	mcrge	4, 4, pc, cr15, cr14, {3}	; <UNPREDICTABLE>
   4fb7c:	ldclmi	8, cr4, [r1], {208}	; 0xd0
   4fb80:			; <UNDEFINED> instruction: 0xf7f74478
   4fb84:	bmi	ff48ec58 <strspn@plt+0xff476250>
   4fb88:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   4fb8c:	msreq	SPSR_fs, r4, lsl #2
   4fb90:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   4fb94:	ldrmi	r1, [r9], -r0, lsl #6
   4fb98:	ldrdeq	pc, [r8], -r8
   4fb9c:	ldc2	0, cr15, [r8], #-4
   4fba0:	stmibmi	fp, {r1, r3, r6, r7, r9, fp, lr}^
   4fba4:	ldrbtmi	r4, [sl], #-2251	; 0xfffff735
   4fba8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4fbac:	blx	ffe8db92 <strspn@plt+0xffe7518a>
   4fbb0:	stmdage	r1!, {r5, r8, sp}
   4fbb4:	blx	ffd0dbb0 <strspn@plt+0xffcf51a8>
   4fbb8:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
   4fbbc:	ldc2	7, cr15, [r6], {247}	; 0xf7
   4fbc0:	ldrdeq	pc, [ip], -r8	; <UNPREDICTABLE>
   4fbc4:			; <UNDEFINED> instruction: 0xf7fe4621
   4fbc8:			; <UNDEFINED> instruction: 0xf7fefaaf
   4fbcc:	cdpge	14, 1, cr11, cr14, cr6, {3}
   4fbd0:	eorcs	r4, ip, #59768832	; 0x3900000
   4fbd4:			; <UNDEFINED> instruction: 0xf7fb4633
   4fbd8:	strmi	pc, [r4], -r1, lsl #24
   4fbdc:			; <UNDEFINED> instruction: 0xf47e2800
   4fbe0:	ldmmi	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, pc}
   4fbe4:			; <UNDEFINED> instruction: 0xf7f74478
   4fbe8:	bmi	fefcebf4 <strspn@plt+0xfefb61ec>
   4fbec:	strls	r4, [r1], #-1571	; 0xfffff9dd
   4fbf0:			; <UNDEFINED> instruction: 0x4621447a
   4fbf4:	addvc	pc, r4, #8388608	; 0x800000
   4fbf8:	bmi	feef4400 <strspn@plt+0xfeedb9f8>
   4fbfc:	ldrbtmi	r6, [sl], #-2224	; 0xfffff750
   4fc00:	ldc2l	0, cr15, [r4, #-0]
   4fc04:	blcs	a9ed8 <strspn@plt+0x914d0>
   4fc08:	sbchi	pc, r9, r0
   4fc0c:			; <UNDEFINED> instruction: 0xf47e2b03
   4fc10:	ldmib	r6, {r0, r1, r4, r6, r7, r8, r9, sl, fp, sp, pc}^
   4fc14:	ldmibvs	r3!, {r0, r1, r2, r8, sp}
   4fc18:	stmib	sp, {r0, r1, r4, r5, r7, fp, lr}^
   4fc1c:	movwls	r2, #257	; 0x101
   4fc20:	ldmib	r6, {r3, r4, r5, r6, sl, lr}^
   4fc24:	ldmvs	r1!, {r2, r8, r9, sp}^
   4fc28:	blx	fef0dc0e <strspn@plt+0xfeef5206>
   4fc2c:	svclt	0x00c4f7fe
   4fc30:			; <UNDEFINED> instruction: 0x4639ac1e
   4fc34:	strtmi	r2, [r3], -r8, asr #4
   4fc38:	blx	ff48dc2e <strspn@plt+0xff475226>
   4fc3c:			; <UNDEFINED> instruction: 0xf47e2800
   4fc40:	bmi	feafba54 <strspn@plt+0xfeae304c>
   4fc44:	stmiami	fp!, {r1, r3, r5, r7, r8, fp, lr}
   4fc48:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4fc4c:			; <UNDEFINED> instruction: 0xf7f74478
   4fc50:	stmdage	r2!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   4fc54:			; <UNDEFINED> instruction: 0xf7fd2118
   4fc58:	stmiami	r7!, {r0, r5, r7, r9, fp, ip, sp, lr, pc}
   4fc5c:	andne	lr, sl, #212, 18	; 0x350000
   4fc60:			; <UNDEFINED> instruction: 0xf7f74478
   4fc64:	stmiami	r5!, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   4fc68:	ldrbtmi	r6, [r8], #-2849	; 0xfffff4df
   4fc6c:	blx	fe68dc52 <strspn@plt+0xfe67524a>
   4fc70:	svclt	0x006af7fe
   4fc74:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   4fc78:	eorscs	r4, r4, #59768832	; 0x3900000
   4fc7c:			; <UNDEFINED> instruction: 0xf7fb4643
   4fc80:	strmi	pc, [r4], -sp, lsr #23
   4fc84:			; <UNDEFINED> instruction: 0xf47f2800
   4fc88:	ldmmi	sp, {r0, r1, r3, r4, r5, r6, r8, sl, fp, sp, pc}
   4fc8c:			; <UNDEFINED> instruction: 0xf7f74478
   4fc90:	bmi	fe78eb4c <strspn@plt+0xfe776144>
   4fc94:	strls	r4, [r1], #-1571	; 0xfffff9dd
   4fc98:			; <UNDEFINED> instruction: 0x4621447a
   4fc9c:	addvc	pc, sl, #8388608	; 0x800000
   4fca0:	bmi	fe6b44a8 <strspn@plt+0xfe69baa0>
   4fca4:			; <UNDEFINED> instruction: 0x0010f8d8
   4fca8:			; <UNDEFINED> instruction: 0xf000447a
   4fcac:			; <UNDEFINED> instruction: 0xf8d8fd1f
   4fcb0:	blcs	9bcf8 <strspn@plt+0x832f0>
   4fcb4:	blcc	103ea8 <strspn@plt+0xeb4a0>
   4fcb8:			; <UNDEFINED> instruction: 0xf63f2b01
   4fcbc:	ldmib	r8, {r0, r5, r6, r8, sl, fp, sp, pc}^
   4fcc0:			; <UNDEFINED> instruction: 0xf8d82109
   4fcc4:	ldmmi	r1, {r5, ip, sp}
   4fcc8:	smlabtcs	r1, sp, r9, lr
   4fccc:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   4fcd0:	movwcs	lr, #27096	; 0x69d8
   4fcd4:			; <UNDEFINED> instruction: 0x1014f8d8
   4fcd8:	blx	190dcbe <strspn@plt+0x18f52b6>
   4fcdc:	bmi	fe389224 <strspn@plt+0xfe37081c>
   4fce0:			; <UNDEFINED> instruction: 0xf04f2300
   4fce4:	mrscs	r4, (UNDEF: 0)
   4fce8:			; <UNDEFINED> instruction: 0xf001447a
   4fcec:	stmmi	r9, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   4fcf0:			; <UNDEFINED> instruction: 0xf7f74478
   4fcf4:			; <UNDEFINED> instruction: 0xf8d8fb7b
   4fcf8:			; <UNDEFINED> instruction: 0xf0200000
   4fcfc:			; <UNDEFINED> instruction: 0xf8c84000
   4fd00:			; <UNDEFINED> instruction: 0xf7ff0000
   4fd04:	stmdbge	ip, {r2, r3, r5, r7, fp, ip, sp, pc}
   4fd08:	adcseq	pc, r4, fp, lsl #2
   4fd0c:	andvs	r9, sp, sp, lsl #14
   4fd10:	stc2	0, cr15, [r4]
   4fd14:	ldmib	sp, {r5, r6, r8, r9, ip, sp, pc}^
   4fd18:	bl	fed98950 <strspn@plt+0xfed7ff48>
   4fd1c:	bl	1a11d2c <strspn@plt+0x19f9324>
   4fd20:			; <UNDEFINED> instruction: 0xf1b90903
   4fd24:	svclt	0x00080f00
   4fd28:	svccc	0x0080f5b8
   4fd2c:			; <UNDEFINED> instruction: 0xf10dd220
   4fd30:	bmi	1e929e8 <strspn@plt+0x1e79fe0>
   4fd34:	tstcs	r1, r3, lsl #12
   4fd38:			; <UNDEFINED> instruction: 0x4658447a
   4fd3c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   4fd40:	stcl	7, cr15, [ip], {200}	; 0xc8
   4fd44:	movwcs	r4, #1593	; 0x639
   4fd48:	strtmi	r2, [r8], -r0, lsl #16
   4fd4c:			; <UNDEFINED> instruction: 0xf8cbbfb8
   4fd50:			; <UNDEFINED> instruction: 0xf8db6000
   4fd54:			; <UNDEFINED> instruction: 0xf0012000
   4fd58:			; <UNDEFINED> instruction: 0xf8dbfdff
   4fd5c:			; <UNDEFINED> instruction: 0xf7c80000
   4fd60:			; <UNDEFINED> instruction: 0xf7ffebd4
   4fd64:	stmdami	sp!, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}^
   4fd68:			; <UNDEFINED> instruction: 0xf7f74478
   4fd6c:	ldr	pc, [r3, #-2879]	; 0xfffff4c1
   4fd70:	strtmi	r4, [r8], -fp, ror #20
   4fd74:	orrcs	r4, r0, #59768832	; 0x3900000
   4fd78:			; <UNDEFINED> instruction: 0xf001447a
   4fd7c:			; <UNDEFINED> instruction: 0xf7fffded
   4fd80:	stmdbmi	r8!, {r0, r6, r7, r8, fp, ip, sp, pc}^
   4fd84:			; <UNDEFINED> instruction: 0xf7ff4479
   4fd88:	stmdami	r7!, {r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
   4fd8c:	sxtah	r4, sl, r8, ror #8
   4fd90:	strcs	r4, [r0], r6, ror #16
   4fd94:			; <UNDEFINED> instruction: 0xf7f74478
   4fd98:			; <UNDEFINED> instruction: 0xf7fefb29
   4fd9c:	stmdami	r4!, {r0, r3, r6, r8, sl, fp, ip, sp, pc}^
   4fda0:	andne	lr, r3, #3506176	; 0x358000
   4fda4:			; <UNDEFINED> instruction: 0xf7f74478
   4fda8:			; <UNDEFINED> instruction: 0xf7fefafb
   4fdac:	stmdami	r1!, {r0, r2, r8, r9, sl, fp, ip, sp, pc}^
   4fdb0:	andne	lr, r5, #216, 18	; 0x360000
   4fdb4:			; <UNDEFINED> instruction: 0xf7f74478
   4fdb8:	strbt	pc, [r1], #2803	; 0xaf3	; <UNPREDICTABLE>
   4fdbc:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
   4fdc0:	blx	58dda6 <strspn@plt+0x57539e>
   4fdc4:			; <UNDEFINED> instruction: 0xf7e9a823
   4fdc8:			; <UNDEFINED> instruction: 0xe636f81f
   4fdcc:			; <UNDEFINED> instruction: 0xf8d8485b
   4fdd0:	ldrbtmi	r1, [r8], #-52	; 0xffffffcc
   4fdd4:	blx	ff98ddb8 <strspn@plt+0xff9753b0>
   4fdd8:	ldmdami	r9, {r4, r9, sl, sp, lr, pc}^
   4fddc:	ldrdne	pc, [r0], -r8
   4fde0:			; <UNDEFINED> instruction: 0xf7f74478
   4fde4:	strb	pc, [ip, #2781]!	; 0xadd	; <UNPREDICTABLE>
   4fde8:	bl	ff90dd10 <strspn@plt+0xff8f5308>
   4fdec:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
   4fdf0:	blx	fff8ddd4 <strspn@plt+0xfff753cc>
   4fdf4:	ldrsbteq	pc, [r4], -r8	; <UNPREDICTABLE>
   4fdf8:			; <UNDEFINED> instruction: 0xf7fc4629
   4fdfc:	ldrb	pc, [sp, #3277]!	; 0xccd	; <UNPREDICTABLE>
   4fe00:	andeq	lr, r0, r2, lsl #12
   4fe04:	andeq	lr, r0, sl, ror #11
   4fe08:	ldrdeq	lr, [r0], -r2
   4fe0c:			; <UNDEFINED> instruction: 0x0000e5ba
   4fe10:	andeq	lr, r0, r2, lsr #11
   4fe14:	andeq	r3, r0, r0, lsl pc
   4fe18:	andeq	r7, r3, r4, lsl #16
   4fe1c:	andeq	r7, r3, sl, ror r2
   4fe20:	andeq	r7, r3, r0, ror #5
   4fe24:	andeq	lr, r0, ip, lsl #10
   4fe28:	andeq	r7, r3, sl, lsr r2
   4fe2c:	andeq	r7, r3, r2, lsr r2
   4fe30:	andeq	r7, r3, r8, lsr #4
   4fe34:	andeq	ip, r6, r8, lsr lr
   4fe38:	andeq	r7, r3, lr, lsr r5
   4fe3c:	andeq	r7, r3, lr, lsr #12
   4fe40:	andeq	lr, r0, ip, ror r4
   4fe44:	andeq	r7, r3, r6, ror #3
   4fe48:	muleq	r0, ip, r3
   4fe4c:	andeq	r7, r3, lr, lsl #12
   4fe50:	andeq	r7, r3, r6, lsr r6
   4fe54:	andeq	lr, r0, r8, ror #8
   4fe58:	andeq	ip, r6, sl, lsr #27
   4fe5c:			; <UNDEFINED> instruction: 0x000373b8
   4fe60:	andeq	r7, r3, r4, ror r2
   4fe64:	andeq	r7, r3, lr, lsr #7
   4fe68:	andeq	r7, r3, r8, lsr #7
   4fe6c:	andeq	r7, r3, sl, lsr #7
   4fe70:			; <UNDEFINED> instruction: 0x000373b4
   4fe74:	andeq	r7, r3, ip, ror #4
   4fe78:	andeq	ip, r6, lr, lsl #26
   4fe7c:	andeq	r7, r3, sl, asr r2
   4fe80:	andeq	r7, r3, r0, lsl #5
   4fe84:	andeq	ip, r6, ip, asr #25
   4fe88:	andeq	r7, r3, r6, lsl #5
   4fe8c:	andeq	r4, r0, r6, asr pc
   4fe90:	ldrdeq	r3, [r0], -r8
   4fe94:	andeq	r3, r2, r6, lsr #20
   4fe98:			; <UNDEFINED> instruction: 0x000374b2
   4fe9c:	strdeq	r7, [r3], -sl
   4fea0:	andeq	r3, r0, r0, lsr #24
   4fea4:	andeq	r7, r3, r0, lsl r3
   4fea8:	andeq	lr, r0, r4, lsr #4
   4feac:	andeq	r6, r3, lr, lsl #31
   4feb0:	andeq	r3, r0, r4, asr #2
   4feb4:	andeq	r7, r3, r4, lsr #5
   4feb8:	muleq	r6, r0, fp
   4febc:	muleq	r3, r4, r2
   4fec0:			; <UNDEFINED> instruction: 0x000052b8
   4fec4:	andeq	ip, r6, sl, asr fp
   4fec8:	andeq	r7, r3, r4, lsl #1
   4fecc:	andeq	r7, r3, r2, lsl #1
   4fed0:	andeq	r6, r3, ip, lsl pc
   4fed4:	ldrdeq	r3, [r0], -r2
   4fed8:	andeq	r6, r3, lr, lsr #26
   4fedc:	andeq	r7, r3, r8, lsl #4
   4fee0:	strdeq	ip, [r6], -r4
   4fee4:	andeq	r7, r3, r6, asr r4
   4fee8:	andeq	r7, r3, r0, ror r4
   4feec:	andeq	lr, r0, r0, lsl r1
   4fef0:	andeq	r6, r3, sl, ror lr
   4fef4:	andeq	r3, r0, r0, lsr r0
   4fef8:	andeq	r7, r3, r8, ror #2
   4fefc:	andeq	r7, r3, r2, ror r1
   4ff00:	andeq	r7, r3, r0, ror #2
   4ff04:	andeq	ip, r6, ip, asr #20
   4ff08:	andeq	r7, r3, r8, ror #8
   4ff0c:	andeq	r7, r3, sl, asr r4
   4ff10:	strdeq	r7, [r3], -r0
   4ff14:	ldrdeq	fp, [r0], -r8
   4ff18:	ldrdeq	r7, [r3], -r0
   4ff1c:	andeq	r2, r0, r8, ror #30
   4ff20:	ldrdeq	r6, [r3], -ip
   4ff24:	andeq	r6, r3, r0, asr #26
   4ff28:	andeq	r6, r3, r8, lsr sp
   4ff2c:	strdeq	sp, [r0], -r4
   4ff30:	andeq	r7, r3, r8, asr #5
   4ff34:	andeq	r7, r3, r4, lsr #7
   4ff38:	andeq	r6, r3, r2, lsl #30
   4ff3c:	muleq	r3, r6, lr
   4ff40:	andeq	r6, r3, ip, ror lr
   4ff44:	andeq	r6, r3, sl, lsl #29
   4ff48:			; <UNDEFINED> instruction: 0x460eb5f0
   4ff4c:	addlt	r4, r5, r1, ror #18
   4ff50:	strmi	r4, [r4], -r1, ror #20
   4ff54:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   4ff58:	ldrbeq	r5, [r9, -sl, lsl #17]
   4ff5c:	andls	r6, r3, #1179648	; 0x120000
   4ff60:	andeq	pc, r0, #79	; 0x4f
   4ff64:	bvs	ff0c544c <strspn@plt+0xff0aca44>
   4ff68:	stmdbcs	r0, {r1, r7, r8, fp, sp, lr}
   4ff6c:	blge	104034 <strspn@plt+0xeb62c>
   4ff70:	movwcs	r9, #17153	; 0x4301
   4ff74:	movwcs	r9, #768	; 0x300
   4ff78:	blx	fe90df76 <strspn@plt+0xfe8f556e>
   4ff7c:	eorsle	r2, r1, r0, lsl #16
   4ff80:	strcs	r4, [r0, #-3926]	; 0xfffff0aa
   4ff84:			; <UNDEFINED> instruction: 0x4638447f
   4ff88:	blx	c8df6c <strspn@plt+0xc75564>
   4ff8c:	strls	r4, [r1, #-2644]	; 0xfffff5ac
   4ff90:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   4ff94:	andcc	r4, ip, #42991616	; 0x2900000
   4ff98:	bmi	14f47a0 <strspn@plt+0x14dbd98>
   4ff9c:	ldrbtmi	r6, [sl], #-2528	; 0xfffff620
   4ffa0:	blx	e0bfac <strspn@plt+0xdf35a4>
   4ffa4:	ldrtmi	fp, [r8], -r6, asr #2
   4ffa8:	blx	88df8c <strspn@plt+0x875584>
   4ffac:	adcmi	r6, fp, #929792	; 0xe3000
   4ffb0:	bvs	8c747c <strspn@plt+0x8aea74>
   4ffb4:	ldrmi	r4, [r0, r0, lsr #12]!
   4ffb8:	blmi	12228ec <strspn@plt+0x1209ee4>
   4ffbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4ffc0:	blls	12a030 <strspn@plt+0x111628>
   4ffc4:			; <UNDEFINED> instruction: 0xf040405a
   4ffc8:	andcs	r8, r0, r3, lsl #1
   4ffcc:	ldcllt	0, cr11, [r0, #20]!
   4ffd0:			; <UNDEFINED> instruction: 0xf7fc4610
   4ffd4:	ldrb	pc, [r3, r1, ror #23]	; <UNPREDICTABLE>
   4ffd8:	stmdami	r4, {r0, r6, r8, fp, sp, lr}^
   4ffdc:			; <UNDEFINED> instruction: 0xf7f74478
   4ffe0:	ubfx	pc, pc, #19, #10
   4ffe4:	rsclt	r9, pc, #2, 26	; 0x80
   4ffe8:	subsle	r2, r2, pc, ror pc
   4ffec:	rsbseq	pc, pc, r5
   4fff0:	sha256h.32	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q1.5>
   4fff4:	blcs	50d14 <strspn@plt+0x3830c>
   4fff8:	orrlt	sp, r8, r4, lsr #24
   4fffc:	mvnsvc	pc, #82837504	; 0x4f00000
   50000:			; <UNDEFINED> instruction: 0xd15c429d
   50004:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   50008:			; <UNDEFINED> instruction: 0xf9f0f7f7
   5000c:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   50010:			; <UNDEFINED> instruction: 0xf9ecf7f7
   50014:	bvs	889eec <strspn@plt+0x8714e4>
   50018:			; <UNDEFINED> instruction: 0xf7fc4629
   5001c:			; <UNDEFINED> instruction: 0xe7cbfbbd
   50020:	vmvn.i16	d20, #213	; 0x00d5
   50024:	vld4.8	{d2,d4,d6,d8}, [r5], r7
   50028:	ldrbtmi	r4, [r8], #-1407	; 0xfffffa81
   5002c:			; <UNDEFINED> instruction: 0xf9b8f7f7
   50030:	rscle	r2, fp, r0, lsl #26
   50034:	tstle	r5, pc, lsr #24
   50038:			; <UNDEFINED> instruction: 0x46294830
   5003c:			; <UNDEFINED> instruction: 0xf7f74478
   50040:	strb	pc, [r3, pc, lsr #19]!	; <UNPREDICTABLE>
   50044:	mcr2	7, 4, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   50048:	strmi	r0, [r1], -fp, lsr #12
   5004c:	bmi	b85124 <strspn@plt+0xb6c71c>
   50050:	stmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
   50054:	streq	pc, [r0, r7, asr #32]
   50058:	streq	lr, [r7, #-2597]	; 0xfffff5db
   5005c:			; <UNDEFINED> instruction: 0xf7f74478
   50060:			; <UNDEFINED> instruction: 0xe7e5f99f
   50064:	adclt	r4, sp, #40, 16	; 0x280000
   50068:			; <UNDEFINED> instruction: 0xf7f74478
   5006c:	bmi	a4e770 <strspn@plt+0xa35d68>
   50070:	ldrtmi	r2, [r8], -r0, lsl #6
   50074:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   50078:	bmi	998c80 <strspn@plt+0x980278>
   5007c:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   50080:	blx	d8c08a <strspn@plt+0xd73682>
   50084:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   50088:			; <UNDEFINED> instruction: 0xf9b0f7f7
   5008c:	adcsle	r2, sp, r0, lsl #26
   50090:	vqshl.u64	q15, q1, #5
   50094:	eorne	r2, pc, #6
   50098:	mcr2	7, 3, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   5009c:			; <UNDEFINED> instruction: 0x4601063a
   500a0:	bmi	7c50f4 <strspn@plt+0x7ac6ec>
   500a4:	ldmdami	sp, {r1, r3, r4, r5, r6, sl, lr}
   500a8:	ldrbmi	pc, [pc, #-1061]!	; 4fc8b <strspn@plt+0x37283>	; <UNPREDICTABLE>
   500ac:	ldrbeq	pc, [pc, #-37]!	; 5008f <strspn@plt+0x37687>	; <UNPREDICTABLE>
   500b0:			; <UNDEFINED> instruction: 0xf7f74478
   500b4:			; <UNDEFINED> instruction: 0xe7bbf975
   500b8:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   500bc:	ldmdami	r9, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   500c0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   500c4:			; <UNDEFINED> instruction: 0xf96cf7f7
   500c8:	bmi	649e38 <strspn@plt+0x631430>
   500cc:			; <UNDEFINED> instruction: 0xe7ea447a
   500d0:	b	1c0dff8 <strspn@plt+0x1bf55f0>
   500d4:	andeq	r2, r7, ip, lsl #26
   500d8:	andeq	r0, r0, r8, asr #4
   500dc:	andeq	r6, r3, r0, asr #22
   500e0:	andeq	pc, r6, r2, asr #10
   500e4:	andeq	r6, r0, sl, lsr r6
   500e8:	andeq	r2, r7, r4, lsr #25
   500ec:	andeq	fp, r0, r0, lsl #25
   500f0:	andeq	ip, r3, sl, lsl #4
   500f4:	ldrdeq	r7, [r1], -lr
   500f8:			; <UNDEFINED> instruction: 0x0003c1be
   500fc:	andeq	ip, r3, r8, lsl #4
   50100:	strdeq	r2, [r2], -ip
   50104:	andeq	ip, r3, r0, ror #2
   50108:			; <UNDEFINED> instruction: 0x0003c1bc
   5010c:	andeq	pc, r6, r0, ror #8
   50110:	andeq	ip, r3, sl, lsr #3
   50114:			; <UNDEFINED> instruction: 0x0003c1b6
   50118:	andeq	r2, r2, r8, lsr #27
   5011c:	andeq	ip, r3, r4, ror #1
   50120:	andeq	ip, r3, r6, asr #1
   50124:	andeq	lr, r0, lr, lsr r6
   50128:	andeq	ip, r3, ip, lsr #1
   5012c:	str	r2, [fp, -r0, lsl #2]
   50130:	bmi	122d40 <strspn@plt+0x10a338>
   50134:	ldmpl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   50138:	svclt	0x0000e706
   5013c:	andeq	r2, r7, ip, lsr #22
   50140:	andeq	r0, r0, r4, ror #5
   50144:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   50148:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   5014c:	strmi	fp, [r4], -r3, lsl #1
   50150:	ldmdami	r8, {r1, r4, r8, ip, lr, pc}
   50154:	bmi	6619c0 <strspn@plt+0x648fb8>
   50158:	movwls	r4, #5240	; 0x1478
   5015c:	andscc	r4, r8, sl, ror r4
   50160:	stmdbvs	r0!, {ip, pc}^
   50164:	blx	ff10c16c <strspn@plt+0xff0f3764>
   50168:	stmibvs	r1!, {r2, r4, fp, lr}
   5016c:			; <UNDEFINED> instruction: 0xf7f74478
   50170:	andcs	pc, r0, r7, lsl r9	; <UNPREDICTABLE>
   50174:	ldclt	0, cr11, [r0, #-12]!
   50178:	stmibvs	r1, {r0, r4, r8, sl, fp, lr}^
   5017c:			; <UNDEFINED> instruction: 0xf7e9447d
   50180:	strtmi	pc, [r8], -fp, lsr #28
   50184:			; <UNDEFINED> instruction: 0xf932f7f7
   50188:	bmi	4225c8 <strspn@plt+0x409bc0>
   5018c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   50190:	tstcc	ip, sl, ror r4
   50194:	movwne	lr, #2509	; 0x9cd
   50198:	bvs	861a04 <strspn@plt+0x848ffc>
   5019c:			; <UNDEFINED> instruction: 0xf938f001
   501a0:			; <UNDEFINED> instruction: 0xf7f74628
   501a4:	strtmi	pc, [r0], -r3, lsr #18
   501a8:			; <UNDEFINED> instruction: 0xf7e96a61
   501ac:	andcs	pc, r0, r3, lsr fp	; <UNPREDICTABLE>
   501b0:	ldclt	0, cr11, [r0, #-12]!
   501b4:	andeq	pc, r6, ip, ror r3	; <UNPREDICTABLE>
   501b8:	andeq	lr, r0, r4, ror #30
   501bc:	andeq	r5, r1, ip, lsr #16
   501c0:	andeq	r6, r3, r8, asr #18
   501c4:	andeq	pc, r6, r6, asr #6
   501c8:	andeq	r6, r0, r8, asr #8
   501cc:	vqrshl.s8	d27, d24, d5
   501d0:	vsubw.s8	<illegal reg q11.5>, q4, d10
   501d4:	strmi	r0, [r4], -r4, lsl #6
   501d8:			; <UNDEFINED> instruction: 0x46154299
   501dc:	vst2.8	{d29-d30}, [pc :128], r3
   501e0:	vsubw.s8	q10, q12, d30
   501e4:	addsmi	r0, r9, #4, 6	; 0x10000000
   501e8:			; <UNDEFINED> instruction: 0xf64ad925
   501ec:			; <UNDEFINED> instruction: 0xf6c703ff
   501f0:	strmi	r7, [fp], #-1019	; 0xfffffc05
   501f4:	ldmdale	lr, {r0, r3, r8, r9, fp, sp}
   501f8:			; <UNDEFINED> instruction: 0xf003e8df
   501fc:	cfstr32ne	mvfx0, [r5, #-20]	; 0xffffffec
   50200:	stcne	13, cr1, [r5, #-76]	; 0xffffffb4
   50204:	stmdavs	r3, {r0, r2, r8, sl}
   50208:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
   5020c:	stmdami	fp, {r1, r3, ip, lr, pc}
   50210:			; <UNDEFINED> instruction: 0xf7f74478
   50214:	bmi	30e5c8 <strspn@plt+0x2f5bc0>
   50218:	strtmi	r4, [r0], -r9, lsr #12
   5021c:			; <UNDEFINED> instruction: 0xf7fd447a
   50220:	addcs	pc, r0, r5, ror #20
   50224:			; <UNDEFINED> instruction: 0xf64abd38
   50228:			; <UNDEFINED> instruction: 0xf6c303fa
   5022c:	strmi	r7, [fp], #-1019	; 0xfffffc05
   50230:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   50234:	subcs	sp, r0, fp, ror #1
   50238:	svclt	0x0000bd38
   5023c:			; <UNDEFINED> instruction: 0x000368b4
   50240:	andeq	fp, r0, r0, asr #15
   50244:			; <UNDEFINED> instruction: 0x4606b5f8
   50248:	ldrmi	r4, [ip], -sp, lsl #16
   5024c:	ldrmi	r4, [r5], -pc, lsl #12
   50250:			; <UNDEFINED> instruction: 0xf7f74478
   50254:			; <UNDEFINED> instruction: 0xf5b4f8cb
   50258:	stmdble	sl, {r7, r8, r9, sl, fp, ip, sp}
   5025c:	tstcs	r0, r8, lsr r6
   50260:	blx	fe70e258 <strspn@plt+0xfe6f5850>
   50264:	strtmi	r4, [r9], -r7, lsl #16
   50268:	ldrhtmi	lr, [r8], #141	; 0x8d
   5026c:			; <UNDEFINED> instruction: 0xf7f74478
   50270:			; <UNDEFINED> instruction: 0x4622b897
   50274:			; <UNDEFINED> instruction: 0x46304639
   50278:			; <UNDEFINED> instruction: 0xf7fc2308
   5027c:	udf	#8181	; 0x1ff5
   50280:	andeq	r6, r3, r4, ror r8
   50284:	andeq	r2, r0, r0, asr #28
   50288:			; <UNDEFINED> instruction: 0x4614b538
   5028c:	tstlt	sl, sp, lsl #12
   50290:	cmplt	r3, r3, asr #17
   50294:	tstcs	r0, r8, lsr #12
   50298:	blx	200e290 <strspn@plt+0x1ff5888>
   5029c:	strtmi	r4, [r1], -r5, lsl #16
   502a0:	ldrhtmi	lr, [r8], -sp
   502a4:			; <UNDEFINED> instruction: 0xf7f74478
   502a8:	bvs	ff0fe49c <strspn@plt+0xff0e5a94>
   502ac:			; <UNDEFINED> instruction: 0xffdcf7fc
   502b0:	svclt	0x0000e7f4
   502b4:	andeq	r2, r0, r8, lsl #28
   502b8:	addlt	fp, r3, r0, lsr r5
   502bc:			; <UNDEFINED> instruction: 0x46044d13
   502c0:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   502c4:			; <UNDEFINED> instruction: 0xffccf7fc
   502c8:			; <UNDEFINED> instruction: 0xf7f74628
   502cc:	stmibvs	r1!, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
   502d0:	movwcs	r4, #5664	; 0x1620
   502d4:	rscscc	pc, pc, #79	; 0x4f
   502d8:			; <UNDEFINED> instruction: 0xffc6f7fc
   502dc:	movwne	lr, #31188	; 0x79d4
   502e0:	ldrmi	r4, [sl], -r0, lsr #12
   502e4:			; <UNDEFINED> instruction: 0xffaef7ff
   502e8:			; <UNDEFINED> instruction: 0xf7f74628
   502ec:	bmi	28e4f0 <strspn@plt+0x275ae8>
   502f0:	bvs	1858ef8 <strspn@plt+0x18404f0>
   502f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   502f8:	bmi	1d8f00 <strspn@plt+0x1c04f8>
   502fc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   50300:			; <UNDEFINED> instruction: 0xf886f001
   50304:	andlt	r2, r3, r0, asr #32
   50308:	svclt	0x0000bd30
   5030c:	andeq	r6, r3, r2, lsl #16
   50310:	andeq	pc, r6, r8, asr #6
   50314:	andeq	ip, r3, lr, asr r0
   50318:	addlt	fp, r5, r0, lsr r5
   5031c:			; <UNDEFINED> instruction: 0x46044d13
   50320:	ldrbtmi	r6, [sp], #-2369	; 0xfffff6bf
   50324:			; <UNDEFINED> instruction: 0xf7fc9003
   50328:			; <UNDEFINED> instruction: 0x4628fe51
   5032c:			; <UNDEFINED> instruction: 0xf85ef7f7
   50330:	strtmi	r6, [r0], -r1, lsr #19
   50334:			; <UNDEFINED> instruction: 0xf04f2301
   50338:			; <UNDEFINED> instruction: 0xf7fc32ff
   5033c:	ldmib	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   50340:	strtmi	r1, [r0], -r7, lsl #6
   50344:			; <UNDEFINED> instruction: 0xf7ff461a
   50348:	qsub16mi	pc, r8, sp	; <UNPREDICTABLE>
   5034c:			; <UNDEFINED> instruction: 0xf84ef7f7
   50350:	movwcs	r4, #2567	; 0xa07
   50354:	ldrbtmi	r6, [sl], #-2656	; 0xfffff5a0
   50358:	movwcs	lr, #2509	; 0x9cd
   5035c:	ldrmi	r4, [r9], -r5, lsl #20
   50360:			; <UNDEFINED> instruction: 0xf001447a
   50364:	subcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   50368:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   5036c:	andeq	r6, r3, r2, lsr #15
   50370:	andeq	pc, r6, r6, ror #5
   50374:	strdeq	fp, [r3], -ip
   50378:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   5037c:			; <UNDEFINED> instruction: 0x4604075b
   50380:	stmdbvs	r1, {r0, r1, r2, r3, sl, ip, lr, pc}^
   50384:			; <UNDEFINED> instruction: 0xff6cf7fc
   50388:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   5038c:			; <UNDEFINED> instruction: 0xf82ef7f7
   50390:	movwcs	r6, #6561	; 0x19a1
   50394:	rscscc	pc, pc, #79	; 0x4f
   50398:			; <UNDEFINED> instruction: 0xf7fc4620
   5039c:	andcs	pc, r0, r5, ror #30
   503a0:	bvs	ff13f7e8 <strspn@plt+0xff126de0>
   503a4:	andne	lr, r7, #208, 18	; 0x340000
   503a8:			; <UNDEFINED> instruction: 0xff4cf7ff
   503ac:	ldclt	0, cr2, [r0, #-0]
   503b0:	andeq	r6, r3, sl, lsr r7
   503b4:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   503b8:			; <UNDEFINED> instruction: 0x4604075b
   503bc:	stmdbvs	r1, {r0, r1, r2, r3, sl, ip, lr, pc}^
   503c0:	mcr2	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
   503c4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   503c8:			; <UNDEFINED> instruction: 0xf810f7f7
   503cc:	movwcs	r6, #6561	; 0x19a1
   503d0:	rscscc	pc, pc, #79	; 0x4f
   503d4:			; <UNDEFINED> instruction: 0xf7fc4620
   503d8:	andcs	pc, r0, r7, asr #30
   503dc:	bvs	ff13f824 <strspn@plt+0xff126e1c>
   503e0:	andne	lr, r7, #208, 18	; 0x340000
   503e4:			; <UNDEFINED> instruction: 0xff2ef7ff
   503e8:	ldclt	0, cr2, [r0, #-0]
   503ec:	strdeq	r6, [r3], -lr
   503f0:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   503f4:	strle	r0, [r8], #-1874	; 0xfffff8ae
   503f8:			; <UNDEFINED> instruction: 0xf7fc6941
   503fc:	stmdami	r6, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   50400:			; <UNDEFINED> instruction: 0xf7f64478
   50404:	strdcs	pc, [r0], -r3
   50408:	ldmib	r0, {r3, r8, sl, fp, ip, sp, pc}^
   5040c:			; <UNDEFINED> instruction: 0xf7ff1206
   50410:	andcs	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
   50414:	svclt	0x0000bd08
   50418:	andeq	r6, r3, r4, asr #13
   5041c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   50420:	strle	r0, [r8], #-1874	; 0xfffff8ae
   50424:			; <UNDEFINED> instruction: 0xf7fc6941
   50428:	stmdami	r6, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   5042c:			; <UNDEFINED> instruction: 0xf7f64478
   50430:	ldrdcs	pc, [r0], -sp
   50434:	ldmib	r0, {r3, r8, sl, fp, ip, sp, pc}^
   50438:			; <UNDEFINED> instruction: 0xf7ff1206
   5043c:	andcs	pc, r0, r5, lsr #30
   50440:	svclt	0x0000bd08
   50444:	muleq	r3, r8, r6
   50448:			; <UNDEFINED> instruction: 0x4604b510
   5044c:			; <UNDEFINED> instruction: 0xf7fc6941
   50450:	stmdami	r6, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   50454:			; <UNDEFINED> instruction: 0xf7f64478
   50458:	stmibvs	r1!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   5045c:	movwcs	r4, #5664	; 0x1620
   50460:	rscscc	pc, pc, #79	; 0x4f
   50464:			; <UNDEFINED> instruction: 0xff00f7fc
   50468:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   5046c:	andeq	r6, r3, r0, ror r6
   50470:			; <UNDEFINED> instruction: 0x4604b510
   50474:			; <UNDEFINED> instruction: 0xf7fc6941
   50478:	stmdami	r6, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   5047c:			; <UNDEFINED> instruction: 0xf7f64478
   50480:	stmibvs	r1!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   50484:	movwcs	r4, #5664	; 0x1620
   50488:	rscscc	pc, pc, #79	; 0x4f
   5048c:	mcr2	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
   50490:	ldclt	0, cr2, [r0, #-256]	; 0xffffff00
   50494:	andeq	r6, r3, r8, asr #12
   50498:	strdlt	fp, [r5], r0
   5049c:			; <UNDEFINED> instruction: 0xf8dfac0a
   504a0:	ldrmi	ip, [r6], -r4, rrx
   504a4:			; <UNDEFINED> instruction: 0xf8544a18
   504a8:	ldrbtmi	r5, [ip], #2820	; 0xb04
   504ac:			; <UNDEFINED> instruction: 0xf04f461f
   504b0:	strls	r3, [r1], #-1023	; 0xfffffc01
   504b4:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
   504b8:	andls	r6, r3, #1179648	; 0x120000
   504bc:	andeq	pc, r0, #79	; 0x4f
   504c0:	andcs	r9, r1, #0, 10
   504c4:	strls	r4, [r2], #-1549	; 0xfffff9f3
   504c8:	ldmda	ip!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   504cc:	svclt	0x003442a8
   504d0:	movwcs	r2, #4864	; 0x1300
   504d4:	bicsvc	lr, r0, #339968	; 0x53000
   504d8:	bmi	384904 <strspn@plt+0x36befc>
   504dc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   504e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   504e4:	subsmi	r9, sl, r3, lsl #22
   504e8:	andlt	sp, r5, r9, lsl #2
   504ec:			; <UNDEFINED> instruction: 0x4602bdf0
   504f0:	strtmi	r4, [fp], -r7, lsl #16
   504f4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   504f8:			; <UNDEFINED> instruction: 0xf7d39700
   504fc:			; <UNDEFINED> instruction: 0xf7c8f8f1
   50500:	svclt	0x0000e858
   50504:			; <UNDEFINED> instruction: 0x000727b6
   50508:	andeq	r0, r0, r8, asr #4
   5050c:	andeq	r2, r7, r2, lsl #15
   50510:	andeq	r2, r0, lr, lsl r9
   50514:	mvnsmi	lr, sp, lsr #18
   50518:	addlt	r4, r4, r4, lsl r6
   5051c:	lslslt	r4, sp, r6
   50520:	andcs	r4, r0, #68608	; 0x10c00
   50524:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   50528:	stmdavs	r1, {r9}
   5052c:	stmvs	r2, {r0, r3, r4, r6, r8, ip, sp, pc}
   50530:	suble	r2, sp, r1, lsl #20
   50534:	eorle	r2, sp, r2, lsl #20
   50538:	ldmdbmi	lr!, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
   5053c:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   50540:			; <UNDEFINED> instruction: 0xf7d34478
   50544:	andcs	pc, r0, r3, lsr #17
   50548:	pop	{r2, ip, sp, pc}
   5054c:	blmi	f30d14 <strspn@plt+0xf1830c>
   50550:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   50554:	mvnle	r2, r0, lsl #16
   50558:	blmi	eca534 <strspn@plt+0xeb1b2c>
   5055c:	ldrbtmi	r6, [fp], #-2119	; 0xfffff7b9
   50560:	addsmi	r6, pc, #5963776	; 0x5b0000
   50564:	bl	c6d28 <strspn@plt+0xae320>
   50568:	and	r1, r5, r3, lsl #12
   5056c:	ldrcc	r3, [r0], -r1, lsl #6
   50570:			; <UNDEFINED> instruction: 0xf04f42bb
   50574:	subsle	r0, r6, r1, lsl #4
   50578:	ldrdeq	lr, [r0, -r6]
   5057c:	svclt	0x000842a9
   50580:	mvnsle	r4, r0, lsr #5
   50584:	bmi	c3c9d4 <strspn@plt+0xc23fcc>
   50588:	subsvs	r4, r3, sl, ror r4
   5058c:			; <UNDEFINED> instruction: 0xb00468b0
   50590:	ldrhhi	lr, [r0, #141]!	; 0x8d
   50594:	movwcs	r6, #2114	; 0x842
   50598:	svclt	0x0008429d
   5059c:	sbcsle	r4, r2, #148, 4	; 0x40000009
   505a0:	tstne	r4, r1, lsl #22
   505a4:	movwcs	lr, #2513	; 0x9d1
   505a8:	svclt	0x000442ab
   505ac:	stmvs	r8, {r1, r5, r7, r9, lr}
   505b0:	b	15048e0 <strspn@plt+0x14ebed8>
   505b4:	sbcle	r0, r6, r3
   505b8:	stmdbmi	r3!, {r3, r7, fp, sp, lr}
   505bc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   505c0:	ldrbtmi	r9, [r9], #-2
   505c4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   505c8:			; <UNDEFINED> instruction: 0xf860f7d3
   505cc:	ldr	r2, [fp, r0]!
   505d0:	stmdavs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   505d4:			; <UNDEFINED> instruction: 0xf8d3447b
   505d8:	bl	fec705f0 <strspn@plt+0xfec57be8>
   505dc:	adcsle	r0, r2, r8
   505e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   505e4:	movweq	lr, #51968	; 0xcb00
   505e8:	bl	25275c <strspn@plt+0x239d54>
   505ec:	tsteq	r2, r3, lsl #4
   505f0:	vmlaeq.f64	d14, d2, d1
   505f4:			; <UNDEFINED> instruction: 0x6700e9de
   505f8:	svclt	0x000842af
   505fc:	movwle	r4, #53926	; 0xd2a6
   50600:			; <UNDEFINED> instruction: 0x461842bd
   50604:	adcsmi	fp, r4, #8, 30
   50608:	blmi	505238 <strspn@plt+0x4ec830>
   5060c:			; <UNDEFINED> instruction: 0xf8de1112
   50610:	ldrbtmi	r0, [fp], #-8
   50614:	andlt	r6, r4, sl, asr r0
   50618:	ldrhhi	lr, [r0, #141]!	; 0x8d
   5061c:	stfeqd	f7, [r1], {3}
   50620:	ldmle	pc, {r5, r6, r8, sl, lr}^	; <UNPREDICTABLE>
   50624:	bmi	38a468 <strspn@plt+0x371a60>
   50628:	ldrbtmi	r2, [sl], #-0
   5062c:			; <UNDEFINED> instruction: 0xe78b6053
   50630:	andeq	r9, r9, r8, lsr r9
   50634:	andeq	ip, r3, r2, ror r0
   50638:	andeq	fp, r3, r0, lsl #29
   5063c:	andeq	r9, r9, ip, lsl #18
   50640:	strdeq	r9, [r9], -lr
   50644:	ldrdeq	r9, [r9], -r4
   50648:	andeq	fp, r3, lr, ror #31
   5064c:	andeq	fp, r3, r2, asr #27
   50650:	andeq	r9, r9, r8, lsl #17
   50654:	andeq	r9, r9, sl, asr #16
   50658:	andeq	r9, r9, r2, lsr r8
   5065c:	mvnsmi	lr, #737280	; 0xb4000
   50660:	stmdavs	r4, {r3, r5, r8, r9, ip, sp, pc}
   50664:	stmvs	r2, {r2, r3, r6, r7, r8, ip, sp, pc}
   50668:	tstle	r9, r1, lsl #20
   5066c:	ldmib	r1, {r0, r1, r6, fp, sp, lr}^
   50670:	cmnlt	fp, #0, 14
   50674:	and	r4, r4, r5, lsr #12
   50678:	strmi	fp, [r3], -ip, lsr #30
   5067c:	ldreq	pc, [r0, #-258]	; 0xfffffefe
   50680:	ldmdaeq	r8, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   50684:	bl	19f290 <strspn@plt+0x186888>
   50688:	ldmdaeq	fp, {r9, ip}^
   5068c:	stmdbhi	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   50690:	svclt	0x000845b9
   50694:	strhle	r4, [pc, #80]	; 506ec <strspn@plt+0x37ce4>
   50698:			; <UNDEFINED> instruction: 0x46206894
   5069c:	mvnshi	lr, #12386304	; 0xbd0000
   506a0:	ldmdami	r1, {r4, r8, fp, lr}
   506a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   506a8:			; <UNDEFINED> instruction: 0xf7d23108
   506ac:	strcs	pc, [r0], #-4079	; 0xfffff011
   506b0:	pop	{r5, r9, sl, lr}
   506b4:	strbmi	r8, [pc, #-1016]	; 502c4 <strspn@plt+0x378bc>
   506b8:	strbmi	fp, [r6, #-3848]	; 0xfffff0f8
   506bc:	addsmi	sp, r4, #4, 4	; 0x40000000
   506c0:	ldmdb	r2, {r0, r2, r4, r5, r6, r7, r9, ip, lr, pc}^
   506c4:	bcc	472adc <strspn@plt+0x45a0d4>
   506c8:	stmib	r1, {r2, r4, r7, fp, sp, lr}^
   506cc:	strb	r8, [r4, r0, lsl #18]!
   506d0:	stmdbhi	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   506d4:	svclt	0x0008454f
   506d8:	svclt	0x00284546
   506dc:	rscsle	r4, r3, #35651584	; 0x2200000
   506e0:	svclt	0x0000e7e5
   506e4:	andeq	fp, r3, ip, lsl #30
   506e8:	andeq	fp, r3, sl, lsl sp
   506ec:	ldrbmi	lr, [r0, sp, lsr #18]!
   506f0:	bmi	fe362138 <strspn@plt+0xfe349730>
   506f4:	blmi	fe361f74 <strspn@plt+0xfe34956c>
   506f8:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   506fc:	stmdbeq	r3, {r1, r2, r4, ip, sp, lr, pc}
   50700:	strmi	r4, [sp], -r2, lsl #13
   50704:	stmdals	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
   50708:	movwls	r6, #22555	; 0x581b
   5070c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   50710:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   50714:	bmi	fe204b30 <strspn@plt+0xfe1ec128>
   50718:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   5071c:			; <UNDEFINED> instruction: 0xf006431e
   50720:			; <UNDEFINED> instruction: 0xf1b90903
   50724:	eorsle	r0, ip, r1, lsl #30
   50728:	movwls	sl, #19215	; 0x4b0f
   5072c:	svcmi	0x0081b308
   50730:	and	r4, r4, pc, ror r4
   50734:	stcne	12, cr9, [r3, #-16]!
   50738:	stmdavs	r0!, {r2, r8, r9, ip, pc}
   5073c:			; <UNDEFINED> instruction: 0x4652b1f0
   50740:	eorsvs	r4, r8, #45088768	; 0x2b00000
   50744:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   50748:	stmdacs	r0, {r2, r9, sl, lr}
   5074c:			; <UNDEFINED> instruction: 0xf1b9d0f2
   50750:	rsble	r0, sl, r3, lsl #30
   50754:	mcr2	7, 2, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   50758:	bmi	1e18764 <strspn@plt+0x1dffd5c>
   5075c:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
   50760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   50764:	subsmi	r9, sl, r5, lsl #22
   50768:	sbcshi	pc, sl, r0, asr #32
   5076c:	pop	{r1, r2, ip, sp, pc}
   50770:	blmi	1cf2738 <strspn@plt+0x1cd9d30>
   50774:	bvs	661968 <strspn@plt+0x648f60>
   50778:	bicsle	r2, r8, r0, lsl #16
   5077c:	streq	pc, [ip], -r6
   50780:			; <UNDEFINED> instruction: 0xf0002e04
   50784:	cdpcs	0, 0, cr8, cr8, cr8, {4}
   50788:	mcrcs	0, 0, sp, cr0, cr3, {3}
   5078c:	stmdami	ip!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
   50790:	andcc	r4, r8, r8, ror r4
   50794:	mcr2	7, 1, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   50798:			; <UNDEFINED> instruction: 0xf7f64640
   5079c:	andcs	pc, r0, r7, asr #28
   507a0:			; <UNDEFINED> instruction: 0xf006e7db
   507a4:	cfmadd32cs	mvax0, mvfx0, mvfx4, mvfx12
   507a8:	cdpcs	0, 0, cr13, cr8, cr13, {1}
   507ac:	teqlt	r6, r9, lsl r0
   507b0:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   507b4:			; <UNDEFINED> instruction: 0xf7f63008
   507b8:	andcs	pc, r0, r9, lsl lr	; <UNPREDICTABLE>
   507bc:	blmi	190a6f8 <strspn@plt+0x18f1cf0>
   507c0:	bmi	18d8c28 <strspn@plt+0x18c0220>
   507c4:	ldrbtmi	r4, [fp], #-2146	; 0xfffff79e
   507c8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   507cc:	ldrbtmi	r4, [r8], #-2913	; 0xfffff49f
   507d0:			; <UNDEFINED> instruction: 0xf8cd3214
   507d4:	ldrbtmi	sl, [fp], #-8
   507d8:	andcc	r9, r8, r3, lsl #10
   507dc:	mrc2	7, 2, pc, cr12, cr15, {7}
   507e0:	blmi	17ca780 <strspn@plt+0x17b1d78>
   507e4:	bmi	1798c4c <strspn@plt+0x1780244>
   507e8:	ldrbtmi	r4, [fp], #-2141	; 0xfffff7a3
   507ec:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   507f0:	ldrbtmi	r4, [r8], #-2908	; 0xfffff4a4
   507f4:			; <UNDEFINED> instruction: 0xf8cd3214
   507f8:	ldrbtmi	sl, [fp], #-8
   507fc:	andcc	r9, r8, r3, lsl #10
   50800:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   50804:	blmi	168a75c <strspn@plt+0x1671d54>
   50808:	bmi	1658c70 <strspn@plt+0x1640268>
   5080c:	ldrbtmi	r4, [fp], #-2136	; 0xfffff7a8
   50810:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50814:	ldrbtmi	r4, [r8], #-2903	; 0xfffff4a9
   50818:			; <UNDEFINED> instruction: 0xf8cd3214
   5081c:	ldrbtmi	sl, [fp], #-8
   50820:	andcc	r9, r8, r3, lsl #10
   50824:	mrc2	7, 1, pc, cr8, cr15, {7}
   50828:			; <UNDEFINED> instruction: 0xf006e7c2
   5082c:	cfmadd32cs	mvax0, mvfx0, mvfx4, mvfx12
   50830:	cdpcs	0, 0, cr13, cr8, cr3, {2}
   50834:	cdpcs	0, 0, cr13, cr0, cr3, {3}
   50838:	stmdami	pc, {r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
   5083c:	andcc	r4, r8, r8, ror r4
   50840:	ldc2l	7, cr15, [r4, #984]	; 0x3d8
   50844:			; <UNDEFINED> instruction: 0xf7f64620
   50848:	strdcs	pc, [r1], -r1
   5084c:	blmi	134a668 <strspn@plt+0x1331c60>
   50850:	bmi	1318cb8 <strspn@plt+0x13002b0>
   50854:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   50858:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   5085c:	ldrbtmi	r4, [r8], #-2890	; 0xfffff4b6
   50860:			; <UNDEFINED> instruction: 0xf8cd3214
   50864:	ldrbtmi	sl, [fp], #-8
   50868:	andcc	r9, r8, r3, lsl #10
   5086c:	mrc2	7, 0, pc, cr4, cr15, {7}
   50870:	blmi	120a6ac <strspn@plt+0x11f1ca4>
   50874:	bmi	11d8cdc <strspn@plt+0x11c02d4>
   50878:	ldrbtmi	r4, [fp], #-2118	; 0xfffff7ba
   5087c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50880:	ldrbtmi	r4, [r8], #-2885	; 0xfffff4bb
   50884:			; <UNDEFINED> instruction: 0xf8cd3214
   50888:	ldrbtmi	sl, [fp], #-8
   5088c:	andcc	r9, r8, r3, lsl #10
   50890:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   50894:	blmi	10ca688 <strspn@plt+0x10b1c80>
   50898:	bmi	1098d00 <strspn@plt+0x10802f8>
   5089c:	ldrbtmi	r4, [fp], #-2113	; 0xfffff7bf
   508a0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   508a4:	ldrbtmi	r4, [r8], #-2880	; 0xfffff4c0
   508a8:			; <UNDEFINED> instruction: 0xf8cd3214
   508ac:	ldrbtmi	sl, [fp], #-8
   508b0:	andcc	r9, r8, r3, lsl #10
   508b4:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   508b8:	blmi	f8a664 <strspn@plt+0xf71c5c>
   508bc:	andeq	pc, r8, r7, lsl #2
   508c0:	tstcs	r8, fp, lsr sl
   508c4:	movwls	r4, #1147	; 0x47b
   508c8:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
   508cc:			; <UNDEFINED> instruction: 0xf8cd3214
   508d0:	ldrbtmi	sl, [fp], #-8
   508d4:			; <UNDEFINED> instruction: 0xf7ff9503
   508d8:	sbfx	pc, pc, #27, #15
   508dc:			; <UNDEFINED> instruction: 0xf1074b36
   508e0:	bmi	dd0908 <strspn@plt+0xdb7f00>
   508e4:	ldrbtmi	r2, [fp], #-280	; 0xfffffee8
   508e8:	blmi	db54f0 <strspn@plt+0xd9cae8>
   508ec:	andscc	r4, r4, #2046820352	; 0x7a000000
   508f0:	andge	pc, r8, sp, asr #17
   508f4:	strls	r4, [r3, #-1147]	; 0xfffffb85
   508f8:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   508fc:	blmi	cca778 <strspn@plt+0xcb1d70>
   50900:	andeq	pc, r8, r7, lsl #2
   50904:	tstcs	r8, r0, lsr sl
   50908:	movwls	r4, #1147	; 0x47b
   5090c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   50910:			; <UNDEFINED> instruction: 0xf8cd3214
   50914:	ldrbtmi	sl, [fp], #-8
   50918:			; <UNDEFINED> instruction: 0xf7ff9503
   5091c:			; <UNDEFINED> instruction: 0xe78cfdbd
   50920:	cdp	7, 4, cr15, cr6, cr7, {6}
   50924:	andeq	r2, r7, r6, ror #10
   50928:	andeq	r0, r0, r8, asr #4
   5092c:	andeq	r2, r7, lr, asr #10
   50930:	andeq	r0, r0, ip, ror #4
   50934:	andeq	r9, r9, ip, lsr #14
   50938:	andeq	r2, r7, r2, lsl #10
   5093c:	andeq	r9, r9, r8, ror #13
   50940:	andeq	r9, r9, ip, asr #13
   50944:	andeq	r9, r9, sl, lsr #13
   50948:	andeq	r9, r1, lr, asr r7
   5094c:	andeq	fp, r3, r6, ror #27
   50950:	andeq	r9, r9, lr, lsl #13
   50954:	andeq	fp, r3, lr, lsr #24
   50958:	muleq	r3, sl, r3
   5095c:	andeq	fp, r3, r2, asr #27
   50960:	andeq	r9, r9, sl, ror #12
   50964:	andeq	fp, r3, r2, ror #23
   50968:	andeq	r4, r0, lr, ror #11
   5096c:	muleq	r3, lr, sp
   50970:	andeq	r9, r9, r6, asr #12
   50974:	ldrdeq	fp, [r3], -r2
   50978:	andeq	r9, r9, r0, lsr #12
   5097c:	andeq	r9, r1, lr, asr #13
   50980:	andeq	fp, r3, r6, asr sp
   50984:	strdeq	r9, [r9], -lr
   50988:	muleq	r3, lr, fp
   5098c:	andeq	r6, r3, sl, lsl #6
   50990:	andeq	fp, r3, r2, lsr sp
   50994:	ldrdeq	r9, [r9], -sl
   50998:	andeq	fp, r3, r2, asr fp
   5099c:	andeq	r4, r0, lr, asr r5
   509a0:	andeq	fp, r3, lr, lsl #26
   509a4:			; <UNDEFINED> instruction: 0x000995b6
   509a8:	andeq	fp, r3, r2, asr #22
   509ac:	andeq	r4, r0, r8, lsr r5
   509b0:	andeq	fp, r3, r6, ror #25
   509b4:	andeq	fp, r3, lr, lsl fp
   509b8:	andeq	r9, r1, lr, lsr r6
   509bc:	andeq	fp, r3, r4, asr #25
   509c0:	andeq	fp, r3, r0, lsl fp
   509c4:	andeq	r6, r3, ip, ror r2
   509c8:	andeq	fp, r3, r2, lsr #25
   509cc:	andeq	fp, r3, r6, asr #21
   509d0:	svcmi	0x00f0e92d
   509d4:	ldrmi	fp, [sp], -r5, lsl #1
   509d8:			; <UNDEFINED> instruction: 0x9c0f4bbc
   509dc:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
   509e0:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   509e4:	beq	14ca3c <strspn@plt+0x134034>
   509e8:	ldrmi	r4, [r0], -pc, lsl #12
   509ec:	bmi	fee84e08 <strspn@plt+0xfee6c400>
   509f0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   509f4:			; <UNDEFINED> instruction: 0xf004431c
   509f8:			; <UNDEFINED> instruction: 0xf1ba0a03
   509fc:			; <UNDEFINED> instruction: 0xf04f0f01
   50a00:	eorsle	r0, sl, r0, lsl #22
   50a04:	ldrbmi	r4, [fp], -sl, lsr #12
   50a08:	stc2	7, cr15, [r4, #1020]	; 0x3fc
   50a0c:	orrlt	r4, r8, r0, lsl #13
   50a10:	svceq	0x0003f1ba
   50a14:	blmi	fec44b48 <strspn@plt+0xfec2c140>
   50a18:	bmi	fec22304 <strspn@plt+0xfec098fc>
   50a1c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   50a20:	stmdacc	lr, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   50a24:	ldrbtmi	r4, [sl], #-2989	; 0xfffff453
   50a28:	ldrbtmi	r3, [fp], #-548	; 0xfffffddc
   50a2c:	pop	{r0, r2, ip, sp, pc}
   50a30:	ldr	r4, [r1, #-4080]!	; 0xfffff010
   50a34:	streq	pc, [ip], #-4
   50a38:	svceq	0x0000f1b9
   50a3c:	stccs	0, cr13, [r4], {85}	; 0x55
   50a40:	rscshi	pc, fp, r0
   50a44:			; <UNDEFINED> instruction: 0xf0002c08
   50a48:	stccs	0, cr8, [r0], {230}	; 0xe6
   50a4c:	sbcshi	pc, r2, r0
   50a50:	ldrtmi	r4, [r9], -r3, lsr #23
   50a54:	ldrtmi	r4, [r0], -r3, lsr #21
   50a58:	cfstrsmi	mvf4, [r3], #492	; 0x1ec
   50a5c:	movwls	r3, #4872	; 0x1308
   50a60:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
   50a64:	eorcc	r4, r4, #124, 8	; 0x7c000000
   50a68:			; <UNDEFINED> instruction: 0xf8cd447b
   50a6c:	strls	r9, [r0], #-8
   50a70:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   50a74:	pop	{r0, r2, ip, sp, pc}
   50a78:			; <UNDEFINED> instruction: 0xf0048ff0
   50a7c:	cfstrscs	mvf0, [r4], {12}
   50a80:	stccs	0, cr13, [r8], {113}	; 0x71
   50a84:	stccs	0, cr13, [r0], {93}	; 0x5d
   50a88:	blmi	fe6c4bb8 <strspn@plt+0xfe6ac1b0>
   50a8c:	ldcmi	6, cr4, [r9], {57}	; 0x39
   50a90:	bmi	fe6a2358 <strspn@plt+0xfe689950>
   50a94:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   50a98:	stmib	sp, {r3, r8, r9, ip, sp}^
   50a9c:	ldrbtmi	r4, [sl], #-782	; 0xfffffcf2
   50aa0:	eorcc	r4, r4, #153600	; 0x25800
   50aa4:	andlt	r4, r5, fp, ror r4
   50aa8:	svcmi	0x00f0e8bd
   50aac:			; <UNDEFINED> instruction: 0xf004e4f4
   50ab0:	cfstrscs	mvf0, [r4], {12}
   50ab4:	stccs	0, cr13, [r8], {105}	; 0x69
   50ab8:	stccs	0, cr13, [r0], {121}	; 0x79
   50abc:	addhi	pc, r9, r0
   50ac0:	ldrtmi	r4, [r9], -pc, lsl #23
   50ac4:	ldrtmi	r4, [r0], -pc, lsl #21
   50ac8:	cfstrsmi	mvf4, [pc], {123}	; 0x7b
   50acc:	movwls	r3, #4872	; 0x1308
   50ad0:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
   50ad4:	eorcc	r4, r4, #124, 8	; 0x7c000000
   50ad8:			; <UNDEFINED> instruction: 0xf8cd447b
   50adc:	strls	r8, [r0], #-8
   50ae0:	ldc2l	7, cr15, [sl], {255}	; 0xff
   50ae4:	pop	{r0, r2, ip, sp, pc}
   50ae8:	stccs	15, cr8, [r4], {240}	; 0xf0
   50aec:	adcshi	pc, r7, r0
   50af0:			; <UNDEFINED> instruction: 0xf0002c08
   50af4:	stccs	0, cr8, [r0], {216}	; 0xd8
   50af8:	sbchi	pc, r3, r0
   50afc:	ldrtmi	r4, [r9], -r4, lsl #23
   50b00:	ldrtmi	r4, [r0], -r4, lsl #25
   50b04:	ldrbtmi	r4, [fp], #-2692	; 0xfffff57c
   50b08:	movwcc	r4, #33916	; 0x847c
   50b0c:	movwmi	lr, #59853	; 0xe9cd
   50b10:	blmi	fe0e1d00 <strspn@plt+0xfe0c92f8>
   50b14:	ldrbtmi	r3, [fp], #-548	; 0xfffffddc
   50b18:	pop	{r0, r2, ip, sp, pc}
   50b1c:	ldrt	r4, [fp], #4080	; 0xff0
   50b20:	tstcs	r8, pc, ror fp
   50b24:	stmmi	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}
   50b28:	movwls	r4, #1147	; 0x47b
   50b2c:	blmi	2021d1c <strspn@plt+0x2009314>
   50b30:	andscc	r4, r4, #120, 8	; 0x78000000
   50b34:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
   50b38:	andcc	r9, r8, r3, lsl #8
   50b3c:	stc2	7, cr15, [ip], #1020	; 0x3fc
   50b40:	blmi	1f4a9d4 <strspn@plt+0x1f31fcc>
   50b44:	bmi	1f18fac <strspn@plt+0x1f005a4>
   50b48:	ldrbtmi	r4, [fp], #-2171	; 0xfffff785
   50b4c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50b50:	ldrbtmi	r4, [r8], #-2938	; 0xfffff486
   50b54:	strls	r3, [r2, #-532]	; 0xfffffdec
   50b58:			; <UNDEFINED> instruction: 0xf8cd447b
   50b5c:	andcc	fp, r8, ip
   50b60:	ldc2	7, cr15, [sl], {255}	; 0xff
   50b64:	blmi	1e0a9b0 <strspn@plt+0x1df1fa8>
   50b68:	bmi	1dd8fd0 <strspn@plt+0x1dc05c8>
   50b6c:	ldrbtmi	r4, [fp], #-2166	; 0xfffff78a
   50b70:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50b74:	ldrbtmi	r4, [r8], #-2933	; 0xfffff48b
   50b78:	strls	r3, [r2, #-532]	; 0xfffffdec
   50b7c:			; <UNDEFINED> instruction: 0xf8cd447b
   50b80:	andcc	fp, r8, ip
   50b84:	stc2	7, cr15, [r8], {255}	; 0xff
   50b88:	blmi	1cca98c <strspn@plt+0x1cb1f84>
   50b8c:	bmi	1c98ff4 <strspn@plt+0x1c805ec>
   50b90:	ldrbtmi	r4, [fp], #-2161	; 0xfffff78f
   50b94:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50b98:	ldrbtmi	r4, [r8], #-2928	; 0xfffff490
   50b9c:	strls	r3, [r2, #-532]	; 0xfffffdec
   50ba0:			; <UNDEFINED> instruction: 0xf8cd447b
   50ba4:	andcc	fp, r8, ip
   50ba8:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   50bac:	blmi	1b8a9d4 <strspn@plt+0x1b71fcc>
   50bb0:	bmi	1b59018 <strspn@plt+0x1b40610>
   50bb4:	ldrbtmi	r4, [fp], #-2156	; 0xfffff794
   50bb8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50bbc:	ldrbtmi	r4, [r8], #-2923	; 0xfffff495
   50bc0:	strls	r3, [r2, #-532]	; 0xfffffdec
   50bc4:			; <UNDEFINED> instruction: 0xf8cd447b
   50bc8:	andcc	fp, r8, ip
   50bcc:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   50bd0:	blmi	1a4a9b0 <strspn@plt+0x1a31fa8>
   50bd4:	bmi	1a1903c <strspn@plt+0x1a00634>
   50bd8:	ldrbtmi	r4, [fp], #-2151	; 0xfffff799
   50bdc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50be0:	ldrbtmi	r4, [r8], #-2918	; 0xfffff49a
   50be4:	strls	r3, [r2, #-532]	; 0xfffffdec
   50be8:	strls	r4, [r3], #-1147	; 0xfffffb85
   50bec:			; <UNDEFINED> instruction: 0xf7ff3008
   50bf0:			; <UNDEFINED> instruction: 0xe765fc53
   50bf4:	tstcs	r8, r2, ror #22
   50bf8:	stmdami	r3!, {r1, r5, r6, r9, fp, lr}^
   50bfc:	movwls	r4, #1147	; 0x47b
   50c00:	blmi	18e1df0 <strspn@plt+0x18c93e8>
   50c04:	andscc	r4, r4, #120, 8	; 0x78000000
   50c08:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
   50c0c:	andcc	r9, r8, r3, lsl #8
   50c10:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   50c14:	blmi	180a88c <strspn@plt+0x17f1e84>
   50c18:	bmi	17d9080 <strspn@plt+0x17c0678>
   50c1c:	ldrbtmi	r4, [fp], #-2142	; 0xfffff7a2
   50c20:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50c24:	ldrbtmi	r4, [r8], #-2909	; 0xfffff4a3
   50c28:	strls	r3, [r2, #-532]	; 0xfffffdec
   50c2c:			; <UNDEFINED> instruction: 0xf8cd447b
   50c30:	andcc	r8, r8, ip
   50c34:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
   50c38:	blmi	16ca868 <strspn@plt+0x16b1e60>
   50c3c:	bmi	16990a4 <strspn@plt+0x168069c>
   50c40:	ldrbtmi	r4, [fp], #-2137	; 0xfffff7a7
   50c44:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50c48:	ldrbtmi	r4, [r8], #-2904	; 0xfffff4a8
   50c4c:	strls	r3, [r2, #-532]	; 0xfffffdec
   50c50:			; <UNDEFINED> instruction: 0xf8cd447b
   50c54:	andcc	r8, r8, ip
   50c58:	ldc2	7, cr15, [lr], {255}	; 0xff
   50c5c:	blmi	158a844 <strspn@plt+0x1571e3c>
   50c60:	bmi	15590c8 <strspn@plt+0x15406c0>
   50c64:	ldrbtmi	r4, [fp], #-2132	; 0xfffff7ac
   50c68:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50c6c:	ldrbtmi	r4, [r8], #-2899	; 0xfffff4ad
   50c70:	strls	r3, [r2, #-532]	; 0xfffffdec
   50c74:			; <UNDEFINED> instruction: 0xf8cd447b
   50c78:	andcc	r9, r8, ip
   50c7c:	stc2	7, cr15, [ip], {255}	; 0xff
   50c80:	blmi	144a978 <strspn@plt+0x1431f70>
   50c84:	bmi	14190ec <strspn@plt+0x14006e4>
   50c88:	ldrbtmi	r4, [fp], #-2127	; 0xfffff7b1
   50c8c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50c90:	ldrbtmi	r4, [r8], #-2894	; 0xfffff4b2
   50c94:	strls	r3, [r2, #-532]	; 0xfffffdec
   50c98:			; <UNDEFINED> instruction: 0xf8cd447b
   50c9c:	andcc	r9, r8, ip
   50ca0:	blx	fff0eca6 <strspn@plt+0xffef629e>
   50ca4:	blmi	130a954 <strspn@plt+0x12f1f4c>
   50ca8:	bmi	12d9110 <strspn@plt+0x12c0708>
   50cac:	ldrbtmi	r4, [fp], #-2122	; 0xfffff7b6
   50cb0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   50cb4:	ldrbtmi	r4, [r8], #-2889	; 0xfffff4b7
   50cb8:	strls	r3, [r2, #-532]	; 0xfffffdec
   50cbc:			; <UNDEFINED> instruction: 0xf8cd447b
   50cc0:	andcc	r9, r8, ip
   50cc4:	blx	ffa8ecca <strspn@plt+0xffa762c2>
   50cc8:	svclt	0x0000e718
   50ccc:	andeq	r2, r7, r2, lsl #5
   50cd0:	andeq	r0, r0, ip, ror #4
   50cd4:	andeq	pc, r1, lr, lsr #29
   50cd8:	andeq	fp, r3, sl, lsl #23
   50cdc:	andeq	fp, r3, r2, asr sl
   50ce0:	andeq	r9, r9, r4, lsl #8
   50ce4:	andeq	fp, r3, lr, asr #22
   50ce8:	andeq	fp, r3, ip, lsl #20
   50cec:	andeq	fp, r3, r0, lsr #20
   50cf0:	andeq	r9, r9, r8, asr #7
   50cf4:	andeq	pc, r1, r6, lsr lr	; <UNPREDICTABLE>
   50cf8:	andeq	fp, r3, r2, lsl fp
   50cfc:	andeq	fp, r3, r8, ror r9
   50d00:	muleq	r9, r4, r3
   50d04:	ldrdeq	fp, [r3], -lr
   50d08:	muleq	r3, ip, r9
   50d0c:	andeq	fp, r3, r8, ror #18
   50d10:	andeq	r9, r9, r6, asr r3
   50d14:	andeq	pc, r1, r4, asr #27
   50d18:	andeq	fp, r3, r0, lsr #21
   50d1c:	andeq	fp, r3, r6, lsl #18
   50d20:	strdeq	r9, [r1], -ip
   50d24:	andeq	fp, r3, r4, lsl #21
   50d28:	andeq	r9, r9, ip, lsr #6
   50d2c:	andeq	fp, r3, lr, asr #17
   50d30:	andeq	r6, r3, sl, lsr r0
   50d34:	andeq	fp, r3, r2, ror #20
   50d38:	andeq	r9, r9, sl, lsl #6
   50d3c:	andeq	fp, r3, r4, lsl #17
   50d40:	andeq	r4, r0, lr, lsl #5
   50d44:	andeq	fp, r3, lr, lsr sl
   50d48:	andeq	r9, r9, r6, ror #5
   50d4c:	andeq	fp, r3, r4, ror r8
   50d50:	andeq	r4, r0, sl, ror #4
   50d54:	andeq	fp, r3, sl, lsl sl
   50d58:	andeq	r9, r9, r2, asr #5
   50d5c:	andeq	fp, r3, r0, asr r8
   50d60:	andeq	r5, r3, lr, asr #31
   50d64:	strdeq	fp, [r3], -r6
   50d68:	muleq	r9, lr, r2
   50d6c:	andeq	fp, r3, r8, lsl r8
   50d70:	andeq	r9, r1, sl, asr #6
   50d74:	ldrdeq	fp, [r3], -r2
   50d78:	andeq	r9, r9, sl, ror r2
   50d7c:	andeq	fp, r3, ip, lsl r8
   50d80:	andeq	r9, r1, r8, lsr #6
   50d84:			; <UNDEFINED> instruction: 0x0003b9b0
   50d88:	andeq	r9, r9, r8, asr r2
   50d8c:	strdeq	fp, [r3], -sl
   50d90:	andeq	r5, r3, r6, ror #30
   50d94:	andeq	fp, r3, lr, lsl #19
   50d98:	andeq	r9, r9, r6, lsr r2
   50d9c:			; <UNDEFINED> instruction: 0x0003b7b0
   50da0:			; <UNDEFINED> instruction: 0x000041ba
   50da4:	andeq	fp, r3, sl, ror #18
   50da8:	andeq	r9, r9, r2, lsl r2
   50dac:	andeq	fp, r3, r0, lsr #15
   50db0:	muleq	r0, r6, r1
   50db4:	andeq	fp, r3, r6, asr #18
   50db8:	andeq	r9, r9, lr, ror #3
   50dbc:	andeq	fp, r3, ip, ror r7
   50dc0:	muleq	r1, sl, r2
   50dc4:	andeq	fp, r3, r2, lsr #18
   50dc8:	andeq	r9, r9, sl, asr #3
   50dcc:	andeq	fp, r3, ip, ror #14
   50dd0:	ldrdeq	r5, [r3], -r6
   50dd4:	strdeq	fp, [r3], -lr
   50dd8:	andeq	r9, r9, r6, lsr #3
   50ddc:	andeq	fp, r3, r0, lsr #14
   50de0:	svcmi	0x00f0e92d
   50de4:			; <UNDEFINED> instruction: 0xf8dfb089
   50de8:			; <UNDEFINED> instruction: 0x461f44f0
   50dec:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   50df0:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
   50df4:	ldrmi	r4, [r6], -r1, lsl #12
   50df8:	eoreq	pc, r4, r4, lsl #2
   50dfc:	addvs	pc, r0, #1325400064	; 0x4f000000
   50e00:	ldrdhi	pc, [ip], #-141	; 0xffffff73
   50e04:	strls	r9, [r6, #-773]	; 0xfffffcfb
   50e08:	mcrr	7, 12, pc, r4, cr7	; <UNPREDICTABLE>
   50e0c:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   50e10:	stmdbeq	r3, {r3, r4, ip, sp, lr, pc}
   50e14:			; <UNDEFINED> instruction: 0x4604447b
   50e18:			; <UNDEFINED> instruction: 0xf8dfd107
   50e1c:	ldmpl	fp, {r2, r6, r7, sl, sp}
   50e20:	b	126ae94 <strspn@plt+0x125248c>
   50e24:			; <UNDEFINED> instruction: 0xf0080803
   50e28:			; <UNDEFINED> instruction: 0xf1b90903
   50e2c:			; <UNDEFINED> instruction: 0xf0000f01
   50e30:	b	15f1118 <strspn@plt+0x15d8710>
   50e34:			; <UNDEFINED> instruction: 0xf0000307
   50e38:			; <UNDEFINED> instruction: 0xf1b98095
   50e3c:			; <UNDEFINED> instruction: 0xf0000f03
   50e40:	stmdbls	r6, {r1, r5, r6, r8, pc}
   50e44:			; <UNDEFINED> instruction: 0xf8df2300
   50e48:	ssatmi	r2, #5, ip, lsl #9
   50e4c:	subhi	pc, ip, sp, asr #17
   50e50:			; <UNDEFINED> instruction: 0xf8d1447a
   50e54:	strmi	lr, [r8], r4
   50e58:	andcc	lr, r6, #3358720	; 0x334000
   50e5c:	movwcc	lr, #4096	; 0x1000
   50e60:	ldmdble	ip!, {r1, r2, r3, r4, r7, r8, sl, lr}
   50e64:	ldrdcs	pc, [r0], -r8
   50e68:	strtmi	r0, [sl], #-285	; 0xfffffee3
   50e6c:	ldrdeq	lr, [r0, -r2]
   50e70:	streq	lr, [r1], #-2640	; 0xfffff5b0
   50e74:	ldmvs	r2, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   50e78:	rscsle	r2, r0, r0, lsl #20
   50e7c:	bleq	24b688 <strspn@plt+0x232c80>
   50e80:	beq	20b688 <strspn@plt+0x1f2c80>
   50e84:	svclt	0x00084559
   50e88:	mvnle	r4, r0, asr r5
   50e8c:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
   50e90:	adcshi	pc, ip, r0
   50e94:	blne	ceecc <strspn@plt+0xb64c4>
   50e98:	ldrdcs	pc, [r0], -r8
   50e9c:	ldmvs	r2, {r1, r3, r5, sl, lr}
   50ea0:			; <UNDEFINED> instruction: 0x46604611
   50ea4:			; <UNDEFINED> instruction: 0xf7c79305
   50ea8:			; <UNDEFINED> instruction: 0xf8d8eb6c
   50eac:	blls	198eb4 <strspn@plt+0x1804ac>
   50eb0:	movwcc	r5, #6481	; 0x1951
   50eb4:	tsteq	r1, r6, lsr #20
   50eb8:	strmi	r4, [r4], lr, lsl #12
   50ebc:	stmdavs	r2, {r4, r6, r8, fp, ip}^
   50ec0:	andeq	lr, r2, #159744	; 0x27000
   50ec4:	b	15e2728 <strspn@plt+0x15c9d20>
   50ec8:			; <UNDEFINED> instruction: 0xf0000207
   50ecc:			; <UNDEFINED> instruction: 0xf8d880af
   50ed0:	rsbscs	lr, ip, #4
   50ed4:	stmib	sp, {r0, r8, sp}^
   50ed8:	ldrmi	r2, [lr, #261]	; 0x105
   50edc:	blls	1c71ec <strspn@plt+0x1ae7e4>
   50ee0:			; <UNDEFINED> instruction: 0xf8dd4664
   50ee4:	blcs	7101c <strspn@plt+0x58614>
   50ee8:	adchi	pc, ip, r0, asr #32
   50eec:			; <UNDEFINED> instruction: 0xf1b99b06
   50ef0:	svclt	0x00180f03
   50ef4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   50ef8:	ldmmi	fp!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}^
   50efc:	vqshl.s8	q2, q12, q0
   50f00:			; <UNDEFINED> instruction: 0xf1004224
   50f04:	addsmi	r0, r4, #36, 6	; 0x90000000
   50f08:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
   50f0c:			; <UNDEFINED> instruction: 0xf0c0429c
   50f10:			; <UNDEFINED> instruction: 0xf00881b1
   50f14:	bne	ff91174c <strspn@plt+0xff8f8d44>
   50f18:			; <UNDEFINED> instruction: 0xf5c32a04
   50f1c:			; <UNDEFINED> instruction: 0xf0006580
   50f20:	bcs	2712b4 <strspn@plt+0x2588ac>
   50f24:	sbchi	pc, r2, r0
   50f28:			; <UNDEFINED> instruction: 0xf0002a00
   50f2c:	blmi	ffc311f4 <strspn@plt+0xffc187ec>
   50f30:	cdpmi	6, 14, cr4, cr15, cr0, {1}
   50f34:	bmi	ffc227e0 <strspn@plt+0xffc09dd8>
   50f38:	movwcc	r4, #33915	; 0x847b
   50f3c:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   50f40:	ldrbtmi	r6, [sl], #-768	; 0xfffffd00
   50f44:	eorscc	r4, r4, #236, 22	; 0x3b000
   50f48:			; <UNDEFINED> instruction: 0xf7ff447b
   50f4c:	blls	20f9e8 <strspn@plt+0x1f6fe0>
   50f50:	blcs	61f68 <strspn@plt+0x49560>
   50f54:	blmi	ffac5508 <strspn@plt+0xffaacb00>
   50f58:			; <UNDEFINED> instruction: 0x3324447b
   50f5c:	andlt	r4, r9, r8, lsl r6
   50f60:	svchi	0x00f0e8bd
   50f64:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
   50f68:	movwcs	lr, #2513	; 0x9d1
   50f6c:	tstle	r3, r3, lsl r3
   50f70:	orrslt	r6, r3, fp, lsl #17
   50f74:	blcs	77b90 <strspn@plt+0x5f188>
   50f78:	rscshi	pc, r7, r0, asr #32
   50f7c:	svceq	0x0003f1b9
   50f80:	rscshi	pc, r6, r0
   50f84:	strtmi	r9, [r0], -r6, lsl #22
   50f88:	ldmvs	r9, {r0, r1, r3, r4, fp, sp, lr}
   50f8c:	bl	fe40eeb0 <strspn@plt+0xfe3f64a8>
   50f90:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
   50f94:	and	r3, r0, r4, lsr #6
   50f98:	ldrmi	r2, [r8], -r0, lsl #6
   50f9c:	pop	{r0, r3, ip, sp, pc}
   50fa0:	b	15f4f68 <strspn@plt+0x15dc560>
   50fa4:	rscsle	r0, r7, r7, lsl #6
   50fa8:	blcs	77bc4 <strspn@plt+0x5f1bc>
   50fac:	ldmmi	r5, {r1, r2, r3, r6, r8, ip, lr, pc}^
   50fb0:	vqshl.s8	q2, q12, q0
   50fb4:			; <UNDEFINED> instruction: 0xf1004224
   50fb8:	addsmi	r0, r4, #36, 6	; 0x90000000
   50fbc:	teqhi	r3, r0, lsl #4	; <UNPREDICTABLE>
   50fc0:			; <UNDEFINED> instruction: 0xf0c0429c
   50fc4:			; <UNDEFINED> instruction: 0xf0088162
   50fc8:	bne	ff911800 <strspn@plt+0xff8f8df8>
   50fcc:			; <UNDEFINED> instruction: 0xf5c32a04
   50fd0:	rsbsle	r6, sl, r0, lsl #11
   50fd4:	suble	r2, fp, r8, lsl #20
   50fd8:	eorsle	r2, sl, r0, lsl #20
   50fdc:	strtmi	r4, [r9], -sl, asr #23
   50fe0:	strtmi	r4, [r0], -sl, asr #21
   50fe4:	mcrmi	4, 6, r4, cr10, cr11, {3}
   50fe8:	streq	pc, [r8, #-259]	; 0xfffffefd
   50fec:			; <UNDEFINED> instruction: 0x461c447a
   50ff0:	ldrbtmi	r4, [lr], #-3016	; 0xfffff438
   50ff4:	ldrbtmi	r3, [fp], #-564	; 0xfffffdcc
   50ff8:	strvs	lr, [r0, #-2509]	; 0xfffff633
   50ffc:	blx	138f000 <strspn@plt+0x13765f8>
   51000:	msreq	CPSR_s, #4, 2
   51004:	andlt	r4, r9, r8, lsl r6
   51008:	svchi	0x00f0e8bd
   5100c:	svceq	0x0003f1b9
   51010:	svcge	0x0046f47f
   51014:	ldmdavs	r0, {r0, r1, r2, r9, fp, ip, pc}
   51018:			; <UNDEFINED> instruction: 0xf8cc7912
   5101c:			; <UNDEFINED> instruction: 0xf80c0000
   51020:			; <UNDEFINED> instruction: 0xf8d82f04
   51024:	strtmi	r2, [sl], #-0
   51028:			; <UNDEFINED> instruction: 0xe7396892
   5102c:			; <UNDEFINED> instruction: 0xf1b94664
   51030:	orrsle	r0, r0, r3, lsl #30
   51034:	blmi	feea3b1c <strspn@plt+0xfee8b114>
   51038:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   5103c:			; <UNDEFINED> instruction: 0x33246810
   51040:	str	r6, [sl, r0, lsr #32]!
   51044:			; <UNDEFINED> instruction: 0xf8049b05
   51048:	strb	r3, [pc, -r1, lsl #22]
   5104c:	blcc	cf064 <strspn@plt+0xb665c>
   51050:	blmi	fed4af0c <strspn@plt+0xfed32504>
   51054:	bmi	fed194bc <strspn@plt+0xfed00ab4>
   51058:	ldrbtmi	r3, [fp], #-8
   5105c:	blmi	fecf5c64 <strspn@plt+0xfecdd25c>
   51060:	andscc	r4, r4, #2046820352	; 0x7a000000
   51064:	strvs	lr, [r2, -sp, asr #19]
   51068:			; <UNDEFINED> instruction: 0xf7ff447b
   5106c:			; <UNDEFINED> instruction: 0xe7b5fa15
   51070:	tstcs	r8, lr, lsr #23
   51074:	andcc	r4, r8, lr, lsr #21
   51078:	movwls	r4, #1147	; 0x47b
   5107c:	ldrbtmi	r4, [sl], #-2989	; 0xfffff453
   51080:	stmib	sp, {r2, r4, r9, ip, sp}^
   51084:	ldrbtmi	r6, [fp], #-1794	; 0xfffff8fe
   51088:	blx	20f08c <strspn@plt+0x1f6684>
   5108c:	blmi	feb0af2c <strspn@plt+0xfeaf2524>
   51090:	bmi	fead94f8 <strspn@plt+0xfeac0af0>
   51094:	ldrbtmi	r3, [fp], #-8
   51098:	blmi	feab5ca0 <strspn@plt+0xfea9d298>
   5109c:	andscc	r4, r4, #2046820352	; 0x7a000000
   510a0:	strvs	lr, [r2, -sp, asr #19]
   510a4:			; <UNDEFINED> instruction: 0xf7ff447b
   510a8:			; <UNDEFINED> instruction: 0xe740f9f7
   510ac:	tstcs	r8, r5, lsr #23
   510b0:	andcc	r4, r8, r5, lsr #21
   510b4:	movwls	r4, #1147	; 0x47b
   510b8:	ldrbtmi	r4, [sl], #-2980	; 0xfffff45c
   510bc:	stmib	sp, {r2, r4, r9, ip, sp}^
   510c0:	ldrbtmi	r6, [fp], #-1794	; 0xfffff8fe
   510c4:			; <UNDEFINED> instruction: 0xf9e8f7ff
   510c8:	blmi	fe8cad94 <strspn@plt+0xfe8b238c>
   510cc:	bmi	fe899534 <strspn@plt+0xfe880b2c>
   510d0:	ldrbtmi	r3, [fp], #-8
   510d4:	blmi	fe875cdc <strspn@plt+0xfe85d2d4>
   510d8:	andscc	r4, r4, #2046820352	; 0x7a000000
   510dc:	strvs	lr, [r2, -sp, asr #19]
   510e0:			; <UNDEFINED> instruction: 0xf7ff447b
   510e4:			; <UNDEFINED> instruction: 0xe779f9d9
   510e8:			; <UNDEFINED> instruction: 0x21184b9c
   510ec:	mulcc	r8, ip, sl
   510f0:	movwls	r4, #1147	; 0x47b
   510f4:	ldrbtmi	r4, [sl], #-2971	; 0xfffff465
   510f8:	stmib	sp, {r2, r4, r9, ip, sp}^
   510fc:	ldrbtmi	r6, [fp], #-1794	; 0xfffff8fe
   51100:			; <UNDEFINED> instruction: 0xf9caf7ff
   51104:	blls	1cad58 <strspn@plt+0x1b2350>
   51108:	ldmmi	r7, {r0, r1, r5, r6, r8, r9, fp, ip, sp, pc}
   5110c:	vqshl.s8	q2, q12, q0
   51110:			; <UNDEFINED> instruction: 0xf1004224
   51114:	addsmi	r0, r4, #36, 6	; 0x90000000
   51118:	addshi	pc, lr, r0, lsl #4
   5111c:			; <UNDEFINED> instruction: 0xf0c0429c
   51120:	bne	ff931368 <strspn@plt+0xff918960>
   51124:	andeq	pc, ip, #8
   51128:	orrvs	pc, r0, #817889280	; 0x30c00000
   5112c:	ldrmi	r2, [sp], -r4, lsl #20
   51130:	bcs	2852a8 <strspn@plt+0x26c8a0>
   51134:	bcs	85268 <strspn@plt+0x6c860>
   51138:	blmi	fe385228 <strspn@plt+0xfe36c820>
   5113c:			; <UNDEFINED> instruction: 0xf8df4629
   51140:			; <UNDEFINED> instruction: 0x4620c230
   51144:	ldrbtmi	r4, [fp], #-2699	; 0xfffff575
   51148:	movwcc	r4, #34044	; 0x84fc
   5114c:	movwgt	lr, #2509	; 0x9cd
   51150:	blmi	fe2a2340 <strspn@plt+0xfe289938>
   51154:	strcs	r3, [r0, #-564]	; 0xfffffdcc
   51158:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
   5115c:			; <UNDEFINED> instruction: 0xf99cf7ff
   51160:	strbt	r4, [lr], -r4, lsl #8
   51164:	blcc	cf17c <strspn@plt+0xb6774>
   51168:			; <UNDEFINED> instruction: 0xf804e7cf
   5116c:	str	r3, [r5, -r1, lsl #22]
   51170:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
   51174:	eormi	pc, r4, #805306368	; 0x30000000
   51178:	strteq	pc, [r4], -r3, lsl #2
   5117c:	vqsub.s8	d4, d16, d4
   51180:	adcsmi	r8, r4, #155	; 0x9b
   51184:	addhi	pc, ip, r0, asr #1
   51188:	blne	fe8b7da8 <strspn@plt+0xfe89f3a0>
   5118c:	bmi	1f62a14 <strspn@plt+0x1f4a00c>
   51190:	orrvs	pc, r0, r1, asr #11
   51194:	ldrbtmi	r6, [sl], #-2077	; 0xfffff7e3
   51198:	eorscc	r4, r4, #124928	; 0x1e800
   5119c:	ldrbtmi	r6, [fp], #-2220	; 0xfffff754
   511a0:	blmi	1eb5da8 <strspn@plt+0x1e9d3a0>
   511a4:	ldrbtmi	r9, [fp], #-1025	; 0xfffffbff
   511a8:			; <UNDEFINED> instruction: 0xf976f7ff
   511ac:			; <UNDEFINED> instruction: 0xe6f44633
   511b0:	tstcs	r8, r6, ror fp
   511b4:	andcc	r4, r8, r6, ror sl
   511b8:	movwls	r4, #1147	; 0x47b
   511bc:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
   511c0:	stmib	sp, {r2, r4, r9, ip, sp}^
   511c4:	ldrbtmi	r6, [fp], #-1794	; 0xfffff8fe
   511c8:			; <UNDEFINED> instruction: 0xf966f7ff
   511cc:	blmi	1d0b0a8 <strspn@plt+0x1cf26a0>
   511d0:	bmi	1cd9638 <strspn@plt+0x1cc0c30>
   511d4:	ldrbtmi	r3, [fp], #-8
   511d8:	blmi	1cb5de0 <strspn@plt+0x1c9d3d8>
   511dc:	andscc	r4, r4, #2046820352	; 0x7a000000
   511e0:	strvs	lr, [r2, -sp, asr #19]
   511e4:			; <UNDEFINED> instruction: 0xf7ff447b
   511e8:	sbfx	pc, r7, #18, #7
   511ec:	tstcs	r8, sp, ror #22
   511f0:	andcc	r4, r8, sp, ror #20
   511f4:	movwls	r4, #1147	; 0x47b
   511f8:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
   511fc:	stmib	sp, {r2, r4, r9, ip, sp}^
   51200:	ldrbtmi	r6, [fp], #-1794	; 0xfffff8fe
   51204:			; <UNDEFINED> instruction: 0xf948f7ff
   51208:	stmdami	r9!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   5120c:	stmdbmi	r9!, {r1, r5, r9, sl, lr}^
   51210:	strvs	pc, [r0], #1103	; 0x44f
   51214:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   51218:	stmdami	r7!, {lr}^
   5121c:	teqcc	r4, r9, ror r4
   51220:			; <UNDEFINED> instruction: 0xf7d24478
   51224:	stmdami	r5!, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
   51228:	stmdbmi	r5!, {r1, r5, r9, sl, lr}^
   5122c:	strvs	pc, [r0], #1103	; 0x44f
   51230:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   51234:	stmdami	r3!, {lr}^
   51238:	teqcc	r4, r9, ror r4
   5123c:			; <UNDEFINED> instruction: 0xf7d24478
   51240:	stmdbmi	r1!, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}^
   51244:	stclmi	6, cr4, [r1, #-136]!	; 0xffffff78
   51248:	ldrbtmi	r4, [r9], #-2145	; 0xfffff79f
   5124c:	teqcc	r4, sp, ror r4
   51250:	strls	r4, [r0, #-1144]	; 0xfffffb88
   51254:	blx	118f1a4 <strspn@plt+0x117679c>
   51258:			; <UNDEFINED> instruction: 0x4622485e
   5125c:	vst2.16	{d20,d22}, [pc :64], lr
   51260:	ldrbtmi	r6, [r8], #-1152	; 0xfffffb80
   51264:	andmi	lr, r0, sp, asr #19
   51268:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
   5126c:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
   51270:	blx	e0f1c0 <strspn@plt+0xdf67b8>
   51274:			; <UNDEFINED> instruction: 0x4622495a
   51278:	ldmdami	fp, {r1, r3, r4, r6, r8, sl, fp, lr}^
   5127c:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
   51280:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
   51284:			; <UNDEFINED> instruction: 0xf7d29500
   51288:	ldmdbmi	r8, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}^
   5128c:	ldclmi	6, cr4, [r8, #-136]	; 0xffffff78
   51290:	ldrbtmi	r4, [r9], #-2136	; 0xfffff7a8
   51294:	teqcc	r4, sp, ror r4
   51298:	strls	r4, [r0, #-1144]	; 0xfffffb88
   5129c:	blx	88f1ec <strspn@plt+0x8767e4>
   512a0:			; <UNDEFINED> instruction: 0x46334955
   512a4:			; <UNDEFINED> instruction: 0x46224d55
   512a8:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
   512ac:	teqcc	r4, sp, ror r4
   512b0:	strls	r4, [r0, #-1144]	; 0xfffffb88
   512b4:	blx	58f204 <strspn@plt+0x5767fc>
   512b8:			; <UNDEFINED> instruction: 0x46224852
   512bc:	vst2.16	{d20,d22}, [pc :64], r2
   512c0:	ldrbtmi	r6, [r8], #-1152	; 0xfffffb80
   512c4:	andmi	lr, r0, sp, asr #19
   512c8:	ldrbtmi	r4, [r9], #-2128	; 0xfffff7b0
   512cc:			; <UNDEFINED> instruction: 0x46333134
   512d0:			; <UNDEFINED> instruction: 0xf7d24478
   512d4:	svclt	0x0000fa05
   512d8:	andeq	r9, r9, sl, rrx
   512dc:	andeq	r1, r7, ip, asr #28
   512e0:	andeq	r0, r0, ip, ror #4
   512e4:	andeq	r6, r0, ip, asr #6
   512e8:	andeq	r8, r9, r0, ror #30
   512ec:	andeq	r8, r9, r4, lsr #30
   512f0:	muleq	r1, r0, r9
   512f4:	andeq	fp, r3, lr, ror #12
   512f8:			; <UNDEFINED> instruction: 0x0003b5b4
   512fc:	andeq	r8, r9, r4, lsl #30
   51300:	andeq	r8, r9, sl, asr #29
   51304:	andeq	r8, r9, ip, lsr #29
   51308:	andeq	r8, r9, r8, ror lr
   5130c:	andeq	fp, r3, r4, asr #11
   51310:	ldrdeq	pc, [r1], -sl
   51314:	andeq	fp, r3, r6, lsl #10
   51318:	andeq	lr, r1, r4, lsl #20
   5131c:	andeq	r8, r9, r2, lsr #28
   51320:	andeq	r8, r1, sl, asr #29
   51324:	andeq	fp, r3, r0, asr r5
   51328:	muleq	r3, ip, r3
   5132c:	andeq	r5, r3, ip, lsl #22
   51330:	andeq	fp, r3, r2, lsr r5
   51334:	andeq	fp, r3, r6, asr r3
   51338:	andeq	r8, r1, lr, lsl #29
   5133c:	andeq	fp, r3, r4, lsl r5
   51340:	andeq	fp, r3, r0, ror #6
   51344:	ldrdeq	r5, [r3], -r0
   51348:	strdeq	fp, [r3], -r6
   5134c:	andeq	fp, r3, sl, lsl r3
   51350:	andeq	r3, r0, sl, lsr #26
   51354:	ldrdeq	fp, [r3], -r8
   51358:	andeq	fp, r3, r0, lsl r3
   5135c:	andeq	r3, r0, ip, lsl #26
   51360:			; <UNDEFINED> instruction: 0x0003b4ba
   51364:	strdeq	fp, [r3], -r2
   51368:	andeq	r8, r9, r0, asr sp
   5136c:	andeq	r8, r9, r6, lsl sp
   51370:	andeq	pc, r1, r4, lsl #15
   51374:	andeq	fp, r3, r0, ror #8
   51378:	andeq	fp, r3, r2, lsr #7
   5137c:	andeq	r8, r9, sl, ror #25
   51380:	andeq	fp, r3, sl, lsl r4
   51384:	andeq	fp, r3, r2, ror #7
   51388:			; <UNDEFINED> instruction: 0x0003b3ba
   5138c:	andeq	r8, r1, ip, ror #26
   51390:	strdeq	fp, [r3], -r2
   51394:	andeq	fp, r3, lr, lsr r2
   51398:	andeq	r5, r3, lr, lsr #19
   5139c:	ldrdeq	fp, [r3], -r4
   513a0:	strdeq	fp, [r3], -r8
   513a4:	andeq	r3, r0, r8, lsl #24
   513a8:			; <UNDEFINED> instruction: 0x0003b3b6
   513ac:	andeq	fp, r3, lr, ror #3
   513b0:	andeq	fp, r3, r8, lsr #5
   513b4:	muleq	r3, r4, r3
   513b8:	andeq	r1, r0, ip, ror ip
   513bc:	andeq	fp, r3, ip, lsl #5
   513c0:	andeq	fp, r3, r8, ror r3
   513c4:	andeq	r1, r0, r0, ror #24
   513c8:	andeq	fp, r3, r6, ror #6
   513cc:	andeq	fp, r3, r0, ror r2
   513d0:	andeq	r1, r0, r0, asr #25
   513d4:	andeq	fp, r3, sl, asr r2
   513d8:	andeq	fp, r3, r6, asr #6
   513dc:	andeq	r1, r0, lr, lsr #24
   513e0:	andeq	fp, r3, r4, lsr r3
   513e4:	andeq	fp, r3, lr, lsr r2
   513e8:	andeq	r1, r0, lr, lsl #25
   513ec:	andeq	fp, r3, lr, lsl r3
   513f0:	andeq	fp, r3, r8, lsr #4
   513f4:	andeq	r1, r0, r8, ror ip
   513f8:	andeq	fp, r3, r6, lsl #6
   513fc:	andeq	fp, r3, r8, ror r2
   51400:	andeq	r1, r0, r0, ror #24
   51404:	andeq	fp, r3, r2, ror #4
   51408:	andeq	fp, r3, r6, ror #5
   5140c:	andeq	r1, r0, ip, asr #23
   51410:	svcmi	0x00f0e92d
   51414:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   51418:	strmi	r8, [r4], -r2, lsl #22
   5141c:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   51420:	addslt	r4, r1, r9, ror r4
   51424:	ldrmi	r9, [sl], -sp, lsl #4
   51428:			; <UNDEFINED> instruction: 0xf012930c
   5142c:			; <UNDEFINED> instruction: 0xf8df0203
   51430:			; <UNDEFINED> instruction: 0xf8dd3424
   51434:	stmiapl	fp, {r4, r5, r6, pc}^
   51438:	movwls	r6, #63515	; 0xf81b
   5143c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   51440:	ldrcc	pc, [r4], #-2271	; 0xfffff721
   51444:	ldrbtmi	r9, [fp], #-519	; 0xfffffdf9
   51448:			; <UNDEFINED> instruction: 0xf8dfd109
   5144c:	ldmpl	fp, {r4, sl, sp}
   51450:	ldmdavs	fp, {r2, r3, r9, fp, ip, pc}
   51454:	andls	r4, ip, #1744830464	; 0x68000000
   51458:	movweq	pc, #12290	; 0x3002	; <UNPREDICTABLE>
   5145c:	blls	236080 <strspn@plt+0x21d678>
   51460:			; <UNDEFINED> instruction: 0xf0002b01
   51464:	blls	2316e4 <strspn@plt+0x218cdc>
   51468:			; <UNDEFINED> instruction: 0xf0002b03
   5146c:	blmi	fff71694 <strspn@plt+0xfff58c8c>
   51470:	movwls	r4, #33915	; 0x847b
   51474:	movwls	sl, #60189	; 0xeb1d
   51478:	svceq	0x0000f1b8
   5147c:	adcshi	pc, r4, r0
   51480:			; <UNDEFINED> instruction: 0xf04f930a
   51484:	blmi	ffe1388c <strspn@plt+0xffdfae84>
   51488:			; <UNDEFINED> instruction: 0xf8df4647
   5148c:	ldrbtmi	fp, [fp], #-988	; 0xfffffc24
   51490:	blmi	ffdf60bc <strspn@plt+0xffddd6b4>
   51494:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   51498:	blt	48ccc0 <strspn@plt+0x4742b8>
   5149c:	bcc	fe48ccc4 <strspn@plt+0xfe4742bc>
   514a0:	b	1562dd4 <strspn@plt+0x154a3cc>
   514a4:	cdp	2, 1, cr0, cr8, cr5, {0}
   514a8:			; <UNDEFINED> instruction: 0xf04f8a10
   514ac:	svclt	0x00140600
   514b0:	andcs	r2, r0, #268435456	; 0x10000000
   514b4:	svclt	0x00082b00
   514b8:	ldmiblt	sl, {r0, r9, sp}
   514bc:	b	1709800 <strspn@plt+0x16f0df8>
   514c0:	andle	r0, fp, fp, lsl #2
   514c4:	tsteq	r4, sl, lsl #20
   514c8:	b	3358e0 <strspn@plt+0x31ced8>
   514cc:	tstls	r5, r5, lsl #2
   514d0:	ldrdeq	lr, [r4, -sp]
   514d4:	svclt	0x00084559
   514d8:	andsle	r4, r3, r0, asr r5
   514dc:	andeq	lr, r5, #84, 20	; 0x54000
   514e0:	strcc	sp, [r1], -fp, lsr #32
   514e4:	adcsmi	r6, r2, #7995392	; 0x7a0000
   514e8:	ldmdavs	r8!, {r0, r1, r2, r5, r8, fp, ip, lr, pc}
   514ec:	stmdbne	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   514f0:	stmvs	r2, {r3, r6, sl, lr}
   514f4:	rscsle	r2, r1, r0, lsl #20
   514f8:	blge	8bc40 <strspn@plt+0x73238>
   514fc:	svclt	0x000845ab
   51500:	bicsle	r4, ip, r2, lsr #11
   51504:	b	1177928 <strspn@plt+0x115ef20>
   51508:	stmdbcs	r3, {r0, r2}
   5150c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   51510:	ldmib	sp, {r2, r3, r4, r5, ip, lr, pc}^
   51514:	blcs	5193c <strspn@plt+0x38f34>
   51518:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   5151c:	beq	30bdb4 <strspn@plt+0x2f33ac>
   51520:	strmi	fp, [r1], -r8, lsl #30
   51524:			; <UNDEFINED> instruction: 0xf7f54640
   51528:	b	9d121c <strspn@plt+0x9b8814>
   5152c:	ldrbmi	r0, [r4], -fp, lsl #4
   51530:	ldrmi	r4, [r5], -fp, asr #12
   51534:	andeq	lr, r5, #84, 20	; 0x54000
   51538:	bls	305c8c <strspn@plt+0x2ed284>
   5153c:	andls	r3, sl, #4, 4	; 0x40000000
   51540:	stcvc	8, cr15, [r4], {82}	; 0x52
   51544:	svccs	0x0000920e
   51548:	ldrmi	sp, [r9], fp, lsr #3
   5154c:	suble	r2, fp, r0, lsl #22
   51550:	movweq	lr, #23124	; 0x5a54
   51554:	addhi	pc, r6, r0, asr #32
   51558:	blcs	13817c <strspn@plt+0x11f774>
   5155c:	addshi	pc, r8, r0
   51560:	blmi	fef64074 <strspn@plt+0xfef4b66c>
   51564:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   51568:	blls	42b5d8 <strspn@plt+0x412bd0>
   5156c:			; <UNDEFINED> instruction: 0xf040405a
   51570:	strbmi	r8, [r8], -ip, ror #2
   51574:	ldc	0, cr11, [sp], #68	; 0x44
   51578:	pop	{r1, r8, r9, fp, pc}
   5157c:	b	1575544 <strspn@plt+0x155cb3c>
   51580:	cmple	sl, r5, lsl #6
   51584:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
   51588:	ldrb	r9, [r3, -r8, lsl #6]!
   5158c:	beq	fe48cdf4 <strspn@plt+0xfe4743ec>
   51590:			; <UNDEFINED> instruction: 0xf7f5930b
   51594:	ldmdavs	sl!, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   51598:	bl	f81cc <strspn@plt+0xdf7c4>
   5159c:	stmvs	sl, {r0, r3, r8}
   515a0:	b	158b484 <strspn@plt+0x1572a7c>
   515a4:	blls	3921c0 <strspn@plt+0x3797b8>
   515a8:			; <UNDEFINED> instruction: 0xf04fbf14
   515ac:			; <UNDEFINED> instruction: 0xf04f0901
   515b0:	blcs	539b8 <strspn@plt+0x3afb0>
   515b4:	strbmi	fp, [fp], -ip, lsl #30
   515b8:	ldrmi	r2, [r9], r1, lsl #6
   515bc:	sbcle	r2, pc, r0, lsl #22
   515c0:			; <UNDEFINED> instruction: 0xf0039b0c
   515c4:	blcs	1521fc <strspn@plt+0x1397f4>
   515c8:	adchi	pc, pc, r0
   515cc:			; <UNDEFINED> instruction: 0xf0002b08
   515d0:	blcs	71840 <strspn@plt+0x58e38>
   515d4:	addhi	pc, r5, r0
   515d8:			; <UNDEFINED> instruction: 0xf04f48a7
   515dc:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
   515e0:			; <UNDEFINED> instruction: 0xf7f53008
   515e4:	ldr	pc, [fp, r3, lsl #30]!
   515e8:	movweq	lr, #23124	; 0x5a54
   515ec:	blls	245658 <strspn@plt+0x22cc50>
   515f0:	andsle	r2, r0, r3, lsl #22
   515f4:			; <UNDEFINED> instruction: 0xf0039b0c
   515f8:	blcs	152230 <strspn@plt+0x139828>
   515fc:	tsthi	r3, r0	; <UNPREDICTABLE>
   51600:			; <UNDEFINED> instruction: 0xf0002b08
   51604:	blcs	71a04 <strspn@plt+0x58ffc>
   51608:	rschi	pc, r9, r0
   5160c:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
   51610:			; <UNDEFINED> instruction: 0xf7f53008
   51614:	stmdals	sp, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   51618:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   5161c:			; <UNDEFINED> instruction: 0xff06f7f5
   51620:	blls	3cb4a0 <strspn@plt+0x3b2a98>
   51624:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   51628:	addsle	r2, r9, r0, lsl #22
   5162c:			; <UNDEFINED> instruction: 0xf04f4894
   51630:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   51634:	mrc2	7, 6, pc, cr10, cr5, {7}
   51638:	blls	38b488 <strspn@plt+0x372a80>
   5163c:	movweq	pc, #49155	; 0xc003	; <UNPREDICTABLE>
   51640:			; <UNDEFINED> instruction: 0xf0002b04
   51644:	blcs	271934 <strspn@plt+0x258f2c>
   51648:	teqlt	r3, #57	; 0x39
   5164c:	blmi	fe3e3888 <strspn@plt+0xfe3cae80>
   51650:	andcc	r4, r8, r8, ror r4
   51654:	movwls	r4, #33915	; 0x847b
   51658:	mcr2	7, 6, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
   5165c:	strcs	lr, [r0], #-1802	; 0xfffff8f6
   51660:	strb	r2, [sl, -r0, lsl #10]!
   51664:	ldrbtmi	r4, [r8], #-2185	; 0xfffff777
   51668:	mcr2	7, 6, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
   5166c:			; <UNDEFINED> instruction: 0xf0039b0c
   51670:	blcs	1522a8 <strspn@plt+0x1398a0>
   51674:	addhi	pc, pc, r0
   51678:	rsbsle	r2, sl, r8, lsl #22
   5167c:	rsble	r2, r6, r0, lsl #22
   51680:			; <UNDEFINED> instruction: 0xf1094883
   51684:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
   51688:			; <UNDEFINED> instruction: 0xf7f53008
   5168c:	strb	pc, [r3, -pc, lsr #29]!	; <UNPREDICTABLE>
   51690:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
   51694:	mcr2	7, 5, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   51698:	blmi	204b428 <strspn@plt+0x2032a20>
   5169c:	ldmdami	pc!, {r3, r4, r8, sp}^	; <UNPREDICTABLE>
   516a0:	bmi	2022894 <strspn@plt+0x2009e8c>
   516a4:	andls	r4, r0, r8, ror r4
   516a8:	andeq	pc, r8, r3, lsl #2
   516ac:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
   516b0:	strmi	lr, [r2, #-2509]	; 0xfffff633
   516b4:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   516b8:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   516bc:	blmi	1f0b5dc <strspn@plt+0x1ef2bd4>
   516c0:	ldmdami	sl!, {r3, r4, r8, sp}^
   516c4:	bmi	1ee28b8 <strspn@plt+0x1ec9eb0>
   516c8:	andls	r4, r0, r8, ror r4
   516cc:	andeq	pc, r8, r3, lsl #2
   516d0:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   516d4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   516d8:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   516dc:	mrc2	7, 6, pc, cr12, cr14, {7}
   516e0:	blmi	1dcb5b8 <strspn@plt+0x1db2bb0>
   516e4:	ldmdami	r5!, {r3, r4, r8, sp}^
   516e8:	bmi	1da28dc <strspn@plt+0x1d89ed4>
   516ec:	andls	r4, r0, r8, ror r4
   516f0:	andeq	pc, r8, r3, lsl #2
   516f4:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
   516f8:	strmi	lr, [r2, #-2509]	; 0xfffff633
   516fc:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51700:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   51704:	blmi	1c8b4ac <strspn@plt+0x1c72aa4>
   51708:	ldmdami	r0!, {r3, r4, r8, sp}^
   5170c:	bmi	1c62900 <strspn@plt+0x1c49ef8>
   51710:	andls	r4, r0, r8, ror r4
   51714:	andeq	pc, r8, r3, lsl #2
   51718:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
   5171c:	strmi	lr, [r2, #-2509]	; 0xfffff633
   51720:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51724:	mrc2	7, 5, pc, cr8, cr14, {7}
   51728:	blmi	1b4b488 <strspn@plt+0x1b32a80>
   5172c:	stmdami	fp!, {r3, r4, r8, sp}^
   51730:	bmi	1b22924 <strspn@plt+0x1b09f1c>
   51734:	andls	r4, r0, r8, ror r4
   51738:	andeq	pc, r8, r3, lsl #2
   5173c:	ldrbtmi	r4, [sl], #-2921	; 0xfffff497
   51740:	strmi	lr, [r2, #-2509]	; 0xfffff633
   51744:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51748:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   5174c:	blmi	1a0b464 <strspn@plt+0x19f2a5c>
   51750:	stmdami	r6!, {r3, r4, r8, sp}^
   51754:	bmi	19e2948 <strspn@plt+0x19c9f40>
   51758:	andls	r4, r0, r8, ror r4
   5175c:	andeq	pc, r8, r3, lsl #2
   51760:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
   51764:	strmi	lr, [r2, #-2509]	; 0xfffff633
   51768:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   5176c:	mrc2	7, 4, pc, cr4, cr14, {7}
   51770:	blmi	18cb590 <strspn@plt+0x18b2b88>
   51774:	stmdami	r1!, {r3, r4, r8, sp}^
   51778:	bmi	18a296c <strspn@plt+0x1889f64>
   5177c:	andls	r4, r0, r8, ror r4
   51780:	andeq	pc, r8, r3, lsl #2
   51784:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
   51788:	strmi	lr, [r2, #-2509]	; 0xfffff633
   5178c:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51790:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   51794:	blmi	178b56c <strspn@plt+0x1772b64>
   51798:	ldmdami	ip, {r3, r4, r8, sp}^
   5179c:	bmi	1762990 <strspn@plt+0x1749f88>
   517a0:	andls	r4, r0, r8, ror r4
   517a4:	andeq	pc, r8, r3, lsl #2
   517a8:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   517ac:	strmi	lr, [r2, #-2509]	; 0xfffff633
   517b0:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   517b4:	mrc2	7, 3, pc, cr0, cr14, {7}
   517b8:	blmi	164b548 <strspn@plt+0x1632b40>
   517bc:	ldmdami	r7, {r3, r4, r8, sp}^
   517c0:	bmi	16229b4 <strspn@plt+0x1609fac>
   517c4:	andls	r4, r0, r8, ror r4
   517c8:	andeq	pc, r8, r3, lsl #2
   517cc:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
   517d0:	strmi	lr, [r2, #-2509]	; 0xfffff633
   517d4:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   517d8:	mrc2	7, 2, pc, cr14, cr14, {7}
   517dc:	blmi	150b4bc <strspn@plt+0x14f2ab4>
   517e0:	ldmdami	r2, {r3, r4, r8, sp}^
   517e4:	bmi	14e29d8 <strspn@plt+0x14c9fd0>
   517e8:	andls	r4, r0, r8, ror r4
   517ec:	andeq	pc, r8, r3, lsl #2
   517f0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   517f4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   517f8:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   517fc:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   51800:	blmi	13cb418 <strspn@plt+0x13b2a10>
   51804:	stmdami	sp, {r3, r4, r8, sp}^
   51808:	bmi	13a29fc <strspn@plt+0x1389ff4>
   5180c:	andls	r4, r0, r8, ror r4
   51810:	andeq	pc, r8, r3, lsl #2
   51814:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
   51818:	strmi	lr, [r2, #-2509]	; 0xfffff633
   5181c:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51820:	mrc2	7, 1, pc, cr10, cr14, {7}
   51824:	blmi	128b3f4 <strspn@plt+0x12729ec>
   51828:	stmdami	r8, {r3, r4, r8, sp}^
   5182c:	bmi	1262a20 <strspn@plt+0x124a018>
   51830:	andls	r4, r0, r8, ror r4
   51834:	andeq	pc, r8, r3, lsl #2
   51838:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
   5183c:	strmi	lr, [r2, #-2509]	; 0xfffff633
   51840:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
   51844:	mcr2	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   51848:			; <UNDEFINED> instruction: 0xf7c6e6e0
   5184c:	svclt	0x0000eeb2
   51850:	andeq	r1, r7, r0, asr #16
   51854:	andeq	r0, r0, r8, asr #4
   51858:	andeq	r1, r7, sl, lsl r8
   5185c:	andeq	r0, r0, ip, ror #4
   51860:	ldrdeq	r1, [r2], -ip
   51864:	andeq	r9, r0, sl, lsr sl
   51868:	andeq	r1, r2, r8, lsl ip
   5186c:	andeq	r3, r0, r2, ror r8
   51870:	strdeq	r1, [r7], -ip
   51874:	andeq	r5, r0, r6, lsl ip
   51878:	andeq	r8, r9, lr, ror r8
   5187c:	andeq	r8, r9, lr, asr #16
   51880:	ldrdeq	r3, [r0], -r6
   51884:	andeq	r8, r9, ip, lsl #16
   51888:	andeq	r5, r0, r8, asr #22
   5188c:	andeq	r9, r0, r2, ror #16
   51890:	ldrdeq	r8, [r9], -r6
   51894:	andeq	lr, r1, sl, lsr #7
   51898:			; <UNDEFINED> instruction: 0x000987bc
   5189c:	andeq	r8, r1, r0, lsl #17
   518a0:	andeq	sl, r3, r2, lsl #30
   518a4:	andeq	sl, r3, lr, asr #26
   518a8:	muleq	r9, r8, r7
   518ac:			; <UNDEFINED> instruction: 0x000354bc
   518b0:	ldrdeq	sl, [r3], -lr
   518b4:	andeq	sl, r3, r2, lsl #26
   518b8:	andeq	r8, r9, r4, ror r7
   518bc:	andeq	r8, r1, r8, lsr r8
   518c0:			; <UNDEFINED> instruction: 0x0003aeba
   518c4:	andeq	sl, r3, r6, lsl #26
   518c8:	andeq	r8, r9, r0, asr r7
   518cc:	andeq	r5, r3, r4, ror r4
   518d0:	muleq	r3, r6, lr
   518d4:			; <UNDEFINED> instruction: 0x0003acba
   518d8:	andeq	r8, r9, ip, lsr #14
   518dc:	andeq	r3, r0, r8, asr #13
   518e0:	andeq	sl, r3, r2, ror lr
   518e4:	andeq	sl, r3, sl, lsr #25
   518e8:	andeq	r8, r9, r8, lsl #14
   518ec:	andeq	r8, r1, ip, asr #15
   518f0:	andeq	sl, r3, lr, asr #28
   518f4:	muleq	r3, sl, ip
   518f8:	andeq	r8, r9, r4, ror #13
   518fc:	andeq	r5, r3, r8, lsl #8
   51900:	andeq	sl, r3, sl, lsr #28
   51904:	andeq	sl, r3, lr, asr #24
   51908:	andeq	r8, r9, r0, asr #13
   5190c:	andeq	r3, r0, ip, asr r6
   51910:	andeq	sl, r3, r6, lsl #28
   51914:	andeq	sl, r3, lr, lsr ip
   51918:	muleq	r9, ip, r6
   5191c:	andeq	r3, r0, r8, lsr r6
   51920:	andeq	sl, r3, r2, ror #27
   51924:	andeq	sl, r3, sl, lsl ip
   51928:	andeq	r8, r9, r8, ror r6
   5192c:	andeq	r8, r1, ip, lsr r7
   51930:			; <UNDEFINED> instruction: 0x0003adbe
   51934:	andeq	sl, r3, sl, lsl #24
   51938:	andeq	r8, r9, r4, asr r6
   5193c:	andeq	r5, r3, r8, ror r3
   51940:	muleq	r3, sl, sp
   51944:			; <UNDEFINED> instruction: 0x0003abbe
   51948:	andeq	r8, r9, r0, lsr r6
   5194c:	andeq	r3, r0, ip, asr #11
   51950:	andeq	sl, r3, r6, ror sp
   51954:	andeq	sl, r3, lr, lsr #23
   51958:			; <UNDEFINED> instruction: 0x460fb5f0
   5195c:	ldmdbmi	r5, {r0, r2, r4, r9, sl, lr}^
   51960:	andeq	pc, r3, #19
   51964:	ldrbtmi	fp, [r9], #-133	; 0xffffff7b
   51968:	svclt	0x00184606
   5196c:	tstle	r5, ip, lsl r6
   51970:	stmpl	sl, {r0, r4, r6, r9, fp, lr}
   51974:	tstmi	ip, #20, 16	; 0x140000
   51978:	andeq	pc, r3, #4
   5197c:	andsle	r2, sp, r2, lsl #20
   51980:	andle	r2, r9, r3, lsl #20
   51984:	andsle	r2, fp, r1, lsl #20
   51988:	strtmi	r4, [r2], -ip, asr #18
   5198c:	ldrbtmi	r4, [r9], #-2124	; 0xfffff7b4
   51990:	hvccc	17480	; 0x4448
   51994:	mrc2	7, 3, pc, cr10, cr1, {6}
   51998:	streq	pc, [ip], #-4
   5199c:	suble	r2, r5, r4, lsl #24
   519a0:	eorle	r2, lr, r8, lsl #24
   519a4:	stmdami	r7, {r2, r5, r6, r7, r8, ip, sp, pc}^
   519a8:	andcc	r4, r8, r8, ror r4
   519ac:	ldc2	7, cr15, [lr, #-980]	; 0xfffffc2c
   519b0:	andlt	r4, r5, r8, lsr #12
   519b4:	ldrhtmi	lr, [r0], #141	; 0x8d
   519b8:	ldclt	7, cr15, [r8, #-980]!	; 0xfffffc2c
   519bc:	teqle	r1, r0, lsl #26
   519c0:	streq	pc, [ip], #-4
   519c4:	rsble	r2, r4, r4, lsl #24
   519c8:	subsle	r2, r1, r8, lsl #24
   519cc:	eorsle	r2, lr, r0, lsl #24
   519d0:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   519d4:	andlt	r3, r5, r8
   519d8:	ldrhtmi	lr, [r0], #141	; 0x8d
   519dc:	stclt	7, cr15, [r6, #-980]	; 0xfffffc2c
   519e0:	tstcs	r8, sl, lsr fp
   519e4:	ldmdami	fp!, {r1, r3, r4, r5, r9, fp, lr}
   519e8:	movwls	r4, #1147	; 0x47b
   519ec:	blmi	ee2bdc <strspn@plt+0xeca1d4>
   519f0:	andscc	r4, r4, #120, 8	; 0x78000000
   519f4:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
   519f8:	andcc	r9, r8, r3, lsl #14
   519fc:	stc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
   51a00:	blmi	e0b94c <strspn@plt+0xdf2f44>
   51a04:	bmi	dd9e6c <strspn@plt+0xdc1464>
   51a08:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   51a0c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   51a10:	ldrbtmi	r4, [r8], #-2869	; 0xfffff4cb
   51a14:			; <UNDEFINED> instruction: 0x96023214
   51a18:	smlsdxls	r3, fp, r4, r4
   51a1c:			; <UNDEFINED> instruction: 0xf7fe3008
   51a20:			; <UNDEFINED> instruction: 0xe7c0fd3b
   51a24:	ldrtle	r0, [r7], #1563	; 0x61b
   51a28:	ldrb	r4, [r4, r8, lsr #12]
   51a2c:	tstcs	r8, pc, lsr #22
   51a30:	ldmdami	r0!, {r0, r1, r2, r3, r5, r9, fp, lr}
   51a34:	movwls	r4, #1147	; 0x47b
   51a38:	blmi	c22c28 <strspn@plt+0xc0a220>
   51a3c:	andscc	r4, r4, #120, 8	; 0x78000000
   51a40:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
   51a44:	andcc	r9, r8, r3, lsl #14
   51a48:	stc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
   51a4c:	blmi	b4b900 <strspn@plt+0xb32ef8>
   51a50:	bmi	b19eb8 <strspn@plt+0xb014b0>
   51a54:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
   51a58:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   51a5c:	ldrbtmi	r4, [r8], #-2858	; 0xfffff4d6
   51a60:			; <UNDEFINED> instruction: 0x96023214
   51a64:	smlsdxls	r3, fp, r4, r4
   51a68:			; <UNDEFINED> instruction: 0xf7fe3008
   51a6c:			; <UNDEFINED> instruction: 0xe7affd15
   51a70:	tstcs	r8, r6, lsr #22
   51a74:	stmdami	r7!, {r1, r2, r5, r9, fp, lr}
   51a78:	movwls	r4, #1147	; 0x47b
   51a7c:	blmi	9e2c6c <strspn@plt+0x9ca264>
   51a80:	andscc	r4, r4, #120, 8	; 0x78000000
   51a84:	ldrbtmi	r9, [fp], #-1538	; 0xfffff9fe
   51a88:	andcc	r9, r8, r3, lsl #14
   51a8c:	stc2	7, cr15, [r4, #-1016]	; 0xfffffc08
   51a90:	blmi	90b910 <strspn@plt+0x8f2f08>
   51a94:	bmi	8d9efc <strspn@plt+0x8c14f4>
   51a98:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
   51a9c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   51aa0:	ldrbtmi	r4, [r8], #-2849	; 0xfffff4df
   51aa4:			; <UNDEFINED> instruction: 0x96023214
   51aa8:	smlsdxls	r3, fp, r4, r4
   51aac:			; <UNDEFINED> instruction: 0xf7fe3008
   51ab0:			; <UNDEFINED> instruction: 0xe78dfcf3
   51ab4:	strdeq	r1, [r7], -sl
   51ab8:	andeq	r0, r0, ip, ror #4
   51abc:	andeq	sl, r3, r2, lsr #24
   51ac0:	strdeq	sl, [r3], -ip
   51ac4:			; <UNDEFINED> instruction: 0x000984b4
   51ac8:	andeq	r8, r9, sl, lsl #9
   51acc:	andeq	r8, r1, ip, lsr r5
   51ad0:	andeq	sl, r3, r4, asr #23
   51ad4:	andeq	r8, r9, ip, ror #8
   51ad8:	andeq	sl, r3, lr, lsl #20
   51adc:	andeq	r5, r3, sl, ror r1
   51ae0:	andeq	sl, r3, r2, lsr #23
   51ae4:	andeq	r8, r9, sl, asr #8
   51ae8:	andeq	sl, r3, r4, asr #19
   51aec:	andeq	r3, r0, r8, asr #7
   51af0:	andeq	sl, r3, r8, ror fp
   51af4:	andeq	r8, r9, r0, lsr #8
   51af8:	andeq	sl, r3, lr, lsr #19
   51afc:	andeq	r8, r1, lr, asr #9
   51b00:	andeq	sl, r3, r6, asr fp
   51b04:	strdeq	r8, [r9], -lr
   51b08:	andeq	sl, r3, r0, lsr #19
   51b0c:	andeq	r5, r3, ip, lsl #2
   51b10:	andeq	sl, r3, r4, lsr fp
   51b14:	ldrdeq	r8, [r9], -ip
   51b18:	andeq	sl, r3, r6, asr r9
   51b1c:	andeq	r3, r0, r2, ror #6
   51b20:	andeq	sl, r3, r2, lsl fp
   51b24:			; <UNDEFINED> instruction: 0x000983ba
   51b28:	andeq	sl, r3, r8, asr #18
   51b2c:	blmi	1fef54 <strspn@plt+0x1e654c>
   51b30:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   51b34:	andcs	fp, r1, r2, lsl r1
   51b38:	cdp	7, 3, cr15, cr6, cr6, {6}
   51b3c:	andcs	r4, r1, #196608	; 0x30000
   51b40:	ldrbtmi	r6, [r8], #-26	; 0xffffffe6
   51b44:	stc2l	7, cr15, [ip, #836]	; 0x344
   51b48:	andeq	r8, r9, r0, asr r7
   51b4c:	andeq	sl, r3, r2, asr #21
   51b50:			; <UNDEFINED> instruction: 0xf7c6b508
   51b54:	ldrdlt	lr, [r0, -r6]
   51b58:			; <UNDEFINED> instruction: 0xf7ffbd08
   51b5c:	svclt	0x0000ffe7
   51b60:			; <UNDEFINED> instruction: 0xf7c6b508
   51b64:	tstlt	r0, lr, ror #24
   51b68:			; <UNDEFINED> instruction: 0xf7ffbd08
   51b6c:	svclt	0x0000ffdf
   51b70:	movweq	lr, #10817	; 0x2a41
   51b74:	svccc	0x0080f5b3
   51b78:	svclt	0x0034b570
   51b7c:	movwcs	r2, #4864	; 0x1300
   51b80:	blx	dc38a <strspn@plt+0xc3982>
   51b84:	svclt	0x0008f601
   51b88:	strmi	r2, [r5], -r0, lsl #6
   51b8c:	ldrtmi	fp, [r1], -fp, lsr #18
   51b90:			; <UNDEFINED> instruction: 0xf7c64628
   51b94:	teqlt	r8, r6, lsr #26
   51b98:			; <UNDEFINED> instruction: 0x460cbd70
   51b9c:			; <UNDEFINED> instruction: 0x46114630
   51ba0:	stc2	0, cr15, [sl], {-0}
   51ba4:	rscsle	r4, r2, r0, lsr #5
   51ba8:			; <UNDEFINED> instruction: 0xffc0f7ff
   51bac:			; <UNDEFINED> instruction: 0x460db530
   51bb0:	stmdavs	r9, {r0, r1, r7, ip, sp, pc}
   51bb4:	cmnlt	r0, r4, lsl #12
   51bb8:	bl	118cec <strspn@plt+0x1002e4>
   51bbc:	addmi	r0, fp, #1140850689	; 0x44000001
   51bc0:			; <UNDEFINED> instruction: 0x4619d313
   51bc4:	eorvs	r4, fp, r0, lsr #12
   51bc8:	pop	{r0, r1, ip, sp, pc}
   51bcc:			; <UNDEFINED> instruction: 0xf7ff4030
   51bd0:	strmi	fp, [fp], -pc, asr #31
   51bd4:	mvnsle	r2, r0, lsl #18
   51bd8:	eorseq	pc, pc, r2, lsl #2
   51bdc:	andls	r4, r1, #17825792	; 0x1100000
   51be0:	blx	ffb0dbea <strspn@plt+0xffaf51e2>
   51be4:	strmi	r9, [r3], -r1, lsl #20
   51be8:			; <UNDEFINED> instruction: 0xf7ffe7eb
   51bec:	svclt	0x0000ff9f
   51bf0:	tstlt	r0, r8, lsl #10
   51bf4:	ldcl	7, cr15, [r6], {198}	; 0xc6
   51bf8:	stfltd	f3, [r8, #-0]
   51bfc:			; <UNDEFINED> instruction: 0xff96f7ff
   51c00:	tstlt	r0, r8, lsl #10
   51c04:	stc	7, cr15, [ip], {198}	; 0xc6
   51c08:	stfltd	f3, [r8, #-0]
   51c0c:			; <UNDEFINED> instruction: 0xff8ef7ff
   51c10:	addseq	fp, r2, r0, lsl r5
   51c14:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
   51c18:			; <UNDEFINED> instruction: 0xf7f94623
   51c1c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   51c20:	strtmi	fp, [r0], -ip, lsl #30
   51c24:	ldclt	0, cr2, [r0, #-0]
   51c28:	andeq	r8, r9, lr, ror #12
   51c2c:	strlt	r6, [r8, #-2050]	; 0xfffff7fe
   51c30:	strle	r0, [r8], #-1874	; 0xfffff8ae
   51c34:			; <UNDEFINED> instruction: 0xf7fb6941
   51c38:	stmdami	r5, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   51c3c:			; <UNDEFINED> instruction: 0xf7f54478
   51c40:	ldrdcs	pc, [r0], -r5
   51c44:	stmibvs	r1, {r3, r8, sl, fp, ip, sp, pc}
   51c48:			; <UNDEFINED> instruction: 0xf8faf7e6
   51c4c:	stclt	0, cr2, [r8, #-0]
   51c50:	andeq	r4, r3, r8, lsl #29
   51c54:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   51c58:			; <UNDEFINED> instruction: 0x4604075b
   51c5c:	stmdbvs	r1, {r0, r3, sl, ip, lr, pc}^
   51c60:			; <UNDEFINED> instruction: 0xf9b4f7fb
   51c64:	stmibvs	r1!, {r1, r2, fp, lr}
   51c68:			; <UNDEFINED> instruction: 0xf7f54478
   51c6c:	mulcs	r0, r9, fp
   51c70:	ldmib	r0, {r4, r8, sl, fp, ip, sp, pc}^
   51c74:			; <UNDEFINED> instruction: 0xf7e62106
   51c78:	andcs	pc, r0, r7, asr #19
   51c7c:	svclt	0x0000bd10
   51c80:	ldrdeq	r1, [r0], -ip
   51c84:	push	{r0, r6, r8, fp, sp, lr}
   51c88:			; <UNDEFINED> instruction: 0x460641f0
   51c8c:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   51c90:	sfmeq	f3, 1, [r9], {140}	; 0x8c
   51c94:	ldrbtmi	fp, [r8], #130	; 0x82
   51c98:	blmi	686140 <strspn@plt+0x66d738>
   51c9c:	svcmi	0x00182200
   51ca0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   51ca4:	movwls	r4, #1553	; 0x611
   51ca8:	andls	r2, r1, #4, 6	; 0x10000000
   51cac:	ldreq	pc, [r8, #-262]	; 0xfffffefa
   51cb0:	ldc2	7, cr15, [ip, #-1016]	; 0xfffffc08
   51cb4:	strcs	r4, [r1], #-1151	; 0xfffffb81
   51cb8:	ldmdavs	fp, {r3, sp, lr, pc}
   51cbc:			; <UNDEFINED> instruction: 0xf10442a3
   51cc0:	stmdble	pc, {r0, sl}	; <UNPREDICTABLE>
   51cc4:	blne	18fe20 <strspn@plt+0x177418>
   51cc8:	blx	1b0fca6 <strspn@plt+0x1af729e>
   51ccc:			; <UNDEFINED> instruction: 0x46386cf3
   51cd0:	mvnsle	r2, r0, lsl #22
   51cd4:			; <UNDEFINED> instruction: 0xf8584b0b
   51cd8:	ldmdavs	fp, {r0, r1, ip, sp}
   51cdc:			; <UNDEFINED> instruction: 0xf10442a3
   51ce0:	stmiale	pc!, {r0, sl}^	; <UNPREDICTABLE>
   51ce4:	andlt	r2, r2, r0, asr #32
   51ce8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   51cec:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   51cf0:	blx	160fcce <strspn@plt+0x15f72c6>
   51cf4:	svclt	0x0000e7d1
   51cf8:	andeq	r0, r7, sl, asr #31
   51cfc:	andeq	sp, r6, sl, asr #19
   51d00:			; <UNDEFINED> instruction: 0x0000a4b8
   51d04:	andeq	r0, r0, r8, lsr r3
   51d08:	andeq	sl, r3, r6, lsr #18
   51d0c:	addlt	fp, r2, r0, lsl r5
   51d10:	bmi	3e4d4c <strspn@plt+0x3cc344>
   51d14:	stmdbmi	lr, {r2, r3, r4, r5, r6, sl, lr}
   51d18:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   51d1c:	eorvs	r3, r3, r1, lsl #6
   51d20:	ldmdavc	r2, {r1, r4, r6, fp, ip, lr}
   51d24:			; <UNDEFINED> instruction: 0xf8d0b16a
   51d28:	strmi	r1, [sl], -r0, lsl #1
   51d2c:	stmiavs	sl, {r0, r3, r8, ip, sp, pc}^
   51d30:	stmib	sp, {r0, r3, fp, sp, lr}^
   51d34:	stmdbmi	r7, {r8}
   51d38:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   51d3c:			; <UNDEFINED> instruction: 0xf7d14478
   51d40:	andlt	pc, r2, r5, lsr #25
   51d44:	svclt	0x0000bd10
   51d48:	andeq	r8, r9, r8, lsl #11
   51d4c:	andeq	r0, r7, r8, asr #30
   51d50:	andeq	r0, r0, r4, lsl #4
   51d54:	andeq	sl, r3, r6, ror sl
   51d58:	andeq	sl, r3, r4, asr #18
   51d5c:	bmi	8a49e4 <strspn@plt+0x88bfdc>
   51d60:	ldrblt	r4, [r0, #1147]!	; 0x47b
   51d64:	ldmpl	fp, {r0, r2, r9, sl, lr}
   51d68:			; <UNDEFINED> instruction: 0xf8d0b085
   51d6c:	ldmdavc	fp, {r7}
   51d70:	blmi	7be3e4 <strspn@plt+0x7a59dc>
   51d74:	ldrbtmi	r4, [fp], #-1538	; 0xfffff9fe
   51d78:	tstlt	r8, fp, lsl r8
   51d7c:	stmdavs	r0, {r1, r6, r7, fp, sp, lr}
   51d80:	stmib	sp, {r1, r3, r4, sl, fp, lr}^
   51d84:	ldmdami	sl, {r0, r8}
   51d88:			; <UNDEFINED> instruction: 0xf104447c
   51d8c:	strls	r0, [r0, #-280]	; 0xfffffee8
   51d90:			; <UNDEFINED> instruction: 0xf7d14478
   51d94:			; <UNDEFINED> instruction: 0xf8d5fc7b
   51d98:	mvnslt	r0, r0, lsl #1
   51d9c:	stmdavs	r2, {r0, r1, r7, fp, sp, lr}
   51da0:	ldrcs	fp, [ip, -fp, lsl #3]
   51da4:	blcc	9b5ac <strspn@plt+0x82ba4>
   51da8:	blx	229fbe <strspn@plt+0x2115b6>
   51dac:	strtmi	pc, [r2], #-1027	; 0xfffffbfd
   51db0:			; <UNDEFINED> instruction: 0xf7c66990
   51db4:			; <UNDEFINED> instruction: 0xf8d5ebaa
   51db8:	stmdavs	r2, {r7}
   51dbc:	ldrmi	r6, [r4], #-2179	; 0xfffff77d
   51dc0:	blcs	6a460 <strspn@plt+0x51a58>
   51dc4:	ldrmi	sp, [r0], -pc, ror #3
   51dc8:	bl	fe80fce8 <strspn@plt+0xfe7f72e0>
   51dcc:	ldrdeq	pc, [r0], r5
   51dd0:	bl	fe70fcf0 <strspn@plt+0xfe6f72e8>
   51dd4:			; <UNDEFINED> instruction: 0xf8c52300
   51dd8:	andlt	r3, r5, r0, lsl #1
   51ddc:	svclt	0x0000bdf0
   51de0:	andeq	r0, r7, r0, lsl #30
   51de4:	andeq	r0, r0, r4, lsl #4
   51de8:	andeq	r8, r9, r6, lsr #10
   51dec:	andeq	sl, r3, r8, lsr #20
   51df0:	andeq	sl, r3, r8, lsl r9
   51df4:	addlt	fp, r5, r0, lsr r5
   51df8:	stcge	12, cr4, [r9, #-64]	; 0xffffffc0
   51dfc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   51e00:	mvnscc	pc, #79	; 0x4f
   51e04:	strls	r4, [r0], #-1148	; 0xfffffb84
   51e08:	ldrbtmi	r4, [ip], #3086	; 0xc0e
   51e0c:	andcs	r9, r1, #4194304	; 0x400000
   51e10:			; <UNDEFINED> instruction: 0xf85c2116
   51e14:	stmdavs	r4!, {r2, lr}
   51e18:			; <UNDEFINED> instruction: 0xf04f9403
   51e1c:	strls	r0, [r2, #-1024]	; 0xfffffc00
   51e20:	bl	fe48fd40 <strspn@plt+0xfe477338>
   51e24:	blmi	22464c <strspn@plt+0x20bc44>
   51e28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   51e2c:	blls	12be9c <strspn@plt+0x113494>
   51e30:	qaddle	r4, sl, r1
   51e34:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   51e38:	bl	fef0fd58 <strspn@plt+0xfeef7350>
   51e3c:	ldrdeq	sl, [r3], -r8
   51e40:	andeq	r0, r7, r6, asr lr
   51e44:	andeq	r0, r0, r8, asr #4
   51e48:	andeq	r0, r7, r8, lsr lr
   51e4c:	cfstr32mi	mvfx11, [r6], {16}
   51e50:	stmdbvc	r1!, {r2, r3, r4, r5, r6, sl, lr}
   51e54:	ldfltd	f3, [r0, #-4]
   51e58:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   51e5c:			; <UNDEFINED> instruction: 0xf82af7da
   51e60:			; <UNDEFINED> instruction: 0x71232301
   51e64:	svclt	0x0000bd10
   51e68:	andeq	r8, r9, ip, asr #8
   51e6c:			; <UNDEFINED> instruction: 0xfffffeaf
   51e70:	svcmi	0x00f0e92d
   51e74:	blhi	10d330 <strspn@plt+0xf4928>
   51e78:	stclmi	13, cr4, [pc], {206}	; 0xce
   51e7c:	blmi	ff423078 <strspn@plt+0xff40a670>
   51e80:	cfstr32pl	mvfx15, [r5, #-692]	; 0xfffffd4c
   51e84:	ldrbtmi	fp, [fp], #-131	; 0xffffff7d
   51e88:	andpl	pc, r5, #54525952	; 0x3400000
   51e8c:	andcc	r9, r4, #14
   51e90:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   51e94:			; <UNDEFINED> instruction: 0xf04f6014
   51e98:			; <UNDEFINED> instruction: 0xf8d00400
   51e9c:	tstls	r4, r0, lsl #1
   51ea0:	tstlt	r2, #16, 6	; 0x40000000
   51ea4:	ldmvs	r2, {r1, r2, r6, r7, r8, r9, fp, lr}^
   51ea8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   51eac:			; <UNDEFINED> instruction: 0xd115429a
   51eb0:	movwls	r2, #54017	; 0xd301
   51eb4:			; <UNDEFINED> instruction: 0xf50d49c3
   51eb8:	bmi	ff026ad4 <strspn@plt+0xff00e0cc>
   51ebc:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   51ec0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   51ec4:	subsmi	r6, r1, sl, lsl r8
   51ec8:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
   51ecc:			; <UNDEFINED> instruction: 0xf50d980d
   51ed0:	andlt	r5, r3, r5, lsl #26
   51ed4:	blhi	10d1d0 <strspn@plt+0xf47c8>
   51ed8:	svchi	0x00f0e8bd
   51edc:			; <UNDEFINED> instruction: 0xff3ef7ff
   51ee0:			; <UNDEFINED> instruction: 0xf8d39b0e
   51ee4:	blcs	5e0ec <strspn@plt+0x456e4>
   51ee8:	blls	406678 <strspn@plt+0x3edc70>
   51eec:	bmi	fedda34c <strspn@plt+0xfedc1944>
   51ef0:	blge	92c068 <strspn@plt+0x913660>
   51ef4:			; <UNDEFINED> instruction: 0x461d447a
   51ef8:	bcc	fe48d720 <strspn@plt+0xfe474d18>
   51efc:	eorcc	r4, ip, #183296	; 0x2cc00
   51f00:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   51f04:	strcc	lr, [r0], #-2509	; 0xfffff633
   51f08:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
   51f0c:			; <UNDEFINED> instruction: 0xff72f7ff
   51f10:			; <UNDEFINED> instruction: 0x462849b0
   51f14:			; <UNDEFINED> instruction: 0xf7c64479
   51f18:	strmi	lr, [r3], lr, lsr #26
   51f1c:			; <UNDEFINED> instruction: 0xf0002800
   51f20:			; <UNDEFINED> instruction: 0xf10d8138
   51f24:	bmi	feb5454c <strspn@plt+0xfeb3bb44>
   51f28:	andeq	pc, ip, r9, lsr #3
   51f2c:	movwcs	r4, #2475	; 0x9ab
   51f30:	addvs	r4, r3, sl, ror r4
   51f34:	subvs	r4, r2, r9, ror r4
   51f38:	beq	fe98e374 <strspn@plt+0xfe97596c>
   51f3c:			; <UNDEFINED> instruction: 0xf50d930d
   51f40:			; <UNDEFINED> instruction: 0xf8495287
   51f44:	andscc	r3, r4, #12, 24	; 0xc00
   51f48:	stccc	8, cr15, [r4], #-292	; 0xfffffedc
   51f4c:	stmdavs	r9, {r2, r5, r7, r8, r9, fp, lr}
   51f50:	andsls	r4, r2, fp, ror r4
   51f54:	cdp	2, 0, cr9, cr8, cr8, {0}
   51f58:	sbcvs	r3, r1, r0, lsl sl
   51f5c:	vmin.s8	q10, <illegal reg q0.5>, q5
   51f60:			; <UNDEFINED> instruction: 0x46500150
   51f64:	b	ff60fe84 <strspn@plt+0xff5f747c>
   51f68:			; <UNDEFINED> instruction: 0xf0002800
   51f6c:	bls	272224 <strspn@plt+0x25981c>
   51f70:	streq	pc, [r0, -r9, lsr #3]!
   51f74:	tsteq	r4, r9, lsr #3	; <UNPREDICTABLE>
   51f78:	andseq	pc, r8, r9, lsr #3
   51f7c:	tsteq	ip, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   51f80:	smlabteq	r4, sp, r9, lr
   51f84:			; <UNDEFINED> instruction: 0xf1a99207
   51f88:	tstls	fp, r0, lsl r8
   51f8c:	strteq	pc, [r5], -r9, lsr #3
   51f90:	msreq	CPSR_f, r9, lsr #3
   51f94:	tstls	ip, sl
   51f98:	streq	pc, [r6, #-425]!	; 0xfffffe57
   51f9c:	strteq	pc, [r7], #-425	; 0xfffffe57
   51fa0:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   51fa4:	ldrbmi	r1, [r0], -r0, lsl #8
   51fa8:	bne	48d810 <strspn@plt+0x474e08>
   51fac:	andshi	pc, r8, sp, asr #17
   51fb0:	strpl	lr, [r2], -sp, asr #19
   51fb4:			; <UNDEFINED> instruction: 0xf7c69309
   51fb8:	stmdacs	sl, {r2, r4, r5, sl, fp, sp, lr, pc}
   51fbc:			; <UNDEFINED> instruction: 0xf819d1ce
   51fc0:	bcs	b9d068 <strspn@plt+0xb84660>
   51fc4:	bcs	1d01c2c <strspn@plt+0x1ce9224>
   51fc8:	stmdavc	r3!, {r3, r6, r7, r8, ip, lr, pc}
   51fcc:	svclt	0x00182b2d
   51fd0:	movwls	r2, #64375	; 0xfb77
   51fd4:			; <UNDEFINED> instruction: 0xf895d1c2
   51fd8:			; <UNDEFINED> instruction: 0xf1bcc000
   51fdc:	svclt	0x00180f2d
   51fe0:	svceq	0x0078f1bc
   51fe4:			; <UNDEFINED> instruction: 0xf896d1ba
   51fe8:			; <UNDEFINED> instruction: 0xf1bee000
   51fec:	svclt	0x00180f70
   51ff0:	svceq	0x0073f1be
   51ff4:	blls	2c66c4 <strspn@plt+0x2adcbc>
   51ff8:	ldmdavs	r9, {r3, r4, r5, fp, sp, lr}
   51ffc:	addmi	r9, r1, #19
   52000:			; <UNDEFINED> instruction: 0xf0c09115
   52004:	ldmdbls	r2, {r1, r2, r3, r6, r7, pc}
   52008:	stmdbls	sp, {r3, fp, sp, lr}
   5200c:	andls	r9, r9, r1, lsl r0
   52010:	blx	5a08a <strspn@plt+0x41682>
   52014:	strmi	pc, [r8], -r1, lsl #2
   52018:	stmdbls	sp, {r1, r2, r4, r8, ip, pc}
   5201c:			; <UNDEFINED> instruction: 0xf1a0b189
   52020:	ldmdals	r1, {r2, r3, r4, r8}
   52024:	andsls	r4, r1, r8, lsl #8
   52028:	stmdapl	r1, {r0, r3, fp, ip, pc}^
   5202c:	addmi	r9, r8, #1245184	; 0x130000
   52030:	rsbsle	r9, ip, r7, lsl r1
   52034:	addhi	pc, r1, r0, asr #4
   52038:	ldmdbls	r3, {r0, r4, fp, ip, pc}
   5203c:	addmi	r6, r1, #64, 16	; 0x400000
   52040:			; <UNDEFINED> instruction: 0xf859d37b
   52044:			; <UNDEFINED> instruction: 0xf1a90c24
   52048:	tstls	r1, r4, lsr #2
   5204c:	stmdals	sp, {r0, r9, sl, lr}
   52050:	ldmdble	r5, {r0, r7, r9, lr}^
   52054:			; <UNDEFINED> instruction: 0xf1a29909
   52058:	ldmdals	r6, {r1, r4, r5, r6, r9}
   5205c:			; <UNDEFINED> instruction: 0xf282fab2
   52060:	blls	2f94b4 <strspn@plt+0x2e0aac>
   52064:	ldmdbeq	r2, {r2, r3, fp, ip}^
   52068:	andpl	r6, sp, fp, lsl r8
   5206c:	vstrls.16	s18, [sp, #-42]	; 0xffffffd6	; <UNPREDICTABLE>
   52070:	stmib	r4, {r3, fp, ip, pc}^
   52074:	strcc	r1, [r1, #-769]	; 0xfffffcff
   52078:	strls	r9, [sp, #-2831]	; 0xfffff4f1
   5207c:	blls	31ce60 <strspn@plt+0x304458>
   52080:			; <UNDEFINED> instruction: 0xf042bf08
   52084:	ldmdavs	r9, {r1, r9}
   52088:	subslt	fp, r2, #8, 30
   5208c:	ldrdcc	pc, [r0], -r8
   52090:	svceq	0x0078f1bc
   52094:			; <UNDEFINED> instruction: 0xf042bf08
   52098:			; <UNDEFINED> instruction: 0xf1be0204
   5209c:	svclt	0x00080f73
   520a0:	andeq	pc, r8, #66	; 0x42
   520a4:	stmib	r4, {r1, r5, r8, r9, ip, sp, lr}^
   520a8:			; <UNDEFINED> instruction: 0xf7ff1304
   520ac:	blls	511738 <strspn@plt+0x4f8d30>
   520b0:	vmin.s8	q10, <illegal reg q0.5>, q5
   520b4:	addsvs	r0, sp, r0, asr r1
   520b8:	ldrbmi	r6, [r0], -r0, lsr #3
   520bc:	b	b0ffdc <strspn@plt+0xaf75d4>
   520c0:			; <UNDEFINED> instruction: 0xf47f2800
   520c4:	usaxmi	sl, r8, r4
   520c8:	bl	fff0ffe8 <strspn@plt+0xffef75e0>
   520cc:	blcs	78d08 <strspn@plt+0x60300>
   520d0:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   520d4:			; <UNDEFINED> instruction: 0xf7ff2010
   520d8:	ldcls	13, cr15, [r2], {59}	; 0x3b
   520dc:	strmi	r9, [r5], -lr, lsl #28
   520e0:	addpl	pc, r0, r6, asr #17
   520e4:	ldcmi	12, cr12, [pc], #-60	; 520b0 <strspn@plt+0x396a8>
   520e8:	blls	46a49c <strspn@plt+0x451a94>
   520ec:	rsbvs	r6, r9, r8, lsr #32
   520f0:	ldmdbpl	fp, {r1, r3, r5, r7, sp, lr}
   520f4:	blcs	70168 <strspn@plt+0x57760>
   520f8:	movwcs	sp, #8504	; 0x2138
   520fc:	ldrb	r9, [r9], sp, lsl #6
   52100:	andscs	r9, ip, #278528	; 0x44000
   52104:	movwls	r9, #63497	; 0xf809
   52108:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   5210c:	ldmdbls	r2, {r0, r1, r3, r4, r5, fp, sp, lr}
   52110:	mulgt	r0, r5, r8
   52114:	blls	436d68 <strspn@plt+0x41e360>
   52118:	mul	r0, r6, r8
   5211c:	tstls	r5, #1769472	; 0x1b0000
   52120:	ldmdavc	sl, {r2, r3, r8, r9, fp, ip, pc}
   52124:	movwls	r7, #63523	; 0xf823
   52128:	andvs	r9, r8, r9
   5212c:	blls	4cbf7c <strspn@plt+0x4b3574>
   52130:	ldmdavs	fp, {r0, r2, r4, r9, fp, ip, pc}^
   52134:			; <UNDEFINED> instruction: 0xf43f429a
   52138:	blmi	afdd84 <strspn@plt+0xae537c>
   5213c:	ldmpl	r3, {r4, r9, fp, ip, pc}^
   52140:	blcs	701b4 <strspn@plt+0x577ac>
   52144:	svcge	0x000af43f
   52148:	bls	639194 <strspn@plt+0x62078c>
   5214c:	bne	fe48d9b4 <strspn@plt+0xfe474fac>
   52150:	andls	r6, r2, #96, 16	; 0x600000
   52154:	andls	r9, r3, r3, lsl fp
   52158:	stmibvs	r4!, {r0, r2, r4, fp, ip, pc}
   5215c:	andls	r9, r0, r8, lsl #20
   52160:	strls	r4, [r1], #-2081	; 0xfffff7df
   52164:			; <UNDEFINED> instruction: 0xf7d14478
   52168:	usat	pc, #23, r1, lsl #21	; <UNPREDICTABLE>
   5216c:	andcs	r9, r2, #20, 18	; 0x50000
   52170:	andls	r4, sp, #30720	; 0x7800
   52174:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   52178:	ldmdbmi	sp, {r1, r8, ip, pc}
   5217c:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
   52180:			; <UNDEFINED> instruction: 0x312c681b
   52184:	andvs	lr, r0, #3358720	; 0x334000
   52188:	stmiavs	sl!, {r3, r4, r5, r6, sl, lr}^
   5218c:	blx	20100d8 <strspn@plt+0x1ff76d0>
   52190:	ldmdami	r9, {r4, r7, r9, sl, sp, lr, pc}
   52194:			; <UNDEFINED> instruction: 0xf8cd4629
   52198:	ldrbtmi	fp, [r8], #-52	; 0xffffffcc
   5219c:	blx	ffa900e8 <strspn@plt+0xffa776e0>
   521a0:	ldmdami	r6, {r3, r7, r9, sl, sp, lr, pc}
   521a4:	bne	fe48da0c <strspn@plt+0xfe475004>
   521a8:			; <UNDEFINED> instruction: 0xf7d14478
   521ac:	str	pc, [sl, pc, ror #20]
   521b0:	ldmib	lr!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   521b4:	andeq	r0, r7, r4, ror #27
   521b8:	andeq	r0, r0, r8, asr #4
   521bc:	ldrdeq	r0, [r7], -sl
   521c0:	strdeq	r8, [r9], -r4
   521c4:	andeq	r0, r7, r2, lsr #27
   521c8:			; <UNDEFINED> instruction: 0x0003a8bc
   521cc:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
   521d0:	andeq	sl, r3, r2, ror #15
   521d4:	andeq	r2, r0, r8, ror lr
   521d8:			; <UNDEFINED> instruction: 0xfffffe29
   521dc:	andeq	r8, r9, r8, ror #6
   521e0:	andeq	sl, r3, r4, asr #15
   521e4:	andeq	r0, r0, r4, lsl #4
   521e8:	strdeq	sl, [r3], -r8
   521ec:	andeq	r8, r9, r6, lsr #2
   521f0:	andeq	sl, r3, r2, lsr r6
   521f4:	andeq	sl, r3, r0, lsr #10
   521f8:	andeq	sl, r3, lr, ror #10
   521fc:	muleq	r3, r4, r5
   52200:	ldrdeq	pc, [r0], r0
   52204:	ldrbtlt	fp, [r0], #472	; 0x1d8
   52208:	stccc	8, cr6, [r1], {132}	; 0x84
   5220c:	stmdavs	r6, {r2, r4, sl, ip, lr, pc}
   52210:	ldrcs	r2, [ip, -r0, lsl #10]
   52214:	stmdavs	r2, {r0, r2, sp, lr, pc}^
   52218:	addmi	r1, sl, #23808	; 0x5d00
   5221c:	adcmi	sp, ip, #851968	; 0xd0000
   52220:	stmdbne	fp!, {r1, r3, r8, r9, fp, ip, lr, pc}
   52224:	blx	21639a <strspn@plt+0x1fd992>
   52228:	ldmne	r0!, {r0, r1, r9, ip, sp, lr, pc}
   5222c:	addmi	r5, sl, #11665408	; 0xb20000
   52230:			; <UNDEFINED> instruction: 0x1e5cd9f1
   52234:	ble	ffd62cec <strspn@plt+0xffd4a2e4>
   52238:	ldcllt	0, cr2, [r0]
   5223c:			; <UNDEFINED> instruction: 0x47704770
   52240:	mvnsmi	lr, #737280	; 0xb4000
   52244:			; <UNDEFINED> instruction: 0xf8d04691
   52248:	ldmvs	sl, {r7, ip, sp}
   5224c:			; <UNDEFINED> instruction: 0x4606b1ba
   52250:	strcs	r4, [r0], #-1551	; 0xfffff9f1
   52254:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   52258:	ldmvs	sl, {r1, sp, lr, pc}
   5225c:	stmdble	lr, {r1, r5, r7, r9, lr}
   52260:			; <UNDEFINED> instruction: 0xf504fb08
   52264:			; <UNDEFINED> instruction: 0x46496818
   52268:	strtmi	r3, [r8], #-1025	; 0xfffffbff
   5226c:			; <UNDEFINED> instruction: 0xf8d647b8
   52270:	stmdacs	r0, {r7, ip, sp}
   52274:	ldmdavs	r8, {r0, r4, r5, r6, r7, ip, lr, pc}
   52278:	pop	{r3, r5, sl, lr}
   5227c:	strdcs	r8, [r0], -r8	; <UNPREDICTABLE>
   52280:	mvnshi	lr, #12386304	; 0xbd0000
   52284:	blmi	5e4ae0 <strspn@plt+0x5cc0d8>
   52288:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   5228c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   52290:	strmi	sl, [r4], -r2, lsl #18
   52294:	movwls	r6, #14363	; 0x381b
   52298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   5229c:			; <UNDEFINED> instruction: 0xf908f7f7
   522a0:	ldmdami	r0, {r4, r5, r6, r8, ip, sp, pc}
   522a4:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   522a8:	tstls	r1, r8, ror #2
   522ac:			; <UNDEFINED> instruction: 0xf89ef7f5
   522b0:	stmdbls	r1, {r5, r9, sl, lr}
   522b4:			; <UNDEFINED> instruction: 0xf884f7f0
   522b8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   522bc:			; <UNDEFINED> instruction: 0xf896f7f5
   522c0:	blmi	224af0 <strspn@plt+0x20c0e8>
   522c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   522c8:	blls	12c338 <strspn@plt+0x113930>
   522cc:	qaddle	r4, sl, r2
   522d0:	andlt	r2, r4, r0, asr #32
   522d4:			; <UNDEFINED> instruction: 0xf7c6bd10
   522d8:	svclt	0x0000e96c
   522dc:	ldrdeq	r0, [r7], -r8
   522e0:	andeq	r0, r0, r8, asr #4
   522e4:	andeq	r8, r1, r2, asr #15
   522e8:	andeq	fp, r0, lr, asr #21
   522ec:	muleq	r7, ip, r9
   522f0:			; <UNDEFINED> instruction: 0x4604b530
   522f4:	addlt	r6, r3, r0, asr #18
   522f8:	strcs	r4, [r0, #-2826]	; 0xfffff4f6
   522fc:	strls	r4, [r1, #-1578]	; 0xfffff9d6
   52300:	ldrbtmi	r1, [fp], #-1985	; 0xfffff83f
   52304:	movwcs	r9, #33536	; 0x8300
   52308:			; <UNDEFINED> instruction: 0xf9f0f7fe
   5230c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   52310:			; <UNDEFINED> instruction: 0xf86cf7f5
   52314:	strtmi	r6, [r9], -r0, lsr #19
   52318:	blx	1010308 <strspn@plt+0xff7900>
   5231c:	andlt	r2, r3, r0, asr #32
   52320:	svclt	0x0000bd30
   52324:	andeq	sp, r6, sl, lsr r4
   52328:			; <UNDEFINED> instruction: 0x000347b6
   5232c:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   52330:			; <UNDEFINED> instruction: 0x4604075b
   52334:	stmdbvs	r1, {r0, r3, sl, ip, lr, pc}^
   52338:			; <UNDEFINED> instruction: 0xff92f7fa
   5233c:	stmibvs	r1!, {r1, r2, fp, lr}
   52340:			; <UNDEFINED> instruction: 0xf7f54478
   52344:	andcs	pc, r0, sp, lsr #16
   52348:	ldmib	r0, {r4, r8, sl, fp, ip, sp, pc}^
   5234c:			; <UNDEFINED> instruction: 0xf7e52106
   52350:	andcs	pc, r0, fp, asr lr	; <UNPREDICTABLE>
   52354:	svclt	0x0000bd10
   52358:	andeq	r0, r0, r4, lsl #26
   5235c:	addlt	fp, r2, r0, lsl r5
   52360:	strmi	r6, [r4], -r1, asr #18
   52364:	mrc2	7, 1, pc, cr2, cr10, {7}
   52368:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   5236c:			; <UNDEFINED> instruction: 0xf83ef7f5
   52370:	movwcs	r4, #2573	; 0xa0d
   52374:	ldrbtmi	r6, [sl], #-2464	; 0xfffff660
   52378:	movwcs	lr, #2509	; 0x9cd
   5237c:	ldrmi	r4, [r9], -fp, lsl #20
   52380:			; <UNDEFINED> instruction: 0xf7ff447a
   52384:	stmdbmi	sl, {r0, r2, r6, fp, ip, sp, lr, pc}
   52388:	andcs	r4, r2, #32, 12	; 0x2000000
   5238c:			; <UNDEFINED> instruction: 0xf7fa4479
   52390:	stmdbmi	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   52394:			; <UNDEFINED> instruction: 0x46024479
   52398:			; <UNDEFINED> instruction: 0xf7fa4620
   5239c:	subcs	pc, r0, pc, ror #19
   523a0:	ldclt	0, cr11, [r0, #-8]
   523a4:	andeq	r4, r3, sl, asr r7
   523a8:	andeq	sp, r6, r6, lsr #10
   523ac:	muleq	r3, r0, r5
   523b0:	andeq	r7, r0, r8, lsl r7
   523b4:	strdeq	r4, [r3], -r0
   523b8:	svclt	0x00081e4a
   523bc:			; <UNDEFINED> instruction: 0xf0c04770
   523c0:	addmi	r8, r8, #36, 2
   523c4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   523c8:			; <UNDEFINED> instruction: 0xf0004211
   523cc:	blx	fec72830 <strspn@plt+0xfec59e28>
   523d0:	blx	feccf1d8 <strspn@plt+0xfecb67d0>
   523d4:	bl	fe90ede0 <strspn@plt+0xfe8f63d8>
   523d8:			; <UNDEFINED> instruction: 0xf1c30303
   523dc:	andge	r0, r4, #2080374784	; 0x7c000000
   523e0:	movwne	lr, #15106	; 0x3b02
   523e4:	andeq	pc, r0, #79	; 0x4f
   523e8:	svclt	0x0000469f
   523ec:	andhi	pc, r0, pc, lsr #7
   523f0:	svcvc	0x00c1ebb0
   523f4:	bl	1101ffc <strspn@plt+0x10e95f4>
   523f8:	svclt	0x00280202
   523fc:	sbcvc	lr, r1, r0, lsr #23
   52400:	svcvc	0x0081ebb0
   52404:	bl	110200c <strspn@plt+0x10e9604>
   52408:	svclt	0x00280202
   5240c:	addvc	lr, r1, r0, lsr #23
   52410:	svcvc	0x0041ebb0
   52414:	bl	110201c <strspn@plt+0x10e9614>
   52418:	svclt	0x00280202
   5241c:	subvc	lr, r1, r0, lsr #23
   52420:	svcvc	0x0001ebb0
   52424:	bl	110202c <strspn@plt+0x10e9624>
   52428:	svclt	0x00280202
   5242c:	andvc	lr, r1, r0, lsr #23
   52430:	svcvs	0x00c1ebb0
   52434:	bl	110203c <strspn@plt+0x10e9634>
   52438:	svclt	0x00280202
   5243c:	sbcvs	lr, r1, r0, lsr #23
   52440:	svcvs	0x0081ebb0
   52444:	bl	110204c <strspn@plt+0x10e9644>
   52448:	svclt	0x00280202
   5244c:	addvs	lr, r1, r0, lsr #23
   52450:	svcvs	0x0041ebb0
   52454:	bl	110205c <strspn@plt+0x10e9654>
   52458:	svclt	0x00280202
   5245c:	subvs	lr, r1, r0, lsr #23
   52460:	svcvs	0x0001ebb0
   52464:	bl	110206c <strspn@plt+0x10e9664>
   52468:	svclt	0x00280202
   5246c:	andvs	lr, r1, r0, lsr #23
   52470:	svcpl	0x00c1ebb0
   52474:	bl	110207c <strspn@plt+0x10e9674>
   52478:	svclt	0x00280202
   5247c:	sbcpl	lr, r1, r0, lsr #23
   52480:	svcpl	0x0081ebb0
   52484:	bl	110208c <strspn@plt+0x10e9684>
   52488:	svclt	0x00280202
   5248c:	addpl	lr, r1, r0, lsr #23
   52490:	svcpl	0x0041ebb0
   52494:	bl	110209c <strspn@plt+0x10e9694>
   52498:	svclt	0x00280202
   5249c:	subpl	lr, r1, r0, lsr #23
   524a0:	svcpl	0x0001ebb0
   524a4:	bl	11020ac <strspn@plt+0x10e96a4>
   524a8:	svclt	0x00280202
   524ac:	andpl	lr, r1, r0, lsr #23
   524b0:	svcmi	0x00c1ebb0
   524b4:	bl	11020bc <strspn@plt+0x10e96b4>
   524b8:	svclt	0x00280202
   524bc:	sbcmi	lr, r1, r0, lsr #23
   524c0:	svcmi	0x0081ebb0
   524c4:	bl	11020cc <strspn@plt+0x10e96c4>
   524c8:	svclt	0x00280202
   524cc:	addmi	lr, r1, r0, lsr #23
   524d0:	svcmi	0x0041ebb0
   524d4:	bl	11020dc <strspn@plt+0x10e96d4>
   524d8:	svclt	0x00280202
   524dc:	submi	lr, r1, r0, lsr #23
   524e0:	svcmi	0x0001ebb0
   524e4:	bl	11020ec <strspn@plt+0x10e96e4>
   524e8:	svclt	0x00280202
   524ec:	andmi	lr, r1, r0, lsr #23
   524f0:	svccc	0x00c1ebb0
   524f4:	bl	11020fc <strspn@plt+0x10e96f4>
   524f8:	svclt	0x00280202
   524fc:	sbccc	lr, r1, r0, lsr #23
   52500:	svccc	0x0081ebb0
   52504:	bl	110210c <strspn@plt+0x10e9704>
   52508:	svclt	0x00280202
   5250c:	addcc	lr, r1, r0, lsr #23
   52510:	svccc	0x0041ebb0
   52514:	bl	110211c <strspn@plt+0x10e9714>
   52518:	svclt	0x00280202
   5251c:	subcc	lr, r1, r0, lsr #23
   52520:	svccc	0x0001ebb0
   52524:	bl	110212c <strspn@plt+0x10e9724>
   52528:	svclt	0x00280202
   5252c:	andcc	lr, r1, r0, lsr #23
   52530:	svccs	0x00c1ebb0
   52534:	bl	110213c <strspn@plt+0x10e9734>
   52538:	svclt	0x00280202
   5253c:	sbccs	lr, r1, r0, lsr #23
   52540:	svccs	0x0081ebb0
   52544:	bl	110214c <strspn@plt+0x10e9744>
   52548:	svclt	0x00280202
   5254c:	addcs	lr, r1, r0, lsr #23
   52550:	svccs	0x0041ebb0
   52554:	bl	110215c <strspn@plt+0x10e9754>
   52558:	svclt	0x00280202
   5255c:	subcs	lr, r1, r0, lsr #23
   52560:	svccs	0x0001ebb0
   52564:	bl	110216c <strspn@plt+0x10e9764>
   52568:	svclt	0x00280202
   5256c:	andcs	lr, r1, r0, lsr #23
   52570:	svcne	0x00c1ebb0
   52574:	bl	110217c <strspn@plt+0x10e9774>
   52578:	svclt	0x00280202
   5257c:	sbcne	lr, r1, r0, lsr #23
   52580:	svcne	0x0081ebb0
   52584:	bl	110218c <strspn@plt+0x10e9784>
   52588:	svclt	0x00280202
   5258c:	addne	lr, r1, r0, lsr #23
   52590:	svcne	0x0041ebb0
   52594:	bl	110219c <strspn@plt+0x10e9794>
   52598:	svclt	0x00280202
   5259c:	subne	lr, r1, r0, lsr #23
   525a0:	svcne	0x0001ebb0
   525a4:	bl	11021ac <strspn@plt+0x10e97a4>
   525a8:	svclt	0x00280202
   525ac:	andne	lr, r1, r0, lsr #23
   525b0:	svceq	0x00c1ebb0
   525b4:	bl	11021bc <strspn@plt+0x10e97b4>
   525b8:	svclt	0x00280202
   525bc:	sbceq	lr, r1, r0, lsr #23
   525c0:	svceq	0x0081ebb0
   525c4:	bl	11021cc <strspn@plt+0x10e97c4>
   525c8:	svclt	0x00280202
   525cc:	addeq	lr, r1, r0, lsr #23
   525d0:	svceq	0x0041ebb0
   525d4:	bl	11021dc <strspn@plt+0x10e97d4>
   525d8:	svclt	0x00280202
   525dc:	subeq	lr, r1, r0, lsr #23
   525e0:	svceq	0x0001ebb0
   525e4:	bl	11021ec <strspn@plt+0x10e97e4>
   525e8:	svclt	0x00280202
   525ec:	andeq	lr, r1, r0, lsr #23
   525f0:			; <UNDEFINED> instruction: 0x47704610
   525f4:	andcs	fp, r1, ip, lsl #30
   525f8:	ldrbmi	r2, [r0, -r0]!
   525fc:			; <UNDEFINED> instruction: 0xf281fab1
   52600:	andseq	pc, pc, #-2147483600	; 0x80000030
   52604:			; <UNDEFINED> instruction: 0xf002fa20
   52608:	tstlt	r8, r0, ror r7
   5260c:	rscscc	pc, pc, pc, asr #32
   52610:	stmiblt	lr, {ip, sp, lr, pc}^
   52614:	rscsle	r2, r8, r0, lsl #18
   52618:	andmi	lr, r3, sp, lsr #18
   5261c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   52620:			; <UNDEFINED> instruction: 0x4006e8bd
   52624:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   52628:	smlatbeq	r3, r1, fp, lr
   5262c:	svclt	0x00004770
   52630:			; <UNDEFINED> instruction: 0xf0002900
   52634:	b	fe072b34 <strspn@plt+0xfe05a12c>
   52638:	svclt	0x00480c01
   5263c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   52640:	tsthi	pc, r0	; <UNPREDICTABLE>
   52644:	svclt	0x00480003
   52648:	addmi	r4, fp, #805306372	; 0x30000004
   5264c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   52650:			; <UNDEFINED> instruction: 0xf0004211
   52654:	blx	fed32ae8 <strspn@plt+0xfed1a0e0>
   52658:	blx	feccf06c <strspn@plt+0xfecb6664>
   5265c:	bl	fe88e868 <strspn@plt+0xfe875e60>
   52660:			; <UNDEFINED> instruction: 0xf1c20202
   52664:	andge	r0, r4, pc, lsl r2
   52668:	andne	lr, r2, #0, 22
   5266c:	andeq	pc, r0, pc, asr #32
   52670:	svclt	0x00004697
   52674:	andhi	pc, r0, pc, lsr #7
   52678:	svcvc	0x00c1ebb3
   5267c:	bl	1082284 <strspn@plt+0x106987c>
   52680:	svclt	0x00280000
   52684:	bicvc	lr, r1, #166912	; 0x28c00
   52688:	svcvc	0x0081ebb3
   5268c:	bl	1082294 <strspn@plt+0x106988c>
   52690:	svclt	0x00280000
   52694:	orrvc	lr, r1, #166912	; 0x28c00
   52698:	svcvc	0x0041ebb3
   5269c:	bl	10822a4 <strspn@plt+0x106989c>
   526a0:	svclt	0x00280000
   526a4:	movtvc	lr, #7075	; 0x1ba3
   526a8:	svcvc	0x0001ebb3
   526ac:	bl	10822b4 <strspn@plt+0x10698ac>
   526b0:	svclt	0x00280000
   526b4:	movwvc	lr, #7075	; 0x1ba3
   526b8:	svcvs	0x00c1ebb3
   526bc:	bl	10822c4 <strspn@plt+0x10698bc>
   526c0:	svclt	0x00280000
   526c4:	bicvs	lr, r1, #166912	; 0x28c00
   526c8:	svcvs	0x0081ebb3
   526cc:	bl	10822d4 <strspn@plt+0x10698cc>
   526d0:	svclt	0x00280000
   526d4:	orrvs	lr, r1, #166912	; 0x28c00
   526d8:	svcvs	0x0041ebb3
   526dc:	bl	10822e4 <strspn@plt+0x10698dc>
   526e0:	svclt	0x00280000
   526e4:	movtvs	lr, #7075	; 0x1ba3
   526e8:	svcvs	0x0001ebb3
   526ec:	bl	10822f4 <strspn@plt+0x10698ec>
   526f0:	svclt	0x00280000
   526f4:	movwvs	lr, #7075	; 0x1ba3
   526f8:	svcpl	0x00c1ebb3
   526fc:	bl	1082304 <strspn@plt+0x10698fc>
   52700:	svclt	0x00280000
   52704:	bicpl	lr, r1, #166912	; 0x28c00
   52708:	svcpl	0x0081ebb3
   5270c:	bl	1082314 <strspn@plt+0x106990c>
   52710:	svclt	0x00280000
   52714:	orrpl	lr, r1, #166912	; 0x28c00
   52718:	svcpl	0x0041ebb3
   5271c:	bl	1082324 <strspn@plt+0x106991c>
   52720:	svclt	0x00280000
   52724:	movtpl	lr, #7075	; 0x1ba3
   52728:	svcpl	0x0001ebb3
   5272c:	bl	1082334 <strspn@plt+0x106992c>
   52730:	svclt	0x00280000
   52734:	movwpl	lr, #7075	; 0x1ba3
   52738:	svcmi	0x00c1ebb3
   5273c:	bl	1082344 <strspn@plt+0x106993c>
   52740:	svclt	0x00280000
   52744:	bicmi	lr, r1, #166912	; 0x28c00
   52748:	svcmi	0x0081ebb3
   5274c:	bl	1082354 <strspn@plt+0x106994c>
   52750:	svclt	0x00280000
   52754:	orrmi	lr, r1, #166912	; 0x28c00
   52758:	svcmi	0x0041ebb3
   5275c:	bl	1082364 <strspn@plt+0x106995c>
   52760:	svclt	0x00280000
   52764:	movtmi	lr, #7075	; 0x1ba3
   52768:	svcmi	0x0001ebb3
   5276c:	bl	1082374 <strspn@plt+0x106996c>
   52770:	svclt	0x00280000
   52774:	movwmi	lr, #7075	; 0x1ba3
   52778:	svccc	0x00c1ebb3
   5277c:	bl	1082384 <strspn@plt+0x106997c>
   52780:	svclt	0x00280000
   52784:	biccc	lr, r1, #166912	; 0x28c00
   52788:	svccc	0x0081ebb3
   5278c:	bl	1082394 <strspn@plt+0x106998c>
   52790:	svclt	0x00280000
   52794:	orrcc	lr, r1, #166912	; 0x28c00
   52798:	svccc	0x0041ebb3
   5279c:	bl	10823a4 <strspn@plt+0x106999c>
   527a0:	svclt	0x00280000
   527a4:	movtcc	lr, #7075	; 0x1ba3
   527a8:	svccc	0x0001ebb3
   527ac:	bl	10823b4 <strspn@plt+0x10699ac>
   527b0:	svclt	0x00280000
   527b4:	movwcc	lr, #7075	; 0x1ba3
   527b8:	svccs	0x00c1ebb3
   527bc:	bl	10823c4 <strspn@plt+0x10699bc>
   527c0:	svclt	0x00280000
   527c4:	biccs	lr, r1, #166912	; 0x28c00
   527c8:	svccs	0x0081ebb3
   527cc:	bl	10823d4 <strspn@plt+0x10699cc>
   527d0:	svclt	0x00280000
   527d4:	orrcs	lr, r1, #166912	; 0x28c00
   527d8:	svccs	0x0041ebb3
   527dc:	bl	10823e4 <strspn@plt+0x10699dc>
   527e0:	svclt	0x00280000
   527e4:	movtcs	lr, #7075	; 0x1ba3
   527e8:	svccs	0x0001ebb3
   527ec:	bl	10823f4 <strspn@plt+0x10699ec>
   527f0:	svclt	0x00280000
   527f4:	movwcs	lr, #7075	; 0x1ba3
   527f8:	svcne	0x00c1ebb3
   527fc:	bl	1082404 <strspn@plt+0x10699fc>
   52800:	svclt	0x00280000
   52804:	bicne	lr, r1, #166912	; 0x28c00
   52808:	svcne	0x0081ebb3
   5280c:	bl	1082414 <strspn@plt+0x1069a0c>
   52810:	svclt	0x00280000
   52814:	orrne	lr, r1, #166912	; 0x28c00
   52818:	svcne	0x0041ebb3
   5281c:	bl	1082424 <strspn@plt+0x1069a1c>
   52820:	svclt	0x00280000
   52824:	movtne	lr, #7075	; 0x1ba3
   52828:	svcne	0x0001ebb3
   5282c:	bl	1082434 <strspn@plt+0x1069a2c>
   52830:	svclt	0x00280000
   52834:	movwne	lr, #7075	; 0x1ba3
   52838:	svceq	0x00c1ebb3
   5283c:	bl	1082444 <strspn@plt+0x1069a3c>
   52840:	svclt	0x00280000
   52844:	biceq	lr, r1, #166912	; 0x28c00
   52848:	svceq	0x0081ebb3
   5284c:	bl	1082454 <strspn@plt+0x1069a4c>
   52850:	svclt	0x00280000
   52854:	orreq	lr, r1, #166912	; 0x28c00
   52858:	svceq	0x0041ebb3
   5285c:	bl	1082464 <strspn@plt+0x1069a5c>
   52860:	svclt	0x00280000
   52864:	movteq	lr, #7075	; 0x1ba3
   52868:	svceq	0x0001ebb3
   5286c:	bl	1082474 <strspn@plt+0x1069a6c>
   52870:	svclt	0x00280000
   52874:	movweq	lr, #7075	; 0x1ba3
   52878:	svceq	0x0000f1bc
   5287c:	submi	fp, r0, #72, 30	; 0x120
   52880:	b	fe764648 <strspn@plt+0xfe74bc40>
   52884:	svclt	0x00480f00
   52888:	ldrbmi	r4, [r0, -r0, asr #4]!
   5288c:	andcs	fp, r0, r8, lsr pc
   52890:	b	14424a8 <strspn@plt+0x1429aa0>
   52894:			; <UNDEFINED> instruction: 0xf04070ec
   52898:	ldrbmi	r0, [r0, -r1]!
   5289c:			; <UNDEFINED> instruction: 0xf281fab1
   528a0:	andseq	pc, pc, #-2147483600	; 0x80000030
   528a4:	svceq	0x0000f1bc
   528a8:			; <UNDEFINED> instruction: 0xf002fa23
   528ac:	submi	fp, r0, #72, 30	; 0x120
   528b0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   528b4:			; <UNDEFINED> instruction: 0xf06fbfc8
   528b8:	svclt	0x00b84000
   528bc:	andmi	pc, r0, pc, asr #32
   528c0:	ldmdalt	r6!, {ip, sp, lr, pc}^
   528c4:	rscsle	r2, r4, r0, lsl #18
   528c8:	andmi	lr, r3, sp, lsr #18
   528cc:	mrc2	7, 5, pc, cr3, cr15, {7}
   528d0:			; <UNDEFINED> instruction: 0x4006e8bd
   528d4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   528d8:	smlatbeq	r3, r1, fp, lr
   528dc:	svclt	0x00004770
   528e0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   528e4:	svclt	0x00be2900
   528e8:			; <UNDEFINED> instruction: 0xf04f2000
   528ec:	and	r4, r6, r0, lsl #2
   528f0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   528f4:			; <UNDEFINED> instruction: 0xf06fbf1c
   528f8:			; <UNDEFINED> instruction: 0xf04f4100
   528fc:			; <UNDEFINED> instruction: 0xf00030ff
   52900:			; <UNDEFINED> instruction: 0xf1adb857
   52904:	stmdb	sp!, {r3, sl, fp}^
   52908:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   5290c:	blcs	89538 <strspn@plt+0x70b30>
   52910:			; <UNDEFINED> instruction: 0xf000db1a
   52914:			; <UNDEFINED> instruction: 0xf8ddf889
   52918:	ldmib	sp, {r2, sp, lr, pc}^
   5291c:	andlt	r2, r4, r2, lsl #6
   52920:	submi	r4, r0, #112, 14	; 0x1c00000
   52924:	cmpeq	r1, r1, ror #22
   52928:	blle	71d530 <strspn@plt+0x704b28>
   5292c:			; <UNDEFINED> instruction: 0xf87cf000
   52930:	ldrd	pc, [r4], -sp
   52934:	movwcs	lr, #10717	; 0x29dd
   52938:	submi	fp, r0, #4
   5293c:	cmpeq	r1, r1, ror #22
   52940:	bl	1923290 <strspn@plt+0x190a888>
   52944:	ldrbmi	r0, [r0, -r3, asr #6]!
   52948:	bl	1923298 <strspn@plt+0x190a890>
   5294c:			; <UNDEFINED> instruction: 0xf0000343
   52950:			; <UNDEFINED> instruction: 0xf8ddf86b
   52954:	ldmib	sp, {r2, sp, lr, pc}^
   52958:	andlt	r2, r4, r2, lsl #6
   5295c:	bl	18a3264 <strspn@plt+0x188a85c>
   52960:	ldrbmi	r0, [r0, -r1, asr #2]!
   52964:	bl	19232b4 <strspn@plt+0x190a8ac>
   52968:			; <UNDEFINED> instruction: 0xf0000343
   5296c:			; <UNDEFINED> instruction: 0xf8ddf85d
   52970:	ldmib	sp, {r2, sp, lr, pc}^
   52974:	andlt	r2, r4, r2, lsl #6
   52978:	bl	19232c8 <strspn@plt+0x190a8c0>
   5297c:	ldrbmi	r0, [r0, -r3, asr #6]!
   52980:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   52984:	svclt	0x00082900
   52988:	svclt	0x001c2800
   5298c:	mvnscc	pc, pc, asr #32
   52990:	rscscc	pc, pc, pc, asr #32
   52994:	stmdalt	ip, {ip, sp, lr, pc}
   52998:	stfeqd	f7, [r8], {173}	; 0xad
   5299c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   529a0:			; <UNDEFINED> instruction: 0xf842f000
   529a4:	ldrd	pc, [r4], -sp
   529a8:	movwcs	lr, #10717	; 0x29dd
   529ac:	ldrbmi	fp, [r0, -r4]!
   529b0:			; <UNDEFINED> instruction: 0xf04fb502
   529b4:			; <UNDEFINED> instruction: 0xf7c50008
   529b8:	stclt	13, cr14, [r2, #-320]	; 0xfffffec0
   529bc:			; <UNDEFINED> instruction: 0xf04f0843
   529c0:			; <UNDEFINED> instruction: 0xf0033201
   529c4:	bne	ff05f720 <strspn@plt+0xff046d18>
   529c8:	teqcc	r3, #0	; <UNPREDICTABLE>
   529cc:			; <UNDEFINED> instruction: 0xf0000880
   529d0:	ldrmi	r3, [r8], #-51	; 0xffffffcd
   529d4:	andsne	lr, r0, r0, lsl #22
   529d8:	andcc	pc, pc, r0
   529dc:			; <UNDEFINED> instruction: 0xf000fb02
   529e0:	ldrbmi	r0, [r0, -r0, lsl #28]!
   529e4:	andeq	r0, r0, r0
   529e8:	blvs	34e06c <strspn@plt+0x335664>
   529ec:	bleq	64daf8 <strspn@plt+0x6350f0>
   529f0:	blvs	20e294 <strspn@plt+0x1f588c>
   529f4:	blpl	30e078 <strspn@plt+0x2f5670>
   529f8:	blvs	ff20e4f0 <strspn@plt+0xff1f5ae8>
   529fc:	blmi	120e4e4 <strspn@plt+0x11f5adc>
   52a00:	bne	48e260 <strspn@plt+0x475858>
   52a04:	blvc	11ce21c <strspn@plt+0x11b5814>
   52a08:	blvc	ff24e600 <strspn@plt+0xff235bf8>
   52a0c:	beq	fe48e270 <strspn@plt+0xfe475868>
   52a10:	svclt	0x00004770
   52a14:	andhi	pc, r0, pc, lsr #7
   52a18:	andeq	r0, r0, r0
   52a1c:	ldclcc	0, cr0, [r0]
   52a20:	andeq	r0, r0, r0
   52a24:	mvnsmi	r0, r0
   52a28:	svclt	0x00084299
   52a2c:	push	{r4, r7, r9, lr}
   52a30:			; <UNDEFINED> instruction: 0x46044ff0
   52a34:	andcs	fp, r0, r8, lsr pc
   52a38:			; <UNDEFINED> instruction: 0xf8dd460d
   52a3c:	svclt	0x0038c024
   52a40:	cmnle	fp, #1048576	; 0x100000
   52a44:			; <UNDEFINED> instruction: 0x46994690
   52a48:			; <UNDEFINED> instruction: 0xf283fab3
   52a4c:	rsbsle	r2, r0, r0, lsl #22
   52a50:			; <UNDEFINED> instruction: 0xf385fab5
   52a54:	rsble	r2, r8, r0, lsl #26
   52a58:			; <UNDEFINED> instruction: 0xf1a21ad2
   52a5c:	blx	2962e4 <strspn@plt+0x27d8dc>
   52a60:	blx	291670 <strspn@plt+0x278c68>
   52a64:			; <UNDEFINED> instruction: 0xf1c2f30e
   52a68:	b	13146f0 <strspn@plt+0x12fbce8>
   52a6c:	blx	a55680 <strspn@plt+0xa3cc78>
   52a70:	b	134f694 <strspn@plt+0x1336c8c>
   52a74:	blx	255688 <strspn@plt+0x23cc80>
   52a78:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   52a7c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   52a80:	andcs	fp, r0, ip, lsr pc
   52a84:	movwle	r4, #42497	; 0xa601
   52a88:	bl	fed5aa94 <strspn@plt+0xfed4208c>
   52a8c:	blx	53abc <strspn@plt+0x3b0b4>
   52a90:	blx	88eed0 <strspn@plt+0x8764c8>
   52a94:	bl	19cf6b8 <strspn@plt+0x19b6cb0>
   52a98:	tstmi	r9, #46137344	; 0x2c00000
   52a9c:	bcs	62ce4 <strspn@plt+0x4a2dc>
   52aa0:	b	1446b98 <strspn@plt+0x142e190>
   52aa4:	b	1414c14 <strspn@plt+0x13fc20c>
   52aa8:	b	125501c <strspn@plt+0x123c614>
   52aac:	ldrmi	r7, [r6], -fp, asr #17
   52ab0:	bl	fed8aae4 <strspn@plt+0xfed720dc>
   52ab4:	bl	19936dc <strspn@plt+0x197acd4>
   52ab8:	ldmne	fp, {r0, r3, r9, fp}^
   52abc:	beq	30d7ec <strspn@plt+0x2f4de4>
   52ac0:			; <UNDEFINED> instruction: 0xf14a1c5c
   52ac4:	cfsh32cc	mvfx0, mvfx1, #0
   52ac8:	strbmi	sp, [sp, #-7]
   52acc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   52ad0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   52ad4:	adfccsz	f4, f1, #5.0
   52ad8:	blx	1c72bc <strspn@plt+0x1ae8b4>
   52adc:	blx	990700 <strspn@plt+0x977cf8>
   52ae0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   52ae4:	vseleq.f32	s30, s28, s11
   52ae8:	blx	998ef0 <strspn@plt+0x9804e8>
   52aec:	b	1150afc <strspn@plt+0x11380f4>
   52af0:			; <UNDEFINED> instruction: 0xf1a2040e
   52af4:			; <UNDEFINED> instruction: 0xf1c20720
   52af8:	blx	254380 <strspn@plt+0x23b978>
   52afc:	blx	18f70c <strspn@plt+0x176d04>
   52b00:	blx	190724 <strspn@plt+0x177d1c>
   52b04:	b	114f314 <strspn@plt+0x113690c>
   52b08:	blx	95372c <strspn@plt+0x93ad24>
   52b0c:	bl	11d032c <strspn@plt+0x11b7924>
   52b10:	teqmi	r3, #1073741824	; 0x40000000
   52b14:	strbmi	r1, [r5], -r0, lsl #21
   52b18:	tsteq	r3, r1, ror #22
   52b1c:	svceq	0x0000f1bc
   52b20:	stmib	ip, {r0, ip, lr, pc}^
   52b24:	pop	{r8, sl, lr}
   52b28:	blx	fed76af0 <strspn@plt+0xfed5e0e8>
   52b2c:	msrcc	CPSR_, #132, 6	; 0x10000002
   52b30:	blx	fee8c980 <strspn@plt+0xfee73f78>
   52b34:	blx	fedcf55c <strspn@plt+0xfedb6b54>
   52b38:	eorcc	pc, r0, #335544322	; 0x14000002
   52b3c:	orrle	r2, fp, r0, lsl #26
   52b40:	svclt	0x0000e7f3
   52b44:	mvnsmi	lr, #737280	; 0xb4000
   52b48:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   52b4c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   52b50:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   52b54:	mrrc	7, 12, pc, lr, cr5	; <UNPREDICTABLE>
   52b58:	blne	1de3d54 <strspn@plt+0x1dcb34c>
   52b5c:	strhle	r1, [sl], -r6
   52b60:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   52b64:	svccc	0x0004f855
   52b68:	strbmi	r3, [sl], -r1, lsl #8
   52b6c:	ldrtmi	r4, [r8], -r1, asr #12
   52b70:	adcmi	r4, r6, #152, 14	; 0x2600000
   52b74:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   52b78:	svclt	0x000083f8
   52b7c:	andeq	sl, r4, r6, lsl #10
   52b80:	strdeq	sl, [r4], -ip
   52b84:	svclt	0x00004770

Disassembly of section .fini:

00052b88 <.fini>:
   52b88:	push	{r3, lr}
   52b8c:	pop	{r3, pc}
