CAPI=1
[main]
description = A Simple GPIO module with configurable bus width

[verilog]
src_files =
 rtl/wb_gpio.v

[provider]
name = github
user = andrzej-r
repo = wb_gpio
version = master
