###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:48 2012
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/U_3/U_1/eopFound_reg/CLK 
Endpoint:   I0/U_3/U_1/eopFound_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.855
- Setup                         0.448
+ Phase Shift                   7.000
= Required Time                 7.407
- Arrival Time                  3.509
= Slack Time                    3.898
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | rst ^          |          | 0.161 |       |   1.100 |    4.998 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC   | 0.481 | 0.354 |   1.454 |    5.351 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1    | 0.816 | 0.775 |   2.228 |    6.126 | 
     | I0/FE_OFC2_nrst         | A v -> Y ^     | INVX8    | 1.042 | 0.822 |   3.051 |    6.948 | 
     | I0/U_3/U_1/U39          | S ^ -> Y v     | MUX2X1   | 0.183 | 0.458 |   3.509 |    7.406 | 
     | I0/U_3/U_1/eopFound_reg | D v            | DFFPOSX1 | 0.183 | 0.000 |   3.509 |    7.407 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | clk ^          |          | 0.161 |       |   0.100 |   -3.798 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -3.660 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8    | 0.398 | 0.321 |   0.559 |   -3.339 | 
     | nclk__L2_I0             | A v -> Y ^     | INVX8    | 0.270 | 0.273 |   0.832 |   -3.066 | 
     | I0/U_3/U_1/eopFound_reg | CLK ^          | DFFPOSX1 | 0.275 | 0.023 |   0.855 |   -3.043 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/U_1/part2/cur_EGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EGDE_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Setup                         0.133
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  3.781
= Slack Time                    3.940
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | rst ^          |         | 0.161 |       |   1.100 |    5.040 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC  | 0.481 | 0.354 |   1.454 |    5.394 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1   | 0.816 | 0.775 |   2.228 |    6.169 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8   | 1.014 | 0.715 |   2.944 |    6.884 | 
     | I0/U_1/part2/U14          | A ^ -> Y v     | INVX1   | 0.400 | 0.438 |   3.381 |    7.322 | 
     | I0/U_1/part2/U13          | A v -> Y v     | OR2X1   | 0.162 | 0.260 |   3.642 |    7.582 | 
     | I0/U_1/part2/U11          | B v -> Y ^     | OAI21X1 | 0.176 | 0.139 |   3.780 |    7.721 | 
     | I0/U_1/part2/cur_EGDE_reg | D ^            | DFFSR   | 0.176 | 0.000 |   3.781 |    7.721 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.840 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.703 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.381 | 
     | nclk__L2_I6               | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.843 |   -3.097 | 
     | I0/U_1/part2/cur_EGDE_reg | CLK ^          | DFFSR  | 0.292 | 0.010 |   0.854 |   -3.087 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
- Recovery                      0.002
+ Phase Shift                   7.000
= Required Time                 7.859
- Arrival Time                  3.883
= Slack Time                    3.975
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.075 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.428 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.203 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    6.919 | 
     | I0/FE_OFC5_nrst           | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.844 | 
     | I0/U_4/\tsrDataReg_reg[7] | S ^            | DFFSR  | 0.675 | 0.014 |   3.883 |    7.859 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.875 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.737 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.416 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.148 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.280 | 0.033 |   0.860 |   -3.115 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Recovery                     -0.008
+ Phase Shift                   7.000
= Required Time                 7.869
- Arrival Time                  3.807
= Slack Time                    4.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.163 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.516 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.291 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.113 | 
     | I0/FE_OFC4_nrst           | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    7.867 | 
     | I0/U_4/\tsrDataReg_reg[6] | S ^            | DFFSR  | 0.636 | 0.003 |   3.807 |    7.869 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -3.963 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.825 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.503 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.235 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.861 |   -3.201 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/U_4/\tsrDummyReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDummyReg_reg[0] /S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                     -0.008
+ Phase Shift                   7.000
= Required Time                 7.870
- Arrival Time                  3.807
= Slack Time                    4.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | rst ^          |        | 0.161 |       |   1.100 |    5.163 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.517 | 
     | I0/FE_OFC1_nrst            | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.291 | 
     | I0/FE_OFC2_nrst            | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.114 | 
     | I0/FE_OFC4_nrst            | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    7.867 | 
     | I0/U_4/\tsrDummyReg_reg[0] | S ^            | DFFSR  | 0.636 | 0.003 |   3.807 |    7.870 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -3.963 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.825 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.504 | 
     | nclk__L2_I7                | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.236 | 
     | I0/U_4/\tsrDummyReg_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.862 |   -3.201 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/U_1/part2/cur_FEGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_FEGDE_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
- Setup                         0.120
+ Phase Shift                   7.000
= Required Time                 7.728
- Arrival Time                  3.615
= Slack Time                    4.113
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                            | rst v          |         | 0.162 |       |   1.116 |    5.229 | 
     | U7                         | YPAD v -> DI v | PADINC  | 0.407 | 0.359 |   1.476 |    5.588 | 
     | I0/FE_OFC1_nrst            | A v -> Y ^     | INVX1   | 0.758 | 0.676 |   2.151 |    6.264 | 
     | I0/FE_OFC2_nrst            | A ^ -> Y v     | INVX8   | 1.038 | 0.813 |   2.965 |    7.077 | 
     | I0/U_1/part2/U12           | C v -> Y ^     | NAND3X1 | 0.329 | 0.524 |   3.488 |    7.601 | 
     | I0/U_1/part2/U8            | A ^ -> Y v     | INVX1   | 0.134 | 0.127 |   3.615 |    7.728 | 
     | I0/U_1/part2/cur_FEGDE_reg | D v            | DFFSR   | 0.134 | 0.000 |   3.615 |    7.728 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -4.013 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.875 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.554 | 
     | nclk__L2_I5                | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.272 | 
     | I0/U_1/part2/cur_FEGDE_reg | CLK ^          | DFFSR  | 0.272 | 0.007 |   0.848 |   -3.265 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Recovery                     -0.137
+ Phase Shift                   7.000
= Required Time                 7.995
- Arrival Time                  3.875
= Slack Time                    4.120
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.220 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.574 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.349 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.064 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.990 | 
     | I0/U_6/\sd_reg[1] | R ^            | DFFSR  | 0.675 | 0.006 |   3.875 |    7.995 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.020 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.883 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.561 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.296 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.292 | 0.034 |   0.858 |   -3.262 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.000
- Arrival Time                  3.875
= Slack Time                    4.125
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.225 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.579 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.353 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.069 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.994 | 
     | I0/U_6/\count1_reg[6] | R ^            | DFFSR  | 0.675 | 0.006 |   3.875 |    8.000 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.025 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.887 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.566 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.301 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.294 | 0.038 |   0.862 |   -3.263 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/U_6/\sd_reg[3] /CLK 
Endpoint:   I0/U_6/\sd_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.010
- Arrival Time                  3.883
= Slack Time                    4.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.227 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.581 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.356 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.071 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.997 | 
     | I0/U_6/\sd_reg[3] | R ^            | DFFSR  | 0.675 | 0.013 |   3.883 |    8.010 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.027 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.889 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.568 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.303 | 
     | I0/U_6/\sd_reg[3] | CLK ^          | DFFSR  | 0.296 | 0.048 |   0.872 |   -3.255 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.008
- Arrival Time                  3.878
= Slack Time                    4.129
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.229 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.583 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.358 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.073 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.999 | 
     | I0/U_6/\count2_reg[1] | R ^            | DFFSR  | 0.675 | 0.009 |   3.878 |    8.008 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.029 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.891 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.570 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.305 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.296 | 0.045 |   0.870 |   -3.259 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.009
- Arrival Time                  3.879
= Slack Time                    4.130
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.230 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.583 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.358 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.074 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.999 | 
     | I0/U_6/\sd_reg[2] | R ^            | DFFSR  | 0.675 | 0.010 |   3.879 |    8.009 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.030 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.892 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.570 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.305 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.296 | 0.047 |   0.871 |   -3.259 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.005
- Arrival Time                  3.875
= Slack Time                    4.130
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.230 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.583 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.358 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.074 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.999 | 
     | I0/U_6/\count2_reg[2] | R ^            | DFFSR  | 0.675 | 0.006 |   3.875 |    8.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.030 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.892 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.571 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.305 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.295 | 0.043 |   0.867 |   -3.263 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Recovery                     -0.138
+ Phase Shift                   7.000
= Required Time                 8.004
- Arrival Time                  3.874
= Slack Time                    4.130
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.230 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    5.583 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.358 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.074 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.675 | 0.925 |   3.869 |    7.999 | 
     | I0/U_6/\count2_reg[4] | R ^            | DFFSR  | 0.675 | 0.005 |   3.874 |    8.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.030 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.892 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.571 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.305 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.042 |   0.867 |   -3.263 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/U_1/part2/cur_EOP_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EOP_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Setup                         0.135
+ Phase Shift                   7.000
= Required Time                 7.726
- Arrival Time                  3.537
= Slack Time                    4.189
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst v          |        | 0.162 |       |   1.116 |    5.305 | 
     | U7                       | YPAD v -> DI v | PADINC | 0.407 | 0.359 |   1.476 |    5.664 | 
     | I0/FE_OFC1_nrst          | A v -> Y ^     | INVX1  | 0.758 | 0.676 |   2.151 |    6.340 | 
     | I0/FE_OFC3_nrst          | A ^ -> Y v     | INVX8  | 1.003 | 0.691 |   2.842 |    7.031 | 
     | I0/U_1/part2/U14         | A v -> Y ^     | INVX1  | 0.382 | 0.458 |   3.300 |    7.489 | 
     | I0/U_1/part2/U9          | A ^ -> Y v     | NOR2X1 | 0.199 | 0.236 |   3.537 |    7.725 | 
     | I0/U_1/part2/cur_EOP_reg | D v            | DFFSR  | 0.199 | 0.000 |   3.537 |    7.726 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -4.089 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.951 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.630 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.345 | 
     | I0/U_1/part2/cur_EOP_reg | CLK ^          | DFFSR  | 0.295 | 0.017 |   0.861 |   -3.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/U_4/load_reg/CLK 
Endpoint:   I0/U_4/load_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst               (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                     -0.139
+ Phase Shift                   7.000
= Required Time                 8.001
- Arrival Time                  3.807
= Slack Time                    4.193
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | rst ^          |        | 0.161 |       |   1.100 |    5.293 | 
     | U7              | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.647 | 
     | I0/FE_OFC1_nrst | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.422 | 
     | I0/FE_OFC2_nrst | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.244 | 
     | I0/FE_OFC4_nrst | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    7.997 | 
     | I0/U_4/load_reg | R ^            | DFFSR  | 0.636 | 0.003 |   3.807 |    8.001 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.161 |       |   0.100 |   -4.093 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.956 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.634 | 
     | nclk__L2_I7     | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.366 | 
     | I0/U_4/load_reg | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.862 |   -3.332 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/U_4/load2_reg/CLK 
Endpoint:   I0/U_4/load2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Recovery                     -0.139
+ Phase Shift                   7.000
= Required Time                 8.000
- Arrival Time                  3.807
= Slack Time                    4.193
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    5.293 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.647 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.422 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.244 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    7.997 | 
     | I0/U_4/load2_reg | R ^            | DFFSR  | 0.636 | 0.003 |   3.807 |    8.000 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -4.093 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.956 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.634 | 
     | nclk__L2_I7      | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.366 | 
     | I0/U_4/load2_reg | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.861 |   -3.332 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 8.010
- Arrival Time                  3.813
= Slack Time                    4.197
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.297 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.651 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.426 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.248 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    8.001 | 
     | I0/U_6/\count2_reg[0] | R ^            | DFFSR  | 0.636 | 0.009 |   3.813 |    8.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.097 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.960 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.638 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.373 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.296 | 0.046 |   0.870 |   -3.327 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/U_6/\count3_reg[2] /CLK 
Endpoint:   I0/U_6/\count3_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 8.011
- Arrival Time                  3.812
= Slack Time                    4.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.299 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.652 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.427 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.249 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    8.003 | 
     | I0/U_6/\count3_reg[2] | R ^            | DFFSR  | 0.636 | 0.008 |   3.812 |    8.011 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.099 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.961 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.639 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.374 | 
     | I0/U_6/\count3_reg[2] | CLK ^          | DFFSR  | 0.296 | 0.046 |   0.871 |   -3.328 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/U_6/\count3_reg[1] /CLK 
Endpoint:   I0/U_6/\count3_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 8.011
- Arrival Time                  3.812
= Slack Time                    4.199
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.299 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.652 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.427 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.249 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    8.003 | 
     | I0/U_6/\count3_reg[1] | R ^            | DFFSR  | 0.636 | 0.009 |   3.812 |    8.011 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.099 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.961 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.639 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.374 | 
     | I0/U_6/\count3_reg[1] | CLK ^          | DFFSR  | 0.296 | 0.047 |   0.871 |   -3.328 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/U_6/\count3_reg[0] /CLK 
Endpoint:   I0/U_6/\count3_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 8.012
- Arrival Time                  3.811
= Slack Time                    4.200
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.300 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.654 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.429 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.251 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    8.004 | 
     | I0/U_6/\count3_reg[0] | R ^            | DFFSR  | 0.636 | 0.007 |   3.811 |    8.012 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.100 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.963 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.641 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.376 | 
     | I0/U_6/\count3_reg[0] | CLK ^          | DFFSR  | 0.296 | 0.047 |   0.871 |   -3.329 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/U_4/load1_reg/CLK 
Endpoint:   I0/U_4/load1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
- Recovery                     -0.140
+ Phase Shift                   7.000
= Required Time                 8.012
- Arrival Time                  3.808
= Slack Time                    4.205
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    5.305 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    5.658 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.433 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.255 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.636 | 0.753 |   3.804 |    8.009 | 
     | I0/U_4/load1_reg | R ^            | DFFSR  | 0.636 | 0.004 |   3.808 |    8.012 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -4.105 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -3.967 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.645 | 
     | nclk__L2_I4      | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.380 | 
     | I0/U_4/load1_reg | CLK ^          | DFFSR  | 0.296 | 0.048 |   0.872 |   -3.332 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/U_1/part3/data0_buf0_reg/CLK 
Endpoint:   I0/U_1/part3/data0_buf0_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                     -0.040
+ Phase Shift                   7.000
= Required Time                 7.894
- Arrival Time                  3.590
= Slack Time                    4.305
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                             | rst ^          |         | 0.161 |       |   1.100 |    5.405 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC  | 0.481 | 0.354 |   1.453 |    5.758 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1   | 0.816 | 0.775 |   2.228 |    6.533 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8   | 1.042 | 0.822 |   3.051 |    7.355 | 
     | I0/U_1/part3/U11            | A ^ -> Y v     | INVX1   | 0.335 | 0.326 |   3.376 |    7.681 | 
     | I0/U_1/part3/U10            | B v -> Y ^     | OAI21X1 | 0.337 | 0.213 |   3.589 |    7.894 | 
     | I0/U_1/part3/data0_buf0_reg | S ^            | DFFSR   | 0.337 | 0.000 |   3.590 |    7.894 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.205 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.067 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -3.746 | 
     | nclk__L2_I0                 | A v -> Y ^     | INVX8  | 0.270 | 0.273 |   0.832 |   -3.473 | 
     | I0/U_1/part3/data0_buf0_reg | CLK ^          | DFFSR  | 0.275 | 0.022 |   0.854 |   -3.451 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/U_2/U_0/fifoEmptyReg_reg/CLK 
Endpoint:   I0/U_2/U_0/fifoEmptyReg_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
- Recovery                      0.034
+ Phase Shift                   7.000
= Required Time                 7.814
- Arrival Time                  3.128
= Slack Time                    4.686
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    5.786 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.140 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.914 | 
     | I0/FE_OFC3_nrst             | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.630 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | S ^            | DFFSR  | 1.054 | 0.184 |   3.128 |    7.814 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.586 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.448 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.127 | 
     | nclk__L2_I5                 | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.845 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | CLK ^          | DFFSR  | 0.272 | 0.007 |   0.848 |   -3.838 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/U_1/part2/d1_reg/CLK 
Endpoint:   I0/U_1/part2/d1_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.823
- Arrival Time                  3.125
= Slack Time                    4.698
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    5.798 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.151 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.926 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.748 | 
     | I0/U_1/part2/d1_reg | S ^            | DFFSR  | 1.071 | 0.074 |   3.125 |    7.823 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |   -4.598 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.460 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.138 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.270 | 0.273 |   0.832 |   -3.866 | 
     | I0/U_1/part2/d1_reg | CLK ^          | DFFSR  | 0.275 | 0.022 |   0.854 |   -3.844 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/U_1/part2/d2_reg/CLK 
Endpoint:   I0/U_1/part2/d2_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.823
- Arrival Time                  3.123
= Slack Time                    4.700
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    5.800 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.153 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.928 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.750 | 
     | I0/U_1/part2/d2_reg | S ^            | DFFSR  | 1.071 | 0.073 |   3.123 |    7.823 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |   -4.600 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.462 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.140 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.270 | 0.273 |   0.832 |   -3.868 | 
     | I0/U_1/part2/d2_reg | CLK ^          | DFFSR  | 0.275 | 0.022 |   0.854 |   -3.846 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/U_3/U_1/lockc_reg/CLK 
Endpoint:   I0/U_3/U_1/lockc_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                      0.031
+ Phase Shift                   7.000
= Required Time                 7.823
- Arrival Time                  3.123
= Slack Time                    4.700
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    5.800 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.153 | 
     | I0/FE_OFC1_nrst      | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.928 | 
     | I0/FE_OFC2_nrst      | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.750 | 
     | I0/U_3/U_1/lockc_reg | S ^            | DFFSR  | 1.071 | 0.073 |   3.123 |    7.823 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -4.600 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.462 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.141 | 
     | nclk__L2_I0          | A v -> Y ^     | INVX8  | 0.270 | 0.273 |   0.832 |   -3.868 | 
     | I0/U_3/U_1/lockc_reg | CLK ^          | DFFSR  | 0.275 | 0.022 |   0.854 |   -3.846 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/U_3/U_1/computerLock_reg/CLK 
Endpoint:   I0/U_3/U_1/computerLock_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Recovery                      0.028
+ Phase Shift                   7.000
= Required Time                 7.836
- Arrival Time                  3.124
= Slack Time                    4.711
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    5.811 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.165 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.940 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.762 | 
     | I0/U_3/U_1/computerLock_reg | S ^            | DFFSR  | 1.071 | 0.074 |   3.124 |    7.836 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -4.611 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.474 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.152 | 
     | nclk__L2_I6                 | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.843 |   -3.868 | 
     | I0/U_3/U_1/computerLock_reg | CLK ^          | DFFSR  | 0.295 | 0.020 |   0.863 |   -3.848 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/U_3/U_0/computerDataPlusOutput_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusOutput_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Recovery                      0.028
+ Phase Shift                   7.000
= Required Time                 7.838
- Arrival Time                  3.124
= Slack Time                    4.714
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | rst ^          |        | 0.161 |       |   1.100 |    5.814 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.168 | 
     | I0/FE_OFC1_nrst                       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.943 | 
     | I0/FE_OFC2_nrst                       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.765 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | S ^            | DFFSR  | 1.071 | 0.073 |   3.124 |    7.838 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -4.614 | 
     | U6                                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.476 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.155 | 
     | nclk__L2_I6                           | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.871 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | CLK ^          | DFFSR  | 0.295 | 0.022 |   0.865 |   -3.849 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Recovery                      0.032
+ Phase Shift                   7.000
= Required Time                 7.827
- Arrival Time                  3.100
= Slack Time                    4.727
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.827 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.180 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.955 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.777 | 
     | I0/U_4/\tsrDataReg_reg[5] | S ^            | DFFSR  | 1.062 | 0.050 |   3.100 |    7.827 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.627 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.489 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.167 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.899 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.031 |   0.858 |   -3.868 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Recovery                      0.032
+ Phase Shift                   7.000
= Required Time                 7.831
- Arrival Time                  3.100
= Slack Time                    4.731
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.831 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.184 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.959 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.782 | 
     | I0/U_4/\tsrDataReg_reg[0] | S ^            | DFFSR  | 1.062 | 0.049 |   3.100 |    7.831 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.631 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.493 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.172 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.903 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.862 |   -3.869 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Recovery                      0.032
+ Phase Shift                   7.000
= Required Time                 7.831
- Arrival Time                  3.098
= Slack Time                    4.732
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.832 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.186 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.961 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.783 | 
     | I0/U_4/\tsrDataReg_reg[1] | S ^            | DFFSR  | 1.062 | 0.048 |   3.098 |    7.831 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.632 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.495 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.173 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.905 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.863 |   -3.870 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/U_1/part3/data_out_reg/CLK 
Endpoint:   I0/U_1/part3/data_out_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
- Recovery                      0.036
+ Phase Shift                   7.000
= Required Time                 7.809
- Arrival Time                  3.074
= Slack Time                    4.735
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.835 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.189 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.963 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.786 | 
     | I0/U_1/part3/data_out_reg | S ^            | DFFSR  | 1.055 | 0.024 |   3.074 |    7.809 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.635 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.497 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.176 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -3.913 | 
     | I0/U_1/part3/data_out_reg | CLK ^          | DFFSR  | 0.265 | 0.023 |   0.845 |   -3.890 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Recovery                      0.029
+ Phase Shift                   7.000
= Required Time                 7.839
- Arrival Time                  3.096
= Slack Time                    4.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.843 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.197 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.971 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.794 | 
     | I0/U_4/\tsrDataReg_reg[2] | S ^            | DFFSR  | 1.061 | 0.045 |   3.096 |    7.839 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.643 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.505 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.184 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -3.904 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.868 |   -3.875 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.838
- Arrival Time                  3.093
= Slack Time                    4.746
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.846 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.199 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.974 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.796 | 
     | I0/U_4/\tsrDataReg_reg[3] | S ^            | DFFSR  | 1.060 | 0.042 |   3.093 |    7.838 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.646 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.508 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.186 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -3.906 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.868 |   -3.878 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync2_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync2_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.839
- Arrival Time                  3.093
= Slack Time                    4.746
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | rst ^          |        | 0.161 |       |   1.100 |    5.846 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.200 | 
     | I0/FE_OFC1_nrst                 | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.975 | 
     | I0/FE_OFC3_nrst                 | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.690 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | S ^            | DFFSR  | 1.058 | 0.149 |   3.093 |    7.839 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.161 |       |   0.100 |   -4.646 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.509 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.187 | 
     | nclk__L2_I6                     | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.903 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.870 |   -3.877 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.838
- Arrival Time                  3.088
= Slack Time                    4.749
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.849 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.203 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.978 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.800 | 
     | I0/U_4/\tsrDataReg_reg[4] | S ^            | DFFSR  | 1.058 | 0.038 |   3.088 |    7.838 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -4.649 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.511 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.190 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -3.910 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.297 | 0.028 |   0.868 |   -3.882 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusOutputReg_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusOutputReg_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.840
- Arrival Time                  3.089
= Slack Time                    4.751
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | rst ^          |        | 0.161 |       |   1.100 |    5.851 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.205 | 
     | I0/FE_OFC1_nrst                     | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.979 | 
     | I0/FE_OFC3_nrst                     | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.695 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | S ^            | DFFSR  | 1.060 | 0.145 |   3.089 |    7.840 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -4.651 | 
     | U6                                  | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.513 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.192 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.908 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | CLK ^          | DFFSR  | 0.295 | 0.027 |   0.870 |   -3.881 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/U_3/U_0/usbInt1_reg/CLK 
Endpoint:   I0/U_3/U_0/usbInt1_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.840
- Arrival Time                  3.088
= Slack Time                    4.752
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | rst ^          |        | 0.161 |       |   1.100 |    5.852 | 
     | U7                     | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.205 | 
     | I0/FE_OFC1_nrst        | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.980 | 
     | I0/FE_OFC3_nrst        | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.695 | 
     | I0/U_3/U_0/usbInt1_reg | S ^            | DFFSR  | 1.061 | 0.144 |   3.088 |    7.840 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |   -4.652 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.514 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.192 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.908 | 
     | I0/U_3/U_0/usbInt1_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.869 |   -3.882 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
- Recovery                      0.030
+ Phase Shift                   7.000
= Required Time                 7.839
- Arrival Time                  3.087
= Slack Time                    4.752
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.852 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.205 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.980 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.696 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | S ^            | DFFSR  | 1.059 | 0.144 |   3.087 |    7.839 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.652 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.514 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.193 | 
     | nclk__L2_I6                    | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -3.908 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.869 |   -3.883 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/U_0/dr1_reg/CLK 
Endpoint:   I0/U_0/dr1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.835
- Recovery                     -0.054
+ Phase Shift                   7.000
= Required Time                 7.889
- Arrival Time                  3.132
= Slack Time                    4.757
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | rst ^          |        | 0.161 |       |   1.100 |    5.857 | 
     | U7              | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.210 | 
     | I0/FE_OFC1_nrst | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.985 | 
     | I0/FE_OFC3_nrst | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.700 | 
     | I0/U_0/dr1_reg  | R ^            | DFFSR  | 1.053 | 0.188 |   3.132 |    7.889 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |   -4.657 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.519 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.197 | 
     | nclk__L2_I4    | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.932 | 
     | I0/U_0/dr1_reg | CLK ^          | DFFSR  | 0.279 | 0.010 |   0.835 |   -3.922 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[0][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
- Recovery                     -0.055
+ Phase Shift                   7.000
= Required Time                 7.903
- Arrival Time                  3.138
= Slack Time                    4.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.865 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.218 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.993 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.708 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | R ^            | DFFSR  | 1.051 | 0.194 |   3.138 |    7.903 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.665 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.527 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.205 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.827 |   -3.937 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | CLK ^          | DFFSR  | 0.278 | 0.021 |   0.848 |   -3.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/U_3/U_0/computerDataPlusSync_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusSync_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Recovery                      0.029
+ Phase Shift                   7.000
= Required Time                 7.827
- Arrival Time                  3.063
= Slack Time                    4.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | rst ^          |        | 0.161 |       |   1.100 |    5.865 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.218 | 
     | I0/FE_OFC1_nrst                     | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.993 | 
     | I0/FE_OFC3_nrst                     | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.709 | 
     | I0/U_3/U_0/computerDataPlusSync_reg | S ^            | DFFSR  | 1.064 | 0.119 |   3.063 |    7.827 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |   -4.665 | 
     | U6                                  | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.527 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.206 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.843 |   -3.921 | 
     | I0/U_3/U_0/computerDataPlusSync_reg | CLK ^          | DFFSR  | 0.294 | 0.013 |   0.857 |   -3.908 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[1] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Recovery                     -0.053
+ Phase Shift                   7.000
= Required Time                 7.909
- Arrival Time                  3.142
= Slack Time                    4.767
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.867 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.221 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.995 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.711 | 
     | I0/U_3/U_4/\cntr_reg[1] | R ^            | DFFSR  | 1.051 | 0.198 |   3.142 |    7.909 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.667 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.529 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.208 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.926 | 
     | I0/U_3/U_4/\cntr_reg[1] | CLK ^          | DFFSR  | 0.274 | 0.015 |   0.856 |   -3.911 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.855
- Recovery                     -0.053
+ Phase Shift                   7.000
= Required Time                 7.908
- Arrival Time                  3.140
= Slack Time                    4.768
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.868 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.222 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.997 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.712 | 
     | I0/U_3/U_4/\cntr_reg[0] | R ^            | DFFSR  | 1.051 | 0.196 |   3.140 |    7.908 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -4.668 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.530 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.209 | 
     | nclk__L2_I5             | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.927 | 
     | I0/U_3/U_4/\cntr_reg[0] | CLK ^          | DFFSR  | 0.274 | 0.014 |   0.855 |   -3.913 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/U_6/\sd_reg[0] /CLK 
Endpoint:   I0/U_6/\sd_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.842
- Recovery                     -0.056
+ Phase Shift                   7.000
= Required Time                 7.898
- Arrival Time                  3.129
= Slack Time                    4.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    5.869 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.222 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.997 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.713 | 
     | I0/U_6/\sd_reg[0] | R ^            | DFFSR  | 1.054 | 0.185 |   3.129 |    7.898 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -4.669 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.531 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.210 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -3.944 | 
     | I0/U_6/\sd_reg[0] | CLK ^          | DFFSR  | 0.286 | 0.017 |   0.842 |   -3.927 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[1][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
- Recovery                     -0.055
+ Phase Shift                   7.000
= Required Time                 7.908
- Arrival Time                  3.140
= Slack Time                    4.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.869 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.222 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.997 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.713 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | R ^            | DFFSR  | 1.051 | 0.196 |   3.140 |    7.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.669 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.531 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.210 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.827 |   -3.941 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | CLK ^          | DFFSR  | 0.280 | 0.026 |   0.853 |   -3.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/U_6/\count1_reg[2] /CLK 
Endpoint:   I0/U_6/\count1_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                     -0.053
+ Phase Shift                   7.000
= Required Time                 7.907
- Arrival Time                  3.137
= Slack Time                    4.770
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.870 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.224 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.998 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.714 | 
     | I0/U_6/\count1_reg[2] | R ^            | DFFSR  | 1.052 | 0.193 |   3.137 |    7.907 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.670 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.532 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.211 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.929 | 
     | I0/U_6/\count1_reg[2] | CLK ^          | DFFSR  | 0.274 | 0.014 |   0.854 |   -3.916 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[0][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.855
- Recovery                     -0.055
+ Phase Shift                   7.000
= Required Time                 7.910
- Arrival Time                  3.139
= Slack Time                    4.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.871 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.225 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    6.999 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 1.014 | 0.715 |   2.944 |    7.715 | 
     | I0/U_2/U_0/\gregData_reg[0][7] | R ^            | DFFSR  | 1.051 | 0.195 |   3.139 |    7.910 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -4.671 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.533 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.212 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -3.944 | 
     | I0/U_2/U_0/\gregData_reg[0][7] | CLK ^          | DFFSR  | 0.280 | 0.027 |   0.855 |   -3.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/U_2/U_2/\count_reg[0] /CLK 
Endpoint:   I0/U_2/U_2/\count_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
- Recovery                     -0.045
+ Phase Shift                   7.000
= Required Time                 7.892
- Arrival Time                  3.121
= Slack Time                    4.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst ^          |        | 0.161 |       |   1.100 |    5.872 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.454 |    6.225 | 
     | I0/FE_OFC1_nrst          | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    7.000 | 
     | I0/FE_OFC2_nrst          | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.822 | 
     | I0/U_2/U_2/\count_reg[0] | R ^            | DFFSR  | 1.070 | 0.070 |   3.121 |    7.892 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -4.672 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.534 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.212 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -3.931 | 
     | I0/U_2/U_2/\count_reg[0] | CLK ^          | DFFSR  | 0.272 | 0.006 |   0.847 |   -3.924 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/U_3/U_1/eopIn2_reg/CLK 
Endpoint:   I0/U_3/U_1/eopIn2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Recovery                     -0.045
+ Phase Shift                   7.000
= Required Time                 7.899
- Arrival Time                  3.127
= Slack Time                    4.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.872 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.481 | 0.354 |   1.453 |    6.225 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.816 | 0.775 |   2.228 |    7.000 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 1.042 | 0.822 |   3.051 |    7.822 | 
     | I0/U_3/U_1/eopIn2_reg | R ^            | DFFSR  | 1.071 | 0.077 |   3.127 |    7.899 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -4.672 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -4.534 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -4.212 | 
     | nclk__L2_I0           | A v -> Y ^     | INVX8  | 0.270 | 0.273 |   0.832 |   -3.940 | 
     | I0/U_3/U_1/eopIn2_reg | CLK ^          | DFFSR  | 0.275 | 0.022 |   0.854 |   -3.918 | 
     +--------------------------------------------------------------------------------------+ 

