// Seed: 3098227395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout reg id_3;
  inout wire id_2;
  input wire id_1;
  always_ff id_3 <= 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2
  );
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_4 = 1;
  tri0 id_5, id_6, id_7;
  wire  _id_8;
  logic id_9  [1 : id_8];
  assign id_6 = -1 == -1'b0;
endmodule
