
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.582240                       # Number of seconds simulated
sim_ticks                                1582240374500                       # Number of ticks simulated
final_tick                               1582240374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 363695                       # Simulator instruction rate (inst/s)
host_op_rate                                   472049                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1150904730                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660388                       # Number of bytes of host memory used
host_seconds                                  1374.78                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     648963383                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       457429824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          457465024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    456376128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       456376128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7147341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7147891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7130877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7130877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          289102611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289124858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       288436659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            288436659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       288436659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         289102611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            577561518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7147891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7130877                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7147891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7130877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              457465024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               456374720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               457465024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            456376128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            446966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            446742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            446901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            446731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            446765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            446779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            446688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            446629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            446570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            446727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           446617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           446738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           446786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           446693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           446866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           446693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            445849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            445694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            445814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            445682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            445716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            445753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            445628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            445584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            445524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            445644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           445556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           445675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           445646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           445616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           445826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           445648                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1581377837500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7147891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7130877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7147891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 378387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 380742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 398232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 398234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 398234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 398234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 398234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 398235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 398233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1768968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.594842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   336.256304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.702137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       129150      7.30%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       649415     36.71%     44.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       104604      5.91%     49.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70937      4.01%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71750      4.06%     57.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67556      3.82%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53161      3.01%     64.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        70355      3.98%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       552040     31.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1768968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       398233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.949000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.902116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.859861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        398231    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        398233                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       398233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.906238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.901066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.415715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17492      4.39%      4.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2355      0.59%      4.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           378386     95.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        398233                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 116868182500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            250891138750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                35739455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16350.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35100.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       289.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6317255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6192523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     110750.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6307283220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3352400535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25519795140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            18613058400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72885240480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          85615622790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4945975200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    272221871670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     28851507840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     174130969470                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           692447236755                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            437.637193                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1380740948500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3043338000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30903062000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 709487004250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  75134186750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  166694999000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 596977784500                       # Time in different power states
system.mem_ctrls_1.actEnergy               6323148300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3360833025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25516146600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            18610004700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72800420160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          85509662070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4949674560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    272036395380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     28690390560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     174381118710                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           692182867215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.470108                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1380970237000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3042242500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30867200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 710532505750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  74714570500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  166512851000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 596571004750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3164480749                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     648963383                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             648962728                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    848                       # Number of float alu accesses
system.cpu.num_func_calls                     2369346                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     15707705                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    648962728                       # number of integer instructions
system.cpu.num_fp_insts                           848                       # number of float instructions
system.cpu.num_int_register_reads          1304344848                       # number of times the integer registers were read
system.cpu.num_int_register_writes          560057856                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 581                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             95274047                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           257707815                       # number of times the CC registers were written
system.cpu.num_mem_refs                     216142387                       # number of memory refs
system.cpu.num_load_insts                   144433139                       # Number of load instructions
system.cpu.num_store_insts                   71709248                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3164480749                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          18089551                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   160      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 431926300     66.56%     66.56% # Class of executed instruction
system.cpu.op_class::IntMult                   893946      0.14%     66.69% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                     520      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.69% # Class of executed instruction
system.cpu.op_class::MemRead                144433139     22.26%     88.95% # Class of executed instruction
system.cpu.op_class::MemWrite                71709248     11.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  648963383                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           7264369                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.893248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           208877004                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7265393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.749581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         301223500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.893248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          979                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223407790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223407790                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    143914255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       143914255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64962749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64962749                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     208877004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        208877004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    208877004                       # number of overall hits
system.cpu.dcache.overall_hits::total       208877004                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       518893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        518893                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6746500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6746500                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      7265393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7265393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      7265393                       # number of overall misses
system.cpu.dcache.overall_misses::total       7265393                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  41651421000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41651421000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 591456016500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 591456016500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 633107437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 633107437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 633107437500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 633107437500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    144433148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    144433148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     71709249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     71709249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    216142397                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    216142397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    216142397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    216142397                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.094081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094081                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033614                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80269.768526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80269.768526                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87668.571333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87668.571333                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87140.150230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87140.150230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87140.150230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87140.150230                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      7246832                       # number of writebacks
system.cpu.dcache.writebacks::total           7246832                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       518893                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       518893                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6746500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6746500                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7265393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7265393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7265393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7265393                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  41132528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41132528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 584709516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 584709516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 625842044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 625842044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 625842044500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 625842044500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.094081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033614                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79269.768526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79269.768526                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86668.571333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86668.571333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86140.150230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86140.150230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86140.150230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86140.150230                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               257                       # number of replacements
system.cpu.icache.tags.tagsinuse           327.671138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           740207648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1235738.978297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   327.671138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.639983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.639983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         740208846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        740208846                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    740207648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       740207648                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     740207648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        740207648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    740207648                       # number of overall hits
system.cpu.icache.overall_hits::total       740207648                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          599                       # number of overall misses
system.cpu.icache.overall_misses::total           599                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48293500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48293500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48293500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48293500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48293500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48293500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    740208247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    740208247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    740208247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    740208247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    740208247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    740208247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80623.539232                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80623.539232                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80623.539232                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80623.539232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80623.539232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80623.539232                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          257                       # number of writebacks
system.cpu.icache.writebacks::total               257                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47694500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79623.539232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79623.539232                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79623.539232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79623.539232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79623.539232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79623.539232                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   7131544                       # number of replacements
system.l2.tags.tagsinuse                 16366.897405                       # Cycle average of tags in use
system.l2.tags.total_refs                     7382690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7147928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032843                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3458260000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.367305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.478531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16365.051569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10277                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  65270400                       # Number of tag accesses
system.l2.tags.data_accesses                 65270400                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      7246832                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7246832                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              46367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46367                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          71685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             71685                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                118052                       # number of demand (read+write) hits
system.l2.demand_hits::total                   118101                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   49                       # number of overall hits
system.l2.overall_hits::cpu.data               118052                       # number of overall hits
system.l2.overall_hits::total                  118101                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          6700133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6700133                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              550                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       447208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          447208                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             7147341                       # number of demand (read+write) misses
system.l2.demand_misses::total                7147891                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                550                       # number of overall misses
system.l2.overall_misses::cpu.data            7147341                       # number of overall misses
system.l2.overall_misses::total               7147891                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 574102913000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  574102913000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     46274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46274500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  39601492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39601492500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  613704405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     613750680000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46274500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 613704405500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    613750680000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7246832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7246832                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6746500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6746500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       518893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        518893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               599                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7265393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7265992                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              599                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7265393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7265992                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.993127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993127                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.918197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.861850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.861850                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.918197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.983751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983746                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.918197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.983751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983746                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85685.301023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85685.301023                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84135.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84135.454545                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88552.737205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88552.737205                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84135.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85864.716053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85864.582994                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84135.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85864.716053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85864.582994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              7130877                       # number of writebacks
system.l2.writebacks::total                   7130877                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data      6700133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6700133                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          550                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       447208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       447208                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        7147341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7147891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       7147341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7147891                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 507101583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 507101583000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40774500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40774500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  35129412500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35129412500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40774500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 542230995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542271770000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40774500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 542230995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 542271770000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.993127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.918197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.861850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861850                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.918197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.983751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.918197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.983751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983746                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75685.301023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75685.301023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74135.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74135.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78552.737205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78552.737205                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74135.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75864.716053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75864.582994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74135.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75864.716053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75864.582994                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      14279056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      7131165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             447758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7130877                       # Transaction distribution
system.membus.trans_dist::CleanEvict              288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6700133                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6700133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        447758                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21426947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21426947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21426947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    913841152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    913841152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               913841152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7147891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7147891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7147891                       # Request fanout histogram
system.membus.reqLayer2.occupancy         42802573500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37630461250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     14530618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7264626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            379                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1582240374500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            519492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14377709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6746500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6746500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       518893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21795155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21796610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    928782400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              928837184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7131544                       # Total snoops (count)
system.tol2bus.snoopTraffic                 456376128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14397536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14397157    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    379      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14397536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14512398000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            898500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10898089500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
