{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 16:46:31 2024 " "Info: Processing started: Sun Nov 24 16:46:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[0\]\$latch " "Warning: Node \"dbus_out\[0\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[0\]_14937 " "Warning: Node \"dbus_out\[0\]_14937\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[1\]\$latch " "Warning: Node \"dbus_out\[1\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]_15003 " "Warning: Node \"dbus_out\[6\]_15003\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[2\]\$latch " "Warning: Node \"dbus_out\[2\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[3\]\$latch " "Warning: Node \"dbus_out\[3\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[4\]\$latch " "Warning: Node \"dbus_out\[4\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[5\]\$latch " "Warning: Node \"dbus_out\[5\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[6\]\$latch " "Warning: Node \"dbus_out\[6\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dbus_out\[7\]\$latch " "Warning: Node \"dbus_out\[7\]\$latch\" is a latch" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[6\] " "Info: Assuming node \"abus_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[5\] " "Info: Assuming node \"abus_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[4\] " "Info: Assuming node \"abus_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[7\] " "Info: Assuming node \"abus_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus_in\[8\] " "Info: Assuming node \"abus_in\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LessThan1~1 " "Info: Detected gated clock \"LessThan1~1\" as buffer" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 81 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~3 " "Info: Detected gated clock \"process_1~3\" as buffer" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~1 " "Info: Detected gated clock \"process_1~1\" as buffer" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~0 " "Info: Detected gated clock \"process_1~0\" as buffer" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~2 " "Info: Detected gated clock \"process_1~2\" as buffer" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_1~4 " "Info: Detected gated clock \"process_1~4\" as buffer" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dbus_out\[6\]\$latch abus_in\[6\] abus_in\[5\] 16.363 ns register " "Info: tsu for register \"dbus_out\[6\]\$latch\" (data pin = \"abus_in\[6\]\", clock pin = \"abus_in\[5\]\") is 16.363 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.838 ns + Longest pin register " "Info: + Longest pin to register delay is 20.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[6\] 1 CLK PIN_B14 24 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 24; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.559 ns) + CELL(0.150 ns) 6.559 ns Selector0~0 2 COMB LCCOMB_X32_Y28_N4 576 " "Info: 2: + IC(5.559 ns) + CELL(0.150 ns) = 6.559 ns; Loc. = LCCOMB_X32_Y28_N4; Fanout = 576; COMB Node = 'Selector0~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { abus_in[6] Selector0~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(0.393 ns) 9.593 ns Selector2~70 3 COMB LCCOMB_X29_Y16_N16 1 " "Info: 3: + IC(2.641 ns) + CELL(0.393 ns) = 9.593 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 1; COMB Node = 'Selector2~70'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { Selector0~0 Selector2~70 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 10.491 ns Selector2~71 4 COMB LCCOMB_X28_Y16_N8 1 " "Info: 4: + IC(0.460 ns) + CELL(0.438 ns) = 10.491 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 1; COMB Node = 'Selector2~71'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Selector2~70 Selector2~71 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.419 ns) 11.989 ns Selector2~72 5 COMB LCCOMB_X24_Y20_N8 1 " "Info: 5: + IC(1.079 ns) + CELL(0.419 ns) = 11.989 ns; Loc. = LCCOMB_X24_Y20_N8; Fanout = 1; COMB Node = 'Selector2~72'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { Selector2~71 Selector2~72 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.438 ns) 13.399 ns Selector2~73 6 COMB LCCOMB_X23_Y21_N4 1 " "Info: 6: + IC(0.972 ns) + CELL(0.438 ns) = 13.399 ns; Loc. = LCCOMB_X23_Y21_N4; Fanout = 1; COMB Node = 'Selector2~73'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Selector2~72 Selector2~73 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.438 ns) 14.580 ns Selector2~80 7 COMB LCCOMB_X24_Y24_N10 1 " "Info: 7: + IC(0.743 ns) + CELL(0.438 ns) = 14.580 ns; Loc. = LCCOMB_X24_Y24_N10; Fanout = 1; COMB Node = 'Selector2~80'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Selector2~73 Selector2~80 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.420 ns) 16.220 ns Selector2~87 8 COMB LCCOMB_X30_Y25_N6 1 " "Info: 8: + IC(1.220 ns) + CELL(0.420 ns) = 16.220 ns; Loc. = LCCOMB_X30_Y25_N6; Fanout = 1; COMB Node = 'Selector2~87'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Selector2~80 Selector2~87 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 16.921 ns Selector2~88 9 COMB LCCOMB_X30_Y25_N8 1 " "Info: 9: + IC(0.263 ns) + CELL(0.438 ns) = 16.921 ns; Loc. = LCCOMB_X30_Y25_N8; Fanout = 1; COMB Node = 'Selector2~88'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { Selector2~87 Selector2~88 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.275 ns) 17.941 ns Selector2~115 10 COMB LCCOMB_X29_Y29_N16 1 " "Info: 10: + IC(0.745 ns) + CELL(0.275 ns) = 17.941 ns; Loc. = LCCOMB_X29_Y29_N16; Fanout = 1; COMB Node = 'Selector2~115'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Selector2~88 Selector2~115 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.438 ns) 19.354 ns Selector2~142 11 COMB LCCOMB_X31_Y26_N14 1 " "Info: 11: + IC(0.975 ns) + CELL(0.438 ns) = 19.354 ns; Loc. = LCCOMB_X31_Y26_N14; Fanout = 1; COMB Node = 'Selector2~142'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { Selector2~115 Selector2~142 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 19.881 ns Selector2~169 12 COMB LCCOMB_X31_Y26_N0 1 " "Info: 12: + IC(0.252 ns) + CELL(0.275 ns) = 19.881 ns; Loc. = LCCOMB_X31_Y26_N0; Fanout = 1; COMB Node = 'Selector2~169'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Selector2~142 Selector2~169 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.275 ns) 20.838 ns dbus_out\[6\]\$latch 13 REG LCCOMB_X31_Y26_N18 1 " "Info: 13: + IC(0.682 ns) + CELL(0.275 ns) = 20.838 ns; Loc. = LCCOMB_X31_Y26_N18; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { Selector2~169 dbus_out[6]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.247 ns ( 25.18 % ) " "Info: Total cell delay = 5.247 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.591 ns ( 74.82 % ) " "Info: Total interconnect delay = 15.591 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.838 ns" { abus_in[6] Selector0~0 Selector2~70 Selector2~71 Selector2~72 Selector2~73 Selector2~80 Selector2~87 Selector2~88 Selector2~115 Selector2~142 Selector2~169 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.838 ns" { abus_in[6] {} abus_in[6]~combout {} Selector0~0 {} Selector2~70 {} Selector2~71 {} Selector2~72 {} Selector2~73 {} Selector2~80 {} Selector2~87 {} Selector2~88 {} Selector2~115 {} Selector2~142 {} Selector2~169 {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 5.559ns 2.641ns 0.460ns 1.079ns 0.972ns 0.743ns 1.220ns 0.263ns 0.745ns 0.975ns 0.252ns 0.682ns } { 0.000ns 0.850ns 0.150ns 0.393ns 0.438ns 0.419ns 0.438ns 0.438ns 0.420ns 0.438ns 0.275ns 0.438ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[5\] destination 5.304 ns - Shortest register " "Info: - Shortest clock path from clock \"abus_in\[5\]\" to destination register is 5.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[5\] 1 CLK PIN_D13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 22; CLK Node = 'abus_in\[5\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.275 ns) 2.285 ns LessThan1~1 2 COMB LCCOMB_X32_Y28_N18 1 " "Info: 2: + IC(1.031 ns) + CELL(0.275 ns) = 2.285 ns; Loc. = LCCOMB_X32_Y28_N18; Fanout = 1; COMB Node = 'LessThan1~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { abus_in[5] LessThan1~1 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 2.674 ns WideNor1~0 3 COMB LCCOMB_X32_Y28_N14 3 " "Info: 3: + IC(0.240 ns) + CELL(0.149 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y28_N14; Fanout = 3; COMB Node = 'WideNor1~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { LessThan1~1 WideNor1~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 3.822 ns WideNor1~0clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(1.148 ns) + CELL(0.000 ns) = 3.822 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'WideNor1~0clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { WideNor1~0 WideNor1~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 5.304 ns dbus_out\[6\]\$latch 5 REG LCCOMB_X31_Y26_N18 1 " "Info: 5: + IC(1.332 ns) + CELL(0.150 ns) = 5.304 ns; Loc. = LCCOMB_X31_Y26_N18; Fanout = 1; REG Node = 'dbus_out\[6\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { WideNor1~0clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.553 ns ( 29.28 % ) " "Info: Total cell delay = 1.553 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.751 ns ( 70.72 % ) " "Info: Total interconnect delay = 3.751 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { abus_in[5] LessThan1~1 WideNor1~0 WideNor1~0clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { abus_in[5] {} abus_in[5]~combout {} LessThan1~1 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.031ns 0.240ns 1.148ns 1.332ns } { 0.000ns 0.979ns 0.275ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.838 ns" { abus_in[6] Selector0~0 Selector2~70 Selector2~71 Selector2~72 Selector2~73 Selector2~80 Selector2~87 Selector2~88 Selector2~115 Selector2~142 Selector2~169 dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.838 ns" { abus_in[6] {} abus_in[6]~combout {} Selector0~0 {} Selector2~70 {} Selector2~71 {} Selector2~72 {} Selector2~73 {} Selector2~80 {} Selector2~87 {} Selector2~88 {} Selector2~115 {} Selector2~142 {} Selector2~169 {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 5.559ns 2.641ns 0.460ns 1.079ns 0.972ns 0.743ns 1.220ns 0.263ns 0.745ns 0.975ns 0.252ns 0.682ns } { 0.000ns 0.850ns 0.150ns 0.393ns 0.438ns 0.419ns 0.438ns 0.438ns 0.420ns 0.438ns 0.275ns 0.438ns 0.275ns 0.275ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { abus_in[5] LessThan1~1 WideNor1~0 WideNor1~0clkctrl dbus_out[6]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { abus_in[5] {} abus_in[5]~combout {} LessThan1~1 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[6]$latch {} } { 0.000ns 0.000ns 1.031ns 0.240ns 1.148ns 1.332ns } { 0.000ns 0.979ns 0.275ns 0.149ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus_in\[6\] dbus_out\[7\] dbus_out\[7\]\$latch 12.256 ns register " "Info: tco from clock \"abus_in\[6\]\" to destination pin \"dbus_out\[7\]\" through register \"dbus_out\[7\]\$latch\" is 12.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] source 6.684 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to source register is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[6\] 1 CLK PIN_B14 24 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 24; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.271 ns) 2.485 ns process_1~2 2 COMB LCCOMB_X32_Y28_N8 2 " "Info: 2: + IC(1.364 ns) + CELL(0.271 ns) = 2.485 ns; Loc. = LCCOMB_X32_Y28_N8; Fanout = 2; COMB Node = 'process_1~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { abus_in[6] process_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 2.984 ns process_1~4 3 COMB LCCOMB_X32_Y28_N2 89 " "Info: 3: + IC(0.254 ns) + CELL(0.245 ns) = 2.984 ns; Loc. = LCCOMB_X32_Y28_N2; Fanout = 89; COMB Node = 'process_1~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { process_1~2 process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.438 ns) 3.898 ns WideNor1~0 4 COMB LCCOMB_X32_Y28_N14 3 " "Info: 4: + IC(0.476 ns) + CELL(0.438 ns) = 3.898 ns; Loc. = LCCOMB_X32_Y28_N14; Fanout = 3; COMB Node = 'WideNor1~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { process_1~4 WideNor1~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 5.046 ns WideNor1~0clkctrl 5 COMB CLKCTRL_G11 8 " "Info: 5: + IC(1.148 ns) + CELL(0.000 ns) = 5.046 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'WideNor1~0clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { WideNor1~0 WideNor1~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.275 ns) 6.684 ns dbus_out\[7\]\$latch 6 REG LCCOMB_X32_Y22_N18 1 " "Info: 6: + IC(1.363 ns) + CELL(0.275 ns) = 6.684 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 1; REG Node = 'dbus_out\[7\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { WideNor1~0clkctrl dbus_out[7]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 31.10 % ) " "Info: Total cell delay = 2.079 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.605 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.605 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { abus_in[6] process_1~2 process_1~4 WideNor1~0 WideNor1~0clkctrl dbus_out[7]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { abus_in[6] {} abus_in[6]~combout {} process_1~2 {} process_1~4 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[7]$latch {} } { 0.000ns 0.000ns 1.364ns 0.254ns 0.476ns 1.148ns 1.363ns } { 0.000ns 0.850ns 0.271ns 0.245ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.572 ns + Longest register pin " "Info: + Longest register to pin delay is 5.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[7\]\$latch 1 REG LCCOMB_X32_Y22_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 1; REG Node = 'dbus_out\[7\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[7]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(2.652 ns) 5.572 ns dbus_out\[7\] 2 PIN PIN_J25 0 " "Info: 2: + IC(2.920 ns) + CELL(2.652 ns) = 5.572 ns; Loc. = PIN_J25; Fanout = 0; PIN Node = 'dbus_out\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.572 ns" { dbus_out[7]$latch dbus_out[7] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 47.60 % ) " "Info: Total cell delay = 2.652 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.920 ns ( 52.40 % ) " "Info: Total interconnect delay = 2.920 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.572 ns" { dbus_out[7]$latch dbus_out[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.572 ns" { dbus_out[7]$latch {} dbus_out[7] {} } { 0.000ns 2.920ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { abus_in[6] process_1~2 process_1~4 WideNor1~0 WideNor1~0clkctrl dbus_out[7]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { abus_in[6] {} abus_in[6]~combout {} process_1~2 {} process_1~4 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[7]$latch {} } { 0.000ns 0.000ns 1.364ns 0.254ns 0.476ns 1.148ns 1.363ns } { 0.000ns 0.850ns 0.271ns 0.245ns 0.438ns 0.000ns 0.275ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.572 ns" { dbus_out[7]$latch dbus_out[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.572 ns" { dbus_out[7]$latch {} dbus_out[7] {} } { 0.000ns 2.920ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus_out\[1\]\$latch abus_in\[7\] abus_in\[6\] 1.996 ns register " "Info: th for register \"dbus_out\[1\]\$latch\" (data pin = \"abus_in\[7\]\", clock pin = \"abus_in\[6\]\") is 1.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus_in\[6\] destination 6.557 ns + Longest register " "Info: + Longest clock path from clock \"abus_in\[6\]\" to destination register is 6.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[6\] 1 CLK PIN_B14 24 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 24; CLK Node = 'abus_in\[6\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.271 ns) 2.485 ns process_1~2 2 COMB LCCOMB_X32_Y28_N8 2 " "Info: 2: + IC(1.364 ns) + CELL(0.271 ns) = 2.485 ns; Loc. = LCCOMB_X32_Y28_N8; Fanout = 2; COMB Node = 'process_1~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { abus_in[6] process_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 2.984 ns process_1~4 3 COMB LCCOMB_X32_Y28_N2 89 " "Info: 3: + IC(0.254 ns) + CELL(0.245 ns) = 2.984 ns; Loc. = LCCOMB_X32_Y28_N2; Fanout = 89; COMB Node = 'process_1~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { process_1~2 process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.438 ns) 3.898 ns WideNor1~0 4 COMB LCCOMB_X32_Y28_N14 3 " "Info: 4: + IC(0.476 ns) + CELL(0.438 ns) = 3.898 ns; Loc. = LCCOMB_X32_Y28_N14; Fanout = 3; COMB Node = 'WideNor1~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { process_1~4 WideNor1~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 5.046 ns WideNor1~0clkctrl 5 COMB CLKCTRL_G11 8 " "Info: 5: + IC(1.148 ns) + CELL(0.000 ns) = 5.046 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'WideNor1~0clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { WideNor1~0 WideNor1~0clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.150 ns) 6.557 ns dbus_out\[1\]\$latch 6 REG LCCOMB_X32_Y24_N0 1 " "Info: 6: + IC(1.361 ns) + CELL(0.150 ns) = 6.557 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { WideNor1~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 29.80 % ) " "Info: Total cell delay = 1.954 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.603 ns ( 70.20 % ) " "Info: Total interconnect delay = 4.603 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { abus_in[6] process_1~2 process_1~4 WideNor1~0 WideNor1~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.557 ns" { abus_in[6] {} abus_in[6]~combout {} process_1~2 {} process_1~4 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.364ns 0.254ns 0.476ns 1.148ns 1.361ns } { 0.000ns 0.850ns 0.271ns 0.245ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[7\] 1 CLK PIN_A14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A14; Fanout = 5; CLK Node = 'abus_in\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.149 ns) 2.375 ns process_1~2 2 COMB LCCOMB_X32_Y28_N8 2 " "Info: 2: + IC(1.376 ns) + CELL(0.149 ns) = 2.375 ns; Loc. = LCCOMB_X32_Y28_N8; Fanout = 2; COMB Node = 'process_1~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { abus_in[7] process_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.906 ns Selector0~2 3 COMB LCCOMB_X32_Y28_N28 16 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.906 ns; Loc. = LCCOMB_X32_Y28_N28; Fanout = 16; COMB Node = 'Selector0~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { process_1~2 Selector0~2 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.275 ns) 4.030 ns Selector135~169 4 COMB LCCOMB_X32_Y24_N14 1 " "Info: 4: + IC(0.849 ns) + CELL(0.275 ns) = 4.030 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 1; COMB Node = 'Selector135~169'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { Selector0~2 Selector135~169 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.561 ns dbus_out\[1\]\$latch 5 REG LCCOMB_X32_Y24_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 4.561 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 1; REG Node = 'dbus_out\[1\]\$latch'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Selector135~169 dbus_out[1]$latch } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/Users/bruno/Documents/Engenharia de Computação/Sistemas Reconfiguráveis/tp3/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 39.99 % ) " "Info: Total cell delay = 1.824 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.737 ns ( 60.01 % ) " "Info: Total interconnect delay = 2.737 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { abus_in[7] process_1~2 Selector0~2 Selector135~169 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { abus_in[7] {} abus_in[7]~combout {} process_1~2 {} Selector0~2 {} Selector135~169 {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.376ns 0.256ns 0.849ns 0.256ns } { 0.000ns 0.850ns 0.149ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.557 ns" { abus_in[6] process_1~2 process_1~4 WideNor1~0 WideNor1~0clkctrl dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.557 ns" { abus_in[6] {} abus_in[6]~combout {} process_1~2 {} process_1~4 {} WideNor1~0 {} WideNor1~0clkctrl {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.364ns 0.254ns 0.476ns 1.148ns 1.361ns } { 0.000ns 0.850ns 0.271ns 0.245ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { abus_in[7] process_1~2 Selector0~2 Selector135~169 dbus_out[1]$latch } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { abus_in[7] {} abus_in[7]~combout {} process_1~2 {} Selector0~2 {} Selector135~169 {} dbus_out[1]$latch {} } { 0.000ns 0.000ns 1.376ns 0.256ns 0.849ns 0.256ns } { 0.000ns 0.850ns 0.149ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Peak virtual memory: 149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 16:46:32 2024 " "Info: Processing ended: Sun Nov 24 16:46:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
