============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 23 2022  03:08:05 pm
  Module:                 naive_delay
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (15146 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (R) delay[1]
          Clock: (R) aclk
       Endpoint: (R) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     454                  
             Slack:=   15146                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_7_1 
  output_delay             2000            chip.sdc_line_8     

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  delay[1]       -       -     R     (arrival)                   10  6.2     0     0    2000    (-,-) 
  g4319/Y        -       A->Y  F     INVx1_ASAP7_75t_R            9  5.9    41    21    2021    (-,-) 
  g4302__8757/Y  -       A->Y  R     NOR2xp33_ASAP7_75t_R        16 10.6   270   139    2160    (-,-) 
  g4076__2900/Y  -       A1->Y F     AOI221xp5_ASAP7_75t_R        1  0.8    73    63    2223    (-,-) 
  g4071__6877/Y  -       A1->Y R     AOI31xp33_ASAP7_75t_R        1  0.9    40    33    2256    (-,-) 
  g3979__8757/Y  -       B->Y  F     A2O1A1Ixp33_ASAP7_75t_R      1  0.8    32    18    2274    (-,-) 
  g3952__2683/Y  -       C->Y  R     OAI221xp5_ASAP7_75t_R        1  0.8    39    22    2295    (-,-) 
  g3949__4296/Y  -       C->Y  F     AOI321xp33_ASAP7_75t_R       1  0.8    33    21    2317    (-,-) 
  g3948__8780/Y  -       B2->Y R     OAI22xp5_ASAP7_75t_R         1 15.3   267   136    2453    (-,-) 
  out            -       -     R     (port)                       -    -     -     0    2454    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (17598 ps) Setup Check with Pin delayed_in_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) in
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=   19604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=   17598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  in                  -       -     F     (arrival)                     2  1.6     0     0    2000    (-,-) 
  g4314/Y             -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  delayed_in_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (19501 ps) Setup Check with Pin delayed_in_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[1]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[1]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[1]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4303/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 4: MET (19501 ps) Setup Check with Pin delayed_in_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[2]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[2]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[2]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4291/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 5: MET (19501 ps) Setup Check with Pin delayed_in_reg[4]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[3]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[3]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[3]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4289/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[4]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 6: MET (19501 ps) Setup Check with Pin delayed_in_reg[5]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[4]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[4]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[4]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4286/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[5]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 7: MET (19501 ps) Setup Check with Pin delayed_in_reg[6]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[5]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[5]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[5]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4283/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[6]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 8: MET (19501 ps) Setup Check with Pin delayed_in_reg[8]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[7]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[8]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[7]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[7]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4277/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[8]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 9: MET (19501 ps) Setup Check with Pin delayed_in_reg[9]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[8]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[9]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[8]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[8]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4275/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[9]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 10: MET (19501 ps) Setup Check with Pin delayed_in_reg[10]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[9]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[10]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#---------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  delayed_in_reg[9]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[9]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4273/Y               -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[10]/D  -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 11: MET (19501 ps) Setup Check with Pin delayed_in_reg[11]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[10]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[11]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[10]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[10]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4270/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[11]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (19501 ps) Setup Check with Pin delayed_in_reg[12]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[11]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[12]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[11]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[11]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4267/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[12]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (19501 ps) Setup Check with Pin delayed_in_reg[16]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[15]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[16]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[15]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[15]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4256/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[16]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 14: MET (19501 ps) Setup Check with Pin delayed_in_reg[17]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[16]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[17]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[16]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[16]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4254/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[17]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (19501 ps) Setup Check with Pin delayed_in_reg[18]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[17]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[18]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[17]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[17]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4252/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[18]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (19501 ps) Setup Check with Pin delayed_in_reg[19]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[18]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[19]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[18]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[18]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4249/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[19]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (19501 ps) Setup Check with Pin delayed_in_reg[20]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[19]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[20]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[19]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[19]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4247/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[20]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 18: MET (19501 ps) Setup Check with Pin delayed_in_reg[24]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[23]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[24]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[23]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[23]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4235/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[24]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 19: MET (19501 ps) Setup Check with Pin delayed_in_reg[25]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[24]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[25]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[24]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[24]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4233/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[25]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 20: MET (19501 ps) Setup Check with Pin delayed_in_reg[26]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[25]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[26]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[25]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[25]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4231/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[26]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 21: MET (19501 ps) Setup Check with Pin delayed_in_reg[27]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[26]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[27]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[26]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[26]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4228/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[27]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 22: MET (19501 ps) Setup Check with Pin delayed_in_reg[28]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[27]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[28]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[27]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[27]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4226/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[28]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 23: MET (19501 ps) Setup Check with Pin delayed_in_reg[32]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[31]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[32]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[31]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[31]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4214/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[32]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 24: MET (19501 ps) Setup Check with Pin delayed_in_reg[33]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[32]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[33]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[32]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[32]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4212/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[33]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 25: MET (19501 ps) Setup Check with Pin delayed_in_reg[34]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[33]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[34]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[33]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[33]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4210/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[34]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 26: MET (19501 ps) Setup Check with Pin delayed_in_reg[36]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[35]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[36]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[35]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[35]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4205/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[36]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 27: MET (19501 ps) Setup Check with Pin delayed_in_reg[39]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[38]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[39]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[38]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[38]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4197/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[39]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 28: MET (19501 ps) Setup Check with Pin delayed_in_reg[40]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[39]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[40]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[39]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[39]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4194/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[40]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 29: MET (19501 ps) Setup Check with Pin delayed_in_reg[41]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[40]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[41]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[40]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[40]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4191/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[41]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 30: MET (19501 ps) Setup Check with Pin delayed_in_reg[42]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[41]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[42]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[41]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[41]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4188/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[42]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 31: MET (19501 ps) Setup Check with Pin delayed_in_reg[43]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[42]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[43]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[42]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[42]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4186/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[43]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 32: MET (19501 ps) Setup Check with Pin delayed_in_reg[44]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[43]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[44]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[43]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[43]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4182/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[44]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 33: MET (19501 ps) Setup Check with Pin delayed_in_reg[45]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[44]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[45]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[44]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[44]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4180/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[45]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 34: MET (19501 ps) Setup Check with Pin delayed_in_reg[46]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[45]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[46]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[45]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[45]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4177/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[46]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 35: MET (19501 ps) Setup Check with Pin delayed_in_reg[47]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[46]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[47]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[46]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[46]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4175/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[47]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 36: MET (19501 ps) Setup Check with Pin delayed_in_reg[48]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[47]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[48]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[47]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[47]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4172/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[48]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 37: MET (19501 ps) Setup Check with Pin delayed_in_reg[49]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[48]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[49]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[48]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[48]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4170/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[49]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 38: MET (19501 ps) Setup Check with Pin delayed_in_reg[50]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[49]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[50]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[49]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[49]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4167/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[50]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 39: MET (19501 ps) Setup Check with Pin delayed_in_reg[51]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[50]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[51]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[50]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[50]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4165/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[51]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 40: MET (19501 ps) Setup Check with Pin delayed_in_reg[52]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[51]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[52]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[51]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[51]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4161/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[52]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 41: MET (19501 ps) Setup Check with Pin delayed_in_reg[53]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[52]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[53]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[52]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[52]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4159/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[53]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 42: MET (19501 ps) Setup Check with Pin delayed_in_reg[54]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[53]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[54]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[53]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[53]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4157/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[54]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 43: MET (19501 ps) Setup Check with Pin delayed_in_reg[55]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[54]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[55]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[54]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[54]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4154/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[55]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 44: MET (19501 ps) Setup Check with Pin delayed_in_reg[56]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[55]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[56]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[55]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[55]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4151/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[56]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 45: MET (19501 ps) Setup Check with Pin delayed_in_reg[57]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[56]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[57]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[56]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[56]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4148/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[57]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 46: MET (19501 ps) Setup Check with Pin delayed_in_reg[58]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[57]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[58]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[57]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[57]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4145/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[58]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 47: MET (19501 ps) Setup Check with Pin delayed_in_reg[59]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[58]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[59]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[58]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[58]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4143/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[59]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 48: MET (19501 ps) Setup Check with Pin delayed_in_reg[60]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[59]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[60]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[59]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[59]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4139/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[60]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 49: MET (19501 ps) Setup Check with Pin delayed_in_reg[61]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[60]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[61]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[60]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[60]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4137/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[61]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 50: MET (19501 ps) Setup Check with Pin delayed_in_reg[62]/CLK->D
          Group: aclk
     Startpoint: (R) delayed_in_reg[61]/CLK
          Clock: (R) aclk
       Endpoint: (R) delayed_in_reg[62]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=   19501                  

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  delayed_in_reg[61]/CLK -       -       R     (arrival)                   127    -   150     -       0    (-,-) 
  delayed_in_reg[61]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      2  1.4    26    86      86    (-,-) 
  g4133/Y                -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    19    16     102    (-,-) 
  delayed_in_reg[62]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     102    (-,-) 
#----------------------------------------------------------------------------------------------------------------

