<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
time_elapsed: 0.010s
ram usage: 10452 KB
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-4" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:4</a>: Warning: Identifier `\A.i&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-5" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:5</a>: Warning: Identifier `\B.o&#39; is implicitly declared.
Generating RTLIL representation for module `\A&#39;.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-14" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:14</a>: Warning: Identifier `\B.x&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-16" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:16</a>: Warning: Identifier `\B.y&#39; is implicitly declared.
Generating RTLIL representation for module `\B&#39;.
<a href="../../../../third_party/tools/yosys/tests/sva/extnets.sv.html#l-21" target="file-frame">third_party/tools/yosys/tests/sva/extnets.sv:21</a>: Warning: Identifier `\A.y&#39; is implicitly declared.
Successfully finished Verilog frontend.

</pre>
</body>