Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jul 15 04:38:02 2024
| Host         : DESKTOP-HU93AE5 running 64-bit major release  (build 9200)
| Command      : report_timing -sort_by group -setup -hold -file toplevel_gen_preroute.twr
| Design       : toplevel_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.807ns  (arrival time - required time)
  Source:                 Eth_gmii_to_rmii/cOutRxdInt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiRxClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EthRmiiRxClk rise@0.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.418ns (56.848%)  route 0.317ns (43.152%))
  Logic Levels:           0  
  Clock Path Skew:        5.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.016ns
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.396     3.776    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.867 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       1.646     5.513    EthRmiiRefClk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  Eth_gmii_to_rmii/cOutRxdInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.418     5.931 r  Eth_gmii_to_rmii/cOutRxdInt_reg[3]/Q
                         net (fo=1, estimated)        0.317     6.249    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD[3]
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRxClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       1.823     5.897    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.456     6.353 r  Eth_gmii_to_rmii/cRxClk_reg/Q
                         net (fo=7, estimated)        2.728     9.081    Eth_gmii_to_rmii/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.182 r  Eth_gmii_to_rmii/RxClk_bufg/O
                         net (fo=11, estimated)       1.834    11.016    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_CLK
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.206    10.809    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.246    11.055    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.055    
                         arrival time                           6.249    
  -------------------------------------------------------------------
                         slack                                 -4.807    

Slack (VIOLATED) :        -4.275ns  (arrival time - required time)
  Source:                 Eth_gmii_to_rmii/cMacCrsInt_reg/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiTxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiTxClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EthRmiiTxClk rise@0.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.467ns (39.245%)  route 0.723ns (60.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.903ns
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.396     3.776    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.867 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       1.633     5.500    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  Eth_gmii_to_rmii/cMacCrsInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.367     5.867 r  Eth_gmii_to_rmii/cMacCrsInt_reg/Q
                         net (fo=3, estimated)        0.723     6.590    Eth_gmii_to_rmii/cMacCrsInt
    SLICE_X45Y116        LUT2 (Prop_lut2_I0_O)        0.100     6.690 r  nirioSystemTopRoboRio_i_i_1/O
                         net (fo=1, routed)           0.000     6.690    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_COL
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiTxClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       1.823     5.897    EthRmiiRefClk_IBUF_BUFG
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.456     6.353 r  Eth_gmii_to_rmii/cTxClk_reg/Q
                         net (fo=2, estimated)        2.614     8.967    Eth_gmii_to_rmii/cTxClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     9.068 r  Eth_gmii_to_rmii/TxClk_bufg/O
                         net (fo=13, estimated)       1.835    10.903    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_TX_CLK
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.206    10.696    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.269    10.965    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                        -10.965    
                         arrival time                           6.690    
  -------------------------------------------------------------------
                         slack                                 -4.275    

Slack (VIOLATED) :        -1.136ns  (arrival time - required time)
  Source:                 EthRmiiRxd[1]
                            (input port clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Eth_gmii_to_rmii/cRxd1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             EthRmiiRefClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EthRmiiRefClk rise@0.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.399ns (52.433%)  route 1.269ns (47.567%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.660ns
  Clock Path Skew:        6.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.660     2.660    
    H20                                               0.000     2.660 r  EthRmiiRxd[1] (IN)
                         net (fo=0)                   0.000     2.660    EthRmiiRxd[1]
    H20                  IBUF (Prop_ibuf_I_O)         1.399     4.059 r  EthRmiiRxd_IBUF[1]_inst/O
                         net (fo=1, estimated)        1.269     5.328    EthRmiiRxd_IBUF[1]
    SLICE_X98Y115        FDRE                                         r  Eth_gmii_to_rmii/cRxd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       1.969     6.043    EthRmiiRefClk_IBUF_BUFG
    SLICE_X98Y115        FDRE                                         r  Eth_gmii_to_rmii/cRxd1_reg[1]/C
                         clock pessimism              0.000     6.043    
                         clock uncertainty            0.179     6.221    
    SLICE_X98Y115        FDRE (Hold_fdre_C_D)         0.243     6.464    Eth_gmii_to_rmii/cRxd1_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.464    
                         arrival time                           5.328    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -0.242ns  (arrival time - required time)
  Source:                 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bLinkStorageRamWtDataDly_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             nirioShiftClk40by180x/Clk40Shifted
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nirioShiftClk40by180x/Clk40Shifted rise@12.495ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.188%)  route 0.238ns (62.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 14.950 - 12.495 ) 
    Source Clock Delay      (SCD):    1.879ns = ( 14.374 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243    12.738 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.063    13.801    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.827 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.640    14.467    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.462    13.005 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.796    13.801    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.827 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     0.547    14.374    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/AxiMasterClk
    SLICE_X49Y68         FDCE                                         r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bLinkStorageRamWtDataDly_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141    14.515 r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bLinkStorageRamWtDataDly_reg[9]/Q
                         net (fo=1, estimated)        0.238    14.753    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/LinkStorageRam.bLinkStorageRamWtDataDly_reg[63][9]
    RAMB36_X3Y13         RAMB36E1                                     r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431    12.926 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.119    14.045    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    14.074 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.908    14.982    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    13.205 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.838    14.044    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.073 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     0.877    14.950    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/AxiMasterClk
    RAMB36_X3Y13         RAMB36E1                                     r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/CLKARDCLK
                         clock pessimism             -0.251    14.699    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296    14.995    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0
  -------------------------------------------------------------------
                         required time                        -14.995    
                         arrival time                          14.753    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             PsUartClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PsUartClk rise@0.000ns - PsUartClk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.512%)  route 0.204ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, estimated)        0.503     0.503    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.529 r  SerialClk_bufg/O
                         net (fo=2457, estimated)     0.632     1.161    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.325 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, estimated)        0.204     1.529    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/Data_i2c[7]
    SLICE_X46Y109        SRL16E                                       r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, estimated)        0.529     0.529    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  SerialClk_bufg/O
                         net (fo=2457, estimated)     0.908     1.466    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/s_axi_aclk
    SLICE_X46Y109        SRL16E                                       r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.037     1.429    
    SLICE_X46Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.612    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[11].DFlopx/GenClr.ClearFDCPEx/C
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            window/theVI/dataInB_ctl_1/PlainControl.PlainControl/cQ_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             Clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk40 rise@0.000ns - Clk40 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.063     1.306    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.332 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.638     1.970    Clk40ThruBuf
    SLICE_X49Y101        FDCE                                         r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[11].DFlopx/GenClr.ClearFDCPEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     2.111 r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[11].DFlopx/GenClr.ClearFDCPEx/Q
                         net (fo=3, estimated)        0.212     2.323    window/theVI/res00000044_wi[9]
    SLICE_X51Y102        FDCE                                         r  window/theVI/dataInB_ctl_1/PlainControl.PlainControl/cQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.119     1.550    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.579 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.906     2.485    Clk40ThruBuf
    SLICE_X51Y102        FDCE                                         r  window/theVI/dataInB_ctl_1/PlainControl.PlainControl/cQ_reg[7]/C
                         clock pessimism             -0.255     2.230    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.078     2.308    window/theVI/dataInB_ctl_1/PlainControl.PlainControl/cQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/C
                            (rising edge-triggered cell FDPE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/CLR
                            (removal check against rising-edge clock nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (nirioShiftClk40by180x/Clk40Shifted rise@12.495ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.514%)  route 0.150ns (51.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 15.007 - 12.495 ) 
    Source Clock Delay      (SCD):    1.994ns = ( 14.489 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243    12.738 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.063    13.801    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.827 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.640    14.467    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.462    13.005 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.796    13.801    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.827 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     0.662    14.489    AxiSlaveClk
    SLICE_X61Y101        FDPE                                         r  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDPE (Prop_fdpe_C_Q)         0.141    14.630 f  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/Q
                         net (fo=4, estimated)        0.150    14.779    window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/iIResetFast
    SLICE_X62Y101        FDCE                                         f  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431    12.926 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.119    14.045    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    14.074 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.908    14.982    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    13.205 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.838    14.044    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.073 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     0.934    15.007    AxiSlaveClk
    SLICE_X62Y101        FDCE                                         r  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/C
                         clock pessimism             -0.502    14.505    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067    14.438    window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx
  -------------------------------------------------------------------
                         required time                        -14.438    
                         arrival time                          14.779    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            aAiSpiMosi
                            (output port clocked by ToplevelClkVirt  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             ToplevelClkVirt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ToplevelClkVirt rise@0.000ns - Clk40 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 1.005ns (59.071%)  route 0.696ns (40.929%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        1.063     1.306    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.332 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      0.711     2.043    Clk40ThruBuf
    SLICE_X109Y117       FDPE                                         r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDPE (Prop_fdpe_C_Q)         0.128     2.171 r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/Q
                         net (fo=8, estimated)        0.696     2.867    aAoMxpLdac_TRI
    G18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.744 r  aAiSpiMosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.744    aAiSpiMosi
    G18                                                               r  aAiSpiMosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ToplevelClkVirt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.127     0.127    
                         output delay                 2.500     2.627    
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cTxdInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EthRmiiTxd[0]
                            (output port clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             EthRmiiRefClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (EthRmiiRefClk rise@20.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 3.752ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       2.449     6.523    EthRmiiRefClk_IBUF_BUFG
    OLOGIC_X1Y110        FDRE                                         r  Eth_gmii_to_rmii/cTxdInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y110        FDRE (Prop_fdre_C_Q)         0.472     6.995 r  Eth_gmii_to_rmii/cTxdInt_reg[0]/Q
                         net (fo=1, estimated)        0.000     6.995    EthRmiiTxd_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.280    10.275 r  EthRmiiTxd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.275    EthRmiiTxd[0]
    K14                                                               r  EthRmiiTxd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.179    19.821    
                         output delay                -8.000    11.821    
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAiResourcex/AiInDiagram.MyRioAiResourceCorex/MyRioAiSpiMasterx/GenLowCost.LowCostSpiMaster/cMosiShiftRegister_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            aAiSpiMosi
                            (output port clocked by ToplevelClkVirt  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             ToplevelClkVirt
  Path Type:              Max at Slow Process Corner
  Requirement:            24.990ns  (ToplevelClkVirt rise@24.990ns - Clk40 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 4.528ns (70.199%)  route 1.922ns (29.801%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.990ns
  Clock Path Skew:        -6.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.990 - 24.990 ) 
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        2.522     3.997    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.098 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      2.039     6.137    Clk40ThruBuf
    SLICE_X113Y123       FDCE                                         r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAiResourcex/AiInDiagram.MyRioAiResourceCorex/MyRioAiSpiMasterx/GenLowCost.LowCostSpiMaster/cMosiShiftRegister_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     6.556 r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAiResourcex/AiInDiagram.MyRioAiResourceCorex/MyRioAiSpiMasterx/GenLowCost.LowCostSpiMaster/cMosiShiftRegister_reg[15]/Q
                         net (fo=1, estimated)        1.922     8.478    aAiSpiMosi_OBUF
    G18                  OBUFT (Prop_obuft_I_O)       4.109    12.586 r  aAiSpiMosi_OBUFT_inst/O
                         net (fo=0)                   0.000    12.586    aAiSpiMosi
    G18                                                               r  aAiSpiMosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ToplevelClkVirt rise edge)
                                                     24.990    24.990 r  
                         ideal clock network latency
                                                      0.000    24.990    
                         clock pessimism              0.000    24.990    
                         clock uncertainty           -0.127    24.863    
                         output delay                -9.990    14.873    
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_id_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             PsUartClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (PsUartClk rise@17.000ns - PsUartClk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 2.120ns (25.377%)  route 6.234ns (74.623%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 19.907 - 17.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, estimated)        1.193     1.193    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SerialClk_bufg/O
                         net (fo=2457, estimated)     1.929     3.223    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[11])
                                                      1.470     4.693 f  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/MAXIGP1AWID[11]
                         net (fo=6, estimated)        1.218     5.911    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/p_1_in48_in
    SLICE_X26Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.035 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/M_AXI_GP1_AWID[1]_INST_0/O
                         net (fo=17, estimated)       1.231     7.266    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/s_axi_awid[1]
    SLICE_X26Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.390 f  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5/O
                         net (fo=1, estimated)        0.733     8.123    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5
    SLICE_X26Y126        LUT5 (Prop_lut5_I0_O)        0.124     8.247 f  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/gen_multi_thread.gen_thread_loop[5].active_target[41]_i_3/O
                         net (fo=6, estimated)        1.207     9.454    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_3
    SLICE_X32Y126        LUT6 (Prop_lut6_I0_O)        0.124     9.578 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3__0/O
                         net (fo=32, estimated)       1.316    10.894    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3__0
    SLICE_X28Y129        LUT5 (Prop_lut5_I1_O)        0.154    11.048 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=12, estimated)       0.529    11.577    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1
    SLICE_X27Y128        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_id_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PsUartClk rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, estimated)        1.133    18.133    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.224 r  SerialClk_bufg/O
                         net (fo=2457, estimated)     1.683    19.907    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/aclk
    SLICE_X27Y128        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_id_reg[42]/C
                         clock pessimism              0.201    20.108    
                         clock uncertainty           -0.257    19.851    
    SLICE_X27Y128        FDRE (Setup_fdre_C_CE)      -0.408    19.443    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_crossbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_id_reg[42]
  -------------------------------------------------------------------
                         required time                         19.443    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             nirioShiftClk40by180x/Clk40Shifted
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.990ns  (nirioShiftClk40by180x/Clk40Shifted rise@37.485ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        16.158ns  (logic 5.307ns (32.844%)  route 10.851ns (67.156%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=1 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 43.074 - 37.485 ) 
    Source Clock Delay      (SCD):    5.926ns = ( 18.421 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475    13.970 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        2.522    16.492    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    16.593 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      1.876    18.469    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.867    14.602 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.889    16.491    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.592 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     1.829    18.421    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/AxiSlaveClk
    SLICE_X46Y121        FDCE                                         r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDCE (Prop_fdce_C_Q)         0.518    18.939 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/Q
                         net (fo=54, estimated)       1.204    20.143    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/n_0_cCount_reg[3]
    SLICE_X45Y118        LUT6 (Prop_lut6_I0_O)        0.124    20.267 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/RAM_gen[15].RAM32Mx_i_153/O
                         net (fo=1, estimated)        0.475    20.742    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/n_0_RAM_gen[15].RAM32Mx_i_153
    SLICE_X46Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.262 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/RAM_gen[15].RAM32Mx_i_130/CO[3]
                         net (fo=1, estimated)        0.000    21.262    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/n_0_RAM_gen[15].RAM32Mx_i_130
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.491 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/RAM_gen[15].RAM32Mx_i_94/CO[2]
                         net (fo=3, estimated)        0.331    21.822    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/I5[0]
    SLICE_X48Y119        LUT6 (Prop_lut6_I5_O)        0.310    22.132 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_97/O
                         net (fo=1, estimated)        0.847    22.979    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_RAM_gen[15].RAM32Mx_i_97
    SLICE_X49Y119        LUT5 (Prop_lut5_I0_O)        0.152    23.131 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_60/O
                         net (fo=1, estimated)        0.439    23.570    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_RAM_gen[15].RAM32Mx_i_60
    SLICE_X50Y119        LUT6 (Prop_lut6_I2_O)        0.326    23.896 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_16/O
                         net (fo=32, estimated)       1.506    25.402    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[11].RAM32Mx/ADDRC1
    SLICE_X58Y127        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153    25.555 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[11].RAM32Mx/RAMC/O
                         net (fo=9, estimated)        1.336    26.891    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/O13[54]
    SLICE_X64Y119        LUT3 (Prop_lut3_I1_O)        0.359    27.250 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_44/O
                         net (fo=1, estimated)        0.838    28.088    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/nirioCompactSha256Datapathx/nirioCompactSha256DatapathHashALUx/smallSig0[4]
    SLICE_X64Y118        LUT6 (Prop_lut6_I4_O)        0.326    28.414 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_31/O
                         net (fo=2, estimated)        0.443    28.857    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/nirioCompactSha256Datapathx/p_2_in[4]
    SLICE_X64Y118        LUT6 (Prop_lut6_I0_O)        0.124    28.981 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_17/O
                         net (fo=2, estimated)        0.716    29.697    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_17
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.124    29.821 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_4/O
                         net (fo=2, estimated)        0.461    30.282    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_4
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.406 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_8/O
                         net (fo=1, routed)           0.000    30.406    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_8
    SLICE_X64Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.956 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    30.956    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[7]_i_1
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.070 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    31.070    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[11]_i_1
    SLICE_X64Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.184 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.009    31.193    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[15]_i_1
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.307 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    31.307    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[19]_i_1
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    31.421    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[23]_i_1
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.677 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[27]_i_1/O[2]
                         net (fo=2, estimated)        0.825    32.502    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/D[26]
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.330    32.832 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx_i_6/O
                         net (fo=1, estimated)        0.704    33.536    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cDatapathOut[26]
    SLICE_X53Y128        LUT6 (Prop_lut6_I0_O)        0.326    33.862 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx_i_2/O
                         net (fo=4, estimated)        0.717    34.579    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/DIA0
    SLICE_X58Y128        RAMD32                                       r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     37.485    37.485 r  
    K17                                               0.000    37.485 r  Clk40 (IN)
                         net (fo=0)                   0.000    37.485    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.404    38.889 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        2.396    41.285    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.376 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      1.697    43.073    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.584    39.490 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.795    41.284    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.375 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     1.699    43.074    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/WCLK
    SLICE_X58Y128        RAMD32                                       r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/CLK
                         clock pessimism              0.238    43.312    
                         clock uncertainty           -0.121    43.191    
    SLICE_X58Y128        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.672    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA
  -------------------------------------------------------------------
                         required time                         42.672    
                         arrival time                         -34.579    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             Clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.374ns  (MaxDelay Path 12.374ns)
  Data Path Delay:        1.334ns  (logic 0.478ns (35.832%)  route 0.856ns (64.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.374ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_ms_reg/Q
                         net (fo=1, estimated)        0.856     1.334    window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_ms
    SLICE_X62Y105        FDRE                                         r  window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.374    12.374    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)       -0.227    12.147    window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFromClk2_reg
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 Com1RS232UART/NiUartx/cSerOut_reg/C
                            (rising edge-triggered cell FDPE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            aCom1Tx_n
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.553ns  (logic 4.553ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, estimated)        1.193     1.193    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SerialClk_bufg/O
                         net (fo=2457, estimated)     2.250     3.544    M_AXI_GP1_ACLK
    OLOGIC_X1Y83         FDPE                                         r  Com1RS232UART/NiUartx/cSerOut_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         FDPE (Prop_fdpe_C_Q)         0.472     4.016 r  Com1RS232UART/NiUartx/cSerOut_reg/Q
                         net (fo=1, estimated)        0.000     4.016    aCom1Tx_n_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         4.081     8.097 r  aCom1Tx_n_OBUF_inst/O
                         net (fo=0)                   0.000     8.097    aCom1Tx_n
    Y14                                                               r  aCom1Tx_n (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             20.834ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cPhyTxEnInt_reg/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiTxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiTxClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (EthRmiiTxClk rise@40.000ns - EthRmiiRefClk rise@20.000ns)
  Data Path Delay:        0.652ns  (logic 0.280ns (42.927%)  route 0.372ns (57.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 43.840 - 40.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 22.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    20.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406    20.406 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        1.119    21.525    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    21.554 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       0.903    22.457    EthRmiiRefClk_IBUF_BUFG
    SLICE_X45Y115        FDRE                                         r  Eth_gmii_to_rmii/cPhyTxEnInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.160    22.617 r  Eth_gmii_to_rmii/cPhyTxEnInt_reg/Q
                         net (fo=2, estimated)        0.372    22.990    Eth_gmii_to_rmii/cPhyTxEnInt_reg_n_0
    SLICE_X45Y116        LUT2 (Prop_lut2_I1_O)        0.120    23.110 r  nirioSystemTopRoboRio_i_i_2/O
                         net (fo=1, routed)           0.000    23.110    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiTxClk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    40.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219    40.219 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        1.063    41.282    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.308 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       0.630    41.938    EthRmiiRefClk_IBUF_BUFG
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.141    42.079 r  Eth_gmii_to_rmii/cTxClk_reg/Q
                         net (fo=2, estimated)        1.102    43.181    Eth_gmii_to_rmii/cTxClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    43.207 r  Eth_gmii_to_rmii/TxClk_bufg/O
                         net (fo=13, estimated)       0.633    43.840    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_TX_CLK
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/C
                         clock pessimism              0.247    44.086    
                         clock uncertainty           -0.179    43.908    
    SLICE_X45Y116        FDRE (Setup_fdre_C_D)        0.036    43.944    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         43.944    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                 20.834    

Slack (MET) :             20.859ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cPhyRxErInt_reg/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiRxClk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (EthRmiiRxClk rise@40.000ns - EthRmiiRefClk rise@20.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.106%)  route 0.412ns (66.894%))
  Logic Levels:           0  
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 43.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 22.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    20.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406    20.406 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        1.119    21.525    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    21.554 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       0.899    22.453    EthRmiiRefClk_IBUF_BUFG
    SLICE_X50Y115        FDRE                                         r  Eth_gmii_to_rmii/cPhyRxErInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.204    22.657 r  Eth_gmii_to_rmii/cPhyRxErInt_reg/Q
                         net (fo=1, estimated)        0.412    23.070    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_ER
    SLICE_X39Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRxClk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    40.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219    40.219 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, estimated)        1.063    41.282    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.308 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, estimated)       0.630    41.938    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.141    42.079 r  Eth_gmii_to_rmii/cRxClk_reg/Q
                         net (fo=7, estimated)        1.150    43.229    Eth_gmii_to_rmii/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    43.255 r  Eth_gmii_to_rmii/RxClk_bufg/O
                         net (fo=11, estimated)       0.633    43.888    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_CLK
    SLICE_X39Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_ER_i_reg/C
                         clock pessimism              0.247    44.134    
                         clock uncertainty           -0.179    43.956    
    SLICE_X39Y116        FDRE (Setup_fdre_C_D)       -0.027    43.929    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         43.929    
                         arrival time                         -23.070    
  -------------------------------------------------------------------
                         slack                                 20.859    

Slack (MET) :             20.870ns  (required time - arrival time)
  Source:                 InchwormWithAxiBimx/axsReset_reg/C
                            (rising edge-triggered cell FDPE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/sSlaveReadData_reg[Id][5]/CLR
                            (recovery check against rising-edge clock nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.990ns  (nirioShiftClk40by180x/Clk40Shifted rise@37.485ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        3.315ns  (logic 0.456ns (13.756%)  route 2.859ns (86.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 42.956 - 37.485 ) 
    Source Clock Delay      (SCD):    6.001ns = ( 18.496 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475    13.970 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        2.522    16.492    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    16.593 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      1.876    18.469    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.867    14.602 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.889    16.491    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.592 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     1.904    18.496    AxiSlaveClk
    SLICE_X59Y101        FDPE                                         r  InchwormWithAxiBimx/axsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDPE (Prop_fdpe_C_Q)         0.456    18.952 f  InchwormWithAxiBimx/axsReset_reg/Q
                         net (fo=391, estimated)      2.859    21.811    InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/axsReset
    SLICE_X16Y49         FDCE                                         f  InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/sSlaveReadData_reg[Id][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     37.485    37.485 r  
    K17                                               0.000    37.485 r  Clk40 (IN)
                         net (fo=0)                   0.000    37.485    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.404    38.889 r  Clk40_IBUF_inst/O
                         net (fo=1, estimated)        2.396    41.285    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.376 r  window/Clk40BufInst/O
                         net (fo=352, estimated)      1.697    43.073    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.584    39.490 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.795    41.284    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.375 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, estimated)     1.581    42.956    InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/AxiSlaveClk
    SLICE_X16Y49         FDCE                                         r  InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/sSlaveReadData_reg[Id][5]/C
                         clock pessimism              0.207    43.163    
                         clock uncertainty           -0.121    43.042    
    SLICE_X16Y49         FDCE (Recov_fdce_C_CLR)     -0.361    42.681    InchwormWithAxiBimx/LabviewAxiCompleterx/NiAxiCompleterx/sSlaveReadData_reg[Id][5]
  -------------------------------------------------------------------
                         required time                         42.681    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 20.870    




