# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do RS_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:19 on Oct 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rs
# -- Compiling architecture rs of rs
# End time: 17:30:19 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:30:19 on Oct 24,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rs_tb
# -- Compiling architecture tb of rs_tb
# ** Warning: C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:30:19 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  rs_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" rs_tb 
# Start time: 17:30:20 on Oct 24,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rs_tb(tb)
# Loading ieee.numeric_std(body)
# Loading work.rs(rs)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20 us
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 6500 ns  Iteration: 2  Instance: /rs_tb/u1
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 7500 ns  Iteration: 2  Instance: /rs_tb/u1
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 18 us  Iteration: 2  Instance: /rs_tb/u1
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 19 us  Iteration: 2  Instance: /rs_tb/u1
# End time: 17:35:23 on Oct 24,2019, Elapsed time: 0:05:03
# Errors: 0, Warnings: 4
