============================================================
   Tang Dynasty, V4.6.30127
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.6/bin/td.exe
   Built at =   15:41:01 Apr 16 2021
   Run by =     Admin
   Run Date =   Wed Jun 30 17:18:24 2021

   Run on =     MSI
============================================================
RUN-1002 : start command "open_project responder.al"
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.30127.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(53)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(54)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(55)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[0]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[1]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[2]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[3]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(48)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(70)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(70)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 679/18 useful/useless nets, 561/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 376 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 492/177 useful/useless nets, 374/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Gate Statistics
#Basic gates          257
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                145
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |161    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 29 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 507/3 useful/useless nets, 390/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 722/0 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 594/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 866/2 useful/useless nets, 749/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 166 (2.92), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 428 instances into 167 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 590/0 useful/useless nets, 474/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 48 adder to BLE ...
SYN-4008 : Packed 48 adder and 36 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 179/258 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   29   out of    188   15.43%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |271   |260   |149   |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 173 instances
RUN-1001 : 68 mslices, 69 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 171 instances, 137 slices, 7 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1343, tnet num: 403, tinst num: 171, tnode num: 1710, tedge num: 2251.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 403 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 204 clock pins, and constraint 367 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037623s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (166.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 97400.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 75249.7, overlap = 0
PHY-3002 : Step(2): len = 60996.8, overlap = 0
PHY-3002 : Step(3): len = 53044.8, overlap = 0
PHY-3002 : Step(4): len = 48315.1, overlap = 0
PHY-3002 : Step(5): len = 44353.2, overlap = 0
PHY-3002 : Step(6): len = 40829.9, overlap = 0
PHY-3002 : Step(7): len = 37627.5, overlap = 0
PHY-3002 : Step(8): len = 34652.4, overlap = 0
PHY-3002 : Step(9): len = 31674.9, overlap = 0
PHY-3002 : Step(10): len = 29589, overlap = 0
PHY-3002 : Step(11): len = 27774.4, overlap = 0
PHY-3002 : Step(12): len = 25712.9, overlap = 0
PHY-3002 : Step(13): len = 23935, overlap = 0
PHY-3002 : Step(14): len = 22732.2, overlap = 0
PHY-3002 : Step(15): len = 21703.3, overlap = 0
PHY-3002 : Step(16): len = 20271.6, overlap = 0
PHY-3002 : Step(17): len = 19256.4, overlap = 0
PHY-3002 : Step(18): len = 18660.7, overlap = 0
PHY-3002 : Step(19): len = 17972.9, overlap = 0
PHY-3002 : Step(20): len = 17413.6, overlap = 0
PHY-3002 : Step(21): len = 16523, overlap = 0
PHY-3002 : Step(22): len = 15561.4, overlap = 0
PHY-3002 : Step(23): len = 15378.8, overlap = 0
PHY-3002 : Step(24): len = 14995.4, overlap = 0
PHY-3002 : Step(25): len = 14622.7, overlap = 0
PHY-3002 : Step(26): len = 14017.7, overlap = 0
PHY-3002 : Step(27): len = 13755.6, overlap = 0
PHY-3002 : Step(28): len = 13347.7, overlap = 0
PHY-3002 : Step(29): len = 12699.7, overlap = 0
PHY-3002 : Step(30): len = 12447.9, overlap = 0
PHY-3002 : Step(31): len = 12241, overlap = 0
PHY-3002 : Step(32): len = 12241, overlap = 0
PHY-3002 : Step(33): len = 12123.9, overlap = 0
PHY-3002 : Step(34): len = 12123.9, overlap = 0
PHY-3002 : Step(35): len = 12023.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 11982.3, overlap = 0
PHY-3002 : Step(37): len = 11983.9, overlap = 0
PHY-3002 : Step(38): len = 11699.9, overlap = 0
PHY-3002 : Step(39): len = 11570.4, overlap = 0.5
PHY-3002 : Step(40): len = 11084.4, overlap = 1.5
PHY-3002 : Step(41): len = 10925.4, overlap = 1.75
PHY-3002 : Step(42): len = 10883.2, overlap = 2
PHY-3002 : Step(43): len = 10767.9, overlap = 2
PHY-3002 : Step(44): len = 10576.8, overlap = 2.75
PHY-3002 : Step(45): len = 10515.9, overlap = 3
PHY-3002 : Step(46): len = 10359.3, overlap = 3
PHY-3002 : Step(47): len = 10291.9, overlap = 3.25
PHY-3002 : Step(48): len = 10190.9, overlap = 3
PHY-3002 : Step(49): len = 10111.1, overlap = 3.5
PHY-3002 : Step(50): len = 10124.6, overlap = 3.5
PHY-3002 : Step(51): len = 9951.6, overlap = 3.5
PHY-3002 : Step(52): len = 9910, overlap = 3.5
PHY-3002 : Step(53): len = 9855.5, overlap = 3.5
PHY-3002 : Step(54): len = 9855.8, overlap = 3.25
PHY-3002 : Step(55): len = 9766.9, overlap = 2.25
PHY-3002 : Step(56): len = 9592.5, overlap = 2.25
PHY-3002 : Step(57): len = 9507.1, overlap = 2.25
PHY-3002 : Step(58): len = 9382.8, overlap = 2.25
PHY-3002 : Step(59): len = 9262.6, overlap = 1
PHY-3002 : Step(60): len = 9170, overlap = 0.25
PHY-3002 : Step(61): len = 8966.5, overlap = 0
PHY-3002 : Step(62): len = 8911.5, overlap = 0
PHY-3002 : Step(63): len = 8685.4, overlap = 0
PHY-3002 : Step(64): len = 8469.5, overlap = 0
PHY-3002 : Step(65): len = 8447.7, overlap = 0
PHY-3002 : Step(66): len = 8246.7, overlap = 0
PHY-3002 : Step(67): len = 8097.4, overlap = 0
PHY-3002 : Step(68): len = 8136.2, overlap = 0
PHY-3002 : Step(69): len = 7996.1, overlap = 0
PHY-3002 : Step(70): len = 7929.5, overlap = 0
PHY-3002 : Step(71): len = 7857.4, overlap = 0
PHY-3002 : Step(72): len = 7785.8, overlap = 0
PHY-3002 : Step(73): len = 7750.6, overlap = 0
PHY-3002 : Step(74): len = 7662.6, overlap = 0
PHY-3002 : Step(75): len = 7671.4, overlap = 0
PHY-3002 : Step(76): len = 7649.3, overlap = 0
PHY-3002 : Step(77): len = 7561.5, overlap = 0
PHY-3002 : Step(78): len = 7502, overlap = 0
PHY-3002 : Step(79): len = 7395.3, overlap = 0
PHY-3002 : Step(80): len = 7364.1, overlap = 0
PHY-3002 : Step(81): len = 7366.5, overlap = 0
PHY-3002 : Step(82): len = 7260.4, overlap = 0
PHY-3002 : Step(83): len = 7232.1, overlap = 0
PHY-3002 : Step(84): len = 7222.7, overlap = 0
PHY-3002 : Step(85): len = 7232.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000649878
PHY-3002 : Step(86): len = 7278.4, overlap = 6
PHY-3002 : Step(87): len = 7345.4, overlap = 5.75
PHY-3002 : Step(88): len = 7280.5, overlap = 2.5
PHY-3002 : Step(89): len = 7314.2, overlap = 2.75
PHY-3002 : Step(90): len = 7297.7, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00129976
PHY-3002 : Step(91): len = 7247.7, overlap = 2.75
PHY-3002 : Step(92): len = 7261, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00259951
PHY-3002 : Step(93): len = 7246.1, overlap = 2.25
PHY-3002 : Step(94): len = 7257.1, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.096216s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (211.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 10325.7, overlap = 0.5
PHY-3002 : Step(96): len = 9385.6, overlap = 0.75
PHY-3002 : Step(97): len = 8654.2, overlap = 3.25
PHY-3002 : Step(98): len = 7955.5, overlap = 4.5
PHY-3002 : Step(99): len = 7678.5, overlap = 7
PHY-3002 : Step(100): len = 7494.6, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00204544
PHY-3002 : Step(101): len = 7540, overlap = 6.75
PHY-3002 : Step(102): len = 7548.9, overlap = 6.75
PHY-3002 : Step(103): len = 7506.6, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00409088
PHY-3002 : Step(104): len = 7524.3, overlap = 6.5
PHY-3002 : Step(105): len = 7524.3, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007301s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9352.7, Over = 0
PHY-3001 : Final: Len = 9352.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 14056, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 14152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024160s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.3%)

RUN-1003 : finish command "place" in  4.171799s wall, 6.062500s user + 2.640625s system = 8.703125s CPU (208.6%)

RUN-1004 : used memory is 186 MB, reserved memory is 137 MB, peak memory is 202 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 157 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 120
PHY-1001 : Pin misalignment score is improved from 120 to 120
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 173 instances
RUN-1001 : 68 mslices, 69 lslices, 29 pads, 0 brams, 0 dsps
RUN-1001 : There are total 405 nets
RUN-1001 : 219 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 14056, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 14152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023375s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.7%)

PHY-1001 : End global routing;  0.094794s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 10328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.208351s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 10328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 29840, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.235176s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (252.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29840, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29872
PHY-1001 : End DR Iter 2; 0.007075s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (441.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.670485s wall, 5.734375s user + 0.390625s system = 6.125000s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.881526s wall, 5.953125s user + 0.390625s system = 6.343750s CPU (107.9%)

RUN-1004 : used memory is 280 MB, reserved memory is 235 MB, peak memory is 832 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    29
  #input                7
  #output              22
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   29   out of    188   15.43%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 173
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 405, pip num: 2567
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 8181 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.654216s wall, 5.437500s user + 0.031250s system = 5.468750s CPU (330.6%)

RUN-1004 : used memory is 283 MB, reserved memory is 240 MB, peak memory is 832 MB
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  15.968467s wall, 0.203125s user + 0.265625s system = 0.468750s CPU (2.9%)

RUN-1004 : used memory is 328 MB, reserved memory is 265 MB, peak memory is 832 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  16.162614s wall, 0.343750s user + 0.265625s system = 0.609375s CPU (3.8%)

RUN-1004 : used memory is 328 MB, reserved memory is 265 MB, peak memory is 832 MB
GUI-1001 : Download success!
