#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa1a7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa1a940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa0d2d0 .functor NOT 1, L_0xa67a60, C4<0>, C4<0>, C4<0>;
L_0xa67840 .functor XOR 2, L_0xa67700, L_0xa677a0, C4<00>, C4<00>;
L_0xa67950 .functor XOR 2, L_0xa67840, L_0xa678b0, C4<00>, C4<00>;
v0xa635d0_0 .net *"_ivl_10", 1 0, L_0xa678b0;  1 drivers
v0xa636d0_0 .net *"_ivl_12", 1 0, L_0xa67950;  1 drivers
v0xa637b0_0 .net *"_ivl_2", 1 0, L_0xa671a0;  1 drivers
v0xa63870_0 .net *"_ivl_4", 1 0, L_0xa67700;  1 drivers
v0xa63950_0 .net *"_ivl_6", 1 0, L_0xa677a0;  1 drivers
v0xa63a80_0 .net *"_ivl_8", 1 0, L_0xa67840;  1 drivers
v0xa63b60_0 .net "a", 0 0, v0xa608e0_0;  1 drivers
v0xa63c00_0 .net "b", 0 0, v0xa60980_0;  1 drivers
v0xa63ca0_0 .net "c", 0 0, v0xa60a20_0;  1 drivers
v0xa63d40_0 .var "clk", 0 0;
v0xa63de0_0 .net "d", 0 0, v0xa60b60_0;  1 drivers
v0xa63e80_0 .net "out_pos_dut", 0 0, L_0xa674e0;  1 drivers
v0xa63f20_0 .net "out_pos_ref", 0 0, L_0xa65450;  1 drivers
v0xa63fc0_0 .net "out_sop_dut", 0 0, L_0xa66550;  1 drivers
v0xa64060_0 .net "out_sop_ref", 0 0, L_0xa3b090;  1 drivers
v0xa64100_0 .var/2u "stats1", 223 0;
v0xa641a0_0 .var/2u "strobe", 0 0;
v0xa64240_0 .net "tb_match", 0 0, L_0xa67a60;  1 drivers
v0xa64310_0 .net "tb_mismatch", 0 0, L_0xa0d2d0;  1 drivers
v0xa643b0_0 .net "wavedrom_enable", 0 0, v0xa60e30_0;  1 drivers
v0xa64480_0 .net "wavedrom_title", 511 0, v0xa60ed0_0;  1 drivers
L_0xa671a0 .concat [ 1 1 0 0], L_0xa65450, L_0xa3b090;
L_0xa67700 .concat [ 1 1 0 0], L_0xa65450, L_0xa3b090;
L_0xa677a0 .concat [ 1 1 0 0], L_0xa674e0, L_0xa66550;
L_0xa678b0 .concat [ 1 1 0 0], L_0xa65450, L_0xa3b090;
L_0xa67a60 .cmp/eeq 2, L_0xa671a0, L_0xa67950;
S_0xa1aad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa1a940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa0d6b0 .functor AND 1, v0xa60a20_0, v0xa60b60_0, C4<1>, C4<1>;
L_0xa0da90 .functor NOT 1, v0xa608e0_0, C4<0>, C4<0>, C4<0>;
L_0xa0de70 .functor NOT 1, v0xa60980_0, C4<0>, C4<0>, C4<0>;
L_0xa0e0f0 .functor AND 1, L_0xa0da90, L_0xa0de70, C4<1>, C4<1>;
L_0xa25340 .functor AND 1, L_0xa0e0f0, v0xa60a20_0, C4<1>, C4<1>;
L_0xa3b090 .functor OR 1, L_0xa0d6b0, L_0xa25340, C4<0>, C4<0>;
L_0xa648d0 .functor NOT 1, v0xa60980_0, C4<0>, C4<0>, C4<0>;
L_0xa64940 .functor OR 1, L_0xa648d0, v0xa60b60_0, C4<0>, C4<0>;
L_0xa64a50 .functor AND 1, v0xa60a20_0, L_0xa64940, C4<1>, C4<1>;
L_0xa64b10 .functor NOT 1, v0xa608e0_0, C4<0>, C4<0>, C4<0>;
L_0xa64be0 .functor OR 1, L_0xa64b10, v0xa60980_0, C4<0>, C4<0>;
L_0xa64c50 .functor AND 1, L_0xa64a50, L_0xa64be0, C4<1>, C4<1>;
L_0xa64dd0 .functor NOT 1, v0xa60980_0, C4<0>, C4<0>, C4<0>;
L_0xa64e40 .functor OR 1, L_0xa64dd0, v0xa60b60_0, C4<0>, C4<0>;
L_0xa64d60 .functor AND 1, v0xa60a20_0, L_0xa64e40, C4<1>, C4<1>;
L_0xa64fd0 .functor NOT 1, v0xa608e0_0, C4<0>, C4<0>, C4<0>;
L_0xa650d0 .functor OR 1, L_0xa64fd0, v0xa60b60_0, C4<0>, C4<0>;
L_0xa65190 .functor AND 1, L_0xa64d60, L_0xa650d0, C4<1>, C4<1>;
L_0xa65340 .functor XNOR 1, L_0xa64c50, L_0xa65190, C4<0>, C4<0>;
v0xa0cc00_0 .net *"_ivl_0", 0 0, L_0xa0d6b0;  1 drivers
v0xa0d000_0 .net *"_ivl_12", 0 0, L_0xa648d0;  1 drivers
v0xa0d3e0_0 .net *"_ivl_14", 0 0, L_0xa64940;  1 drivers
v0xa0d7c0_0 .net *"_ivl_16", 0 0, L_0xa64a50;  1 drivers
v0xa0dba0_0 .net *"_ivl_18", 0 0, L_0xa64b10;  1 drivers
v0xa0df80_0 .net *"_ivl_2", 0 0, L_0xa0da90;  1 drivers
v0xa0e200_0 .net *"_ivl_20", 0 0, L_0xa64be0;  1 drivers
v0xa5ee50_0 .net *"_ivl_24", 0 0, L_0xa64dd0;  1 drivers
v0xa5ef30_0 .net *"_ivl_26", 0 0, L_0xa64e40;  1 drivers
v0xa5f010_0 .net *"_ivl_28", 0 0, L_0xa64d60;  1 drivers
v0xa5f0f0_0 .net *"_ivl_30", 0 0, L_0xa64fd0;  1 drivers
v0xa5f1d0_0 .net *"_ivl_32", 0 0, L_0xa650d0;  1 drivers
v0xa5f2b0_0 .net *"_ivl_36", 0 0, L_0xa65340;  1 drivers
L_0x7fca8db4c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa5f370_0 .net *"_ivl_38", 0 0, L_0x7fca8db4c018;  1 drivers
v0xa5f450_0 .net *"_ivl_4", 0 0, L_0xa0de70;  1 drivers
v0xa5f530_0 .net *"_ivl_6", 0 0, L_0xa0e0f0;  1 drivers
v0xa5f610_0 .net *"_ivl_8", 0 0, L_0xa25340;  1 drivers
v0xa5f6f0_0 .net "a", 0 0, v0xa608e0_0;  alias, 1 drivers
v0xa5f7b0_0 .net "b", 0 0, v0xa60980_0;  alias, 1 drivers
v0xa5f870_0 .net "c", 0 0, v0xa60a20_0;  alias, 1 drivers
v0xa5f930_0 .net "d", 0 0, v0xa60b60_0;  alias, 1 drivers
v0xa5f9f0_0 .net "out_pos", 0 0, L_0xa65450;  alias, 1 drivers
v0xa5fab0_0 .net "out_sop", 0 0, L_0xa3b090;  alias, 1 drivers
v0xa5fb70_0 .net "pos0", 0 0, L_0xa64c50;  1 drivers
v0xa5fc30_0 .net "pos1", 0 0, L_0xa65190;  1 drivers
L_0xa65450 .functor MUXZ 1, L_0x7fca8db4c018, L_0xa64c50, L_0xa65340, C4<>;
S_0xa5fdb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa1a940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa608e0_0 .var "a", 0 0;
v0xa60980_0 .var "b", 0 0;
v0xa60a20_0 .var "c", 0 0;
v0xa60ac0_0 .net "clk", 0 0, v0xa63d40_0;  1 drivers
v0xa60b60_0 .var "d", 0 0;
v0xa60c50_0 .var/2u "fail", 0 0;
v0xa60cf0_0 .var/2u "fail1", 0 0;
v0xa60d90_0 .net "tb_match", 0 0, L_0xa67a60;  alias, 1 drivers
v0xa60e30_0 .var "wavedrom_enable", 0 0;
v0xa60ed0_0 .var "wavedrom_title", 511 0;
E_0xa19120/0 .event negedge, v0xa60ac0_0;
E_0xa19120/1 .event posedge, v0xa60ac0_0;
E_0xa19120 .event/or E_0xa19120/0, E_0xa19120/1;
S_0xa600e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa5fdb0;
 .timescale -12 -12;
v0xa60320_0 .var/2s "i", 31 0;
E_0xa18fc0 .event posedge, v0xa60ac0_0;
S_0xa60420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa5fdb0;
 .timescale -12 -12;
v0xa60620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa60700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa5fdb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa610b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa1a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa65600 .functor AND 1, v0xa608e0_0, v0xa60980_0, C4<1>, C4<1>;
L_0xa657a0 .functor AND 1, L_0xa65600, v0xa60a20_0, C4<1>, C4<1>;
L_0xa65b40 .functor AND 1, L_0xa657a0, L_0xa65990, C4<1>, C4<1>;
L_0xa65e00 .functor AND 1, L_0xa65c50, v0xa60980_0, C4<1>, C4<1>;
L_0xa65f90 .functor AND 1, L_0xa65e00, L_0xa65ef0, C4<1>, C4<1>;
L_0xa660a0 .functor AND 1, L_0xa65f90, v0xa60b60_0, C4<1>, C4<1>;
L_0xa661a0 .functor OR 1, L_0xa65b40, L_0xa660a0, C4<0>, C4<0>;
L_0xa662b0 .functor AND 1, v0xa608e0_0, v0xa60980_0, C4<1>, C4<1>;
L_0xa66370 .functor AND 1, L_0xa662b0, v0xa60a20_0, C4<1>, C4<1>;
L_0xa66430 .functor AND 1, L_0xa66370, v0xa60b60_0, C4<1>, C4<1>;
L_0xa66550 .functor OR 1, L_0xa661a0, L_0xa66430, C4<0>, C4<0>;
L_0xa66700 .functor OR 1, L_0xa66660, v0xa60980_0, C4<0>, C4<0>;
L_0xa668d0 .functor OR 1, L_0xa66700, L_0xa66830, C4<0>, C4<0>;
L_0xa669e0 .functor OR 1, L_0xa668d0, v0xa60b60_0, C4<0>, C4<0>;
L_0xa667c0 .functor OR 1, v0xa608e0_0, L_0xa66b20, C4<0>, C4<0>;
L_0xa66cf0 .functor OR 1, L_0xa667c0, L_0xa66c50, C4<0>, C4<0>;
L_0xa66f80 .functor OR 1, L_0xa66cf0, L_0xa66e90, C4<0>, C4<0>;
L_0xa67090 .functor AND 1, L_0xa669e0, L_0xa66f80, C4<1>, C4<1>;
L_0xa67240 .functor OR 1, v0xa608e0_0, v0xa60980_0, C4<0>, C4<0>;
L_0xa672b0 .functor OR 1, L_0xa67240, v0xa60a20_0, C4<0>, C4<0>;
L_0xa67420 .functor OR 1, L_0xa672b0, v0xa60b60_0, C4<0>, C4<0>;
L_0xa674e0 .functor AND 1, L_0xa67090, L_0xa67420, C4<1>, C4<1>;
v0xa61270_0 .net *"_ivl_0", 0 0, L_0xa65600;  1 drivers
v0xa61350_0 .net *"_ivl_10", 0 0, L_0xa65e00;  1 drivers
v0xa61430_0 .net *"_ivl_13", 0 0, L_0xa65ef0;  1 drivers
v0xa61500_0 .net *"_ivl_14", 0 0, L_0xa65f90;  1 drivers
v0xa615e0_0 .net *"_ivl_16", 0 0, L_0xa660a0;  1 drivers
v0xa61710_0 .net *"_ivl_18", 0 0, L_0xa661a0;  1 drivers
v0xa617f0_0 .net *"_ivl_2", 0 0, L_0xa657a0;  1 drivers
v0xa618d0_0 .net *"_ivl_20", 0 0, L_0xa662b0;  1 drivers
v0xa619b0_0 .net *"_ivl_22", 0 0, L_0xa66370;  1 drivers
v0xa61b20_0 .net *"_ivl_24", 0 0, L_0xa66430;  1 drivers
v0xa61c00_0 .net *"_ivl_29", 0 0, L_0xa66660;  1 drivers
v0xa61cc0_0 .net *"_ivl_30", 0 0, L_0xa66700;  1 drivers
v0xa61da0_0 .net *"_ivl_33", 0 0, L_0xa66830;  1 drivers
v0xa61e60_0 .net *"_ivl_34", 0 0, L_0xa668d0;  1 drivers
v0xa61f40_0 .net *"_ivl_36", 0 0, L_0xa669e0;  1 drivers
v0xa62020_0 .net *"_ivl_39", 0 0, L_0xa66b20;  1 drivers
v0xa620e0_0 .net *"_ivl_40", 0 0, L_0xa667c0;  1 drivers
v0xa622d0_0 .net *"_ivl_43", 0 0, L_0xa66c50;  1 drivers
v0xa62390_0 .net *"_ivl_44", 0 0, L_0xa66cf0;  1 drivers
v0xa62470_0 .net *"_ivl_47", 0 0, L_0xa66e90;  1 drivers
v0xa62530_0 .net *"_ivl_48", 0 0, L_0xa66f80;  1 drivers
v0xa62610_0 .net *"_ivl_5", 0 0, L_0xa65990;  1 drivers
v0xa626d0_0 .net *"_ivl_50", 0 0, L_0xa67090;  1 drivers
v0xa627b0_0 .net *"_ivl_52", 0 0, L_0xa67240;  1 drivers
v0xa62890_0 .net *"_ivl_54", 0 0, L_0xa672b0;  1 drivers
v0xa62970_0 .net *"_ivl_56", 0 0, L_0xa67420;  1 drivers
v0xa62a50_0 .net *"_ivl_6", 0 0, L_0xa65b40;  1 drivers
v0xa62b30_0 .net *"_ivl_9", 0 0, L_0xa65c50;  1 drivers
v0xa62bf0_0 .net "a", 0 0, v0xa608e0_0;  alias, 1 drivers
v0xa62c90_0 .net "b", 0 0, v0xa60980_0;  alias, 1 drivers
v0xa62d80_0 .net "c", 0 0, v0xa60a20_0;  alias, 1 drivers
v0xa62e70_0 .net "d", 0 0, v0xa60b60_0;  alias, 1 drivers
v0xa62f60_0 .net "out_pos", 0 0, L_0xa674e0;  alias, 1 drivers
v0xa63230_0 .net "out_sop", 0 0, L_0xa66550;  alias, 1 drivers
L_0xa65990 .reduce/nor v0xa60b60_0;
L_0xa65c50 .reduce/nor v0xa608e0_0;
L_0xa65ef0 .reduce/nor v0xa60a20_0;
L_0xa66660 .reduce/nor v0xa608e0_0;
L_0xa66830 .reduce/nor v0xa60a20_0;
L_0xa66b20 .reduce/nor v0xa60980_0;
L_0xa66c50 .reduce/nor v0xa60a20_0;
L_0xa66e90 .reduce/nor v0xa60b60_0;
S_0xa633b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa1a940;
 .timescale -12 -12;
E_0xa029f0 .event anyedge, v0xa641a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa641a0_0;
    %nor/r;
    %assign/vec4 v0xa641a0_0, 0;
    %wait E_0xa029f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa5fdb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa60c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa60cf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa5fdb0;
T_4 ;
    %wait E_0xa19120;
    %load/vec4 v0xa60d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa60c50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa5fdb0;
T_5 ;
    %wait E_0xa18fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %wait E_0xa18fc0;
    %load/vec4 v0xa60c50_0;
    %store/vec4 v0xa60cf0_0, 0, 1;
    %fork t_1, S_0xa600e0;
    %jmp t_0;
    .scope S_0xa600e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa60320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa60320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa18fc0;
    %load/vec4 v0xa60320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa60320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa60320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa5fdb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa19120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa60b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa60980_0, 0;
    %assign/vec4 v0xa608e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa60c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa60cf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa1a940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa63d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa641a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa1a940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa63d40_0;
    %inv;
    %store/vec4 v0xa63d40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa1a940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa60ac0_0, v0xa64310_0, v0xa63b60_0, v0xa63c00_0, v0xa63ca0_0, v0xa63de0_0, v0xa64060_0, v0xa63fc0_0, v0xa63f20_0, v0xa63e80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa1a940;
T_9 ;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa64100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa1a940;
T_10 ;
    %wait E_0xa19120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa64100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
    %load/vec4 v0xa64240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa64100_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa64060_0;
    %load/vec4 v0xa64060_0;
    %load/vec4 v0xa63fc0_0;
    %xor;
    %load/vec4 v0xa64060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa63f20_0;
    %load/vec4 v0xa63f20_0;
    %load/vec4 v0xa63e80_0;
    %xor;
    %load/vec4 v0xa63f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa64100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa64100_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
