/************************************************************************
 * WARNING: DO NOT EDIT THIS FILE.  THIS FILE WAS AUTOMATICALLY GENERATED
 * ANY CHANGES MADE TO THIS FILE WILL BE LOST
 *
 * File translated:      ../alpha-emulator/ifuncom1.as
 ************************************************************************/

  /* The most commonly used instructions, part 1.  */
/* start DoPush */

  /* Halfword operand from stack instruction - DoPush */
  /* arg2 has the preloaded 8 bit operand. */

dopush:
  if (_trace) printf("dopush:\n");
#ifdef TRACING
#endif

DoPushSP:
  if (_trace) printf("DoPushSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindopush;   
#endif

DoPushLP:
  if (_trace) printf("DoPushLP:\n");
#ifdef TRACING
  goto begindopush;   
#endif

DoPushFP:
  if (_trace) printf("DoPushFP:\n");

begindopush:
  if (_trace) printf("begindopush:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iSP = iSP + 8;		// Push the new value 
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Get the tag/data */
  t1 = *(s32 *)(arg1 + 4);
  t2 = *(s32 *)arg1;
		/* Store the data word */
  *(u32 *)iSP = t2;

g28120:
  if (_trace) printf("g28120:\n");
  /* TagType. */
  t1 = t1 & 63;		// make it CDR NEXT 
		/* Store the TAG - this *DOES* dual issue! */
  *(u32 *)(iSP + 4) = t1;

/* end DoPush */
  /* End of Halfword operand from stack instruction - DoPush */
/* start nextInstruction */


nextinstruction:
  if (_trace) printf("nextinstruction:\n");

cachevalid:
  if (_trace) printf("cachevalid:\n");
		/* Grab the instruction/operand while stalled */
  arg3 = *(u64 *)&(((CACHELINEP)iCP)->instruction);
  arg1 = iFP;   		// Assume FP mode 
		/* Get the PC to check cache hit. */
  t2 = *(u64 *)&(((CACHELINEP)iCP)->pcdata);
  arg4 = iSP + -8;   		// SP-pop mode constant 

continuecurrentinstruction:
  if (_trace) printf("continuecurrentinstruction:\n");
		/* Instruction handler */
  t3 = *(u64 *)&(((CACHELINEP)iCP)->code);
  arg5 = iSP + -2040;   		// SP mode constant 
		/* Need this in case we take a trap */
  *(u64 *)&processor->restartsp = iSP;
  t4 = (u8)(arg3 >> ((5&7)*8));   		// Get the mode bits 
		/* check for HIT. */
  t2 = t2 - iPC;
		/* Load TOS in free di slot */
  arg6 = *(u64 *)iSP;
  arg2 = (u8)(arg3 >> ((4&7)*8));   		// Extract (8-bit, unsigned) operand 
  if (t2 != 0)   		// PC didn't match, take a cache miss 
    goto takeicachemiss;
  if (t4 & 1)   		// LP or Immediate mode 
   arg1 = iLP;
#ifdef TRACING
  /* Update the instruction count. */
  t4 = *(u64 *)&(processor->instruction_count);
		/* Decrement the instruction count. */
  t4 = t4 - 1;
  if (t4 != 0)   		// J. if not reached stop point. 
    goto g28127;
  zero = zero;		// put a breakpoint here to catch stops 

g28127:
  if (_trace) printf("g28127:\n");
  *(u64 *)&processor->instruction_count = t4;
  /* Trace instructions if requested. */
  t4 = *(u64 *)&(processor->trace_hook);
  if (t4 == 0) 		// J. if not tracing. 
    goto g28132;
  /* Record an instruction trace entry */
  t5 = *(s32 *)&t4->tracedata_recording_p;
  t6 = *(u64 *)&(t4->tracedata_start_pc);
  if (t5 != 0)   		// Jump if recording is on 
    goto g28128;
  t6 = (t6 == iPC) ? 1 : 0;   		// Turn recording on if at the start PC 
  *(u32 *)&t4->tracedata_recording_p = t6;
  if (t6 == 0) 		// Jump if not at the start PC 
    goto g28132;

g28128:
  if (_trace) printf("g28128:\n");
		/* Get address of next trace record  */
  t5 = *(u64 *)&(t4->tracedata_current_entry);
  t6 = *(u64 *)&(processor->instruction_count);
		/* Save current PC */
  *(u64 *)&t5->tracerecord_epc = iPC;
		/* Save instruction count */
  *(u64 *)&t5->tracerecord_counter = t6;
  t6 = *(u64 *)iSP;
  /* Convert stack cache address to VMA */
  t8 = *(u64 *)&(processor->stackcachedata);
  t7 = *(u64 *)&(processor->stackcachebasevma);
		/* stack cache base relative offset */
  t8 = iSP - t8;
		/* convert byte address to word address */
  t8 = t8 >> 3;
  t7 = t8 + t7;		// reconstruct VMA 
		/* Save current value of TOS */
  *(u64 *)&t5->tracerecord_tos = t6;
		/* Save current SP */
  *(u64 *)&t5->tracerecord_sp = t7;
  t6 = *(s32 *)&((CACHELINEP)iCP)->operand;
  t7 = *(u64 *)&(((CACHELINEP)iCP)->code);
		/* Save current instruction's operand */
  *(u32 *)&t5->tracerecord_operand = t6;
		/* Save pointer to current instruction code */
  *(u64 *)&t5->tracerecord_instruction = t7;
  t7 = *(u64 *)&(processor->control);
  t8 = *(u64 *)&(((CACHELINEP)iCP)->instruction);
		/* We don't yet record catch blocks */
  *(u32 *)&t5->tracerecord_catch_block_p = zero;
		/* Save control register */
  *(u64 *)&t5->tracerecord_catch_block_0 = t7;
  t6 = *(u64 *)&(processor->tvi);
		/* Save full word instruction operand */
  *(u64 *)&t5->tracerecord_instruction_data = t8;
		/* Save trap indiciator */
  *(u32 *)&t5->tracerecord_trap_p = t6;
  if (t6 == 0) 		// Jump if didn't trap 
    goto g28129;
  t6 = *(u64 *)(iFP + 16);
		/* Zero flag to avoid false trap entries */
  *(u64 *)&processor->tvi = zero;
  t7 = *(u64 *)(iFP + 24);
		/* Save trap vector index */
  *(u64 *)&t5->tracerecord_trap_data_0 = t6;
  t8 = *(u64 *)(iFP + 32);
		/* Save fault PC */
  *(u64 *)&t5->tracerecord_trap_data_1 = t7;
  t9 = *(u64 *)(iFP + 40);
		/* Save two additional arguments */
  *(u64 *)&t5->tracerecord_trap_data_2 = t8;
  *(u64 *)&t5->tracerecord_trap_data_3 = t9;

g28129:
  if (_trace) printf("g28129:\n");
  t5 = t5 + tracerecordsize;		// Bump to next trace record 
		/* Get pointer to start of trace records */
  t6 = *(u64 *)&(t4->tracedata_records_start);
		/* Set record pointer to keep printer happy */
  *(u64 *)&t4->tracedata_current_entry = t5;
		/* Get pointer to end of trace record */
  t7 = *(u64 *)&(t4->tracedata_records_end);
		/* Function to print trace if non-zero */
  t8 = *(u64 *)&(t4->tracedata_printer);
  t7 = ((s64)t7 <= (s64)t5) ? 1 : 0;   		// Non-zero iff we're about to wrap the circular buffer 
  if (t7)   		// Update next record pointer iff we wrapped 
    t5 = t6;
  if (t7 == 0)   		// Don't print if we didn't wrap 
    t8 = zero;
  if (t8 == 0) 		// Jump if we don't need to print 
    goto g28130;
  *(u64 *)&processor->cp = iCP;
  *(u64 *)&processor->epc = iPC;
  *(u64 *)&processor->sp = iSP;
  *(u64 *)&processor->fp = iFP;
  *(u64 *)&processor->lp = iLP;
  *(u64 *)&processor->asrf2 = arg1;
  *(u64 *)&processor->asrf3 = arg2;
  *(u64 *)&processor->asrf4 = arg3;
  *(u64 *)&processor->asrf5 = arg4;
  *(u64 *)&processor->asrf6 = arg5;
  *(u64 *)&processor->asrf7 = arg6;
  *(u64 *)&processor->asrf8 = t4;
  *(u64 *)&processor->asrf9 = t5;
  *(u64 *)&processor->long_pad1 = t3;
  r9 = *(u64 *)&(processor->asrr9);
  r10 = *(u64 *)&(processor->asrr10);
  r11 = *(u64 *)&(processor->asrr11);
  r12 = *(u64 *)&(processor->asrr12);
  r13 = *(u64 *)&(processor->asrr13);
  r15 = *(u64 *)&(processor->asrr15);
  r27 = *(u64 *)&(processor->asrr27);
  r29 = *(u64 *)&(processor->asrr29);
  pv = t8;
    r0 = (*( u64 (*)(u64, u64) )t8)(arg1, arg2); /* jsr */  
  r9 = *(u64 *)&(processor->asrr9);
  r10 = *(u64 *)&(processor->asrr10);
  r11 = *(u64 *)&(processor->asrr11);
  r12 = *(u64 *)&(processor->asrr12);
  r13 = *(u64 *)&(processor->asrr13);
  r15 = *(u64 *)&(processor->asrr15);
  r27 = *(u64 *)&(processor->asrr27);
  r29 = *(u64 *)&(processor->asrr29);
  arg1 = *(u64 *)&(processor->asrf2);
  arg2 = *(u64 *)&(processor->asrf3);
  arg3 = *(u64 *)&(processor->asrf4);
  arg4 = *(u64 *)&(processor->asrf5);
  arg5 = *(u64 *)&(processor->asrf6);
  arg6 = *(u64 *)&(processor->asrf7);
  t4 = *(u64 *)&(processor->asrf8);
  t5 = *(u64 *)&(processor->asrf9);
  t3 = *(u64 *)&(processor->long_pad1);
  iCP = *(u64 *)&(processor->cp);
  iPC = *(u64 *)&(processor->epc);
  iSP = *(u64 *)&(processor->sp);
  iFP = *(u64 *)&(processor->fp);
  iLP = *(u64 *)&(processor->lp);
  t7 = zero;		// Claim we didn't wrap 

g28130:
  if (_trace) printf("g28130:\n");
		/* Save next record pointer */
  *(u64 *)&t4->tracedata_current_entry = t5;
  if (t7 == 0) 		// Jump if we didn't wrap 
    goto g28131;
		/* Set flag indicating that we wrapped */
  *(u32 *)&t4->tracedata_wrap_p = t7;

g28131:
  if (_trace) printf("g28131:\n");
  t5 = *(u64 *)&(t4->tracedata_stop_pc);
  t5 = (t5 == iPC) ? 1 : 0;   		// Non-zero if at PC where we should stop tracing 
  t5 = (t5 == 0) ? 1 : 0;   		// Non-zero if not at the PC 
		/* Update recording flag */
  *(u32 *)&t4->tracedata_recording_p = t5;

g28132:
  if (_trace) printf("g28132:\n");
#endif
#ifdef STATISTICS
		/* The instruction. */
  t4 = *(u64 *)&(((CACHELINEP)iCP)->code);
		/* The usage statistics array */
  t5 = *(u64 *)&(processor->statistics);
  t9 = zero + 8191;   
  t6 = t4 >> 4;
  t6 = t6 & t9;		// Extract the address 
  t7 = (t6 * 4) + t5;   		// Compute the index to the usage data for this instn. 
		/* Get current usage data */
  t8 = *(s32 *)t7;
  t8 = t8 + 1;		// Increment 
		/* Set current usage data */
  *(u32 *)t7 = t8;
#endif
#ifdef CACHEMETERING
		/* The number of remaining tokens. */
  t5 = *(s32 *)&processor->metercount;
		/* The cache miss meter buffer. */
  t4 = *(u64 *)&(processor->meterdatabuff);
		/* Position for new data. */
  t7 = *(s32 *)&processor->meterpos;
		/* record a cache hit */
  t5 = t5 - 1;
  if (t5 != 0)   
    goto g28133;
  t8 = *(s32 *)&processor->metermask;
  t4 = (t7 * 4) + t4;   		// position of the current data item 
  t9 = *(s32 *)&processor->metervalue;
  t7 = t7 + 1;
  t7 = t7 & t8;
  t8 = *(s32 *)&processor->metermax;
  t6 = t9 - t8;
  if ((s64)t6 > 0)   
    t8 = t9;
  *(u32 *)&processor->metermax = t8;
		/* store the datapoint */
  *(u32 *)t4 = t9;
		/* Position for new data. */
  *(u32 *)&processor->meterpos = t7;
  *(u32 *)&processor->metervalue = zero;
  t5 = *(s32 *)&processor->meterfreq;

g28133:
  if (_trace) printf("g28133:\n");
  *(u32 *)&processor->metercount = t5;
#endif
#ifdef DEBUGGING
  if (t3 == 0) 		// Just in case... 
    goto haltmachine;
#endif
    goto *t3; /* jmp */   		// Jump to the handler 
  /* Here to advance the PC and begin a new instruction.  Most */
  /* instructions come here when they have finished.  Instructions */
  /* that explicitly update the PC (and CP) go to interpretInstruction. */

NEXTINSTRUCTION:
  if (_trace) printf("NEXTINSTRUCTION:\n");
		/* Load the next PC from the cache */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
		/* Advance cache position */
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  goto cachevalid;   

takeicachemiss:
  if (_trace) printf("takeicachemiss:\n");
  goto ICACHEMISS;

/* end nextInstruction */
/* start DoPushImmediateHandler */


dopushimmediatehandler:
  if (_trace) printf("dopushimmediatehandler:\n");
#ifdef TRACING
  goto DoPushIM;   
#endif

DoPushIM:
  if (_trace) printf("DoPushIM:\n");
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t4 = Type_Fixnum;
		/* Push it with CDR-NEXT onto the stack */
  *(u32 *)(iSP + 8) = arg2;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t4;
  iSP = iSP + 8;
  goto cachevalid;   

/* end DoPushImmediateHandler */
/* start DoBranchTrue */

  /* Halfword 10 bit immediate instruction - DoBranchTrue */

dobranchtrue:
  if (_trace) printf("dobranchtrue:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchTrueIM:
  if (_trace) printf("DoBranchTrueIM:\n");

DoBranchTrueSP:
  if (_trace) printf("DoBranchTrueSP:\n");

DoBranchTrueLP:
  if (_trace) printf("DoBranchTrueLP:\n");

DoBranchTrueFP:
  if (_trace) printf("DoBranchTrueFP:\n");
  /* arg1 has signed operand preloaded. */
  t1 = (u32)(arg6 >> ((4&7)*8));   		// Check tag of word in TOS. 
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
		/* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  t1 = t1 & 63;		// strip the cdr code off. 
		/* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 != 0)   
    goto dobrpopelsepop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;   

dobrpopelsepop:
  if (_trace) printf("dobrpopelsepop:\n");
  if (arg1 == 0) 		// Can't branch to ourself 
    goto branchexception;
  iSP = iSP - 8;
  iPC = iPC + arg1;		// Update the PC in halfwords 
#ifndef CACHEMETERING
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;   

/* end DoBranchTrue */
  /* End of Halfword operand from stack instruction - DoBranchTrue */
/* start DoBranchFalse */

  /* Halfword 10 bit immediate instruction - DoBranchFalse */

dobranchfalse:
  if (_trace) printf("dobranchfalse:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchFalseIM:
  if (_trace) printf("DoBranchFalseIM:\n");

DoBranchFalseSP:
  if (_trace) printf("DoBranchFalseSP:\n");

DoBranchFalseLP:
  if (_trace) printf("DoBranchFalseLP:\n");

DoBranchFalseFP:
  if (_trace) printf("DoBranchFalseFP:\n");
  /* arg1 has signed operand preloaded. */
  t1 = (u32)(arg6 >> ((4&7)*8));   		// Check tag of word in TOS. 
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
		/* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  t1 = t1 & 63;		// strip the cdr code off. 
		/* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 == 0) 
    goto dobrnpopelsepop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;   

dobrnpopelsepop:
  if (_trace) printf("dobrnpopelsepop:\n");
  if (arg1 == 0) 		// Can't branch to ourself 
    goto branchexception;
  iSP = iSP - 8;
  iPC = iPC + arg1;		// Update the PC in halfwords 
#ifndef CACHEMETERING
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;   

/* end DoBranchFalse */
  /* End of Halfword operand from stack instruction - DoBranchFalse */
/* start DoReturnSingle */

  /* Halfword 10 bit immediate instruction - DoReturnSingle */

doreturnsingle:
  if (_trace) printf("doreturnsingle:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoReturnSingleIM:
  if (_trace) printf("DoReturnSingleIM:\n");

DoReturnSingleSP:
  if (_trace) printf("DoReturnSingleSP:\n");

DoReturnSingleLP:
  if (_trace) printf("DoReturnSingleLP:\n");

DoReturnSingleFP:
  if (_trace) printf("DoReturnSingleFP:\n");
  /* arg1 has operand preloaded. */
  /* Fetch value based on immediate, interleaved with compute disposition dispatch */
  arg5 = *(s32 *)&processor->control;
		/* Clear cdr */
  arg3 = arg6 << 26;
  t3 = (12) << 16;
  t1 = *(u64 *)&(processor->niladdress);
		/* Clear cdr */
  arg3 = arg3 >> 26;
  t2 = *(u64 *)&(processor->taddress);
  t3 = t3 & arg5;		// mask disposition bits 
		/* shift disposition bits into place */
  t3 = t3 >> 18;
  arg6 = *(u64 *)&(processor->stackcachedata);
  /* arg2 is 8 bits of "kludge operand" 0=TOS 40=NIL 41=T */
  if ((s64)arg2 > 0)   
    arg3 = t1;
		/* arg4 -2=effect -1=value 0=return 1=multiple */
  arg4 = t3 - 2;
  if (arg2 & 1)   
   arg3 = t2;

returncommontail:
  if (_trace) printf("returncommontail:\n");
  /* Restore machine state from frame header. */
  t3 = *(s32 *)iFP;
  t1 = (1792) << 16;
  t5 = *(s32 *)&processor->continuation;
  t1 = arg5 & t1;		// Mask 
  t2 = *(s32 *)(iFP + 4);
  t7 = iCP;
  if (t1 != 0)   		// Need to cleanup frame first 
    goto returnsinglecleanup;
  t3 = (u32)t3;   
  t4 = *((s32 *)(&processor->continuation)+1);
  t5 = (u32)t5;   
#ifdef IVERIFY
  /* check for instruction verification suite end-of-test */
		/* check for end of run */
  t6 = (s32)t2 - (s32)Type_NIL;
  if (t6 == 0) 
    goto g28134;
#endif
		/* Get saved control register */
  t6 = *(s32 *)(iFP + 8);
  /* TagType. */
  t2 = t2 & 63;
  /* Restore the PC. */
  if (arg4 == 0) 
    goto g28136;
		/* Assume even PC */
  iPC = t5 << 1;
  t1 = t4 & 1;
  t7 = *(u64 *)&(processor->continuationcp);
  iPC = iPC + t1;

g28136:
  if (_trace) printf("g28136:\n");
  /* Restore the saved continuation */
  *((u32 *)(&processor->continuation)+1) = t2;
		/* Get the caller frame size into place */
  t1 = arg5 >> 9;
  *(u32 *)&processor->continuation = t3;
		/* Restore the stack pointer. */
  iSP = iFP - 8;
  *(u64 *)&processor->continuationcp = zero;
  t1 = t1 & 255;		// Mask just the caller frame size. 
		/* *8 */
  t1 = (t1 * 8) + 0;
  t2 = (2048) << 16;
  t2 = t2 & arg5;
		/* Get the preempt-pending bit */
  t3 = *(s32 *)&processor->interruptreg;
  t6 = t2 | t6;		// Sticky trace pending bit. 
		/* Get the trap/suspend bits */
  t4 = *(u64 *)&(processor->please_stop);
		/* Restore the frame pointer. */
  iFP = iFP - t1;
		/* Restore the control register */
  *(u32 *)&processor->control = t6;
  t1 = t6 & 255;		// extract the argument size 
  t3 = t3 & 1;
  t3 = t4 | t3;
  *(u64 *)&processor->stop_interpreter = t3;
		/* Restore the local pointer. */
  iLP = (t1 * 8) + iFP;

g28137:
  if (_trace) printf("g28137:\n");
  arg6 = ((u64)iFP < (u64)arg6) ? 1 : 0;   		// ARG6 = stack-cache underflow 
  /* arg4 -2=effect -1=value 0=return 1=multiple */
  if (arg4 == 0) 
    goto returnsinglereturn;
  if ((arg4 & 1) == 0)   
    goto returnsingleeffect;
  *(u64 *)(iSP + 8) = arg3;
  iSP = iSP + 8;
  if ((s64)arg4 > 0)   
    goto returnsinglemultiple;

returnsingleeffect:
  if (_trace) printf("returnsingleeffect:\n");

returnsingledone:
  if (_trace) printf("returnsingledone:\n");
  if (arg6 != 0)   
    goto returnsingleunderflow;
  if (t7 == 0) 		// No prediction, validate cache 
    goto interpretinstructionforbranch;
  iCP = t7;
  goto INTERPRETINSTRUCTION;   

returnsinglemultiple:
  if (_trace) printf("returnsinglemultiple:\n");
  t8 = Type_Fixnum;		// Multiple-value group 
  t8 = t8 << 32;
  iSP = iSP + 8;
  t8 = t8 | 1;
		/* Push Fixnum */
  *(u64 *)iSP = t8;
  goto returnsingledone;   

returnsinglereturn:
  if (_trace) printf("returnsinglereturn:\n");
  if (arg2 != 0)   
    goto returnsingledone;
  *(u64 *)(iSP + 8) = arg3;
  iSP = iSP + 8;
  goto returnsingledone;   

returnsinglecleanup:
  if (_trace) printf("returnsinglecleanup:\n");
  goto handleframecleanup;

returnsingleunderflow:
  if (_trace) printf("returnsingleunderflow:\n");
  goto stackcacheunderflowcheck;

/* end DoReturnSingle */
  /* End of Halfword operand from stack instruction - DoReturnSingle */
/* start callindirect */

  /* Fullword instruction - callindirect */
#ifdef TRACING
#endif

callindirect:
  if (_trace) printf("callindirect:\n");

callindirectprefetch:
  if (_trace) printf("callindirectprefetch:\n");
  arg2 = (u32)arg3;   		// Get operand 
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg3 = zero;		// No extra arg 
  /* Memory Read Internal */

g28138:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28140;

g28139:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28142;

g28149:
  t5 = arg5 - Type_CompiledFunction;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto startcallagain;
  arg5 = Type_EvenPC;
  t7 = *((s32 *)(&processor->continuation)+1);
  iSP = iSP + 16;		// prepare to push continuation/control register 
  t3 = *(s32 *)&processor->control;
  t6 = Type_Fixnum+0xC0;
  t8 = *(s32 *)&processor->continuation;
  t5 = (64) << 16;
  t7 = t7 | 192;		// Set CDR code 3 
		/* push continuation */
  *(u32 *)(iSP + -8) = t8;
		/* write the stack cache */
  *(u32 *)(iSP + -4) = t7;
  t8 = t3 | t5;		// Set call started bit in CR 
  t5 = zero + 256;   
		/* Push control register */
  *(u32 *)iSP = t3;
		/* write the stack cache */
  *(u32 *)(iSP + 4) = t6;
  t8 = t8 & ~t5;		// Clear the extra arg bit 
		/* Save control with new state */
  *(u32 *)&processor->control = t8;
  /* End of push-frame */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u32 *)&processor->continuation = arg6;
  *((u32 *)(&processor->continuation)+1) = arg5;
  *(u64 *)&processor->continuationcp = zero;
  if (arg3 != 0)   
    goto callindirectextra;
  goto cachevalid;   

callindirectextra:
  if (_trace) printf("callindirectextra:\n");
  t1 = *(s32 *)&processor->control;
  t2 = zero + 256;   
  t3 = arg3 & 63;		// set CDR-NEXT 
		/* Push the extra arg. */
  *(u32 *)(iSP + 8) = arg4;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t3;
  iSP = iSP + 8;
  t1 = t1 | t2;		// Set the extra arg bit 
		/* Save control with new state */
  *(u32 *)&processor->control = t1;
  goto cachevalid;   

g28142:
  if (_trace) printf("g28142:\n");
  if ((t7 & 1) == 0)   
    goto g28141;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28138;   

g28141:
  if (_trace) printf("g28141:\n");

g28140:
  if (_trace) printf("g28140:\n");
  r0 = (u64)&&return0577;
  goto memoryreaddatadecode;
return0577:
  goto g28149;   

/* end callindirect */
  /* End of Fullword instruction - callindirect */
/* start DoFinishCallN */

  /* Halfword 10 bit immediate instruction - DoFinishCallN */

dofinishcalln:
  if (_trace) printf("dofinishcalln:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoFinishCallNIM:
  if (_trace) printf("DoFinishCallNIM:\n");

DoFinishCallNSP:
  if (_trace) printf("DoFinishCallNSP:\n");

DoFinishCallNLP:
  if (_trace) printf("DoFinishCallNLP:\n");

DoFinishCallNFP:
  if (_trace) printf("DoFinishCallNFP:\n");
  /* arg1 has operand preloaded. */
  /* arg2 contains the 8 bit N+1 */
  arg1 = (u8)(arg3 >> ((5&7)*8));   		// arg1 contains the disposition (two bits) 
		/* convert N to words (stacked words that is) */
  arg2 = (arg2 * 8) + zero;

finishcallmerge:
  if (_trace) printf("finishcallmerge:\n");
  arg3 = arg3 >> 7;
		/* Current stack cache limit (words) */
  t6 = *(s32 *)&processor->scovlimit;
  t3 = zero + 128;   
		/* Alpha base of stack cache */
  t4 = *(u64 *)&(processor->stackcachedata);
		/* SCA of desired end of cache */
  t3 = (t3 * 8) + iSP;
		/* SCA of current end of cache */
  t4 = (t6 * 8) + t4;
  t6 = ((s64)t3 <= (s64)t4) ? 1 : 0;   
  if (t6 == 0) 		// We're done if new SCA is within bounds 
    goto g28150;
  arg3 = arg3 & 8;		// 0 if not apply, 8 if apply 
		/* Get the control register */
  t1 = *(s32 *)&processor->control;
  /* Compute the new LP */
  iLP = iSP + 8;   		// Assume not Apply case. 
		/* For apply, iLP==iSP */
  iLP = iLP - arg3;
  /* Compute the new FP */
		/* extra arg bit<<3 */
  t3 = t1 >> 5;
  t2 = iSP - arg2;
  t3 = t3 & 8;		// 8 if extra arg, 0 otherwise. 
		/* This! is the new frame pointer! */
  t2 = t2 - t3;
  /* compute arg size */
  t4 = iLP - t2;
		/* arg size in words. */
  t4 = t4 >> 3;
  /* compute caller frame size. */
  t5 = t2 - iFP;
		/* caller frame size in words. */
  t5 = t5 >> 3;
  /* Now hack the control register! */
		/* Get value disposition into place */
  t7 = arg1 << 18;
		/* cr.caller-frame-size */
  t6 = *(u64 *)&(processor->fccrmask);
		/* Shift caller frame size into place */
  t5 = t5 << 9;
  t7 = t7 | t4;		// Add arg size to new bits. 
		/* Apply bit in place */
  t4 = arg3 << 14;
  t7 = t5 | t7;		// Add frame size to new bits 
  t7 = t4 | t7;		// All new bits assembled! 
  /* Set the return continuation. */
		/* Next instruction hw format */
  t5 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t1 = t1 & t6;		// Mask off unwanted bits 
		/* Get the new PC tag/data */
  t4 = *(s32 *)&processor->continuation;
  t1 = t1 | t7;		// Add argsize, apply, disposition, caller FS 
  t3 = *((s32 *)(&processor->continuation)+1);
  /* Update the PC */
  /* Convert PC to a real continuation. */
  t6 = t5 & 1;
		/* convert PC to a real word address. */
  t7 = t5 >> 1;
  t6 = t6 + Type_EvenPC;   
  t4 = (u32)t4;   
  /* Convert real continuation to PC. */
  iPC = t3 & 1;
  iPC = t4 + iPC;
  iPC = t4 + iPC;
  *(u32 *)&processor->continuation = t7;
		/* Set return address */
  *((u32 *)(&processor->continuation)+1) = t6;
  /* Update CP */
  t7 = (4096) << 16;
  t5 = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t7 = t7 & t1;
		/* Shift into trace pending place */
  t7 = t7 >> 1;
  *(u64 *)&processor->continuationcp = t5;
  t1 = t1 | t7;		// Set the cr.trace pending if appropriate. 
		/* Set the control register */
  *(u32 *)&processor->control = t1;
  iFP = t2;		// Install the new frame pointer 
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
  /* Check for stack overflow */
		/* Isolate trap mode */
  t1 = t1 >> 30;
		/* Limit for emulator mode */
  t3 = *(s32 *)&processor->cslimit;
		/* Limit for extra stack and higher modes */
  t4 = *(s32 *)&processor->csextralimit;
  if (t1)   		// Get the right limit for the current trap mode 
    t3 = t4;
  t3 = (u32)t3;   		// Might have been sign extended 
  /* Convert stack cache address to VMA */
  t4 = *(u64 *)&(processor->stackcachedata);
  t1 = *(u64 *)&(processor->stackcachebasevma);
		/* stack cache base relative offset */
  t4 = iSP - t4;
		/* convert byte address to word address */
  t4 = t4 >> 3;
  t1 = t4 + t1;		// reconstruct VMA 
  t4 = ((s64)t1 < (s64)t3) ? 1 : 0;   		// Check for overflow 
  if (t4 == 0) 		// Jump if overflow 
    goto stackoverflow;
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
  /* Begin execution at the computed address */
  goto interpretinstructionforbranch;   

g28150:
  if (_trace) printf("g28150:\n");
  arg2 = 0;
  goto stackcacheoverflowhandler;   

/* end DoFinishCallN */
  /* End of Halfword operand from stack instruction - DoFinishCallN */
/* start DoEntryRestNotAccepted */

  /* Field Extraction instruction - DoEntryRestNotAccepted */

doentryrestnotaccepted:
  if (_trace) printf("doentryrestnotaccepted:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoEntryRestNotAcceptedIM:
  if (_trace) printf("DoEntryRestNotAcceptedIM:\n");

DoEntryRestNotAcceptedSP:
  if (_trace) printf("DoEntryRestNotAcceptedSP:\n");

DoEntryRestNotAcceptedLP:
  if (_trace) printf("DoEntryRestNotAcceptedLP:\n");

DoEntryRestNotAcceptedFP:
  if (_trace) printf("DoEntryRestNotAcceptedFP:\n");
		/* The control register */
  arg5 = *(s32 *)&processor->control;
		/* Pull down the number of optionals */
  arg4 = arg3 >> 18;
  arg1 = (u8)(arg3 >> ((5&7)*8));   		// Extract the 'ptr' field while we are waiting 
  arg4 = arg4 & 255;
  /* arg1=ptr field, arg2=required, arg3=instn, arg4=optionals arg5=control-register */
		/* Get the cr.trace-pending bit */
  t2 = arg5 >> 27;
  t1 = arg5 & 255;		// The supplied args 
  if (t2 & 1)   
    goto tracetrap;
  t3 = arg5 >> 17;
		/* Get the tag of the stack top. */
  t4 = *(s32 *)(iSP + 4);

g28153:
  if (_trace) printf("g28153:\n");
  if (t3 & 1)   		// J. if apply args 
    goto g28151;

g28152:
		/* t2=supplied-minimum */
  t2 = t1 - arg2;
  if ((s64)t2 < 0)   		// B. if too few args. 
    goto retryernatoofew;
		/* maximum-supplied */
  arg1 = arg4 - t1;
  if ((s64)arg1 < 0)   		// B. if too many args. 
    goto retryernatoomany;
  /* Compute entry position and advance PC/CP accordingly. */
		/* get the next PC */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
		/* Adjust index to halfword */
  t3 = t2 << 1;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (t2 == 0) 		// J. if index zero, no adjustment. 
    goto INTERPRETINSTRUCTION;
  iPC = iPC + t3;		// Compute the new address 
  iPC = iPC & ~1L;		// Make it an DTP-EVEN-PC 
  goto interpretinstructionforjump;   

applysupprna:
  if (_trace) printf("applysupprna:\n");
  arg1 = arg4 - t1;
  if ((s64)arg1 <= 0)  		// B. if too many args. 
    goto retryernatoomany;
  goto pullapplyargs;   

retryernatoomany:
  if (_trace) printf("retryernatoomany:\n");
  arg5 = 0;
  arg2 = 78;
  goto illegaloperand;

retryernatoofew:
  if (_trace) printf("retryernatoofew:\n");
  arg5 = 0;
  arg2 = 77;
  goto illegaloperand;

g28151:
  if (_trace) printf("g28151:\n");
  t4 = t4 & 63;
  t4 = t4 - Type_NIL;
  if (t4 != 0)   		// J. if apply args supplied not nil. 
    goto applysupprna;
  t3 = t3 & 1;		// keep just the apply bit! 
		/* reposition the apply bit */
  t3 = t3 << 17;
		/* Pop off the null applied arg. */
  iSP = iSP - 8;
  arg5 = arg5 & ~t3;		// Blast the apply arg bit away 
		/* Reset the stored cr bit */
  *(u32 *)&processor->control = arg5;
  goto g28152;   

/* end DoEntryRestNotAccepted */
  /* End of Halfword operand from stack instruction - DoEntryRestNotAccepted */
/* start VerifyGenericArity */


verifygenericarity:
  if (_trace) printf("verifygenericarity:\n");
  t11 = (2) << 16;
  t11 = t11 & arg2;
  if (t11 == 0) 		// not applying 
    goto g28154;
		/* 4 - argsize */
  arg1 = zero - arg5;
  goto pullapplyargs;   

g28154:
  if (_trace) printf("g28154:\n");
  arg5 = 0;
  arg2 = 77;
  goto illegaloperand;

/* end VerifyGenericArity */
/* start PullApplyArgs */


pullapplyargs:
  if (_trace) printf("pullapplyargs:\n");
  arg5 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  arg6 = *(s32 *)&processor->scovlimit;
  t2 = *(s32 *)iSP;
  t1 = *(s32 *)(iSP + 4);
  t2 = (u32)t2;   
  t4 = t1 & 63;		// Strip off any CDR code bits. 
  t5 = (t4 == Type_List) ? 1 : 0;   

g28183:
  if (_trace) printf("g28183:\n");
  if (t5 == 0) 
    goto g28157;
  /* Here if argument TypeList */
		/* Stack cache offset */
  t5 = t2 - arg5;
  t6 = ((u64)t5 < (u64)arg6) ? 1 : 0;   		// In range? 
  t4 = *(u64 *)&(processor->stackcachedata);
  if (t6 == 0) 		// J. if not in cache 
    goto g28155;
		/* reconstruct SCA */
  t4 = (t5 * 8) + t4;
  t7 = zero;
  t5 = zero + 128;   
		/* Alpha base of stack cache */
  t6 = *(u64 *)&(processor->stackcachedata);
  t5 = t5 + arg1;		// Account for what we're about to push 
		/* SCA of desired end of cache */
  t5 = (t5 * 8) + iSP;
		/* SCA of current end of cache */
  t6 = (arg6 * 8) + t6;
  t10 = ((s64)t5 <= (s64)t6) ? 1 : 0;   
  if (t10 == 0) 		// We're done if new SCA is within bounds 
    goto g28164;
		/* Pop Stack. */
  iSP = iSP - 8;
  goto g28163;   

g28158:
  if (_trace) printf("g28158:\n");
  t9 = *(s32 *)t4;
  t8 = *(s32 *)(t4 + 4);
  t9 = (u32)t9;   
  t7 = t7 + 1;
  t4 = t4 + 8;
  t5 = t8 & 192;		// Extract CDR code. 
  if (t5 != 0)   
    goto g28166;
  /* Here if argument 0 */
  t5 = t8 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = t9;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  t5 = (t7 == arg1) ? 1 : 0;   
  if (t5 == 0) 
    goto g28158;
  goto g28159;   

g28166:
  if (_trace) printf("g28166:\n");
  t6 = (t5 == 64) ? 1 : 0;   

g28178:
  if (_trace) printf("g28178:\n");
  if (t6 == 0) 
    goto g28167;
  /* Here if argument 64 */
  t5 = t8 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = t9;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;

g28161:
  if (_trace) printf("g28161:\n");
  t5 = *(s32 *)&processor->control;
  t6 = t5 & 255;		// Get current arg size. 
  t5 = t5 & ~255L;
  t6 = t6 + t7;
  t5 = t6 + t5;		// Update the arg size 
  t6 = (2) << 16;
  t5 = t5 & ~t6;		// turn off cr.apply 
  *(u32 *)&processor->control = t5;
  iLP = (t7 * 8) + iLP;
  goto INTERPRETINSTRUCTION;   

g28167:
  if (_trace) printf("g28167:\n");
  t6 = (t5 == 128) ? 1 : 0;   

g28179:
  if (_trace) printf("g28179:\n");
  if (t6 == 0) 
    goto g28168;
  /* Here if argument 128 */
  t5 = t8 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = t9;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  t11 = *(s32 *)t4;
  t10 = *(s32 *)(t4 + 4);
  t11 = (u32)t11;   
  t5 = t10 & 63;		// Strip off any CDR code bits. 
  t6 = (t5 == Type_List) ? 1 : 0;   

g28174:
  if (_trace) printf("g28174:\n");
  if (t6 == 0) 
    goto g28170;
  /* Here if argument TypeList */
		/* Stack cache offset */
  t5 = t11 - arg5;
  t6 = ((u64)t5 < (u64)arg6) ? 1 : 0;   		// In range? 
  t4 = *(u64 *)&(processor->stackcachedata);
  if (t6 == 0) 		// J. if not in cache 
    goto g28160;
		/* reconstruct SCA */
  t4 = (t5 * 8) + t4;
  goto g28163;   

g28170:
  if (_trace) printf("g28170:\n");
  t6 = (t5 == Type_NIL) ? 1 : 0;   

g28175:
  if (_trace) printf("g28175:\n");
  if (t6 == 0) 
    goto g28171;
  /* Here if argument TypeNIL */
  goto g28161;   

g28171:
  if (_trace) printf("g28171:\n");
  /* Here for all other cases */

g28160:
  if (_trace) printf("g28160:\n");
  t5 = t10 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = t11;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  goto g28162;   

g28169:
  if (_trace) printf("g28169:\n");

g28168:
  if (_trace) printf("g28168:\n");
  /* Here for all other cases */
  t7 = t7 - 1;
  t4 = t4 - 8;
  goto g28159;   

g28165:
  if (_trace) printf("g28165:\n");

g28163:
  t5 = (t7 == arg1) ? 1 : 0;   
  if (t5 == 0) 
    goto g28158;

g28159:
  if (_trace) printf("g28159:\n");
  /* Here if count=n, or bad cdr */
  /* Convert stack cache address to VMA */
  t5 = *(u64 *)&(processor->stackcachedata);
		/* stack cache base relative offset */
  t5 = t4 - t5;
		/* convert byte address to word address */
  t5 = t5 >> 3;
  t9 = t5 + arg5;		// reconstruct VMA 
  t5 = Type_List;
  *(u32 *)(iSP + 8) = t9;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;

g28162:
  if (_trace) printf("g28162:\n");
  t5 = *(s32 *)&processor->control;
  t6 = t5 & 255;		// Get current arg size. 
  t5 = t5 & ~255L;
  t6 = t6 + t7;
  t5 = t6 + t5;		// Update the arg size 
  *(u32 *)&processor->control = t5;
  iLP = (t7 * 8) + iLP;
  arg1 = arg1 - t7;
  if ((s64)arg1 <= 0)  
    goto INTERPRETINSTRUCTION;
  goto pullapplyargsslowly;

g28157:
  if (_trace) printf("g28157:\n");
  t5 = (t4 == Type_NIL) ? 1 : 0;   

g28184:
  if (_trace) printf("g28184:\n");
  if (t5 == 0) 
    goto g28180;
  /* Here if argument TypeNIL */
		/* Get the control register */
  t6 = *(s32 *)&processor->control;
  t7 = (2) << 16;
		/* Discard that silly nil */
  iSP = iSP - 8;
  t6 = t6 & ~t7;		// Blast away the apply arg bit. 
  *(u32 *)&processor->control = t6;
  goto INTERPRETINSTRUCTION;   

g28180:
  if (_trace) printf("g28180:\n");
  /* Here for all other cases */
  arg1 = arg1;		// Pull apply args trap needs nargs in ARG1 
  goto pullapplyargstrap;

g28155:
  if (_trace) printf("g28155:\n");
  arg1 = arg1;
  goto pullapplyargsslowly;

g28156:
  if (_trace) printf("g28156:\n");

g28164:
  if (_trace) printf("g28164:\n");
  arg2 = arg1;
  goto stackcacheoverflowhandler;   

/* end PullApplyArgs */
/* start valuecell */

  /* Fullword instruction - valuecell */
#ifdef TRACING
#endif

valuecell:
  if (_trace) printf("valuecell:\n");
  arg2 = (u32)arg3;   		// Get address 
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  /* Memory Read Internal */

g28185:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28187;

g28186:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28189;

g28196:
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t3 = arg5 & 63;		// set CDR-NEXT 
		/* Push the result */
  *(u32 *)(iSP + 8) = arg6;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t3;
  iSP = iSP + 8;
  goto cachevalid;   

g28189:
  if (_trace) printf("g28189:\n");
  if ((t7 & 1) == 0)   
    goto g28188;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28185;   

g28188:
  if (_trace) printf("g28188:\n");

g28187:
  if (_trace) printf("g28187:\n");
  r0 = (u64)&&return0578;
  goto memoryreaddatadecode;
return0578:
  goto g28196;   

/* end valuecell */
  /* End of Fullword instruction - valuecell */
/* start pushconstantvalue */

  /* Fullword instruction - pushconstantvalue */
#ifdef TRACING
#endif

pushconstantvalue:
  if (_trace) printf("pushconstantvalue:\n");
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u64 *)(iSP + 8) = arg3;
  iSP = iSP + 8;
  goto cachevalid;   

/* end pushconstantvalue */
  /* End of Fullword instruction - pushconstantvalue */
/* start DoZerop */

  /* Halfword operand from stack instruction - DoZerop */
  /* arg2 has the preloaded 8 bit operand. */

dozerop:
  if (_trace) printf("dozerop:\n");
#ifdef TRACING
#endif

DoZeropSP:
  if (_trace) printf("DoZeropSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindozerop;   
#endif

DoZeropLP:
  if (_trace) printf("DoZeropLP:\n");
#ifdef TRACING
  goto begindozerop;   
#endif

DoZeropFP:
  if (_trace) printf("DoZeropFP:\n");

begindozerop:
  if (_trace) printf("begindozerop:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  t6 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t1 = *(s32 *)(arg1 + 4);
  t12 = *(u64 *)&(processor->taddress);
  t2 = *(s32 *)arg1;
  LDS(1, f1, *(u32 *)arg1 );   
  t4 = t1 & 63;		// Strip off any CDR code bits. 
  t5 = (t4 == Type_Fixnum) ? 1 : 0;   

g28202:
  if (_trace) printf("g28202:\n");
  if (t5 == 0) 
    goto g28198;
  /* Here if argument TypeFixnum */
  iPC = t6;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (t2 == 0)   		// T if predicate succeeds 
    t11 = t12;
  *(u64 *)(iSP + 8) = t11;
  iSP = iSP + 8;
  goto cachevalid;   

g28198:
  if (_trace) printf("g28198:\n");
  t5 = (t4 == Type_SingleFloat) ? 1 : 0;   

g28203:
  if (_trace) printf("g28203:\n");
  if (t5 == 0) 
    goto g28199;
  /* Here if argument TypeSingleFloat */
  iPC = t6;
  *(u64 *)(iSP + 8) = t12;
  iSP = iSP + 8;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (FLTU64(1, f1) == 0.0)   
    goto cachevalid;
		/* Didn't branch, answer is NIL */
  *(u64 *)iSP = t11;
  goto cachevalid;   

g28199:
  if (_trace) printf("g28199:\n");
  /* Here for all other cases */
  arg6 = t1;		// arg6 = tag to dispatch on 
  arg3 = 0;		// arg3 = stackp 
  arg1 = 1;		// arg1 = instruction arity 
  arg4 = 1;		// arg4 = arithmeticp 
  goto unarynumericexception;

g28197:
  if (_trace) printf("g28197:\n");
#ifdef TRACING
  goto DoZeropIM;   
#endif

DoZeropIM:
  if (_trace) printf("DoZeropIM:\n");
  t2 = *(u64 *)&(processor->taddress);
  iSP = iSP + 8;
  t1 = *(u64 *)&(processor->niladdress);
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (arg2 == 0)   
    t1 = t2;
		/* yes Virginia, we dual issue with above yahoo */
  *(u64 *)iSP = t1;
  goto cachevalid;   

/* end DoZerop */
  /* End of Halfword operand from stack instruction - DoZerop */
/* start DoSetSpToAddress */

  /* Halfword operand from stack instruction - DoSetSpToAddress */
  /* arg2 has the preloaded 8 bit operand. */

dosetsptoaddress:
  if (_trace) printf("dosetsptoaddress:\n");
#ifdef TRACING
#endif

DoSetSpToAddressSP:
  if (_trace) printf("DoSetSpToAddressSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindosetsptoaddress;   
#endif

DoSetSpToAddressLP:
  if (_trace) printf("DoSetSpToAddressLP:\n");
#ifdef TRACING
  goto begindosetsptoaddress;   
#endif

DoSetSpToAddressFP:
  if (_trace) printf("DoSetSpToAddressFP:\n");

begindosetsptoaddress:
  if (_trace) printf("begindosetsptoaddress:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = arg1;		// Set iSP=address of operand 
  goto cachevalid;   
#ifdef TRACING
#endif

DoSetSpToAddressIM:
  goto doistageerror;

/* end DoSetSpToAddress */
  /* End of Halfword operand from stack instruction - DoSetSpToAddress */
/* start DoEq */

  /* Halfword operand from stack instruction - DoEq */
  /* arg2 has the preloaded 8 bit operand. */

doeq:
  if (_trace) printf("doeq:\n");
#ifdef TRACING
#endif

DoEqSP:
  if (_trace) printf("DoEqSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto begindoeq;
		/* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  arg1 = iSP;		// SP-pop mode 
  iSP = arg4;		// Adjust SP 
#ifdef TRACING
  goto begindoeq;   
#endif

DoEqLP:
  if (_trace) printf("DoEqLP:\n");
#ifdef TRACING
  goto begindoeq;   
#endif

DoEqFP:
  if (_trace) printf("DoEqFP:\n");

begindoeq:
  if (_trace) printf("begindoeq:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  arg3 = arg3 >> 12;
  t12 = *(u64 *)&(processor->taddress);
		/* load op2 */
  arg1 = *(u64 *)arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  arg3 = arg3 & 1;		// 1 if no-pop, 0 if pop 
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t3 = arg6 ^ arg1;   		// compare tag and data 
		/* shift off the cdr code */
  t3 = t3 << 26;
		/* Either a stack-push or a stack-write */
  iSP = (arg3 * 8) + iSP;
  if (t3 == 0)   		// pick up T or NIL 
    t11 = t12;
  *(u64 *)iSP = t11;
  goto cachevalid;   

/* end DoEq */
  /* End of Halfword operand from stack instruction - DoEq */
/* start DoAref1 */

  /* Halfword operand from stack instruction - DoAref1 */
  /* arg2 has the preloaded 8 bit operand. */

doaref1:
  if (_trace) printf("doaref1:\n");
#ifdef TRACING
#endif

DoAref1SP:
  if (_trace) printf("DoAref1SP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto headdoaref1;
  arg1 = arg6;		// SP-pop mode, TOS->arg1 
		/* Reload TOS */
  arg6 = *(u64 *)arg4;
  iSP = arg4;		// Adjust SP 
  goto begindoaref1;   
#ifdef TRACING
  goto headdoaref1;   
#endif

DoAref1LP:
  if (_trace) printf("DoAref1LP:\n");
#ifdef TRACING
  goto headdoaref1;   
#endif

DoAref1FP:
  if (_trace) printf("DoAref1FP:\n");

headdoaref1:
  if (_trace) printf("headdoaref1:\n");
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
		/* Get the operand */
  arg1 = *(u64 *)arg1;

begindoaref1:
  if (_trace) printf("begindoaref1:\n");
  /* arg1 has the operand, not sign extended if immediate. */
  arg3 = (u32)(arg6 >> ((4&7)*8));   
  arg4 = (u32)arg6;   		// Get the array tag/data 
  arg2 = (s32)arg1 + (s32)0;		// (sign-extended, for fast bounds check) Index Data 
  t8 = zero + AutoArrayRegMask;   
  t8 = arg4 & t8;
		/* Index Tag */
  arg1 = arg1 >> 32;
  t7 = (u64)&processor->ac0array;   
  t7 = t7 + t8;		// This is the address if the array register block. 
  t1 = arg1 - Type_Fixnum;
  t1 = t1 & 63;		// Strip CDR code 
  if (t1 != 0)   
    goto aref1illegal;

aref1merge:
  if (_trace) printf("aref1merge:\n");
  if (arg4 == 0) 
    goto aref1regset;
		/* Cached array object. */
  t8 = *(u64 *)&(((ARRAYCACHEP)t7)->array);
  t1 = arg3 - Type_Array;
  t1 = t1 & 62;		// Strip CDR code, low bits 
  if (t1 != 0)   
    goto reallyaref1exc;
  t8 = (arg4 == t8) ? 1 : 0;   		// t8==1 iff cached array is ours. 
  if (t8 == 0) 		// Go and setup the array register. 
    goto aref1regset;
#ifdef SLOWARRAYS
  goto aref1regset;   
#endif
  arg6 = *(u64 *)&(((ARRAYCACHEP)t7)->arword);
		/* high order bits all zero */
  t9 = *(u64 *)&(((ARRAYCACHEP)t7)->locat);
		/* high order bits all zero */
  t3 = *(u64 *)&(((ARRAYCACHEP)t7)->length);
  t5 = arg6 << 42;
  t4 = *(u64 *)&(processor->areventcount);
  t5 = t5 >> 42;
  t2 = ((u64)arg2 < (u64)t3) ? 1 : 0;   
  t6 = t4 - t5;
  if (t6 != 0)   		// J. if event count ticked. 
    goto aref1regset;
  if (t2 == 0) 
    goto aref1bounds;
  arg5 = arg6 >> (Array_RegisterBytePackingPos & 63);
  arg4 = arg6 >> (Array_RegisterByteOffsetPos & 63);
  t8 = arg6 >> (Array_RegisterElementTypePos & 63);
  arg4 = arg4 & Array_RegisterByteOffsetMask;
  arg5 = arg5 & Array_RegisterBytePackingMask;
  arg6 = t8 & Array_RegisterElementTypeMask;

aref1restart:
  if (_trace) printf("aref1restart:\n");
  if (arg5 != 0)   
    goto g28204;
  t1 = t9 + arg2;

g28205:
  if (_trace) printf("g28205:\n");
  /* Memory Read Internal */

g28212:
		/* Base of stack cache */
  t2 = *(u64 *)&(processor->stackcachebasevma);
  t5 = t1 + ivory;
  t3 = *(s32 *)&processor->scovlimit;
  t9 = (t5 * 4);   
  arg3 = LDQ_U(t5);   
		/* Stack cache offset */
  t2 = t1 - t2;
  t6 = *(u64 *)&(processor->dataread_mask);
  t3 = ((u64)t2 < (u64)t3) ? 1 : 0;   		// In range? 
  t9 = *(s32 *)t9;
  arg3 = (u8)(arg3 >> ((t5&7)*8));   
  if (t3 != 0)   
    goto g28214;

g28213:
  t5 = zero + 240;   
  t6 = t6 >> (arg3 & 63);
  t5 = t5 >> (arg3 & 63);
  t9 = (u32)t9;   
  if (t6 & 1)   
    goto g28216;

g28223:
  if (arg5 != 0)   
    goto g28206;

g28207:
  if (_trace) printf("g28207:\n");
  r31 = r31 | r31;
  t1 = arg6 - 2;
  if ((s64)t1 <= 0)  
    goto g28208;
  /* TagType. */
  arg3 = arg3 & 63;

g28209:
  if (_trace) printf("g28209:\n");
  *(u32 *)(iSP + 4) = arg3;
  t5 = (arg5 == 0) ? 1 : 0;   
  if (t5 == 0) 
    goto case_others_154;

case_0_148:
  if (_trace) printf("case_0_148:\n");
  r31 = r31 | r31;
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t9;
  goto NEXTINSTRUCTION;   

case_2_149:
  if (_trace) printf("case_2_149:\n");
  /* AREF1-8B */
  r31 = r31 | r31;
  t5 = arg2 & 3;
  t6 = (u8)(t9 >> ((t5&7)*8));   
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t6;
  goto NEXTINSTRUCTION;   

case_3_150:
  if (_trace) printf("case_3_150:\n");
  /* AREF1-4B */
  r31 = r31 | r31;
  t5 = arg2 & 7;		// byte-index 
		/* byte-position */
  t5 = t5 << 2;
		/* byte in position */
  t6 = t9 >> (t5 & 63);
  t6 = t6 & 15;		// byte masked 
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t6;
  goto NEXTINSTRUCTION;   

case_5_151:
  if (_trace) printf("case_5_151:\n");
  /* AREF1-1B */
  r31 = r31 | r31;
  t5 = arg2 & 31;		// byte-index 
  r31 = r31 | r31;
		/* byte in position */
  t6 = t9 >> (t5 & 63);
  t6 = t6 & 1;		// byte masked 
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t6;
  goto NEXTINSTRUCTION;   

case_1_152:
  if (_trace) printf("case_1_152:\n");
  /* AREF1-16B */
  t5 = arg2 & 1;
  t5 = t5 + t5;		// Bletch, it's a byte ref 
  t6 = (u16)(t9 >> ((t5&7)*8));   
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t6;
  goto NEXTINSTRUCTION;   

case_others_154:
  if (_trace) printf("case_others_154:\n");
  r31 = r31 | r31;
  t5 = (arg5 == 2) ? 1 : 0;   
  t6 = (arg5 == 3) ? 1 : 0;   
  if (t5 != 0)   
    goto case_2_149;
  t5 = (arg5 == 5) ? 1 : 0;   
  if (t6 != 0)   
    goto case_3_150;
  t6 = (arg5 == 1) ? 1 : 0;   
  if (t5 != 0)   
    goto case_5_151;
  if (t6 != 0)   
    goto case_1_152;

case_4_153:
  if (_trace) printf("case_4_153:\n");
  /* AREF1-2B */
  r31 = r31 | r31;
  t5 = arg2 & 15;		// byte-index 
		/* byte-position */
  t5 = t5 << 1;
		/* byte in position */
  t6 = t9 >> (t5 & 63);
  t6 = t6 & 3;		// byte masked 
  if (t1 == 0) 
    goto g28210;
  *(u32 *)iSP = t6;
  goto NEXTINSTRUCTION;   

g28204:
  if (_trace) printf("g28204:\n");
  arg2 = arg4 + arg2;
		/* Convert byte index to word index */
  t1 = arg2 >> (arg5 & 63);
  t1 = t1 + t9;		// Address of word containing byte 
  goto g28205;   

g28206:
  if (_trace) printf("g28206:\n");
  t1 = arg3 - Type_Fixnum;
  t1 = t1 & 63;		// Strip CDR code 
  if (t1 != 0)   
    goto g28211;
  goto g28207;   

g28208:
  if (_trace) printf("g28208:\n");
  arg3 = Type_Character;
  if (arg6 & 1)   
    goto g28209;
  arg3 = Type_Fixnum;
  if (arg6 == 0) 
    goto g28209;
  t2 = *(u64 *)&(processor->niladdress);
  t3 = *(u64 *)&(processor->taddress);
  goto g28209;   

g28210:
  if (_trace) printf("g28210:\n");
  if (t6)   
    t2 = t3;
  *(u64 *)iSP = t2;
  goto NEXTINSTRUCTION;   

g28211:
  if (_trace) printf("g28211:\n");
  arg5 = t1;
  arg2 = 25;
  goto illegaloperand;
#ifdef TRACING
  goto DoAref1IM;   
#endif

DoAref1IM:
  if (_trace) printf("DoAref1IM:\n");
  t8 = zero + AutoArrayRegMask;   
		/* Get the array tag/data */
  arg4 = *(s32 *)iSP;
  arg3 = *(s32 *)(iSP + 4);
  arg4 = (u32)arg4;   
  t7 = (u64)&processor->ac0array;   
  t8 = arg4 & t8;
  t7 = t7 + t8;		// This is the address of the array register block. 
  goto aref1merge;   

g28214:
  if (_trace) printf("g28214:\n");
  t3 = *(u64 *)&(processor->stackcachedata);
		/* reconstruct SCA */
  t2 = (t2 * 8) + t3;
  t9 = *(s32 *)t2;
		/* Read from stack cache */
  arg3 = *(s32 *)(t2 + 4);
  goto g28213;   

g28216:
  if (_trace) printf("g28216:\n");
  if ((t5 & 1) == 0)   
    goto g28215;
  t1 = (u32)t9;   		// Do the indirect thing 
  goto g28212;   

g28215:
  if (_trace) printf("g28215:\n");
		/* Load the memory action table for cycle */
  t6 = *(u64 *)&(processor->dataread);
  /* TagType. */
  t5 = arg3 & 63;		// Discard the CDR code 
		/* stash the VMA for the (likely) trap */
  *(u64 *)&processor->vma = t1;
  t5 = (t5 * 4) + t6;   		// Adjust for a longword load 
		/* Get the memory action */
  t6 = *(s32 *)t5;

g28220:
  if (_trace) printf("g28220:\n");
  t5 = t6 & MemoryActionTransform;
  if (t5 == 0) 
    goto g28219;
  arg3 = arg3 & ~63L;
  arg3 = arg3 | Type_ExternalValueCellPointer;
  goto g28223;   
#ifndef MINIMA

g28219:
#endif
#ifdef MINIMA

g28219:
  if (_trace) printf("g28219:\n");
  t5 = t6 & MemoryActionBinding;
  t3 = *(u64 *)&(processor->dbcmask);
  if (t5 == 0) 
    goto g28218;
  t2 = t1 << 1;
  t5 = *(u64 *)&(processor->dbcbase);
  t2 = t2 & t3;		// Hash index 
  t3 = 1;
  t3 = t3 << (ivorymemorydata & 63);
  t2 = (s32)t2 + (s32)t5;
  t2 = (u32)t2;   		// Clear sign-extension 
  t3 = (t2 * 4) + t3;   
		/* Fetch the key */
  t2 = *(s32 *)t3;
		/* Fetch value */
  t9 = *(s32 *)(t3 + 4);
		/* Compare */
  t5 = (s32)t1 - (s32)t2;
  if (t5 != 0)   		// Trap on miss 
    goto g28222;
  t1 = (u32)t9;   		// Extract the pointer, and indirect 
  goto g28212;   		// This is another memory read tailcall. 

g28222:
  if (_trace) printf("g28222:\n");
  goto dbcachemisstrap;
#endif

g28218:
  /* Perform memory action */
  arg1 = t6;
  arg2 = 0;
  goto performmemoryaction;

/* end DoAref1 */
  /* End of Halfword operand from stack instruction - DoAref1 */
/* start DoTypeMember */

  /* Halfword 10 bit immediate instruction - DoTypeMember */

dotypemember:
  if (_trace) printf("dotypemember:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoTypeMemberIM:
  if (_trace) printf("DoTypeMemberIM:\n");

DoTypeMemberSP:
  if (_trace) printf("DoTypeMemberSP:\n");

DoTypeMemberLP:
  if (_trace) printf("DoTypeMemberLP:\n");

DoTypeMemberFP:
  if (_trace) printf("DoTypeMemberFP:\n");
  /* arg1 has operand preloaded. */
		/* Position the opcode */
  t6 = arg3 >> 6;
  t4 = *(u64 *)&(processor->taddress);
		/* get op1's tag */
  arg4 = *(s32 *)(iSP + 4);
  t1 = 1;
  t5 = *(u64 *)&(processor->niladdress);
		/* Get pop-bit while stalled */
  t7 = arg3 >> 12;
  arg1 = t6 & 60;		// Get field-number*4 from the opcode 
  /* TagType. */
  arg4 = arg4 & 63;		// Strip off CDR code. 
		/* T1 is type type code bit position. */
  t1 = t1 << (arg4 & 63);
  t7 = t7 & 1;		// Pop bit 
		/* t2 is the mask. */
  t2 = arg2 << (arg1 & 63);
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = (t7 * 8) + iSP;
  t3 = t2 & t1;		// t3 is the result. 

g28224:
  if (_trace) printf("g28224:\n");
  if (t3)   
    t5 = t4;
  *(u64 *)iSP = t5;
  goto cachevalid;   

/* end DoTypeMember */
  /* End of Halfword operand from stack instruction - DoTypeMember */
/* start DoPointerPlus */

  /* Halfword operand from stack instruction - DoPointerPlus */
  /* arg2 has the preloaded 8 bit operand. */

dopointerplus:
  if (_trace) printf("dopointerplus:\n");
#ifdef TRACING
#endif

DoPointerPlusSP:
  if (_trace) printf("DoPointerPlusSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto begindopointerplus;
		/* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  arg1 = iSP;		// SP-pop mode 
  iSP = arg4;		// Adjust SP 
#ifdef TRACING
  goto begindopointerplus;   
#endif

DoPointerPlusLP:
  if (_trace) printf("DoPointerPlusLP:\n");
#ifdef TRACING
  goto begindopointerplus;   
#endif

DoPointerPlusFP:
  if (_trace) printf("DoPointerPlusFP:\n");

begindopointerplus:
  if (_trace) printf("begindopointerplus:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Get the data of op2 */
  t2 = *(s32 *)arg1;
  t3 = (s32)arg6 + (s32)t2;		// (%32-bit-plus (data arg1) (data arg2)) 
		/* Put result back on the stack */
  *(u32 *)iSP = t3;
  goto cachevalid;   
#ifdef TRACING
  goto DoPointerPlusIM;   
#endif

DoPointerPlusIM:
  if (_trace) printf("DoPointerPlusIM:\n");
  t2 = arg2 << 56;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t2 = (s64)t2 >> 56;

g28225:
  if (_trace) printf("g28225:\n");
  t3 = (s32)arg6 + (s32)t2;		// (%32-bit-plus (data arg1) (data arg2)) 
		/* Put result back on the stack */
  *(u32 *)iSP = t3;
  goto cachevalid;   

/* end DoPointerPlus */
  /* End of Halfword operand from stack instruction - DoPointerPlus */
/* start DoLdb */

  /* Field Extraction instruction - DoLdb */

doldb:
  if (_trace) printf("doldb:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoLdbIM:
  if (_trace) printf("DoLdbIM:\n");

DoLdbSP:
  if (_trace) printf("DoLdbSP:\n");

DoLdbLP:
  if (_trace) printf("DoLdbLP:\n");

DoLdbFP:
  if (_trace) printf("DoLdbFP:\n");
		/* Shift the 'size-1' bits into place */
  arg1 = arg3 >> 37;
  arg2 = arg2 & 31;		// mask out the unwanted bits in arg2 
  arg1 = arg1 & 31;		// mask out the unwanted bits in arg1 
  /* arg1 has size-1, arg2 has position. */
  arg3 = (u32)(arg6 >> ((4&7)*8));   
  arg4 = (u32)arg6;   		// get ARG1 tag/data 
  /* TagType. */
  t8 = arg3 & 63;
  t9 = t8 - Type_Fixnum;
		/* Shift ARG1 left to get new high bits */
  t3 = arg4 << (arg2 & 63);
  if (t9 != 0)   		// Not a fixnum 
    goto ldbexception;
  t7 = zero + -2;   
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t6 = (u32)(t3 >> ((4&7)*8));   		// Get new low bits 
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Unmask */
  t7 = t7 << (arg1 & 63);
  t3 = t3 | t6;		// Glue two parts of shifted operand together 
		/* T8 is TypeFixnum from above */
  *(u32 *)(iSP + 4) = t8;
  t3 = t3 & ~t7;		// T3= masked value. 
  *(u32 *)iSP = t3;
  goto cachevalid;   

/* end DoLdb */
  /* End of Halfword operand from stack instruction - DoLdb */
/* start DoSetSpToAddressSaveTos */

  /* Halfword operand from stack instruction - DoSetSpToAddressSaveTos */
  /* arg2 has the preloaded 8 bit operand. */

dosetsptoaddresssavetos:
  if (_trace) printf("dosetsptoaddresssavetos:\n");
#ifdef TRACING
#endif

DoSetSpToAddressSaveTosSP:
  if (_trace) printf("DoSetSpToAddressSaveTosSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto begindosetsptoaddresssavetos;
		/* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  arg1 = iSP;		// SP-pop mode 
  iSP = arg4;		// Adjust SP 
#ifdef TRACING
  goto begindosetsptoaddresssavetos;   
#endif

DoSetSpToAddressSaveTosLP:
  if (_trace) printf("DoSetSpToAddressSaveTosLP:\n");
#ifdef TRACING
  goto begindosetsptoaddresssavetos;   
#endif

DoSetSpToAddressSaveTosFP:
  if (_trace) printf("DoSetSpToAddressSaveTosFP:\n");

begindosetsptoaddresssavetos:
  if (_trace) printf("begindosetsptoaddresssavetos:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = arg1;		// Set the stack top as specified. 
		/* Restore the TOS. */
  *(u64 *)arg1 = arg6;
  goto cachevalid;   
#ifdef TRACING
#endif

DoSetSpToAddressSaveTosIM:
  goto doistageerror;

/* end DoSetSpToAddressSaveTos */
  /* End of Halfword operand from stack instruction - DoSetSpToAddressSaveTos */
/* start DoPop */

  /* Halfword operand from stack instruction - DoPop */
  /* arg2 has the preloaded 8 bit operand. */

dopop:
  if (_trace) printf("dopop:\n");
#ifdef TRACING
#endif

DoPopSP:
  if (_trace) printf("DoPopSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto begindopop;
		/* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  arg1 = iSP;		// SP-pop mode 
  iSP = arg4;		// Adjust SP 
#ifdef TRACING
  goto begindopop;   
#endif

DoPopLP:
  if (_trace) printf("DoPopLP:\n");
#ifdef TRACING
  goto begindopop;   
#endif

DoPopFP:
  if (_trace) printf("DoPopFP:\n");

begindopop:
  if (_trace) printf("begindopop:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Pop Stack. */
  iSP = iSP - 8;
		/* Store all 40 bits on stack */
  *(u64 *)arg1 = arg6;
  goto cachevalid;   
#ifdef TRACING
#endif

DoPopIM:
  goto doistageerror;

/* end DoPop */
  /* End of Halfword operand from stack instruction - DoPop */
/* start DoMovem */

  /* Halfword operand from stack instruction - DoMovem */
  /* arg2 has the preloaded 8 bit operand. */

domovem:
  if (_trace) printf("domovem:\n");
#ifdef TRACING
#endif

DoMovemSP:
  if (_trace) printf("DoMovemSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 != 0)   
    goto begindomovem;
		/* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  arg1 = iSP;		// SP-pop mode 
  iSP = arg4;		// Adjust SP 
#ifdef TRACING
  goto begindomovem;   
#endif

DoMovemLP:
  if (_trace) printf("DoMovemLP:\n");
#ifdef TRACING
  goto begindomovem;   
#endif

DoMovemFP:
  if (_trace) printf("DoMovemFP:\n");

begindomovem:
  if (_trace) printf("begindomovem:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Store all 40 bits of TOS on stack */
  *(u64 *)arg1 = arg6;
  goto cachevalid;   
#ifdef TRACING
#endif

DoMovemIM:
  goto doistageerror;

/* end DoMovem */
  /* End of Halfword operand from stack instruction - DoMovem */
/* start DoPushAddress */

  /* Halfword operand from stack instruction - DoPushAddress */
  /* arg2 has the preloaded 8 bit operand. */

dopushaddress:
  if (_trace) printf("dopushaddress:\n");
#ifdef TRACING
#endif

DoPushAddressSP:
  if (_trace) printf("DoPushAddressSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindopushaddress;   
#endif

DoPushAddressLP:
  if (_trace) printf("DoPushAddressLP:\n");
#ifdef TRACING
  goto begindopushaddress;   
#endif

DoPushAddressFP:
  if (_trace) printf("DoPushAddressFP:\n");

begindopushaddress:
  if (_trace) printf("begindopushaddress:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* Convert stack cache address to VMA */
  t2 = *(u64 *)&(processor->stackcachedata);
  t1 = *(u64 *)&(processor->stackcachebasevma);
		/* stack cache base relative offset */
  t2 = arg1 - t2;
		/* convert byte address to word address */
  t2 = t2 >> 3;
  t1 = t2 + t1;		// reconstruct VMA 
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t3 = Type_Locative;
  *(u32 *)(iSP + 8) = t1;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t3;
  iSP = iSP + 8;
  goto cachevalid;   
#ifdef TRACING
#endif

DoPushAddressIM:
  goto doistageerror;

/* end DoPushAddress */
  /* End of Halfword operand from stack instruction - DoPushAddress */
/* start DoMemoryRead */

  /* Halfword 10 bit immediate instruction - DoMemoryRead */

domemoryread:
  if (_trace) printf("domemoryread:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoMemoryReadIM:
  if (_trace) printf("DoMemoryReadIM:\n");

DoMemoryReadSP:
  if (_trace) printf("DoMemoryReadSP:\n");

DoMemoryReadLP:
  if (_trace) printf("DoMemoryReadLP:\n");

DoMemoryReadFP:
  if (_trace) printf("DoMemoryReadFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
		/* Low bit clear if memory-read, set if memory-read-address */
  t1 = arg3 >> 10;
  t2 = arg1 & 32;		// T2 = fixnum check 
  t3 = arg1 & 16;		// T3 = reset CDR code 
		/* arg3 = cycle type */
  arg3 = arg1 >> 6;
  arg1 = (u32)(arg6 >> ((4&7)*8));   
  arg2 = (u32)arg6;   		// Get tag/data 
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  /* Memory Read Internal */

g28226:
  t7 = arg2 + ivory;
  t8 = (arg3 * 4);   		// Cycle-number -> table offset 
  arg5 = LDQ_U(t7);   
  t8 = (t8 * 4) + ivory;   
  arg6 = (t7 * 4);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)(t8 + PROCESSORSTATE_DATAREAD_MASK);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28228;

g28227:
  t8 = t8 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28230;

g28237:
  if (t2 == 0) 		// J. if no check for fixnum. 
    goto mrdataok;
  t5 = arg5 - Type_Fixnum;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto mrnotfixnum;

mrdataok:
  if (_trace) printf("mrdataok:\n");
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  if (t1 & 1)   		// Get original tag if memory-read-address 
   arg5 = arg1;
  if (t3 == 0) 		// J. if no reset CDR code 
    goto mrcdrunch;
  /* TagType. */
  arg5 = arg5 & 63;

mrcdrunch:
  if (_trace) printf("mrcdrunch:\n");
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (t1 & 1)   		// Get forwarded address if memory-read-address 
   arg6 = arg2;
  *(u32 *)iSP = arg6;
		/* write the stack cache */
  *(u32 *)(iSP + 4) = arg5;
  goto cachevalid;   

mrnotfixnum:
  if (_trace) printf("mrnotfixnum:\n");
  arg5 = 0;
  arg2 = 5;
  goto illegaloperand;

g28230:
  if (_trace) printf("g28230:\n");

g28228:
  if (_trace) printf("g28228:\n");
  r0 = (u64)&&return0579;
  goto memoryreadgeneraldecode;
return0579:
  goto g28237;   

/* end DoMemoryRead */
  /* End of Halfword operand from stack instruction - DoMemoryRead */
/* start DoBranch */

  /* Halfword 10 bit immediate instruction - DoBranch */

dobranch:
  if (_trace) printf("dobranch:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchIM:
  if (_trace) printf("DoBranchIM:\n");

DoBranchSP:
  if (_trace) printf("DoBranchSP:\n");

DoBranchLP:
  if (_trace) printf("DoBranchLP:\n");

DoBranchFP:
  if (_trace) printf("DoBranchFP:\n");
  arg1 = (s64)arg3 >> 48;
  /* arg1 has signed operand preloaded. */
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  iPC = iPC + arg1;		// Update the PC in halfwords 
#ifndef CACHEMETERING
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;   

/* end DoBranch */
  /* End of Halfword operand from stack instruction - DoBranch */
/* start DoGenericDispatch */

  /* Halfword operand from stack instruction - DoGenericDispatch */
  /* arg2 has the preloaded 8 bit operand. */

dogenericdispatch:
  if (_trace) printf("dogenericdispatch:\n");
#ifdef TRACING
#endif

DoGenericDispatchSP:
  if (_trace) printf("DoGenericDispatchSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindogenericdispatch;   
#endif

DoGenericDispatchLP:
  if (_trace) printf("DoGenericDispatchLP:\n");
#ifdef TRACING
  goto begindogenericdispatch;   
#endif

DoGenericDispatchFP:
  if (_trace) printf("DoGenericDispatchFP:\n");

begindogenericdispatch:
  if (_trace) printf("begindogenericdispatch:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  arg2 = *(s32 *)&processor->control;
		/* get generic tag and data */
  arg1 = *(s32 *)(iFP + 20);
  t1 = *(s32 *)(iFP + 16);
  arg5 = arg2 & 255;		// get number of arguments 
		/* get instance tag and data */
  arg3 = *(s32 *)(iFP + 28);
  arg4 = *(s32 *)(iFP + 24);
		/* done if 2 or more arguments (plus 2 extra words) */
  arg5 = arg5 - 4;
  if ((s64)arg5 < 0)   
    goto verifygenericarity;
  t1 = (u32)t1;   
  arg4 = (u32)arg4;   
  r0 = (u64)&&return0580;
  goto lookuphandler;
return0580:
  t3 = t4 - Type_EvenPC;
  t3 = t3 & 62;		// Strip CDR code, low bits 
  if (t3 != 0)   
    goto g28239;
  t3 = t6 & 63;		// Strip CDR code 
  t3 = t3 - Type_NIL;
  if (t3 == 0) 
    goto g28238;
  *(u32 *)(iFP + 16) = t7;
		/* write the stack cache */
  *(u32 *)(iFP + 20) = t6;

g28238:
  if (_trace) printf("g28238:\n");
  /* Convert real continuation to PC. */
  iPC = t4 & 1;
  iPC = t9 + iPC;
  iPC = t9 + iPC;
  goto interpretinstructionforjump;   

g28239:
  if (_trace) printf("g28239:\n");
  /* Convert stack cache address to VMA */
  t2 = *(u64 *)&(processor->stackcachedata);
  t3 = *(u64 *)&(processor->stackcachebasevma);
		/* stack cache base relative offset */
  t2 = iSP - t2;
		/* convert byte address to word address */
  t2 = t2 >> 3;
  t3 = t2 + t3;		// reconstruct VMA 
  arg5 = t3;
  arg2 = 37;
  goto illegaloperand;
#ifdef TRACING
#endif

DoGenericDispatchIM:
  goto doistageerror;

/* end DoGenericDispatch */
  /* End of Halfword operand from stack instruction - DoGenericDispatch */
/* start LookupHandler */


lookuphandler:
  if (_trace) printf("lookuphandler:\n");
  sp = sp + -8;   
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  t5 = arg3 - Type_Instance;
  t5 = t5 & 60;		// Strip CDR code, low bits 
  if (t5 != 0)   
    goto g28243;
  arg2 = arg4;		// Don't clobber instance if it's forwarded 
  /* Memory Read Internal */

g28244:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->header_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28246;

g28245:
  t7 = zero + 64;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28248;

g28253:

g28242:
  if (_trace) printf("g28242:\n");
  arg2 = arg6;
  /* Memory Read Internal */

g28254:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28256;

g28255:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28258;

g28265:
  t2 = arg6;
  t5 = arg5 - Type_Fixnum;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto g28240;
  arg2 = arg2 + 1;
  /* Memory Read Internal */

g28266:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28268;

g28267:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28270;

g28277:
  t3 = arg6;
  t5 = arg5 - Type_Locative;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto g28241;
  arg2 = t2 & t1;
  t5 = arg2 << 1;
  arg4 = arg2 + t5;		// (* (logand mask data) 3) 
  /* TagType. */
  arg1 = arg1 & 63;

g28279:
  if (_trace) printf("g28279:\n");
  arg2 = t3 + arg4;
  arg4 = arg4 + 3;
  /* Read key */
  /* Memory Read Internal */

g28280:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28282;

g28281:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28284;

g28291:
  /* TagType. */
  arg5 = arg5 & 63;
  t5 = (arg5 == Type_NIL) ? 1 : 0;   
  if (t5 != 0)   
    goto g28278;
  t5 = (arg1 == arg5) ? 1 : 0;   
  if (t5 == 0) 
    goto g28279;
  t5 = (s32)t1 - (s32)arg6;
  if (t5 != 0)   
    goto g28279;

g28278:
  if (_trace) printf("g28278:\n");
  /* Read method */
  arg2 = arg2 + 1;
  /* Memory Read Internal */

g28292:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28294;

g28293:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28296;

g28303:
  t4 = arg5;
  arg3 = arg6;
  /* Read parameter */
  arg2 = arg2 + 1;
  /* Memory Read Internal */

g28304:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28306;

g28305:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28308;

g28315:
  t6 = arg5;
  t7 = arg6;
  t9 = arg3;
  sp = sp + 8;   
  goto *r0; /* ret */

g28308:
  if (_trace) printf("g28308:\n");
  if ((t7 & 1) == 0)   
    goto g28307;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28304;   

g28307:
  if (_trace) printf("g28307:\n");

g28306:
  if (_trace) printf("g28306:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0581;
  goto memoryreaddatadecode;
return0581:
  r0 = *(u64 *)sp;
  goto g28315;   

g28296:
  if (_trace) printf("g28296:\n");
  if ((t7 & 1) == 0)   
    goto g28295;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28292;   

g28295:
  if (_trace) printf("g28295:\n");

g28294:
  if (_trace) printf("g28294:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0582;
  goto memoryreaddatadecode;
return0582:
  r0 = *(u64 *)sp;
  goto g28303;   

g28284:
  if (_trace) printf("g28284:\n");
  if ((t7 & 1) == 0)   
    goto g28283;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28280;   

g28283:
  if (_trace) printf("g28283:\n");

g28282:
  if (_trace) printf("g28282:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0583;
  goto memoryreaddatadecode;
return0583:
  r0 = *(u64 *)sp;
  goto g28291;   

g28270:
  if (_trace) printf("g28270:\n");
  if ((t7 & 1) == 0)   
    goto g28269;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28266;   

g28269:
  if (_trace) printf("g28269:\n");

g28268:
  if (_trace) printf("g28268:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0584;
  goto memoryreaddatadecode;
return0584:
  r0 = *(u64 *)sp;
  goto g28277;   

g28258:
  if (_trace) printf("g28258:\n");
  if ((t7 & 1) == 0)   
    goto g28257;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28254;   

g28257:
  if (_trace) printf("g28257:\n");

g28256:
  if (_trace) printf("g28256:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0585;
  goto memoryreaddatadecode;
return0585:
  r0 = *(u64 *)sp;
  goto g28265;   

g28248:
  if (_trace) printf("g28248:\n");
  if ((t7 & 1) == 0)   
    goto g28247;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28244;   

g28247:
  if (_trace) printf("g28247:\n");

g28246:
  if (_trace) printf("g28246:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0586;
  goto memoryreadheaderdecode;
return0586:
  r0 = *(u64 *)sp;
  goto g28253;   

g28243:
  if (_trace) printf("g28243:\n");
  /* not an instance, flavor description comes from magic vector */
  arg2 = *(u64 *)&(processor->trapvecbase);
  /* TagType. */
  t5 = arg3 & 63;
  arg2 = arg2 + 2560;   
  arg2 = t5 + arg2;
  /* Memory Read Internal */

g28316:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28318;

g28317:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28320;
  goto g28242;   

g28240:
  if (_trace) printf("g28240:\n");
  arg5 = arg2;
  arg2 = 34;
  goto illegaloperand;

g28241:
  if (_trace) printf("g28241:\n");
  arg5 = arg2;
  arg2 = 35;
  goto illegaloperand;

g28320:
  if (_trace) printf("g28320:\n");
  if ((t7 & 1) == 0)   
    goto g28319;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28316;   

g28319:
  if (_trace) printf("g28319:\n");

g28318:
  if (_trace) printf("g28318:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0587;
  goto memoryreaddatadecode;
return0587:
  r0 = *(u64 *)sp;
  goto g28242;   

/* end LookupHandler */
/* start DoSetTag */

  /* Halfword operand from stack instruction - DoSetTag */
  /* arg2 has the preloaded 8 bit operand. */

dosettag:
  if (_trace) printf("dosettag:\n");
#ifdef TRACING
#endif

DoSetTagSP:
  if (_trace) printf("DoSetTagSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindosettag;   
#endif

DoSetTagLP:
  if (_trace) printf("DoSetTagLP:\n");
#ifdef TRACING
  goto begindosettag;   
#endif

DoSetTagFP:
  if (_trace) printf("DoSetTagFP:\n");

begindosettag:
  if (_trace) printf("begindosettag:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
		/* Get tag/data of op2 */
  t1 = *(s32 *)(arg1 + 4);
  arg2 = *(s32 *)arg1;
  t3 = t1 - Type_Fixnum;
  t3 = t3 & 63;		// Strip CDR code 
  if (t3 != 0)   
    goto settagexc;
#ifdef TRACING
  goto DoSetTagIM;   
#endif

DoSetTagIM:
  if (_trace) printf("DoSetTagIM:\n");
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
		/* Set TAG of op1 */
  *(u32 *)(iSP + 4) = arg2;
  goto cachevalid;   

settagexc:
  if (_trace) printf("settagexc:\n");
  arg5 = 0;
  arg2 = 63;
  goto illegaloperand;

/* end DoSetTag */
  /* End of Halfword operand from stack instruction - DoSetTag */
/* start DoCar */

  /* Halfword operand from stack instruction - DoCar */
  /* arg2 has the preloaded 8 bit operand. */

docar:
  if (_trace) printf("docar:\n");
#ifdef TRACING
#endif

DoCarSP:
  if (_trace) printf("DoCarSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindocar;   
#endif

DoCarLP:
  if (_trace) printf("DoCarLP:\n");
#ifdef TRACING
  goto begindocar;   
#endif

DoCarFP:
  if (_trace) printf("DoCarFP:\n");

begindocar:
  if (_trace) printf("begindocar:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
		/* Get the operand from the stack. */
  arg5 = *(s32 *)(arg1 + 4);
  arg6 = *(s32 *)arg1;
  r0 = (u64)&&return0588;
  goto carinternal;
return0588:
  t5 = arg5 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = arg6;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  goto NEXTINSTRUCTION;   
#ifdef TRACING
#endif

DoCarIM:
  goto doistageerror;

/* end DoCar */
  /* End of Halfword operand from stack instruction - DoCar */
/* start CarInternal */


carinternal:
  if (_trace) printf("carinternal:\n");
  sp = sp + -8;   
  arg2 = (u32)(arg6 >> ((zero&7)*8));   
  t5 = arg5 & 63;		// Strip off any CDR code bits. 
  t6 = (t5 == Type_List) ? 1 : 0;   

g28347:
  if (_trace) printf("g28347:\n");
  if (t6 == 0) 
    goto g28330;
  /* Here if argument TypeList */

g28327:
  /* Memory Read Internal */

g28331:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28333;

g28332:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28335;

g28342:

g28329:
  if (_trace) printf("g28329:\n");

g28328:
  if (_trace) printf("g28328:\n");
  sp = sp + 8;   
  goto *r0; /* ret */

g28330:
  if (_trace) printf("g28330:\n");
  t6 = (t5 == Type_NIL) ? 1 : 0;   

g28348:
  if (_trace) printf("g28348:\n");
  if (t6 != 0)   
    goto g28329;

g28343:
  if (_trace) printf("g28343:\n");
  t6 = (t5 == Type_Locative) ? 1 : 0;   

g28349:
  if (_trace) printf("g28349:\n");
  if (t6 != 0)   
    goto g28327;

g28344:
  if (_trace) printf("g28344:\n");
  /* Here for all other cases */
  arg6 = arg5;		// arg6 = tag to dispatch on 
  arg3 = 0;		// arg3 = stackp 
  arg1 = 1;		// arg1 = instruction arity 
  arg4 = 0;		// arg4 = arithmeticp 
  goto listexception;

g28335:
  if (_trace) printf("g28335:\n");
  if ((t7 & 1) == 0)   
    goto g28334;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28331;   

g28334:
  if (_trace) printf("g28334:\n");

g28333:
  if (_trace) printf("g28333:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0589;
  goto memoryreaddatadecode;
return0589:
  r0 = *(u64 *)sp;
  goto g28342;   

/* end CarInternal */
/* start DoCdr */

  /* Halfword operand from stack instruction - DoCdr */
  /* arg2 has the preloaded 8 bit operand. */

docdr:
  if (_trace) printf("docdr:\n");
#ifdef TRACING
#endif

DoCdrSP:
  if (_trace) printf("DoCdrSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindocdr;   
#endif

DoCdrLP:
  if (_trace) printf("DoCdrLP:\n");
#ifdef TRACING
  goto begindocdr;   
#endif

DoCdrFP:
  if (_trace) printf("DoCdrFP:\n");

begindocdr:
  if (_trace) printf("begindocdr:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
		/* Get the operand from the stack. */
  arg5 = *(s32 *)(arg1 + 4);
  arg6 = *(s32 *)arg1;
  r0 = (u64)&&return0590;
  goto cdrinternal;
return0590:
  t5 = arg5 & 63;		// set CDR-NEXT 
  *(u32 *)(iSP + 8) = arg6;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  goto NEXTINSTRUCTION;   
#ifdef TRACING
#endif

DoCdrIM:
  goto doistageerror;

/* end DoCdr */
  /* End of Halfword operand from stack instruction - DoCdr */
/* start CdrInternal */


cdrinternal:
  if (_trace) printf("cdrinternal:\n");
  sp = sp + -8;   
  arg2 = (u32)arg6;   
  t5 = arg5 & 63;		// Strip off any CDR code bits. 
  t6 = (t5 == Type_List) ? 1 : 0;   

g28385:
  if (_trace) printf("g28385:\n");
  if (t6 == 0) 
    goto g28353;
  /* Here if argument TypeList */
  /* Memory Read Internal */

g28354:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->cdr_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28356;

g28355:
  t7 = zero + 192;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28358;

g28363:
  t5 = arg5 & 192;		// Extract CDR code. 
  if (t5 != 0)   
    goto g28365;
  /* Here if argument 0 */
  arg6 = arg2 + 1;		// Address of next position is CDR 
  arg5 = Type_List;

g28364:
  if (_trace) printf("g28364:\n");

g28352:
  if (_trace) printf("g28352:\n");

g28351:
  if (_trace) printf("g28351:\n");
  sp = sp + 8;   
  goto *r0; /* ret */

g28353:
  if (_trace) printf("g28353:\n");
  t6 = (t5 == Type_NIL) ? 1 : 0;   

g28386:
  if (_trace) printf("g28386:\n");
  if (t6 != 0)   
    goto g28352;

g28381:
  if (_trace) printf("g28381:\n");
  t6 = (t5 == Type_Locative) ? 1 : 0;   

g28387:
  if (_trace) printf("g28387:\n");
  if (t6 != 0)   
    goto g28350;

g28382:
  if (_trace) printf("g28382:\n");
  /* Here for all other cases */
  arg6 = arg5;		// arg6 = tag to dispatch on 
  arg3 = 0;		// arg3 = stackp 
  arg1 = 1;		// arg1 = instruction arity 
  arg4 = 0;		// arg4 = arithmeticp 
  goto listexception;

g28365:
  if (_trace) printf("g28365:\n");
  t6 = (t5 == 128) ? 1 : 0;   

g28388:
  if (_trace) printf("g28388:\n");
  if (t6 == 0) 
    goto g28366;
  /* Here if argument 128 */
  arg2 = arg2 + 1;

g28350:
  if (_trace) printf("g28350:\n");
  /* Memory Read Internal */

g28367:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28369;

g28368:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;   
  if (t8 & 1)   
    goto g28371;
  goto g28351;   

g28366:
  if (_trace) printf("g28366:\n");
  t6 = (t5 == 64) ? 1 : 0;   

g28389:
  if (_trace) printf("g28389:\n");
  if (t6 == 0) 
    goto g28378;
  /* Here if argument 64 */
  arg6 = *(s32 *)&processor->niladdress;
  arg5 = *((s32 *)(&processor->niladdress)+1);
  arg6 = (u32)arg6;   
  goto g28351;   

g28378:
  if (_trace) printf("g28378:\n");
  /* Here for all other cases */
  arg5 = arg2;
  arg2 = 15;
  goto illegaloperand;

g28371:
  if (_trace) printf("g28371:\n");
  if ((t7 & 1) == 0)   
    goto g28370;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28367;   

g28370:
  if (_trace) printf("g28370:\n");

g28369:
  if (_trace) printf("g28369:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0591;
  goto memoryreaddatadecode;
return0591:
  r0 = *(u64 *)sp;
  goto g28351;   

g28358:
  if (_trace) printf("g28358:\n");
  if ((t7 & 1) == 0)   
    goto g28357;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28354;   

g28357:
  if (_trace) printf("g28357:\n");

g28356:
  if (_trace) printf("g28356:\n");
  *(u64 *)sp = r0;
  r0 = (u64)&&return0592;
  goto memoryreadcdrdecode;
return0592:
  r0 = *(u64 *)sp;
  goto g28363;   

/* end CdrInternal */
/* start DoReadInternalRegister */

  /* Halfword 10 bit immediate instruction - DoReadInternalRegister */

doreadinternalregister:
  if (_trace) printf("doreadinternalregister:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoReadInternalRegisterIM:
  if (_trace) printf("DoReadInternalRegisterIM:\n");

DoReadInternalRegisterSP:
  if (_trace) printf("DoReadInternalRegisterSP:\n");

DoReadInternalRegisterLP:
  if (_trace) printf("DoReadInternalRegisterLP:\n");

DoReadInternalRegisterFP:
  if (_trace) printf("DoReadInternalRegisterFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
  t2 = *(u64 *)&(processor->internalregisterread2);
  t3 = (s32)arg1 - (s32)512;
  t1 = *(u64 *)&(processor->internalregisterread1);
  if ((s64)t3 >= 0)   		// We're in the 1000's 
    goto g28390;
  t3 = arg1 & 63;		// Keep only six bits 
  t2 = ((s64)t3 <= (s64)42) ? 1 : 0;   		// In range for the low registers? 
  t3 = (t3 * 8) + t1;
  if (t2 == 0) 
    goto ReadRegisterError;
  t3 = *(u64 *)t3;
    goto *t3; /* jmp */   		// Jump to the handler 

g28390:
  if (_trace) printf("g28390:\n");
  t1 = ((s64)t3 <= (s64)33) ? 1 : 0;   		// In range for the high registers? 
  t3 = (t3 * 8) + t2;
  if (t1 == 0) 
    goto ReadRegisterError;
  t3 = *(u64 *)t3;
    goto *t3; /* jmp */   		// Jump to the handler 

/* end DoReadInternalRegister */
  /* End of Halfword operand from stack instruction - DoReadInternalRegister */
/* start DoWriteInternalRegister */

  /* Halfword 10 bit immediate instruction - DoWriteInternalRegister */

dowriteinternalregister:
  if (_trace) printf("dowriteinternalregister:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoWriteInternalRegisterIM:
  if (_trace) printf("DoWriteInternalRegisterIM:\n");

DoWriteInternalRegisterSP:
  if (_trace) printf("DoWriteInternalRegisterSP:\n");

DoWriteInternalRegisterLP:
  if (_trace) printf("DoWriteInternalRegisterLP:\n");

DoWriteInternalRegisterFP:
  if (_trace) printf("DoWriteInternalRegisterFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
  arg2 = (u32)(arg6 >> ((4&7)*8));   
  arg3 = (u32)arg6;   		// Arg2=tag arg3=data 
		/* Pop Stack. */
  iSP = iSP - 8;
  t2 = *(u64 *)&(processor->internalregisterwrite2);
  t3 = (s32)arg1 - (s32)512;
  t1 = *(u64 *)&(processor->internalregisterwrite1);
  if ((s64)t3 >= 0)   		// We're in the 1000's 
    goto g28391;
  t3 = arg1 & 63;		// Keep only six bits 
  t2 = ((s64)t3 <= (s64)42) ? 1 : 0;   		// In range for the low registers? 
  t3 = (t3 * 8) + t1;
  if (t2 == 0) 
    goto WriteRegisterError;
  t3 = *(u64 *)t3;
    goto *t3; /* jmp */   		// Jump to the handler 

g28391:
  if (_trace) printf("g28391:\n");
  t1 = ((s64)t3 <= (s64)33) ? 1 : 0;   		// In range for the high registers? 
  t3 = (t3 * 8) + t2;
  if (t1 == 0) 
    goto WriteRegisterError;
  t3 = *(u64 *)t3;
    goto *t3; /* jmp */   		// Jump to the handler 

/* end DoWriteInternalRegister */
  /* End of Halfword operand from stack instruction - DoWriteInternalRegister */
/* start WriteRegisterBARx */


WriteRegisterBARx:
  if (_trace) printf("WriteRegisterBARx:\n");
		/* BAR number into T2 */
  t2 = arg1 >> 7;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
		/* Make a quadword from tag and data */
  t3 = arg2 << 32;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t1 = (u64)&processor->bar0;   
		/* Now T1 points to the BAR */
  t1 = (t2 * 8) + t1;
  t3 = t3 | arg3;		// Construct the combined word 
  *(u64 *)t1 = t3;
  goto cachevalid;   

/* end WriteRegisterBARx */
/* start DoBlock3Read */

  /* Halfword 10 bit immediate instruction - DoBlock3Read */

doblock3read:
  if (_trace) printf("doblock3read:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBlock3ReadIM:
  if (_trace) printf("DoBlock3ReadIM:\n");

DoBlock3ReadSP:
  if (_trace) printf("DoBlock3ReadSP:\n");

DoBlock3ReadLP:
  if (_trace) printf("DoBlock3ReadLP:\n");

DoBlock3ReadFP:
  if (_trace) printf("DoBlock3ReadFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
  arg4 = (u64)&processor->bar3;   
  goto blockread;   

/* end DoBlock3Read */
  /* End of Halfword operand from stack instruction - DoBlock3Read */
/* start DoBlock2Read */

  /* Halfword 10 bit immediate instruction - DoBlock2Read */

doblock2read:
  if (_trace) printf("doblock2read:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBlock2ReadIM:
  if (_trace) printf("DoBlock2ReadIM:\n");

DoBlock2ReadSP:
  if (_trace) printf("DoBlock2ReadSP:\n");

DoBlock2ReadLP:
  if (_trace) printf("DoBlock2ReadLP:\n");

DoBlock2ReadFP:
  if (_trace) printf("DoBlock2ReadFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
  arg4 = (u64)&processor->bar2;   
  goto blockread;   

/* end DoBlock2Read */
  /* End of Halfword operand from stack instruction - DoBlock2Read */
/* start DoBlock1Read */

  /* Halfword 10 bit immediate instruction - DoBlock1Read */

doblock1read:
  if (_trace) printf("doblock1read:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBlock1ReadIM:
  if (_trace) printf("DoBlock1ReadIM:\n");

DoBlock1ReadSP:
  if (_trace) printf("DoBlock1ReadSP:\n");

DoBlock1ReadLP:
  if (_trace) printf("DoBlock1ReadLP:\n");

DoBlock1ReadFP:
  if (_trace) printf("DoBlock1ReadFP:\n");
  arg1 = (u16)(arg3 >> ((4&7)*8));   
  /* arg1 has operand preloaded. */
  arg4 = (u64)&processor->bar1;   

blockread:
  if (_trace) printf("blockread:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
		/* Get the vma */
  arg2 = *(s32 *)arg4;
		/* cycle type */
  arg3 = arg1 >> 6;
  t2 = arg1 & 4;		// =no-incrementp 
  t3 = arg1 & 16;		// =cdr-code-nextp 
  t4 = arg1 & 32;		// =fixnum onlyp 
  arg2 = (u32)arg2;   
  /* Do the read cycle */
  /* Memory Read Internal */

g28395:
  t7 = arg2 + ivory;
  t8 = (arg3 * 4);   		// Cycle-number -> table offset 
  arg5 = LDQ_U(t7);   
  t8 = (t8 * 4) + ivory;   
  arg6 = (t7 * 4);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)(t8 + PROCESSORSTATE_DATAREAD_MASK);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28397;

g28396:
  t8 = t8 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28399;

g28406:
  if (t4 != 0)   		// J. if we have to test for fixnump. 
    goto g28392;

g28393:
  t4 = arg2 + 1;		// Compute Incremented address 

g28407:
  if (_trace) printf("g28407:\n");
  if (t2 == 0)   		// Conditionally update address 
    arg2 = t4;
		/* Store updated vma in BAR */
  *(u32 *)arg4 = arg2;
  t2 = arg5 & 63;		// Compute CDR-NEXT 
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  if (t3)   		// Conditionally Set CDR-NEXT 
    arg5 = t2;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u32 *)(iSP + 8) = arg6;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = arg5;
  iSP = iSP + 8;
  goto cachevalid;   

g28394:
  if (_trace) printf("g28394:\n");
  arg5 = arg2;
  arg2 = 23;
  goto illegaloperand;

g28399:
  if (_trace) printf("g28399:\n");

g28397:
  if (_trace) printf("g28397:\n");
  r0 = (u64)&&return0593;
  goto memoryreadgeneraldecode;
return0593:
  goto g28406;   

g28392:
  if (_trace) printf("g28392:\n");
  t5 = arg5 - Type_Fixnum;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto g28394;
  goto g28393;   

/* end DoBlock1Read */
  /* End of Halfword operand from stack instruction - DoBlock1Read */
/* start DoBlock2Write */

  /* Halfword operand from stack instruction - DoBlock2Write */

doblock2write:
  if (_trace) printf("doblock2write:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoBlock2WriteIM:
  if (_trace) printf("DoBlock2WriteIM:\n");
  /* This sequence only sucks a moderate amount */
		/* sign extend the byte argument. */
  arg2 = arg2 << 56;

g28408:
  if (_trace) printf("g28408:\n");
		/* Rest of sign extension */
  arg2 = (s64)arg2 >> 56;
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = *(u64 *)&(processor->immediate_arg);
  goto begindoblock2write;   
#ifdef TRACING
#endif

DoBlock2WriteSP:
  if (_trace) printf("DoBlock2WriteSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto headdoblock2write;   
#endif

DoBlock2WriteLP:
  if (_trace) printf("DoBlock2WriteLP:\n");
#ifdef TRACING
  goto headdoblock2write;   
#endif

DoBlock2WriteFP:
  if (_trace) printf("DoBlock2WriteFP:\n");

headdoblock2write:
  if (_trace) printf("headdoblock2write:\n");
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
		/* Get the operand */
  arg1 = *(u64 *)arg1;

begindoblock2write:
  if (_trace) printf("begindoblock2write:\n");
  /* arg1 has the operand, sign extended if immediate. */
  arg3 = *(s32 *)&processor->bar2;
  arg2 = (u64)&processor->bar2;   
  goto blockwrite;   

/* end DoBlock2Write */
  /* End of Halfword operand from stack instruction - DoBlock2Write */
/* start DoBlock1Write */

  /* Halfword operand from stack instruction - DoBlock1Write */

doblock1write:
  if (_trace) printf("doblock1write:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoBlock1WriteIM:
  if (_trace) printf("DoBlock1WriteIM:\n");
  /* This sequence only sucks a moderate amount */
		/* sign extend the byte argument. */
  arg2 = arg2 << 56;

g28412:
  if (_trace) printf("g28412:\n");
		/* Rest of sign extension */
  arg2 = (s64)arg2 >> 56;
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = *(u64 *)&(processor->immediate_arg);
  goto begindoblock1write;   
#ifdef TRACING
#endif

DoBlock1WriteSP:
  if (_trace) printf("DoBlock1WriteSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto headdoblock1write;   
#endif

DoBlock1WriteLP:
  if (_trace) printf("DoBlock1WriteLP:\n");
#ifdef TRACING
  goto headdoblock1write;   
#endif

DoBlock1WriteFP:
  if (_trace) printf("DoBlock1WriteFP:\n");

headdoblock1write:
  if (_trace) printf("headdoblock1write:\n");
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
		/* Get the operand */
  arg1 = *(u64 *)arg1;

begindoblock1write:
  if (_trace) printf("begindoblock1write:\n");
  /* arg1 has the operand, sign extended if immediate. */
  arg3 = *(s32 *)&processor->bar1;
  arg2 = (u64)&processor->bar1;   

blockwrite:
  if (_trace) printf("blockwrite:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg3 = (u32)arg3;   		// Unsigned vma 
		/* Get tag */
  t2 = arg1 >> 32;
  t3 = (u32)arg1;   		// Get data 
  t8 = arg3 + ivory;
  t6 = (t8 * 4);   
  t5 = LDQ_U(t8);   
		/* Stack cache offset */
  t4 = arg3 - t11;
  t7 = ((u64)t4 < (u64)t12) ? 1 : 0;   		// In range? 
  t4 = (t2 & 0xff) << ((t8&7)*8);   
  t5 = t5 & ~(0xffL << (t8&7)*8);

g28411:
  if (_trace) printf("g28411:\n");
  t5 = t5 | t4;
  STQ_U(t8, t5);   
  *(u32 *)t6 = t3;
  if (t7 != 0)   		// J. if in cache 
    goto g28410;

g28409:
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  arg3 = arg3 + 1;		// Increment the address 
		/* Store updated vma in BAR */
  *(u32 *)arg2 = arg3;
  goto cachevalid;   

g28410:
  if (_trace) printf("g28410:\n");
  t8 = *(u64 *)&(processor->stackcachedata);
		/* Stack cache offset */
  t4 = arg3 - t11;
		/* reconstruct SCA */
  t8 = (t4 * 8) + t8;
		/* Store in stack */
  *(u32 *)t8 = t3;
		/* write the stack cache */
  *(u32 *)(t8 + 4) = t2;
  goto g28409;   

/* end DoBlock1Write */
  /* End of Halfword operand from stack instruction - DoBlock1Write */
/* start DoBranchTrueNoPop */

  /* Halfword 10 bit immediate instruction - DoBranchTrueNoPop */

dobranchtruenopop:
  if (_trace) printf("dobranchtruenopop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchTrueNoPopIM:
  if (_trace) printf("DoBranchTrueNoPopIM:\n");

DoBranchTrueNoPopSP:
  if (_trace) printf("DoBranchTrueNoPopSP:\n");

DoBranchTrueNoPopLP:
  if (_trace) printf("DoBranchTrueNoPopLP:\n");

DoBranchTrueNoPopFP:
  if (_trace) printf("DoBranchTrueNoPopFP:\n");
  /* arg1 has signed operand preloaded. */
  t1 = (u32)(arg6 >> ((4&7)*8));   		// Check tag of word in TOS. 
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
		/* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  t1 = t1 & 63;		// strip the cdr code off. 
		/* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 == 0) 
    goto NEXTINSTRUCTION;
  if (arg1 == 0) 		// Can't branch to ourself 
    goto branchexception;
  iPC = iPC + arg1;		// Update the PC in halfwords 
#ifndef CACHEMETERING
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;   

/* end DoBranchTrueNoPop */
  /* End of Halfword operand from stack instruction - DoBranchTrueNoPop */
/* start DoBranchFalseNoPop */

  /* Halfword 10 bit immediate instruction - DoBranchFalseNoPop */

dobranchfalsenopop:
  if (_trace) printf("dobranchfalsenopop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchFalseNoPopIM:
  if (_trace) printf("DoBranchFalseNoPopIM:\n");

DoBranchFalseNoPopSP:
  if (_trace) printf("DoBranchFalseNoPopSP:\n");

DoBranchFalseNoPopLP:
  if (_trace) printf("DoBranchFalseNoPopLP:\n");

DoBranchFalseNoPopFP:
  if (_trace) printf("DoBranchFalseNoPopFP:\n");
  /* arg1 has signed operand preloaded. */
  t1 = (u32)(arg6 >> ((4&7)*8));   		// Check tag of word in TOS. 
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
		/* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  t1 = t1 & 63;		// strip the cdr code off. 
		/* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 != 0)   
    goto NEXTINSTRUCTION;
  if (arg1 == 0) 		// Can't branch to ourself 
    goto branchexception;
  iPC = iPC + arg1;		// Update the PC in halfwords 
#ifndef CACHEMETERING
  if (arg2 != 0)   
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;   

/* end DoBranchFalseNoPop */
  /* End of Halfword operand from stack instruction - DoBranchFalseNoPop */
/* start callgeneric */

  /* Fullword instruction - callgeneric */
#ifdef TRACING
#endif

callgeneric:
  if (_trace) printf("callgeneric:\n");

callgenericprefetch:
  if (_trace) printf("callgenericprefetch:\n");
  t3 = *(u64 *)&(processor->trapvecbase);
  arg4 = arg3;		// Get operand 
  arg3 = Type_GenericFunction;
  arg5 = Type_EvenPC;
  arg6 = t3 + 2636;   
  goto startcallcompiledmerge;   

/* end callgeneric */
  /* End of Fullword instruction - callgeneric */
/* start callcompiledeven */

  /* Fullword instruction - callcompiledeven */
#ifdef TRACING
#endif

callcompiledeven:
  if (_trace) printf("callcompiledeven:\n");

callcompiledevenprefetch:
  if (_trace) printf("callcompiledevenprefetch:\n");
  arg6 = arg3;		// Get operand 
  arg5 = Type_EvenPC;
  arg3 = zero;		// No extra arg 
  goto startcallcompiledmerge;   

/* end callcompiledeven */
  /* End of Fullword instruction - callcompiledeven */
/* start DoStartCall */

  /* Halfword operand from stack instruction - DoStartCall */
  /* arg2 has the preloaded 8 bit operand. */

dostartcall:
  if (_trace) printf("dostartcall:\n");
#ifdef TRACING
#endif

DoStartCallSP:
  if (_trace) printf("DoStartCallSP:\n");
  arg1 = arg5;		// Assume SP mode 
  if (arg2 == 0)   		// SP-pop mode 
    arg1 = iSP;
  if (arg2 == 0)   		// Adjust SP if SP-pop mode 
    iSP = arg4;
#ifdef TRACING
  goto begindostartcall;   
#endif

DoStartCallLP:
  if (_trace) printf("DoStartCallLP:\n");
#ifdef TRACING
  goto begindostartcall;   
#endif

DoStartCallFP:
  if (_trace) printf("DoStartCallFP:\n");

begindostartcall:
  if (_trace) printf("begindostartcall:\n");
  /* arg1 has the operand address. */
		/* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->stackcachebasevma);
		/* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg5 = *(s32 *)(arg1 + 4);
  arg6 = *(s32 *)arg1;

startcallagain:
  if (_trace) printf("startcallagain:\n");

g28415:
  if (_trace) printf("g28415:\n");
  t1 = *(u64 *)&(processor->trapvecbase);
  t2 = arg5 & 63;		// Strip off any CDR code bits. 
  t3 = (t2 == Type_CompiledFunction) ? 1 : 0;   

g28464:
  if (_trace) printf("g28464:\n");
  if (t3 == 0) 
    goto g28421;
  /* Here if argument TypeCompiledFunction */

g28416:
  if (_trace) printf("g28416:\n");
  arg3 = zero;		// No extra argument 

g28417:
  if (_trace) printf("g28417:\n");
  arg5 = Type_EvenPC;

startcallcompiledmerge:
  if (_trace) printf("startcallcompiledmerge:\n");
  t7 = *((s32 *)(&processor->continuation)+1);
  iSP = iSP + 16;		// prepare to push continuation/control register 
  t3 = *(s32 *)&processor->control;
  t6 = Type_Fixnum+0xC0;
  t8 = *(s32 *)&processor->continuation;
  t5 = (64) << 16;
  t7 = t7 | 192;		// Set CDR code 3 
		/* push continuation */
  *(u32 *)(iSP + -8) = t8;
		/* write the stack cache */
  *(u32 *)(iSP + -4) = t7;
  t8 = t3 | t5;		// Set call started bit in CR 
  t5 = zero + 256;   
		/* Push control register */
  *(u32 *)iSP = t3;
		/* write the stack cache */
  *(u32 *)(iSP + 4) = t6;
  t8 = t8 & ~t5;		// Clear the extra arg bit 
		/* Save control with new state */
  *(u32 *)&processor->control = t8;
  /* End of push-frame */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u32 *)&processor->continuation = arg6;
  *((u32 *)(&processor->continuation)+1) = arg5;
  *(u64 *)&processor->continuationcp = zero;
  if (arg3 != 0)   
    goto g28418;
  goto cachevalid;   

g28418:
  if (_trace) printf("g28418:\n");
  t1 = *(s32 *)&processor->control;
  t2 = zero + 256;   
  t3 = arg3 & 63;		// set CDR-NEXT 
		/* Push the extra arg. */
  *(u32 *)(iSP + 8) = arg4;
		/* write the stack cache */
  *(u32 *)(iSP + 12) = t3;
  iSP = iSP + 8;
  t1 = t1 | t2;		// Set the extra arg bit 
		/* Save control with new state */
  *(u32 *)&processor->control = t1;
  goto cachevalid;   

g28421:
  if (_trace) printf("g28421:\n");
  t3 = (t2 == Type_GenericFunction) ? 1 : 0;   

g28465:
  if (_trace) printf("g28465:\n");
  if (t3 == 0) 
    goto g28422;
  /* Here if argument TypeGenericFunction */
  arg3 = arg5;
  arg4 = (u32)arg6;   
  arg6 = t1 + 2636;   
  goto g28417;   

g28422:
  if (_trace) printf("g28422:\n");
  t3 = (t2 == Type_Instance) ? 1 : 0;   

g28466:
  if (_trace) printf("g28466:\n");
  if (t3 == 0) 
    goto g28423;
  /* Here if argument TypeInstance */
  arg3 = arg5;
  arg4 = (u32)arg6;   
  arg6 = t1 + 2638;   
  goto g28417;   

g28423:
  if (_trace) printf("g28423:\n");
  t3 = (t2 == Type_Symbol) ? 1 : 0;   

g28467:
  if (_trace) printf("g28467:\n");
  if (t3 == 0) 
    goto g28424;
  /* Here if argument TypeSymbol */
  arg6 = (u32)arg6;   
  arg3 = zero;		// No extra argument 
  arg2 = arg6 + 2;		// Get to the function cell 
  goto startcallindirect;   

g28424:
  if (_trace) printf("g28424:\n");
  t3 = (t2 == Type_LexicalClosure) ? 1 : 0;   

g28468:
  if (_trace) printf("g28468:\n");
  if (t3 == 0) 
    goto g28425;
  /* Here if argument TypeLexicalClosure */
  arg2 = (u32)arg6;   
  /* Memory Read Internal */

g28426:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28428;

g28427:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28430;

g28437:
  arg3 = arg5;
  arg4 = arg6;
  arg2 = arg2 + 1;

startcallindirect:
  if (_trace) printf("startcallindirect:\n");
  /* Memory Read Internal */

g28438:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28440;

g28439:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28442;

g28449:
  t5 = arg5 - Type_CompiledFunction;
  t5 = t5 & 63;		// Strip CDR code 
  if (t5 != 0)   
    goto g28415;
  goto g28417;   

g28425:
  if (_trace) printf("g28425:\n");
  /* Here for all other cases */

g28413:
  if (_trace) printf("g28413:\n");
  arg3 = arg5;
  arg4 = arg6;
  t3 = t1 + 2304;   
  /* TagType. */
  arg5 = arg5 & 63;
  arg2 = arg5 + t3;
  /* Memory Read Internal */

g28451:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);   
  arg5 = LDQ_U(t7);   
		/* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;   		// In range? 
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));   
  if (t6 != 0)   
    goto g28453;

g28452:
  t7 = zero + 240;   
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)   
    goto g28455;

g28462:
  t3 = arg5 - Type_EvenPC;
  t3 = t3 & 63;		// Strip CDR code, low bits 
  if (t3 != 0)   
    goto g28414;
  goto g28417;   

g28420:
  if (_trace) printf("g28420:\n");

g28414:
  if (_trace) printf("g28414:\n");
  arg5 = t1;
  arg2 = 51;
  goto illegaloperand;

g28455:
  if (_trace) printf("g28455:\n");
  if ((t7 & 1) == 0)   
    goto g28454;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28451;   

g28454:
  if (_trace) printf("g28454:\n");

g28453:
  if (_trace) printf("g28453:\n");
  r0 = (u64)&&return0594;
  goto memoryreaddatadecode;
return0594:
  goto g28462;   

g28442:
  if (_trace) printf("g28442:\n");
  if ((t7 & 1) == 0)   
    goto g28441;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28438;   

g28441:
  if (_trace) printf("g28441:\n");

g28440:
  if (_trace) printf("g28440:\n");
  r0 = (u64)&&return0595;
  goto memoryreaddatadecode;
return0595:
  goto g28449;   

g28430:
  if (_trace) printf("g28430:\n");
  if ((t7 & 1) == 0)   
    goto g28429;
  arg2 = (u32)arg6;   		// Do the indirect thing 
  goto g28426;   

g28429:
  if (_trace) printf("g28429:\n");

g28428:
  if (_trace) printf("g28428:\n");
  r0 = (u64)&&return0596;
  goto memoryreaddatadecode;
return0596:
  goto g28437;   
#ifdef TRACING
#endif

DoStartCallIM:
  goto doistageerror;

/* end DoStartCall */
  /* End of Halfword operand from stack instruction - DoStartCall */
  /* Fin. */



/* End of file automatically generated from ../alpha-emulator/ifuncom1.as */
