module ram76800x8 ( output logic [7:0] q,
						 input [7:0] d,
						 input [16:0] write_address, read_address,
						 input we, clk );
			
logic [7:0] t_ptr [76799:0];

always_ff @ (posedge clk) begin
		if (we)
			t_ptr[write_address] <= d;
		
		q <= t_ptr[read_address];
end
			
endmodule 