

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'
================================================================
* Date:           Tue Feb 24 22:01:59 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:69]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:68]   --->   Operation 9 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln68_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln68"   --->   Operation 11 'read' 'sext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 12 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 13 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln68_cast = sext i62 %sext_ln68_read"   --->   Operation 14 'sext' 'sext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 0, i31 %r" [gp.cpp:68]   --->   Operation 21 'store' 'store_ln68' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 0, i31 %c" [gp.cpp:69]   --->   Operation 22 'store' 'store_ln69' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.50ns)   --->   "%icmp_ln68 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [gp.cpp:68]   --->   Operation 25 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 3.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (3.50ns)   --->   "%add_ln68_1 = add i62 %indvar_flatten_load, i62 1" [gp.cpp:68]   --->   Operation 26 'add' 'add_ln68_1' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc11, void %for.end13.loopexit.exitStub" [gp.cpp:68]   --->   Operation 27 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln68 = store i62 %add_ln68_1, i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 28 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.45>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [gp.cpp:69]   --->   Operation 29 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %c_1" [gp.cpp:69]   --->   Operation 30 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.70ns)   --->   "%icmp_ln69 = icmp_slt  i32 %zext_ln69, i32 %cols_read" [gp.cpp:69]   --->   Operation 31 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [gp.cpp:68]   --->   Operation 32 'load' 'r_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.66ns)   --->   "%add_ln68 = add i31 %r_load, i31 1" [gp.cpp:68]   --->   Operation 33 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.94ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i31 %c_1, i31 0" [gp.cpp:68]   --->   Operation 34 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.94ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i31 %r_load, i31 %add_ln68" [gp.cpp:68]   --->   Operation 35 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71 = shl i31 %select_ln68_1, i31 6" [gp.cpp:71]   --->   Operation 36 'shl' 'shl_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71_1 = shl i31 %select_ln68_1, i31 4" [gp.cpp:71]   --->   Operation 37 'shl' 'shl_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln71_1 = add i31 %shl_ln71, i31 %shl_ln71_1" [gp.cpp:71]   --->   Operation 38 'add' 'add_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i31 %add_ln71_1" [gp.cpp:71]   --->   Operation 39 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %select_ln68" [gp.cpp:69]   --->   Operation 40 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln68, i32 2, i32 16" [gp.cpp:69]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.14ns)   --->   "%add_ln71 = add i15 %trunc_ln71, i15 %lshr_ln" [gp.cpp:71]   --->   Operation 42 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.66ns)   --->   "%add_ln69 = add i31 %select_ln68, i31 1" [gp.cpp:69]   --->   Operation 43 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 %select_ln68_1, i31 %r" [gp.cpp:68]   --->   Operation 44 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 %add_ln69, i31 %c" [gp.cpp:69]   --->   Operation 45 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i15 %add_ln71" [gp.cpp:71]   --->   Operation 46 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 47 'getelementptr' 'M_e_0_addr' <Predicate = (trunc_ln69 == 0)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 48 'getelementptr' 'M_e_1_addr' <Predicate = (trunc_ln69 == 1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 49 'getelementptr' 'M_e_2_addr' <Predicate = (trunc_ln69 == 2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 50 'getelementptr' 'M_e_3_addr' <Predicate = (trunc_ln69 == 3)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 51 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 52 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 52 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 53 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 53 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 54 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 54 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 5 <SV = 4> <Delay = 3.82>
ST_5 : Operation 55 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 55 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 56 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 56 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 57 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 57 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 58 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 58 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 59 [1/1] (1.67ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln69" [gp.cpp:71]   --->   Operation 59 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 1.61>

State 6 <SV = 5> <Delay = 9.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln68_cast" [gp.cpp:68]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:69]   --->   Operation 62 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (9.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp, i4 15" [gp.cpp:71]   --->   Operation 63 'write' 'write_ln71' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [gp.cpp:69]   --->   Operation 64 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca       ) [ 0111000]
r                   (alloca       ) [ 0111000]
indvar_flatten      (alloca       ) [ 0110000]
sext_ln68_read      (read         ) [ 0000000]
bound_read          (read         ) [ 0110000]
cols_read           (read         ) [ 0111000]
sext_ln68_cast      (sext         ) [ 0111111]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specmemcore_ln0     (specmemcore  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln68          (store        ) [ 0000000]
store_ln69          (store        ) [ 0000000]
br_ln0              (br           ) [ 0000000]
indvar_flatten_load (load         ) [ 0000000]
icmp_ln68           (icmp         ) [ 0111110]
add_ln68_1          (add          ) [ 0000000]
br_ln68             (br           ) [ 0000000]
store_ln68          (store        ) [ 0000000]
c_1                 (load         ) [ 0000000]
zext_ln69           (zext         ) [ 0000000]
icmp_ln69           (icmp         ) [ 0000000]
r_load              (load         ) [ 0000000]
add_ln68            (add          ) [ 0000000]
select_ln68         (select       ) [ 0000000]
select_ln68_1       (select       ) [ 0000000]
shl_ln71            (shl          ) [ 0000000]
shl_ln71_1          (shl          ) [ 0000000]
add_ln71_1          (add          ) [ 0000000]
trunc_ln71          (trunc        ) [ 0000000]
trunc_ln69          (trunc        ) [ 0100110]
lshr_ln             (partselect   ) [ 0000000]
add_ln71            (add          ) [ 0100100]
add_ln69            (add          ) [ 0000000]
store_ln68          (store        ) [ 0000000]
store_ln69          (store        ) [ 0000000]
zext_ln71           (zext         ) [ 0000000]
M_e_0_addr          (getelementptr) [ 0100010]
M_e_1_addr          (getelementptr) [ 0100010]
M_e_2_addr          (getelementptr) [ 0100010]
M_e_3_addr          (getelementptr) [ 0100010]
M_e_0_load          (load         ) [ 0000000]
M_e_1_load          (load         ) [ 0000000]
M_e_2_load          (load         ) [ 0000000]
M_e_3_load          (load         ) [ 0000000]
tmp                 (sparsemux    ) [ 0100001]
gmem_addr           (getelementptr) [ 0000000]
specloopname_ln0    (specloopname ) [ 0000000]
specpipeline_ln69   (specpipeline ) [ 0000000]
write_ln71          (write        ) [ 0000000]
br_ln69             (br           ) [ 0000000]
ret_ln0             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln68">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln68_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln68_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bound_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="62" slack="0"/>
<pin id="110" dir="0" index="1" bw="62" slack="0"/>
<pin id="111" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="M_e_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="M_e_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="15" slack="0"/>
<pin id="131" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="M_e_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="15" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="M_e_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_0_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_1_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_2_load/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_3_load/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln71_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln68_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="62" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln68_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="31" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln69_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="1"/>
<pin id="201" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln68_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln68_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="62" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln68_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="62" slack="0"/>
<pin id="215" dir="0" index="1" bw="62" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="c_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="2"/>
<pin id="220" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln69_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln69_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="2"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln68_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln68_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="31" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln68_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="31" slack="0"/>
<pin id="250" dir="0" index="2" bw="31" slack="0"/>
<pin id="251" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln71_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln71_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln71_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln71_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln69_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lshr_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="31" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln71_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="15" slack="0"/>
<pin id="294" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln69_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln68_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="31" slack="2"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln69_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="2"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln71_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="15" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="2" slack="0"/>
<pin id="325" dir="0" index="4" bw="32" slack="0"/>
<pin id="326" dir="0" index="5" bw="2" slack="0"/>
<pin id="327" dir="0" index="6" bw="32" slack="0"/>
<pin id="328" dir="0" index="7" bw="2" slack="0"/>
<pin id="329" dir="0" index="8" bw="32" slack="0"/>
<pin id="330" dir="0" index="9" bw="32" slack="0"/>
<pin id="331" dir="0" index="10" bw="2" slack="2"/>
<pin id="332" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="gmem_addr_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="62" slack="5"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="349" class="1005" name="c_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="0"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="356" class="1005" name="r_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="363" class="1005" name="indvar_flatten_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="0"/>
<pin id="365" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="370" class="1005" name="bound_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="62" slack="1"/>
<pin id="372" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="cols_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="sext_ln68_cast_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="5"/>
<pin id="382" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln68_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln68_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln69_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="1"/>
<pin id="391" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln71_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="1"/>
<pin id="396" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="399" class="1005" name="M_e_0_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="1"/>
<pin id="401" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="M_e_1_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="M_e_2_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="1"/>
<pin id="411" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="M_e_3_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="1"/>
<pin id="416" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="66" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="120" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="127" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="134" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="141" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="183"><net_src comp="102" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="218" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="225" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="230" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="233" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="239" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="239" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="295"><net_src comp="273" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="281" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="239" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="247" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="297" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="335"><net_src comp="148" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="337"><net_src comp="154" pin="3"/><net_sink comp="320" pin=4"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="339"><net_src comp="160" pin="3"/><net_sink comp="320" pin=6"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="320" pin=7"/></net>

<net id="341"><net_src comp="166" pin="3"/><net_sink comp="320" pin=8"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="320" pin=9"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="343" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="352"><net_src comp="90" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="359"><net_src comp="94" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="366"><net_src comp="98" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="373"><net_src comp="108" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="378"><net_src comp="114" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="383"><net_src comp="180" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="388"><net_src comp="202" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="277" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="397"><net_src comp="291" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="402"><net_src comp="120" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="407"><net_src comp="127" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="412"><net_src comp="134" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="417"><net_src comp="141" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="422"><net_src comp="320" pin="11"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 }
 - Input state : 
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : cols | {1 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : bound | {1 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : sext_ln68 | {1 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_0 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_1 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_2 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_3 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln68 : 1
		store_ln69 : 1
	State 2
		icmp_ln68 : 1
		add_ln68_1 : 1
		br_ln68 : 2
		store_ln68 : 2
	State 3
		zext_ln69 : 1
		icmp_ln69 : 2
		add_ln68 : 1
		select_ln68 : 3
		select_ln68_1 : 3
		shl_ln71 : 4
		shl_ln71_1 : 4
		add_ln71_1 : 4
		trunc_ln71 : 5
		trunc_ln69 : 4
		lshr_ln : 4
		add_ln71 : 6
		add_ln69 : 4
		store_ln68 : 4
		store_ln69 : 5
	State 4
		M_e_0_addr : 1
		M_e_1_addr : 1
		M_e_2_addr : 1
		M_e_3_addr : 1
		M_e_0_load : 2
		M_e_1_load : 2
		M_e_2_load : 2
		M_e_3_load : 2
	State 5
		tmp : 1
	State 6
		write_ln71 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln68_1_fu_207     |    0    |    69   |
|          |       add_ln68_fu_233      |    0    |    38   |
|    add   |      add_ln71_1_fu_267     |    0    |    38   |
|          |       add_ln71_fu_291      |    0    |    22   |
|          |       add_ln69_fu_297      |    0    |    38   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln68_fu_202      |    0    |    69   |
|          |      icmp_ln69_fu_225      |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln68_fu_239     |    0    |    31   |
|          |    select_ln68_1_fu_247    |    0    |    31   |
|----------|----------------------------|---------|---------|
| sparsemux|         tmp_fu_320         |    0    |    17   |
|----------|----------------------------|---------|---------|
|          | sext_ln68_read_read_fu_102 |    0    |    0    |
|   read   |   bound_read_read_fu_108   |    0    |    0    |
|          |    cols_read_read_fu_114   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln71_write_fu_172  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln68_cast_fu_180   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln69_fu_221      |    0    |    0    |
|          |      zext_ln71_fu_313      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln71_fu_255      |    0    |    0    |
|          |      shl_ln71_1_fu_261     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln71_fu_273     |    0    |    0    |
|          |      trunc_ln69_fu_277     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_281       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   392   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  M_e_0_addr_reg_399  |   15   |
|  M_e_1_addr_reg_404  |   15   |
|  M_e_2_addr_reg_409  |   15   |
|  M_e_3_addr_reg_414  |   15   |
|   add_ln71_reg_394   |   15   |
|  bound_read_reg_370  |   62   |
|       c_reg_349      |   31   |
|   cols_read_reg_375  |   32   |
|   icmp_ln68_reg_385  |    1   |
|indvar_flatten_reg_363|   62   |
|       r_reg_356      |   31   |
|sext_ln68_cast_reg_380|   64   |
|      tmp_reg_419     |   32   |
|  trunc_ln69_reg_389  |    2   |
+----------------------+--------+
|         Total        |   392  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   120  ||   6.44  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   392  |   428  |
+-----------+--------+--------+--------+
