// Seed: 3553762497
module module_0 (
    input wire id_0,
    input tri1 id_1
);
  initial @(posedge -1);
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  wire  id_5,
    output uwire id_6
    , id_11,
    output wor   id_7,
    input  wor   id_8
    , id_12,
    input  wand  id_9
);
  assign id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic id_14;
  assign id_12 = id_11;
endmodule
