|project
CLOCK_50_I => CLOCK_50_I.IN7
PUSH_BUTTON_N_I[0] => PUSH_BUTTON_N_I[0].IN1
PUSH_BUTTON_N_I[1] => PUSH_BUTTON_N_I[1].IN1
PUSH_BUTTON_N_I[2] => PUSH_BUTTON_N_I[2].IN1
PUSH_BUTTON_N_I[3] => PUSH_BUTTON_N_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] << convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] << convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] << convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] << convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] << convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] << convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] << convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] << convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] << convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[1] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[2] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[3] << PB_controller:PB_unit.PB_pushed
LED_GREEN_O[4] << UART_rx_initialize.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[5] << UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] << SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[7] << VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] << resetn.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O << VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O << VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O << VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O << VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O << VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] << VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] << VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] << VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] << SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[18] << <GND>
SRAM_ADDRESS_O[19] << <GND>
SRAM_UB_N_O << SRAM_controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O << SRAM_controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O << SRAM_controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O << SRAM_controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O << SRAM_controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O << <VCC>


|project|PB_controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|project|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= Enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_HSYNC_O <= VGA_controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_controller:VGA_unit.oVGA_B


|project|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Enable => oVGA_B[0]~reg0.ENA
Enable => H_Cont[9].ENA
Enable => H_Cont[8].ENA
Enable => H_Cont[7].ENA
Enable => H_Cont[6].ENA
Enable => H_Cont[5].ENA
Enable => H_Cont[4].ENA
Enable => H_Cont[3].ENA
Enable => H_Cont[2].ENA
Enable => H_Cont[1].ENA
Enable => H_Cont[0].ENA
Enable => oVGA_H_SYNC~reg0.ENA
Enable => V_Cont[9].ENA
Enable => V_Cont[8].ENA
Enable => V_Cont[7].ENA
Enable => V_Cont[6].ENA
Enable => V_Cont[5].ENA
Enable => V_Cont[4].ENA
Enable => V_Cont[3].ENA
Enable => V_Cont[2].ENA
Enable => V_Cont[1].ENA
Enable => V_Cont[0].ENA
Enable => oVGA_V_SYNC~reg0.ENA
Enable => oVGA_R[7]~reg0.ENA
Enable => oVGA_R[6]~reg0.ENA
Enable => oVGA_R[5]~reg0.ENA
Enable => oVGA_R[4]~reg0.ENA
Enable => oVGA_R[3]~reg0.ENA
Enable => oVGA_R[2]~reg0.ENA
Enable => oVGA_R[1]~reg0.ENA
Enable => oVGA_R[0]~reg0.ENA
Enable => oVGA_G[7]~reg0.ENA
Enable => oVGA_G[6]~reg0.ENA
Enable => oVGA_G[5]~reg0.ENA
Enable => oVGA_G[4]~reg0.ENA
Enable => oVGA_G[3]~reg0.ENA
Enable => oVGA_G[2]~reg0.ENA
Enable => oVGA_G[1]~reg0.ENA
Enable => oVGA_G[0]~reg0.ENA
Enable => oVGA_B[7]~reg0.ENA
Enable => oVGA_B[6]~reg0.ENA
Enable => oVGA_B[5]~reg0.ENA
Enable => oVGA_B[4]~reg0.ENA
Enable => oVGA_B[3]~reg0.ENA
Enable => oVGA_B[2]~reg0.ENA
Enable => oVGA_B[1]~reg0.ENA
iRed[0] => nVGA_R[0].DATAB
iRed[1] => nVGA_R[1].DATAB
iRed[2] => nVGA_R[2].DATAB
iRed[3] => nVGA_R[3].DATAB
iRed[4] => nVGA_R[4].DATAB
iRed[5] => nVGA_R[5].DATAB
iRed[6] => nVGA_R[6].DATAB
iRed[7] => nVGA_R[7].DATAB
iGreen[0] => nVGA_G[0].DATAB
iGreen[1] => nVGA_G[1].DATAB
iGreen[2] => nVGA_G[2].DATAB
iGreen[3] => nVGA_G[3].DATAB
iGreen[4] => nVGA_G[4].DATAB
iGreen[5] => nVGA_G[5].DATAB
iGreen[6] => nVGA_G[6].DATAB
iGreen[7] => nVGA_G[7].DATAB
iBlue[0] => nVGA_B[0].DATAB
iBlue[1] => nVGA_B[1].DATAB
iBlue[2] => nVGA_B[2].DATAB
iBlue[3] => nVGA_B[3].DATAB
iBlue[4] => nVGA_B[4].DATAB
iBlue[5] => nVGA_B[5].DATAB
iBlue[6] => nVGA_B[6].DATAB
iBlue[7] => nVGA_B[7].DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE


|project|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= UART_receive_controller:UART_RX.Frame_error


|project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= Frame_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|project|SRAM_controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_OE_N_O~reg0.PRESET
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_LB_N_O~reg0.ACLR
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_LB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_OE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => Clock_100_PLL_altpll:auto_generated.inclk[0]
inclk[1] => Clock_100_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Clock_100_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Clock_100_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|project|M1:M1_Unit
Clock_50 => Lead_Out_Flag.CLK
Clock_50 => OP2_5BUF[0].CLK
Clock_50 => OP2_5BUF[1].CLK
Clock_50 => OP2_5BUF[2].CLK
Clock_50 => OP2_5BUF[3].CLK
Clock_50 => OP2_5BUF[4].CLK
Clock_50 => OP2_5BUF[5].CLK
Clock_50 => OP2_5BUF[6].CLK
Clock_50 => OP2_5BUF[7].CLK
Clock_50 => OP2_5BUF[8].CLK
Clock_50 => OP2_5BUF[9].CLK
Clock_50 => OP2_5BUF[10].CLK
Clock_50 => OP2_5BUF[11].CLK
Clock_50 => OP2_5BUF[12].CLK
Clock_50 => OP2_5BUF[13].CLK
Clock_50 => OP2_5BUF[14].CLK
Clock_50 => OP2_5BUF[15].CLK
Clock_50 => OP2_5BUF[16].CLK
Clock_50 => OP2_5BUF[17].CLK
Clock_50 => OP2_5BUF[18].CLK
Clock_50 => OP2_5BUF[19].CLK
Clock_50 => OP2_5BUF[20].CLK
Clock_50 => OP2_5BUF[21].CLK
Clock_50 => OP2_5BUF[22].CLK
Clock_50 => OP2_5BUF[23].CLK
Clock_50 => OP2_5BUF[24].CLK
Clock_50 => OP2_5BUF[25].CLK
Clock_50 => OP2_5BUF[26].CLK
Clock_50 => OP2_5BUF[27].CLK
Clock_50 => OP2_5BUF[28].CLK
Clock_50 => OP2_5BUF[29].CLK
Clock_50 => OP2_5BUF[30].CLK
Clock_50 => OP2_5BUF[31].CLK
Clock_50 => OP1_5BUF[0].CLK
Clock_50 => OP1_5BUF[1].CLK
Clock_50 => OP1_5BUF[2].CLK
Clock_50 => OP1_5BUF[3].CLK
Clock_50 => OP1_5BUF[4].CLK
Clock_50 => OP1_5BUF[5].CLK
Clock_50 => OP1_5BUF[6].CLK
Clock_50 => OP1_5BUF[7].CLK
Clock_50 => OP1_5BUF[8].CLK
Clock_50 => OP1_5BUF[9].CLK
Clock_50 => OP1_5BUF[10].CLK
Clock_50 => OP1_5BUF[11].CLK
Clock_50 => OP1_5BUF[12].CLK
Clock_50 => OP1_5BUF[13].CLK
Clock_50 => OP1_5BUF[14].CLK
Clock_50 => OP1_5BUF[15].CLK
Clock_50 => OP1_5BUF[16].CLK
Clock_50 => OP1_5BUF[17].CLK
Clock_50 => OP1_5BUF[18].CLK
Clock_50 => OP1_5BUF[19].CLK
Clock_50 => OP1_5BUF[20].CLK
Clock_50 => OP1_5BUF[21].CLK
Clock_50 => OP1_5BUF[22].CLK
Clock_50 => OP1_5BUF[23].CLK
Clock_50 => OP1_5BUF[24].CLK
Clock_50 => OP1_5BUF[25].CLK
Clock_50 => OP1_5BUF[26].CLK
Clock_50 => OP1_5BUF[27].CLK
Clock_50 => OP1_5BUF[28].CLK
Clock_50 => OP1_5BUF[29].CLK
Clock_50 => OP1_5BUF[30].CLK
Clock_50 => OP1_5BUF[31].CLK
Clock_50 => Column_Counter[0].CLK
Clock_50 => Column_Counter[1].CLK
Clock_50 => Column_Counter[2].CLK
Clock_50 => Column_Counter[3].CLK
Clock_50 => Column_Counter[4].CLK
Clock_50 => Column_Counter[5].CLK
Clock_50 => Column_Counter[6].CLK
Clock_50 => Column_Counter[7].CLK
Clock_50 => Column_Counter[8].CLK
Clock_50 => Column_Counter[9].CLK
Clock_50 => Column_Counter[10].CLK
Clock_50 => Column_Counter[11].CLK
Clock_50 => LEADIN_TO_CC_TRANSITION.CLK
Clock_50 => odd_even.CLK
Clock_50 => RGB_OFFSET_COUNTER[0].CLK
Clock_50 => RGB_OFFSET_COUNTER[1].CLK
Clock_50 => RGB_OFFSET_COUNTER[2].CLK
Clock_50 => RGB_OFFSET_COUNTER[3].CLK
Clock_50 => RGB_OFFSET_COUNTER[4].CLK
Clock_50 => RGB_OFFSET_COUNTER[5].CLK
Clock_50 => RGB_OFFSET_COUNTER[6].CLK
Clock_50 => RGB_OFFSET_COUNTER[7].CLK
Clock_50 => RGB_OFFSET_COUNTER[8].CLK
Clock_50 => RGB_OFFSET_COUNTER[9].CLK
Clock_50 => RGB_OFFSET_COUNTER[10].CLK
Clock_50 => RGB_OFFSET_COUNTER[11].CLK
Clock_50 => RGB_OFFSET_COUNTER[12].CLK
Clock_50 => RGB_OFFSET_COUNTER[13].CLK
Clock_50 => RGB_OFFSET_COUNTER[14].CLK
Clock_50 => RGB_OFFSET_COUNTER[15].CLK
Clock_50 => RGB_OFFSET_COUNTER[16].CLK
Clock_50 => RGB_OFFSET_COUNTER[17].CLK
Clock_50 => Y_OFFSET_COUNTER[0].CLK
Clock_50 => Y_OFFSET_COUNTER[1].CLK
Clock_50 => Y_OFFSET_COUNTER[2].CLK
Clock_50 => Y_OFFSET_COUNTER[3].CLK
Clock_50 => Y_OFFSET_COUNTER[4].CLK
Clock_50 => Y_OFFSET_COUNTER[5].CLK
Clock_50 => Y_OFFSET_COUNTER[6].CLK
Clock_50 => Y_OFFSET_COUNTER[7].CLK
Clock_50 => Y_OFFSET_COUNTER[8].CLK
Clock_50 => Y_OFFSET_COUNTER[9].CLK
Clock_50 => Y_OFFSET_COUNTER[10].CLK
Clock_50 => Y_OFFSET_COUNTER[11].CLK
Clock_50 => Y_OFFSET_COUNTER[12].CLK
Clock_50 => Y_OFFSET_COUNTER[13].CLK
Clock_50 => Y_OFFSET_COUNTER[14].CLK
Clock_50 => Y_OFFSET_COUNTER[15].CLK
Clock_50 => Y_OFFSET_COUNTER[16].CLK
Clock_50 => Y_OFFSET_COUNTER[17].CLK
Clock_50 => U_OFFSET_COUNTER[0].CLK
Clock_50 => U_OFFSET_COUNTER[1].CLK
Clock_50 => U_OFFSET_COUNTER[2].CLK
Clock_50 => U_OFFSET_COUNTER[3].CLK
Clock_50 => U_OFFSET_COUNTER[4].CLK
Clock_50 => U_OFFSET_COUNTER[5].CLK
Clock_50 => U_OFFSET_COUNTER[6].CLK
Clock_50 => U_OFFSET_COUNTER[7].CLK
Clock_50 => U_OFFSET_COUNTER[8].CLK
Clock_50 => U_OFFSET_COUNTER[9].CLK
Clock_50 => U_OFFSET_COUNTER[10].CLK
Clock_50 => U_OFFSET_COUNTER[11].CLK
Clock_50 => U_OFFSET_COUNTER[12].CLK
Clock_50 => U_OFFSET_COUNTER[13].CLK
Clock_50 => U_OFFSET_COUNTER[14].CLK
Clock_50 => U_OFFSET_COUNTER[15].CLK
Clock_50 => U_OFFSET_COUNTER[16].CLK
Clock_50 => U_OFFSET_COUNTER[17].CLK
Clock_50 => V_OFFSET_COUNTER[0].CLK
Clock_50 => V_OFFSET_COUNTER[1].CLK
Clock_50 => V_OFFSET_COUNTER[2].CLK
Clock_50 => V_OFFSET_COUNTER[3].CLK
Clock_50 => V_OFFSET_COUNTER[4].CLK
Clock_50 => V_OFFSET_COUNTER[5].CLK
Clock_50 => V_OFFSET_COUNTER[6].CLK
Clock_50 => V_OFFSET_COUNTER[7].CLK
Clock_50 => V_OFFSET_COUNTER[8].CLK
Clock_50 => V_OFFSET_COUNTER[9].CLK
Clock_50 => V_OFFSET_COUNTER[10].CLK
Clock_50 => V_OFFSET_COUNTER[11].CLK
Clock_50 => V_OFFSET_COUNTER[12].CLK
Clock_50 => V_OFFSET_COUNTER[13].CLK
Clock_50 => V_OFFSET_COUNTER[14].CLK
Clock_50 => V_OFFSET_COUNTER[15].CLK
Clock_50 => V_OFFSET_COUNTER[16].CLK
Clock_50 => V_OFFSET_COUNTER[17].CLK
Clock_50 => OP8_BUF[0].CLK
Clock_50 => OP8_BUF[1].CLK
Clock_50 => OP8_BUF[2].CLK
Clock_50 => OP8_BUF[3].CLK
Clock_50 => OP8_BUF[4].CLK
Clock_50 => OP8_BUF[5].CLK
Clock_50 => OP8_BUF[6].CLK
Clock_50 => OP8_BUF[7].CLK
Clock_50 => OP8_BUF[8].CLK
Clock_50 => OP8_BUF[9].CLK
Clock_50 => OP8_BUF[10].CLK
Clock_50 => OP8_BUF[11].CLK
Clock_50 => OP8_BUF[12].CLK
Clock_50 => OP8_BUF[13].CLK
Clock_50 => OP8_BUF[14].CLK
Clock_50 => OP8_BUF[15].CLK
Clock_50 => OP8_BUF[16].CLK
Clock_50 => OP8_BUF[17].CLK
Clock_50 => OP8_BUF[18].CLK
Clock_50 => OP8_BUF[19].CLK
Clock_50 => OP8_BUF[20].CLK
Clock_50 => OP8_BUF[21].CLK
Clock_50 => OP8_BUF[22].CLK
Clock_50 => OP8_BUF[23].CLK
Clock_50 => OP8_BUF[24].CLK
Clock_50 => OP8_BUF[25].CLK
Clock_50 => OP8_BUF[26].CLK
Clock_50 => OP8_BUF[27].CLK
Clock_50 => OP8_BUF[28].CLK
Clock_50 => OP8_BUF[29].CLK
Clock_50 => OP8_BUF[30].CLK
Clock_50 => OP8_BUF[31].CLK
Clock_50 => OP7_BUF[0].CLK
Clock_50 => OP7_BUF[1].CLK
Clock_50 => OP7_BUF[2].CLK
Clock_50 => OP7_BUF[3].CLK
Clock_50 => OP7_BUF[4].CLK
Clock_50 => OP7_BUF[5].CLK
Clock_50 => OP7_BUF[6].CLK
Clock_50 => OP7_BUF[7].CLK
Clock_50 => OP7_BUF[8].CLK
Clock_50 => OP7_BUF[9].CLK
Clock_50 => OP7_BUF[10].CLK
Clock_50 => OP7_BUF[11].CLK
Clock_50 => OP7_BUF[12].CLK
Clock_50 => OP7_BUF[13].CLK
Clock_50 => OP7_BUF[14].CLK
Clock_50 => OP7_BUF[15].CLK
Clock_50 => OP7_BUF[16].CLK
Clock_50 => OP7_BUF[17].CLK
Clock_50 => OP7_BUF[18].CLK
Clock_50 => OP7_BUF[19].CLK
Clock_50 => OP7_BUF[20].CLK
Clock_50 => OP7_BUF[21].CLK
Clock_50 => OP7_BUF[22].CLK
Clock_50 => OP7_BUF[23].CLK
Clock_50 => OP7_BUF[24].CLK
Clock_50 => OP7_BUF[25].CLK
Clock_50 => OP7_BUF[26].CLK
Clock_50 => OP7_BUF[27].CLK
Clock_50 => OP7_BUF[28].CLK
Clock_50 => OP7_BUF[29].CLK
Clock_50 => OP7_BUF[30].CLK
Clock_50 => OP7_BUF[31].CLK
Clock_50 => OP6_BUF[0].CLK
Clock_50 => OP6_BUF[1].CLK
Clock_50 => OP6_BUF[2].CLK
Clock_50 => OP6_BUF[3].CLK
Clock_50 => OP6_BUF[4].CLK
Clock_50 => OP6_BUF[5].CLK
Clock_50 => OP6_BUF[6].CLK
Clock_50 => OP6_BUF[7].CLK
Clock_50 => OP6_BUF[8].CLK
Clock_50 => OP6_BUF[9].CLK
Clock_50 => OP6_BUF[10].CLK
Clock_50 => OP6_BUF[11].CLK
Clock_50 => OP6_BUF[12].CLK
Clock_50 => OP6_BUF[13].CLK
Clock_50 => OP6_BUF[14].CLK
Clock_50 => OP6_BUF[15].CLK
Clock_50 => OP6_BUF[16].CLK
Clock_50 => OP6_BUF[17].CLK
Clock_50 => OP6_BUF[18].CLK
Clock_50 => OP6_BUF[19].CLK
Clock_50 => OP6_BUF[20].CLK
Clock_50 => OP6_BUF[21].CLK
Clock_50 => OP6_BUF[22].CLK
Clock_50 => OP6_BUF[23].CLK
Clock_50 => OP6_BUF[24].CLK
Clock_50 => OP6_BUF[25].CLK
Clock_50 => OP6_BUF[26].CLK
Clock_50 => OP6_BUF[27].CLK
Clock_50 => OP6_BUF[28].CLK
Clock_50 => OP6_BUF[29].CLK
Clock_50 => OP6_BUF[30].CLK
Clock_50 => OP6_BUF[31].CLK
Clock_50 => OP5_BUF[0].CLK
Clock_50 => OP5_BUF[1].CLK
Clock_50 => OP5_BUF[2].CLK
Clock_50 => OP5_BUF[3].CLK
Clock_50 => OP5_BUF[4].CLK
Clock_50 => OP5_BUF[5].CLK
Clock_50 => OP5_BUF[6].CLK
Clock_50 => OP5_BUF[7].CLK
Clock_50 => OP5_BUF[8].CLK
Clock_50 => OP5_BUF[9].CLK
Clock_50 => OP5_BUF[10].CLK
Clock_50 => OP5_BUF[11].CLK
Clock_50 => OP5_BUF[12].CLK
Clock_50 => OP5_BUF[13].CLK
Clock_50 => OP5_BUF[14].CLK
Clock_50 => OP5_BUF[15].CLK
Clock_50 => OP5_BUF[16].CLK
Clock_50 => OP5_BUF[17].CLK
Clock_50 => OP5_BUF[18].CLK
Clock_50 => OP5_BUF[19].CLK
Clock_50 => OP5_BUF[20].CLK
Clock_50 => OP5_BUF[21].CLK
Clock_50 => OP5_BUF[22].CLK
Clock_50 => OP5_BUF[23].CLK
Clock_50 => OP5_BUF[24].CLK
Clock_50 => OP5_BUF[25].CLK
Clock_50 => OP5_BUF[26].CLK
Clock_50 => OP5_BUF[27].CLK
Clock_50 => OP5_BUF[28].CLK
Clock_50 => OP5_BUF[29].CLK
Clock_50 => OP5_BUF[30].CLK
Clock_50 => OP5_BUF[31].CLK
Clock_50 => OP4_BUF[0].CLK
Clock_50 => OP4_BUF[1].CLK
Clock_50 => OP4_BUF[2].CLK
Clock_50 => OP4_BUF[3].CLK
Clock_50 => OP4_BUF[4].CLK
Clock_50 => OP4_BUF[5].CLK
Clock_50 => OP4_BUF[6].CLK
Clock_50 => OP4_BUF[7].CLK
Clock_50 => OP4_BUF[8].CLK
Clock_50 => OP4_BUF[9].CLK
Clock_50 => OP4_BUF[10].CLK
Clock_50 => OP4_BUF[11].CLK
Clock_50 => OP4_BUF[12].CLK
Clock_50 => OP4_BUF[13].CLK
Clock_50 => OP4_BUF[14].CLK
Clock_50 => OP4_BUF[15].CLK
Clock_50 => OP4_BUF[16].CLK
Clock_50 => OP4_BUF[17].CLK
Clock_50 => OP4_BUF[18].CLK
Clock_50 => OP4_BUF[19].CLK
Clock_50 => OP4_BUF[20].CLK
Clock_50 => OP4_BUF[21].CLK
Clock_50 => OP4_BUF[22].CLK
Clock_50 => OP4_BUF[23].CLK
Clock_50 => OP4_BUF[24].CLK
Clock_50 => OP4_BUF[25].CLK
Clock_50 => OP4_BUF[26].CLK
Clock_50 => OP4_BUF[27].CLK
Clock_50 => OP4_BUF[28].CLK
Clock_50 => OP4_BUF[29].CLK
Clock_50 => OP4_BUF[30].CLK
Clock_50 => OP4_BUF[31].CLK
Clock_50 => OP3_BUF[0].CLK
Clock_50 => OP3_BUF[1].CLK
Clock_50 => OP3_BUF[2].CLK
Clock_50 => OP3_BUF[3].CLK
Clock_50 => OP3_BUF[4].CLK
Clock_50 => OP3_BUF[5].CLK
Clock_50 => OP3_BUF[6].CLK
Clock_50 => OP3_BUF[7].CLK
Clock_50 => OP3_BUF[8].CLK
Clock_50 => OP3_BUF[9].CLK
Clock_50 => OP3_BUF[10].CLK
Clock_50 => OP3_BUF[11].CLK
Clock_50 => OP3_BUF[12].CLK
Clock_50 => OP3_BUF[13].CLK
Clock_50 => OP3_BUF[14].CLK
Clock_50 => OP3_BUF[15].CLK
Clock_50 => OP3_BUF[16].CLK
Clock_50 => OP3_BUF[17].CLK
Clock_50 => OP3_BUF[18].CLK
Clock_50 => OP3_BUF[19].CLK
Clock_50 => OP3_BUF[20].CLK
Clock_50 => OP3_BUF[21].CLK
Clock_50 => OP3_BUF[22].CLK
Clock_50 => OP3_BUF[23].CLK
Clock_50 => OP3_BUF[24].CLK
Clock_50 => OP3_BUF[25].CLK
Clock_50 => OP3_BUF[26].CLK
Clock_50 => OP3_BUF[27].CLK
Clock_50 => OP3_BUF[28].CLK
Clock_50 => OP3_BUF[29].CLK
Clock_50 => OP3_BUF[30].CLK
Clock_50 => OP3_BUF[31].CLK
Clock_50 => OP2_BUF[0].CLK
Clock_50 => OP2_BUF[1].CLK
Clock_50 => OP2_BUF[2].CLK
Clock_50 => OP2_BUF[3].CLK
Clock_50 => OP2_BUF[4].CLK
Clock_50 => OP2_BUF[5].CLK
Clock_50 => OP2_BUF[6].CLK
Clock_50 => OP2_BUF[7].CLK
Clock_50 => OP2_BUF[8].CLK
Clock_50 => OP2_BUF[9].CLK
Clock_50 => OP2_BUF[10].CLK
Clock_50 => OP2_BUF[11].CLK
Clock_50 => OP2_BUF[12].CLK
Clock_50 => OP2_BUF[13].CLK
Clock_50 => OP2_BUF[14].CLK
Clock_50 => OP2_BUF[15].CLK
Clock_50 => OP2_BUF[16].CLK
Clock_50 => OP2_BUF[17].CLK
Clock_50 => OP2_BUF[18].CLK
Clock_50 => OP2_BUF[19].CLK
Clock_50 => OP2_BUF[20].CLK
Clock_50 => OP2_BUF[21].CLK
Clock_50 => OP2_BUF[22].CLK
Clock_50 => OP2_BUF[23].CLK
Clock_50 => OP2_BUF[24].CLK
Clock_50 => OP2_BUF[25].CLK
Clock_50 => OP2_BUF[26].CLK
Clock_50 => OP2_BUF[27].CLK
Clock_50 => OP2_BUF[28].CLK
Clock_50 => OP2_BUF[29].CLK
Clock_50 => OP2_BUF[30].CLK
Clock_50 => OP2_BUF[31].CLK
Clock_50 => OP1_BUF[0].CLK
Clock_50 => OP1_BUF[1].CLK
Clock_50 => OP1_BUF[2].CLK
Clock_50 => OP1_BUF[3].CLK
Clock_50 => OP1_BUF[4].CLK
Clock_50 => OP1_BUF[5].CLK
Clock_50 => OP1_BUF[6].CLK
Clock_50 => OP1_BUF[7].CLK
Clock_50 => OP1_BUF[8].CLK
Clock_50 => OP1_BUF[9].CLK
Clock_50 => OP1_BUF[10].CLK
Clock_50 => OP1_BUF[11].CLK
Clock_50 => OP1_BUF[12].CLK
Clock_50 => OP1_BUF[13].CLK
Clock_50 => OP1_BUF[14].CLK
Clock_50 => OP1_BUF[15].CLK
Clock_50 => OP1_BUF[16].CLK
Clock_50 => OP1_BUF[17].CLK
Clock_50 => OP1_BUF[18].CLK
Clock_50 => OP1_BUF[19].CLK
Clock_50 => OP1_BUF[20].CLK
Clock_50 => OP1_BUF[21].CLK
Clock_50 => OP1_BUF[22].CLK
Clock_50 => OP1_BUF[23].CLK
Clock_50 => OP1_BUF[24].CLK
Clock_50 => OP1_BUF[25].CLK
Clock_50 => OP1_BUF[26].CLK
Clock_50 => OP1_BUF[27].CLK
Clock_50 => OP1_BUF[28].CLK
Clock_50 => OP1_BUF[29].CLK
Clock_50 => OP1_BUF[30].CLK
Clock_50 => OP1_BUF[31].CLK
Clock_50 => Mult_op_3_2[0].CLK
Clock_50 => Mult_op_3_2[1].CLK
Clock_50 => Mult_op_3_2[2].CLK
Clock_50 => Mult_op_3_2[3].CLK
Clock_50 => Mult_op_3_2[4].CLK
Clock_50 => Mult_op_3_2[5].CLK
Clock_50 => Mult_op_3_2[6].CLK
Clock_50 => Mult_op_3_2[7].CLK
Clock_50 => Mult_op_3_2[8].CLK
Clock_50 => Mult_op_3_2[9].CLK
Clock_50 => Mult_op_3_2[10].CLK
Clock_50 => Mult_op_3_2[11].CLK
Clock_50 => Mult_op_3_2[12].CLK
Clock_50 => Mult_op_3_2[13].CLK
Clock_50 => Mult_op_3_2[14].CLK
Clock_50 => Mult_op_3_2[15].CLK
Clock_50 => Mult_op_3_2[16].CLK
Clock_50 => Mult_op_3_2[17].CLK
Clock_50 => Mult_op_3_2[18].CLK
Clock_50 => Mult_op_3_2[19].CLK
Clock_50 => Mult_op_3_2[20].CLK
Clock_50 => Mult_op_3_2[21].CLK
Clock_50 => Mult_op_3_2[22].CLK
Clock_50 => Mult_op_3_2[23].CLK
Clock_50 => Mult_op_3_2[24].CLK
Clock_50 => Mult_op_3_2[25].CLK
Clock_50 => Mult_op_3_2[26].CLK
Clock_50 => Mult_op_3_2[27].CLK
Clock_50 => Mult_op_3_2[28].CLK
Clock_50 => Mult_op_3_2[29].CLK
Clock_50 => Mult_op_3_2[30].CLK
Clock_50 => Mult_op_3_2[31].CLK
Clock_50 => Mult_op_3_1[0].CLK
Clock_50 => Mult_op_3_1[1].CLK
Clock_50 => Mult_op_3_1[2].CLK
Clock_50 => Mult_op_3_1[3].CLK
Clock_50 => Mult_op_3_1[4].CLK
Clock_50 => Mult_op_3_1[5].CLK
Clock_50 => Mult_op_3_1[6].CLK
Clock_50 => Mult_op_3_1[7].CLK
Clock_50 => Mult_op_3_1[8].CLK
Clock_50 => Mult_op_3_1[9].CLK
Clock_50 => Mult_op_3_1[10].CLK
Clock_50 => Mult_op_3_1[11].CLK
Clock_50 => Mult_op_3_1[12].CLK
Clock_50 => Mult_op_3_1[13].CLK
Clock_50 => Mult_op_3_1[14].CLK
Clock_50 => Mult_op_3_1[15].CLK
Clock_50 => Mult_op_3_1[16].CLK
Clock_50 => Mult_op_3_1[17].CLK
Clock_50 => Mult_op_3_1[18].CLK
Clock_50 => Mult_op_3_1[19].CLK
Clock_50 => Mult_op_3_1[20].CLK
Clock_50 => Mult_op_3_1[21].CLK
Clock_50 => Mult_op_3_1[22].CLK
Clock_50 => Mult_op_3_1[23].CLK
Clock_50 => Mult_op_3_1[24].CLK
Clock_50 => Mult_op_3_1[25].CLK
Clock_50 => Mult_op_3_1[26].CLK
Clock_50 => Mult_op_3_1[27].CLK
Clock_50 => Mult_op_3_1[28].CLK
Clock_50 => Mult_op_3_1[29].CLK
Clock_50 => Mult_op_3_1[30].CLK
Clock_50 => Mult_op_3_1[31].CLK
Clock_50 => Mult_op_2_2[0].CLK
Clock_50 => Mult_op_2_2[1].CLK
Clock_50 => Mult_op_2_2[2].CLK
Clock_50 => Mult_op_2_2[3].CLK
Clock_50 => Mult_op_2_2[4].CLK
Clock_50 => Mult_op_2_2[5].CLK
Clock_50 => Mult_op_2_2[6].CLK
Clock_50 => Mult_op_2_2[7].CLK
Clock_50 => Mult_op_2_2[8].CLK
Clock_50 => Mult_op_2_2[9].CLK
Clock_50 => Mult_op_2_2[10].CLK
Clock_50 => Mult_op_2_2[11].CLK
Clock_50 => Mult_op_2_2[12].CLK
Clock_50 => Mult_op_2_2[13].CLK
Clock_50 => Mult_op_2_2[14].CLK
Clock_50 => Mult_op_2_2[15].CLK
Clock_50 => Mult_op_2_2[16].CLK
Clock_50 => Mult_op_2_2[17].CLK
Clock_50 => Mult_op_2_2[18].CLK
Clock_50 => Mult_op_2_2[19].CLK
Clock_50 => Mult_op_2_2[20].CLK
Clock_50 => Mult_op_2_2[21].CLK
Clock_50 => Mult_op_2_2[22].CLK
Clock_50 => Mult_op_2_2[23].CLK
Clock_50 => Mult_op_2_2[24].CLK
Clock_50 => Mult_op_2_2[25].CLK
Clock_50 => Mult_op_2_2[26].CLK
Clock_50 => Mult_op_2_2[27].CLK
Clock_50 => Mult_op_2_2[28].CLK
Clock_50 => Mult_op_2_2[29].CLK
Clock_50 => Mult_op_2_2[30].CLK
Clock_50 => Mult_op_2_2[31].CLK
Clock_50 => Mult_op_2_1[0].CLK
Clock_50 => Mult_op_2_1[1].CLK
Clock_50 => Mult_op_2_1[2].CLK
Clock_50 => Mult_op_2_1[3].CLK
Clock_50 => Mult_op_2_1[4].CLK
Clock_50 => Mult_op_2_1[5].CLK
Clock_50 => Mult_op_2_1[6].CLK
Clock_50 => Mult_op_2_1[7].CLK
Clock_50 => Mult_op_2_1[8].CLK
Clock_50 => Mult_op_2_1[9].CLK
Clock_50 => Mult_op_2_1[10].CLK
Clock_50 => Mult_op_2_1[11].CLK
Clock_50 => Mult_op_2_1[12].CLK
Clock_50 => Mult_op_2_1[13].CLK
Clock_50 => Mult_op_2_1[14].CLK
Clock_50 => Mult_op_2_1[15].CLK
Clock_50 => Mult_op_2_1[16].CLK
Clock_50 => Mult_op_2_1[17].CLK
Clock_50 => Mult_op_2_1[18].CLK
Clock_50 => Mult_op_2_1[19].CLK
Clock_50 => Mult_op_2_1[20].CLK
Clock_50 => Mult_op_2_1[21].CLK
Clock_50 => Mult_op_2_1[22].CLK
Clock_50 => Mult_op_2_1[23].CLK
Clock_50 => Mult_op_2_1[24].CLK
Clock_50 => Mult_op_2_1[25].CLK
Clock_50 => Mult_op_2_1[26].CLK
Clock_50 => Mult_op_2_1[27].CLK
Clock_50 => Mult_op_2_1[28].CLK
Clock_50 => Mult_op_2_1[29].CLK
Clock_50 => Mult_op_2_1[30].CLK
Clock_50 => Mult_op_2_1[31].CLK
Clock_50 => Mult_op_1_2[0].CLK
Clock_50 => Mult_op_1_2[1].CLK
Clock_50 => Mult_op_1_2[2].CLK
Clock_50 => Mult_op_1_2[3].CLK
Clock_50 => Mult_op_1_2[4].CLK
Clock_50 => Mult_op_1_2[5].CLK
Clock_50 => Mult_op_1_2[6].CLK
Clock_50 => Mult_op_1_2[7].CLK
Clock_50 => Mult_op_1_2[8].CLK
Clock_50 => Mult_op_1_2[9].CLK
Clock_50 => Mult_op_1_2[10].CLK
Clock_50 => Mult_op_1_2[11].CLK
Clock_50 => Mult_op_1_2[12].CLK
Clock_50 => Mult_op_1_2[13].CLK
Clock_50 => Mult_op_1_2[14].CLK
Clock_50 => Mult_op_1_2[15].CLK
Clock_50 => Mult_op_1_2[16].CLK
Clock_50 => Mult_op_1_2[17].CLK
Clock_50 => Mult_op_1_2[18].CLK
Clock_50 => Mult_op_1_2[19].CLK
Clock_50 => Mult_op_1_2[20].CLK
Clock_50 => Mult_op_1_2[21].CLK
Clock_50 => Mult_op_1_2[22].CLK
Clock_50 => Mult_op_1_2[23].CLK
Clock_50 => Mult_op_1_2[24].CLK
Clock_50 => Mult_op_1_2[25].CLK
Clock_50 => Mult_op_1_2[26].CLK
Clock_50 => Mult_op_1_2[27].CLK
Clock_50 => Mult_op_1_2[28].CLK
Clock_50 => Mult_op_1_2[29].CLK
Clock_50 => Mult_op_1_2[30].CLK
Clock_50 => Mult_op_1_2[31].CLK
Clock_50 => Mult_op_1_1[0].CLK
Clock_50 => Mult_op_1_1[1].CLK
Clock_50 => Mult_op_1_1[2].CLK
Clock_50 => Mult_op_1_1[3].CLK
Clock_50 => Mult_op_1_1[4].CLK
Clock_50 => Mult_op_1_1[5].CLK
Clock_50 => Mult_op_1_1[6].CLK
Clock_50 => Mult_op_1_1[7].CLK
Clock_50 => Mult_op_1_1[8].CLK
Clock_50 => Mult_op_1_1[9].CLK
Clock_50 => Mult_op_1_1[10].CLK
Clock_50 => Mult_op_1_1[11].CLK
Clock_50 => Mult_op_1_1[12].CLK
Clock_50 => Mult_op_1_1[13].CLK
Clock_50 => Mult_op_1_1[14].CLK
Clock_50 => Mult_op_1_1[15].CLK
Clock_50 => Mult_op_1_1[16].CLK
Clock_50 => Mult_op_1_1[17].CLK
Clock_50 => Mult_op_1_1[18].CLK
Clock_50 => Mult_op_1_1[19].CLK
Clock_50 => Mult_op_1_1[20].CLK
Clock_50 => Mult_op_1_1[21].CLK
Clock_50 => Mult_op_1_1[22].CLK
Clock_50 => Mult_op_1_1[23].CLK
Clock_50 => Mult_op_1_1[24].CLK
Clock_50 => Mult_op_1_1[25].CLK
Clock_50 => Mult_op_1_1[26].CLK
Clock_50 => Mult_op_1_1[27].CLK
Clock_50 => Mult_op_1_1[28].CLK
Clock_50 => Mult_op_1_1[29].CLK
Clock_50 => Mult_op_1_1[30].CLK
Clock_50 => Mult_op_1_1[31].CLK
Clock_50 => Mult_op_0_2[0].CLK
Clock_50 => Mult_op_0_2[1].CLK
Clock_50 => Mult_op_0_2[2].CLK
Clock_50 => Mult_op_0_2[3].CLK
Clock_50 => Mult_op_0_2[4].CLK
Clock_50 => Mult_op_0_2[5].CLK
Clock_50 => Mult_op_0_2[6].CLK
Clock_50 => Mult_op_0_2[7].CLK
Clock_50 => Mult_op_0_2[8].CLK
Clock_50 => Mult_op_0_2[9].CLK
Clock_50 => Mult_op_0_2[10].CLK
Clock_50 => Mult_op_0_2[11].CLK
Clock_50 => Mult_op_0_2[12].CLK
Clock_50 => Mult_op_0_2[13].CLK
Clock_50 => Mult_op_0_2[14].CLK
Clock_50 => Mult_op_0_2[15].CLK
Clock_50 => Mult_op_0_2[16].CLK
Clock_50 => Mult_op_0_2[17].CLK
Clock_50 => Mult_op_0_2[18].CLK
Clock_50 => Mult_op_0_2[19].CLK
Clock_50 => Mult_op_0_2[20].CLK
Clock_50 => Mult_op_0_2[21].CLK
Clock_50 => Mult_op_0_2[22].CLK
Clock_50 => Mult_op_0_2[23].CLK
Clock_50 => Mult_op_0_2[24].CLK
Clock_50 => Mult_op_0_2[25].CLK
Clock_50 => Mult_op_0_2[26].CLK
Clock_50 => Mult_op_0_2[27].CLK
Clock_50 => Mult_op_0_2[28].CLK
Clock_50 => Mult_op_0_2[29].CLK
Clock_50 => Mult_op_0_2[30].CLK
Clock_50 => Mult_op_0_2[31].CLK
Clock_50 => Mult_op_0_1[0].CLK
Clock_50 => Mult_op_0_1[1].CLK
Clock_50 => Mult_op_0_1[2].CLK
Clock_50 => Mult_op_0_1[3].CLK
Clock_50 => Mult_op_0_1[4].CLK
Clock_50 => Mult_op_0_1[5].CLK
Clock_50 => Mult_op_0_1[6].CLK
Clock_50 => Mult_op_0_1[7].CLK
Clock_50 => Mult_op_0_1[8].CLK
Clock_50 => Mult_op_0_1[9].CLK
Clock_50 => Mult_op_0_1[10].CLK
Clock_50 => Mult_op_0_1[11].CLK
Clock_50 => Mult_op_0_1[12].CLK
Clock_50 => Mult_op_0_1[13].CLK
Clock_50 => Mult_op_0_1[14].CLK
Clock_50 => Mult_op_0_1[15].CLK
Clock_50 => Mult_op_0_1[16].CLK
Clock_50 => Mult_op_0_1[17].CLK
Clock_50 => Mult_op_0_1[18].CLK
Clock_50 => Mult_op_0_1[19].CLK
Clock_50 => Mult_op_0_1[20].CLK
Clock_50 => Mult_op_0_1[21].CLK
Clock_50 => Mult_op_0_1[22].CLK
Clock_50 => Mult_op_0_1[23].CLK
Clock_50 => Mult_op_0_1[24].CLK
Clock_50 => Mult_op_0_1[25].CLK
Clock_50 => Mult_op_0_1[26].CLK
Clock_50 => Mult_op_0_1[27].CLK
Clock_50 => Mult_op_0_1[28].CLK
Clock_50 => Mult_op_0_1[29].CLK
Clock_50 => Mult_op_0_1[30].CLK
Clock_50 => Mult_op_0_1[31].CLK
Clock_50 => U_buf[0][0].CLK
Clock_50 => U_buf[0][1].CLK
Clock_50 => U_buf[0][2].CLK
Clock_50 => U_buf[0][3].CLK
Clock_50 => U_buf[0][4].CLK
Clock_50 => U_buf[0][5].CLK
Clock_50 => U_buf[0][6].CLK
Clock_50 => U_buf[0][7].CLK
Clock_50 => U_buf[0][8].CLK
Clock_50 => U_buf[0][9].CLK
Clock_50 => U_buf[0][10].CLK
Clock_50 => U_buf[0][11].CLK
Clock_50 => U_buf[0][12].CLK
Clock_50 => U_buf[0][13].CLK
Clock_50 => U_buf[0][14].CLK
Clock_50 => U_buf[0][15].CLK
Clock_50 => B_ODD_2[0].CLK
Clock_50 => B_ODD_2[1].CLK
Clock_50 => B_ODD_2[2].CLK
Clock_50 => B_ODD_2[3].CLK
Clock_50 => B_ODD_2[4].CLK
Clock_50 => B_ODD_2[5].CLK
Clock_50 => B_ODD_2[6].CLK
Clock_50 => B_ODD_2[7].CLK
Clock_50 => B_ODD_2[8].CLK
Clock_50 => B_ODD_2[9].CLK
Clock_50 => B_ODD_2[10].CLK
Clock_50 => B_ODD_2[11].CLK
Clock_50 => B_ODD_2[12].CLK
Clock_50 => B_ODD_2[13].CLK
Clock_50 => B_ODD_2[14].CLK
Clock_50 => B_ODD_2[15].CLK
Clock_50 => B_ODD_2[16].CLK
Clock_50 => B_ODD_2[17].CLK
Clock_50 => B_ODD_2[18].CLK
Clock_50 => B_ODD_2[19].CLK
Clock_50 => B_ODD_2[20].CLK
Clock_50 => B_ODD_2[21].CLK
Clock_50 => B_ODD_2[22].CLK
Clock_50 => B_ODD_2[23].CLK
Clock_50 => B_ODD_2[24].CLK
Clock_50 => B_ODD_2[25].CLK
Clock_50 => B_ODD_2[26].CLK
Clock_50 => B_ODD_2[27].CLK
Clock_50 => B_ODD_2[28].CLK
Clock_50 => B_ODD_2[29].CLK
Clock_50 => B_ODD_2[30].CLK
Clock_50 => B_ODD_2[31].CLK
Clock_50 => G_ODD_2[0].CLK
Clock_50 => G_ODD_2[1].CLK
Clock_50 => G_ODD_2[2].CLK
Clock_50 => G_ODD_2[3].CLK
Clock_50 => G_ODD_2[4].CLK
Clock_50 => G_ODD_2[5].CLK
Clock_50 => G_ODD_2[6].CLK
Clock_50 => G_ODD_2[7].CLK
Clock_50 => G_ODD_2[8].CLK
Clock_50 => G_ODD_2[9].CLK
Clock_50 => G_ODD_2[10].CLK
Clock_50 => G_ODD_2[11].CLK
Clock_50 => G_ODD_2[12].CLK
Clock_50 => G_ODD_2[13].CLK
Clock_50 => G_ODD_2[14].CLK
Clock_50 => G_ODD_2[15].CLK
Clock_50 => G_ODD_2[16].CLK
Clock_50 => G_ODD_2[17].CLK
Clock_50 => G_ODD_2[18].CLK
Clock_50 => G_ODD_2[19].CLK
Clock_50 => G_ODD_2[20].CLK
Clock_50 => G_ODD_2[21].CLK
Clock_50 => G_ODD_2[22].CLK
Clock_50 => G_ODD_2[23].CLK
Clock_50 => G_ODD_2[24].CLK
Clock_50 => G_ODD_2[25].CLK
Clock_50 => G_ODD_2[26].CLK
Clock_50 => G_ODD_2[27].CLK
Clock_50 => G_ODD_2[28].CLK
Clock_50 => G_ODD_2[29].CLK
Clock_50 => G_ODD_2[30].CLK
Clock_50 => G_ODD_2[31].CLK
Clock_50 => R_ODD_2[0].CLK
Clock_50 => R_ODD_2[1].CLK
Clock_50 => R_ODD_2[2].CLK
Clock_50 => R_ODD_2[3].CLK
Clock_50 => R_ODD_2[4].CLK
Clock_50 => R_ODD_2[5].CLK
Clock_50 => R_ODD_2[6].CLK
Clock_50 => R_ODD_2[7].CLK
Clock_50 => R_ODD_2[8].CLK
Clock_50 => R_ODD_2[9].CLK
Clock_50 => R_ODD_2[10].CLK
Clock_50 => R_ODD_2[11].CLK
Clock_50 => R_ODD_2[12].CLK
Clock_50 => R_ODD_2[13].CLK
Clock_50 => R_ODD_2[14].CLK
Clock_50 => R_ODD_2[15].CLK
Clock_50 => R_ODD_2[16].CLK
Clock_50 => R_ODD_2[17].CLK
Clock_50 => R_ODD_2[18].CLK
Clock_50 => R_ODD_2[19].CLK
Clock_50 => R_ODD_2[20].CLK
Clock_50 => R_ODD_2[21].CLK
Clock_50 => R_ODD_2[22].CLK
Clock_50 => R_ODD_2[23].CLK
Clock_50 => R_ODD_2[24].CLK
Clock_50 => R_ODD_2[25].CLK
Clock_50 => R_ODD_2[26].CLK
Clock_50 => R_ODD_2[27].CLK
Clock_50 => R_ODD_2[28].CLK
Clock_50 => R_ODD_2[29].CLK
Clock_50 => R_ODD_2[30].CLK
Clock_50 => R_ODD_2[31].CLK
Clock_50 => B_EVEN_2[0].CLK
Clock_50 => B_EVEN_2[1].CLK
Clock_50 => B_EVEN_2[2].CLK
Clock_50 => B_EVEN_2[3].CLK
Clock_50 => B_EVEN_2[4].CLK
Clock_50 => B_EVEN_2[5].CLK
Clock_50 => B_EVEN_2[6].CLK
Clock_50 => B_EVEN_2[7].CLK
Clock_50 => B_EVEN_2[8].CLK
Clock_50 => B_EVEN_2[9].CLK
Clock_50 => B_EVEN_2[10].CLK
Clock_50 => B_EVEN_2[11].CLK
Clock_50 => B_EVEN_2[12].CLK
Clock_50 => B_EVEN_2[13].CLK
Clock_50 => B_EVEN_2[14].CLK
Clock_50 => B_EVEN_2[15].CLK
Clock_50 => B_EVEN_2[16].CLK
Clock_50 => B_EVEN_2[17].CLK
Clock_50 => B_EVEN_2[18].CLK
Clock_50 => B_EVEN_2[19].CLK
Clock_50 => B_EVEN_2[20].CLK
Clock_50 => B_EVEN_2[21].CLK
Clock_50 => B_EVEN_2[22].CLK
Clock_50 => B_EVEN_2[23].CLK
Clock_50 => B_EVEN_2[24].CLK
Clock_50 => B_EVEN_2[25].CLK
Clock_50 => B_EVEN_2[26].CLK
Clock_50 => B_EVEN_2[27].CLK
Clock_50 => B_EVEN_2[28].CLK
Clock_50 => B_EVEN_2[29].CLK
Clock_50 => B_EVEN_2[30].CLK
Clock_50 => B_EVEN_2[31].CLK
Clock_50 => G_EVEN_2[0].CLK
Clock_50 => G_EVEN_2[1].CLK
Clock_50 => G_EVEN_2[2].CLK
Clock_50 => G_EVEN_2[3].CLK
Clock_50 => G_EVEN_2[4].CLK
Clock_50 => G_EVEN_2[5].CLK
Clock_50 => G_EVEN_2[6].CLK
Clock_50 => G_EVEN_2[7].CLK
Clock_50 => G_EVEN_2[8].CLK
Clock_50 => G_EVEN_2[9].CLK
Clock_50 => G_EVEN_2[10].CLK
Clock_50 => G_EVEN_2[11].CLK
Clock_50 => G_EVEN_2[12].CLK
Clock_50 => G_EVEN_2[13].CLK
Clock_50 => G_EVEN_2[14].CLK
Clock_50 => G_EVEN_2[15].CLK
Clock_50 => G_EVEN_2[16].CLK
Clock_50 => G_EVEN_2[17].CLK
Clock_50 => G_EVEN_2[18].CLK
Clock_50 => G_EVEN_2[19].CLK
Clock_50 => G_EVEN_2[20].CLK
Clock_50 => G_EVEN_2[21].CLK
Clock_50 => G_EVEN_2[22].CLK
Clock_50 => G_EVEN_2[23].CLK
Clock_50 => G_EVEN_2[24].CLK
Clock_50 => G_EVEN_2[25].CLK
Clock_50 => G_EVEN_2[26].CLK
Clock_50 => G_EVEN_2[27].CLK
Clock_50 => G_EVEN_2[28].CLK
Clock_50 => G_EVEN_2[29].CLK
Clock_50 => G_EVEN_2[30].CLK
Clock_50 => G_EVEN_2[31].CLK
Clock_50 => R_EVEN_2[0].CLK
Clock_50 => R_EVEN_2[1].CLK
Clock_50 => R_EVEN_2[2].CLK
Clock_50 => R_EVEN_2[3].CLK
Clock_50 => R_EVEN_2[4].CLK
Clock_50 => R_EVEN_2[5].CLK
Clock_50 => R_EVEN_2[6].CLK
Clock_50 => R_EVEN_2[7].CLK
Clock_50 => R_EVEN_2[8].CLK
Clock_50 => R_EVEN_2[9].CLK
Clock_50 => R_EVEN_2[10].CLK
Clock_50 => R_EVEN_2[11].CLK
Clock_50 => R_EVEN_2[12].CLK
Clock_50 => R_EVEN_2[13].CLK
Clock_50 => R_EVEN_2[14].CLK
Clock_50 => R_EVEN_2[15].CLK
Clock_50 => R_EVEN_2[16].CLK
Clock_50 => R_EVEN_2[17].CLK
Clock_50 => R_EVEN_2[18].CLK
Clock_50 => R_EVEN_2[19].CLK
Clock_50 => R_EVEN_2[20].CLK
Clock_50 => R_EVEN_2[21].CLK
Clock_50 => R_EVEN_2[22].CLK
Clock_50 => R_EVEN_2[23].CLK
Clock_50 => R_EVEN_2[24].CLK
Clock_50 => R_EVEN_2[25].CLK
Clock_50 => R_EVEN_2[26].CLK
Clock_50 => R_EVEN_2[27].CLK
Clock_50 => R_EVEN_2[28].CLK
Clock_50 => R_EVEN_2[29].CLK
Clock_50 => R_EVEN_2[30].CLK
Clock_50 => R_EVEN_2[31].CLK
Clock_50 => B_ODD[0].CLK
Clock_50 => B_ODD[1].CLK
Clock_50 => B_ODD[2].CLK
Clock_50 => B_ODD[3].CLK
Clock_50 => B_ODD[4].CLK
Clock_50 => B_ODD[5].CLK
Clock_50 => B_ODD[6].CLK
Clock_50 => B_ODD[7].CLK
Clock_50 => B_ODD[8].CLK
Clock_50 => B_ODD[9].CLK
Clock_50 => B_ODD[10].CLK
Clock_50 => B_ODD[11].CLK
Clock_50 => B_ODD[12].CLK
Clock_50 => B_ODD[13].CLK
Clock_50 => B_ODD[14].CLK
Clock_50 => B_ODD[15].CLK
Clock_50 => B_ODD[16].CLK
Clock_50 => B_ODD[17].CLK
Clock_50 => B_ODD[18].CLK
Clock_50 => B_ODD[19].CLK
Clock_50 => B_ODD[20].CLK
Clock_50 => B_ODD[21].CLK
Clock_50 => B_ODD[22].CLK
Clock_50 => B_ODD[23].CLK
Clock_50 => B_ODD[24].CLK
Clock_50 => B_ODD[25].CLK
Clock_50 => B_ODD[26].CLK
Clock_50 => B_ODD[27].CLK
Clock_50 => B_ODD[28].CLK
Clock_50 => B_ODD[29].CLK
Clock_50 => B_ODD[30].CLK
Clock_50 => B_ODD[31].CLK
Clock_50 => G_ODD[0].CLK
Clock_50 => G_ODD[1].CLK
Clock_50 => G_ODD[2].CLK
Clock_50 => G_ODD[3].CLK
Clock_50 => G_ODD[4].CLK
Clock_50 => G_ODD[5].CLK
Clock_50 => G_ODD[6].CLK
Clock_50 => G_ODD[7].CLK
Clock_50 => G_ODD[8].CLK
Clock_50 => G_ODD[9].CLK
Clock_50 => G_ODD[10].CLK
Clock_50 => G_ODD[11].CLK
Clock_50 => G_ODD[12].CLK
Clock_50 => G_ODD[13].CLK
Clock_50 => G_ODD[14].CLK
Clock_50 => G_ODD[15].CLK
Clock_50 => G_ODD[16].CLK
Clock_50 => G_ODD[17].CLK
Clock_50 => G_ODD[18].CLK
Clock_50 => G_ODD[19].CLK
Clock_50 => G_ODD[20].CLK
Clock_50 => G_ODD[21].CLK
Clock_50 => G_ODD[22].CLK
Clock_50 => G_ODD[23].CLK
Clock_50 => G_ODD[24].CLK
Clock_50 => G_ODD[25].CLK
Clock_50 => G_ODD[26].CLK
Clock_50 => G_ODD[27].CLK
Clock_50 => G_ODD[28].CLK
Clock_50 => G_ODD[29].CLK
Clock_50 => G_ODD[30].CLK
Clock_50 => G_ODD[31].CLK
Clock_50 => R_ODD[0].CLK
Clock_50 => R_ODD[1].CLK
Clock_50 => R_ODD[2].CLK
Clock_50 => R_ODD[3].CLK
Clock_50 => R_ODD[4].CLK
Clock_50 => R_ODD[5].CLK
Clock_50 => R_ODD[6].CLK
Clock_50 => R_ODD[7].CLK
Clock_50 => R_ODD[8].CLK
Clock_50 => R_ODD[9].CLK
Clock_50 => R_ODD[10].CLK
Clock_50 => R_ODD[11].CLK
Clock_50 => R_ODD[12].CLK
Clock_50 => R_ODD[13].CLK
Clock_50 => R_ODD[14].CLK
Clock_50 => R_ODD[15].CLK
Clock_50 => R_ODD[16].CLK
Clock_50 => R_ODD[17].CLK
Clock_50 => R_ODD[18].CLK
Clock_50 => R_ODD[19].CLK
Clock_50 => R_ODD[20].CLK
Clock_50 => R_ODD[21].CLK
Clock_50 => R_ODD[22].CLK
Clock_50 => R_ODD[23].CLK
Clock_50 => R_ODD[24].CLK
Clock_50 => R_ODD[25].CLK
Clock_50 => R_ODD[26].CLK
Clock_50 => R_ODD[27].CLK
Clock_50 => R_ODD[28].CLK
Clock_50 => R_ODD[29].CLK
Clock_50 => R_ODD[30].CLK
Clock_50 => R_ODD[31].CLK
Clock_50 => B_EVEN[0].CLK
Clock_50 => B_EVEN[1].CLK
Clock_50 => B_EVEN[2].CLK
Clock_50 => B_EVEN[3].CLK
Clock_50 => B_EVEN[4].CLK
Clock_50 => B_EVEN[5].CLK
Clock_50 => B_EVEN[6].CLK
Clock_50 => B_EVEN[7].CLK
Clock_50 => B_EVEN[8].CLK
Clock_50 => B_EVEN[9].CLK
Clock_50 => B_EVEN[10].CLK
Clock_50 => B_EVEN[11].CLK
Clock_50 => B_EVEN[12].CLK
Clock_50 => B_EVEN[13].CLK
Clock_50 => B_EVEN[14].CLK
Clock_50 => B_EVEN[15].CLK
Clock_50 => B_EVEN[16].CLK
Clock_50 => B_EVEN[17].CLK
Clock_50 => B_EVEN[18].CLK
Clock_50 => B_EVEN[19].CLK
Clock_50 => B_EVEN[20].CLK
Clock_50 => B_EVEN[21].CLK
Clock_50 => B_EVEN[22].CLK
Clock_50 => B_EVEN[23].CLK
Clock_50 => B_EVEN[24].CLK
Clock_50 => B_EVEN[25].CLK
Clock_50 => B_EVEN[26].CLK
Clock_50 => B_EVEN[27].CLK
Clock_50 => B_EVEN[28].CLK
Clock_50 => B_EVEN[29].CLK
Clock_50 => B_EVEN[30].CLK
Clock_50 => B_EVEN[31].CLK
Clock_50 => G_EVEN[0].CLK
Clock_50 => G_EVEN[1].CLK
Clock_50 => G_EVEN[2].CLK
Clock_50 => G_EVEN[3].CLK
Clock_50 => G_EVEN[4].CLK
Clock_50 => G_EVEN[5].CLK
Clock_50 => G_EVEN[6].CLK
Clock_50 => G_EVEN[7].CLK
Clock_50 => G_EVEN[8].CLK
Clock_50 => G_EVEN[9].CLK
Clock_50 => G_EVEN[10].CLK
Clock_50 => G_EVEN[11].CLK
Clock_50 => G_EVEN[12].CLK
Clock_50 => G_EVEN[13].CLK
Clock_50 => G_EVEN[14].CLK
Clock_50 => G_EVEN[15].CLK
Clock_50 => G_EVEN[16].CLK
Clock_50 => G_EVEN[17].CLK
Clock_50 => G_EVEN[18].CLK
Clock_50 => G_EVEN[19].CLK
Clock_50 => G_EVEN[20].CLK
Clock_50 => G_EVEN[21].CLK
Clock_50 => G_EVEN[22].CLK
Clock_50 => G_EVEN[23].CLK
Clock_50 => G_EVEN[24].CLK
Clock_50 => G_EVEN[25].CLK
Clock_50 => G_EVEN[26].CLK
Clock_50 => G_EVEN[27].CLK
Clock_50 => G_EVEN[28].CLK
Clock_50 => G_EVEN[29].CLK
Clock_50 => G_EVEN[30].CLK
Clock_50 => G_EVEN[31].CLK
Clock_50 => R_EVEN[0].CLK
Clock_50 => R_EVEN[1].CLK
Clock_50 => R_EVEN[2].CLK
Clock_50 => R_EVEN[3].CLK
Clock_50 => R_EVEN[4].CLK
Clock_50 => R_EVEN[5].CLK
Clock_50 => R_EVEN[6].CLK
Clock_50 => R_EVEN[7].CLK
Clock_50 => R_EVEN[8].CLK
Clock_50 => R_EVEN[9].CLK
Clock_50 => R_EVEN[10].CLK
Clock_50 => R_EVEN[11].CLK
Clock_50 => R_EVEN[12].CLK
Clock_50 => R_EVEN[13].CLK
Clock_50 => R_EVEN[14].CLK
Clock_50 => R_EVEN[15].CLK
Clock_50 => R_EVEN[16].CLK
Clock_50 => R_EVEN[17].CLK
Clock_50 => R_EVEN[18].CLK
Clock_50 => R_EVEN[19].CLK
Clock_50 => R_EVEN[20].CLK
Clock_50 => R_EVEN[21].CLK
Clock_50 => R_EVEN[22].CLK
Clock_50 => R_EVEN[23].CLK
Clock_50 => R_EVEN[24].CLK
Clock_50 => R_EVEN[25].CLK
Clock_50 => R_EVEN[26].CLK
Clock_50 => R_EVEN[27].CLK
Clock_50 => R_EVEN[28].CLK
Clock_50 => R_EVEN[29].CLK
Clock_50 => R_EVEN[30].CLK
Clock_50 => R_EVEN[31].CLK
Clock_50 => V[0][0].CLK
Clock_50 => V[0][1].CLK
Clock_50 => V[0][2].CLK
Clock_50 => V[0][3].CLK
Clock_50 => V[0][4].CLK
Clock_50 => V[0][5].CLK
Clock_50 => V[0][6].CLK
Clock_50 => V[0][7].CLK
Clock_50 => V[1][0].CLK
Clock_50 => V[1][1].CLK
Clock_50 => V[1][2].CLK
Clock_50 => V[1][3].CLK
Clock_50 => V[1][4].CLK
Clock_50 => V[1][5].CLK
Clock_50 => V[1][6].CLK
Clock_50 => V[1][7].CLK
Clock_50 => V[2][0].CLK
Clock_50 => V[2][1].CLK
Clock_50 => V[2][2].CLK
Clock_50 => V[2][3].CLK
Clock_50 => V[2][4].CLK
Clock_50 => V[2][5].CLK
Clock_50 => V[2][6].CLK
Clock_50 => V[2][7].CLK
Clock_50 => V[3][0].CLK
Clock_50 => V[3][1].CLK
Clock_50 => V[3][2].CLK
Clock_50 => V[3][3].CLK
Clock_50 => V[3][4].CLK
Clock_50 => V[3][5].CLK
Clock_50 => V[3][6].CLK
Clock_50 => V[3][7].CLK
Clock_50 => V[4][0].CLK
Clock_50 => V[4][1].CLK
Clock_50 => V[4][2].CLK
Clock_50 => V[4][3].CLK
Clock_50 => V[4][4].CLK
Clock_50 => V[4][5].CLK
Clock_50 => V[4][6].CLK
Clock_50 => V[4][7].CLK
Clock_50 => V[5][0].CLK
Clock_50 => V[5][1].CLK
Clock_50 => V[5][2].CLK
Clock_50 => V[5][3].CLK
Clock_50 => V[5][4].CLK
Clock_50 => V[5][5].CLK
Clock_50 => V[5][6].CLK
Clock_50 => V[5][7].CLK
Clock_50 => U[0][0].CLK
Clock_50 => U[0][1].CLK
Clock_50 => U[0][2].CLK
Clock_50 => U[0][3].CLK
Clock_50 => U[0][4].CLK
Clock_50 => U[0][5].CLK
Clock_50 => U[0][6].CLK
Clock_50 => U[0][7].CLK
Clock_50 => U[1][0].CLK
Clock_50 => U[1][1].CLK
Clock_50 => U[1][2].CLK
Clock_50 => U[1][3].CLK
Clock_50 => U[1][4].CLK
Clock_50 => U[1][5].CLK
Clock_50 => U[1][6].CLK
Clock_50 => U[1][7].CLK
Clock_50 => U[2][0].CLK
Clock_50 => U[2][1].CLK
Clock_50 => U[2][2].CLK
Clock_50 => U[2][3].CLK
Clock_50 => U[2][4].CLK
Clock_50 => U[2][5].CLK
Clock_50 => U[2][6].CLK
Clock_50 => U[2][7].CLK
Clock_50 => U[3][0].CLK
Clock_50 => U[3][1].CLK
Clock_50 => U[3][2].CLK
Clock_50 => U[3][3].CLK
Clock_50 => U[3][4].CLK
Clock_50 => U[3][5].CLK
Clock_50 => U[3][6].CLK
Clock_50 => U[3][7].CLK
Clock_50 => U[4][0].CLK
Clock_50 => U[4][1].CLK
Clock_50 => U[4][2].CLK
Clock_50 => U[4][3].CLK
Clock_50 => U[4][4].CLK
Clock_50 => U[4][5].CLK
Clock_50 => U[4][6].CLK
Clock_50 => U[4][7].CLK
Clock_50 => U[5][0].CLK
Clock_50 => U[5][1].CLK
Clock_50 => U[5][2].CLK
Clock_50 => U[5][3].CLK
Clock_50 => U[5][4].CLK
Clock_50 => U[5][5].CLK
Clock_50 => U[5][6].CLK
Clock_50 => U[5][7].CLK
Clock_50 => V_prime_buf_odd_V1[0].CLK
Clock_50 => V_prime_buf_odd_V1[1].CLK
Clock_50 => V_prime_buf_odd_V1[2].CLK
Clock_50 => V_prime_buf_odd_V1[3].CLK
Clock_50 => V_prime_buf_odd_V1[4].CLK
Clock_50 => V_prime_buf_odd_V1[5].CLK
Clock_50 => V_prime_buf_odd_V1[6].CLK
Clock_50 => V_prime_buf_odd_V1[7].CLK
Clock_50 => V_prime_buf_odd_V1[8].CLK
Clock_50 => V_prime_buf_odd_V1[9].CLK
Clock_50 => V_prime_buf_odd_V1[10].CLK
Clock_50 => V_prime_buf_odd_V1[11].CLK
Clock_50 => V_prime_buf_odd_V1[12].CLK
Clock_50 => V_prime_buf_odd_V1[13].CLK
Clock_50 => V_prime_buf_odd_V1[14].CLK
Clock_50 => V_prime_buf_odd_V1[15].CLK
Clock_50 => V_prime_buf_odd_V1[16].CLK
Clock_50 => V_prime_buf_odd_V1[17].CLK
Clock_50 => V_prime_buf_odd_V1[18].CLK
Clock_50 => V_prime_buf_odd_V1[19].CLK
Clock_50 => V_prime_buf_odd_V1[20].CLK
Clock_50 => V_prime_buf_odd_V1[21].CLK
Clock_50 => V_prime_buf_odd_V1[22].CLK
Clock_50 => V_prime_buf_odd_V1[23].CLK
Clock_50 => V_prime_buf_odd_V1[24].CLK
Clock_50 => V_prime_buf_odd_V1[25].CLK
Clock_50 => V_prime_buf_odd_V1[26].CLK
Clock_50 => V_prime_buf_odd_V1[27].CLK
Clock_50 => V_prime_buf_odd_V1[28].CLK
Clock_50 => V_prime_buf_odd_V1[29].CLK
Clock_50 => V_prime_buf_odd_V1[30].CLK
Clock_50 => V_prime_buf_odd_V1[31].CLK
Clock_50 => V_prime_buf_odd_V3[0].CLK
Clock_50 => V_prime_buf_odd_V3[1].CLK
Clock_50 => V_prime_buf_odd_V3[2].CLK
Clock_50 => V_prime_buf_odd_V3[3].CLK
Clock_50 => V_prime_buf_odd_V3[4].CLK
Clock_50 => V_prime_buf_odd_V3[5].CLK
Clock_50 => V_prime_buf_odd_V3[6].CLK
Clock_50 => V_prime_buf_odd_V3[7].CLK
Clock_50 => V_prime_buf_odd_V3[8].CLK
Clock_50 => V_prime_buf_odd_V3[9].CLK
Clock_50 => V_prime_buf_odd_V3[10].CLK
Clock_50 => V_prime_buf_odd_V3[11].CLK
Clock_50 => V_prime_buf_odd_V3[12].CLK
Clock_50 => V_prime_buf_odd_V3[13].CLK
Clock_50 => V_prime_buf_odd_V3[14].CLK
Clock_50 => V_prime_buf_odd_V3[15].CLK
Clock_50 => V_prime_buf_odd_V3[16].CLK
Clock_50 => V_prime_buf_odd_V3[17].CLK
Clock_50 => V_prime_buf_odd_V3[18].CLK
Clock_50 => V_prime_buf_odd_V3[19].CLK
Clock_50 => V_prime_buf_odd_V3[20].CLK
Clock_50 => V_prime_buf_odd_V3[21].CLK
Clock_50 => V_prime_buf_odd_V3[22].CLK
Clock_50 => V_prime_buf_odd_V3[23].CLK
Clock_50 => V_prime_buf_odd_V3[24].CLK
Clock_50 => V_prime_buf_odd_V3[25].CLK
Clock_50 => V_prime_buf_odd_V3[26].CLK
Clock_50 => V_prime_buf_odd_V3[27].CLK
Clock_50 => V_prime_buf_odd_V3[28].CLK
Clock_50 => V_prime_buf_odd_V3[29].CLK
Clock_50 => V_prime_buf_odd_V3[30].CLK
Clock_50 => V_prime_buf_odd_V3[31].CLK
Clock_50 => V_prime[0].CLK
Clock_50 => V_prime[1].CLK
Clock_50 => V_prime[2].CLK
Clock_50 => V_prime[3].CLK
Clock_50 => V_prime[4].CLK
Clock_50 => V_prime[5].CLK
Clock_50 => V_prime[6].CLK
Clock_50 => V_prime[7].CLK
Clock_50 => V_prime[8].CLK
Clock_50 => V_prime[9].CLK
Clock_50 => V_prime[10].CLK
Clock_50 => V_prime[11].CLK
Clock_50 => V_prime[12].CLK
Clock_50 => V_prime[13].CLK
Clock_50 => V_prime[14].CLK
Clock_50 => V_prime[15].CLK
Clock_50 => V_prime[16].CLK
Clock_50 => V_prime[17].CLK
Clock_50 => V_prime[18].CLK
Clock_50 => V_prime[19].CLK
Clock_50 => V_prime[20].CLK
Clock_50 => V_prime[21].CLK
Clock_50 => V_prime[22].CLK
Clock_50 => V_prime[23].CLK
Clock_50 => V_prime[24].CLK
Clock_50 => V_prime[25].CLK
Clock_50 => V_prime[26].CLK
Clock_50 => V_prime[27].CLK
Clock_50 => V_prime[28].CLK
Clock_50 => V_prime[29].CLK
Clock_50 => V_prime[30].CLK
Clock_50 => V_prime[31].CLK
Clock_50 => U_prime_buf_odd_U1[0].CLK
Clock_50 => U_prime_buf_odd_U1[1].CLK
Clock_50 => U_prime_buf_odd_U1[2].CLK
Clock_50 => U_prime_buf_odd_U1[3].CLK
Clock_50 => U_prime_buf_odd_U1[4].CLK
Clock_50 => U_prime_buf_odd_U1[5].CLK
Clock_50 => U_prime_buf_odd_U1[6].CLK
Clock_50 => U_prime_buf_odd_U1[7].CLK
Clock_50 => U_prime_buf_odd_U1[8].CLK
Clock_50 => U_prime_buf_odd_U1[9].CLK
Clock_50 => U_prime_buf_odd_U1[10].CLK
Clock_50 => U_prime_buf_odd_U1[11].CLK
Clock_50 => U_prime_buf_odd_U1[12].CLK
Clock_50 => U_prime_buf_odd_U1[13].CLK
Clock_50 => U_prime_buf_odd_U1[14].CLK
Clock_50 => U_prime_buf_odd_U1[15].CLK
Clock_50 => U_prime_buf_odd_U1[16].CLK
Clock_50 => U_prime_buf_odd_U1[17].CLK
Clock_50 => U_prime_buf_odd_U1[18].CLK
Clock_50 => U_prime_buf_odd_U1[19].CLK
Clock_50 => U_prime_buf_odd_U1[20].CLK
Clock_50 => U_prime_buf_odd_U1[21].CLK
Clock_50 => U_prime_buf_odd_U1[22].CLK
Clock_50 => U_prime_buf_odd_U1[23].CLK
Clock_50 => U_prime_buf_odd_U1[24].CLK
Clock_50 => U_prime_buf_odd_U1[25].CLK
Clock_50 => U_prime_buf_odd_U1[26].CLK
Clock_50 => U_prime_buf_odd_U1[27].CLK
Clock_50 => U_prime_buf_odd_U1[28].CLK
Clock_50 => U_prime_buf_odd_U1[29].CLK
Clock_50 => U_prime_buf_odd_U1[30].CLK
Clock_50 => U_prime_buf_odd_U1[31].CLK
Clock_50 => U_prime_buf_odd_U3[0].CLK
Clock_50 => U_prime_buf_odd_U3[1].CLK
Clock_50 => U_prime_buf_odd_U3[2].CLK
Clock_50 => U_prime_buf_odd_U3[3].CLK
Clock_50 => U_prime_buf_odd_U3[4].CLK
Clock_50 => U_prime_buf_odd_U3[5].CLK
Clock_50 => U_prime_buf_odd_U3[6].CLK
Clock_50 => U_prime_buf_odd_U3[7].CLK
Clock_50 => U_prime_buf_odd_U3[8].CLK
Clock_50 => U_prime_buf_odd_U3[9].CLK
Clock_50 => U_prime_buf_odd_U3[10].CLK
Clock_50 => U_prime_buf_odd_U3[11].CLK
Clock_50 => U_prime_buf_odd_U3[12].CLK
Clock_50 => U_prime_buf_odd_U3[13].CLK
Clock_50 => U_prime_buf_odd_U3[14].CLK
Clock_50 => U_prime_buf_odd_U3[15].CLK
Clock_50 => U_prime_buf_odd_U3[16].CLK
Clock_50 => U_prime_buf_odd_U3[17].CLK
Clock_50 => U_prime_buf_odd_U3[18].CLK
Clock_50 => U_prime_buf_odd_U3[19].CLK
Clock_50 => U_prime_buf_odd_U3[20].CLK
Clock_50 => U_prime_buf_odd_U3[21].CLK
Clock_50 => U_prime_buf_odd_U3[22].CLK
Clock_50 => U_prime_buf_odd_U3[23].CLK
Clock_50 => U_prime_buf_odd_U3[24].CLK
Clock_50 => U_prime_buf_odd_U3[25].CLK
Clock_50 => U_prime_buf_odd_U3[26].CLK
Clock_50 => U_prime_buf_odd_U3[27].CLK
Clock_50 => U_prime_buf_odd_U3[28].CLK
Clock_50 => U_prime_buf_odd_U3[29].CLK
Clock_50 => U_prime_buf_odd_U3[30].CLK
Clock_50 => U_prime_buf_odd_U3[31].CLK
Clock_50 => U_prime[0].CLK
Clock_50 => U_prime[1].CLK
Clock_50 => U_prime[2].CLK
Clock_50 => U_prime[3].CLK
Clock_50 => U_prime[4].CLK
Clock_50 => U_prime[5].CLK
Clock_50 => U_prime[6].CLK
Clock_50 => U_prime[7].CLK
Clock_50 => U_prime[8].CLK
Clock_50 => U_prime[9].CLK
Clock_50 => U_prime[10].CLK
Clock_50 => U_prime[11].CLK
Clock_50 => U_prime[12].CLK
Clock_50 => U_prime[13].CLK
Clock_50 => U_prime[14].CLK
Clock_50 => U_prime[15].CLK
Clock_50 => U_prime[16].CLK
Clock_50 => U_prime[17].CLK
Clock_50 => U_prime[18].CLK
Clock_50 => U_prime[19].CLK
Clock_50 => U_prime[20].CLK
Clock_50 => U_prime[21].CLK
Clock_50 => U_prime[22].CLK
Clock_50 => U_prime[23].CLK
Clock_50 => U_prime[24].CLK
Clock_50 => U_prime[25].CLK
Clock_50 => U_prime[26].CLK
Clock_50 => U_prime[27].CLK
Clock_50 => U_prime[28].CLK
Clock_50 => U_prime[29].CLK
Clock_50 => U_prime[30].CLK
Clock_50 => U_prime[31].CLK
Clock_50 => M1_Completed~reg0.CLK
Clock_50 => SRAM_address[0]~reg0.CLK
Clock_50 => SRAM_address[1]~reg0.CLK
Clock_50 => SRAM_address[2]~reg0.CLK
Clock_50 => SRAM_address[3]~reg0.CLK
Clock_50 => SRAM_address[4]~reg0.CLK
Clock_50 => SRAM_address[5]~reg0.CLK
Clock_50 => SRAM_address[6]~reg0.CLK
Clock_50 => SRAM_address[7]~reg0.CLK
Clock_50 => SRAM_address[8]~reg0.CLK
Clock_50 => SRAM_address[9]~reg0.CLK
Clock_50 => SRAM_address[10]~reg0.CLK
Clock_50 => SRAM_address[11]~reg0.CLK
Clock_50 => SRAM_address[12]~reg0.CLK
Clock_50 => SRAM_address[13]~reg0.CLK
Clock_50 => SRAM_address[14]~reg0.CLK
Clock_50 => SRAM_address[15]~reg0.CLK
Clock_50 => SRAM_address[16]~reg0.CLK
Clock_50 => SRAM_address[17]~reg0.CLK
Clock_50 => SRAM_write_data[0]~reg0.CLK
Clock_50 => SRAM_write_data[1]~reg0.CLK
Clock_50 => SRAM_write_data[2]~reg0.CLK
Clock_50 => SRAM_write_data[3]~reg0.CLK
Clock_50 => SRAM_write_data[4]~reg0.CLK
Clock_50 => SRAM_write_data[5]~reg0.CLK
Clock_50 => SRAM_write_data[6]~reg0.CLK
Clock_50 => SRAM_write_data[7]~reg0.CLK
Clock_50 => SRAM_write_data[8]~reg0.CLK
Clock_50 => SRAM_write_data[9]~reg0.CLK
Clock_50 => SRAM_write_data[10]~reg0.CLK
Clock_50 => SRAM_write_data[11]~reg0.CLK
Clock_50 => SRAM_write_data[12]~reg0.CLK
Clock_50 => SRAM_write_data[13]~reg0.CLK
Clock_50 => SRAM_write_data[14]~reg0.CLK
Clock_50 => SRAM_write_data[15]~reg0.CLK
Clock_50 => SRAM_we_n~reg0.CLK
Clock_50 => V_buf[0][0].CLK
Clock_50 => V_buf[0][1].CLK
Clock_50 => V_buf[0][2].CLK
Clock_50 => V_buf[0][3].CLK
Clock_50 => V_buf[0][4].CLK
Clock_50 => V_buf[0][5].CLK
Clock_50 => V_buf[0][6].CLK
Clock_50 => V_buf[0][7].CLK
Clock_50 => V_buf[0][8].CLK
Clock_50 => V_buf[0][9].CLK
Clock_50 => V_buf[0][10].CLK
Clock_50 => V_buf[0][11].CLK
Clock_50 => V_buf[0][12].CLK
Clock_50 => V_buf[0][13].CLK
Clock_50 => V_buf[0][14].CLK
Clock_50 => V_buf[0][15].CLK
Clock_50 => Y_buf[0][0].CLK
Clock_50 => Y_buf[0][1].CLK
Clock_50 => Y_buf[0][2].CLK
Clock_50 => Y_buf[0][3].CLK
Clock_50 => Y_buf[0][4].CLK
Clock_50 => Y_buf[0][5].CLK
Clock_50 => Y_buf[0][6].CLK
Clock_50 => Y_buf[0][7].CLK
Clock_50 => Y_buf[0][8].CLK
Clock_50 => Y_buf[0][9].CLK
Clock_50 => Y_buf[0][10].CLK
Clock_50 => Y_buf[0][11].CLK
Clock_50 => Y_buf[0][12].CLK
Clock_50 => Y_buf[0][13].CLK
Clock_50 => Y_buf[0][14].CLK
Clock_50 => Y_buf[0][15].CLK
Clock_50 => Y_buf[1][0].CLK
Clock_50 => Y_buf[1][1].CLK
Clock_50 => Y_buf[1][2].CLK
Clock_50 => Y_buf[1][3].CLK
Clock_50 => Y_buf[1][4].CLK
Clock_50 => Y_buf[1][5].CLK
Clock_50 => Y_buf[1][6].CLK
Clock_50 => Y_buf[1][7].CLK
Clock_50 => Y_buf[1][8].CLK
Clock_50 => Y_buf[1][9].CLK
Clock_50 => Y_buf[1][10].CLK
Clock_50 => Y_buf[1][11].CLK
Clock_50 => Y_buf[1][12].CLK
Clock_50 => Y_buf[1][13].CLK
Clock_50 => Y_buf[1][14].CLK
Clock_50 => Y_buf[1][15].CLK
Clock_50 => M1_state~1.DATAIN
Resetn => M1_state.S_LEADOUT_17.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_16.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_15.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_14.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_13.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_12.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_11.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_10.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_9.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_8.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_7.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_6.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_5.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_4.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_3.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_2.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_1.OUTPUTSELECT
Resetn => M1_state.S_LEADOUT_0.OUTPUTSELECT
Resetn => M1_state.CC_6.OUTPUTSELECT
Resetn => M1_state.CC_5.OUTPUTSELECT
Resetn => M1_state.CC_4.OUTPUTSELECT
Resetn => M1_state.CC_3.OUTPUTSELECT
Resetn => M1_state.CC_2.OUTPUTSELECT
Resetn => M1_state.CC_1.OUTPUTSELECT
Resetn => M1_state.CC_0.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_17.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_16.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_15.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_14.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_13.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_12.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_11.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_10.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_9.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_8.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_7.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_6.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_5.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_4.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_3.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_2.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_1.OUTPUTSELECT
Resetn => M1_state.S_LEADIN_0.OUTPUTSELECT
Resetn => Lead_Out_Flag.ACLR
Resetn => OP2_5BUF[0].ACLR
Resetn => OP2_5BUF[1].ACLR
Resetn => OP2_5BUF[2].ACLR
Resetn => OP2_5BUF[3].ACLR
Resetn => OP2_5BUF[4].ACLR
Resetn => OP2_5BUF[5].ACLR
Resetn => OP2_5BUF[6].ACLR
Resetn => OP2_5BUF[7].ACLR
Resetn => OP2_5BUF[8].ACLR
Resetn => OP2_5BUF[9].ACLR
Resetn => OP2_5BUF[10].ACLR
Resetn => OP2_5BUF[11].ACLR
Resetn => OP2_5BUF[12].ACLR
Resetn => OP2_5BUF[13].ACLR
Resetn => OP2_5BUF[14].ACLR
Resetn => OP2_5BUF[15].ACLR
Resetn => OP2_5BUF[16].ACLR
Resetn => OP2_5BUF[17].ACLR
Resetn => OP2_5BUF[18].ACLR
Resetn => OP2_5BUF[19].ACLR
Resetn => OP2_5BUF[20].ACLR
Resetn => OP2_5BUF[21].ACLR
Resetn => OP2_5BUF[22].ACLR
Resetn => OP2_5BUF[23].ACLR
Resetn => OP2_5BUF[24].ACLR
Resetn => OP2_5BUF[25].ACLR
Resetn => OP2_5BUF[26].ACLR
Resetn => OP2_5BUF[27].ACLR
Resetn => OP2_5BUF[28].ACLR
Resetn => OP2_5BUF[29].ACLR
Resetn => OP2_5BUF[30].ACLR
Resetn => OP2_5BUF[31].ACLR
Resetn => OP1_5BUF[0].ACLR
Resetn => OP1_5BUF[1].ACLR
Resetn => OP1_5BUF[2].ACLR
Resetn => OP1_5BUF[3].ACLR
Resetn => OP1_5BUF[4].ACLR
Resetn => OP1_5BUF[5].ACLR
Resetn => OP1_5BUF[6].ACLR
Resetn => OP1_5BUF[7].ACLR
Resetn => OP1_5BUF[8].ACLR
Resetn => OP1_5BUF[9].ACLR
Resetn => OP1_5BUF[10].ACLR
Resetn => OP1_5BUF[11].ACLR
Resetn => OP1_5BUF[12].ACLR
Resetn => OP1_5BUF[13].ACLR
Resetn => OP1_5BUF[14].ACLR
Resetn => OP1_5BUF[15].ACLR
Resetn => OP1_5BUF[16].ACLR
Resetn => OP1_5BUF[17].ACLR
Resetn => OP1_5BUF[18].ACLR
Resetn => OP1_5BUF[19].ACLR
Resetn => OP1_5BUF[20].ACLR
Resetn => OP1_5BUF[21].ACLR
Resetn => OP1_5BUF[22].ACLR
Resetn => OP1_5BUF[23].ACLR
Resetn => OP1_5BUF[24].ACLR
Resetn => OP1_5BUF[25].ACLR
Resetn => OP1_5BUF[26].ACLR
Resetn => OP1_5BUF[27].ACLR
Resetn => OP1_5BUF[28].ACLR
Resetn => OP1_5BUF[29].ACLR
Resetn => OP1_5BUF[30].ACLR
Resetn => OP1_5BUF[31].ACLR
Resetn => Column_Counter[0].ACLR
Resetn => Column_Counter[1].ACLR
Resetn => Column_Counter[2].ACLR
Resetn => Column_Counter[3].ACLR
Resetn => Column_Counter[4].ACLR
Resetn => Column_Counter[5].ACLR
Resetn => Column_Counter[6].ACLR
Resetn => Column_Counter[7].ACLR
Resetn => Column_Counter[8].ACLR
Resetn => Column_Counter[9].ACLR
Resetn => Column_Counter[10].ACLR
Resetn => Column_Counter[11].ACLR
Resetn => LEADIN_TO_CC_TRANSITION.ACLR
Resetn => odd_even.ACLR
Resetn => RGB_OFFSET_COUNTER[0].ACLR
Resetn => RGB_OFFSET_COUNTER[1].ACLR
Resetn => RGB_OFFSET_COUNTER[2].ACLR
Resetn => RGB_OFFSET_COUNTER[3].ACLR
Resetn => RGB_OFFSET_COUNTER[4].ACLR
Resetn => RGB_OFFSET_COUNTER[5].ACLR
Resetn => RGB_OFFSET_COUNTER[6].ACLR
Resetn => RGB_OFFSET_COUNTER[7].ACLR
Resetn => RGB_OFFSET_COUNTER[8].ACLR
Resetn => RGB_OFFSET_COUNTER[9].ACLR
Resetn => RGB_OFFSET_COUNTER[10].ACLR
Resetn => RGB_OFFSET_COUNTER[11].ACLR
Resetn => RGB_OFFSET_COUNTER[12].ACLR
Resetn => RGB_OFFSET_COUNTER[13].ACLR
Resetn => RGB_OFFSET_COUNTER[14].ACLR
Resetn => RGB_OFFSET_COUNTER[15].ACLR
Resetn => RGB_OFFSET_COUNTER[16].ACLR
Resetn => RGB_OFFSET_COUNTER[17].ACLR
Resetn => Y_OFFSET_COUNTER[0].ACLR
Resetn => Y_OFFSET_COUNTER[1].ACLR
Resetn => Y_OFFSET_COUNTER[2].ACLR
Resetn => Y_OFFSET_COUNTER[3].ACLR
Resetn => Y_OFFSET_COUNTER[4].ACLR
Resetn => Y_OFFSET_COUNTER[5].ACLR
Resetn => Y_OFFSET_COUNTER[6].ACLR
Resetn => Y_OFFSET_COUNTER[7].ACLR
Resetn => Y_OFFSET_COUNTER[8].ACLR
Resetn => Y_OFFSET_COUNTER[9].ACLR
Resetn => Y_OFFSET_COUNTER[10].ACLR
Resetn => Y_OFFSET_COUNTER[11].ACLR
Resetn => Y_OFFSET_COUNTER[12].ACLR
Resetn => Y_OFFSET_COUNTER[13].ACLR
Resetn => Y_OFFSET_COUNTER[14].ACLR
Resetn => Y_OFFSET_COUNTER[15].ACLR
Resetn => Y_OFFSET_COUNTER[16].ACLR
Resetn => Y_OFFSET_COUNTER[17].ACLR
Resetn => U_OFFSET_COUNTER[0].ACLR
Resetn => U_OFFSET_COUNTER[1].ACLR
Resetn => U_OFFSET_COUNTER[2].ACLR
Resetn => U_OFFSET_COUNTER[3].ACLR
Resetn => U_OFFSET_COUNTER[4].ACLR
Resetn => U_OFFSET_COUNTER[5].ACLR
Resetn => U_OFFSET_COUNTER[6].ACLR
Resetn => U_OFFSET_COUNTER[7].ACLR
Resetn => U_OFFSET_COUNTER[8].ACLR
Resetn => U_OFFSET_COUNTER[9].ACLR
Resetn => U_OFFSET_COUNTER[10].ACLR
Resetn => U_OFFSET_COUNTER[11].ACLR
Resetn => U_OFFSET_COUNTER[12].ACLR
Resetn => U_OFFSET_COUNTER[13].ACLR
Resetn => U_OFFSET_COUNTER[14].ACLR
Resetn => U_OFFSET_COUNTER[15].ACLR
Resetn => U_OFFSET_COUNTER[16].ACLR
Resetn => U_OFFSET_COUNTER[17].ACLR
Resetn => V_OFFSET_COUNTER[0].ACLR
Resetn => V_OFFSET_COUNTER[1].ACLR
Resetn => V_OFFSET_COUNTER[2].ACLR
Resetn => V_OFFSET_COUNTER[3].ACLR
Resetn => V_OFFSET_COUNTER[4].ACLR
Resetn => V_OFFSET_COUNTER[5].ACLR
Resetn => V_OFFSET_COUNTER[6].ACLR
Resetn => V_OFFSET_COUNTER[7].ACLR
Resetn => V_OFFSET_COUNTER[8].ACLR
Resetn => V_OFFSET_COUNTER[9].ACLR
Resetn => V_OFFSET_COUNTER[10].ACLR
Resetn => V_OFFSET_COUNTER[11].ACLR
Resetn => V_OFFSET_COUNTER[12].ACLR
Resetn => V_OFFSET_COUNTER[13].ACLR
Resetn => V_OFFSET_COUNTER[14].ACLR
Resetn => V_OFFSET_COUNTER[15].ACLR
Resetn => V_OFFSET_COUNTER[16].ACLR
Resetn => V_OFFSET_COUNTER[17].ACLR
Resetn => OP8_BUF[0].ACLR
Resetn => OP8_BUF[1].ACLR
Resetn => OP8_BUF[2].ACLR
Resetn => OP8_BUF[3].ACLR
Resetn => OP8_BUF[4].ACLR
Resetn => OP8_BUF[5].ACLR
Resetn => OP8_BUF[6].ACLR
Resetn => OP8_BUF[7].ACLR
Resetn => OP8_BUF[8].ACLR
Resetn => OP8_BUF[9].ACLR
Resetn => OP8_BUF[10].ACLR
Resetn => OP8_BUF[11].ACLR
Resetn => OP8_BUF[12].ACLR
Resetn => OP8_BUF[13].ACLR
Resetn => OP8_BUF[14].ACLR
Resetn => OP8_BUF[15].ACLR
Resetn => OP8_BUF[16].ACLR
Resetn => OP8_BUF[17].ACLR
Resetn => OP8_BUF[18].ACLR
Resetn => OP8_BUF[19].ACLR
Resetn => OP8_BUF[20].ACLR
Resetn => OP8_BUF[21].ACLR
Resetn => OP8_BUF[22].ACLR
Resetn => OP8_BUF[23].ACLR
Resetn => OP8_BUF[24].ACLR
Resetn => OP8_BUF[25].ACLR
Resetn => OP8_BUF[26].ACLR
Resetn => OP8_BUF[27].ACLR
Resetn => OP8_BUF[28].ACLR
Resetn => OP8_BUF[29].ACLR
Resetn => OP8_BUF[30].ACLR
Resetn => OP8_BUF[31].ACLR
Resetn => OP7_BUF[0].ACLR
Resetn => OP7_BUF[1].ACLR
Resetn => OP7_BUF[2].ACLR
Resetn => OP7_BUF[3].ACLR
Resetn => OP7_BUF[4].ACLR
Resetn => OP7_BUF[5].ACLR
Resetn => OP7_BUF[6].ACLR
Resetn => OP7_BUF[7].ACLR
Resetn => OP7_BUF[8].ACLR
Resetn => OP7_BUF[9].ACLR
Resetn => OP7_BUF[10].ACLR
Resetn => OP7_BUF[11].ACLR
Resetn => OP7_BUF[12].ACLR
Resetn => OP7_BUF[13].ACLR
Resetn => OP7_BUF[14].ACLR
Resetn => OP7_BUF[15].ACLR
Resetn => OP7_BUF[16].ACLR
Resetn => OP7_BUF[17].ACLR
Resetn => OP7_BUF[18].ACLR
Resetn => OP7_BUF[19].ACLR
Resetn => OP7_BUF[20].ACLR
Resetn => OP7_BUF[21].ACLR
Resetn => OP7_BUF[22].ACLR
Resetn => OP7_BUF[23].ACLR
Resetn => OP7_BUF[24].ACLR
Resetn => OP7_BUF[25].ACLR
Resetn => OP7_BUF[26].ACLR
Resetn => OP7_BUF[27].ACLR
Resetn => OP7_BUF[28].ACLR
Resetn => OP7_BUF[29].ACLR
Resetn => OP7_BUF[30].ACLR
Resetn => OP7_BUF[31].ACLR
Resetn => OP6_BUF[0].ACLR
Resetn => OP6_BUF[1].ACLR
Resetn => OP6_BUF[2].ACLR
Resetn => OP6_BUF[3].ACLR
Resetn => OP6_BUF[4].ACLR
Resetn => OP6_BUF[5].ACLR
Resetn => OP6_BUF[6].ACLR
Resetn => OP6_BUF[7].ACLR
Resetn => OP6_BUF[8].ACLR
Resetn => OP6_BUF[9].ACLR
Resetn => OP6_BUF[10].ACLR
Resetn => OP6_BUF[11].ACLR
Resetn => OP6_BUF[12].ACLR
Resetn => OP6_BUF[13].ACLR
Resetn => OP6_BUF[14].ACLR
Resetn => OP6_BUF[15].ACLR
Resetn => OP6_BUF[16].ACLR
Resetn => OP6_BUF[17].ACLR
Resetn => OP6_BUF[18].ACLR
Resetn => OP6_BUF[19].ACLR
Resetn => OP6_BUF[20].ACLR
Resetn => OP6_BUF[21].ACLR
Resetn => OP6_BUF[22].ACLR
Resetn => OP6_BUF[23].ACLR
Resetn => OP6_BUF[24].ACLR
Resetn => OP6_BUF[25].ACLR
Resetn => OP6_BUF[26].ACLR
Resetn => OP6_BUF[27].ACLR
Resetn => OP6_BUF[28].ACLR
Resetn => OP6_BUF[29].ACLR
Resetn => OP6_BUF[30].ACLR
Resetn => OP6_BUF[31].ACLR
Resetn => OP5_BUF[0].ACLR
Resetn => OP5_BUF[1].ACLR
Resetn => OP5_BUF[2].ACLR
Resetn => OP5_BUF[3].ACLR
Resetn => OP5_BUF[4].ACLR
Resetn => OP5_BUF[5].ACLR
Resetn => OP5_BUF[6].ACLR
Resetn => OP5_BUF[7].ACLR
Resetn => OP5_BUF[8].ACLR
Resetn => OP5_BUF[9].ACLR
Resetn => OP5_BUF[10].ACLR
Resetn => OP5_BUF[11].ACLR
Resetn => OP5_BUF[12].ACLR
Resetn => OP5_BUF[13].ACLR
Resetn => OP5_BUF[14].ACLR
Resetn => OP5_BUF[15].ACLR
Resetn => OP5_BUF[16].ACLR
Resetn => OP5_BUF[17].ACLR
Resetn => OP5_BUF[18].ACLR
Resetn => OP5_BUF[19].ACLR
Resetn => OP5_BUF[20].ACLR
Resetn => OP5_BUF[21].ACLR
Resetn => OP5_BUF[22].ACLR
Resetn => OP5_BUF[23].ACLR
Resetn => OP5_BUF[24].ACLR
Resetn => OP5_BUF[25].ACLR
Resetn => OP5_BUF[26].ACLR
Resetn => OP5_BUF[27].ACLR
Resetn => OP5_BUF[28].ACLR
Resetn => OP5_BUF[29].ACLR
Resetn => OP5_BUF[30].ACLR
Resetn => OP5_BUF[31].ACLR
Resetn => OP4_BUF[0].ACLR
Resetn => OP4_BUF[1].ACLR
Resetn => OP4_BUF[2].ACLR
Resetn => OP4_BUF[3].ACLR
Resetn => OP4_BUF[4].ACLR
Resetn => OP4_BUF[5].ACLR
Resetn => OP4_BUF[6].ACLR
Resetn => OP4_BUF[7].ACLR
Resetn => OP4_BUF[8].ACLR
Resetn => OP4_BUF[9].ACLR
Resetn => OP4_BUF[10].ACLR
Resetn => OP4_BUF[11].ACLR
Resetn => OP4_BUF[12].ACLR
Resetn => OP4_BUF[13].ACLR
Resetn => OP4_BUF[14].ACLR
Resetn => OP4_BUF[15].ACLR
Resetn => OP4_BUF[16].ACLR
Resetn => OP4_BUF[17].ACLR
Resetn => OP4_BUF[18].ACLR
Resetn => OP4_BUF[19].ACLR
Resetn => OP4_BUF[20].ACLR
Resetn => OP4_BUF[21].ACLR
Resetn => OP4_BUF[22].ACLR
Resetn => OP4_BUF[23].ACLR
Resetn => OP4_BUF[24].ACLR
Resetn => OP4_BUF[25].ACLR
Resetn => OP4_BUF[26].ACLR
Resetn => OP4_BUF[27].ACLR
Resetn => OP4_BUF[28].ACLR
Resetn => OP4_BUF[29].ACLR
Resetn => OP4_BUF[30].ACLR
Resetn => OP4_BUF[31].ACLR
Resetn => OP3_BUF[0].ACLR
Resetn => OP3_BUF[1].ACLR
Resetn => OP3_BUF[2].ACLR
Resetn => OP3_BUF[3].ACLR
Resetn => OP3_BUF[4].ACLR
Resetn => OP3_BUF[5].ACLR
Resetn => OP3_BUF[6].ACLR
Resetn => OP3_BUF[7].ACLR
Resetn => OP3_BUF[8].ACLR
Resetn => OP3_BUF[9].ACLR
Resetn => OP3_BUF[10].ACLR
Resetn => OP3_BUF[11].ACLR
Resetn => OP3_BUF[12].ACLR
Resetn => OP3_BUF[13].ACLR
Resetn => OP3_BUF[14].ACLR
Resetn => OP3_BUF[15].ACLR
Resetn => OP3_BUF[16].ACLR
Resetn => OP3_BUF[17].ACLR
Resetn => OP3_BUF[18].ACLR
Resetn => OP3_BUF[19].ACLR
Resetn => OP3_BUF[20].ACLR
Resetn => OP3_BUF[21].ACLR
Resetn => OP3_BUF[22].ACLR
Resetn => OP3_BUF[23].ACLR
Resetn => OP3_BUF[24].ACLR
Resetn => OP3_BUF[25].ACLR
Resetn => OP3_BUF[26].ACLR
Resetn => OP3_BUF[27].ACLR
Resetn => OP3_BUF[28].ACLR
Resetn => OP3_BUF[29].ACLR
Resetn => OP3_BUF[30].ACLR
Resetn => OP3_BUF[31].ACLR
Resetn => OP2_BUF[0].ACLR
Resetn => OP2_BUF[1].ACLR
Resetn => OP2_BUF[2].ACLR
Resetn => OP2_BUF[3].ACLR
Resetn => OP2_BUF[4].ACLR
Resetn => OP2_BUF[5].ACLR
Resetn => OP2_BUF[6].ACLR
Resetn => OP2_BUF[7].ACLR
Resetn => OP2_BUF[8].ACLR
Resetn => OP2_BUF[9].ACLR
Resetn => OP2_BUF[10].ACLR
Resetn => OP2_BUF[11].ACLR
Resetn => OP2_BUF[12].ACLR
Resetn => OP2_BUF[13].ACLR
Resetn => OP2_BUF[14].ACLR
Resetn => OP2_BUF[15].ACLR
Resetn => OP2_BUF[16].ACLR
Resetn => OP2_BUF[17].ACLR
Resetn => OP2_BUF[18].ACLR
Resetn => OP2_BUF[19].ACLR
Resetn => OP2_BUF[20].ACLR
Resetn => OP2_BUF[21].ACLR
Resetn => OP2_BUF[22].ACLR
Resetn => OP2_BUF[23].ACLR
Resetn => OP2_BUF[24].ACLR
Resetn => OP2_BUF[25].ACLR
Resetn => OP2_BUF[26].ACLR
Resetn => OP2_BUF[27].ACLR
Resetn => OP2_BUF[28].ACLR
Resetn => OP2_BUF[29].ACLR
Resetn => OP2_BUF[30].ACLR
Resetn => OP2_BUF[31].ACLR
Resetn => OP1_BUF[0].ACLR
Resetn => OP1_BUF[1].ACLR
Resetn => OP1_BUF[2].ACLR
Resetn => OP1_BUF[3].ACLR
Resetn => OP1_BUF[4].ACLR
Resetn => OP1_BUF[5].ACLR
Resetn => OP1_BUF[6].ACLR
Resetn => OP1_BUF[7].ACLR
Resetn => OP1_BUF[8].ACLR
Resetn => OP1_BUF[9].ACLR
Resetn => OP1_BUF[10].ACLR
Resetn => OP1_BUF[11].ACLR
Resetn => OP1_BUF[12].ACLR
Resetn => OP1_BUF[13].ACLR
Resetn => OP1_BUF[14].ACLR
Resetn => OP1_BUF[15].ACLR
Resetn => OP1_BUF[16].ACLR
Resetn => OP1_BUF[17].ACLR
Resetn => OP1_BUF[18].ACLR
Resetn => OP1_BUF[19].ACLR
Resetn => OP1_BUF[20].ACLR
Resetn => OP1_BUF[21].ACLR
Resetn => OP1_BUF[22].ACLR
Resetn => OP1_BUF[23].ACLR
Resetn => OP1_BUF[24].ACLR
Resetn => OP1_BUF[25].ACLR
Resetn => OP1_BUF[26].ACLR
Resetn => OP1_BUF[27].ACLR
Resetn => OP1_BUF[28].ACLR
Resetn => OP1_BUF[29].ACLR
Resetn => OP1_BUF[30].ACLR
Resetn => OP1_BUF[31].ACLR
Resetn => Mult_op_3_2[0].ACLR
Resetn => Mult_op_3_2[1].ACLR
Resetn => Mult_op_3_2[2].ACLR
Resetn => Mult_op_3_2[3].ACLR
Resetn => Mult_op_3_2[4].ACLR
Resetn => Mult_op_3_2[5].ACLR
Resetn => Mult_op_3_2[6].ACLR
Resetn => Mult_op_3_2[7].ACLR
Resetn => Mult_op_3_2[8].ACLR
Resetn => Mult_op_3_2[9].ACLR
Resetn => Mult_op_3_2[10].ACLR
Resetn => Mult_op_3_2[11].ACLR
Resetn => Mult_op_3_2[12].ACLR
Resetn => Mult_op_3_2[13].ACLR
Resetn => Mult_op_3_2[14].ACLR
Resetn => Mult_op_3_2[15].ACLR
Resetn => Mult_op_3_2[16].ACLR
Resetn => Mult_op_3_2[17].ACLR
Resetn => Mult_op_3_2[18].ACLR
Resetn => Mult_op_3_2[19].ACLR
Resetn => Mult_op_3_2[20].ACLR
Resetn => Mult_op_3_2[21].ACLR
Resetn => Mult_op_3_2[22].ACLR
Resetn => Mult_op_3_2[23].ACLR
Resetn => Mult_op_3_2[24].ACLR
Resetn => Mult_op_3_2[25].ACLR
Resetn => Mult_op_3_2[26].ACLR
Resetn => Mult_op_3_2[27].ACLR
Resetn => Mult_op_3_2[28].ACLR
Resetn => Mult_op_3_2[29].ACLR
Resetn => Mult_op_3_2[30].ACLR
Resetn => Mult_op_3_2[31].ACLR
Resetn => Mult_op_3_1[0].ACLR
Resetn => Mult_op_3_1[1].ACLR
Resetn => Mult_op_3_1[2].ACLR
Resetn => Mult_op_3_1[3].ACLR
Resetn => Mult_op_3_1[4].ACLR
Resetn => Mult_op_3_1[5].ACLR
Resetn => Mult_op_3_1[6].ACLR
Resetn => Mult_op_3_1[7].ACLR
Resetn => Mult_op_3_1[8].ACLR
Resetn => Mult_op_3_1[9].ACLR
Resetn => Mult_op_3_1[10].ACLR
Resetn => Mult_op_3_1[11].ACLR
Resetn => Mult_op_3_1[12].ACLR
Resetn => Mult_op_3_1[13].ACLR
Resetn => Mult_op_3_1[14].ACLR
Resetn => Mult_op_3_1[15].ACLR
Resetn => Mult_op_3_1[16].ACLR
Resetn => Mult_op_3_1[17].ACLR
Resetn => Mult_op_3_1[18].ACLR
Resetn => Mult_op_3_1[19].ACLR
Resetn => Mult_op_3_1[20].ACLR
Resetn => Mult_op_3_1[21].ACLR
Resetn => Mult_op_3_1[22].ACLR
Resetn => Mult_op_3_1[23].ACLR
Resetn => Mult_op_3_1[24].ACLR
Resetn => Mult_op_3_1[25].ACLR
Resetn => Mult_op_3_1[26].ACLR
Resetn => Mult_op_3_1[27].ACLR
Resetn => Mult_op_3_1[28].ACLR
Resetn => Mult_op_3_1[29].ACLR
Resetn => Mult_op_3_1[30].ACLR
Resetn => Mult_op_3_1[31].ACLR
Resetn => Mult_op_2_2[0].ACLR
Resetn => Mult_op_2_2[1].ACLR
Resetn => Mult_op_2_2[2].ACLR
Resetn => Mult_op_2_2[3].ACLR
Resetn => Mult_op_2_2[4].ACLR
Resetn => Mult_op_2_2[5].ACLR
Resetn => Mult_op_2_2[6].ACLR
Resetn => Mult_op_2_2[7].ACLR
Resetn => Mult_op_2_2[8].ACLR
Resetn => Mult_op_2_2[9].ACLR
Resetn => Mult_op_2_2[10].ACLR
Resetn => Mult_op_2_2[11].ACLR
Resetn => Mult_op_2_2[12].ACLR
Resetn => Mult_op_2_2[13].ACLR
Resetn => Mult_op_2_2[14].ACLR
Resetn => Mult_op_2_2[15].ACLR
Resetn => Mult_op_2_2[16].ACLR
Resetn => Mult_op_2_2[17].ACLR
Resetn => Mult_op_2_2[18].ACLR
Resetn => Mult_op_2_2[19].ACLR
Resetn => Mult_op_2_2[20].ACLR
Resetn => Mult_op_2_2[21].ACLR
Resetn => Mult_op_2_2[22].ACLR
Resetn => Mult_op_2_2[23].ACLR
Resetn => Mult_op_2_2[24].ACLR
Resetn => Mult_op_2_2[25].ACLR
Resetn => Mult_op_2_2[26].ACLR
Resetn => Mult_op_2_2[27].ACLR
Resetn => Mult_op_2_2[28].ACLR
Resetn => Mult_op_2_2[29].ACLR
Resetn => Mult_op_2_2[30].ACLR
Resetn => Mult_op_2_2[31].ACLR
Resetn => Mult_op_2_1[0].ACLR
Resetn => Mult_op_2_1[1].ACLR
Resetn => Mult_op_2_1[2].ACLR
Resetn => Mult_op_2_1[3].ACLR
Resetn => Mult_op_2_1[4].ACLR
Resetn => Mult_op_2_1[5].ACLR
Resetn => Mult_op_2_1[6].ACLR
Resetn => Mult_op_2_1[7].ACLR
Resetn => Mult_op_2_1[8].ACLR
Resetn => Mult_op_2_1[9].ACLR
Resetn => Mult_op_2_1[10].ACLR
Resetn => Mult_op_2_1[11].ACLR
Resetn => Mult_op_2_1[12].ACLR
Resetn => Mult_op_2_1[13].ACLR
Resetn => Mult_op_2_1[14].ACLR
Resetn => Mult_op_2_1[15].ACLR
Resetn => Mult_op_2_1[16].ACLR
Resetn => Mult_op_2_1[17].ACLR
Resetn => Mult_op_2_1[18].ACLR
Resetn => Mult_op_2_1[19].ACLR
Resetn => Mult_op_2_1[20].ACLR
Resetn => Mult_op_2_1[21].ACLR
Resetn => Mult_op_2_1[22].ACLR
Resetn => Mult_op_2_1[23].ACLR
Resetn => Mult_op_2_1[24].ACLR
Resetn => Mult_op_2_1[25].ACLR
Resetn => Mult_op_2_1[26].ACLR
Resetn => Mult_op_2_1[27].ACLR
Resetn => Mult_op_2_1[28].ACLR
Resetn => Mult_op_2_1[29].ACLR
Resetn => Mult_op_2_1[30].ACLR
Resetn => Mult_op_2_1[31].ACLR
Resetn => Mult_op_1_2[0].ACLR
Resetn => Mult_op_1_2[1].ACLR
Resetn => Mult_op_1_2[2].ACLR
Resetn => Mult_op_1_2[3].ACLR
Resetn => Mult_op_1_2[4].ACLR
Resetn => Mult_op_1_2[5].ACLR
Resetn => Mult_op_1_2[6].ACLR
Resetn => Mult_op_1_2[7].ACLR
Resetn => Mult_op_1_2[8].ACLR
Resetn => Mult_op_1_2[9].ACLR
Resetn => Mult_op_1_2[10].ACLR
Resetn => Mult_op_1_2[11].ACLR
Resetn => Mult_op_1_2[12].ACLR
Resetn => Mult_op_1_2[13].ACLR
Resetn => Mult_op_1_2[14].ACLR
Resetn => Mult_op_1_2[15].ACLR
Resetn => Mult_op_1_2[16].ACLR
Resetn => Mult_op_1_2[17].ACLR
Resetn => Mult_op_1_2[18].ACLR
Resetn => Mult_op_1_2[19].ACLR
Resetn => Mult_op_1_2[20].ACLR
Resetn => Mult_op_1_2[21].ACLR
Resetn => Mult_op_1_2[22].ACLR
Resetn => Mult_op_1_2[23].ACLR
Resetn => Mult_op_1_2[24].ACLR
Resetn => Mult_op_1_2[25].ACLR
Resetn => Mult_op_1_2[26].ACLR
Resetn => Mult_op_1_2[27].ACLR
Resetn => Mult_op_1_2[28].ACLR
Resetn => Mult_op_1_2[29].ACLR
Resetn => Mult_op_1_2[30].ACLR
Resetn => Mult_op_1_2[31].ACLR
Resetn => Mult_op_1_1[0].ACLR
Resetn => Mult_op_1_1[1].ACLR
Resetn => Mult_op_1_1[2].ACLR
Resetn => Mult_op_1_1[3].ACLR
Resetn => Mult_op_1_1[4].ACLR
Resetn => Mult_op_1_1[5].ACLR
Resetn => Mult_op_1_1[6].ACLR
Resetn => Mult_op_1_1[7].ACLR
Resetn => Mult_op_1_1[8].ACLR
Resetn => Mult_op_1_1[9].ACLR
Resetn => Mult_op_1_1[10].ACLR
Resetn => Mult_op_1_1[11].ACLR
Resetn => Mult_op_1_1[12].ACLR
Resetn => Mult_op_1_1[13].ACLR
Resetn => Mult_op_1_1[14].ACLR
Resetn => Mult_op_1_1[15].ACLR
Resetn => Mult_op_1_1[16].ACLR
Resetn => Mult_op_1_1[17].ACLR
Resetn => Mult_op_1_1[18].ACLR
Resetn => Mult_op_1_1[19].ACLR
Resetn => Mult_op_1_1[20].ACLR
Resetn => Mult_op_1_1[21].ACLR
Resetn => Mult_op_1_1[22].ACLR
Resetn => Mult_op_1_1[23].ACLR
Resetn => Mult_op_1_1[24].ACLR
Resetn => Mult_op_1_1[25].ACLR
Resetn => Mult_op_1_1[26].ACLR
Resetn => Mult_op_1_1[27].ACLR
Resetn => Mult_op_1_1[28].ACLR
Resetn => Mult_op_1_1[29].ACLR
Resetn => Mult_op_1_1[30].ACLR
Resetn => Mult_op_1_1[31].ACLR
Resetn => Mult_op_0_2[0].ACLR
Resetn => Mult_op_0_2[1].ACLR
Resetn => Mult_op_0_2[2].ACLR
Resetn => Mult_op_0_2[3].ACLR
Resetn => Mult_op_0_2[4].ACLR
Resetn => Mult_op_0_2[5].ACLR
Resetn => Mult_op_0_2[6].ACLR
Resetn => Mult_op_0_2[7].ACLR
Resetn => Mult_op_0_2[8].ACLR
Resetn => Mult_op_0_2[9].ACLR
Resetn => Mult_op_0_2[10].ACLR
Resetn => Mult_op_0_2[11].ACLR
Resetn => Mult_op_0_2[12].ACLR
Resetn => Mult_op_0_2[13].ACLR
Resetn => Mult_op_0_2[14].ACLR
Resetn => Mult_op_0_2[15].ACLR
Resetn => Mult_op_0_2[16].ACLR
Resetn => Mult_op_0_2[17].ACLR
Resetn => Mult_op_0_2[18].ACLR
Resetn => Mult_op_0_2[19].ACLR
Resetn => Mult_op_0_2[20].ACLR
Resetn => Mult_op_0_2[21].ACLR
Resetn => Mult_op_0_2[22].ACLR
Resetn => Mult_op_0_2[23].ACLR
Resetn => Mult_op_0_2[24].ACLR
Resetn => Mult_op_0_2[25].ACLR
Resetn => Mult_op_0_2[26].ACLR
Resetn => Mult_op_0_2[27].ACLR
Resetn => Mult_op_0_2[28].ACLR
Resetn => Mult_op_0_2[29].ACLR
Resetn => Mult_op_0_2[30].ACLR
Resetn => Mult_op_0_2[31].ACLR
Resetn => Mult_op_0_1[0].ACLR
Resetn => Mult_op_0_1[1].ACLR
Resetn => Mult_op_0_1[2].ACLR
Resetn => Mult_op_0_1[3].ACLR
Resetn => Mult_op_0_1[4].ACLR
Resetn => Mult_op_0_1[5].ACLR
Resetn => Mult_op_0_1[6].ACLR
Resetn => Mult_op_0_1[7].ACLR
Resetn => Mult_op_0_1[8].ACLR
Resetn => Mult_op_0_1[9].ACLR
Resetn => Mult_op_0_1[10].ACLR
Resetn => Mult_op_0_1[11].ACLR
Resetn => Mult_op_0_1[12].ACLR
Resetn => Mult_op_0_1[13].ACLR
Resetn => Mult_op_0_1[14].ACLR
Resetn => Mult_op_0_1[15].ACLR
Resetn => Mult_op_0_1[16].ACLR
Resetn => Mult_op_0_1[17].ACLR
Resetn => Mult_op_0_1[18].ACLR
Resetn => Mult_op_0_1[19].ACLR
Resetn => Mult_op_0_1[20].ACLR
Resetn => Mult_op_0_1[21].ACLR
Resetn => Mult_op_0_1[22].ACLR
Resetn => Mult_op_0_1[23].ACLR
Resetn => Mult_op_0_1[24].ACLR
Resetn => Mult_op_0_1[25].ACLR
Resetn => Mult_op_0_1[26].ACLR
Resetn => Mult_op_0_1[27].ACLR
Resetn => Mult_op_0_1[28].ACLR
Resetn => Mult_op_0_1[29].ACLR
Resetn => Mult_op_0_1[30].ACLR
Resetn => Mult_op_0_1[31].ACLR
Resetn => U_buf[0][0].ACLR
Resetn => U_buf[0][1].ACLR
Resetn => U_buf[0][2].ACLR
Resetn => U_buf[0][3].ACLR
Resetn => U_buf[0][4].ACLR
Resetn => U_buf[0][5].ACLR
Resetn => U_buf[0][6].ACLR
Resetn => U_buf[0][7].ACLR
Resetn => U_buf[0][8].ACLR
Resetn => U_buf[0][9].ACLR
Resetn => U_buf[0][10].ACLR
Resetn => U_buf[0][11].ACLR
Resetn => U_buf[0][12].ACLR
Resetn => U_buf[0][13].ACLR
Resetn => U_buf[0][14].ACLR
Resetn => U_buf[0][15].ACLR
Resetn => B_ODD_2[0].ACLR
Resetn => B_ODD_2[1].ACLR
Resetn => B_ODD_2[2].ACLR
Resetn => B_ODD_2[3].ACLR
Resetn => B_ODD_2[4].ACLR
Resetn => B_ODD_2[5].ACLR
Resetn => B_ODD_2[6].ACLR
Resetn => B_ODD_2[7].ACLR
Resetn => B_ODD_2[8].ACLR
Resetn => B_ODD_2[9].ACLR
Resetn => B_ODD_2[10].ACLR
Resetn => B_ODD_2[11].ACLR
Resetn => B_ODD_2[12].ACLR
Resetn => B_ODD_2[13].ACLR
Resetn => B_ODD_2[14].ACLR
Resetn => B_ODD_2[15].ACLR
Resetn => B_ODD_2[16].ACLR
Resetn => B_ODD_2[17].ACLR
Resetn => B_ODD_2[18].ACLR
Resetn => B_ODD_2[19].ACLR
Resetn => B_ODD_2[20].ACLR
Resetn => B_ODD_2[21].ACLR
Resetn => B_ODD_2[22].ACLR
Resetn => B_ODD_2[23].ACLR
Resetn => B_ODD_2[24].ACLR
Resetn => B_ODD_2[25].ACLR
Resetn => B_ODD_2[26].ACLR
Resetn => B_ODD_2[27].ACLR
Resetn => B_ODD_2[28].ACLR
Resetn => B_ODD_2[29].ACLR
Resetn => B_ODD_2[30].ACLR
Resetn => B_ODD_2[31].ACLR
Resetn => G_ODD_2[0].ACLR
Resetn => G_ODD_2[1].ACLR
Resetn => G_ODD_2[2].ACLR
Resetn => G_ODD_2[3].ACLR
Resetn => G_ODD_2[4].ACLR
Resetn => G_ODD_2[5].ACLR
Resetn => G_ODD_2[6].ACLR
Resetn => G_ODD_2[7].ACLR
Resetn => G_ODD_2[8].ACLR
Resetn => G_ODD_2[9].ACLR
Resetn => G_ODD_2[10].ACLR
Resetn => G_ODD_2[11].ACLR
Resetn => G_ODD_2[12].ACLR
Resetn => G_ODD_2[13].ACLR
Resetn => G_ODD_2[14].ACLR
Resetn => G_ODD_2[15].ACLR
Resetn => G_ODD_2[16].ACLR
Resetn => G_ODD_2[17].ACLR
Resetn => G_ODD_2[18].ACLR
Resetn => G_ODD_2[19].ACLR
Resetn => G_ODD_2[20].ACLR
Resetn => G_ODD_2[21].ACLR
Resetn => G_ODD_2[22].ACLR
Resetn => G_ODD_2[23].ACLR
Resetn => G_ODD_2[24].ACLR
Resetn => G_ODD_2[25].ACLR
Resetn => G_ODD_2[26].ACLR
Resetn => G_ODD_2[27].ACLR
Resetn => G_ODD_2[28].ACLR
Resetn => G_ODD_2[29].ACLR
Resetn => G_ODD_2[30].ACLR
Resetn => G_ODD_2[31].ACLR
Resetn => R_ODD_2[0].ACLR
Resetn => R_ODD_2[1].ACLR
Resetn => R_ODD_2[2].ACLR
Resetn => R_ODD_2[3].ACLR
Resetn => R_ODD_2[4].ACLR
Resetn => R_ODD_2[5].ACLR
Resetn => R_ODD_2[6].ACLR
Resetn => R_ODD_2[7].ACLR
Resetn => R_ODD_2[8].ACLR
Resetn => R_ODD_2[9].ACLR
Resetn => R_ODD_2[10].ACLR
Resetn => R_ODD_2[11].ACLR
Resetn => R_ODD_2[12].ACLR
Resetn => R_ODD_2[13].ACLR
Resetn => R_ODD_2[14].ACLR
Resetn => R_ODD_2[15].ACLR
Resetn => R_ODD_2[16].ACLR
Resetn => R_ODD_2[17].ACLR
Resetn => R_ODD_2[18].ACLR
Resetn => R_ODD_2[19].ACLR
Resetn => R_ODD_2[20].ACLR
Resetn => R_ODD_2[21].ACLR
Resetn => R_ODD_2[22].ACLR
Resetn => R_ODD_2[23].ACLR
Resetn => R_ODD_2[24].ACLR
Resetn => R_ODD_2[25].ACLR
Resetn => R_ODD_2[26].ACLR
Resetn => R_ODD_2[27].ACLR
Resetn => R_ODD_2[28].ACLR
Resetn => R_ODD_2[29].ACLR
Resetn => R_ODD_2[30].ACLR
Resetn => R_ODD_2[31].ACLR
Resetn => B_EVEN_2[0].ACLR
Resetn => B_EVEN_2[1].ACLR
Resetn => B_EVEN_2[2].ACLR
Resetn => B_EVEN_2[3].ACLR
Resetn => B_EVEN_2[4].ACLR
Resetn => B_EVEN_2[5].ACLR
Resetn => B_EVEN_2[6].ACLR
Resetn => B_EVEN_2[7].ACLR
Resetn => B_EVEN_2[8].ACLR
Resetn => B_EVEN_2[9].ACLR
Resetn => B_EVEN_2[10].ACLR
Resetn => B_EVEN_2[11].ACLR
Resetn => B_EVEN_2[12].ACLR
Resetn => B_EVEN_2[13].ACLR
Resetn => B_EVEN_2[14].ACLR
Resetn => B_EVEN_2[15].ACLR
Resetn => B_EVEN_2[16].ACLR
Resetn => B_EVEN_2[17].ACLR
Resetn => B_EVEN_2[18].ACLR
Resetn => B_EVEN_2[19].ACLR
Resetn => B_EVEN_2[20].ACLR
Resetn => B_EVEN_2[21].ACLR
Resetn => B_EVEN_2[22].ACLR
Resetn => B_EVEN_2[23].ACLR
Resetn => B_EVEN_2[24].ACLR
Resetn => B_EVEN_2[25].ACLR
Resetn => B_EVEN_2[26].ACLR
Resetn => B_EVEN_2[27].ACLR
Resetn => B_EVEN_2[28].ACLR
Resetn => B_EVEN_2[29].ACLR
Resetn => B_EVEN_2[30].ACLR
Resetn => B_EVEN_2[31].ACLR
Resetn => G_EVEN_2[0].ACLR
Resetn => G_EVEN_2[1].ACLR
Resetn => G_EVEN_2[2].ACLR
Resetn => G_EVEN_2[3].ACLR
Resetn => G_EVEN_2[4].ACLR
Resetn => G_EVEN_2[5].ACLR
Resetn => G_EVEN_2[6].ACLR
Resetn => G_EVEN_2[7].ACLR
Resetn => G_EVEN_2[8].ACLR
Resetn => G_EVEN_2[9].ACLR
Resetn => G_EVEN_2[10].ACLR
Resetn => G_EVEN_2[11].ACLR
Resetn => G_EVEN_2[12].ACLR
Resetn => G_EVEN_2[13].ACLR
Resetn => G_EVEN_2[14].ACLR
Resetn => G_EVEN_2[15].ACLR
Resetn => G_EVEN_2[16].ACLR
Resetn => G_EVEN_2[17].ACLR
Resetn => G_EVEN_2[18].ACLR
Resetn => G_EVEN_2[19].ACLR
Resetn => G_EVEN_2[20].ACLR
Resetn => G_EVEN_2[21].ACLR
Resetn => G_EVEN_2[22].ACLR
Resetn => G_EVEN_2[23].ACLR
Resetn => G_EVEN_2[24].ACLR
Resetn => G_EVEN_2[25].ACLR
Resetn => G_EVEN_2[26].ACLR
Resetn => G_EVEN_2[27].ACLR
Resetn => G_EVEN_2[28].ACLR
Resetn => G_EVEN_2[29].ACLR
Resetn => G_EVEN_2[30].ACLR
Resetn => G_EVEN_2[31].ACLR
Resetn => R_EVEN_2[0].ACLR
Resetn => R_EVEN_2[1].ACLR
Resetn => R_EVEN_2[2].ACLR
Resetn => R_EVEN_2[3].ACLR
Resetn => R_EVEN_2[4].ACLR
Resetn => R_EVEN_2[5].ACLR
Resetn => R_EVEN_2[6].ACLR
Resetn => R_EVEN_2[7].ACLR
Resetn => R_EVEN_2[8].ACLR
Resetn => R_EVEN_2[9].ACLR
Resetn => R_EVEN_2[10].ACLR
Resetn => R_EVEN_2[11].ACLR
Resetn => R_EVEN_2[12].ACLR
Resetn => R_EVEN_2[13].ACLR
Resetn => R_EVEN_2[14].ACLR
Resetn => R_EVEN_2[15].ACLR
Resetn => R_EVEN_2[16].ACLR
Resetn => R_EVEN_2[17].ACLR
Resetn => R_EVEN_2[18].ACLR
Resetn => R_EVEN_2[19].ACLR
Resetn => R_EVEN_2[20].ACLR
Resetn => R_EVEN_2[21].ACLR
Resetn => R_EVEN_2[22].ACLR
Resetn => R_EVEN_2[23].ACLR
Resetn => R_EVEN_2[24].ACLR
Resetn => R_EVEN_2[25].ACLR
Resetn => R_EVEN_2[26].ACLR
Resetn => R_EVEN_2[27].ACLR
Resetn => R_EVEN_2[28].ACLR
Resetn => R_EVEN_2[29].ACLR
Resetn => R_EVEN_2[30].ACLR
Resetn => R_EVEN_2[31].ACLR
Resetn => B_ODD[0].ACLR
Resetn => B_ODD[1].ACLR
Resetn => B_ODD[2].ACLR
Resetn => B_ODD[3].ACLR
Resetn => B_ODD[4].ACLR
Resetn => B_ODD[5].ACLR
Resetn => B_ODD[6].ACLR
Resetn => B_ODD[7].ACLR
Resetn => B_ODD[8].ACLR
Resetn => B_ODD[9].ACLR
Resetn => B_ODD[10].ACLR
Resetn => B_ODD[11].ACLR
Resetn => B_ODD[12].ACLR
Resetn => B_ODD[13].ACLR
Resetn => B_ODD[14].ACLR
Resetn => B_ODD[15].ACLR
Resetn => B_ODD[16].ACLR
Resetn => B_ODD[17].ACLR
Resetn => B_ODD[18].ACLR
Resetn => B_ODD[19].ACLR
Resetn => B_ODD[20].ACLR
Resetn => B_ODD[21].ACLR
Resetn => B_ODD[22].ACLR
Resetn => B_ODD[23].ACLR
Resetn => B_ODD[24].ACLR
Resetn => B_ODD[25].ACLR
Resetn => B_ODD[26].ACLR
Resetn => B_ODD[27].ACLR
Resetn => B_ODD[28].ACLR
Resetn => B_ODD[29].ACLR
Resetn => B_ODD[30].ACLR
Resetn => B_ODD[31].ACLR
Resetn => G_ODD[0].ACLR
Resetn => G_ODD[1].ACLR
Resetn => G_ODD[2].ACLR
Resetn => G_ODD[3].ACLR
Resetn => G_ODD[4].ACLR
Resetn => G_ODD[5].ACLR
Resetn => G_ODD[6].ACLR
Resetn => G_ODD[7].ACLR
Resetn => G_ODD[8].ACLR
Resetn => G_ODD[9].ACLR
Resetn => G_ODD[10].ACLR
Resetn => G_ODD[11].ACLR
Resetn => G_ODD[12].ACLR
Resetn => G_ODD[13].ACLR
Resetn => G_ODD[14].ACLR
Resetn => G_ODD[15].ACLR
Resetn => G_ODD[16].ACLR
Resetn => G_ODD[17].ACLR
Resetn => G_ODD[18].ACLR
Resetn => G_ODD[19].ACLR
Resetn => G_ODD[20].ACLR
Resetn => G_ODD[21].ACLR
Resetn => G_ODD[22].ACLR
Resetn => G_ODD[23].ACLR
Resetn => G_ODD[24].ACLR
Resetn => G_ODD[25].ACLR
Resetn => G_ODD[26].ACLR
Resetn => G_ODD[27].ACLR
Resetn => G_ODD[28].ACLR
Resetn => G_ODD[29].ACLR
Resetn => G_ODD[30].ACLR
Resetn => G_ODD[31].ACLR
Resetn => R_ODD[0].ACLR
Resetn => R_ODD[1].ACLR
Resetn => R_ODD[2].ACLR
Resetn => R_ODD[3].ACLR
Resetn => R_ODD[4].ACLR
Resetn => R_ODD[5].ACLR
Resetn => R_ODD[6].ACLR
Resetn => R_ODD[7].ACLR
Resetn => R_ODD[8].ACLR
Resetn => R_ODD[9].ACLR
Resetn => R_ODD[10].ACLR
Resetn => R_ODD[11].ACLR
Resetn => R_ODD[12].ACLR
Resetn => R_ODD[13].ACLR
Resetn => R_ODD[14].ACLR
Resetn => R_ODD[15].ACLR
Resetn => R_ODD[16].ACLR
Resetn => R_ODD[17].ACLR
Resetn => R_ODD[18].ACLR
Resetn => R_ODD[19].ACLR
Resetn => R_ODD[20].ACLR
Resetn => R_ODD[21].ACLR
Resetn => R_ODD[22].ACLR
Resetn => R_ODD[23].ACLR
Resetn => R_ODD[24].ACLR
Resetn => R_ODD[25].ACLR
Resetn => R_ODD[26].ACLR
Resetn => R_ODD[27].ACLR
Resetn => R_ODD[28].ACLR
Resetn => R_ODD[29].ACLR
Resetn => R_ODD[30].ACLR
Resetn => R_ODD[31].ACLR
Resetn => B_EVEN[0].ACLR
Resetn => B_EVEN[1].ACLR
Resetn => B_EVEN[2].ACLR
Resetn => B_EVEN[3].ACLR
Resetn => B_EVEN[4].ACLR
Resetn => B_EVEN[5].ACLR
Resetn => B_EVEN[6].ACLR
Resetn => B_EVEN[7].ACLR
Resetn => B_EVEN[8].ACLR
Resetn => B_EVEN[9].ACLR
Resetn => B_EVEN[10].ACLR
Resetn => B_EVEN[11].ACLR
Resetn => B_EVEN[12].ACLR
Resetn => B_EVEN[13].ACLR
Resetn => B_EVEN[14].ACLR
Resetn => B_EVEN[15].ACLR
Resetn => B_EVEN[16].ACLR
Resetn => B_EVEN[17].ACLR
Resetn => B_EVEN[18].ACLR
Resetn => B_EVEN[19].ACLR
Resetn => B_EVEN[20].ACLR
Resetn => B_EVEN[21].ACLR
Resetn => B_EVEN[22].ACLR
Resetn => B_EVEN[23].ACLR
Resetn => B_EVEN[24].ACLR
Resetn => B_EVEN[25].ACLR
Resetn => B_EVEN[26].ACLR
Resetn => B_EVEN[27].ACLR
Resetn => B_EVEN[28].ACLR
Resetn => B_EVEN[29].ACLR
Resetn => B_EVEN[30].ACLR
Resetn => B_EVEN[31].ACLR
Resetn => G_EVEN[0].ACLR
Resetn => G_EVEN[1].ACLR
Resetn => G_EVEN[2].ACLR
Resetn => G_EVEN[3].ACLR
Resetn => G_EVEN[4].ACLR
Resetn => G_EVEN[5].ACLR
Resetn => G_EVEN[6].ACLR
Resetn => G_EVEN[7].ACLR
Resetn => G_EVEN[8].ACLR
Resetn => G_EVEN[9].ACLR
Resetn => G_EVEN[10].ACLR
Resetn => G_EVEN[11].ACLR
Resetn => G_EVEN[12].ACLR
Resetn => G_EVEN[13].ACLR
Resetn => G_EVEN[14].ACLR
Resetn => G_EVEN[15].ACLR
Resetn => G_EVEN[16].ACLR
Resetn => G_EVEN[17].ACLR
Resetn => G_EVEN[18].ACLR
Resetn => G_EVEN[19].ACLR
Resetn => G_EVEN[20].ACLR
Resetn => G_EVEN[21].ACLR
Resetn => G_EVEN[22].ACLR
Resetn => G_EVEN[23].ACLR
Resetn => G_EVEN[24].ACLR
Resetn => G_EVEN[25].ACLR
Resetn => G_EVEN[26].ACLR
Resetn => G_EVEN[27].ACLR
Resetn => G_EVEN[28].ACLR
Resetn => G_EVEN[29].ACLR
Resetn => G_EVEN[30].ACLR
Resetn => G_EVEN[31].ACLR
Resetn => R_EVEN[0].ACLR
Resetn => R_EVEN[1].ACLR
Resetn => R_EVEN[2].ACLR
Resetn => R_EVEN[3].ACLR
Resetn => R_EVEN[4].ACLR
Resetn => R_EVEN[5].ACLR
Resetn => R_EVEN[6].ACLR
Resetn => R_EVEN[7].ACLR
Resetn => R_EVEN[8].ACLR
Resetn => R_EVEN[9].ACLR
Resetn => R_EVEN[10].ACLR
Resetn => R_EVEN[11].ACLR
Resetn => R_EVEN[12].ACLR
Resetn => R_EVEN[13].ACLR
Resetn => R_EVEN[14].ACLR
Resetn => R_EVEN[15].ACLR
Resetn => R_EVEN[16].ACLR
Resetn => R_EVEN[17].ACLR
Resetn => R_EVEN[18].ACLR
Resetn => R_EVEN[19].ACLR
Resetn => R_EVEN[20].ACLR
Resetn => R_EVEN[21].ACLR
Resetn => R_EVEN[22].ACLR
Resetn => R_EVEN[23].ACLR
Resetn => R_EVEN[24].ACLR
Resetn => R_EVEN[25].ACLR
Resetn => R_EVEN[26].ACLR
Resetn => R_EVEN[27].ACLR
Resetn => R_EVEN[28].ACLR
Resetn => R_EVEN[29].ACLR
Resetn => R_EVEN[30].ACLR
Resetn => R_EVEN[31].ACLR
Resetn => V[0][0].ACLR
Resetn => V[0][1].ACLR
Resetn => V[0][2].ACLR
Resetn => V[0][3].ACLR
Resetn => V[0][4].ACLR
Resetn => V[0][5].ACLR
Resetn => V[0][6].ACLR
Resetn => V[0][7].ACLR
Resetn => V[1][0].ACLR
Resetn => V[1][1].ACLR
Resetn => V[1][2].ACLR
Resetn => V[1][3].ACLR
Resetn => V[1][4].ACLR
Resetn => V[1][5].ACLR
Resetn => V[1][6].ACLR
Resetn => V[1][7].ACLR
Resetn => V[2][0].ACLR
Resetn => V[2][1].ACLR
Resetn => V[2][2].ACLR
Resetn => V[2][3].ACLR
Resetn => V[2][4].ACLR
Resetn => V[2][5].ACLR
Resetn => V[2][6].ACLR
Resetn => V[2][7].ACLR
Resetn => V[3][0].ACLR
Resetn => V[3][1].ACLR
Resetn => V[3][2].ACLR
Resetn => V[3][3].ACLR
Resetn => V[3][4].ACLR
Resetn => V[3][5].ACLR
Resetn => V[3][6].ACLR
Resetn => V[3][7].ACLR
Resetn => V[4][0].ACLR
Resetn => V[4][1].ACLR
Resetn => V[4][2].ACLR
Resetn => V[4][3].ACLR
Resetn => V[4][4].ACLR
Resetn => V[4][5].ACLR
Resetn => V[4][6].ACLR
Resetn => V[4][7].ACLR
Resetn => V[5][0].ACLR
Resetn => V[5][1].ACLR
Resetn => V[5][2].ACLR
Resetn => V[5][3].ACLR
Resetn => V[5][4].ACLR
Resetn => V[5][5].ACLR
Resetn => V[5][6].ACLR
Resetn => V[5][7].ACLR
Resetn => U[0][0].ACLR
Resetn => U[0][1].ACLR
Resetn => U[0][2].ACLR
Resetn => U[0][3].ACLR
Resetn => U[0][4].ACLR
Resetn => U[0][5].ACLR
Resetn => U[0][6].ACLR
Resetn => U[0][7].ACLR
Resetn => U[1][0].ACLR
Resetn => U[1][1].ACLR
Resetn => U[1][2].ACLR
Resetn => U[1][3].ACLR
Resetn => U[1][4].ACLR
Resetn => U[1][5].ACLR
Resetn => U[1][6].ACLR
Resetn => U[1][7].ACLR
Resetn => U[2][0].ACLR
Resetn => U[2][1].ACLR
Resetn => U[2][2].ACLR
Resetn => U[2][3].ACLR
Resetn => U[2][4].ACLR
Resetn => U[2][5].ACLR
Resetn => U[2][6].ACLR
Resetn => U[2][7].ACLR
Resetn => U[3][0].ACLR
Resetn => U[3][1].ACLR
Resetn => U[3][2].ACLR
Resetn => U[3][3].ACLR
Resetn => U[3][4].ACLR
Resetn => U[3][5].ACLR
Resetn => U[3][6].ACLR
Resetn => U[3][7].ACLR
Resetn => U[4][0].ACLR
Resetn => U[4][1].ACLR
Resetn => U[4][2].ACLR
Resetn => U[4][3].ACLR
Resetn => U[4][4].ACLR
Resetn => U[4][5].ACLR
Resetn => U[4][6].ACLR
Resetn => U[4][7].ACLR
Resetn => U[5][0].ACLR
Resetn => U[5][1].ACLR
Resetn => U[5][2].ACLR
Resetn => U[5][3].ACLR
Resetn => U[5][4].ACLR
Resetn => U[5][5].ACLR
Resetn => U[5][6].ACLR
Resetn => U[5][7].ACLR
Resetn => V_prime_buf_odd_V1[0].ACLR
Resetn => V_prime_buf_odd_V1[1].ACLR
Resetn => V_prime_buf_odd_V1[2].ACLR
Resetn => V_prime_buf_odd_V1[3].ACLR
Resetn => V_prime_buf_odd_V1[4].ACLR
Resetn => V_prime_buf_odd_V1[5].ACLR
Resetn => V_prime_buf_odd_V1[6].ACLR
Resetn => V_prime_buf_odd_V1[7].ACLR
Resetn => V_prime_buf_odd_V1[8].ACLR
Resetn => V_prime_buf_odd_V1[9].ACLR
Resetn => V_prime_buf_odd_V1[10].ACLR
Resetn => V_prime_buf_odd_V1[11].ACLR
Resetn => V_prime_buf_odd_V1[12].ACLR
Resetn => V_prime_buf_odd_V1[13].ACLR
Resetn => V_prime_buf_odd_V1[14].ACLR
Resetn => V_prime_buf_odd_V1[15].ACLR
Resetn => V_prime_buf_odd_V1[16].ACLR
Resetn => V_prime_buf_odd_V1[17].ACLR
Resetn => V_prime_buf_odd_V1[18].ACLR
Resetn => V_prime_buf_odd_V1[19].ACLR
Resetn => V_prime_buf_odd_V1[20].ACLR
Resetn => V_prime_buf_odd_V1[21].ACLR
Resetn => V_prime_buf_odd_V1[22].ACLR
Resetn => V_prime_buf_odd_V1[23].ACLR
Resetn => V_prime_buf_odd_V1[24].ACLR
Resetn => V_prime_buf_odd_V1[25].ACLR
Resetn => V_prime_buf_odd_V1[26].ACLR
Resetn => V_prime_buf_odd_V1[27].ACLR
Resetn => V_prime_buf_odd_V1[28].ACLR
Resetn => V_prime_buf_odd_V1[29].ACLR
Resetn => V_prime_buf_odd_V1[30].ACLR
Resetn => V_prime_buf_odd_V1[31].ACLR
Resetn => V_prime_buf_odd_V3[0].ACLR
Resetn => V_prime_buf_odd_V3[1].ACLR
Resetn => V_prime_buf_odd_V3[2].ACLR
Resetn => V_prime_buf_odd_V3[3].ACLR
Resetn => V_prime_buf_odd_V3[4].ACLR
Resetn => V_prime_buf_odd_V3[5].ACLR
Resetn => V_prime_buf_odd_V3[6].ACLR
Resetn => V_prime_buf_odd_V3[7].ACLR
Resetn => V_prime_buf_odd_V3[8].ACLR
Resetn => V_prime_buf_odd_V3[9].ACLR
Resetn => V_prime_buf_odd_V3[10].ACLR
Resetn => V_prime_buf_odd_V3[11].ACLR
Resetn => V_prime_buf_odd_V3[12].ACLR
Resetn => V_prime_buf_odd_V3[13].ACLR
Resetn => V_prime_buf_odd_V3[14].ACLR
Resetn => V_prime_buf_odd_V3[15].ACLR
Resetn => V_prime_buf_odd_V3[16].ACLR
Resetn => V_prime_buf_odd_V3[17].ACLR
Resetn => V_prime_buf_odd_V3[18].ACLR
Resetn => V_prime_buf_odd_V3[19].ACLR
Resetn => V_prime_buf_odd_V3[20].ACLR
Resetn => V_prime_buf_odd_V3[21].ACLR
Resetn => V_prime_buf_odd_V3[22].ACLR
Resetn => V_prime_buf_odd_V3[23].ACLR
Resetn => V_prime_buf_odd_V3[24].ACLR
Resetn => V_prime_buf_odd_V3[25].ACLR
Resetn => V_prime_buf_odd_V3[26].ACLR
Resetn => V_prime_buf_odd_V3[27].ACLR
Resetn => V_prime_buf_odd_V3[28].ACLR
Resetn => V_prime_buf_odd_V3[29].ACLR
Resetn => V_prime_buf_odd_V3[30].ACLR
Resetn => V_prime_buf_odd_V3[31].ACLR
Resetn => V_prime[0].ACLR
Resetn => V_prime[1].ACLR
Resetn => V_prime[2].ACLR
Resetn => V_prime[3].ACLR
Resetn => V_prime[4].ACLR
Resetn => V_prime[5].ACLR
Resetn => V_prime[6].ACLR
Resetn => V_prime[7].ACLR
Resetn => V_prime[8].ACLR
Resetn => V_prime[9].ACLR
Resetn => V_prime[10].ACLR
Resetn => V_prime[11].ACLR
Resetn => V_prime[12].ACLR
Resetn => V_prime[13].ACLR
Resetn => V_prime[14].ACLR
Resetn => V_prime[15].ACLR
Resetn => V_prime[16].ACLR
Resetn => V_prime[17].ACLR
Resetn => V_prime[18].ACLR
Resetn => V_prime[19].ACLR
Resetn => V_prime[20].ACLR
Resetn => V_prime[21].ACLR
Resetn => V_prime[22].ACLR
Resetn => V_prime[23].ACLR
Resetn => V_prime[24].ACLR
Resetn => V_prime[25].ACLR
Resetn => V_prime[26].ACLR
Resetn => V_prime[27].ACLR
Resetn => V_prime[28].ACLR
Resetn => V_prime[29].ACLR
Resetn => V_prime[30].ACLR
Resetn => V_prime[31].ACLR
Resetn => U_prime_buf_odd_U1[0].ACLR
Resetn => U_prime_buf_odd_U1[1].ACLR
Resetn => U_prime_buf_odd_U1[2].ACLR
Resetn => U_prime_buf_odd_U1[3].ACLR
Resetn => U_prime_buf_odd_U1[4].ACLR
Resetn => U_prime_buf_odd_U1[5].ACLR
Resetn => U_prime_buf_odd_U1[6].ACLR
Resetn => U_prime_buf_odd_U1[7].ACLR
Resetn => U_prime_buf_odd_U1[8].ACLR
Resetn => U_prime_buf_odd_U1[9].ACLR
Resetn => U_prime_buf_odd_U1[10].ACLR
Resetn => U_prime_buf_odd_U1[11].ACLR
Resetn => U_prime_buf_odd_U1[12].ACLR
Resetn => U_prime_buf_odd_U1[13].ACLR
Resetn => U_prime_buf_odd_U1[14].ACLR
Resetn => U_prime_buf_odd_U1[15].ACLR
Resetn => U_prime_buf_odd_U1[16].ACLR
Resetn => U_prime_buf_odd_U1[17].ACLR
Resetn => U_prime_buf_odd_U1[18].ACLR
Resetn => U_prime_buf_odd_U1[19].ACLR
Resetn => U_prime_buf_odd_U1[20].ACLR
Resetn => U_prime_buf_odd_U1[21].ACLR
Resetn => U_prime_buf_odd_U1[22].ACLR
Resetn => U_prime_buf_odd_U1[23].ACLR
Resetn => U_prime_buf_odd_U1[24].ACLR
Resetn => U_prime_buf_odd_U1[25].ACLR
Resetn => U_prime_buf_odd_U1[26].ACLR
Resetn => U_prime_buf_odd_U1[27].ACLR
Resetn => U_prime_buf_odd_U1[28].ACLR
Resetn => U_prime_buf_odd_U1[29].ACLR
Resetn => U_prime_buf_odd_U1[30].ACLR
Resetn => U_prime_buf_odd_U1[31].ACLR
Resetn => U_prime_buf_odd_U3[0].ACLR
Resetn => U_prime_buf_odd_U3[1].ACLR
Resetn => U_prime_buf_odd_U3[2].ACLR
Resetn => U_prime_buf_odd_U3[3].ACLR
Resetn => U_prime_buf_odd_U3[4].ACLR
Resetn => U_prime_buf_odd_U3[5].ACLR
Resetn => U_prime_buf_odd_U3[6].ACLR
Resetn => U_prime_buf_odd_U3[7].ACLR
Resetn => U_prime_buf_odd_U3[8].ACLR
Resetn => U_prime_buf_odd_U3[9].ACLR
Resetn => U_prime_buf_odd_U3[10].ACLR
Resetn => U_prime_buf_odd_U3[11].ACLR
Resetn => U_prime_buf_odd_U3[12].ACLR
Resetn => U_prime_buf_odd_U3[13].ACLR
Resetn => U_prime_buf_odd_U3[14].ACLR
Resetn => U_prime_buf_odd_U3[15].ACLR
Resetn => U_prime_buf_odd_U3[16].ACLR
Resetn => U_prime_buf_odd_U3[17].ACLR
Resetn => U_prime_buf_odd_U3[18].ACLR
Resetn => U_prime_buf_odd_U3[19].ACLR
Resetn => U_prime_buf_odd_U3[20].ACLR
Resetn => U_prime_buf_odd_U3[21].ACLR
Resetn => U_prime_buf_odd_U3[22].ACLR
Resetn => U_prime_buf_odd_U3[23].ACLR
Resetn => U_prime_buf_odd_U3[24].ACLR
Resetn => U_prime_buf_odd_U3[25].ACLR
Resetn => U_prime_buf_odd_U3[26].ACLR
Resetn => U_prime_buf_odd_U3[27].ACLR
Resetn => U_prime_buf_odd_U3[28].ACLR
Resetn => U_prime_buf_odd_U3[29].ACLR
Resetn => U_prime_buf_odd_U3[30].ACLR
Resetn => U_prime_buf_odd_U3[31].ACLR
Resetn => U_prime[0].ACLR
Resetn => U_prime[1].ACLR
Resetn => U_prime[2].ACLR
Resetn => U_prime[3].ACLR
Resetn => U_prime[4].ACLR
Resetn => U_prime[5].ACLR
Resetn => U_prime[6].ACLR
Resetn => U_prime[7].ACLR
Resetn => U_prime[8].ACLR
Resetn => U_prime[9].ACLR
Resetn => U_prime[10].ACLR
Resetn => U_prime[11].ACLR
Resetn => U_prime[12].ACLR
Resetn => U_prime[13].ACLR
Resetn => U_prime[14].ACLR
Resetn => U_prime[15].ACLR
Resetn => U_prime[16].ACLR
Resetn => U_prime[17].ACLR
Resetn => U_prime[18].ACLR
Resetn => U_prime[19].ACLR
Resetn => U_prime[20].ACLR
Resetn => U_prime[21].ACLR
Resetn => U_prime[22].ACLR
Resetn => U_prime[23].ACLR
Resetn => U_prime[24].ACLR
Resetn => U_prime[25].ACLR
Resetn => U_prime[26].ACLR
Resetn => U_prime[27].ACLR
Resetn => U_prime[28].ACLR
Resetn => U_prime[29].ACLR
Resetn => U_prime[30].ACLR
Resetn => U_prime[31].ACLR
Resetn => M1_Completed~reg0.ACLR
Resetn => SRAM_address[0]~reg0.ACLR
Resetn => SRAM_address[1]~reg0.ACLR
Resetn => SRAM_address[2]~reg0.ACLR
Resetn => SRAM_address[3]~reg0.ACLR
Resetn => SRAM_address[4]~reg0.ACLR
Resetn => SRAM_address[5]~reg0.ACLR
Resetn => SRAM_address[6]~reg0.ACLR
Resetn => SRAM_address[7]~reg0.ACLR
Resetn => SRAM_address[8]~reg0.ACLR
Resetn => SRAM_address[9]~reg0.ACLR
Resetn => SRAM_address[10]~reg0.ACLR
Resetn => SRAM_address[11]~reg0.ACLR
Resetn => SRAM_address[12]~reg0.ACLR
Resetn => SRAM_address[13]~reg0.ACLR
Resetn => SRAM_address[14]~reg0.ACLR
Resetn => SRAM_address[15]~reg0.ACLR
Resetn => SRAM_address[16]~reg0.ACLR
Resetn => SRAM_address[17]~reg0.ACLR
Resetn => SRAM_write_data[0]~reg0.ACLR
Resetn => SRAM_write_data[1]~reg0.ACLR
Resetn => SRAM_write_data[2]~reg0.ACLR
Resetn => SRAM_write_data[3]~reg0.ACLR
Resetn => SRAM_write_data[4]~reg0.ACLR
Resetn => SRAM_write_data[5]~reg0.ACLR
Resetn => SRAM_write_data[6]~reg0.ACLR
Resetn => SRAM_write_data[7]~reg0.ACLR
Resetn => SRAM_write_data[8]~reg0.ACLR
Resetn => SRAM_write_data[9]~reg0.ACLR
Resetn => SRAM_write_data[10]~reg0.ACLR
Resetn => SRAM_write_data[11]~reg0.ACLR
Resetn => SRAM_write_data[12]~reg0.ACLR
Resetn => SRAM_write_data[13]~reg0.ACLR
Resetn => SRAM_write_data[14]~reg0.ACLR
Resetn => SRAM_write_data[15]~reg0.ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => V_buf[0][0].ACLR
Resetn => V_buf[0][1].ACLR
Resetn => V_buf[0][2].ACLR
Resetn => V_buf[0][3].ACLR
Resetn => V_buf[0][4].ACLR
Resetn => V_buf[0][5].ACLR
Resetn => V_buf[0][6].ACLR
Resetn => V_buf[0][7].ACLR
Resetn => V_buf[0][8].ACLR
Resetn => V_buf[0][9].ACLR
Resetn => V_buf[0][10].ACLR
Resetn => V_buf[0][11].ACLR
Resetn => V_buf[0][12].ACLR
Resetn => V_buf[0][13].ACLR
Resetn => V_buf[0][14].ACLR
Resetn => V_buf[0][15].ACLR
Resetn => Y_buf[0][0].ACLR
Resetn => Y_buf[0][1].ACLR
Resetn => Y_buf[0][2].ACLR
Resetn => Y_buf[0][3].ACLR
Resetn => Y_buf[0][4].ACLR
Resetn => Y_buf[0][5].ACLR
Resetn => Y_buf[0][6].ACLR
Resetn => Y_buf[0][7].ACLR
Resetn => Y_buf[0][8].ACLR
Resetn => Y_buf[0][9].ACLR
Resetn => Y_buf[0][10].ACLR
Resetn => Y_buf[0][11].ACLR
Resetn => Y_buf[0][12].ACLR
Resetn => Y_buf[0][13].ACLR
Resetn => Y_buf[0][14].ACLR
Resetn => Y_buf[0][15].ACLR
Resetn => Y_buf[1][0].ACLR
Resetn => Y_buf[1][1].ACLR
Resetn => Y_buf[1][2].ACLR
Resetn => Y_buf[1][3].ACLR
Resetn => Y_buf[1][4].ACLR
Resetn => Y_buf[1][5].ACLR
Resetn => Y_buf[1][6].ACLR
Resetn => Y_buf[1][7].ACLR
Resetn => Y_buf[1][8].ACLR
Resetn => Y_buf[1][9].ACLR
Resetn => Y_buf[1][10].ACLR
Resetn => Y_buf[1][11].ACLR
Resetn => Y_buf[1][12].ACLR
Resetn => Y_buf[1][13].ACLR
Resetn => Y_buf[1][14].ACLR
Resetn => Y_buf[1][15].ACLR
M1_Start => LEADIN_TO_CC_TRANSITION.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => SRAM_address.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => U_OFFSET_COUNTER.OUTPUTSELECT
M1_Start => M1_state.DATAB
M1_Start => Selector0.IN2
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => U_buf.DATAA
SRAM_read_data[0] => V_buf.DATAB
SRAM_read_data[0] => Selector245.IN4
SRAM_read_data[0] => Selector423.IN11
SRAM_read_data[0] => Selector695.IN2
SRAM_read_data[0] => Selector711.IN3
SRAM_read_data[0] => Selector951.IN4
SRAM_read_data[0] => Selector999.IN4
SRAM_read_data[0] => Selector1369.IN3
SRAM_read_data[1] => U_buf.DATAA
SRAM_read_data[1] => V_buf.DATAB
SRAM_read_data[1] => Selector244.IN4
SRAM_read_data[1] => Selector422.IN11
SRAM_read_data[1] => Selector694.IN2
SRAM_read_data[1] => Selector710.IN3
SRAM_read_data[1] => Selector950.IN4
SRAM_read_data[1] => Selector998.IN4
SRAM_read_data[1] => Selector1368.IN3
SRAM_read_data[2] => U_buf.DATAA
SRAM_read_data[2] => V_buf.DATAB
SRAM_read_data[2] => Selector243.IN4
SRAM_read_data[2] => Selector421.IN11
SRAM_read_data[2] => Selector693.IN2
SRAM_read_data[2] => Selector709.IN3
SRAM_read_data[2] => Selector949.IN4
SRAM_read_data[2] => Selector997.IN4
SRAM_read_data[2] => Selector1367.IN3
SRAM_read_data[3] => U_buf.DATAA
SRAM_read_data[3] => V_buf.DATAB
SRAM_read_data[3] => Selector242.IN4
SRAM_read_data[3] => Selector420.IN11
SRAM_read_data[3] => Selector692.IN2
SRAM_read_data[3] => Selector708.IN3
SRAM_read_data[3] => Selector948.IN4
SRAM_read_data[3] => Selector996.IN4
SRAM_read_data[3] => Selector1366.IN3
SRAM_read_data[4] => Add13.IN8
SRAM_read_data[4] => U_buf.DATAA
SRAM_read_data[4] => V_buf.DATAB
SRAM_read_data[4] => Selector241.IN4
SRAM_read_data[4] => Selector691.IN2
SRAM_read_data[4] => Selector707.IN3
SRAM_read_data[4] => Selector947.IN4
SRAM_read_data[4] => Selector995.IN4
SRAM_read_data[4] => Selector1365.IN3
SRAM_read_data[5] => Add13.IN7
SRAM_read_data[5] => U_buf.DATAA
SRAM_read_data[5] => V_buf.DATAB
SRAM_read_data[5] => Selector240.IN4
SRAM_read_data[5] => Selector690.IN2
SRAM_read_data[5] => Selector706.IN3
SRAM_read_data[5] => Selector946.IN4
SRAM_read_data[5] => Selector994.IN4
SRAM_read_data[5] => Selector1364.IN3
SRAM_read_data[6] => Add13.IN6
SRAM_read_data[6] => U_buf.DATAA
SRAM_read_data[6] => V_buf.DATAB
SRAM_read_data[6] => Selector239.IN4
SRAM_read_data[6] => Selector689.IN2
SRAM_read_data[6] => Selector705.IN3
SRAM_read_data[6] => Selector945.IN4
SRAM_read_data[6] => Selector993.IN4
SRAM_read_data[6] => Selector1363.IN3
SRAM_read_data[7] => Add13.IN5
SRAM_read_data[7] => U_buf.DATAA
SRAM_read_data[7] => V_buf.DATAB
SRAM_read_data[7] => Selector238.IN4
SRAM_read_data[7] => Selector688.IN2
SRAM_read_data[7] => Selector704.IN3
SRAM_read_data[7] => Selector944.IN4
SRAM_read_data[7] => Selector992.IN4
SRAM_read_data[7] => Selector1362.IN3
SRAM_read_data[8] => U_buf.DATAA
SRAM_read_data[8] => V_buf.DATAB
SRAM_read_data[8] => Selector237.IN4
SRAM_read_data[8] => Selector359.IN11
SRAM_read_data[8] => Selector687.IN2
SRAM_read_data[8] => Selector703.IN3
SRAM_read_data[8] => Selector943.IN4
SRAM_read_data[8] => Selector991.IN4
SRAM_read_data[8] => Selector1361.IN3
SRAM_read_data[9] => U_buf.DATAA
SRAM_read_data[9] => V_buf.DATAB
SRAM_read_data[9] => Selector236.IN4
SRAM_read_data[9] => Selector358.IN11
SRAM_read_data[9] => Selector686.IN2
SRAM_read_data[9] => Selector702.IN3
SRAM_read_data[9] => Selector942.IN4
SRAM_read_data[9] => Selector990.IN4
SRAM_read_data[9] => Selector1360.IN3
SRAM_read_data[10] => U_buf.DATAA
SRAM_read_data[10] => V_buf.DATAB
SRAM_read_data[10] => Selector235.IN4
SRAM_read_data[10] => Selector357.IN11
SRAM_read_data[10] => Selector685.IN2
SRAM_read_data[10] => Selector701.IN3
SRAM_read_data[10] => Selector941.IN4
SRAM_read_data[10] => Selector989.IN4
SRAM_read_data[10] => Selector1359.IN3
SRAM_read_data[11] => U_buf.DATAA
SRAM_read_data[11] => V_buf.DATAB
SRAM_read_data[11] => Selector234.IN4
SRAM_read_data[11] => Selector356.IN11
SRAM_read_data[11] => Selector684.IN2
SRAM_read_data[11] => Selector700.IN3
SRAM_read_data[11] => Selector940.IN4
SRAM_read_data[11] => Selector988.IN4
SRAM_read_data[11] => Selector1358.IN3
SRAM_read_data[12] => Add12.IN8
SRAM_read_data[12] => U_buf.DATAA
SRAM_read_data[12] => V_buf.DATAB
SRAM_read_data[12] => Selector233.IN4
SRAM_read_data[12] => Selector683.IN2
SRAM_read_data[12] => Selector699.IN3
SRAM_read_data[12] => Selector939.IN4
SRAM_read_data[12] => Selector987.IN4
SRAM_read_data[12] => Selector1357.IN3
SRAM_read_data[13] => Add12.IN7
SRAM_read_data[13] => U_buf.DATAA
SRAM_read_data[13] => V_buf.DATAB
SRAM_read_data[13] => Selector232.IN4
SRAM_read_data[13] => Selector682.IN2
SRAM_read_data[13] => Selector698.IN3
SRAM_read_data[13] => Selector938.IN4
SRAM_read_data[13] => Selector986.IN4
SRAM_read_data[13] => Selector1356.IN3
SRAM_read_data[14] => Add12.IN6
SRAM_read_data[14] => U_buf.DATAA
SRAM_read_data[14] => V_buf.DATAB
SRAM_read_data[14] => Selector231.IN4
SRAM_read_data[14] => Selector681.IN2
SRAM_read_data[14] => Selector697.IN3
SRAM_read_data[14] => Selector937.IN4
SRAM_read_data[14] => Selector985.IN4
SRAM_read_data[14] => Selector1355.IN3
SRAM_read_data[15] => Add12.IN5
SRAM_read_data[15] => U_buf.DATAA
SRAM_read_data[15] => V_buf.DATAB
SRAM_read_data[15] => Selector230.IN4
SRAM_read_data[15] => Selector680.IN2
SRAM_read_data[15] => Selector696.IN3
SRAM_read_data[15] => Selector936.IN4
SRAM_read_data[15] => Selector984.IN4
SRAM_read_data[15] => Selector1354.IN3
M1_Completed <= M1_Completed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|M2:M2_Unit
Clock_50 => Clock_50.IN3
Resetn => M2_state.S_LAST_WRITE_LO_0.OUTPUTSELECT
Resetn => M2_state.S_LAST_WRITE_LI_3.OUTPUTSELECT
Resetn => M2_state.S_LAST_WRITE_LI_2.OUTPUTSELECT
Resetn => M2_state.S_LAST_WRITE_LI_1.OUTPUTSELECT
Resetn => M2_state.S_LAST_WRITE_LI_0.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_7.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_6.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_5.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_4.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_3.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_2.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_1.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_CC_0.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_9.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_8.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_7.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_6.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_5.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_4.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_3.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_2.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_1.OUTPUTSELECT
Resetn => M2_state.S_WS_CT_LI_0.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LO_2.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LO_0.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_7.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_6.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_5.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_4.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_3.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_2.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_1.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_CC_0.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_8.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_7.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_6.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_5.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_4.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_3.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_2.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_1.OUTPUTSELECT
Resetn => M2_state.S_CS_FS_LI_0.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_LO_1.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_LO_0.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_7.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_6.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_5.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_4.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_3.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_2.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_1.OUTPUTSELECT
Resetn => M2_state.S_CC_CT_0.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_8.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_7.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_6.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_5.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_4.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_3.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_2.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_1.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_0.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CT_0_0.OUTPUTSELECT
Resetn => M2_state.S_LEADOUT_Fs_2.OUTPUTSELECT
Resetn => M2_state.S_LEADOUT_Fs_1.OUTPUTSELECT
Resetn => M2_state.S_LEADOUT_Fs_0.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_CC_Fs.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_Fs_3.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_Fs_2.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_Fs_1.OUTPUTSELECT
Resetn => M2_state.S_LEADIN_Fs_0.OUTPUTSELECT
Resetn => M2_state.S_IDLE_M2.OUTPUTSELECT
Resetn => U_flag_read.ACLR
Resetn => Y_flag_read.PRESET
Resetn => U_flag_write.ACLR
Resetn => Y_flag_write.PRESET
Resetn => DPRAM_S_READ_COUNTER[0].ACLR
Resetn => DPRAM_S_READ_COUNTER[1].ACLR
Resetn => DPRAM_S_READ_COUNTER[2].ACLR
Resetn => DPRAM_S_READ_COUNTER[3].ACLR
Resetn => DPRAM_S_READ_COUNTER[4].ACLR
Resetn => DPRAM_S_READ_COUNTER[5].ACLR
Resetn => row_dp_ram_s[0].ACLR
Resetn => row_dp_ram_s[1].ACLR
Resetn => row_dp_ram_s[2].ACLR
Resetn => row_dp_ram_s[3].ACLR
Resetn => write_s_twos_counter[0].ACLR
Resetn => write_s_twos_counter[1].ACLR
Resetn => write_s_twos_counter[2].ACLR
Resetn => last_write_s_prime.ACLR
Resetn => stop_fs_prime.ACLR
Resetn => stop_write_S_SRAM.ACLR
Resetn => S_counter[0].ACLR
Resetn => S_counter[1].ACLR
Resetn => S_counter[2].ACLR
Resetn => S_counter[3].ACLR
Resetn => S_counter[4].ACLR
Resetn => S_counter[5].ACLR
Resetn => S_counter[6].ACLR
Resetn => S_3_BUF[0].ACLR
Resetn => S_3_BUF[1].ACLR
Resetn => S_3_BUF[2].ACLR
Resetn => S_3_BUF[3].ACLR
Resetn => S_3_BUF[4].ACLR
Resetn => S_3_BUF[5].ACLR
Resetn => S_3_BUF[6].ACLR
Resetn => S_3_BUF[7].ACLR
Resetn => S_3_BUF[8].ACLR
Resetn => S_3_BUF[9].ACLR
Resetn => S_3_BUF[10].ACLR
Resetn => S_3_BUF[11].ACLR
Resetn => S_3_BUF[12].ACLR
Resetn => S_3_BUF[13].ACLR
Resetn => S_3_BUF[14].ACLR
Resetn => S_3_BUF[15].ACLR
Resetn => S_3_BUF[16].ACLR
Resetn => S_3_BUF[17].ACLR
Resetn => S_3_BUF[18].ACLR
Resetn => S_3_BUF[19].ACLR
Resetn => S_3_BUF[20].ACLR
Resetn => S_3_BUF[21].ACLR
Resetn => S_3_BUF[22].ACLR
Resetn => S_3_BUF[23].ACLR
Resetn => S_3_BUF[24].ACLR
Resetn => S_3_BUF[25].ACLR
Resetn => S_3_BUF[26].ACLR
Resetn => S_3_BUF[27].ACLR
Resetn => S_3_BUF[28].ACLR
Resetn => S_3_BUF[29].ACLR
Resetn => S_3_BUF[30].ACLR
Resetn => S_3_BUF[31].ACLR
Resetn => S_2_BUF[0].ACLR
Resetn => S_2_BUF[1].ACLR
Resetn => S_2_BUF[2].ACLR
Resetn => S_2_BUF[3].ACLR
Resetn => S_2_BUF[4].ACLR
Resetn => S_2_BUF[5].ACLR
Resetn => S_2_BUF[6].ACLR
Resetn => S_2_BUF[7].ACLR
Resetn => S_2_BUF[8].ACLR
Resetn => S_2_BUF[9].ACLR
Resetn => S_2_BUF[10].ACLR
Resetn => S_2_BUF[11].ACLR
Resetn => S_2_BUF[12].ACLR
Resetn => S_2_BUF[13].ACLR
Resetn => S_2_BUF[14].ACLR
Resetn => S_2_BUF[15].ACLR
Resetn => S_2_BUF[16].ACLR
Resetn => S_2_BUF[17].ACLR
Resetn => S_2_BUF[18].ACLR
Resetn => S_2_BUF[19].ACLR
Resetn => S_2_BUF[20].ACLR
Resetn => S_2_BUF[21].ACLR
Resetn => S_2_BUF[22].ACLR
Resetn => S_2_BUF[23].ACLR
Resetn => S_2_BUF[24].ACLR
Resetn => S_2_BUF[25].ACLR
Resetn => S_2_BUF[26].ACLR
Resetn => S_2_BUF[27].ACLR
Resetn => S_2_BUF[28].ACLR
Resetn => S_2_BUF[29].ACLR
Resetn => S_2_BUF[30].ACLR
Resetn => S_2_BUF[31].ACLR
Resetn => S_3[0].ACLR
Resetn => S_3[1].ACLR
Resetn => S_3[2].ACLR
Resetn => S_3[3].ACLR
Resetn => S_3[4].ACLR
Resetn => S_3[5].ACLR
Resetn => S_3[6].ACLR
Resetn => S_3[7].ACLR
Resetn => S_3[8].ACLR
Resetn => S_3[9].ACLR
Resetn => S_3[10].ACLR
Resetn => S_3[11].ACLR
Resetn => S_3[12].ACLR
Resetn => S_3[13].ACLR
Resetn => S_3[14].ACLR
Resetn => S_3[15].ACLR
Resetn => S_3[16].ACLR
Resetn => S_3[17].ACLR
Resetn => S_3[18].ACLR
Resetn => S_3[19].ACLR
Resetn => S_3[20].ACLR
Resetn => S_3[21].ACLR
Resetn => S_3[22].ACLR
Resetn => S_3[23].ACLR
Resetn => S_3[24].ACLR
Resetn => S_3[25].ACLR
Resetn => S_3[26].ACLR
Resetn => S_3[27].ACLR
Resetn => S_3[28].ACLR
Resetn => S_3[29].ACLR
Resetn => S_3[30].ACLR
Resetn => S_3[31].ACLR
Resetn => S_3[32].ACLR
Resetn => S_2[0].ACLR
Resetn => S_2[1].ACLR
Resetn => S_2[2].ACLR
Resetn => S_2[3].ACLR
Resetn => S_2[4].ACLR
Resetn => S_2[5].ACLR
Resetn => S_2[6].ACLR
Resetn => S_2[7].ACLR
Resetn => S_2[8].ACLR
Resetn => S_2[9].ACLR
Resetn => S_2[10].ACLR
Resetn => S_2[11].ACLR
Resetn => S_2[12].ACLR
Resetn => S_2[13].ACLR
Resetn => S_2[14].ACLR
Resetn => S_2[15].ACLR
Resetn => S_2[16].ACLR
Resetn => S_2[17].ACLR
Resetn => S_2[18].ACLR
Resetn => S_2[19].ACLR
Resetn => S_2[20].ACLR
Resetn => S_2[21].ACLR
Resetn => S_2[22].ACLR
Resetn => S_2[23].ACLR
Resetn => S_2[24].ACLR
Resetn => S_2[25].ACLR
Resetn => S_2[26].ACLR
Resetn => S_2[27].ACLR
Resetn => S_2[28].ACLR
Resetn => S_2[29].ACLR
Resetn => S_2[30].ACLR
Resetn => S_2[31].ACLR
Resetn => S_2[32].ACLR
Resetn => S_1[0].ACLR
Resetn => S_1[1].ACLR
Resetn => S_1[2].ACLR
Resetn => S_1[3].ACLR
Resetn => S_1[4].ACLR
Resetn => S_1[5].ACLR
Resetn => S_1[6].ACLR
Resetn => S_1[7].ACLR
Resetn => S_1[8].ACLR
Resetn => S_1[9].ACLR
Resetn => S_1[10].ACLR
Resetn => S_1[11].ACLR
Resetn => S_1[12].ACLR
Resetn => S_1[13].ACLR
Resetn => S_1[14].ACLR
Resetn => S_1[15].ACLR
Resetn => S_1[16].ACLR
Resetn => S_1[17].ACLR
Resetn => S_1[18].ACLR
Resetn => S_1[19].ACLR
Resetn => S_1[20].ACLR
Resetn => S_1[21].ACLR
Resetn => S_1[22].ACLR
Resetn => S_1[23].ACLR
Resetn => S_1[24].ACLR
Resetn => S_1[25].ACLR
Resetn => S_1[26].ACLR
Resetn => S_1[27].ACLR
Resetn => S_1[28].ACLR
Resetn => S_1[29].ACLR
Resetn => S_1[30].ACLR
Resetn => S_1[31].ACLR
Resetn => S_1[32].ACLR
Resetn => S_0[0].ACLR
Resetn => S_0[1].ACLR
Resetn => S_0[2].ACLR
Resetn => S_0[3].ACLR
Resetn => S_0[4].ACLR
Resetn => S_0[5].ACLR
Resetn => S_0[6].ACLR
Resetn => S_0[7].ACLR
Resetn => S_0[8].ACLR
Resetn => S_0[9].ACLR
Resetn => S_0[10].ACLR
Resetn => S_0[11].ACLR
Resetn => S_0[12].ACLR
Resetn => S_0[13].ACLR
Resetn => S_0[14].ACLR
Resetn => S_0[15].ACLR
Resetn => S_0[16].ACLR
Resetn => S_0[17].ACLR
Resetn => S_0[18].ACLR
Resetn => S_0[19].ACLR
Resetn => S_0[20].ACLR
Resetn => S_0[21].ACLR
Resetn => S_0[22].ACLR
Resetn => S_0[23].ACLR
Resetn => S_0[24].ACLR
Resetn => S_0[25].ACLR
Resetn => S_0[26].ACLR
Resetn => S_0[27].ACLR
Resetn => S_0[28].ACLR
Resetn => S_0[29].ACLR
Resetn => S_0[30].ACLR
Resetn => S_0[31].ACLR
Resetn => S_0[32].ACLR
Resetn => write_row_block[0].ACLR
Resetn => write_row_block[1].ACLR
Resetn => write_row_block[2].ACLR
Resetn => write_row_block[3].ACLR
Resetn => write_row_block[4].ACLR
Resetn => write_row_block[5].ACLR
Resetn => write_column_block[0].ACLR
Resetn => write_column_block[1].ACLR
Resetn => write_column_block[2].ACLR
Resetn => write_column_block[3].ACLR
Resetn => write_column_block[4].ACLR
Resetn => write_column_block[5].ACLR
Resetn => COL_ADDRESS_T[0].ACLR
Resetn => COL_ADDRESS_T[1].ACLR
Resetn => COL_ADDRESS_T[2].ACLR
Resetn => ROW_ADDRESS_T[0].ACLR
Resetn => ROW_ADDRESS_T[1].ACLR
Resetn => ROW_ADDRESS_T[2].ACLR
Resetn => mux_counter[0].ACLR
Resetn => mux_counter[1].ACLR
Resetn => mux_counter[2].ACLR
Resetn => mux_counter[3].ACLR
Resetn => dram_address_counter_T[0].ACLR
Resetn => dram_address_counter_T[1].ACLR
Resetn => dram_address_counter_T[2].ACLR
Resetn => dram_address_counter_T[3].ACLR
Resetn => dram_address_counter_T[4].ACLR
Resetn => dram_address_counter_T[5].ACLR
Resetn => dram_address_counter_T[6].ACLR
Resetn => dram_address_counter_T[7].ACLR
Resetn => flag_increment_column.ACLR
Resetn => flag_increment_row.ACLR
Resetn => dram_address_counter_s_prime[0].ACLR
Resetn => dram_address_counter_s_prime[1].ACLR
Resetn => dram_address_counter_s_prime[2].ACLR
Resetn => dram_address_counter_s_prime[3].ACLR
Resetn => dram_address_counter_s_prime[4].ACLR
Resetn => dram_address_counter_s_prime[5].ACLR
Resetn => dram_address_counter_s_prime[6].ACLR
Resetn => row_block[0].ACLR
Resetn => row_block[1].ACLR
Resetn => row_block[2].ACLR
Resetn => row_block[3].ACLR
Resetn => row_block[4].ACLR
Resetn => row_block[5].ACLR
Resetn => column_block[0].ACLR
Resetn => column_block[1].ACLR
Resetn => column_block[2].ACLR
Resetn => column_block[3].ACLR
Resetn => column_block[4].ACLR
Resetn => column_block[5].ACLR
Resetn => column_block[6].ACLR
Resetn => Sample_counter[0].ACLR
Resetn => Sample_counter[1].ACLR
Resetn => Sample_counter[2].ACLR
Resetn => Sample_counter[3].ACLR
Resetn => Sample_counter[4].ACLR
Resetn => Sample_counter[5].ACLR
Resetn => Write_Sample_counter[0].ACLR
Resetn => Write_Sample_counter[1].ACLR
Resetn => Write_Sample_counter[2].ACLR
Resetn => Write_Sample_counter[3].ACLR
Resetn => Write_Sample_counter[4].ACLR
Resetn => Write_Sample_counter[5].ACLR
Resetn => T_3_BUF[8].ACLR
Resetn => T_3_BUF[9].ACLR
Resetn => T_3_BUF[10].ACLR
Resetn => T_3_BUF[11].ACLR
Resetn => T_3_BUF[12].ACLR
Resetn => T_3_BUF[13].ACLR
Resetn => T_3_BUF[14].ACLR
Resetn => T_3_BUF[15].ACLR
Resetn => T_3_BUF[16].ACLR
Resetn => T_3_BUF[17].ACLR
Resetn => T_3_BUF[18].ACLR
Resetn => T_3_BUF[19].ACLR
Resetn => T_3_BUF[20].ACLR
Resetn => T_3_BUF[21].ACLR
Resetn => T_3_BUF[22].ACLR
Resetn => T_3_BUF[23].ACLR
Resetn => T_3_BUF[24].ACLR
Resetn => T_3_BUF[25].ACLR
Resetn => T_3_BUF[26].ACLR
Resetn => T_3_BUF[27].ACLR
Resetn => T_3_BUF[28].ACLR
Resetn => T_3_BUF[29].ACLR
Resetn => T_3_BUF[30].ACLR
Resetn => T_3_BUF[31].ACLR
Resetn => T_3_BUF[32].ACLR
Resetn => T_2_BUF[8].ACLR
Resetn => T_2_BUF[9].ACLR
Resetn => T_2_BUF[10].ACLR
Resetn => T_2_BUF[11].ACLR
Resetn => T_2_BUF[12].ACLR
Resetn => T_2_BUF[13].ACLR
Resetn => T_2_BUF[14].ACLR
Resetn => T_2_BUF[15].ACLR
Resetn => T_2_BUF[16].ACLR
Resetn => T_2_BUF[17].ACLR
Resetn => T_2_BUF[18].ACLR
Resetn => T_2_BUF[19].ACLR
Resetn => T_2_BUF[20].ACLR
Resetn => T_2_BUF[21].ACLR
Resetn => T_2_BUF[22].ACLR
Resetn => T_2_BUF[23].ACLR
Resetn => T_2_BUF[24].ACLR
Resetn => T_2_BUF[25].ACLR
Resetn => T_2_BUF[26].ACLR
Resetn => T_2_BUF[27].ACLR
Resetn => T_2_BUF[28].ACLR
Resetn => T_2_BUF[29].ACLR
Resetn => T_2_BUF[30].ACLR
Resetn => T_2_BUF[31].ACLR
Resetn => T_2_BUF[32].ACLR
Resetn => T_2[0].ACLR
Resetn => T_2[1].ACLR
Resetn => T_2[2].ACLR
Resetn => T_2[3].ACLR
Resetn => T_2[4].ACLR
Resetn => T_2[5].ACLR
Resetn => T_2[6].ACLR
Resetn => T_2[7].ACLR
Resetn => T_2[8].ACLR
Resetn => T_2[9].ACLR
Resetn => T_2[10].ACLR
Resetn => T_2[11].ACLR
Resetn => T_2[12].ACLR
Resetn => T_2[13].ACLR
Resetn => T_2[14].ACLR
Resetn => T_2[15].ACLR
Resetn => T_2[16].ACLR
Resetn => T_2[17].ACLR
Resetn => T_2[18].ACLR
Resetn => T_2[19].ACLR
Resetn => T_2[20].ACLR
Resetn => T_2[21].ACLR
Resetn => T_2[22].ACLR
Resetn => T_2[23].ACLR
Resetn => T_2[24].ACLR
Resetn => T_2[25].ACLR
Resetn => T_2[26].ACLR
Resetn => T_2[27].ACLR
Resetn => T_2[28].ACLR
Resetn => T_2[29].ACLR
Resetn => T_2[30].ACLR
Resetn => T_2[31].ACLR
Resetn => T_2[32].ACLR
Resetn => T_1[0].ACLR
Resetn => T_1[1].ACLR
Resetn => T_1[2].ACLR
Resetn => T_1[3].ACLR
Resetn => T_1[4].ACLR
Resetn => T_1[5].ACLR
Resetn => T_1[6].ACLR
Resetn => T_1[7].ACLR
Resetn => T_1[8].ACLR
Resetn => T_1[9].ACLR
Resetn => T_1[10].ACLR
Resetn => T_1[11].ACLR
Resetn => T_1[12].ACLR
Resetn => T_1[13].ACLR
Resetn => T_1[14].ACLR
Resetn => T_1[15].ACLR
Resetn => T_1[16].ACLR
Resetn => T_1[17].ACLR
Resetn => T_1[18].ACLR
Resetn => T_1[19].ACLR
Resetn => T_1[20].ACLR
Resetn => T_1[21].ACLR
Resetn => T_1[22].ACLR
Resetn => T_1[23].ACLR
Resetn => T_1[24].ACLR
Resetn => T_1[25].ACLR
Resetn => T_1[26].ACLR
Resetn => T_1[27].ACLR
Resetn => T_1[28].ACLR
Resetn => T_1[29].ACLR
Resetn => T_1[30].ACLR
Resetn => T_1[31].ACLR
Resetn => T_1[32].ACLR
Resetn => T_0[0].ACLR
Resetn => T_0[1].ACLR
Resetn => T_0[2].ACLR
Resetn => T_0[3].ACLR
Resetn => T_0[4].ACLR
Resetn => T_0[5].ACLR
Resetn => T_0[6].ACLR
Resetn => T_0[7].ACLR
Resetn => T_0[8].ACLR
Resetn => T_0[9].ACLR
Resetn => T_0[10].ACLR
Resetn => T_0[11].ACLR
Resetn => T_0[12].ACLR
Resetn => T_0[13].ACLR
Resetn => T_0[14].ACLR
Resetn => T_0[15].ACLR
Resetn => T_0[16].ACLR
Resetn => T_0[17].ACLR
Resetn => T_0[18].ACLR
Resetn => T_0[19].ACLR
Resetn => T_0[20].ACLR
Resetn => T_0[21].ACLR
Resetn => T_0[22].ACLR
Resetn => T_0[23].ACLR
Resetn => T_0[24].ACLR
Resetn => T_0[25].ACLR
Resetn => T_0[26].ACLR
Resetn => T_0[27].ACLR
Resetn => T_0[28].ACLR
Resetn => T_0[29].ACLR
Resetn => T_0[30].ACLR
Resetn => T_0[31].ACLR
Resetn => T_0[32].ACLR
Resetn => M2_done~reg0.ACLR
Resetn => WE_S_1.ACLR
Resetn => WE_S_0.ACLR
Resetn => WE_T_1.ACLR
Resetn => WE_T_0.ACLR
Resetn => WE_s_prime_1.ACLR
Resetn => WE_s_prime_0.ACLR
Resetn => write_S_1[0].ACLR
Resetn => write_S_1[1].ACLR
Resetn => write_S_1[2].ACLR
Resetn => write_S_1[3].ACLR
Resetn => write_S_1[4].ACLR
Resetn => write_S_1[5].ACLR
Resetn => write_S_1[6].ACLR
Resetn => write_S_1[7].ACLR
Resetn => write_S_1[8].ACLR
Resetn => write_S_1[9].ACLR
Resetn => write_S_1[10].ACLR
Resetn => write_S_1[11].ACLR
Resetn => write_S_1[12].ACLR
Resetn => write_S_1[13].ACLR
Resetn => write_S_1[14].ACLR
Resetn => write_S_1[15].ACLR
Resetn => write_S_1[16].ACLR
Resetn => write_S_1[17].ACLR
Resetn => write_S_1[18].ACLR
Resetn => write_S_1[19].ACLR
Resetn => write_S_1[20].ACLR
Resetn => write_S_1[21].ACLR
Resetn => write_S_1[22].ACLR
Resetn => write_S_1[23].ACLR
Resetn => write_S_1[24].ACLR
Resetn => write_S_1[25].ACLR
Resetn => write_S_1[26].ACLR
Resetn => write_S_1[27].ACLR
Resetn => write_S_1[28].ACLR
Resetn => write_S_1[29].ACLR
Resetn => write_S_1[30].ACLR
Resetn => write_S_1[31].ACLR
Resetn => write_S_0[0].ACLR
Resetn => write_S_0[1].ACLR
Resetn => write_S_0[2].ACLR
Resetn => write_S_0[3].ACLR
Resetn => write_S_0[4].ACLR
Resetn => write_S_0[5].ACLR
Resetn => write_S_0[6].ACLR
Resetn => write_S_0[7].ACLR
Resetn => write_S_0[8].ACLR
Resetn => write_S_0[9].ACLR
Resetn => write_S_0[10].ACLR
Resetn => write_S_0[11].ACLR
Resetn => write_S_0[12].ACLR
Resetn => write_S_0[13].ACLR
Resetn => write_S_0[14].ACLR
Resetn => write_S_0[15].ACLR
Resetn => write_S_0[16].ACLR
Resetn => write_S_0[17].ACLR
Resetn => write_S_0[18].ACLR
Resetn => write_S_0[19].ACLR
Resetn => write_S_0[20].ACLR
Resetn => write_S_0[21].ACLR
Resetn => write_S_0[22].ACLR
Resetn => write_S_0[23].ACLR
Resetn => write_S_0[24].ACLR
Resetn => write_S_0[25].ACLR
Resetn => write_S_0[26].ACLR
Resetn => write_S_0[27].ACLR
Resetn => write_S_0[28].ACLR
Resetn => write_S_0[29].ACLR
Resetn => write_S_0[30].ACLR
Resetn => write_S_0[31].ACLR
Resetn => write_T_1[0].ACLR
Resetn => write_T_1[1].ACLR
Resetn => write_T_1[2].ACLR
Resetn => write_T_1[3].ACLR
Resetn => write_T_1[4].ACLR
Resetn => write_T_1[5].ACLR
Resetn => write_T_1[6].ACLR
Resetn => write_T_1[7].ACLR
Resetn => write_T_1[8].ACLR
Resetn => write_T_1[9].ACLR
Resetn => write_T_1[10].ACLR
Resetn => write_T_1[11].ACLR
Resetn => write_T_1[12].ACLR
Resetn => write_T_1[13].ACLR
Resetn => write_T_1[14].ACLR
Resetn => write_T_1[15].ACLR
Resetn => write_T_1[16].ACLR
Resetn => write_T_1[17].ACLR
Resetn => write_T_1[18].ACLR
Resetn => write_T_1[19].ACLR
Resetn => write_T_1[20].ACLR
Resetn => write_T_1[21].ACLR
Resetn => write_T_1[22].ACLR
Resetn => write_T_1[23].ACLR
Resetn => write_T_1[24].ACLR
Resetn => write_T_1[25].ACLR
Resetn => write_T_1[26].ACLR
Resetn => write_T_1[27].ACLR
Resetn => write_T_1[28].ACLR
Resetn => write_T_1[29].ACLR
Resetn => write_T_1[30].ACLR
Resetn => write_T_1[31].ACLR
Resetn => write_T_0[0].ACLR
Resetn => write_T_0[1].ACLR
Resetn => write_T_0[2].ACLR
Resetn => write_T_0[3].ACLR
Resetn => write_T_0[4].ACLR
Resetn => write_T_0[5].ACLR
Resetn => write_T_0[6].ACLR
Resetn => write_T_0[7].ACLR
Resetn => write_T_0[8].ACLR
Resetn => write_T_0[9].ACLR
Resetn => write_T_0[10].ACLR
Resetn => write_T_0[11].ACLR
Resetn => write_T_0[12].ACLR
Resetn => write_T_0[13].ACLR
Resetn => write_T_0[14].ACLR
Resetn => write_T_0[15].ACLR
Resetn => write_T_0[16].ACLR
Resetn => write_T_0[17].ACLR
Resetn => write_T_0[18].ACLR
Resetn => write_T_0[19].ACLR
Resetn => write_T_0[20].ACLR
Resetn => write_T_0[21].ACLR
Resetn => write_T_0[22].ACLR
Resetn => write_T_0[23].ACLR
Resetn => write_T_0[24].ACLR
Resetn => write_T_0[25].ACLR
Resetn => write_T_0[26].ACLR
Resetn => write_T_0[27].ACLR
Resetn => write_T_0[28].ACLR
Resetn => write_T_0[29].ACLR
Resetn => write_T_0[30].ACLR
Resetn => write_T_0[31].ACLR
Resetn => write_s_prime_0[0].ACLR
Resetn => write_s_prime_0[1].ACLR
Resetn => write_s_prime_0[2].ACLR
Resetn => write_s_prime_0[3].ACLR
Resetn => write_s_prime_0[4].ACLR
Resetn => write_s_prime_0[5].ACLR
Resetn => write_s_prime_0[6].ACLR
Resetn => write_s_prime_0[7].ACLR
Resetn => write_s_prime_0[8].ACLR
Resetn => write_s_prime_0[9].ACLR
Resetn => write_s_prime_0[10].ACLR
Resetn => write_s_prime_0[11].ACLR
Resetn => write_s_prime_0[12].ACLR
Resetn => write_s_prime_0[13].ACLR
Resetn => write_s_prime_0[14].ACLR
Resetn => write_s_prime_0[15].ACLR
Resetn => write_s_prime_0[16].ACLR
Resetn => write_s_prime_0[17].ACLR
Resetn => write_s_prime_0[18].ACLR
Resetn => write_s_prime_0[19].ACLR
Resetn => write_s_prime_0[20].ACLR
Resetn => write_s_prime_0[21].ACLR
Resetn => write_s_prime_0[22].ACLR
Resetn => write_s_prime_0[23].ACLR
Resetn => write_s_prime_0[24].ACLR
Resetn => write_s_prime_0[25].ACLR
Resetn => write_s_prime_0[26].ACLR
Resetn => write_s_prime_0[27].ACLR
Resetn => write_s_prime_0[28].ACLR
Resetn => write_s_prime_0[29].ACLR
Resetn => write_s_prime_0[30].ACLR
Resetn => write_s_prime_0[31].ACLR
Resetn => first_pass.ACLR
Resetn => address_S_1[0].ACLR
Resetn => address_S_1[1].ACLR
Resetn => address_S_1[2].ACLR
Resetn => address_S_1[3].ACLR
Resetn => address_S_1[4].ACLR
Resetn => address_S_1[5].ACLR
Resetn => address_S_1[6].ACLR
Resetn => address_S_0[0].ACLR
Resetn => address_S_0[1].ACLR
Resetn => address_S_0[2].ACLR
Resetn => address_S_0[3].ACLR
Resetn => address_S_0[4].ACLR
Resetn => address_S_0[5].ACLR
Resetn => address_S_0[6].ACLR
Resetn => address_T_1[0].ACLR
Resetn => address_T_1[1].ACLR
Resetn => address_T_1[2].ACLR
Resetn => address_T_1[3].ACLR
Resetn => address_T_1[4].ACLR
Resetn => address_T_1[5].ACLR
Resetn => address_T_1[6].ACLR
Resetn => address_T_0[0].ACLR
Resetn => address_T_0[1].ACLR
Resetn => address_T_0[2].ACLR
Resetn => address_T_0[3].ACLR
Resetn => address_T_0[4].ACLR
Resetn => address_T_0[5].ACLR
Resetn => address_T_0[6].ACLR
Resetn => address_s_prime_0[0].ACLR
Resetn => address_s_prime_0[1].ACLR
Resetn => address_s_prime_0[2].ACLR
Resetn => address_s_prime_0[3].ACLR
Resetn => address_s_prime_0[4].ACLR
Resetn => address_s_prime_0[5].ACLR
Resetn => address_s_prime_0[6].ACLR
Resetn => blocks_written[0].ACLR
Resetn => blocks_written[1].ACLR
Resetn => blocks_written[2].ACLR
Resetn => blocks_written[3].ACLR
Resetn => blocks_written[4].ACLR
Resetn => blocks_written[5].ACLR
Resetn => blocks_written[6].ACLR
Resetn => blocks_written[7].ACLR
Resetn => blocks_written[8].ACLR
Resetn => blocks_written[9].ACLR
Resetn => blocks_written[10].ACLR
Resetn => blocks_written[11].ACLR
Resetn => blocks_read[0].ACLR
Resetn => blocks_read[1].ACLR
Resetn => blocks_read[2].ACLR
Resetn => blocks_read[3].ACLR
Resetn => blocks_read[4].ACLR
Resetn => blocks_read[5].ACLR
Resetn => blocks_read[6].ACLR
Resetn => blocks_read[7].ACLR
Resetn => blocks_read[8].ACLR
Resetn => blocks_read[9].ACLR
Resetn => blocks_read[10].ACLR
Resetn => blocks_read[11].ACLR
Resetn => col_index_DPRAM_S_Prime[0].ACLR
Resetn => col_index_DPRAM_S_Prime[1].ACLR
Resetn => col_index_DPRAM_S_Prime[2].ACLR
Resetn => row_index_DPRAM_S_Prime[0].ACLR
Resetn => row_index_DPRAM_S_Prime[1].ACLR
Resetn => row_index_DPRAM_S_Prime[2].ACLR
Resetn => SRAM_address[17]~reg0.ENA
Resetn => SRAM_address[16]~reg0.ENA
Resetn => SRAM_address[15]~reg0.ENA
Resetn => SRAM_address[14]~reg0.ENA
Resetn => SRAM_address[13]~reg0.ENA
Resetn => SRAM_address[12]~reg0.ENA
Resetn => SRAM_address[11]~reg0.ENA
Resetn => SRAM_address[10]~reg0.ENA
Resetn => SRAM_address[9]~reg0.ENA
Resetn => SRAM_address[8]~reg0.ENA
Resetn => SRAM_address[7]~reg0.ENA
Resetn => SRAM_address[6]~reg0.ENA
Resetn => SRAM_address[5]~reg0.ENA
Resetn => SRAM_address[4]~reg0.ENA
Resetn => SRAM_address[3]~reg0.ENA
Resetn => SRAM_address[2]~reg0.ENA
Resetn => SRAM_address[1]~reg0.ENA
Resetn => SRAM_address[0]~reg0.ENA
Resetn => SRAM_we_n~reg0.ENA
Resetn => SRAM_write_data[15]~reg0.ENA
Resetn => SRAM_write_data[14]~reg0.ENA
Resetn => SRAM_write_data[13]~reg0.ENA
Resetn => SRAM_write_data[12]~reg0.ENA
Resetn => SRAM_write_data[11]~reg0.ENA
Resetn => SRAM_write_data[10]~reg0.ENA
Resetn => SRAM_write_data[9]~reg0.ENA
Resetn => SRAM_write_data[8]~reg0.ENA
Resetn => SRAM_write_data[7]~reg0.ENA
Resetn => SRAM_write_data[6]~reg0.ENA
Resetn => SRAM_write_data[5]~reg0.ENA
Resetn => SRAM_write_data[4]~reg0.ENA
Resetn => SRAM_write_data[3]~reg0.ENA
Resetn => SRAM_write_data[2]~reg0.ENA
Resetn => SRAM_write_data[1]~reg0.ENA
Resetn => SRAM_write_data[0]~reg0.ENA
Resetn => Mult_M2_op_0_1[31].ENA
Resetn => Mult_M2_op_0_1[30].ENA
Resetn => Mult_M2_op_0_1[29].ENA
Resetn => Mult_M2_op_0_1[28].ENA
Resetn => Mult_M2_op_0_1[27].ENA
Resetn => Mult_M2_op_0_1[26].ENA
Resetn => Mult_M2_op_0_1[25].ENA
Resetn => Mult_M2_op_0_1[24].ENA
Resetn => Mult_M2_op_0_1[23].ENA
Resetn => Mult_M2_op_0_1[22].ENA
Resetn => Mult_M2_op_0_1[21].ENA
Resetn => Mult_M2_op_0_1[20].ENA
Resetn => Mult_M2_op_0_1[19].ENA
Resetn => Mult_M2_op_0_1[18].ENA
Resetn => Mult_M2_op_0_1[17].ENA
Resetn => Mult_M2_op_0_1[16].ENA
Resetn => Mult_M2_op_0_1[15].ENA
Resetn => Mult_M2_op_0_1[14].ENA
Resetn => Mult_M2_op_0_1[13].ENA
Resetn => Mult_M2_op_0_1[12].ENA
Resetn => Mult_M2_op_0_1[11].ENA
Resetn => Mult_M2_op_0_1[10].ENA
Resetn => Mult_M2_op_0_1[9].ENA
Resetn => Mult_M2_op_0_1[8].ENA
Resetn => Mult_M2_op_0_1[7].ENA
Resetn => Mult_M2_op_0_1[6].ENA
Resetn => Mult_M2_op_0_1[5].ENA
Resetn => Mult_M2_op_0_1[4].ENA
Resetn => Mult_M2_op_0_1[3].ENA
Resetn => Mult_M2_op_0_1[2].ENA
Resetn => Mult_M2_op_0_1[1].ENA
Resetn => Mult_M2_op_0_1[0].ENA
Resetn => Mult_M2_op_0_2[31].ENA
Resetn => Mult_M2_op_0_2[30].ENA
Resetn => Mult_M2_op_0_2[29].ENA
Resetn => Mult_M2_op_0_2[28].ENA
Resetn => Mult_M2_op_0_2[27].ENA
Resetn => Mult_M2_op_0_2[26].ENA
Resetn => Mult_M2_op_0_2[25].ENA
Resetn => Mult_M2_op_0_2[24].ENA
Resetn => Mult_M2_op_0_2[23].ENA
Resetn => Mult_M2_op_0_2[22].ENA
Resetn => Mult_M2_op_0_2[21].ENA
Resetn => Mult_M2_op_0_2[20].ENA
Resetn => Mult_M2_op_0_2[19].ENA
Resetn => Mult_M2_op_0_2[18].ENA
Resetn => Mult_M2_op_0_2[17].ENA
Resetn => Mult_M2_op_0_2[16].ENA
Resetn => Mult_M2_op_0_2[15].ENA
Resetn => Mult_M2_op_0_2[14].ENA
Resetn => Mult_M2_op_0_2[13].ENA
Resetn => Mult_M2_op_0_2[12].ENA
Resetn => Mult_M2_op_0_2[11].ENA
Resetn => Mult_M2_op_0_2[10].ENA
Resetn => Mult_M2_op_0_2[9].ENA
Resetn => Mult_M2_op_0_2[8].ENA
Resetn => Mult_M2_op_0_2[7].ENA
Resetn => Mult_M2_op_0_2[6].ENA
Resetn => Mult_M2_op_0_2[5].ENA
Resetn => Mult_M2_op_0_2[4].ENA
Resetn => Mult_M2_op_0_2[3].ENA
Resetn => Mult_M2_op_0_2[2].ENA
Resetn => Mult_M2_op_0_2[1].ENA
Resetn => Mult_M2_op_0_2[0].ENA
Resetn => Mult_M2_op_1_1[31].ENA
Resetn => Mult_M2_op_1_1[30].ENA
Resetn => Mult_M2_op_1_1[29].ENA
Resetn => Mult_M2_op_1_1[28].ENA
Resetn => Mult_M2_op_1_1[27].ENA
Resetn => Mult_M2_op_1_1[26].ENA
Resetn => Mult_M2_op_1_1[25].ENA
Resetn => Mult_M2_op_1_1[24].ENA
Resetn => Mult_M2_op_1_1[23].ENA
Resetn => Mult_M2_op_1_1[22].ENA
Resetn => Mult_M2_op_1_1[21].ENA
Resetn => Mult_M2_op_1_1[20].ENA
Resetn => Mult_M2_op_1_1[19].ENA
Resetn => Mult_M2_op_1_1[18].ENA
Resetn => Mult_M2_op_1_1[17].ENA
Resetn => Mult_M2_op_1_1[16].ENA
Resetn => Mult_M2_op_1_1[15].ENA
Resetn => Mult_M2_op_1_1[14].ENA
Resetn => Mult_M2_op_1_1[13].ENA
Resetn => Mult_M2_op_1_1[12].ENA
Resetn => Mult_M2_op_1_1[11].ENA
Resetn => Mult_M2_op_1_1[10].ENA
Resetn => Mult_M2_op_1_1[9].ENA
Resetn => Mult_M2_op_1_1[8].ENA
Resetn => Mult_M2_op_1_1[7].ENA
Resetn => Mult_M2_op_1_1[6].ENA
Resetn => Mult_M2_op_1_1[5].ENA
Resetn => Mult_M2_op_1_1[4].ENA
Resetn => Mult_M2_op_1_1[3].ENA
Resetn => Mult_M2_op_1_1[2].ENA
Resetn => Mult_M2_op_1_1[1].ENA
Resetn => Mult_M2_op_1_1[0].ENA
Resetn => Mult_M2_op_1_2[31].ENA
Resetn => Mult_M2_op_1_2[30].ENA
Resetn => Mult_M2_op_1_2[29].ENA
Resetn => Mult_M2_op_1_2[28].ENA
Resetn => Mult_M2_op_1_2[27].ENA
Resetn => Mult_M2_op_1_2[26].ENA
Resetn => Mult_M2_op_1_2[25].ENA
Resetn => Mult_M2_op_1_2[24].ENA
Resetn => Mult_M2_op_1_2[23].ENA
Resetn => Mult_M2_op_1_2[22].ENA
Resetn => Mult_M2_op_1_2[21].ENA
Resetn => Mult_M2_op_1_2[20].ENA
Resetn => Mult_M2_op_1_2[19].ENA
Resetn => Mult_M2_op_1_2[18].ENA
Resetn => Mult_M2_op_1_2[17].ENA
Resetn => Mult_M2_op_1_2[16].ENA
Resetn => Mult_M2_op_1_2[15].ENA
Resetn => Mult_M2_op_1_2[14].ENA
Resetn => Mult_M2_op_1_2[13].ENA
Resetn => Mult_M2_op_1_2[12].ENA
Resetn => Mult_M2_op_1_2[11].ENA
Resetn => Mult_M2_op_1_2[10].ENA
Resetn => Mult_M2_op_1_2[9].ENA
Resetn => Mult_M2_op_1_2[8].ENA
Resetn => Mult_M2_op_1_2[7].ENA
Resetn => Mult_M2_op_1_2[6].ENA
Resetn => Mult_M2_op_1_2[5].ENA
Resetn => Mult_M2_op_1_2[4].ENA
Resetn => Mult_M2_op_1_2[3].ENA
Resetn => Mult_M2_op_1_2[2].ENA
Resetn => Mult_M2_op_1_2[1].ENA
Resetn => Mult_M2_op_1_2[0].ENA
Resetn => Mult_M2_op_2_1[31].ENA
Resetn => Mult_M2_op_2_1[30].ENA
Resetn => Mult_M2_op_2_1[29].ENA
Resetn => Mult_M2_op_2_1[28].ENA
Resetn => Mult_M2_op_2_1[27].ENA
Resetn => Mult_M2_op_2_1[26].ENA
Resetn => Mult_M2_op_2_1[25].ENA
Resetn => Mult_M2_op_2_1[24].ENA
Resetn => Mult_M2_op_2_1[23].ENA
Resetn => Mult_M2_op_2_1[22].ENA
Resetn => Mult_M2_op_2_1[21].ENA
Resetn => Mult_M2_op_2_1[20].ENA
Resetn => Mult_M2_op_2_1[19].ENA
Resetn => Mult_M2_op_2_1[18].ENA
Resetn => Mult_M2_op_2_1[17].ENA
Resetn => Mult_M2_op_2_1[16].ENA
Resetn => Mult_M2_op_2_1[15].ENA
Resetn => Mult_M2_op_2_1[14].ENA
Resetn => Mult_M2_op_2_1[13].ENA
Resetn => Mult_M2_op_2_1[12].ENA
Resetn => Mult_M2_op_2_1[11].ENA
Resetn => Mult_M2_op_2_1[10].ENA
Resetn => Mult_M2_op_2_1[9].ENA
Resetn => Mult_M2_op_2_1[8].ENA
Resetn => Mult_M2_op_2_1[7].ENA
Resetn => Mult_M2_op_2_1[6].ENA
Resetn => Mult_M2_op_2_1[5].ENA
Resetn => Mult_M2_op_2_1[4].ENA
Resetn => Mult_M2_op_2_1[3].ENA
Resetn => Mult_M2_op_2_1[2].ENA
Resetn => Mult_M2_op_2_1[1].ENA
Resetn => Mult_M2_op_2_1[0].ENA
Resetn => Mult_M2_op_2_2[31].ENA
Resetn => Mult_M2_op_2_2[30].ENA
Resetn => Mult_M2_op_2_2[29].ENA
Resetn => Mult_M2_op_2_2[28].ENA
Resetn => Mult_M2_op_2_2[27].ENA
Resetn => Mult_M2_op_2_2[26].ENA
Resetn => Mult_M2_op_2_2[25].ENA
Resetn => Mult_M2_op_2_2[24].ENA
Resetn => Mult_M2_op_2_2[23].ENA
Resetn => Mult_M2_op_2_2[22].ENA
Resetn => Mult_M2_op_2_2[21].ENA
Resetn => Mult_M2_op_2_2[20].ENA
Resetn => Mult_M2_op_2_2[19].ENA
Resetn => Mult_M2_op_2_2[18].ENA
Resetn => Mult_M2_op_2_2[17].ENA
Resetn => Mult_M2_op_2_2[16].ENA
Resetn => Mult_M2_op_2_2[15].ENA
Resetn => Mult_M2_op_2_2[14].ENA
Resetn => Mult_M2_op_2_2[13].ENA
Resetn => Mult_M2_op_2_2[12].ENA
Resetn => Mult_M2_op_2_2[11].ENA
Resetn => Mult_M2_op_2_2[10].ENA
Resetn => Mult_M2_op_2_2[9].ENA
Resetn => Mult_M2_op_2_2[8].ENA
Resetn => Mult_M2_op_2_2[7].ENA
Resetn => Mult_M2_op_2_2[6].ENA
Resetn => Mult_M2_op_2_2[5].ENA
Resetn => Mult_M2_op_2_2[4].ENA
Resetn => Mult_M2_op_2_2[3].ENA
Resetn => Mult_M2_op_2_2[2].ENA
Resetn => Mult_M2_op_2_2[1].ENA
Resetn => Mult_M2_op_2_2[0].ENA
Resetn => Mult_M2_op_3_1[31].ENA
Resetn => Mult_M2_op_3_1[30].ENA
Resetn => Mult_M2_op_3_1[29].ENA
Resetn => Mult_M2_op_3_1[28].ENA
Resetn => Mult_M2_op_3_1[27].ENA
Resetn => Mult_M2_op_3_1[26].ENA
Resetn => Mult_M2_op_3_1[25].ENA
Resetn => Mult_M2_op_3_1[24].ENA
Resetn => Mult_M2_op_3_1[23].ENA
Resetn => Mult_M2_op_3_1[22].ENA
Resetn => Mult_M2_op_3_1[21].ENA
Resetn => Mult_M2_op_3_1[20].ENA
Resetn => Mult_M2_op_3_1[19].ENA
Resetn => Mult_M2_op_3_1[18].ENA
Resetn => Mult_M2_op_3_1[17].ENA
Resetn => Mult_M2_op_3_1[16].ENA
Resetn => Mult_M2_op_3_1[15].ENA
Resetn => Mult_M2_op_3_1[14].ENA
Resetn => Mult_M2_op_3_1[13].ENA
Resetn => Mult_M2_op_3_1[12].ENA
Resetn => Mult_M2_op_3_1[11].ENA
Resetn => Mult_M2_op_3_1[10].ENA
Resetn => Mult_M2_op_3_1[9].ENA
Resetn => Mult_M2_op_3_1[8].ENA
Resetn => Mult_M2_op_3_1[7].ENA
Resetn => Mult_M2_op_3_1[6].ENA
Resetn => Mult_M2_op_3_1[5].ENA
Resetn => Mult_M2_op_3_1[4].ENA
Resetn => Mult_M2_op_3_1[3].ENA
Resetn => Mult_M2_op_3_1[2].ENA
Resetn => Mult_M2_op_3_1[1].ENA
Resetn => Mult_M2_op_3_1[0].ENA
Resetn => Mult_M2_op_3_2[31].ENA
Resetn => Mult_M2_op_3_2[30].ENA
Resetn => Mult_M2_op_3_2[29].ENA
Resetn => Mult_M2_op_3_2[28].ENA
Resetn => Mult_M2_op_3_2[27].ENA
Resetn => Mult_M2_op_3_2[26].ENA
Resetn => Mult_M2_op_3_2[25].ENA
Resetn => Mult_M2_op_3_2[24].ENA
Resetn => Mult_M2_op_3_2[23].ENA
Resetn => Mult_M2_op_3_2[22].ENA
Resetn => Mult_M2_op_3_2[21].ENA
Resetn => Mult_M2_op_3_2[20].ENA
Resetn => Mult_M2_op_3_2[19].ENA
Resetn => Mult_M2_op_3_2[18].ENA
Resetn => Mult_M2_op_3_2[17].ENA
Resetn => Mult_M2_op_3_2[16].ENA
Resetn => Mult_M2_op_3_2[15].ENA
Resetn => Mult_M2_op_3_2[14].ENA
Resetn => Mult_M2_op_3_2[13].ENA
Resetn => Mult_M2_op_3_2[12].ENA
Resetn => Mult_M2_op_3_2[11].ENA
Resetn => Mult_M2_op_3_2[10].ENA
Resetn => Mult_M2_op_3_2[9].ENA
Resetn => Mult_M2_op_3_2[8].ENA
Resetn => Mult_M2_op_3_2[7].ENA
Resetn => Mult_M2_op_3_2[6].ENA
Resetn => Mult_M2_op_3_2[5].ENA
Resetn => Mult_M2_op_3_2[4].ENA
Resetn => Mult_M2_op_3_2[3].ENA
Resetn => Mult_M2_op_3_2[2].ENA
Resetn => Mult_M2_op_3_2[1].ENA
Resetn => Mult_M2_op_3_2[0].ENA
Resetn => T_3[32].ENA
Resetn => T_3[31].ENA
Resetn => T_3[30].ENA
Resetn => T_3[29].ENA
Resetn => T_3[28].ENA
Resetn => T_3[27].ENA
Resetn => T_3[26].ENA
Resetn => T_3[25].ENA
Resetn => T_3[24].ENA
Resetn => T_3[23].ENA
Resetn => T_3[22].ENA
Resetn => T_3[21].ENA
Resetn => T_3[20].ENA
Resetn => T_3[19].ENA
Resetn => T_3[18].ENA
Resetn => T_3[17].ENA
Resetn => T_3[16].ENA
Resetn => T_3[15].ENA
Resetn => T_3[14].ENA
Resetn => T_3[13].ENA
Resetn => T_3[12].ENA
Resetn => T_3[11].ENA
Resetn => T_3[10].ENA
Resetn => T_3[9].ENA
Resetn => T_3[8].ENA
Resetn => T_3[7].ENA
Resetn => T_3[6].ENA
Resetn => T_3[5].ENA
Resetn => T_3[4].ENA
Resetn => T_3[3].ENA
Resetn => T_3[2].ENA
Resetn => T_3[1].ENA
Resetn => T_3[0].ENA
SRAM_read_data[0] => write_s_prime_0.DATAB
SRAM_read_data[0] => write_s_prime_0.DATAB
SRAM_read_data[0] => Selector92.IN10
SRAM_read_data[1] => write_s_prime_0.DATAB
SRAM_read_data[1] => write_s_prime_0.DATAB
SRAM_read_data[1] => Selector91.IN10
SRAM_read_data[2] => write_s_prime_0.DATAB
SRAM_read_data[2] => write_s_prime_0.DATAB
SRAM_read_data[2] => Selector90.IN10
SRAM_read_data[3] => write_s_prime_0.DATAB
SRAM_read_data[3] => write_s_prime_0.DATAB
SRAM_read_data[3] => Selector89.IN10
SRAM_read_data[4] => write_s_prime_0.DATAB
SRAM_read_data[4] => write_s_prime_0.DATAB
SRAM_read_data[4] => Selector88.IN10
SRAM_read_data[5] => write_s_prime_0.DATAB
SRAM_read_data[5] => write_s_prime_0.DATAB
SRAM_read_data[5] => Selector87.IN10
SRAM_read_data[6] => write_s_prime_0.DATAB
SRAM_read_data[6] => write_s_prime_0.DATAB
SRAM_read_data[6] => Selector86.IN10
SRAM_read_data[7] => write_s_prime_0.DATAB
SRAM_read_data[7] => write_s_prime_0.DATAB
SRAM_read_data[7] => Selector85.IN10
SRAM_read_data[8] => write_s_prime_0.DATAB
SRAM_read_data[8] => write_s_prime_0.DATAB
SRAM_read_data[8] => Selector84.IN10
SRAM_read_data[9] => write_s_prime_0.DATAB
SRAM_read_data[9] => write_s_prime_0.DATAB
SRAM_read_data[9] => Selector83.IN10
SRAM_read_data[10] => write_s_prime_0.DATAB
SRAM_read_data[10] => write_s_prime_0.DATAB
SRAM_read_data[10] => Selector82.IN10
SRAM_read_data[11] => write_s_prime_0.DATAB
SRAM_read_data[11] => write_s_prime_0.DATAB
SRAM_read_data[11] => Selector81.IN10
SRAM_read_data[12] => write_s_prime_0.DATAB
SRAM_read_data[12] => write_s_prime_0.DATAB
SRAM_read_data[12] => Selector80.IN10
SRAM_read_data[13] => write_s_prime_0.DATAB
SRAM_read_data[13] => write_s_prime_0.DATAB
SRAM_read_data[13] => Selector79.IN10
SRAM_read_data[14] => write_s_prime_0.DATAB
SRAM_read_data[14] => write_s_prime_0.DATAB
SRAM_read_data[14] => Selector78.IN10
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => write_s_prime_0.DATAB
SRAM_read_data[15] => Selector61.IN10
SRAM_read_data[15] => Selector62.IN10
SRAM_read_data[15] => Selector63.IN10
SRAM_read_data[15] => Selector64.IN10
SRAM_read_data[15] => Selector65.IN10
SRAM_read_data[15] => Selector66.IN10
SRAM_read_data[15] => Selector67.IN10
SRAM_read_data[15] => Selector68.IN10
SRAM_read_data[15] => Selector69.IN10
SRAM_read_data[15] => Selector70.IN10
SRAM_read_data[15] => Selector71.IN10
SRAM_read_data[15] => Selector72.IN10
SRAM_read_data[15] => Selector73.IN10
SRAM_read_data[15] => Selector74.IN10
SRAM_read_data[15] => Selector75.IN10
SRAM_read_data[15] => Selector76.IN10
SRAM_read_data[15] => Selector77.IN10
M2_start => Y_flag_read.OUTPUTSELECT
M2_start => M2_state.DATAB
M2_start => Selector0.IN2
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_done <= M2_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_i6k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i6k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i6k2:auto_generated.data_a[0]
data_a[1] => altsyncram_i6k2:auto_generated.data_a[1]
data_a[2] => altsyncram_i6k2:auto_generated.data_a[2]
data_a[3] => altsyncram_i6k2:auto_generated.data_a[3]
data_a[4] => altsyncram_i6k2:auto_generated.data_a[4]
data_a[5] => altsyncram_i6k2:auto_generated.data_a[5]
data_a[6] => altsyncram_i6k2:auto_generated.data_a[6]
data_a[7] => altsyncram_i6k2:auto_generated.data_a[7]
data_a[8] => altsyncram_i6k2:auto_generated.data_a[8]
data_a[9] => altsyncram_i6k2:auto_generated.data_a[9]
data_a[10] => altsyncram_i6k2:auto_generated.data_a[10]
data_a[11] => altsyncram_i6k2:auto_generated.data_a[11]
data_a[12] => altsyncram_i6k2:auto_generated.data_a[12]
data_a[13] => altsyncram_i6k2:auto_generated.data_a[13]
data_a[14] => altsyncram_i6k2:auto_generated.data_a[14]
data_a[15] => altsyncram_i6k2:auto_generated.data_a[15]
data_a[16] => altsyncram_i6k2:auto_generated.data_a[16]
data_a[17] => altsyncram_i6k2:auto_generated.data_a[17]
data_a[18] => altsyncram_i6k2:auto_generated.data_a[18]
data_a[19] => altsyncram_i6k2:auto_generated.data_a[19]
data_a[20] => altsyncram_i6k2:auto_generated.data_a[20]
data_a[21] => altsyncram_i6k2:auto_generated.data_a[21]
data_a[22] => altsyncram_i6k2:auto_generated.data_a[22]
data_a[23] => altsyncram_i6k2:auto_generated.data_a[23]
data_a[24] => altsyncram_i6k2:auto_generated.data_a[24]
data_a[25] => altsyncram_i6k2:auto_generated.data_a[25]
data_a[26] => altsyncram_i6k2:auto_generated.data_a[26]
data_a[27] => altsyncram_i6k2:auto_generated.data_a[27]
data_a[28] => altsyncram_i6k2:auto_generated.data_a[28]
data_a[29] => altsyncram_i6k2:auto_generated.data_a[29]
data_a[30] => altsyncram_i6k2:auto_generated.data_a[30]
data_a[31] => altsyncram_i6k2:auto_generated.data_a[31]
data_b[0] => altsyncram_i6k2:auto_generated.data_b[0]
data_b[1] => altsyncram_i6k2:auto_generated.data_b[1]
data_b[2] => altsyncram_i6k2:auto_generated.data_b[2]
data_b[3] => altsyncram_i6k2:auto_generated.data_b[3]
data_b[4] => altsyncram_i6k2:auto_generated.data_b[4]
data_b[5] => altsyncram_i6k2:auto_generated.data_b[5]
data_b[6] => altsyncram_i6k2:auto_generated.data_b[6]
data_b[7] => altsyncram_i6k2:auto_generated.data_b[7]
data_b[8] => altsyncram_i6k2:auto_generated.data_b[8]
data_b[9] => altsyncram_i6k2:auto_generated.data_b[9]
data_b[10] => altsyncram_i6k2:auto_generated.data_b[10]
data_b[11] => altsyncram_i6k2:auto_generated.data_b[11]
data_b[12] => altsyncram_i6k2:auto_generated.data_b[12]
data_b[13] => altsyncram_i6k2:auto_generated.data_b[13]
data_b[14] => altsyncram_i6k2:auto_generated.data_b[14]
data_b[15] => altsyncram_i6k2:auto_generated.data_b[15]
data_b[16] => altsyncram_i6k2:auto_generated.data_b[16]
data_b[17] => altsyncram_i6k2:auto_generated.data_b[17]
data_b[18] => altsyncram_i6k2:auto_generated.data_b[18]
data_b[19] => altsyncram_i6k2:auto_generated.data_b[19]
data_b[20] => altsyncram_i6k2:auto_generated.data_b[20]
data_b[21] => altsyncram_i6k2:auto_generated.data_b[21]
data_b[22] => altsyncram_i6k2:auto_generated.data_b[22]
data_b[23] => altsyncram_i6k2:auto_generated.data_b[23]
data_b[24] => altsyncram_i6k2:auto_generated.data_b[24]
data_b[25] => altsyncram_i6k2:auto_generated.data_b[25]
data_b[26] => altsyncram_i6k2:auto_generated.data_b[26]
data_b[27] => altsyncram_i6k2:auto_generated.data_b[27]
data_b[28] => altsyncram_i6k2:auto_generated.data_b[28]
data_b[29] => altsyncram_i6k2:auto_generated.data_b[29]
data_b[30] => altsyncram_i6k2:auto_generated.data_b[30]
data_b[31] => altsyncram_i6k2:auto_generated.data_b[31]
address_a[0] => altsyncram_i6k2:auto_generated.address_a[0]
address_a[1] => altsyncram_i6k2:auto_generated.address_a[1]
address_a[2] => altsyncram_i6k2:auto_generated.address_a[2]
address_a[3] => altsyncram_i6k2:auto_generated.address_a[3]
address_a[4] => altsyncram_i6k2:auto_generated.address_a[4]
address_a[5] => altsyncram_i6k2:auto_generated.address_a[5]
address_a[6] => altsyncram_i6k2:auto_generated.address_a[6]
address_b[0] => altsyncram_i6k2:auto_generated.address_b[0]
address_b[1] => altsyncram_i6k2:auto_generated.address_b[1]
address_b[2] => altsyncram_i6k2:auto_generated.address_b[2]
address_b[3] => altsyncram_i6k2:auto_generated.address_b[3]
address_b[4] => altsyncram_i6k2:auto_generated.address_b[4]
address_b[5] => altsyncram_i6k2:auto_generated.address_b[5]
address_b[6] => altsyncram_i6k2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i6k2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i6k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i6k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i6k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i6k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i6k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i6k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i6k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i6k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i6k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i6k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i6k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i6k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i6k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i6k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i6k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i6k2:auto_generated.q_a[15]
q_a[16] <= altsyncram_i6k2:auto_generated.q_a[16]
q_a[17] <= altsyncram_i6k2:auto_generated.q_a[17]
q_a[18] <= altsyncram_i6k2:auto_generated.q_a[18]
q_a[19] <= altsyncram_i6k2:auto_generated.q_a[19]
q_a[20] <= altsyncram_i6k2:auto_generated.q_a[20]
q_a[21] <= altsyncram_i6k2:auto_generated.q_a[21]
q_a[22] <= altsyncram_i6k2:auto_generated.q_a[22]
q_a[23] <= altsyncram_i6k2:auto_generated.q_a[23]
q_a[24] <= altsyncram_i6k2:auto_generated.q_a[24]
q_a[25] <= altsyncram_i6k2:auto_generated.q_a[25]
q_a[26] <= altsyncram_i6k2:auto_generated.q_a[26]
q_a[27] <= altsyncram_i6k2:auto_generated.q_a[27]
q_a[28] <= altsyncram_i6k2:auto_generated.q_a[28]
q_a[29] <= altsyncram_i6k2:auto_generated.q_a[29]
q_a[30] <= altsyncram_i6k2:auto_generated.q_a[30]
q_a[31] <= altsyncram_i6k2:auto_generated.q_a[31]
q_b[0] <= altsyncram_i6k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i6k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i6k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i6k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i6k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i6k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i6k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i6k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i6k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i6k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i6k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i6k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i6k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i6k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i6k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i6k2:auto_generated.q_b[15]
q_b[16] <= altsyncram_i6k2:auto_generated.q_b[16]
q_b[17] <= altsyncram_i6k2:auto_generated.q_b[17]
q_b[18] <= altsyncram_i6k2:auto_generated.q_b[18]
q_b[19] <= altsyncram_i6k2:auto_generated.q_b[19]
q_b[20] <= altsyncram_i6k2:auto_generated.q_b[20]
q_b[21] <= altsyncram_i6k2:auto_generated.q_b[21]
q_b[22] <= altsyncram_i6k2:auto_generated.q_b[22]
q_b[23] <= altsyncram_i6k2:auto_generated.q_b[23]
q_b[24] <= altsyncram_i6k2:auto_generated.q_b[24]
q_b[25] <= altsyncram_i6k2:auto_generated.q_b[25]
q_b[26] <= altsyncram_i6k2:auto_generated.q_b[26]
q_b[27] <= altsyncram_i6k2:auto_generated.q_b[27]
q_b[28] <= altsyncram_i6k2:auto_generated.q_b[28]
q_b[29] <= altsyncram_i6k2:auto_generated.q_b[29]
q_b[30] <= altsyncram_i6k2:auto_generated.q_b[30]
q_b[31] <= altsyncram_i6k2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2:M2_Unit|dual_port_RAM_0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_i6k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_j6k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_j6k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j6k2:auto_generated.data_a[0]
data_a[1] => altsyncram_j6k2:auto_generated.data_a[1]
data_a[2] => altsyncram_j6k2:auto_generated.data_a[2]
data_a[3] => altsyncram_j6k2:auto_generated.data_a[3]
data_a[4] => altsyncram_j6k2:auto_generated.data_a[4]
data_a[5] => altsyncram_j6k2:auto_generated.data_a[5]
data_a[6] => altsyncram_j6k2:auto_generated.data_a[6]
data_a[7] => altsyncram_j6k2:auto_generated.data_a[7]
data_a[8] => altsyncram_j6k2:auto_generated.data_a[8]
data_a[9] => altsyncram_j6k2:auto_generated.data_a[9]
data_a[10] => altsyncram_j6k2:auto_generated.data_a[10]
data_a[11] => altsyncram_j6k2:auto_generated.data_a[11]
data_a[12] => altsyncram_j6k2:auto_generated.data_a[12]
data_a[13] => altsyncram_j6k2:auto_generated.data_a[13]
data_a[14] => altsyncram_j6k2:auto_generated.data_a[14]
data_a[15] => altsyncram_j6k2:auto_generated.data_a[15]
data_a[16] => altsyncram_j6k2:auto_generated.data_a[16]
data_a[17] => altsyncram_j6k2:auto_generated.data_a[17]
data_a[18] => altsyncram_j6k2:auto_generated.data_a[18]
data_a[19] => altsyncram_j6k2:auto_generated.data_a[19]
data_a[20] => altsyncram_j6k2:auto_generated.data_a[20]
data_a[21] => altsyncram_j6k2:auto_generated.data_a[21]
data_a[22] => altsyncram_j6k2:auto_generated.data_a[22]
data_a[23] => altsyncram_j6k2:auto_generated.data_a[23]
data_a[24] => altsyncram_j6k2:auto_generated.data_a[24]
data_a[25] => altsyncram_j6k2:auto_generated.data_a[25]
data_a[26] => altsyncram_j6k2:auto_generated.data_a[26]
data_a[27] => altsyncram_j6k2:auto_generated.data_a[27]
data_a[28] => altsyncram_j6k2:auto_generated.data_a[28]
data_a[29] => altsyncram_j6k2:auto_generated.data_a[29]
data_a[30] => altsyncram_j6k2:auto_generated.data_a[30]
data_a[31] => altsyncram_j6k2:auto_generated.data_a[31]
data_b[0] => altsyncram_j6k2:auto_generated.data_b[0]
data_b[1] => altsyncram_j6k2:auto_generated.data_b[1]
data_b[2] => altsyncram_j6k2:auto_generated.data_b[2]
data_b[3] => altsyncram_j6k2:auto_generated.data_b[3]
data_b[4] => altsyncram_j6k2:auto_generated.data_b[4]
data_b[5] => altsyncram_j6k2:auto_generated.data_b[5]
data_b[6] => altsyncram_j6k2:auto_generated.data_b[6]
data_b[7] => altsyncram_j6k2:auto_generated.data_b[7]
data_b[8] => altsyncram_j6k2:auto_generated.data_b[8]
data_b[9] => altsyncram_j6k2:auto_generated.data_b[9]
data_b[10] => altsyncram_j6k2:auto_generated.data_b[10]
data_b[11] => altsyncram_j6k2:auto_generated.data_b[11]
data_b[12] => altsyncram_j6k2:auto_generated.data_b[12]
data_b[13] => altsyncram_j6k2:auto_generated.data_b[13]
data_b[14] => altsyncram_j6k2:auto_generated.data_b[14]
data_b[15] => altsyncram_j6k2:auto_generated.data_b[15]
data_b[16] => altsyncram_j6k2:auto_generated.data_b[16]
data_b[17] => altsyncram_j6k2:auto_generated.data_b[17]
data_b[18] => altsyncram_j6k2:auto_generated.data_b[18]
data_b[19] => altsyncram_j6k2:auto_generated.data_b[19]
data_b[20] => altsyncram_j6k2:auto_generated.data_b[20]
data_b[21] => altsyncram_j6k2:auto_generated.data_b[21]
data_b[22] => altsyncram_j6k2:auto_generated.data_b[22]
data_b[23] => altsyncram_j6k2:auto_generated.data_b[23]
data_b[24] => altsyncram_j6k2:auto_generated.data_b[24]
data_b[25] => altsyncram_j6k2:auto_generated.data_b[25]
data_b[26] => altsyncram_j6k2:auto_generated.data_b[26]
data_b[27] => altsyncram_j6k2:auto_generated.data_b[27]
data_b[28] => altsyncram_j6k2:auto_generated.data_b[28]
data_b[29] => altsyncram_j6k2:auto_generated.data_b[29]
data_b[30] => altsyncram_j6k2:auto_generated.data_b[30]
data_b[31] => altsyncram_j6k2:auto_generated.data_b[31]
address_a[0] => altsyncram_j6k2:auto_generated.address_a[0]
address_a[1] => altsyncram_j6k2:auto_generated.address_a[1]
address_a[2] => altsyncram_j6k2:auto_generated.address_a[2]
address_a[3] => altsyncram_j6k2:auto_generated.address_a[3]
address_a[4] => altsyncram_j6k2:auto_generated.address_a[4]
address_a[5] => altsyncram_j6k2:auto_generated.address_a[5]
address_a[6] => altsyncram_j6k2:auto_generated.address_a[6]
address_b[0] => altsyncram_j6k2:auto_generated.address_b[0]
address_b[1] => altsyncram_j6k2:auto_generated.address_b[1]
address_b[2] => altsyncram_j6k2:auto_generated.address_b[2]
address_b[3] => altsyncram_j6k2:auto_generated.address_b[3]
address_b[4] => altsyncram_j6k2:auto_generated.address_b[4]
address_b[5] => altsyncram_j6k2:auto_generated.address_b[5]
address_b[6] => altsyncram_j6k2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j6k2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j6k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_j6k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_j6k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_j6k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_j6k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_j6k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_j6k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_j6k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_j6k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_j6k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_j6k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_j6k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_j6k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_j6k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_j6k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_j6k2:auto_generated.q_a[15]
q_a[16] <= altsyncram_j6k2:auto_generated.q_a[16]
q_a[17] <= altsyncram_j6k2:auto_generated.q_a[17]
q_a[18] <= altsyncram_j6k2:auto_generated.q_a[18]
q_a[19] <= altsyncram_j6k2:auto_generated.q_a[19]
q_a[20] <= altsyncram_j6k2:auto_generated.q_a[20]
q_a[21] <= altsyncram_j6k2:auto_generated.q_a[21]
q_a[22] <= altsyncram_j6k2:auto_generated.q_a[22]
q_a[23] <= altsyncram_j6k2:auto_generated.q_a[23]
q_a[24] <= altsyncram_j6k2:auto_generated.q_a[24]
q_a[25] <= altsyncram_j6k2:auto_generated.q_a[25]
q_a[26] <= altsyncram_j6k2:auto_generated.q_a[26]
q_a[27] <= altsyncram_j6k2:auto_generated.q_a[27]
q_a[28] <= altsyncram_j6k2:auto_generated.q_a[28]
q_a[29] <= altsyncram_j6k2:auto_generated.q_a[29]
q_a[30] <= altsyncram_j6k2:auto_generated.q_a[30]
q_a[31] <= altsyncram_j6k2:auto_generated.q_a[31]
q_b[0] <= altsyncram_j6k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_j6k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_j6k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_j6k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_j6k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_j6k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_j6k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_j6k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_j6k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_j6k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_j6k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_j6k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_j6k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_j6k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_j6k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_j6k2:auto_generated.q_b[15]
q_b[16] <= altsyncram_j6k2:auto_generated.q_b[16]
q_b[17] <= altsyncram_j6k2:auto_generated.q_b[17]
q_b[18] <= altsyncram_j6k2:auto_generated.q_b[18]
q_b[19] <= altsyncram_j6k2:auto_generated.q_b[19]
q_b[20] <= altsyncram_j6k2:auto_generated.q_b[20]
q_b[21] <= altsyncram_j6k2:auto_generated.q_b[21]
q_b[22] <= altsyncram_j6k2:auto_generated.q_b[22]
q_b[23] <= altsyncram_j6k2:auto_generated.q_b[23]
q_b[24] <= altsyncram_j6k2:auto_generated.q_b[24]
q_b[25] <= altsyncram_j6k2:auto_generated.q_b[25]
q_b[26] <= altsyncram_j6k2:auto_generated.q_b[26]
q_b[27] <= altsyncram_j6k2:auto_generated.q_b[27]
q_b[28] <= altsyncram_j6k2:auto_generated.q_b[28]
q_b[29] <= altsyncram_j6k2:auto_generated.q_b[29]
q_b[30] <= altsyncram_j6k2:auto_generated.q_b[30]
q_b[31] <= altsyncram_j6k2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2:M2_Unit|dual_port_RAM_1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_j6k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_k6k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_k6k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k6k2:auto_generated.data_a[0]
data_a[1] => altsyncram_k6k2:auto_generated.data_a[1]
data_a[2] => altsyncram_k6k2:auto_generated.data_a[2]
data_a[3] => altsyncram_k6k2:auto_generated.data_a[3]
data_a[4] => altsyncram_k6k2:auto_generated.data_a[4]
data_a[5] => altsyncram_k6k2:auto_generated.data_a[5]
data_a[6] => altsyncram_k6k2:auto_generated.data_a[6]
data_a[7] => altsyncram_k6k2:auto_generated.data_a[7]
data_a[8] => altsyncram_k6k2:auto_generated.data_a[8]
data_a[9] => altsyncram_k6k2:auto_generated.data_a[9]
data_a[10] => altsyncram_k6k2:auto_generated.data_a[10]
data_a[11] => altsyncram_k6k2:auto_generated.data_a[11]
data_a[12] => altsyncram_k6k2:auto_generated.data_a[12]
data_a[13] => altsyncram_k6k2:auto_generated.data_a[13]
data_a[14] => altsyncram_k6k2:auto_generated.data_a[14]
data_a[15] => altsyncram_k6k2:auto_generated.data_a[15]
data_a[16] => altsyncram_k6k2:auto_generated.data_a[16]
data_a[17] => altsyncram_k6k2:auto_generated.data_a[17]
data_a[18] => altsyncram_k6k2:auto_generated.data_a[18]
data_a[19] => altsyncram_k6k2:auto_generated.data_a[19]
data_a[20] => altsyncram_k6k2:auto_generated.data_a[20]
data_a[21] => altsyncram_k6k2:auto_generated.data_a[21]
data_a[22] => altsyncram_k6k2:auto_generated.data_a[22]
data_a[23] => altsyncram_k6k2:auto_generated.data_a[23]
data_a[24] => altsyncram_k6k2:auto_generated.data_a[24]
data_a[25] => altsyncram_k6k2:auto_generated.data_a[25]
data_a[26] => altsyncram_k6k2:auto_generated.data_a[26]
data_a[27] => altsyncram_k6k2:auto_generated.data_a[27]
data_a[28] => altsyncram_k6k2:auto_generated.data_a[28]
data_a[29] => altsyncram_k6k2:auto_generated.data_a[29]
data_a[30] => altsyncram_k6k2:auto_generated.data_a[30]
data_a[31] => altsyncram_k6k2:auto_generated.data_a[31]
data_b[0] => altsyncram_k6k2:auto_generated.data_b[0]
data_b[1] => altsyncram_k6k2:auto_generated.data_b[1]
data_b[2] => altsyncram_k6k2:auto_generated.data_b[2]
data_b[3] => altsyncram_k6k2:auto_generated.data_b[3]
data_b[4] => altsyncram_k6k2:auto_generated.data_b[4]
data_b[5] => altsyncram_k6k2:auto_generated.data_b[5]
data_b[6] => altsyncram_k6k2:auto_generated.data_b[6]
data_b[7] => altsyncram_k6k2:auto_generated.data_b[7]
data_b[8] => altsyncram_k6k2:auto_generated.data_b[8]
data_b[9] => altsyncram_k6k2:auto_generated.data_b[9]
data_b[10] => altsyncram_k6k2:auto_generated.data_b[10]
data_b[11] => altsyncram_k6k2:auto_generated.data_b[11]
data_b[12] => altsyncram_k6k2:auto_generated.data_b[12]
data_b[13] => altsyncram_k6k2:auto_generated.data_b[13]
data_b[14] => altsyncram_k6k2:auto_generated.data_b[14]
data_b[15] => altsyncram_k6k2:auto_generated.data_b[15]
data_b[16] => altsyncram_k6k2:auto_generated.data_b[16]
data_b[17] => altsyncram_k6k2:auto_generated.data_b[17]
data_b[18] => altsyncram_k6k2:auto_generated.data_b[18]
data_b[19] => altsyncram_k6k2:auto_generated.data_b[19]
data_b[20] => altsyncram_k6k2:auto_generated.data_b[20]
data_b[21] => altsyncram_k6k2:auto_generated.data_b[21]
data_b[22] => altsyncram_k6k2:auto_generated.data_b[22]
data_b[23] => altsyncram_k6k2:auto_generated.data_b[23]
data_b[24] => altsyncram_k6k2:auto_generated.data_b[24]
data_b[25] => altsyncram_k6k2:auto_generated.data_b[25]
data_b[26] => altsyncram_k6k2:auto_generated.data_b[26]
data_b[27] => altsyncram_k6k2:auto_generated.data_b[27]
data_b[28] => altsyncram_k6k2:auto_generated.data_b[28]
data_b[29] => altsyncram_k6k2:auto_generated.data_b[29]
data_b[30] => altsyncram_k6k2:auto_generated.data_b[30]
data_b[31] => altsyncram_k6k2:auto_generated.data_b[31]
address_a[0] => altsyncram_k6k2:auto_generated.address_a[0]
address_a[1] => altsyncram_k6k2:auto_generated.address_a[1]
address_a[2] => altsyncram_k6k2:auto_generated.address_a[2]
address_a[3] => altsyncram_k6k2:auto_generated.address_a[3]
address_a[4] => altsyncram_k6k2:auto_generated.address_a[4]
address_a[5] => altsyncram_k6k2:auto_generated.address_a[5]
address_a[6] => altsyncram_k6k2:auto_generated.address_a[6]
address_b[0] => altsyncram_k6k2:auto_generated.address_b[0]
address_b[1] => altsyncram_k6k2:auto_generated.address_b[1]
address_b[2] => altsyncram_k6k2:auto_generated.address_b[2]
address_b[3] => altsyncram_k6k2:auto_generated.address_b[3]
address_b[4] => altsyncram_k6k2:auto_generated.address_b[4]
address_b[5] => altsyncram_k6k2:auto_generated.address_b[5]
address_b[6] => altsyncram_k6k2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k6k2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k6k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_k6k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_k6k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_k6k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_k6k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_k6k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_k6k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_k6k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_k6k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_k6k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_k6k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_k6k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_k6k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_k6k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_k6k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_k6k2:auto_generated.q_a[15]
q_a[16] <= altsyncram_k6k2:auto_generated.q_a[16]
q_a[17] <= altsyncram_k6k2:auto_generated.q_a[17]
q_a[18] <= altsyncram_k6k2:auto_generated.q_a[18]
q_a[19] <= altsyncram_k6k2:auto_generated.q_a[19]
q_a[20] <= altsyncram_k6k2:auto_generated.q_a[20]
q_a[21] <= altsyncram_k6k2:auto_generated.q_a[21]
q_a[22] <= altsyncram_k6k2:auto_generated.q_a[22]
q_a[23] <= altsyncram_k6k2:auto_generated.q_a[23]
q_a[24] <= altsyncram_k6k2:auto_generated.q_a[24]
q_a[25] <= altsyncram_k6k2:auto_generated.q_a[25]
q_a[26] <= altsyncram_k6k2:auto_generated.q_a[26]
q_a[27] <= altsyncram_k6k2:auto_generated.q_a[27]
q_a[28] <= altsyncram_k6k2:auto_generated.q_a[28]
q_a[29] <= altsyncram_k6k2:auto_generated.q_a[29]
q_a[30] <= altsyncram_k6k2:auto_generated.q_a[30]
q_a[31] <= altsyncram_k6k2:auto_generated.q_a[31]
q_b[0] <= altsyncram_k6k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_k6k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_k6k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_k6k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_k6k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_k6k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_k6k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_k6k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_k6k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_k6k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_k6k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_k6k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_k6k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_k6k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_k6k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_k6k2:auto_generated.q_b[15]
q_b[16] <= altsyncram_k6k2:auto_generated.q_b[16]
q_b[17] <= altsyncram_k6k2:auto_generated.q_b[17]
q_b[18] <= altsyncram_k6k2:auto_generated.q_b[18]
q_b[19] <= altsyncram_k6k2:auto_generated.q_b[19]
q_b[20] <= altsyncram_k6k2:auto_generated.q_b[20]
q_b[21] <= altsyncram_k6k2:auto_generated.q_b[21]
q_b[22] <= altsyncram_k6k2:auto_generated.q_b[22]
q_b[23] <= altsyncram_k6k2:auto_generated.q_b[23]
q_b[24] <= altsyncram_k6k2:auto_generated.q_b[24]
q_b[25] <= altsyncram_k6k2:auto_generated.q_b[25]
q_b[26] <= altsyncram_k6k2:auto_generated.q_b[26]
q_b[27] <= altsyncram_k6k2:auto_generated.q_b[27]
q_b[28] <= altsyncram_k6k2:auto_generated.q_b[28]
q_b[29] <= altsyncram_k6k2:auto_generated.q_b[29]
q_b[30] <= altsyncram_k6k2:auto_generated.q_b[30]
q_b[31] <= altsyncram_k6k2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project|M2:M2_Unit|dual_port_RAM_2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_k6k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|project|M3:M3_Unit
Clock_50 => SRAM_we_n~reg0.CLK
Clock_50 => SRAM_address[0]~reg0.CLK
Clock_50 => SRAM_address[1]~reg0.CLK
Clock_50 => SRAM_address[2]~reg0.CLK
Clock_50 => SRAM_address[3]~reg0.CLK
Clock_50 => SRAM_address[4]~reg0.CLK
Clock_50 => SRAM_address[5]~reg0.CLK
Clock_50 => SRAM_address[6]~reg0.CLK
Clock_50 => SRAM_address[7]~reg0.CLK
Clock_50 => SRAM_address[8]~reg0.CLK
Clock_50 => SRAM_address[9]~reg0.CLK
Clock_50 => SRAM_address[10]~reg0.CLK
Clock_50 => SRAM_address[11]~reg0.CLK
Clock_50 => SRAM_address[12]~reg0.CLK
Clock_50 => SRAM_address[13]~reg0.CLK
Clock_50 => SRAM_address[14]~reg0.CLK
Clock_50 => SRAM_address[15]~reg0.CLK
Clock_50 => SRAM_address[16]~reg0.CLK
Clock_50 => SRAM_address[17]~reg0.CLK
Clock_50 => element_counter[0].CLK
Clock_50 => element_counter[1].CLK
Clock_50 => element_counter[2].CLK
Clock_50 => element_counter[3].CLK
Clock_50 => element_counter[4].CLK
Clock_50 => element_counter[5].CLK
Clock_50 => element_counter[6].CLK
Clock_50 => shift_counter[0].CLK
Clock_50 => shift_counter[1].CLK
Clock_50 => shift_counter[2].CLK
Clock_50 => shift_counter[3].CLK
Clock_50 => shift_counter[4].CLK
Clock_50 => shift_counter[5].CLK
Clock_50 => shift_counter[6].CLK
Clock_50 => shift_counter[7].CLK
Clock_50 => mic_data[0].CLK
Clock_50 => mic_data[1].CLK
Clock_50 => mic_data[2].CLK
Clock_50 => mic_data[3].CLK
Clock_50 => mic_data[4].CLK
Clock_50 => mic_data[5].CLK
Clock_50 => mic_data[6].CLK
Clock_50 => mic_data[7].CLK
Clock_50 => mic_data[8].CLK
Clock_50 => mic_data[9].CLK
Clock_50 => mic_data[10].CLK
Clock_50 => mic_data[11].CLK
Clock_50 => mic_data[12].CLK
Clock_50 => mic_data[13].CLK
Clock_50 => mic_data[14].CLK
Clock_50 => mic_data[15].CLK
Clock_50 => mic_data[16].CLK
Clock_50 => mic_data[17].CLK
Clock_50 => mic_data[18].CLK
Clock_50 => mic_data[19].CLK
Clock_50 => mic_data[20].CLK
Clock_50 => mic_data[21].CLK
Clock_50 => mic_data[22].CLK
Clock_50 => mic_data[23].CLK
Clock_50 => mic_data[24].CLK
Clock_50 => mic_data[25].CLK
Clock_50 => mic_data[26].CLK
Clock_50 => mic_data[27].CLK
Clock_50 => mic_data[28].CLK
Clock_50 => mic_data[29].CLK
Clock_50 => mic_data[30].CLK
Clock_50 => mic_data[31].CLK
Clock_50 => mic_data[32].CLK
Clock_50 => mic_data[33].CLK
Clock_50 => mic_data[34].CLK
Clock_50 => mic_data[35].CLK
Clock_50 => mic_data[36].CLK
Clock_50 => mic_data[37].CLK
Clock_50 => mic_data[38].CLK
Clock_50 => mic_data[39].CLK
Clock_50 => mic_data[40].CLK
Clock_50 => mic_data[41].CLK
Clock_50 => mic_data[42].CLK
Clock_50 => mic_data[43].CLK
Clock_50 => mic_data[44].CLK
Clock_50 => mic_data[45].CLK
Clock_50 => mic_data[46].CLK
Clock_50 => mic_data[47].CLK
Clock_50 => mic_data[48].CLK
Clock_50 => mic_data[49].CLK
Clock_50 => mic_data[50].CLK
Clock_50 => mic_data[51].CLK
Clock_50 => mic_data[52].CLK
Clock_50 => mic_data[53].CLK
Clock_50 => mic_data[54].CLK
Clock_50 => mic_data[55].CLK
Clock_50 => mic_data[56].CLK
Clock_50 => mic_data[57].CLK
Clock_50 => mic_data[58].CLK
Clock_50 => mic_data[59].CLK
Clock_50 => mic_data[60].CLK
Clock_50 => mic_data[61].CLK
Clock_50 => mic_data[62].CLK
Clock_50 => mic_data[63].CLK
Clock_50 => SRAM_read_counter[0].CLK
Clock_50 => SRAM_read_counter[1].CLK
Clock_50 => SRAM_read_counter[2].CLK
Clock_50 => SRAM_read_counter[3].CLK
Clock_50 => SRAM_read_counter[4].CLK
Clock_50 => SRAM_read_counter[5].CLK
Clock_50 => SRAM_read_counter[6].CLK
Clock_50 => SRAM_read_counter[7].CLK
Clock_50 => SRAM_read_counter[8].CLK
Clock_50 => SRAM_read_counter[9].CLK
Clock_50 => SRAM_read_counter[10].CLK
Clock_50 => SRAM_read_counter[11].CLK
Clock_50 => M3_state~3.DATAIN
Resetn => M3_state.S_DEQUANT.OUTPUTSELECT
Resetn => M3_state.S_111.OUTPUTSELECT
Resetn => M3_state.S_110.OUTPUTSELECT
Resetn => M3_state.S_101.OUTPUTSELECT
Resetn => M3_state.S_100.OUTPUTSELECT
Resetn => M3_state.S_01X.OUTPUTSELECT
Resetn => M3_state.S_00X.OUTPUTSELECT
Resetn => M3_state.S_WRITE_WORD_4.OUTPUTSELECT
Resetn => M3_state.S_WRITE_WORD_3.OUTPUTSELECT
Resetn => M3_state.S_WRITE_WORD_2.OUTPUTSELECT
Resetn => M3_state.S_READ_16_BIT_4.OUTPUTSELECT
Resetn => M3_state.S_READ_16_BIT_3.OUTPUTSELECT
Resetn => M3_state.S_READ_16_BIT_2.OUTPUTSELECT
Resetn => M3_state.S_READ_16_BIT_1.OUTPUTSELECT
Resetn => M3_state.S_THE_HUB.OUTPUTSELECT
Resetn => M3_state.S_IDLE_M3.OUTPUTSELECT
Resetn => element_counter[0].ACLR
Resetn => element_counter[1].ACLR
Resetn => element_counter[2].ACLR
Resetn => element_counter[3].ACLR
Resetn => element_counter[4].ACLR
Resetn => element_counter[5].ACLR
Resetn => element_counter[6].ACLR
Resetn => shift_counter[0].ACLR
Resetn => shift_counter[1].ACLR
Resetn => shift_counter[2].ACLR
Resetn => shift_counter[3].ACLR
Resetn => shift_counter[4].ACLR
Resetn => shift_counter[5].ACLR
Resetn => shift_counter[6].ACLR
Resetn => shift_counter[7].ACLR
Resetn => mic_data[0].ACLR
Resetn => mic_data[1].ACLR
Resetn => mic_data[2].ACLR
Resetn => mic_data[3].ACLR
Resetn => mic_data[4].ACLR
Resetn => mic_data[5].ACLR
Resetn => mic_data[6].ACLR
Resetn => mic_data[7].ACLR
Resetn => mic_data[8].ACLR
Resetn => mic_data[9].ACLR
Resetn => mic_data[10].ACLR
Resetn => mic_data[11].ACLR
Resetn => mic_data[12].ACLR
Resetn => mic_data[13].ACLR
Resetn => mic_data[14].ACLR
Resetn => mic_data[15].ACLR
Resetn => mic_data[16].ACLR
Resetn => mic_data[17].ACLR
Resetn => mic_data[18].ACLR
Resetn => mic_data[19].ACLR
Resetn => mic_data[20].ACLR
Resetn => mic_data[21].ACLR
Resetn => mic_data[22].ACLR
Resetn => mic_data[23].ACLR
Resetn => mic_data[24].ACLR
Resetn => mic_data[25].ACLR
Resetn => mic_data[26].ACLR
Resetn => mic_data[27].ACLR
Resetn => mic_data[28].ACLR
Resetn => mic_data[29].ACLR
Resetn => mic_data[30].ACLR
Resetn => mic_data[31].ACLR
Resetn => mic_data[32].ACLR
Resetn => mic_data[33].ACLR
Resetn => mic_data[34].ACLR
Resetn => mic_data[35].ACLR
Resetn => mic_data[36].ACLR
Resetn => mic_data[37].ACLR
Resetn => mic_data[38].ACLR
Resetn => mic_data[39].ACLR
Resetn => mic_data[40].ACLR
Resetn => mic_data[41].ACLR
Resetn => mic_data[42].ACLR
Resetn => mic_data[43].ACLR
Resetn => mic_data[44].ACLR
Resetn => mic_data[45].ACLR
Resetn => mic_data[46].ACLR
Resetn => mic_data[47].ACLR
Resetn => mic_data[48].ACLR
Resetn => mic_data[49].ACLR
Resetn => mic_data[50].ACLR
Resetn => mic_data[51].ACLR
Resetn => mic_data[52].ACLR
Resetn => mic_data[53].ACLR
Resetn => mic_data[54].ACLR
Resetn => mic_data[55].ACLR
Resetn => mic_data[56].ACLR
Resetn => mic_data[57].ACLR
Resetn => mic_data[58].ACLR
Resetn => mic_data[59].ACLR
Resetn => mic_data[60].ACLR
Resetn => mic_data[61].ACLR
Resetn => mic_data[62].ACLR
Resetn => mic_data[63].ACLR
Resetn => SRAM_read_counter[0].ACLR
Resetn => SRAM_read_counter[1].ACLR
Resetn => SRAM_read_counter[2].ACLR
Resetn => SRAM_read_counter[3].ACLR
Resetn => SRAM_read_counter[4].ACLR
Resetn => SRAM_read_counter[5].ACLR
Resetn => SRAM_read_counter[6].ACLR
Resetn => SRAM_read_counter[7].ACLR
Resetn => SRAM_read_counter[8].ACLR
Resetn => SRAM_read_counter[9].ACLR
Resetn => SRAM_read_counter[10].ACLR
Resetn => SRAM_read_counter[11].ACLR
Resetn => SRAM_address[17]~reg0.ENA
Resetn => SRAM_address[16]~reg0.ENA
Resetn => SRAM_address[15]~reg0.ENA
Resetn => SRAM_address[14]~reg0.ENA
Resetn => SRAM_address[13]~reg0.ENA
Resetn => SRAM_address[12]~reg0.ENA
Resetn => SRAM_address[11]~reg0.ENA
Resetn => SRAM_address[10]~reg0.ENA
Resetn => SRAM_address[9]~reg0.ENA
Resetn => SRAM_address[8]~reg0.ENA
Resetn => SRAM_address[7]~reg0.ENA
Resetn => SRAM_address[6]~reg0.ENA
Resetn => SRAM_address[5]~reg0.ENA
Resetn => SRAM_address[4]~reg0.ENA
Resetn => SRAM_address[3]~reg0.ENA
Resetn => SRAM_address[2]~reg0.ENA
Resetn => SRAM_address[1]~reg0.ENA
Resetn => SRAM_address[0]~reg0.ENA
Resetn => SRAM_we_n~reg0.ENA
SRAM_read_data[0] => mic_data.DATAB
SRAM_read_data[0] => Selector94.IN3
SRAM_read_data[1] => mic_data.DATAB
SRAM_read_data[1] => Selector93.IN3
SRAM_read_data[2] => mic_data.DATAB
SRAM_read_data[2] => Selector92.IN3
SRAM_read_data[3] => mic_data.DATAB
SRAM_read_data[3] => Selector91.IN3
SRAM_read_data[4] => mic_data.DATAB
SRAM_read_data[4] => Selector90.IN3
SRAM_read_data[5] => mic_data.DATAB
SRAM_read_data[5] => Selector89.IN3
SRAM_read_data[6] => mic_data.DATAB
SRAM_read_data[6] => Selector88.IN3
SRAM_read_data[7] => mic_data.DATAB
SRAM_read_data[7] => Selector87.IN3
SRAM_read_data[8] => mic_data.DATAB
SRAM_read_data[8] => Selector86.IN3
SRAM_read_data[9] => mic_data.DATAB
SRAM_read_data[9] => Selector85.IN3
SRAM_read_data[10] => mic_data.DATAB
SRAM_read_data[10] => Selector84.IN3
SRAM_read_data[11] => mic_data.DATAB
SRAM_read_data[11] => Selector83.IN3
SRAM_read_data[12] => mic_data.DATAB
SRAM_read_data[12] => Selector82.IN3
SRAM_read_data[13] => mic_data.DATAB
SRAM_read_data[13] => Selector81.IN3
SRAM_read_data[14] => mic_data.DATAB
SRAM_read_data[14] => Selector80.IN3
SRAM_read_data[15] => mic_data.DATAB
SRAM_read_data[15] => Selector79.IN3
M3_start => M3_state.DATAB
M3_start => M3_state.DATAB
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
M3_done <= <GND>
SRAM_write_data[0] <= <GND>
SRAM_write_data[1] <= <GND>
SRAM_write_data[2] <= <GND>
SRAM_write_data[3] <= <GND>
SRAM_write_data[4] <= <GND>
SRAM_write_data[5] <= <GND>
SRAM_write_data[6] <= <GND>
SRAM_write_data[7] <= <GND>
SRAM_write_data[8] <= <GND>
SRAM_write_data[9] <= <GND>
SRAM_write_data[10] <= <GND>
SRAM_write_data[11] <= <GND>
SRAM_write_data[12] <= <GND>
SRAM_write_data[13] <= <GND>
SRAM_write_data[14] <= <GND>
SRAM_write_data[15] <= <GND>
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|project|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


