	component soc_system is
		port (
			audio_BCLK            : in    std_logic                     := 'X';             -- BCLK
			audio_DACDAT          : out   std_logic;                                        -- DACDAT
			audio_DACLRCK         : in    std_logic                     := 'X';             -- DACLRCK
			audio_config_SDAT     : inout std_logic                     := 'X';             -- SDAT
			audio_config_SCLK     : out   std_logic;                                        -- SCLK
			audio_xclkx_clk       : out   std_logic;                                        -- clk
			buttons_export        : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			seven_segments_export : out   std_logic_vector(27 downto 0)                     -- export
		);
	end component soc_system;

