$date
	Thu Oct 27 13:08:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mc_cpu_tb $end
$var wire 1 ! flag $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module risc_cpu $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var parameter 4 $ DEC $end
$var parameter 4 % EXE $end
$var parameter 4 & IF $end
$var parameter 4 ' MEM_R $end
$var parameter 4 ( MEM_W $end
$var parameter 4 ) RF_RD $end
$var parameter 4 * RST $end
$var parameter 4 + WB $end
$var parameter 32 , addr_width $end
$var parameter 32 - depth $end
$var parameter 32 . num_reg $end
$var parameter 32 / pc_width $end
$var parameter 32 0 reg_width $end
$var parameter 32 1 width $end
$var reg 32 2 addr [31:0] $end
$var reg 1 ! flag $end
$var reg 32 3 imm [31:0] $end
$var reg 32 4 instru [31:0] $end
$var reg 4 5 next_state [3:0] $end
$var reg 16 6 pc_count [15:0] $end
$var reg 5 7 rd [4:0] $end
$var reg 32 8 result [31:0] $end
$var reg 5 9 rs1 [4:0] $end
$var reg 5 : rs2 [4:0] $end
$var reg 4 ; state [3:0] $end
$scope begin register_d_mem[0] $end
$var wire 32 < tmp_data_memory [31:0] $end
$var parameter 2 = idx_d_mem $end
$upscope $end
$scope begin register_d_mem[1] $end
$var wire 32 > tmp_data_memory [31:0] $end
$var parameter 2 ? idx_d_mem $end
$upscope $end
$scope begin register_d_mem[2] $end
$var wire 32 @ tmp_data_memory [31:0] $end
$var parameter 3 A idx_d_mem $end
$upscope $end
$scope begin register_d_mem[3] $end
$var wire 32 B tmp_data_memory [31:0] $end
$var parameter 3 C idx_d_mem $end
$upscope $end
$scope begin register_d_mem[4] $end
$var wire 32 D tmp_data_memory [31:0] $end
$var parameter 4 E idx_d_mem $end
$upscope $end
$scope begin register_d_mem[5] $end
$var wire 32 F tmp_data_memory [31:0] $end
$var parameter 4 G idx_d_mem $end
$upscope $end
$scope begin register_d_mem[6] $end
$var wire 32 H tmp_data_memory [31:0] $end
$var parameter 4 I idx_d_mem $end
$upscope $end
$scope begin register_d_mem[7] $end
$var wire 32 J tmp_data_memory [31:0] $end
$var parameter 4 K idx_d_mem $end
$upscope $end
$scope begin register_d_mem[8] $end
$var wire 32 L tmp_data_memory [31:0] $end
$var parameter 5 M idx_d_mem $end
$upscope $end
$scope begin register_d_mem[9] $end
$var wire 32 N tmp_data_memory [31:0] $end
$var parameter 5 O idx_d_mem $end
$upscope $end
$scope begin register_rf[0] $end
$var wire 32 P tmp_regfile [31:0] $end
$var parameter 2 Q idx_rf $end
$upscope $end
$scope begin register_rf[1] $end
$var wire 32 R tmp_regfile [31:0] $end
$var parameter 2 S idx_rf $end
$upscope $end
$scope begin register_rf[2] $end
$var wire 32 T tmp_regfile [31:0] $end
$var parameter 3 U idx_rf $end
$upscope $end
$scope begin register_rf[3] $end
$var wire 32 V tmp_regfile [31:0] $end
$var parameter 3 W idx_rf $end
$upscope $end
$scope begin register_rf[4] $end
$var wire 32 X tmp_regfile [31:0] $end
$var parameter 4 Y idx_rf $end
$upscope $end
$scope begin register_rf[5] $end
$var wire 32 Z tmp_regfile [31:0] $end
$var parameter 4 [ idx_rf $end
$upscope $end
$scope begin register_rf[6] $end
$var wire 32 \ tmp_regfile [31:0] $end
$var parameter 4 ] idx_rf $end
$upscope $end
$scope begin register_rf[7] $end
$var wire 32 ^ tmp_regfile [31:0] $end
$var parameter 4 _ idx_rf $end
$upscope $end
$scope begin register_rf[8] $end
$var wire 32 ` tmp_regfile [31:0] $end
$var parameter 5 a idx_rf $end
$upscope $end
$scope begin register_rf[9] $end
$var wire 32 b tmp_regfile [31:0] $end
$var parameter 5 c idx_rf $end
$upscope $end
$scope begin register_rf[10] $end
$var wire 32 d tmp_regfile [31:0] $end
$var parameter 5 e idx_rf $end
$upscope $end
$scope begin register_rf[11] $end
$var wire 32 f tmp_regfile [31:0] $end
$var parameter 5 g idx_rf $end
$upscope $end
$scope begin register_rf[12] $end
$var wire 32 h tmp_regfile [31:0] $end
$var parameter 5 i idx_rf $end
$upscope $end
$scope begin register_rf[13] $end
$var wire 32 j tmp_regfile [31:0] $end
$var parameter 5 k idx_rf $end
$upscope $end
$scope begin register_rf[14] $end
$var wire 32 l tmp_regfile [31:0] $end
$var parameter 5 m idx_rf $end
$upscope $end
$scope begin register_rf[15] $end
$var wire 32 n tmp_regfile [31:0] $end
$var parameter 5 o idx_rf $end
$upscope $end
$scope begin register_rf[16] $end
$var wire 32 p tmp_regfile [31:0] $end
$var parameter 6 q idx_rf $end
$upscope $end
$scope begin register_rf[17] $end
$var wire 32 r tmp_regfile [31:0] $end
$var parameter 6 s idx_rf $end
$upscope $end
$scope begin register_rf[18] $end
$var wire 32 t tmp_regfile [31:0] $end
$var parameter 6 u idx_rf $end
$upscope $end
$scope begin register_rf[19] $end
$var wire 32 v tmp_regfile [31:0] $end
$var parameter 6 w idx_rf $end
$upscope $end
$scope begin register_rf[20] $end
$var wire 32 x tmp_regfile [31:0] $end
$var parameter 6 y idx_rf $end
$upscope $end
$scope begin register_rf[21] $end
$var wire 32 z tmp_regfile [31:0] $end
$var parameter 6 { idx_rf $end
$upscope $end
$scope begin register_rf[22] $end
$var wire 32 | tmp_regfile [31:0] $end
$var parameter 6 } idx_rf $end
$upscope $end
$scope begin register_rf[23] $end
$var wire 32 ~ tmp_regfile [31:0] $end
$var parameter 6 !" idx_rf $end
$upscope $end
$scope begin register_rf[24] $end
$var wire 32 "" tmp_regfile [31:0] $end
$var parameter 6 #" idx_rf $end
$upscope $end
$scope begin register_rf[25] $end
$var wire 32 $" tmp_regfile [31:0] $end
$var parameter 6 %" idx_rf $end
$upscope $end
$scope begin register_rf[26] $end
$var wire 32 &" tmp_regfile [31:0] $end
$var parameter 6 '" idx_rf $end
$upscope $end
$scope begin register_rf[27] $end
$var wire 32 (" tmp_regfile [31:0] $end
$var parameter 6 )" idx_rf $end
$upscope $end
$scope begin register_rf[28] $end
$var wire 32 *" tmp_regfile [31:0] $end
$var parameter 6 +" idx_rf $end
$upscope $end
$scope begin register_rf[29] $end
$var wire 32 ," tmp_regfile [31:0] $end
$var parameter 6 -" idx_rf $end
$upscope $end
$scope begin register_rf[30] $end
$var wire 32 ." tmp_regfile [31:0] $end
$var parameter 6 /" idx_rf $end
$upscope $end
$scope begin register_rf[31] $end
$var wire 32 0" tmp_regfile [31:0] $end
$var parameter 6 1" idx_rf $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11111 1"
b11110 /"
b11101 -"
b11100 +"
b11011 )"
b11010 '"
b11001 %"
b11000 #"
b10111 !"
b10110 }
b10101 {
b10100 y
b10011 w
b10010 u
b10001 s
b10000 q
b1111 o
b1110 m
b1101 k
b1100 i
b1011 g
b1010 e
b1001 c
b1000 a
b111 _
b110 ]
b101 [
b100 Y
b11 W
b10 U
b1 S
b0 Q
b1001 O
b1000 M
b111 K
b110 I
b101 G
b100 E
b11 C
b10 A
b1 ?
b0 =
b100000 1
b100000 0
b10000 /
b100000 .
b10000000000000000 -
b10000 ,
b101 +
b0 *
b11 )
b111 (
b110 '
b1 &
b100 %
b10 $
$end
#0
$dumpvars
b0 0"
b11111111111111111111111111111111 ."
b11101110111011101110111011101110 ,"
b11011101110111011101110111011101 *"
b11001100110011001100110011001100 ("
b10111011101110111011101110111011 &"
b10101010101010101010101010101010 $"
b10011001100110011001100110011001 ""
b10001000100010001000100010001000 ~
b1110111011101110111011101110111 |
b1100110011001100110011001100110 z
b1010101010101010101010101010101 x
b1000100010001000100010001000100 v
b110011001100110011001100110011 t
b100010001000100010001000100010 r
b10001000100010001000100010001 p
b10000000000000000000000000000 n
b1111 l
b1110 j
b1101 h
b1100 f
b1011 d
b1010 b
b1001 `
b1000 ^
b111 \
b100 Z
b11 X
b10 V
b11 T
b10 R
b1 P
b1010 N
b1001 L
b1000 J
b111 H
b100 F
b11 D
b10 B
b111111010000100100011 @
b111111010000010100011 >
b111111010000000100011 <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
b0 5
bx 4
bx 3
bx 2
1#
0"
0!
$end
#1
b0 6
b0 ;
1"
#2
b1 5
0"
0#
#3
b111111010000000100011 4
b10 5
b1 ;
1"
#4
0"
#5
b0 3
b1 :
b11111 9
b100 5
b10 ;
1"
#6
0"
#7
b0 2
b111 5
b100 ;
1"
#8
0"
#9
1!
b1 6
b10 <
b1 5
b111 ;
1"
#10
0"
#11
0!
b111111010000010100011 4
b10 5
b1 ;
1"
#12
0"
#13
b1 3
b100 5
b10 ;
1"
#14
0"
#15
b1 2
b111 5
b100 ;
1"
#16
0"
#17
1!
b10 6
b10 >
b1 5
b111 ;
1"
#18
0"
#19
0!
b111111010000100100011 4
b10 5
b1 ;
1"
#20
0"
#21
b10 3
b100 5
b10 ;
1"
#22
0"
#23
b10 2
b111 5
b100 ;
1"
#24
0"
#25
1!
b11 6
b10 @
b1 5
b111 ;
1"
#26
0"
#27
0!
b111111010001000000011 4
b10 5
b1 ;
1"
#28
0"
#29
b1 3
b100 7
b100 5
b10 ;
1"
#30
0"
#31
b1 2
b110 5
b100 ;
1"
#32
0"
#33
b10 8
b101 5
b110 ;
1"
#34
0"
#35
1!
b10 X
b100 6
b1 5
b101 ;
1"
#36
0"
#37
0!
b1011111010001010000011 4
b10 5
b1 ;
1"
#38
0"
#39
b10 3
b101 7
b100 5
b10 ;
1"
#40
0"
#41
b10 2
b110 5
b100 ;
1"
#42
0"
#43
b101 5
b110 ;
1"
#44
0"
#45
1!
b10 Z
b101 6
b1 5
b101 ;
1"
#46
0"
#47
0!
b1111111010001100000011 4
b10 5
b1 ;
1"
#48
0"
#49
b11 3
b110 7
b100 5
b10 ;
1"
#50
0"
#51
b11 2
b110 5
b100 ;
1"
#52
0"
#53
b101 5
b110 ;
1"
#54
0"
#55
1!
b10 \
b110 6
b1 5
b101 ;
1"
#56
0"
#57
0!
b100010000001110110011 4
b10 5
b1 ;
1"
#58
0"
#59
b111 7
b10 9
b100 5
b10 ;
1"
#60
0"
#61
b101 8
b101 5
b100 ;
1"
#62
0"
#63
1!
b101 ^
b111 6
b1 5
b101 ;
1"
#64
0"
#65
0!
b1000000000100000000010000110011 4
b10 5
b1 ;
1"
#66
0"
#67
b1000 7
b0 9
b100 5
b10 ;
1"
#68
0"
#69
b11111111111111111111111111111111 8
b101 5
b100 ;
1"
#70
0"
#71
1!
b11111111111111111111111111111111 `
b1000 6
b1 5
b101 ;
1"
#72
0"
#73
0!
b1100111111010010110011 4
b10 5
b1 ;
1"
#74
0"
#75
b1001 7
b11 :
b111 9
b100 5
b10 ;
1"
#76
0"
#77
b0 8
b101 5
b100 ;
1"
#78
0"
#79
1!
b0 b
b1001 6
b1 5
b101 ;
1"
#80
0"
#81
0!
b100000100110001000110011 4
b10 5
b1 ;
1"
#82
0"
#83
b100 7
b1000 :
b100 9
b100 5
b10 ;
1"
#84
0"
#85
b11111111111111111111111111111111 8
b101 5
b100 ;
1"
#86
0"
#87
1!
b11111111111111111111111111111111 X
b1010 6
b1 5
b101 ;
1"
#88
0"
#89
0!
b1000000000000011000000110110011 4
b10 5
b1 ;
1"
#90
0"
#91
b11 7
b0 :
b11 9
b100 5
b10 ;
1"
#92
0"
#93
b1 8
b101 5
b100 ;
1"
#94
0"
#95
1!
b1 V
b1011 6
b1 5
b101 ;
1"
#96
0"
#97
0!
b11111110000000011000101111100011 4
b10 5
b1 ;
1"
#98
0"
#99
b11111111111111111111111111110111 3
b100 5
b10 ;
1"
#100
0"
#101
1!
b10 6
b1 5
b100 ;
1"
#102
0"
#103
0!
b111111010000100100011 4
b10 5
b1 ;
1"
#104
0"
#105
b10 3
b1 :
b11111 9
b100 5
b10 ;
1"
#106
0"
#107
b10 2
b111 5
b100 ;
1"
#108
0"
#109
1!
b11 6
b1 5
b111 ;
1"
#110
0"
#111
0!
b111111010001000000011 4
b10 5
b1 ;
1"
#112
0"
#113
b1 3
b100 7
b100 5
b10 ;
1"
#114
0"
#115
b1 2
b110 5
b100 ;
1"
#116
0"
#117
b10 8
b101 5
b110 ;
1"
#118
0"
#119
1!
b10 X
b100 6
b1 5
b101 ;
1"
#120
0"
#121
0!
b1011111010001010000011 4
b10 5
b1 ;
1"
#122
0"
#123
b10 3
b101 7
b100 5
b10 ;
1"
#124
0"
#125
b10 2
b110 5
b100 ;
1"
#126
0"
#127
b101 5
b110 ;
1"
#128
0"
#129
1!
b101 6
b1 5
b101 ;
1"
#130
0"
#131
0!
b1111111010001100000011 4
b10 5
b1 ;
1"
#132
0"
#133
b11 3
b110 7
b100 5
b10 ;
1"
#134
0"
#135
b11 2
b110 5
b100 ;
1"
#136
0"
#137
b101 5
b110 ;
1"
#138
0"
#139
1!
b110 6
b1 5
b101 ;
1"
#140
0"
#141
0!
b100010000001110110011 4
b10 5
b1 ;
1"
#142
0"
#143
b111 7
b10 9
b100 5
b10 ;
1"
#144
0"
#145
b101 8
b101 5
b100 ;
1"
#146
0"
#147
1!
b111 6
b1 5
b101 ;
1"
#148
0"
#149
0!
b1000000000100000000010000110011 4
b10 5
b1 ;
1"
#150
0"
#151
b1000 7
b0 9
b100 5
b10 ;
1"
#152
0"
#153
b11111111111111111111111111111111 8
b101 5
b100 ;
1"
#154
0"
#155
1!
b1000 6
b1 5
b101 ;
1"
#156
0"
#157
0!
b1100111111010010110011 4
b10 5
b1 ;
1"
#158
0"
#159
b1001 7
b11 :
b111 9
b100 5
b10 ;
1"
#160
0"
#161
b1 8
b101 5
b100 ;
1"
#162
0"
#163
1!
b1 b
b1001 6
b1 5
b101 ;
1"
#164
0"
#165
0!
b100000100110001000110011 4
b10 5
b1 ;
1"
#166
0"
#167
b100 7
b1000 :
b100 9
b100 5
b10 ;
1"
#168
0"
#169
b11111111111111111111111111111111 8
b101 5
b100 ;
1"
#170
0"
#171
1!
b11111111111111111111111111111111 X
b1010 6
b1 5
b101 ;
1"
#172
0"
#173
0!
b1000000000000011000000110110011 4
b10 5
b1 ;
1"
#174
0"
#175
b11 7
b0 :
b11 9
b100 5
b10 ;
1"
#176
0"
#177
b0 8
b101 5
b100 ;
1"
#178
0"
#179
1!
b0 V
b1011 6
b1 5
b101 ;
1"
#180
0"
#181
0!
b11111110000000011000101111100011 4
b10 5
b1 ;
1"
#182
0"
#183
b11111111111111111111111111110111 3
b100 5
b10 ;
1"
#184
0"
#185
1!
b1100 6
b1 5
b100 ;
1"
#186
0"
#187
0!
b1000000000000000000000000110011 4
b10 5
b1 ;
1"
#188
0"
#189
b0 7
b0 9
b100 5
b10 ;
1"
#190
0"
#191
b101 5
b100 ;
1"
#192
0"
#193
1!
b0 P
b1101 6
b1 5
b101 ;
1"
#194
0"
#195
0!
bx 4
b10 5
b1 ;
1"
#196
0"
#197
bx 7
bx :
bx 9
b100 5
b10 ;
1"
#198
0"
#199
bx 8
b101 5
b100 ;
1"
#200
0"
#201
1!
b1110 6
b1 5
b101 ;
1"
#202
0"
#203
0!
b10 5
b1 ;
1"
#204
0"
#205
b100 5
b10 ;
1"
#206
0"
#207
b101 5
b100 ;
1"
#208
0"
#209
1!
b1111 6
b1 5
b101 ;
1"
#210
0"
#211
0!
b10 5
b1 ;
1"
#212
0"
#213
b100 5
b10 ;
1"
#214
0"
#215
b101 5
b100 ;
1"
#216
0"
#217
1!
b10000 6
b1 5
b101 ;
1"
#218
0"
#219
0!
b10 5
b1 ;
1"
#220
0"
#221
b100 5
b10 ;
1"
#222
0"
#223
b101 5
b100 ;
1"
#224
0"
#225
1!
b10001 6
b1 5
b101 ;
1"
#226
0"
#227
0!
b10 5
b1 ;
1"
#228
0"
#229
b100 5
b10 ;
1"
#230
0"
#231
b101 5
b100 ;
1"
#232
0"
#233
1!
b10010 6
b1 5
b101 ;
1"
#234
0"
#235
0!
b10 5
b1 ;
1"
#236
0"
#237
b100 5
b10 ;
1"
#238
0"
#239
b101 5
b100 ;
1"
#240
0"
#241
1!
b10011 6
b1 5
b101 ;
1"
#242
0"
#243
0!
b10 5
b1 ;
1"
#244
0"
#245
b100 5
b10 ;
1"
#246
0"
#247
b101 5
b100 ;
1"
#248
0"
#249
1!
b10100 6
b1 5
b101 ;
1"
#250
0"
#251
0!
b10 5
b1 ;
1"
#252
0"
#253
b100 5
b10 ;
1"
#254
0"
#255
b101 5
b100 ;
1"
#256
0"
#257
1!
b10101 6
b1 5
b101 ;
1"
#258
0"
#259
0!
b10 5
b1 ;
1"
#260
0"
#261
b100 5
b10 ;
1"
#262
0"
#263
b101 5
b100 ;
1"
#264
0"
#265
1!
b10110 6
b1 5
b101 ;
1"
#266
0"
#267
0!
b10 5
b1 ;
1"
#268
0"
#269
b100 5
b10 ;
1"
#270
0"
#271
b101 5
b100 ;
1"
#272
0"
#273
1!
b10111 6
b1 5
b101 ;
1"
#274
0"
#275
0!
b10 5
b1 ;
1"
#276
0"
#277
b100 5
b10 ;
1"
#278
0"
#279
b101 5
b100 ;
1"
#280
0"
#281
1!
b11000 6
b1 5
b101 ;
1"
#282
0"
#283
0!
b10 5
b1 ;
1"
#284
0"
#285
b100 5
b10 ;
1"
#286
0"
#287
b101 5
b100 ;
1"
#288
0"
#289
1!
b11001 6
b1 5
b101 ;
1"
#290
0"
#291
0!
b10 5
b1 ;
1"
#292
0"
#293
b100 5
b10 ;
1"
#294
0"
#295
b101 5
b100 ;
1"
#296
0"
#297
1!
b11010 6
b1 5
b101 ;
1"
#298
0"
#299
0!
b10 5
b1 ;
1"
#300
0"
#301
b100 5
b10 ;
1"
#302
0"
