# Reading C:/Modeltech_pe_edu_10.3d/tcl/vsim/pref.tcl
# do {gen_dir_tb.tdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:04:22 on Dec 07,2014
# vcom -reportprogress 300 -explicit -93 netgen/par/gen_dir_timesim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VCOMPONENTS
# -- Loading package VITAL_Primitives
# -- Loading package VPACKAGE
# -- Compiling entity gen_dir
# -- Compiling architecture Structure of gen_dir
# End time: 21:04:27 on Dec 07,2014, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:04:27 on Dec 07,2014
# vcom -reportprogress 300 -explicit -93 gen_dir_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_dir_tb
# -- Compiling architecture behavior of gen_dir_tb
# End time: 21:04:28 on Dec 07,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.3d Oct  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {gen_dir_tb.tdo}" 
# Start time: 21:04:28 on Dec 07,2014
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gen_dir_tb(behavior)
# SDF 10.3d Compiler 2014.10 Oct  7 2014
# 
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading vital2000.vital_primitives(body)
# Loading simprim.vpackage(body)
# Loading work.gen_dir(structure)
# Loading simprim.x_ff(x_ff_v)
# Loading simprim.x_lut6(x_lut6_v)
# Loading simprim.x_zero(x_zero_v)
# Loading simprim.x_carry4(x_carry4_v)
# Loading simprim.x_lut5(x_lut5_v)
# Loading simprim.x_buf(x_buf_v)
# Loading simprim.x_obuf(x_obuf_v)
# Loading simprim.x_ckbuf(x_ckbuf_v)
# Loading simprim.x_mux2(x_mux2_v)
# Loading simprim.x_one(x_one_v)
# Loading simprim.x_roc(x_roc_v)
# Loading simprim.x_toc(x_toc_v)
# Loading instances from netgen/par/gen_dir_timesim.sdf
# Loading timing data from netgen/par/gen_dir_timesim.sdf
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: Design size of 31177 statements or 199 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /gen_dir_tb File: gen_dir_tb.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: christopher  Hostname: CTHYDE-LAPTOP  ProcessID: 4420
# 
#           Attempting to use alternate WLF file "./wlftfhd3sj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfhd3sj
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/gen_dir_tb/uut/cnt
restart -f
# Loading instances from netgen/par/gen_dir_timesim.sdf
# Loading timing data from netgen/par/gen_dir_timesim.sdf
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: (vsim-VITAL-3236) Internal signal delay generic 'trecovery_RST_CLK_negedge_posedge' is not required. Ignoring it.
# 
# ** Warning: Design size of 23718 statements or 199 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /gen_dir_tb File: gen_dir_tb.vhd
run -all
# Break key hit
# Simulation stop requested.
# End time: 21:14:43 on Dec 07,2014, Elapsed time: 0:10:15
# Errors: 0, Warnings: 10
