TimeQuest Timing Analyzer report for sisa
Thu May 04 13:14:35 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:vga|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'vga_controller:vga|clk_25mhz'
 16. Slow Model Hold: 'counter_div_clk[2]'
 17. Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'counter_div_clk[2]'
 34. Fast Model Setup: 'vga_controller:vga|clk_25mhz'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'vga_controller:vga|clk_25mhz'
 38. Fast Model Hold: 'counter_div_clk[2]'
 39. Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; counter_div_clk[2]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }           ;
; vga_controller:vga|clk_25mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:vga|clk_25mhz } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 14.72 MHz  ; 14.72 MHz       ; counter_div_clk[2]           ;      ;
; 149.48 MHz ; 149.48 MHz      ; CLOCK_50                     ;      ;
; 165.29 MHz ; 165.29 MHz      ; vga_controller:vga|clk_25mhz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; counter_div_clk[2]           ; -66.930 ; -18110.574    ;
; vga_controller:vga|clk_25mhz ; -66.390 ; -14388.840    ;
; CLOCK_50                     ; -62.514 ; -7017.927     ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.690 ; -5.380        ;
; vga_controller:vga|clk_25mhz ; 0.445  ; 0.000         ;
; counter_div_clk[2]           ; 1.016  ; 0.000         ;
+------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz ; -2.064 ; -1807.736     ;
; CLOCK_50                     ; -1.631 ; -1151.533     ;
; counter_div_clk[2]           ; -0.611 ; -354.380      ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                                ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -66.930 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.963     ;
; -66.928 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.961     ;
; -66.849 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.886     ;
; -66.847 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.884     ;
; -66.817 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.850     ;
; -66.816 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.849     ;
; -66.806 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.834     ;
; -66.802 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.830     ;
; -66.790 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.823     ;
; -66.789 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.823     ;
; -66.788 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.822     ;
; -66.788 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.821     ;
; -66.783 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.818     ;
; -66.779 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.814     ;
; -66.777 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.810     ;
; -66.751 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.784     ;
; -66.749 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.782     ;
; -66.736 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.773     ;
; -66.735 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.772     ;
; -66.725 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 67.757     ;
; -66.723 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.761     ;
; -66.723 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.761     ;
; -66.721 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 67.753     ;
; -66.708 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.746     ;
; -66.707 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.745     ;
; -66.702 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 67.741     ;
; -66.698 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 67.737     ;
; -66.696 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.733     ;
; -66.691 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 67.723     ;
; -66.677 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.710     ;
; -66.676 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.709     ;
; -66.666 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.694     ;
; -66.662 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.690     ;
; -66.649 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.682     ;
; -66.649 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.683     ;
; -66.648 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.682     ;
; -66.647 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.680     ;
; -66.643 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.678     ;
; -66.642 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 67.684     ;
; -66.642 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 67.684     ;
; -66.639 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.674     ;
; -66.638 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.671     ;
; -66.637 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.670     ;
; -66.637 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.670     ;
; -66.628 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 67.655     ;
; -66.627 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.655     ;
; -66.623 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.651     ;
; -66.610 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.644     ;
; -66.610 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.646     ;
; -66.609 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.643     ;
; -66.604 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.639     ;
; -66.600 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.635     ;
; -66.598 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.631     ;
; -66.583 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.621     ;
; -66.583 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.621     ;
; -66.570 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.606     ;
; -66.568 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.604     ;
; -66.551 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 67.583     ;
; -66.547 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 67.578     ;
; -66.544 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.582     ;
; -66.544 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.582     ;
; -66.537 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.573     ;
; -66.536 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.569     ;
; -66.535 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.568     ;
; -66.535 ; proc:pro0|unidad_control:c0|ir[10] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.571     ;
; -66.525 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.553     ;
; -66.521 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.549     ;
; -66.512 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 67.544     ;
; -66.508 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.542     ;
; -66.507 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.541     ;
; -66.506 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.534     ;
; -66.505 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~63            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.538     ;
; -66.504 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 67.531     ;
; -66.504 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 67.532     ;
; -66.502 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.537     ;
; -66.498 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 67.533     ;
; -66.496 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 67.529     ;
; -66.494 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.528     ;
; -66.493 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.527     ;
; -66.488 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 67.515     ;
; -66.487 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~33            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.524     ;
; -66.486 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~81            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.523     ;
; -66.470 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.508     ;
; -66.457 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.493     ;
; -66.456 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 67.492     ;
; -66.449 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 67.476     ;
; -66.448 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.485     ;
; -66.446 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 67.477     ;
; -66.444 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.481     ;
; -66.442 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.480     ;
; -66.442 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.480     ;
; -66.442 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 67.473     ;
; -66.441 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~127           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.479     ;
; -66.440 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~94            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.474     ;
; -66.439 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~110           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.473     ;
; -66.438 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.472     ;
; -66.438 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.476     ;
; -66.436 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 67.474     ;
; -66.434 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 67.471     ;
; -66.433 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 67.467     ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                              ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                           ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -66.390 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 67.435     ;
; -66.309 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.089      ; 67.358     ;
; -66.250 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 67.295     ;
; -66.211 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 67.256     ;
; -66.142 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 67.185     ;
; -66.109 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 67.152     ;
; -66.109 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 67.154     ;
; -66.072 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 67.101     ;
; -66.061 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 67.108     ;
; -66.057 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 67.080     ;
; -66.052 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 67.102     ;
; -66.046 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 67.076     ;
; -66.044 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 67.078     ;
; -66.037 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 67.077     ;
; -66.036 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 67.073     ;
; -66.030 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 67.067     ;
; -66.030 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 67.078     ;
; -66.028 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 67.075     ;
; -66.014 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 67.055     ;
; -66.002 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 67.035     ;
; -66.002 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 67.045     ;
; -65.997 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 67.045     ;
; -65.991 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 67.024     ;
; -65.984 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 67.034     ;
; -65.983 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 67.028     ;
; -65.976 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 67.003     ;
; -65.971 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 67.000     ;
; -65.971 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 67.025     ;
; -65.969 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 67.012     ;
; -65.966 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 67.000     ;
; -65.965 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 67.005     ;
; -65.965 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.999     ;
; -65.963 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 67.006     ;
; -65.963 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 67.001     ;
; -65.958 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.991     ;
; -65.956 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 67.000     ;
; -65.955 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 66.996     ;
; -65.949 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 66.990     ;
; -65.933 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 66.978     ;
; -65.932 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 66.961     ;
; -65.930 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 66.973     ;
; -65.921 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.958     ;
; -65.917 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 66.940     ;
; -65.912 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 66.962     ;
; -65.906 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 66.936     ;
; -65.904 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.938     ;
; -65.903 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.094      ; 66.957     ;
; -65.902 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.089      ; 66.951     ;
; -65.897 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 66.937     ;
; -65.896 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.933     ;
; -65.893 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 66.922     ;
; -65.890 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.927     ;
; -65.890 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.923     ;
; -65.885 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 66.923     ;
; -65.884 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 66.928     ;
; -65.878 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 66.901     ;
; -65.877 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.914     ;
; -65.874 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 66.915     ;
; -65.873 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 66.923     ;
; -65.867 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 66.897     ;
; -65.865 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.899     ;
; -65.862 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.895     ;
; -65.861 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 66.904     ;
; -65.858 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 66.898     ;
; -65.857 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.894     ;
; -65.851 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.888     ;
; -65.848 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg7 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 66.891     ;
; -65.844 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 66.894     ;
; -65.843 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 66.888     ;
; -65.835 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 66.876     ;
; -65.831 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 66.860     ;
; -65.828 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 66.871     ;
; -65.826 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.860     ;
; -65.825 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 66.865     ;
; -65.823 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.856     ;
; -65.818 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.851     ;
; -65.805 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 66.855     ;
; -65.804 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 66.849     ;
; -65.792 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 66.821     ;
; -65.791 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 66.820     ;
; -65.787 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.821     ;
; -65.786 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 66.826     ;
; -65.782 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 66.828     ;
; -65.779 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.812     ;
; -65.776 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 66.799     ;
; -65.771 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 66.821     ;
; -65.767 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg7 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 66.814     ;
; -65.765 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 66.795     ;
; -65.763 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 66.797     ;
; -65.756 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 66.796     ;
; -65.755 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.792     ;
; -65.749 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 66.786     ;
; -65.749 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 66.795     ;
; -65.749 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 66.795     ;
; -65.733 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 66.774     ;
; -65.721 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 66.754     ;
; -65.716 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 66.762     ;
; -65.712 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 66.744     ;
; -65.708 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg7 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 66.751     ;
; -65.704 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.103      ; 66.767     ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -62.514 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.985     ;
; -62.433 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 63.908     ;
; -62.374 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.845     ;
; -62.335 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.806     ;
; -62.233 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 63.704     ;
; -62.154 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 63.628     ;
; -62.121 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 63.595     ;
; -61.828 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.451      ; 63.317     ;
; -61.804 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 63.279     ;
; -61.694 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 63.166     ;
; -61.609 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 63.082     ;
; -61.453 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 62.924     ;
; -60.745 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 62.220     ;
; -60.570 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 62.042     ;
; -60.467 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.938     ;
; -60.455 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 61.930     ;
; -60.451 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 61.926     ;
; -60.277 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.749     ;
; -60.188 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.660     ;
; -60.168 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.644     ;
; -60.167 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.440      ; 61.645     ;
; -60.101 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 61.574     ;
; -60.057 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 61.532     ;
; -60.045 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.443      ; 61.526     ;
; -60.042 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.518     ;
; -60.008 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.440      ; 61.486     ;
; -60.006 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.482     ;
; -59.957 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.429     ;
; -59.931 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.439      ; 61.408     ;
; -59.931 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.402     ;
; -59.922 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 61.392     ;
; -59.898 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 61.373     ;
; -59.892 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 61.365     ;
; -59.880 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.351     ;
; -59.860 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.336     ;
; -59.845 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.321     ;
; -59.821 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.443      ; 61.302     ;
; -59.806 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 61.282     ;
; -59.798 ; proc:pro0|datapath:e0|regfile:reg0|br~128           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.269     ;
; -59.771 ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.443      ; 61.252     ;
; -59.752 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][4]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 61.225     ;
; -59.734 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.435      ; 61.207     ;
; -59.732 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 61.207     ;
; -59.684 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.156     ;
; -59.636 ; proc:pro0|datapath:e0|regfile:reg0|br~127           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.107     ;
; -59.630 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.102     ;
; -59.625 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 61.097     ;
; -59.550 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 61.032     ;
; -59.547 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 61.021     ;
; -59.542 ; proc:pro0|datapath:e0|regfile:reg0|br~130           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 61.013     ;
; -59.514 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.439      ; 60.991     ;
; -59.502 ; proc:pro0|datapath:e0|regfile:reg0|br~48            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.977     ;
; -59.495 ; proc:pro0|datapath:e0|regfile:reg0|br~142           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 60.969     ;
; -59.490 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.962     ;
; -59.443 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.919     ;
; -59.422 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.897     ;
; -59.385 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 60.856     ;
; -59.384 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.859     ;
; -59.382 ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.857     ;
; -59.367 ; proc:pro0|datapath:e0|regfile:reg0|br~112           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 60.841     ;
; -59.362 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.834     ;
; -59.341 ; proc:pro0|datapath:e0|regfile:reg0|br~47            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.816     ;
; -59.332 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.804     ;
; -59.332 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.807     ;
; -59.308 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][9]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 60.790     ;
; -59.296 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.772     ;
; -59.293 ; proc:pro0|datapath:e0|regfile:reg0|br~129           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 60.764     ;
; -59.291 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.767     ;
; -59.283 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.759     ;
; -59.271 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.747     ;
; -59.271 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 60.741     ;
; -59.270 ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.745     ;
; -59.246 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.722     ;
; -59.244 ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.720     ;
; -59.231 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 60.701     ;
; -59.227 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.699     ;
; -59.183 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 60.653     ;
; -59.175 ; proc:pro0|datapath:e0|regfile:reg0|br~96            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 60.645     ;
; -59.168 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 60.650     ;
; -59.151 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.623     ;
; -59.144 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.436      ; 60.618     ;
; -59.141 ; proc:pro0|datapath:e0|regfile:reg0|br~143           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 60.611     ;
; -59.120 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.596     ;
; -59.109 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.585     ;
; -59.078 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 60.560     ;
; -59.073 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 60.555     ;
; -59.056 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.532     ;
; -59.052 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.433      ; 60.523     ;
; -59.046 ; proc:pro0|datapath:e0|regfile:reg0|br~64            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.521     ;
; -59.025 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.497     ;
; -59.023 ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.498     ;
; -59.007 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.483     ;
; -58.997 ; proc:pro0|datapath:e0|regfile:reg0|br~97            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.472     ;
; -58.982 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.458     ;
; -58.968 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.443     ;
; -58.956 ; proc:pro0|datapath:e0|regfile:reg0|br~31            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.438      ; 60.432     ;
; -58.930 ; proc:pro0|datapath:e0|regfile:reg0|br~107           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.434      ; 60.402     ;
; -58.929 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.404     ;
; -58.921 ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.437      ; 60.396     ;
; -58.904 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.444      ; 60.386     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.690 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.690 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.190 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -2.190 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; 0.445  ; counter_div_clk[0]                                                                                            ; counter_div_clk[0]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[48][0]                                                                                ; controlador_IO:io|br_io[48][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[49][0]                                                                                ; controlador_IO:io|br_io[49][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[44][0]                                                                                ; controlador_IO:io|br_io[44][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[36][0]                                                                                ; controlador_IO:io|br_io[36][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[38][0]                                                                                ; controlador_IO:io|br_io[38][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[46][0]                                                                                ; controlador_IO:io|br_io[46][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[32][0]                                                                                ; controlador_IO:io|br_io[32][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[40][0]                                                                                ; controlador_IO:io|br_io[40][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[42][0]                                                                                ; controlador_IO:io|br_io[42][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[34][0]                                                                                ; controlador_IO:io|br_io[34][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[35][0]                                                                                ; controlador_IO:io|br_io[35][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[43][0]                                                                                ; controlador_IO:io|br_io[43][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[33][0]                                                                                ; controlador_IO:io|br_io[33][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[41][0]                                                                                ; controlador_IO:io|br_io[41][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[45][0]                                                                                ; controlador_IO:io|br_io[45][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[37][0]                                                                                ; controlador_IO:io|br_io[37][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[39][0]                                                                                ; controlador_IO:io|br_io[39][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[47][0]                                                                                ; controlador_IO:io|br_io[47][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[50][0]                                                                                ; controlador_IO:io|br_io[50][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|bit_clear_char                                                                              ; controlador_IO:io|bit_clear_char                                                                              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|contador_milisegundos[0]                                                                    ; controlador_IO:io|contador_milisegundos[0]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[18][0]                                                                                ; controlador_IO:io|br_io[18][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[26][0]                                                                                ; controlador_IO:io|br_io[26][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[24][0]                                                                                ; controlador_IO:io|br_io[24][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[30][0]                                                                                ; controlador_IO:io|br_io[30][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[20][0]                                                                                ; controlador_IO:io|br_io[20][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[28][0]                                                                                ; controlador_IO:io|br_io[28][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[22][0]                                                                                ; controlador_IO:io|br_io[22][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[29][0]                                                                                ; controlador_IO:io|br_io[29][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[31][0]                                                                                ; controlador_IO:io|br_io[31][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[23][0]                                                                                ; controlador_IO:io|br_io[23][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[19][0]                                                                                ; controlador_IO:io|br_io[19][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[17][0]                                                                                ; controlador_IO:io|br_io[17][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[27][0]                                                                                ; controlador_IO:io|br_io[27][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[25][0]                                                                                ; controlador_IO:io|br_io[25][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[9][0]                                                                                 ; controlador_IO:io|br_io[9][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[8][0]                                                                                 ; controlador_IO:io|br_io[8][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[12][0]                                                                                ; controlador_IO:io|br_io[12][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[13][0]                                                                                ; controlador_IO:io|br_io[13][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[1][0]                                                                                 ; controlador_IO:io|br_io[1][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[0][0]                                                                                 ; controlador_IO:io|br_io[0][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[4][0]                                                                                 ; controlador_IO:io|br_io[4][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[5][0]                                                                                 ; controlador_IO:io|br_io[5][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[15][0]                                                                                ; controlador_IO:io|br_io[15][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[11][0]                                                                                ; controlador_IO:io|br_io[11][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[10][0]                                                                                ; controlador_IO:io|br_io[10][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[14][0]                                                                                ; controlador_IO:io|br_io[14][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[3][0]                                                                                 ; controlador_IO:io|br_io[3][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[7][0]                                                                                 ; controlador_IO:io|br_io[7][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[6][0]                                                                                 ; controlador_IO:io|br_io[6][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[2][0]                                                                                 ; controlador_IO:io|br_io[2][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.619  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.621  ; counter_div_clk[1]                                                                                            ; counter_div_clk[2]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.625  ; controlador_IO:io|contador_ciclos[15]                                                                         ; controlador_IO:io|contador_ciclos[15]                                                                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; counter_div_clk[0]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.628  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; controlador_IO:io|contador_milisegundos[15]                                                                   ; controlador_IO:io|contador_milisegundos[15]                                                                   ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.635  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.641  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.641  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.642  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.644  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.645  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.646  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.650  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.652  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.653  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.679  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.965      ;
; 0.681  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.967      ;
; 0.776  ; controlador_IO:io|contador_ciclos[11]                                                                         ; controlador_IO:io|br_io[20][11]                                                                               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.898  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.185      ;
; 0.916  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                                   ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.201      ;
; 0.923  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.938  ; controlador_IO:io|contador_ciclos[9]                                                                          ; controlador_IO:io|contador_ciclos[9]                                                                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.942  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.227      ;
; 0.945  ; controlador_IO:io|contador_milisegundos[1]                                                                    ; controlador_IO:io|contador_milisegundos[1]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controlador_IO:io|contador_milisegundos[9]                                                                    ; controlador_IO:io|contador_milisegundos[9]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.987 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.274      ;
; 1.028 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.314      ;
; 1.029 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.315      ;
; 1.034 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.320      ;
; 1.040 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.326      ;
; 1.227 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.513      ;
; 1.412 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.698      ;
; 1.420 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.706      ;
; 1.434 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.720      ;
; 1.461 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.747      ;
; 1.462 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.748      ;
; 1.473 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.759      ;
; 1.492 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.778      ;
; 1.500 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.786      ;
; 1.547 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.833      ;
; 1.553 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.839      ;
; 1.580 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.866      ;
; 1.627 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.913      ;
; 1.632 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.918      ;
; 1.635 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.921      ;
; 1.727 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.013      ;
; 1.754 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.040      ;
; 1.763 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.049      ;
; 1.795 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.081      ;
; 1.808 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.094      ;
; 1.811 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.096      ;
; 1.827 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.113      ;
; 1.875 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.161      ;
; 1.887 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.173      ;
; 1.914 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.200      ;
; 1.923 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.209      ;
; 1.949 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.235      ;
; 1.949 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.235      ;
; 1.967 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.253      ;
; 1.968 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.254      ;
; 1.994 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.280      ;
; 2.003 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.289      ;
; 2.009 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.294      ;
; 2.060 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.346      ;
; 2.111 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.397      ;
; 2.129 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.415      ;
; 2.164 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.451      ;
; 2.164 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.451      ;
; 2.168 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.454      ;
; 2.196 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.482      ;
; 2.280 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.645      ;
; 2.290 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.576      ;
; 2.293 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.579      ;
; 2.295 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.581      ;
; 2.301 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.586      ;
; 2.326 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.611      ;
; 2.326 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.611      ;
; 2.334 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.620      ;
; 2.336 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.701      ;
; 2.347 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.633      ;
; 2.347 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.633      ;
; 2.349 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.636      ;
; 2.362 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.648      ;
; 2.366 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.652      ;
; 2.368 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.654      ;
; 2.373 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.116      ; 2.739      ;
; 2.435 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.082      ; 2.767      ;
; 2.440 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.725      ;
; 2.454 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH     ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.080      ; 2.784      ;
; 2.462 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.747      ;
; 2.462 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.747      ;
; 2.466 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.752      ;
; 2.466 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.116      ; 2.832      ;
; 2.468 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.753      ;
; 2.484 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.770      ;
; 2.498 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.784      ;
; 2.499 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.784      ;
; 2.499 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.785      ;
; 2.506 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.791      ;
; 2.534 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH     ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 2.857      ;
; 2.534 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.820      ;
; 2.541 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.827      ;
; 2.543 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.829      ;
; 2.550 ; proc:pro0|unidad_control:c0|new_pc[11]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.083      ; 2.883      ;
; 2.561 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.848      ;
; 2.561 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.848      ;
; 2.568 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.853      ;
; 2.573 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.858      ;
; 2.581 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.946      ;
; 2.587 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg5  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.952      ;
; 2.589 ; proc:pro0|unidad_control:c0|new_pc[8]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.083      ; 2.922      ;
; 2.593 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.116      ; 2.959      ;
; 2.609 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.894      ;
; 2.620 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.906      ;
; 2.628 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.913      ;
; 2.628 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.913      ;
; 2.635 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.921      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 1.016 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.302      ;
; 1.209 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.250 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.536      ;
; 1.308 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.007      ; 1.601      ;
; 1.492 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.779      ;
; 1.506 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.793      ;
; 1.815 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 2.102      ;
; 1.862 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.005     ; 2.143      ;
; 1.886 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 2.178      ;
; 1.920 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 1.772      ;
; 1.924 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][9]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.433     ; 1.777      ;
; 1.926 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 1.778      ;
; 2.024 ; controlador_IO:io|rd_io[11]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][11] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.422     ; 1.888      ;
; 2.136 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 2.421      ;
; 2.258 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.109      ;
; 2.325 ; controlador_IO:io|rd_io[14]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][14] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.186      ;
; 2.341 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 2.193      ;
; 2.346 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 2.198      ;
; 2.411 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[1]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 2.696      ;
; 2.449 ; proc:pro0|unidad_control:c0|ir[14]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 2.725      ;
; 2.454 ; proc:pro0|unidad_control:c0|ir[14]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 2.730      ;
; 2.561 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][6]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.422      ;
; 2.565 ; controlador_IO:io|rd_io[12]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][12] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.418     ; 2.433      ;
; 2.582 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.433     ; 2.435      ;
; 2.587 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.444      ;
; 2.651 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 2.940      ;
; 2.719 ; proc:pro0|unidad_control:c0|ir[12]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 2.995      ;
; 2.724 ; proc:pro0|unidad_control:c0|ir[12]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 3.000      ;
; 2.724 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.431     ; 2.579      ;
; 2.758 ; controlador_IO:io|rd_io[10]                         ; proc:pro0|datapath:e0|regfile:reg0|br~142           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.421     ; 2.623      ;
; 2.762 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.047      ;
; 2.781 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|unidad_control:c0|new_pc[5]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.066      ;
; 2.798 ; proc:pro0|unidad_control:c0|ir[15]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 3.074      ;
; 2.803 ; proc:pro0|unidad_control:c0|ir[15]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 3.079      ;
; 2.816 ; controlador_IO:io|rd_io[13]                         ; proc:pro0|datapath:e0|regfile:reg0|br~113           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.430     ; 2.672      ;
; 2.826 ; controlador_IO:io|rd_io[7]                          ; proc:pro0|datapath:e0|regfile:reg0|br~107           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 2.678      ;
; 2.828 ; proc:pro0|unidad_control:c0|ir[13]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 3.104      ;
; 2.833 ; proc:pro0|unidad_control:c0|ir[13]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.010     ; 3.109      ;
; 2.834 ; controlador_IO:io|rd_io[1]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.691      ;
; 2.842 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[2]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.127      ;
; 2.846 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][8]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.697      ;
; 2.846 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.430     ; 2.702      ;
; 2.856 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.431     ; 2.711      ;
; 2.881 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.427     ; 2.740      ;
; 2.887 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.745      ;
; 2.896 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.754      ;
; 2.922 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[3]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.207      ;
; 2.922 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 3.214      ;
; 2.924 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 3.216      ;
; 2.929 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.008     ; 3.207      ;
; 2.948 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.809      ;
; 2.954 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 2.816      ;
; 2.964 ; controlador_IO:io|rd_io[15]                         ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.825      ;
; 2.965 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.823      ;
; 2.966 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.824      ;
; 2.967 ; controlador_IO:io|rd_io[15]                         ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.828      ;
; 2.970 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile:reg0|br~105           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.821      ;
; 2.972 ; proc:pro0|unidad_control:c0|new_pc[15]              ; proc:pro0|unidad_control:c0|new_pc[15]              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 3.258      ;
; 2.982 ; controlador_IO:io|rd_io[12]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][12] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.418     ; 2.850      ;
; 2.982 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][5]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.833      ;
; 2.985 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.842      ;
; 2.990 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.427     ; 2.849      ;
; 2.992 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.427     ; 2.851      ;
; 2.997 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.427     ; 2.856      ;
; 3.002 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[4]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.287      ;
; 3.080 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~93            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.432     ; 2.934      ;
; 3.081 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~141           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.432     ; 2.935      ;
; 3.082 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[5]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.367      ;
; 3.088 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 2.950      ;
; 3.089 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 2.951      ;
; 3.118 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 3.410      ;
; 3.122 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile:reg0|br~108           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.973      ;
; 3.123 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile:reg0|br~140           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.435     ; 2.974      ;
; 3.128 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.985      ;
; 3.131 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.433     ; 2.984      ;
; 3.133 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.429     ; 2.990      ;
; 3.137 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.995      ;
; 3.137 ; controlador_IO:io|rd_io[14]                         ; proc:pro0|datapath:e0|regfile:reg0|br~146           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 2.998      ;
; 3.139 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.004      ; 3.429      ;
; 3.140 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.004      ; 3.430      ;
; 3.141 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 2.999      ;
; 3.141 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.422     ; 3.005      ;
; 3.146 ; controlador_IO:io|rd_io[11]                         ; proc:pro0|datapath:e0|regfile:reg0|br~47            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.422     ; 3.010      ;
; 3.146 ; controlador_IO:io|rd_io[11]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][11] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.421     ; 3.011      ;
; 3.160 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 3.012      ;
; 3.162 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[6]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.447      ;
; 3.162 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.433     ; 3.015      ;
; 3.165 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.004      ; 3.455      ;
; 3.165 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.434     ; 3.017      ;
; 3.166 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.004      ; 3.456      ;
; 3.187 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][0]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.430     ; 3.043      ;
; 3.190 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.438     ; 3.038      ;
; 3.195 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~29            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.438     ; 3.043      ;
; 3.205 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile:reg0|br~58            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 3.063      ;
; 3.206 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile:reg0|br~74            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 3.064      ;
; 3.206 ; controlador_IO:io|rd_io[10]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.424     ; 3.068      ;
; 3.207 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 3.065      ;
; 3.207 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.428     ; 3.065      ;
; 3.209 ; controlador_IO:io|rd_io[15]                         ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.425     ; 3.070      ;
; 3.212 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|unidad_control:c0|new_pc[6]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 3.497      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; 4.577  ; 4.577  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 4.377  ; 4.377  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 2.649  ; 2.649  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 2.649  ; 2.649  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.889 ; 10.889 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 8.807  ; 8.807  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.507  ; 8.507  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 8.445  ; 8.445  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 8.925  ; 8.925  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.659  ; 9.659  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 8.556  ; 8.556  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.231  ; 7.231  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 10.626 ; 10.626 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 8.848  ; 8.848  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.677  ; 9.677  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.425  ; 8.425  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.364  ; 9.364  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.647  ; 9.647  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.878 ; 10.878 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.351  ; 9.351  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.889 ; 10.889 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.442  ; 4.442  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 4.442  ; 4.442  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; -4.329 ; -4.329 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -4.129 ; -4.129 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; -0.093 ; -0.093 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.093 ; -0.093 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -5.425 ; -5.425 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -7.374 ; -7.374 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -6.727 ; -6.727 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -7.114 ; -7.114 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -7.260 ; -7.260 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -7.612 ; -7.612 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -6.400 ; -6.400 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -5.425 ; -5.425 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -6.410 ; -6.410 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -6.757 ; -6.757 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -6.547 ; -6.547 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -6.542 ; -6.542 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -7.353 ; -7.353 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -6.336 ; -6.336 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -7.158 ; -7.158 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -6.743 ; -6.743 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -7.013 ; -7.013 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -1.379 ; -1.379 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -1.379 ; -1.379 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 9.810  ; 9.810  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 9.810  ; 9.810  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 9.310  ; 9.310  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.284  ; 9.284  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.491  ; 9.491  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 9.389  ; 9.389  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.430  ; 9.430  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.079 ; 11.079 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 9.724  ; 9.724  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 9.828  ; 9.828  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 10.681 ; 10.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.367 ; 10.367 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 11.079 ; 11.079 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 10.040 ; 10.040 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.160 ; 11.160 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 10.770 ; 10.770 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 10.870 ; 10.870 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 10.848 ; 10.848 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.028 ; 11.028 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.032 ; 11.032 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.751  ; 9.751  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 10.332 ; 10.332 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.253 ; 10.253 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 9.497  ; 9.497  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 9.732  ; 9.732  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.726  ; 9.726  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 10.205 ; 10.205 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.872  ; 8.872  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.739  ; 8.739  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 10.205 ; 10.205 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 10.194 ; 10.194 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.483  ; 8.483  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.579  ; 8.579  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.887  ; 8.887  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 9.053  ; 9.053  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 10.505 ; 10.505 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.322  ; 9.322  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.525  ; 9.525  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.160  ; 9.160  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 72.933 ; 72.933 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 70.960 ; 70.960 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 71.919 ; 71.919 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 72.325 ; 72.325 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 70.634 ; 70.634 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 71.480 ; 71.480 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 69.954 ; 69.954 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 69.823 ; 69.823 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 72.700 ; 72.700 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 71.184 ; 71.184 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 72.933 ; 72.933 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 71.598 ; 71.598 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 70.111 ; 70.111 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 70.758 ; 70.758 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 70.866 ; 70.866 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 70.333 ; 70.333 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.914 ; 17.914 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 15.194 ; 15.194 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 15.953 ; 15.953 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.002 ; 15.002 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 15.059 ; 15.059 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 15.135 ; 15.135 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 15.259 ; 15.259 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 14.395 ; 14.395 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.087 ; 13.087 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 16.556 ; 16.556 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 17.119 ; 17.119 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.290 ; 16.290 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 16.806 ; 16.806 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.586 ; 16.586 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 16.124 ; 16.124 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 16.231 ; 16.231 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 17.914 ; 17.914 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 71.980 ; 71.980 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 72.138 ; 72.138 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 71.664 ; 71.664 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 31.535 ; 31.535 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 31.535 ; 31.535 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 31.156 ; 31.156 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 31.234 ; 31.234 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 31.406 ; 31.406 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 31.835 ; 31.835 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 31.832 ; 31.832 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.529 ; 31.529 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.558 ; 31.558 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 31.835 ; 31.835 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 12.238 ; 12.238 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 32.087 ; 32.087 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 32.002 ; 32.002 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 32.087 ; 32.087 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 31.725 ; 31.725 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 31.802 ; 31.802 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 11.245 ; 11.245 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 8.595  ; 8.595  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 8.729  ; 8.729  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 8.612  ; 8.612  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 8.595  ; 8.595  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 8.600  ; 8.600  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 8.851  ; 8.851  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 8.725  ; 8.725  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 8.740  ; 8.740  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 8.567  ; 8.567  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 8.643  ; 8.643  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 8.928  ; 8.928  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 8.567  ; 8.567  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 8.936  ; 8.936  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 8.961  ; 8.961  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 8.617  ; 8.617  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 9.003  ; 9.003  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 9.208  ; 9.208  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 9.943  ; 9.943  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 9.213  ; 9.213  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 9.276  ; 9.276  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 9.248  ; 9.248  ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 9.208  ; 9.208  ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 9.208  ; 9.208  ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 10.847 ; 10.847 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 8.513  ; 8.513  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.265  ; 9.265  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 9.472  ; 9.472  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 9.065  ; 9.065  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 8.513  ; 8.513  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 8.872  ; 8.872  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.254  ; 9.254  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 8.929  ; 8.929  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.872  ; 8.872  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.739  ; 8.739  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 10.205 ; 10.205 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 10.194 ; 10.194 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 8.483  ; 8.483  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.483  ; 8.483  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.579  ; 8.579  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.887  ; 8.887  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 9.053  ; 9.053  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 9.399  ; 9.399  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.322  ; 9.322  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.525  ; 9.525  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.160  ; 9.160  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 8.478  ; 8.478  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 10.843 ; 10.843 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 11.273 ; 11.273 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 10.435 ; 10.435 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 9.097  ; 9.097  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 10.579 ; 10.579 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 10.196 ; 10.196 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 9.600  ; 9.600  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 9.929  ; 9.929  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 9.541  ; 9.541  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 10.583 ; 10.583 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 9.307  ; 9.307  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 8.478  ; 8.478  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 9.823  ; 9.823  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 9.904  ; 9.904  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 10.000 ; 10.000 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 8.919  ; 8.919  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 9.935  ; 9.935  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 10.429 ; 10.429 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 9.745  ; 9.745  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 10.797 ; 10.797 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 9.466  ; 9.466  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 10.873 ; 10.873 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 10.601 ; 10.601 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 8.962  ; 8.962  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 9.738  ; 9.738  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 9.744  ; 9.744  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 9.380  ; 9.380  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 8.919  ; 8.919  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 9.113  ; 9.113  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 9.563  ; 9.563  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 9.209  ; 9.209  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 10.356 ; 10.356 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 10.749 ; 10.749 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 10.950 ; 10.950 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 10.702 ; 10.702 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 10.801 ; 10.801 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 11.102 ; 11.102 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 11.109 ; 11.109 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 10.801 ; 10.801 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 11.359 ; 11.359 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 11.127 ; 11.127 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 11.434 ; 11.434 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 11.127 ; 11.127 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 11.160 ; 11.160 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 11.433 ; 11.433 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 9.527  ; 9.527  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 11.323 ; 11.323 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 11.600 ; 11.600 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 11.687 ; 11.687 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 11.323 ; 11.323 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 11.402 ; 11.402 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 9.223  ; 9.223  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.599  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.625  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.635  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 10.195 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 10.205 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.496 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.496 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.801 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.798 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.181 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.181 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.162 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.170 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.526 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.172 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.888  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.599  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 72.254 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 72.279 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 72.289 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 72.849 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 72.859 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 73.150 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 73.150 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 73.455 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 73.452 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 72.836 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 72.836 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 72.817 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 72.825 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 73.181 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 72.827 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 72.543 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 72.254 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.599  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.625  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.635  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 10.195 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 10.205 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.496 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.496 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.801 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.798 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.181 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.181 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.162 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.170 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.526 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.172 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.888  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.599  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.030 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.056 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 11.066 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 11.626 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 11.636 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.927 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.927 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 12.232 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 12.229 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.612 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 11.612 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.593 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 11.601 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 11.957 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.603 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.319 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.030 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.599     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.625     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.635     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 10.195    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 10.205    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.496    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.496    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.801    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.798    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.181    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.181    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.162    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.170    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.526    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.172    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.888     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.599     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 72.254    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 72.279    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 72.289    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 72.849    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 72.859    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 73.150    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 73.150    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 73.455    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 73.452    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 72.836    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 72.836    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 72.817    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 72.825    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 73.181    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 72.827    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 72.543    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 72.254    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.599     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.625     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.635     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 10.195    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 10.205    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.496    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.496    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.801    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.798    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.181    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.181    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.162    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.170    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.526    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.172    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.888     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.599     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.030    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.056    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 11.066    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 11.626    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 11.636    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.927    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.927    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 12.232    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 12.229    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.612    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 11.612    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.593    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 11.601    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 11.957    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.603    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.319    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.030    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; counter_div_clk[2]           ; -24.525 ; -6623.462     ;
; vga_controller:vga|clk_25mhz ; -24.268 ; -5142.043     ;
; CLOCK_50                     ; -22.698 ; -2070.061     ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.720 ; -3.440        ;
; vga_controller:vga|clk_25mhz ; 0.215  ; 0.000         ;
; counter_div_clk[2]           ; 0.374  ; 0.000         ;
+------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz ; -1.627 ; -1425.728     ;
; CLOCK_50                     ; -1.380 ; -942.380      ;
; counter_div_clk[2]           ; -0.500 ; -290.000      ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                                ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -24.525 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.556     ;
; -24.521 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.552     ;
; -24.499 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.532     ;
; -24.498 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.526     ;
; -24.498 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.526     ;
; -24.495 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.528     ;
; -24.472 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.502     ;
; -24.472 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.502     ;
; -24.459 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.490     ;
; -24.455 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.486     ;
; -24.445 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.476     ;
; -24.441 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.471     ;
; -24.441 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.472     ;
; -24.440 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.470     ;
; -24.438 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.471     ;
; -24.434 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.467     ;
; -24.432 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.460     ;
; -24.432 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.460     ;
; -24.428 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.456     ;
; -24.428 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.459     ;
; -24.426 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.454     ;
; -24.424 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.455     ;
; -24.419 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.449     ;
; -24.418 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.446     ;
; -24.418 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.446     ;
; -24.417 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.447     ;
; -24.415 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.438     ;
; -24.415 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.447     ;
; -24.414 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~33            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.445     ;
; -24.414 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.446     ;
; -24.412 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~81            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.443     ;
; -24.411 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.441     ;
; -24.411 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.441     ;
; -24.410 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.433     ;
; -24.408 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.440     ;
; -24.408 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.440     ;
; -24.405 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 25.434     ;
; -24.405 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.433     ;
; -24.404 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.436     ;
; -24.402 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.432     ;
; -24.401 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.429     ;
; -24.401 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.429     ;
; -24.400 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.430     ;
; -24.400 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.430     ;
; -24.399 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.429     ;
; -24.393 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.425     ;
; -24.391 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.423     ;
; -24.389 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 25.414     ;
; -24.388 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~33            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.421     ;
; -24.386 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~81            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.419     ;
; -24.384 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 25.410     ;
; -24.384 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 25.409     ;
; -24.382 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 25.416     ;
; -24.382 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 25.416     ;
; -24.379 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.410     ;
; -24.379 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.409     ;
; -24.378 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 25.412     ;
; -24.375 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.405     ;
; -24.374 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.404     ;
; -24.374 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.406     ;
; -24.373 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.405     ;
; -24.371 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.402     ;
; -24.371 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.402     ;
; -24.366 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.397     ;
; -24.363 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.391     ;
; -24.362 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.393     ;
; -24.362 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.390     ;
; -24.362 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.390     ;
; -24.361 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.391     ;
; -24.360 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~135           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.393     ;
; -24.360 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.390     ;
; -24.360 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.388     ;
; -24.359 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.390     ;
; -24.359 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~103           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.392     ;
; -24.358 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.386     ;
; -24.355 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.386     ;
; -24.354 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.386     ;
; -24.353 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.385     ;
; -24.353 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.383     ;
; -24.352 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.375     ;
; -24.351 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][4]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.383     ;
; -24.351 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.381     ;
; -24.350 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.373     ;
; -24.349 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.372     ;
; -24.348 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.376     ;
; -24.348 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~33            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.379     ;
; -24.346 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 25.374     ;
; -24.346 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~81            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 25.377     ;
; -24.345 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.378     ;
; -24.345 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.378     ;
; -24.344 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.374     ;
; -24.344 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~76            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 25.367     ;
; -24.343 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.373     ;
; -24.342 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.374     ;
; -24.342 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 25.374     ;
; -24.341 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.371     ;
; -24.340 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 25.373     ;
; -24.339 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.369     ;
; -24.339 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 25.369     ;
; -24.339 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 25.368     ;
+---------+------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                              ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                           ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -24.268 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.338     ;
; -24.242 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 25.314     ;
; -24.202 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.272     ;
; -24.195 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.263     ;
; -24.188 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.258     ;
; -24.181 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 25.253     ;
; -24.171 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.241     ;
; -24.170 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.238     ;
; -24.169 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.239     ;
; -24.160 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.215     ;
; -24.144 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.214     ;
; -24.143 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.216     ;
; -24.142 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 25.193     ;
; -24.134 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.199     ;
; -24.134 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.058      ; 25.191     ;
; -24.133 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 25.189     ;
; -24.131 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.190     ;
; -24.129 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.197     ;
; -24.122 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 25.186     ;
; -24.118 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 25.181     ;
; -24.117 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 25.192     ;
; -24.116 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.054      ; 25.169     ;
; -24.115 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.183     ;
; -24.113 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.171     ;
; -24.108 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.178     ;
; -24.108 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 25.175     ;
; -24.107 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.165     ;
; -24.105 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 25.166     ;
; -24.104 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.172     ;
; -24.101 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.166     ;
; -24.098 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.166     ;
; -24.096 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 25.162     ;
; -24.095 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.168     ;
; -24.094 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.149     ;
; -24.092 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.162     ;
; -24.092 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.157     ;
; -24.091 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.146     ;
; -24.090 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.158     ;
; -24.087 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 25.147     ;
; -24.083 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.142     ;
; -24.083 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.153     ;
; -24.081 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.146     ;
; -24.080 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.135     ;
; -24.079 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.137     ;
; -24.077 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.150     ;
; -24.076 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 25.127     ;
; -24.075 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 25.142     ;
; -24.073 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.141     ;
; -24.073 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.058      ; 25.130     ;
; -24.071 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg7 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 25.139     ;
; -24.069 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 25.144     ;
; -24.068 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.133     ;
; -24.067 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 25.123     ;
; -24.066 ; proc:pro0|unidad_control:c0|ir[10] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 25.137     ;
; -24.066 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 25.138     ;
; -24.065 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.124     ;
; -24.065 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.058      ; 25.122     ;
; -24.063 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.118     ;
; -24.063 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.136     ;
; -24.062 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 25.113     ;
; -24.057 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 25.118     ;
; -24.056 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 25.131     ;
; -24.056 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 25.120     ;
; -24.055 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.054      ; 25.108     ;
; -24.055 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 25.122     ;
; -24.054 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.119     ;
; -24.053 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 25.109     ;
; -24.053 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 25.113     ;
; -24.052 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 25.115     ;
; -24.051 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.110     ;
; -24.047 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 25.114     ;
; -24.047 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.105     ;
; -24.046 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.119     ;
; -24.046 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.104     ;
; -24.045 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.052      ; 25.096     ;
; -24.045 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg7 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.115     ;
; -24.044 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 25.105     ;
; -24.042 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 25.106     ;
; -24.038 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 25.101     ;
; -24.037 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.102     ;
; -24.036 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 25.092     ;
; -24.035 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 25.101     ;
; -24.035 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.100     ;
; -24.034 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.093     ;
; -24.033 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.091     ;
; -24.031 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.096     ;
; -24.029 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.102     ;
; -24.026 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 25.086     ;
; -24.026 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.096     ;
; -24.025 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 25.089     ;
; -24.025 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 25.080     ;
; -24.021 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 25.084     ;
; -24.021 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.086     ;
; -24.017 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 25.076     ;
; -24.016 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.074     ;
; -24.015 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 25.088     ;
; -24.015 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 25.080     ;
; -24.014 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 25.081     ;
; -24.013 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 25.071     ;
; -24.012 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg9 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 25.082     ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -22.698 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 24.027     ;
; -22.672 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 24.003     ;
; -22.632 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.961     ;
; -22.618 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.947     ;
; -22.611 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.942     ;
; -22.601 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.930     ;
; -22.496 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.826     ;
; -22.387 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.312      ; 23.731     ;
; -22.384 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 23.716     ;
; -22.323 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.653     ;
; -22.320 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.649     ;
; -22.259 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.588     ;
; -22.041 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.372     ;
; -21.967 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.297     ;
; -21.945 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 23.277     ;
; -21.936 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 23.268     ;
; -21.933 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.262     ;
; -21.895 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.225     ;
; -21.875 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.205     ;
; -21.812 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.143     ;
; -21.806 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.139     ;
; -21.803 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.136     ;
; -21.800 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.306      ; 23.138     ;
; -21.798 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.131     ;
; -21.768 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 23.104     ;
; -21.755 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 23.087     ;
; -21.753 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.084     ;
; -21.739 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.072     ;
; -21.732 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 23.066     ;
; -21.731 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.060     ;
; -21.728 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.306      ; 23.066     ;
; -21.727 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.060     ;
; -21.727 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 23.057     ;
; -21.726 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.055     ;
; -21.721 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.049     ;
; -21.707 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.038     ;
; -21.700 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.033     ;
; -21.699 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 23.035     ;
; -21.688 ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.306      ; 23.026     ;
; -21.685 ; proc:pro0|datapath:e0|regfile:reg0|br~128           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.014     ;
; -21.662 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.993     ;
; -21.660 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][4]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.989     ;
; -21.649 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.979     ;
; -21.649 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.979     ;
; -21.645 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.975     ;
; -21.635 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.964     ;
; -21.624 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.954     ;
; -21.612 ; proc:pro0|datapath:e0|regfile:reg0|br~127           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.941     ;
; -21.606 ; proc:pro0|datapath:e0|regfile:reg0|br~130           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.935     ;
; -21.596 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 22.928     ;
; -21.585 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.918     ;
; -21.584 ; proc:pro0|datapath:e0|regfile:reg0|br~142           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.914     ;
; -21.579 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][3]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.307      ; 22.918     ;
; -21.578 ; proc:pro0|datapath:e0|regfile:reg0|br~48            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.909     ;
; -21.573 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.906     ;
; -21.567 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.897     ;
; -21.564 ; proc:pro0|datapath:e0|regfile:reg0|br~92            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.897     ;
; -21.550 ; proc:pro0|datapath:e0|regfile:reg0|br~112           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.880     ;
; -21.548 ; proc:pro0|datapath:e0|regfile:reg0|br~129           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.877     ;
; -21.546 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.877     ;
; -21.544 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.302      ; 22.878     ;
; -21.540 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.871     ;
; -21.535 ; proc:pro0|datapath:e0|regfile:reg0|br~62            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.866     ;
; -21.524 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.854     ;
; -21.519 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.848     ;
; -21.512 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.845     ;
; -21.503 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.836     ;
; -21.503 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 22.831     ;
; -21.499 ; proc:pro0|datapath:e0|regfile:reg0|br~47            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.830     ;
; -21.489 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.822     ;
; -21.486 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.819     ;
; -21.486 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.819     ;
; -21.484 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 22.812     ;
; -21.482 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.812     ;
; -21.480 ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.811     ;
; -21.476 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.807     ;
; -21.469 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.799     ;
; -21.467 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 22.795     ;
; -21.460 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.793     ;
; -21.459 ; proc:pro0|datapath:e0|regfile:reg0|br~143           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 22.787     ;
; -21.459 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.789     ;
; -21.458 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][9]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.307      ; 22.797     ;
; -21.455 ; proc:pro0|datapath:e0|regfile:reg0|br~96            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 22.783     ;
; -21.450 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.783     ;
; -21.430 ; proc:pro0|datapath:e0|regfile:reg0|br~97            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.761     ;
; -21.417 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.750     ;
; -21.414 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.744     ;
; -21.413 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.744     ;
; -21.412 ; proc:pro0|datapath:e0|regfile:reg0|br~64            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.743     ;
; -21.411 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 22.744     ;
; -21.396 ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.307      ; 22.735     ;
; -21.393 ; proc:pro0|datapath:e0|regfile:reg0|br~49            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.724     ;
; -21.392 ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.721     ;
; -21.380 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.710     ;
; -21.380 ; proc:pro0|datapath:e0|regfile:reg0|br~65            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 22.711     ;
; -21.379 ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 22.708     ;
; -21.378 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.708     ;
; -21.376 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 22.706     ;
; -21.370 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.308      ; 22.710     ;
; -21.370 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.300      ; 22.702     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.720 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.720 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.220 ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]                                                                                            ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -1.220 ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz                                                                                  ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; 0.215  ; counter_div_clk[0]                                                                                            ; counter_div_clk[0]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[48][0]                                                                                ; controlador_IO:io|br_io[48][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[49][0]                                                                                ; controlador_IO:io|br_io[49][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[44][0]                                                                                ; controlador_IO:io|br_io[44][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[36][0]                                                                                ; controlador_IO:io|br_io[36][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[38][0]                                                                                ; controlador_IO:io|br_io[38][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[46][0]                                                                                ; controlador_IO:io|br_io[46][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[32][0]                                                                                ; controlador_IO:io|br_io[32][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[40][0]                                                                                ; controlador_IO:io|br_io[40][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[42][0]                                                                                ; controlador_IO:io|br_io[42][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[34][0]                                                                                ; controlador_IO:io|br_io[34][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[35][0]                                                                                ; controlador_IO:io|br_io[35][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[43][0]                                                                                ; controlador_IO:io|br_io[43][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[33][0]                                                                                ; controlador_IO:io|br_io[33][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[41][0]                                                                                ; controlador_IO:io|br_io[41][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[45][0]                                                                                ; controlador_IO:io|br_io[45][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[37][0]                                                                                ; controlador_IO:io|br_io[37][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[39][0]                                                                                ; controlador_IO:io|br_io[39][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[47][0]                                                                                ; controlador_IO:io|br_io[47][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[50][0]                                                                                ; controlador_IO:io|br_io[50][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|bit_clear_char                                                                              ; controlador_IO:io|bit_clear_char                                                                              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|contador_milisegundos[0]                                                                    ; controlador_IO:io|contador_milisegundos[0]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[18][0]                                                                                ; controlador_IO:io|br_io[18][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[26][0]                                                                                ; controlador_IO:io|br_io[26][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[24][0]                                                                                ; controlador_IO:io|br_io[24][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[30][0]                                                                                ; controlador_IO:io|br_io[30][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[20][0]                                                                                ; controlador_IO:io|br_io[20][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[28][0]                                                                                ; controlador_IO:io|br_io[28][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[22][0]                                                                                ; controlador_IO:io|br_io[22][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[29][0]                                                                                ; controlador_IO:io|br_io[29][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[31][0]                                                                                ; controlador_IO:io|br_io[31][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[23][0]                                                                                ; controlador_IO:io|br_io[23][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[19][0]                                                                                ; controlador_IO:io|br_io[19][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[17][0]                                                                                ; controlador_IO:io|br_io[17][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[27][0]                                                                                ; controlador_IO:io|br_io[27][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[25][0]                                                                                ; controlador_IO:io|br_io[25][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[9][0]                                                                                 ; controlador_IO:io|br_io[9][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[8][0]                                                                                 ; controlador_IO:io|br_io[8][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[12][0]                                                                                ; controlador_IO:io|br_io[12][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[13][0]                                                                                ; controlador_IO:io|br_io[13][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[1][0]                                                                                 ; controlador_IO:io|br_io[1][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[0][0]                                                                                 ; controlador_IO:io|br_io[0][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[4][0]                                                                                 ; controlador_IO:io|br_io[4][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[5][0]                                                                                 ; controlador_IO:io|br_io[5][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[15][0]                                                                                ; controlador_IO:io|br_io[15][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[11][0]                                                                                ; controlador_IO:io|br_io[11][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[10][0]                                                                                ; controlador_IO:io|br_io[10][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[14][0]                                                                                ; controlador_IO:io|br_io[14][0]                                                                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[3][0]                                                                                 ; controlador_IO:io|br_io[3][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[7][0]                                                                                 ; controlador_IO:io|br_io[7][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[6][0]                                                                                 ; controlador_IO:io|br_io[6][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[2][0]                                                                                 ; controlador_IO:io|br_io[2][0]                                                                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; counter_div_clk[1]                                                                                            ; counter_div_clk[2]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; controlador_IO:io|contador_ciclos[15]                                                                         ; controlador_IO:io|contador_ciclos[15]                                                                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; controlador_IO:io|contador_milisegundos[15]                                                                   ; controlador_IO:io|contador_milisegundos[15]                                                                   ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; counter_div_clk[0]                                                                                            ; counter_div_clk[1]                                                                                            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.252  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.257  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.257  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.269  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.269  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.330  ; controlador_IO:io|contador_ciclos[11]                                                                         ; controlador_IO:io|br_io[20][11]                                                                               ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.344  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.496      ;
; 0.356  ; controlador_IO:io|contador_ciclos[9]                                                                          ; controlador_IO:io|contador_ciclos[9]                                                                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controlador_IO:io|contador_ciclos[4]                                                                          ; controlador_IO:io|contador_ciclos[4]                                                                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; controlador_IO:io|contador_ciclos[14]                                                                         ; controlador_IO:io|contador_ciclos[14]                                                                         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controlador_IO:io|contador_milisegundos[1]                                                                    ; controlador_IO:io|contador_milisegundos[1]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[2]                                                                    ; controlador_IO:io|contador_milisegundos[2]                                                                    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.366 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.519      ;
; 0.378 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.535      ;
; 0.464 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.616      ;
; 0.503 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.671      ;
; 0.523 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.675      ;
; 0.538 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.692      ;
; 0.552 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.704      ;
; 0.557 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.709      ;
; 0.558 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.710      ;
; 0.575 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.727      ;
; 0.592 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.744      ;
; 0.612 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.764      ;
; 0.615 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.766      ;
; 0.652 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.804      ;
; 0.656 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.808      ;
; 0.658 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.810      ;
; 0.661 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.813      ;
; 0.669 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.821      ;
; 0.672 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.823      ;
; 0.682 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.834      ;
; 0.717 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.869      ;
; 0.722 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.874      ;
; 0.728 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.880      ;
; 0.735 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 0.885      ;
; 0.736 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.888      ;
; 0.737 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.889      ;
; 0.739 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.891      ;
; 0.744 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.897      ;
; 0.753 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.904      ;
; 0.757 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.909      ;
; 0.763 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.915      ;
; 0.766 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.919      ;
; 0.771 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.923      ;
; 0.774 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.926      ;
; 0.803 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.954      ;
; 0.807 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.959      ;
; 0.809 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.961      ;
; 0.818 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.970      ;
; 0.837 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 1.046      ;
; 0.848 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.000      ;
; 0.849 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.000      ;
; 0.855 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.007      ;
; 0.856 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.007      ;
; 0.857 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.009      ;
; 0.857 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.008      ;
; 0.860 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.012      ;
; 0.862 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 1.071      ;
; 0.865 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 1.075      ;
; 0.868 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.020      ;
; 0.869 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.021      ;
; 0.871 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.022      ;
; 0.891 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.043      ;
; 0.893 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.045      ;
; 0.895 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH     ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 1.099      ;
; 0.898 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.049      ;
; 0.901 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.052      ;
; 0.906 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.057      ;
; 0.908 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 1.118      ;
; 0.910 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.062      ;
; 0.912 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 1.062      ;
; 0.913 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.065      ;
; 0.915 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.066      ;
; 0.919 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.067      ; 1.124      ;
; 0.920 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 1.073      ;
; 0.923 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.074      ;
; 0.925 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.076      ;
; 0.929 ; proc:pro0|unidad_control:c0|new_pc[11]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.069      ; 1.136      ;
; 0.929 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.080      ;
; 0.929 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.080      ;
; 0.932 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.083      ;
; 0.932 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.083      ;
; 0.941 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.092      ;
; 0.942 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.094      ;
; 0.942 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.094      ;
; 0.943 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.095      ;
; 0.946 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH     ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.061      ; 1.145      ;
; 0.948 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 1.158      ;
; 0.949 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg5  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 1.159      ;
; 0.954 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.105      ;
; 0.958 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 1.167      ;
; 0.958 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.109      ;
; 0.959 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.110      ;
; 0.959 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.110      ;
; 0.964 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg6  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.072      ; 1.174      ;
; 0.964 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 1.114      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.374 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.474 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][9]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][9]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.626      ;
; 0.481 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.633      ;
; 0.503 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.004      ; 0.659      ;
; 0.551 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][12] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][12] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.703      ;
; 0.557 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.709      ;
; 0.667 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 0.821      ;
; 0.701 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.005     ; 0.848      ;
; 0.719 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 0.877      ;
; 0.822 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.973      ;
; 0.837 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.298     ; 0.691      ;
; 0.843 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.298     ; 0.697      ;
; 0.849 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][9]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.297     ; 0.704      ;
; 0.887 ; controlador_IO:io|rd_io[11]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][11] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.286     ; 0.753      ;
; 0.938 ; proc:pro0|unidad_control:c0|ir[14]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.081      ;
; 0.939 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[1]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.090      ;
; 0.960 ; proc:pro0|unidad_control:c0|ir[14]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.103      ;
; 0.997 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.298     ; 0.851      ;
; 1.021 ; controlador_IO:io|rd_io[14]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][14] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 0.884      ;
; 1.025 ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.179      ;
; 1.027 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.297     ; 0.882      ;
; 1.030 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.181      ;
; 1.035 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[4][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.297     ; 0.890      ;
; 1.071 ; proc:pro0|unidad_control:c0|ir[15]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.214      ;
; 1.079 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[2]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.230      ;
; 1.086 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][6]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.287     ; 0.951      ;
; 1.087 ; proc:pro0|unidad_control:c0|ir[12]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.230      ;
; 1.093 ; proc:pro0|unidad_control:c0|ir[15]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.236      ;
; 1.105 ; proc:pro0|unidad_control:c0|ir[13]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.248      ;
; 1.105 ; controlador_IO:io|rd_io[12]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][12] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.283     ; 0.974      ;
; 1.108 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|unidad_control:c0|new_pc[5]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.260      ;
; 1.109 ; proc:pro0|unidad_control:c0|ir[12]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.252      ;
; 1.113 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.293     ; 0.972      ;
; 1.114 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[3]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.265      ;
; 1.115 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.297     ; 0.970      ;
; 1.124 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][13] ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.282      ;
; 1.127 ; proc:pro0|unidad_control:c0|ir[13]                  ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.270      ;
; 1.128 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.009     ; 1.271      ;
; 1.149 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[4]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.294     ; 1.007      ;
; 1.177 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|unidad_control:c0|ir[6]                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.332      ;
; 1.177 ; controlador_IO:io|rd_io[13]                         ; proc:pro0|datapath:e0|regfile:reg0|br~113           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.293     ; 1.036      ;
; 1.180 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][8]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.296     ; 1.036      ;
; 1.182 ; proc:pro0|unidad_control:c0|new_pc[15]              ; proc:pro0|unidad_control:c0|new_pc[15]              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.334      ;
; 1.184 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.342      ;
; 1.184 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[5]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.335      ;
; 1.189 ; controlador_IO:io|rd_io[10]                         ; proc:pro0|datapath:e0|regfile:reg0|br~142           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.284     ; 1.057      ;
; 1.191 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.291     ; 1.052      ;
; 1.193 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.348      ;
; 1.194 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.349      ;
; 1.198 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.006      ; 1.356      ;
; 1.198 ; controlador_IO:io|rd_io[7]                          ; proc:pro0|datapath:e0|regfile:reg0|br~107           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.298     ; 1.052      ;
; 1.200 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.355      ;
; 1.201 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][14] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.356      ;
; 1.207 ; controlador_IO:io|rd_io[1]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.292     ; 1.067      ;
; 1.219 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[6]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.370      ;
; 1.219 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.294     ; 1.077      ;
; 1.220 ; controlador_IO:io|rd_io[15]                         ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 1.083      ;
; 1.223 ; controlador_IO:io|rd_io[15]                         ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 1.086      ;
; 1.224 ; controlador_IO:io|rd_io[2]                          ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.291     ; 1.085      ;
; 1.224 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.294     ; 1.082      ;
; 1.237 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[3][3]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.293     ; 1.096      ;
; 1.239 ; proc:pro0|unidad_control:c0|ir[5]                   ; proc:pro0|unidad_control:c0|new_pc[7]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.390      ;
; 1.244 ; controlador_IO:io|rd_io[0]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 1.107      ;
; 1.248 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|unidad_control:c0|new_pc[6]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.400      ;
; 1.254 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[7]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.405      ;
; 1.257 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.412      ;
; 1.257 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[5][4]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.287     ; 1.122      ;
; 1.258 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.413      ;
; 1.258 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.413      ;
; 1.260 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.415      ;
; 1.262 ; proc:pro0|unidad_control:c0|new_pc[14]              ; proc:pro0|unidad_control:c0|ir[10]                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.416      ;
; 1.264 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.419      ;
; 1.264 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile:reg0|br~105           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.299     ; 1.117      ;
; 1.265 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.420      ;
; 1.265 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.420      ;
; 1.265 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.288     ; 1.129      ;
; 1.266 ; proc:pro0|unidad_control:c0|new_pc[14]              ; proc:pro0|unidad_control:c0|ir[1]                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.419      ;
; 1.267 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][13] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.422      ;
; 1.268 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.291     ; 1.129      ;
; 1.269 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.291     ; 1.130      ;
; 1.269 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[6][5]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.299     ; 1.122      ;
; 1.282 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile:reg0|br~140           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.295     ; 1.139      ;
; 1.283 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|unidad_control:c0|new_pc[7]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.435      ;
; 1.283 ; controlador_IO:io|rd_io[8]                          ; proc:pro0|datapath:e0|regfile:reg0|br~108           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.295     ; 1.140      ;
; 1.289 ; proc:pro0|unidad_control:c0|ir[0]                   ; proc:pro0|unidad_control:c0|new_pc[8]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.440      ;
; 1.293 ; controlador_IO:io|rd_io[5]                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][5]  ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.297     ; 1.148      ;
; 1.296 ; controlador_IO:io|rd_io[12]                         ; proc:pro0|datapath:e0|regfile_system:regS|bs[1][12] ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.283     ; 1.165      ;
; 1.297 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.288     ; 1.161      ;
; 1.297 ; controlador_IO:io|rd_io[6]                          ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.286     ; 1.163      ;
; 1.298 ; controlador_IO:io|rd_io[3]                          ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.288     ; 1.162      ;
; 1.299 ; proc:pro0|unidad_control:c0|ir[5]                   ; proc:pro0|unidad_control:c0|new_pc[6]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.450      ;
; 1.300 ; proc:pro0|unidad_control:c0|new_pc[13]              ; proc:pro0|unidad_control:c0|ir[1]                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.453      ;
; 1.301 ; proc:pro0|unidad_control:c0|ir[4]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.004     ; 1.449      ;
; 1.302 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~93            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.296     ; 1.158      ;
; 1.304 ; controlador_IO:io|rd_io[9]                          ; proc:pro0|datapath:e0|regfile:reg0|br~141           ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.296     ; 1.160      ;
; 1.305 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 1.168      ;
; 1.306 ; controlador_IO:io|rd_io[4]                          ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.289     ; 1.169      ;
; 1.308 ; proc:pro0|unidad_control:c0|ir[2]                   ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.004     ; 1.456      ;
; 1.309 ; proc:pro0|unidad_control:c0|ir[1]                   ; proc:pro0|unidad_control:c0|new_pc[2]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.460      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~100 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~101 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~102 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~103 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~104 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~105 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~106 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~107 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~108 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~109 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~110 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~111 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~112 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~113 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~114 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~115 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~116 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~117 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~118 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~119 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~120 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~121 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~122 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~123 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~124 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~125 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~126 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~127 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~128 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~129 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~130 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~131 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~132 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~133 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~134 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~135 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~136 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~137 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~138 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~139 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~140 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~141 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~142 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~143 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~144 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~145 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~146 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~147 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~20  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:pro0|datapath:e0|regfile:reg0|br~21  ;
+--------+--------------+----------------+------------------+--------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; 2.113 ; 2.113 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 1.986 ; 1.986 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.591 ; 0.591 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.591 ; 0.591 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.587 ; 4.587 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 3.796 ; 3.796 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 3.715 ; 3.715 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 3.633 ; 3.633 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 3.821 ; 3.821 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.089 ; 4.089 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 3.700 ; 3.700 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 3.182 ; 3.182 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.491 ; 4.491 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 3.811 ; 3.811 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 4.060 ; 4.060 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 3.680 ; 3.680 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 3.949 ; 3.949 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.156 ; 4.156 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.575 ; 4.575 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.063 ; 4.063 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.587 ; 4.587 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 1.399 ; 1.399 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 1.399 ; 1.399 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; -1.993 ; -1.993 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -1.866 ; -1.866 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.441 ; -2.441 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.216 ; -3.216 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.990 ; -2.990 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -3.087 ; -3.087 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.147 ; -3.147 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.252 ; -3.252 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.851 ; -2.851 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.441 ; -2.441 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.806 ; -2.806 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.948 ; -2.948 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.846 ; -2.846 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.886 ; -2.886 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.166 ; -3.166 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.845 ; -2.845 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.131 ; -3.131 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.942 ; -2.942 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -3.086 ; -3.086 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.193 ; -0.193 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.193 ; -0.193 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.787  ; 4.787  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.787  ; 4.787  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.597  ; 4.597  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.725  ; 4.725  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.586  ; 4.586  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.704  ; 4.704  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.654  ; 4.654  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 5.297  ; 5.297  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.776  ; 4.776  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.789  ; 4.789  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.148  ; 5.148  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.983  ; 4.983  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 5.297  ; 5.297  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.924  ; 4.924  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 5.554  ; 5.554  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.341  ; 5.341  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.153  ; 5.153  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.229  ; 5.229  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.218  ; 5.218  ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.261  ; 5.261  ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.256  ; 5.256  ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.554  ; 5.554  ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.665  ; 4.665  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.740  ; 4.740  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.779  ; 4.779  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 5.040  ; 5.040  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.578  ; 4.578  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.548  ; 4.548  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.550  ; 4.550  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.968  ; 4.968  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 5.040  ; 5.040  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 5.034  ; 5.034  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.370  ; 4.370  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 5.041  ; 5.041  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.411  ; 4.411  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.905  ; 4.905  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.471  ; 4.471  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.968  ; 4.968  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 5.041  ; 5.041  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.720  ; 4.720  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.584  ; 4.584  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.666  ; 4.666  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 5.137  ; 5.137  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.825  ; 4.825  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.650  ; 4.650  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 28.367 ; 28.367 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 27.625 ; 27.625 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 27.982 ; 27.982 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 28.102 ; 28.102 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 27.565 ; 27.565 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 27.843 ; 27.843 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 27.252 ; 27.252 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 27.191 ; 27.191 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 28.295 ; 28.295 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 27.697 ; 27.697 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 28.367 ; 28.367 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 27.886 ; 27.886 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 27.348 ; 27.348 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 27.598 ; 27.598 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 27.658 ; 27.658 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 27.519 ; 27.519 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 7.916  ; 7.916  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 6.832  ; 6.832  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 7.088  ; 7.088  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 6.706  ; 6.706  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 6.750  ; 6.750  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 6.765  ; 6.765  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 6.889  ; 6.889  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 6.505  ; 6.505  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 6.020  ; 6.020  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 7.374  ; 7.374  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 7.501  ; 7.501  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 7.156  ; 7.156  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 7.359  ; 7.359  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 7.276  ; 7.276  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 7.191  ; 7.191  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 7.186  ; 7.186  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 7.916  ; 7.916  ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 28.059 ; 28.059 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 28.135 ; 28.135 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 27.933 ; 27.933 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 13.690 ; 13.690 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 13.690 ; 13.690 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 13.553 ; 13.553 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 13.570 ; 13.570 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 13.628 ; 13.628 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 13.829 ; 13.829 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 13.825 ; 13.825 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 13.700 ; 13.700 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 13.724 ; 13.724 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 13.829 ; 13.829 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 5.686  ; 5.686  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 13.909 ; 13.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 13.902 ; 13.902 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 13.909 ; 13.909 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 13.812 ; 13.812 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 13.798 ; 13.798 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 5.282  ; 5.282  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.357 ; 4.357 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.426 ; 4.426 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.365 ; 4.365 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.357 ; 4.357 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.363 ; 4.363 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.424 ; 4.424 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.434 ; 4.434 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.372 ; 4.372 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.379 ; 4.379 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.482 ; 4.482 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.372 ; 4.372 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.418 ; 4.418 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.528 ; 4.528 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.875 ; 4.875 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 4.624 ; 4.624 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 4.594 ; 4.594 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.349 ; 5.349 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.620 ; 4.620 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.450 ; 4.450 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.617 ; 4.617 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.527 ; 4.527 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.550 ; 4.550 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 5.040 ; 5.040 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.411 ; 4.411 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.411 ; 4.411 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.905 ; 4.905 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 5.041 ; 5.041 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.720 ; 4.720 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.584 ; 4.584 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.666 ; 4.666 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 4.707 ; 4.707 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.825 ; 4.825 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.650 ; 4.650 ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.271 ; 4.271 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.227 ; 5.227 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 5.359 ; 5.359 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 5.013 ; 5.013 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 4.551 ; 4.551 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 5.106 ; 5.106 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.978 ; 4.978 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.685 ; 4.685 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.865 ; 4.865 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.647 ; 4.647 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 5.063 ; 5.063 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.580 ; 4.580 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.271 ; 4.271 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 4.775 ; 4.775 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 4.823 ; 4.823 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.890 ; 4.890 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.416 ; 4.416 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 4.838 ; 4.838 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 4.987 ; 4.987 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 4.761 ; 4.761 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.173 ; 5.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.709 ; 4.709 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 5.186 ; 5.186 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 5.147 ; 5.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.528 ; 4.528 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.758 ; 4.758 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.759 ; 4.759 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.616 ; 4.616 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 4.416 ; 4.416 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.527 ; 4.527 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.682 ; 4.682 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.533 ; 4.533 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 5.013 ; 5.013 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.209 ; 5.209 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.281 ; 5.281 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.093 ; 5.093 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 5.230 ; 5.230 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.350 ; 5.350 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.343 ; 5.343 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.230 ; 5.230 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.418 ; 5.418 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 5.355 ; 5.355 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 5.482 ; 5.482 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.355 ; 5.355 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.381 ; 5.381 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.484 ; 5.484 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.693 ; 4.693 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 5.453 ; 5.453 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.556 ; 5.556 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 5.564 ; 5.564 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 5.466 ; 5.466 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.453 ; 5.453 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.562 ; 4.562 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.800  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.825  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.835  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 5.025  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.035  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.142  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.142  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.261  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.262  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.023  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.023  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.004  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.014  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.175  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.014  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.912  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.800  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.101 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.125 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.135 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.325 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.335 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 28.442 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 28.442 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 28.561 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 28.562 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 28.324 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 28.324 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 28.305 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 28.315 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 28.476 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 28.315 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.213 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.101 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.800 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.825 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.835 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 5.025 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.035 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.142 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.142 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.261 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.262 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.023 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.023 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.004 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.014 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.175 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.014 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.912 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.800 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.239 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.264 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.274 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.464 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.474 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.581 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.581 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.700 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.701 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.462 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.462 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.443 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.453 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.614 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.453 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.351 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.239 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.800     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.825     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.835     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 5.025     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.035     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.142     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.142     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.261     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.262     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.023     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.023     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.004     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.014     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.175     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.014     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.912     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.800     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.101    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.125    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.135    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.325    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.335    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 28.442    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 28.442    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 28.561    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 28.562    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 28.324    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 28.324    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 28.305    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 28.315    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 28.476    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 28.315    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.213    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.101    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.800     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.825     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.835     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 5.025     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 5.035     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.142     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.142     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.261     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.262     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.023     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.023     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.004     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.014     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.175     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.014     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.912     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.800     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.239     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.264     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.274     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.464     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.474     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.581     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.581     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.700     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.701     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.462     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.462     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.443     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.453     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.614     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.453     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.351     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.239     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-------------------------------+------------+--------+----------+---------+---------------------+
; Clock                         ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -66.930    ; -2.690 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                     ; -62.514    ; -2.690 ; N/A      ; N/A     ; -1.631              ;
;  counter_div_clk[2]           ; -66.930    ; 0.374  ; N/A      ; N/A     ; -0.611              ;
;  vga_controller:vga|clk_25mhz ; -66.390    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS               ; -39517.341 ; -5.38  ; 0.0      ; 0.0     ; -3313.649           ;
;  CLOCK_50                     ; -7017.927  ; -5.380 ; N/A      ; N/A     ; -1151.533           ;
;  counter_div_clk[2]           ; -18110.574 ; 0.000  ; N/A      ; N/A     ; -354.380            ;
;  vga_controller:vga|clk_25mhz ; -14388.840 ; 0.000  ; N/A      ; N/A     ; -1807.736           ;
+-------------------------------+------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; 4.577  ; 4.577  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 4.377  ; 4.377  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 2.649  ; 2.649  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 2.649  ; 2.649  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.889 ; 10.889 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 8.807  ; 8.807  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.507  ; 8.507  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 8.445  ; 8.445  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 8.925  ; 8.925  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.659  ; 9.659  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 8.556  ; 8.556  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.231  ; 7.231  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 10.626 ; 10.626 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 8.848  ; 8.848  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.677  ; 9.677  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.425  ; 8.425  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.364  ; 9.364  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.647  ; 9.647  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.878 ; 10.878 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.351  ; 9.351  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.889 ; 10.889 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.442  ; 4.442  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 4.442  ; 4.442  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; PS2_CLK      ; CLOCK_50           ; -1.993 ; -1.993 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -1.866 ; -1.866 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.463  ; 0.463  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.441 ; -2.441 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.216 ; -3.216 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.990 ; -2.990 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -3.087 ; -3.087 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.147 ; -3.147 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.252 ; -3.252 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.851 ; -2.851 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.441 ; -2.441 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.806 ; -2.806 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.948 ; -2.948 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.846 ; -2.846 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.886 ; -2.886 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.166 ; -3.166 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.845 ; -2.845 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.131 ; -3.131 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.942 ; -2.942 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -3.086 ; -3.086 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.193 ; -0.193 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.193 ; -0.193 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 9.810  ; 9.810  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 9.810  ; 9.810  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 9.310  ; 9.310  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.284  ; 9.284  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.491  ; 9.491  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 9.389  ; 9.389  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.430  ; 9.430  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.079 ; 11.079 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 9.724  ; 9.724  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 9.828  ; 9.828  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 10.681 ; 10.681 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.367 ; 10.367 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 11.079 ; 11.079 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 10.040 ; 10.040 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.160 ; 11.160 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 10.770 ; 10.770 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 10.870 ; 10.870 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 10.848 ; 10.848 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.028 ; 11.028 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.032 ; 11.032 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.751  ; 9.751  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 10.332 ; 10.332 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.253 ; 10.253 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 9.497  ; 9.497  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 9.732  ; 9.732  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.726  ; 9.726  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.864 ; 10.864 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 10.205 ; 10.205 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.872  ; 8.872  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.739  ; 8.739  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 10.034 ; 10.034 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 10.205 ; 10.205 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 10.194 ; 10.194 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.385  ; 8.385  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.483  ; 8.483  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.579  ; 8.579  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 10.030 ; 10.030 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 10.193 ; 10.193 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.887  ; 8.887  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 9.053  ; 9.053  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 10.505 ; 10.505 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.322  ; 9.322  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.525  ; 9.525  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.160  ; 9.160  ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 72.933 ; 72.933 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 70.960 ; 70.960 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 71.919 ; 71.919 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 72.325 ; 72.325 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 70.634 ; 70.634 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 71.480 ; 71.480 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 69.954 ; 69.954 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 69.823 ; 69.823 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 72.700 ; 72.700 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 71.184 ; 71.184 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 72.933 ; 72.933 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 71.598 ; 71.598 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 70.111 ; 70.111 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 70.758 ; 70.758 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 70.866 ; 70.866 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 70.333 ; 70.333 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.914 ; 17.914 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 15.194 ; 15.194 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 15.953 ; 15.953 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.002 ; 15.002 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 15.059 ; 15.059 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 15.135 ; 15.135 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 15.259 ; 15.259 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 14.395 ; 14.395 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.087 ; 13.087 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 16.556 ; 16.556 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 17.119 ; 17.119 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.290 ; 16.290 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 16.806 ; 16.806 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.586 ; 16.586 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 16.124 ; 16.124 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 16.231 ; 16.231 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 17.914 ; 17.914 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 71.980 ; 71.980 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 72.138 ; 72.138 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 71.664 ; 71.664 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 31.535 ; 31.535 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 31.535 ; 31.535 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 31.156 ; 31.156 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 31.234 ; 31.234 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 31.406 ; 31.406 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 31.835 ; 31.835 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 31.832 ; 31.832 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.529 ; 31.529 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.558 ; 31.558 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 31.835 ; 31.835 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 12.238 ; 12.238 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 32.087 ; 32.087 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 32.002 ; 32.002 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 32.087 ; 32.087 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 31.725 ; 31.725 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 31.802 ; 31.802 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 11.245 ; 11.245 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.357 ; 4.357 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.426 ; 4.426 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.365 ; 4.365 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.357 ; 4.357 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.363 ; 4.363 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.424 ; 4.424 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.434 ; 4.434 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.372 ; 4.372 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.379 ; 4.379 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.482 ; 4.482 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.372 ; 4.372 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.418 ; 4.418 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.528 ; 4.528 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.875 ; 4.875 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 4.636 ; 4.636 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 4.624 ; 4.624 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 4.594 ; 4.594 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.349 ; 5.349 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.620 ; 4.620 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.318 ; 4.318 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.450 ; 4.450 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.617 ; 4.617 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.527 ; 4.527 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.550 ; 4.550 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 5.040 ; 5.040 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.411 ; 4.411 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.411 ; 4.411 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.905 ; 4.905 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.968 ; 4.968 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 5.041 ; 5.041 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.720 ; 4.720 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.584 ; 4.584 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.666 ; 4.666 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; CLOCK_50                     ; 4.707 ; 4.707 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.825 ; 4.825 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.650 ; 4.650 ; Rise       ; CLOCK_50                     ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.271 ; 4.271 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.227 ; 5.227 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 5.359 ; 5.359 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 5.013 ; 5.013 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 4.551 ; 4.551 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 5.106 ; 5.106 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.978 ; 4.978 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.685 ; 4.685 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.865 ; 4.865 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.647 ; 4.647 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 5.063 ; 5.063 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.580 ; 4.580 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.271 ; 4.271 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 4.775 ; 4.775 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 4.823 ; 4.823 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.890 ; 4.890 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.416 ; 4.416 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 4.838 ; 4.838 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 4.987 ; 4.987 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 4.761 ; 4.761 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.173 ; 5.173 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.709 ; 4.709 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 5.186 ; 5.186 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 5.147 ; 5.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.528 ; 4.528 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.758 ; 4.758 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.759 ; 4.759 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.616 ; 4.616 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 4.416 ; 4.416 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.527 ; 4.527 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.682 ; 4.682 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.533 ; 4.533 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 5.013 ; 5.013 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.209 ; 5.209 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.281 ; 5.281 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.093 ; 5.093 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 5.230 ; 5.230 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.350 ; 5.350 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.343 ; 5.343 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.230 ; 5.230 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.418 ; 5.418 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 5.355 ; 5.355 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 5.482 ; 5.482 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.355 ; 5.355 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.381 ; 5.381 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.484 ; 5.484 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.693 ; 4.693 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 5.453 ; 5.453 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.556 ; 5.556 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 5.564 ; 5.564 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 5.466 ; 5.466 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.453 ; 5.453 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.562 ; 4.562 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 4199         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; CLOCK_50                     ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; counter_div_clk[2]           ; 256          ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; counter_div_clk[2]           ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; counter_div_clk[2]           ; 3264         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 4199         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; CLOCK_50                     ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; counter_div_clk[2]           ; 256          ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; counter_div_clk[2]           ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; counter_div_clk[2]           ; 3264         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 19    ; 19    ;
; Unconstrained Input Port Paths  ; 760   ; 760   ;
; Unconstrained Output Ports      ; 93    ; 93    ;
; Unconstrained Output Port Paths ; 11130 ; 11130 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 04 13:14:32 2017
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:vga|clk_25mhz vga_controller:vga|clk_25mhz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -66.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -66.930    -18110.574 counter_div_clk[2] 
    Info (332119):   -66.390    -14388.840 vga_controller:vga|clk_25mhz 
    Info (332119):   -62.514     -7017.927 CLOCK_50 
Info (332146): Worst-case hold slack is -2.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.690        -5.380 CLOCK_50 
    Info (332119):     0.445         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     1.016         0.000 counter_div_clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1807.736 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.631     -1151.533 CLOCK_50 
    Info (332119):    -0.611      -354.380 counter_div_clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -24.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.525     -6623.462 counter_div_clk[2] 
    Info (332119):   -24.268     -5142.043 vga_controller:vga|clk_25mhz 
    Info (332119):   -22.698     -2070.061 CLOCK_50 
Info (332146): Worst-case hold slack is -1.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.720        -3.440 CLOCK_50 
    Info (332119):     0.215         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     0.374         0.000 counter_div_clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1425.728 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.380      -942.380 CLOCK_50 
    Info (332119):    -0.500      -290.000 counter_div_clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 539 megabytes
    Info: Processing ended: Thu May 04 13:14:35 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


