// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_dataflow_parent_loop_proc82 (
        A_0_address0,
        A_0_ce0,
        A_0_d0,
        A_0_q0,
        A_0_we0,
        A_0_address1,
        A_0_ce1,
        A_0_d1,
        A_0_q1,
        A_0_we1,
        ii,
        A_1_address0,
        A_1_ce0,
        A_1_d0,
        A_1_q0,
        A_1_we0,
        A_1_address1,
        A_1_ce1,
        A_1_d1,
        A_1_q1,
        A_1_we1,
        A_2_address0,
        A_2_ce0,
        A_2_d0,
        A_2_q0,
        A_2_we0,
        A_2_address1,
        A_2_ce1,
        A_2_d1,
        A_2_q1,
        A_2_we1,
        A_3_address0,
        A_3_ce0,
        A_3_d0,
        A_3_q0,
        A_3_we0,
        A_3_address1,
        A_3_ce1,
        A_3_d1,
        A_3_q1,
        A_3_we1,
        B_0_address0,
        B_0_ce0,
        B_0_d0,
        B_0_q0,
        B_0_we0,
        B_0_address1,
        B_0_ce1,
        B_0_d1,
        B_0_q1,
        B_0_we1,
        B_1_address0,
        B_1_ce0,
        B_1_d0,
        B_1_q0,
        B_1_we0,
        B_1_address1,
        B_1_ce1,
        B_1_d1,
        B_1_q1,
        B_1_we1,
        B_2_address0,
        B_2_ce0,
        B_2_d0,
        B_2_q0,
        B_2_we0,
        B_2_address1,
        B_2_ce1,
        B_2_d1,
        B_2_q1,
        B_2_we1,
        B_3_address0,
        B_3_ce0,
        B_3_d0,
        B_3_q0,
        B_3_we0,
        B_3_address1,
        B_3_ce1,
        B_3_d1,
        B_3_q1,
        B_3_we1,
        C_3_address0,
        C_3_ce0,
        C_3_d0,
        C_3_q0,
        C_3_we0,
        C_3_address1,
        C_3_ce1,
        C_3_d1,
        C_3_q1,
        C_3_we1,
        C_2_address0,
        C_2_ce0,
        C_2_d0,
        C_2_q0,
        C_2_we0,
        C_2_address1,
        C_2_ce1,
        C_2_d1,
        C_2_q1,
        C_2_we1,
        C_1_address0,
        C_1_ce0,
        C_1_d0,
        C_1_q0,
        C_1_we0,
        C_1_address1,
        C_1_ce1,
        C_1_d1,
        C_1_q1,
        C_1_we1,
        C_0_address0,
        C_0_ce0,
        C_0_d0,
        C_0_q0,
        C_0_we0,
        C_0_address1,
        C_0_ce1,
        C_0_d1,
        C_0_q1,
        C_0_we1,
        ap_clk,
        ap_rst,
        ii_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [7:0] A_0_address0;
output   A_0_ce0;
output  [31:0] A_0_d0;
input  [31:0] A_0_q0;
output   A_0_we0;
output  [7:0] A_0_address1;
output   A_0_ce1;
output  [31:0] A_0_d1;
input  [31:0] A_0_q1;
output   A_0_we1;
input  [1:0] ii;
output  [7:0] A_1_address0;
output   A_1_ce0;
output  [31:0] A_1_d0;
input  [31:0] A_1_q0;
output   A_1_we0;
output  [7:0] A_1_address1;
output   A_1_ce1;
output  [31:0] A_1_d1;
input  [31:0] A_1_q1;
output   A_1_we1;
output  [7:0] A_2_address0;
output   A_2_ce0;
output  [31:0] A_2_d0;
input  [31:0] A_2_q0;
output   A_2_we0;
output  [7:0] A_2_address1;
output   A_2_ce1;
output  [31:0] A_2_d1;
input  [31:0] A_2_q1;
output   A_2_we1;
output  [7:0] A_3_address0;
output   A_3_ce0;
output  [31:0] A_3_d0;
input  [31:0] A_3_q0;
output   A_3_we0;
output  [7:0] A_3_address1;
output   A_3_ce1;
output  [31:0] A_3_d1;
input  [31:0] A_3_q1;
output   A_3_we1;
output  [7:0] B_0_address0;
output   B_0_ce0;
output  [31:0] B_0_d0;
input  [31:0] B_0_q0;
output   B_0_we0;
output  [7:0] B_0_address1;
output   B_0_ce1;
output  [31:0] B_0_d1;
input  [31:0] B_0_q1;
output   B_0_we1;
output  [7:0] B_1_address0;
output   B_1_ce0;
output  [31:0] B_1_d0;
input  [31:0] B_1_q0;
output   B_1_we0;
output  [7:0] B_1_address1;
output   B_1_ce1;
output  [31:0] B_1_d1;
input  [31:0] B_1_q1;
output   B_1_we1;
output  [7:0] B_2_address0;
output   B_2_ce0;
output  [31:0] B_2_d0;
input  [31:0] B_2_q0;
output   B_2_we0;
output  [7:0] B_2_address1;
output   B_2_ce1;
output  [31:0] B_2_d1;
input  [31:0] B_2_q1;
output   B_2_we1;
output  [7:0] B_3_address0;
output   B_3_ce0;
output  [31:0] B_3_d0;
input  [31:0] B_3_q0;
output   B_3_we0;
output  [7:0] B_3_address1;
output   B_3_ce1;
output  [31:0] B_3_d1;
input  [31:0] B_3_q1;
output   B_3_we1;
output  [5:0] C_3_address0;
output   C_3_ce0;
output  [31:0] C_3_d0;
input  [31:0] C_3_q0;
output   C_3_we0;
output  [5:0] C_3_address1;
output   C_3_ce1;
output  [31:0] C_3_d1;
input  [31:0] C_3_q1;
output   C_3_we1;
output  [5:0] C_2_address0;
output   C_2_ce0;
output  [31:0] C_2_d0;
input  [31:0] C_2_q0;
output   C_2_we0;
output  [5:0] C_2_address1;
output   C_2_ce1;
output  [31:0] C_2_d1;
input  [31:0] C_2_q1;
output   C_2_we1;
output  [5:0] C_1_address0;
output   C_1_ce0;
output  [31:0] C_1_d0;
input  [31:0] C_1_q0;
output   C_1_we0;
output  [5:0] C_1_address1;
output   C_1_ce1;
output  [31:0] C_1_d1;
input  [31:0] C_1_q1;
output   C_1_we1;
output  [5:0] C_0_address0;
output   C_0_ce0;
output  [31:0] C_0_d0;
input  [31:0] C_0_q0;
output   C_0_we0;
output  [5:0] C_0_address1;
output   C_0_ce1;
output  [31:0] C_0_d1;
input  [31:0] C_0_q1;
output   C_0_we1;
input   ap_clk;
input   ap_rst;
input   ii_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg ap_done;
reg ap_ready;
reg ap_idle;

wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_we1;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_we0;
wire   [7:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_we1;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_we0;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_we1;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_we0;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_we1;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_we0;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_we1;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce0;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_d0;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_we0;
wire   [5:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce1;
wire   [31:0] dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_d1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_we1;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_start;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_done;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_ready;
wire    dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_idle;
reg    dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue;
reg   [1:0] loop_dataflow_input_count;
reg   [1:0] loop_dataflow_output_count;
wire   [1:0] bound_minus_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 2'd0;
#0 loop_dataflow_output_count = 2'd0;
end

Bert_layer_dataflow_in_loop_VITIS_LOOP_66_1 dataflow_in_loop_VITIS_LOOP_66_1_U0(
    .A_0_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_address0),
    .A_0_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_ce0),
    .A_0_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_d0),
    .A_0_q0(A_0_q0),
    .A_0_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_we0),
    .A_0_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_address1),
    .A_0_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_ce1),
    .A_0_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_d1),
    .A_0_q1(32'd0),
    .A_0_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_we1),
    .ii(ii),
    .A_1_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_address0),
    .A_1_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_ce0),
    .A_1_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_d0),
    .A_1_q0(A_1_q0),
    .A_1_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_we0),
    .A_1_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_address1),
    .A_1_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_ce1),
    .A_1_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_d1),
    .A_1_q1(32'd0),
    .A_1_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_we1),
    .A_2_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_address0),
    .A_2_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_ce0),
    .A_2_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_d0),
    .A_2_q0(A_2_q0),
    .A_2_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_we0),
    .A_2_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_address1),
    .A_2_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_ce1),
    .A_2_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_d1),
    .A_2_q1(32'd0),
    .A_2_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_we1),
    .A_3_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_address0),
    .A_3_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_ce0),
    .A_3_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_d0),
    .A_3_q0(A_3_q0),
    .A_3_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_we0),
    .A_3_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_address1),
    .A_3_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_ce1),
    .A_3_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_d1),
    .A_3_q1(32'd0),
    .A_3_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_we1),
    .B_0_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_address0),
    .B_0_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_ce0),
    .B_0_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_d0),
    .B_0_q0(B_0_q0),
    .B_0_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_we0),
    .B_0_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_address1),
    .B_0_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_ce1),
    .B_0_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_d1),
    .B_0_q1(32'd0),
    .B_0_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_we1),
    .jj(loop_dataflow_input_count),
    .B_1_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_address0),
    .B_1_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_ce0),
    .B_1_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_d0),
    .B_1_q0(B_1_q0),
    .B_1_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_we0),
    .B_1_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_address1),
    .B_1_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_ce1),
    .B_1_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_d1),
    .B_1_q1(32'd0),
    .B_1_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_we1),
    .B_2_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_address0),
    .B_2_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_ce0),
    .B_2_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_d0),
    .B_2_q0(B_2_q0),
    .B_2_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_we0),
    .B_2_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_address1),
    .B_2_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_ce1),
    .B_2_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_d1),
    .B_2_q1(32'd0),
    .B_2_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_we1),
    .B_3_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_address0),
    .B_3_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_ce0),
    .B_3_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_d0),
    .B_3_q0(B_3_q0),
    .B_3_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_we0),
    .B_3_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_address1),
    .B_3_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_ce1),
    .B_3_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_d1),
    .B_3_q1(32'd0),
    .B_3_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_we1),
    .C_3_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address0),
    .C_3_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce0),
    .C_3_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_d0),
    .C_3_q0(32'd0),
    .C_3_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_we0),
    .C_3_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address1),
    .C_3_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce1),
    .C_3_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_d1),
    .C_3_q1(C_3_q1),
    .C_3_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_we1),
    .C_2_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address0),
    .C_2_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce0),
    .C_2_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_d0),
    .C_2_q0(32'd0),
    .C_2_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_we0),
    .C_2_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address1),
    .C_2_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce1),
    .C_2_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_d1),
    .C_2_q1(C_2_q1),
    .C_2_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_we1),
    .C_1_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address0),
    .C_1_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce0),
    .C_1_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_d0),
    .C_1_q0(32'd0),
    .C_1_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_we0),
    .C_1_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address1),
    .C_1_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce1),
    .C_1_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_d1),
    .C_1_q1(C_1_q1),
    .C_1_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_we1),
    .C_0_address0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address0),
    .C_0_ce0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce0),
    .C_0_d0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_d0),
    .C_0_q0(32'd0),
    .C_0_we0(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_we0),
    .C_0_address1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address1),
    .C_0_ce1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce1),
    .C_0_d1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_d1),
    .C_0_q1(C_0_q1),
    .C_0_we1(dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ii_ap_vld(ii_ap_vld),
    .jj_ap_vld(1'b0),
    .ap_start(dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_start),
    .ap_done(dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_done),
    .ap_ready(dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_ready),
    .ap_idle(dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_idle),
    .ap_continue(dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_input_count <= 2'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 2'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_output_count <= 2'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 2'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue == 1'b1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 2'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == 2'd0) & (ap_start == 1'b0) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_idle == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_ready == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue = 1'b1;
    end else begin
        dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_continue = 1'b0;
    end
end

assign A_0_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_address0;

assign A_0_address1 = 8'd0;

assign A_0_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_0_ce0;

assign A_0_ce1 = 1'b0;

assign A_0_d0 = 32'd0;

assign A_0_d1 = 32'd0;

assign A_0_we0 = 1'b0;

assign A_0_we1 = 1'b0;

assign A_1_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_address0;

assign A_1_address1 = 8'd0;

assign A_1_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_1_ce0;

assign A_1_ce1 = 1'b0;

assign A_1_d0 = 32'd0;

assign A_1_d1 = 32'd0;

assign A_1_we0 = 1'b0;

assign A_1_we1 = 1'b0;

assign A_2_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_address0;

assign A_2_address1 = 8'd0;

assign A_2_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_2_ce0;

assign A_2_ce1 = 1'b0;

assign A_2_d0 = 32'd0;

assign A_2_d1 = 32'd0;

assign A_2_we0 = 1'b0;

assign A_2_we1 = 1'b0;

assign A_3_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_address0;

assign A_3_address1 = 8'd0;

assign A_3_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_A_3_ce0;

assign A_3_ce1 = 1'b0;

assign A_3_d0 = 32'd0;

assign A_3_d1 = 32'd0;

assign A_3_we0 = 1'b0;

assign A_3_we1 = 1'b0;

assign B_0_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_address0;

assign B_0_address1 = 8'd0;

assign B_0_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_0_ce0;

assign B_0_ce1 = 1'b0;

assign B_0_d0 = 32'd0;

assign B_0_d1 = 32'd0;

assign B_0_we0 = 1'b0;

assign B_0_we1 = 1'b0;

assign B_1_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_address0;

assign B_1_address1 = 8'd0;

assign B_1_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_1_ce0;

assign B_1_ce1 = 1'b0;

assign B_1_d0 = 32'd0;

assign B_1_d1 = 32'd0;

assign B_1_we0 = 1'b0;

assign B_1_we1 = 1'b0;

assign B_2_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_address0;

assign B_2_address1 = 8'd0;

assign B_2_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_2_ce0;

assign B_2_ce1 = 1'b0;

assign B_2_d0 = 32'd0;

assign B_2_d1 = 32'd0;

assign B_2_we0 = 1'b0;

assign B_2_we1 = 1'b0;

assign B_3_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_address0;

assign B_3_address1 = 8'd0;

assign B_3_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_B_3_ce0;

assign B_3_ce1 = 1'b0;

assign B_3_d0 = 32'd0;

assign B_3_d1 = 32'd0;

assign B_3_we0 = 1'b0;

assign B_3_we1 = 1'b0;

assign C_0_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address0;

assign C_0_address1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_address1;

assign C_0_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce0;

assign C_0_ce1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_ce1;

assign C_0_d0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_d0;

assign C_0_d1 = 32'd0;

assign C_0_we0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_0_we0;

assign C_0_we1 = 1'b0;

assign C_1_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address0;

assign C_1_address1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_address1;

assign C_1_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce0;

assign C_1_ce1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_ce1;

assign C_1_d0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_d0;

assign C_1_d1 = 32'd0;

assign C_1_we0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_1_we0;

assign C_1_we1 = 1'b0;

assign C_2_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address0;

assign C_2_address1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_address1;

assign C_2_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce0;

assign C_2_ce1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_ce1;

assign C_2_d0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_d0;

assign C_2_d1 = 32'd0;

assign C_2_we0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_2_we0;

assign C_2_we1 = 1'b0;

assign C_3_address0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address0;

assign C_3_address1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_address1;

assign C_3_ce0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce0;

assign C_3_ce1 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_ce1;

assign C_3_d0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_d0;

assign C_3_d1 = 32'd0;

assign C_3_we0 = dataflow_in_loop_VITIS_LOOP_66_1_U0_C_3_we0;

assign C_3_we1 = 1'b0;

assign bound_minus_1 = (2'd3 - 2'd1);

assign dataflow_in_loop_VITIS_LOOP_66_1_U0_ap_start = ap_start;

endmodule //Bert_layer_dataflow_parent_loop_proc82
