Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 15:01:02 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  1312        
SYNTH-10   Warning   Wide multiplier                                            3           
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.799        0.000                      0                53733        0.048        0.000                      0                53733       40.410        0.000                       0                  5929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        60.799        0.000                      0                53733        0.048        0.000                      0                53733       40.410        0.000                       0                  5929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       60.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.799ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.848ns  (logic 0.580ns (2.655%)  route 21.268ns (97.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         9.279    26.942    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WE
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.436    88.130    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WCLK
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_A/CLK
                         clock pessimism              0.179    88.309    
                         clock uncertainty           -0.035    88.274    
    SLICE_X42Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.741    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                         -26.942    
  -------------------------------------------------------------------
                         slack                                 60.799    

Slack (MET) :             60.799ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.848ns  (logic 0.580ns (2.655%)  route 21.268ns (97.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         9.279    26.942    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WE
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.436    88.130    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WCLK
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_B/CLK
                         clock pessimism              0.179    88.309    
                         clock uncertainty           -0.035    88.274    
    SLICE_X42Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.741    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                         -26.942    
  -------------------------------------------------------------------
                         slack                                 60.799    

Slack (MET) :             60.799ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.848ns  (logic 0.580ns (2.655%)  route 21.268ns (97.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         9.279    26.942    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WE
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.436    88.130    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WCLK
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_C/CLK
                         clock pessimism              0.179    88.309    
                         clock uncertainty           -0.035    88.274    
    SLICE_X42Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.741    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                         -26.942    
  -------------------------------------------------------------------
                         slack                                 60.799    

Slack (MET) :             60.799ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.848ns  (logic 0.580ns (2.655%)  route 21.268ns (97.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         9.279    26.942    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WE
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.436    88.130    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/WCLK
    SLICE_X42Y58         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_D/CLK
                         clock pessimism              0.179    88.309    
                         clock uncertainty           -0.035    88.274    
    SLICE_X42Y58         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.741    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                         -26.942    
  -------------------------------------------------------------------
                         slack                                 60.799    

Slack (MET) :             61.209ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.123ns  (logic 2.557ns (11.558%)  route 19.566ns (88.442%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 88.142 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.552     5.096    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=7873, routed)       15.472    21.024    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/A6
    SLICE_X60Y74         MUXF7 (Prop_muxf7_S_O)       0.314    21.338 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/F7.B/O
                         net (fo=1, routed)           0.000    21.338    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/O0
    SLICE_X60Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    21.436 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/F8/O
                         net (fo=1, routed)           1.298    22.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.319    23.052 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_52/O
                         net (fo=1, routed)           0.000    23.052    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_52_n_0
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    23.269 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_24/O
                         net (fo=1, routed)           0.526    23.795    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_24_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.299    24.094 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_11/O
                         net (fo=2, routed)           1.614    25.708    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[24]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.124    25.832 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_3/O
                         net (fo=2, routed)           0.657    26.489    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_3_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.996 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.996    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.219 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__6/O[0]
                         net (fo=1, routed)           0.000    27.219    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__6_n_7
    SLICE_X40Y45         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.447    88.142    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]/C
                         clock pessimism              0.259    88.401    
                         clock uncertainty           -0.035    88.366    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)        0.062    88.428    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[28]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                         -27.219    
  -------------------------------------------------------------------
                         slack                                 61.209    

Slack (MET) :             61.287ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.352ns  (logic 0.580ns (2.716%)  route 20.772ns (97.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         8.782    26.446    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WE
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.428    88.122    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WCLK
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_A/CLK
                         clock pessimism              0.179    88.301    
                         clock uncertainty           -0.035    88.266    
    SLICE_X38Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.733    
                         arrival time                         -26.446    
  -------------------------------------------------------------------
                         slack                                 61.287    

Slack (MET) :             61.287ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.352ns  (logic 0.580ns (2.716%)  route 20.772ns (97.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         8.782    26.446    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WE
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.428    88.122    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WCLK
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_B/CLK
                         clock pessimism              0.179    88.301    
                         clock uncertainty           -0.035    88.266    
    SLICE_X38Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         87.733    
                         arrival time                         -26.446    
  -------------------------------------------------------------------
                         slack                                 61.287    

Slack (MET) :             61.287ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.352ns  (logic 0.580ns (2.716%)  route 20.772ns (97.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         8.782    26.446    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WE
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.428    88.122    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WCLK
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_C/CLK
                         clock pessimism              0.179    88.301    
                         clock uncertainty           -0.035    88.266    
    SLICE_X38Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         87.733    
                         arrival time                         -26.446    
  -------------------------------------------------------------------
                         slack                                 61.287    

Slack (MET) :             61.287ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.352ns  (logic 0.580ns (2.716%)  route 20.772ns (97.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]/Q
                         net (fo=361, routed)        11.989    17.539    adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[9]
    SLICE_X13Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.663 r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2048_2303_0_0_i_1/O
                         net (fo=164, routed)         8.782    26.446    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WE
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.428    88.122    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/WCLK
    SLICE_X38Y66         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_D/CLK
                         clock pessimism              0.179    88.301    
                         clock uncertainty           -0.035    88.266    
    SLICE_X38Y66         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    87.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_2048_2303_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         87.733    
                         arrival time                         -26.446    
  -------------------------------------------------------------------
                         slack                                 61.287    

Slack (MET) :             61.343ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.989ns  (logic 2.423ns (11.019%)  route 19.566ns (88.981%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 88.142 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.552     5.096    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[6]/Q
                         net (fo=7873, routed)       15.472    21.024    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/A6
    SLICE_X60Y74         MUXF7 (Prop_muxf7_S_O)       0.314    21.338 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/F7.B/O
                         net (fo=1, routed)           0.000    21.338    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/O0
    SLICE_X60Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    21.436 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24/F8/O
                         net (fo=1, routed)           1.298    22.733    adc_dig_uart/adc_to_fifo/processing/threshold/sq_diff_buffer_reg_1792_2047_24_24_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.319    23.052 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_52/O
                         net (fo=1, routed)           0.000    23.052    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_52_n_0
    SLICE_X61Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    23.269 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_24/O
                         net (fo=1, routed)           0.526    23.795    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_24_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.299    24.094 f  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_11/O
                         net (fo=2, routed)           1.614    25.708    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc2[24]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.124    25.832 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_3/O
                         net (fo=2, routed)           0.657    26.489    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_i_3_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    27.085 r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5/O[3]
                         net (fo=1, routed)           0.000    27.085    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc0_carry__5_n_4
    SLICE_X40Y44         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.447    88.142    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]/C
                         clock pessimism              0.259    88.401    
                         clock uncertainty           -0.035    88.366    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.062    88.428    adc_dig_uart/adc_to_fifo/processing/threshold/sq_acc_reg[27]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                         -27.085    
  -------------------------------------------------------------------
                         slack                                 61.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.565     1.469    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/Q
                         net (fo=128, routed)         0.230     1.839    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/A0
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/WCLK
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.482    
    SLICE_X54Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.792    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.565     1.469    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/Q
                         net (fo=128, routed)         0.230     1.839    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/A0
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/WCLK
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.482    
    SLICE_X54Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.792    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.565     1.469    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/Q
                         net (fo=128, routed)         0.230     1.839    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/A0
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/WCLK
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.482    
    SLICE_X54Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.792    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.565     1.469    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__36/Q
                         net (fo=128, routed)         0.230     1.839    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/A0
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/WCLK
    SLICE_X54Y40         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.482    
    SLICE_X54Y40         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.792    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_1536_1791_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.593     1.497    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/Q
                         net (fo=128, routed)         0.242     1.879    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/A0
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.863     2.012    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/WCLK
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.510    
    SLICE_X60Y9          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.820    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.593     1.497    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/Q
                         net (fo=128, routed)         0.242     1.879    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/A0
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.863     2.012    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/WCLK
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.510    
    SLICE_X60Y9          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.820    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.593     1.497    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/Q
                         net (fo=128, routed)         0.242     1.879    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/A0
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.863     2.012    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/WCLK
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.510    
    SLICE_X60Y9          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.820    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.593     1.497    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__29/Q
                         net (fo=128, routed)         0.242     1.879    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/A0
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.863     2.012    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/WCLK
    SLICE_X60Y9          RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.510    
    SLICE_X60Y9          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.820    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_6144_6399_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.585     1.489    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/Q
                         net (fo=128, routed)         0.242     1.871    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/A0
    SLICE_X60Y29         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/WCLK
    SLICE_X60Y29         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X60Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.585     1.489    adc_dig_uart/adc_to_fifo/processing/threshold/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  adc_dig_uart/adc_to_fifo/processing/threshold/pointer_reg[0]_rep__27/Q
                         net (fo=128, routed)         0.242     1.871    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/A0
    SLICE_X60Y29         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.853     2.002    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/WCLK
    SLICE_X60Y29         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X60Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.812    adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_2304_2559_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y28   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X1Y28   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X36Y70   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X36Y70   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X39Y71   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X39Y71   adc_dig_uart/adc_to_fifo/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X44Y69   adc_dig_uart/adc_to_fifo/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X42Y69   adc_dig_uart/adc_to_fifo/adc_sample_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y32   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X50Y32   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y38   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X50Y32   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X50Y32   adc_dig_uart/adc_to_fifo/processing/threshold/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.023ns  (logic 5.106ns (42.472%)  route 6.916ns (57.528%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           5.216     6.690    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     6.814 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     8.515    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.023 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.023    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 4.967ns (43.230%)  route 6.522ns (56.770%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           6.522     7.996    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.488 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.488    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.951ns  (logic 1.436ns (36.340%)  route 2.515ns (63.660%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.515     2.757    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.951 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.951    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.177ns  (logic 1.496ns (35.825%)  route 2.680ns (64.175%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.309     2.551    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     2.596 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.968    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.177 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.177    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 3.981ns (52.574%)  route 3.591ns (47.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.540     5.084    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.456     5.540 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           3.591     9.130    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.655 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.655    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.367ns (53.001%)  route 1.212ns (46.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.551     1.455    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X43Y71         FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.141     1.596 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.212     2.808    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.033 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.474ns (34.264%)  route 2.828ns (65.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.828     4.303    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X31Y70         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        1.424     4.788    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.242ns (16.033%)  route 1.268ns (83.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.268     1.511    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X31Y70         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=5928, routed)        0.818     1.968    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





