TimeQuest Timing Analyzer report for DE2_CCD
Tue Apr 18 09:22:50 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GPIO[10]'
 13. Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'
 14. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'GPIO[10]'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'
 21. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 22. Slow 1200mV 85C Model Recovery: 'GPIO[10]'
 23. Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'GPIO[10]'
 26. Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'
 27. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'GPIO[10]'
 51. Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 52. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 53. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 54. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 56. Slow 1200mV 0C Model Hold: 'GPIO[10]'
 57. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 59. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 60. Slow 1200mV 0C Model Recovery: 'GPIO[10]'
 61. Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 62. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'GPIO[10]'
 64. Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
 65. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Propagation Delay
 76. Minimum Propagation Delay
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. Slow 1200mV 0C Model Metastability Summary
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'GPIO[10]'
 88. Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 89. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 90. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 91. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'GPIO[10]'
 94. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 96. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 97. Fast 1200mV 0C Model Recovery: 'GPIO[10]'
 98. Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 99. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
100. Fast 1200mV 0C Model Removal: 'GPIO[10]'
101. Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
102. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Propagation Delay
113. Minimum Propagation Delay
114. Output Enable Times
115. Minimum Output Enable Times
116. Output Disable Times
117. Minimum Output Disable Times
118. Fast 1200mV 0C Model Metastability Summary
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Signal Integrity Metrics (Slow 1200mv 0c Model)
129. Signal Integrity Metrics (Slow 1200mv 85c Model)
130. Signal Integrity Metrics (Fast 1200mv 0c Model)
131. Setup Transfers
132. Hold Transfers
133. Recovery Transfers
134. Removal Transfers
135. Report TCCS
136. Report RSKM
137. Unconstrained Paths
138. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE2_CCD                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.5%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; CCD_MCLK~_Duplicate_2                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CCD_MCLK~_Duplicate_2 }                     ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; GPIO[10]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { GPIO[10] }                                  ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { I2C_CCD_Config:u7|mI2C_CTRL_CLK }           ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 125.85 MHz ; 125.85 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 130.24 MHz ; 130.24 MHz      ; CLOCK_50                                  ;      ;
; 193.01 MHz ; 193.01 MHz      ; GPIO[10]                                  ;      ;
; 201.78 MHz ; 201.78 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 215.47 MHz ; 215.47 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -4.181 ; -502.496      ;
; CCD_MCLK~_Duplicate_2                     ; -3.956 ; -279.881      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.641 ; -104.263      ;
; CLOCK_50                                  ; 0.259  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.120  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.815 ; -6.744        ;
; GPIO[10]                                  ; -0.296 ; -1.053        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.351  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.404  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.404  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -2.129 ; -247.681      ;
; CCD_MCLK~_Duplicate_2                     ; -1.706 ; -182.211      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.865  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO[10]                                  ; 0.006 ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.628 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.750 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -443.868      ;
; CCD_MCLK~_Duplicate_2                     ; -2.693 ; -215.223      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -65.535       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.707  ; 0.000         ;
; CLOCK_50                                  ; 9.658  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.096      ;
; -4.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.096      ;
; -4.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 4.101      ;
; -4.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.320     ; 3.900      ;
; -4.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.320     ; 3.900      ;
; -4.161 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.076      ;
; -4.161 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.076      ;
; -4.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.314     ; 3.904      ;
; -4.159 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 4.080      ;
; -4.153 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.068      ;
; -4.153 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 4.068      ;
; -4.151 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 4.072      ;
; -4.124 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 4.074      ;
; -4.124 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 4.074      ;
; -4.123 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.102     ; 4.079      ;
; -4.057 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.022      ;
; -4.057 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.022      ;
; -4.056 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.087     ; 4.027      ;
; -4.056 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.021      ;
; -4.056 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.021      ;
; -4.055 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.087     ; 4.026      ;
; -4.040 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.005      ;
; -4.040 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 4.005      ;
; -4.039 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.087     ; 4.010      ;
; -4.021 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.936      ;
; -4.021 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.936      ;
; -4.020 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 3.941      ;
; -3.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.051     ; 3.984      ;
; -3.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.051     ; 3.984      ;
; -3.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.045     ; 3.989      ;
; -3.972 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.020     ; 4.010      ;
; -3.972 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.020     ; 4.010      ;
; -3.971 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.014     ; 4.015      ;
; -3.959 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.909      ;
; -3.959 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.909      ;
; -3.958 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.102     ; 3.914      ;
; -3.913 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.987     ; 3.984      ;
; -3.913 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.987     ; 3.984      ;
; -3.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.981     ; 3.989      ;
; -3.893 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.808      ;
; -3.893 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.808      ;
; -3.892 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 3.813      ;
; -3.885 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.520     ; 4.423      ;
; -3.885 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.520     ; 4.423      ;
; -3.883 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.514     ; 4.427      ;
; -3.882 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.971     ; 3.969      ;
; -3.882 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.971     ; 3.969      ;
; -3.881 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.965     ; 3.974      ;
; -3.862 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.320     ; 3.600      ;
; -3.862 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.320     ; 3.600      ;
; -3.860 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.314     ; 3.604      ;
; -3.852 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.767      ;
; -3.852 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.143     ; 3.767      ;
; -3.851 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.137     ; 3.772      ;
; -3.846 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 3.811      ;
; -3.846 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 3.811      ;
; -3.844 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.087     ; 3.815      ;
; -3.817 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.392      ; 6.112      ;
; -3.815 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.392      ; 6.110      ;
; -3.808 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.392      ; 6.103      ;
; -3.775 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.051     ; 3.782      ;
; -3.775 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.051     ; 3.782      ;
; -3.773 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.045     ; 3.786      ;
; -3.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.906     ; 3.922      ;
; -3.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.906     ; 3.922      ;
; -3.769 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.900     ; 3.927      ;
; -3.763 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.408      ; 6.074      ;
; -3.761 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.408      ; 6.072      ;
; -3.759 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.408      ; 6.070      ;
; -3.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.702      ;
; -3.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.702      ;
; -3.750 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.102     ; 3.706      ;
; -3.749 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.436      ; 6.088      ;
; -3.747 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.436      ; 6.086      ;
; -3.743 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.043      ;
; -3.743 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.043      ;
; -3.743 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.693      ;
; -3.743 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.108     ; 3.693      ;
; -3.741 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.041      ;
; -3.741 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.041      ;
; -3.741 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.102     ; 3.697      ;
; -3.740 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.436      ; 6.079      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.906     ; 3.889      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.906     ; 3.889      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.986     ; 3.809      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.986     ; 3.809      ;
; -3.736 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.036      ;
; -3.736 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.397      ; 6.036      ;
; -3.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.980     ; 3.814      ;
; -3.735 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.900     ; 3.893      ;
; -3.723 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.380      ; 6.006      ;
; -3.722 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.052      ;
; -3.722 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.052      ;
; -3.720 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.050      ;
; -3.720 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.050      ;
; -3.714 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.044      ;
; -3.714 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.427      ; 6.044      ;
; -3.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 3.676      ;
; -3.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.093     ; 3.676      ;
; -3.710 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.087     ; 3.681      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.956 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.824      ;
; -3.796 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.664      ;
; -3.740 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.608      ;
; -3.722 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.591      ;
; -3.709 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.578      ;
; -3.622 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.490      ;
; -3.551 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.420      ;
; -3.545 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.413      ;
; -3.522 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.390      ;
; -3.511 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.380      ;
; -3.501 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.369      ;
; -3.495 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.363      ;
; -3.441 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.309      ;
; -3.394 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.263      ;
; -3.369 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.238      ;
; -3.352 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 4.313      ;
; -3.352 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 4.313      ;
; -3.294 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.213      ;
; -3.282 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 4.226      ;
; -3.280 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 4.224      ;
; -3.253 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.122      ;
; -3.223 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.143      ;
; -3.223 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.143      ;
; -3.185 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.015     ; 4.053      ;
; -3.175 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.077     ; 4.096      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.205      ; 4.293      ;
; -3.156 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.038     ; 4.116      ;
; -3.156 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.038     ; 4.116      ;
; -3.156 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.038     ; 4.116      ;
; -3.133 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.014     ; 4.002      ;
; -3.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.015      ;
; -3.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.015      ;
; -3.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.015      ;
; -3.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.015      ;
; -3.095 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 4.015      ;
; -3.083 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.002      ;
; -3.081 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.000      ;
; -3.037 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.036     ; 3.999      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.028 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.246      ; 4.196      ;
; -3.012 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.931      ;
; -3.012 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.931      ;
; -3.012 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.931      ;
; -2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.913      ;
; -2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.913      ;
; -2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.913      ;
; -2.989 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.950      ;
; -2.988 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.949      ;
; -2.966 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.927      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.960 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.238      ; 4.120      ;
; -2.957 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.918      ;
; -2.957 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.918      ;
; -2.957 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.918      ;
; -2.957 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.918      ;
; -2.957 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.037     ; 3.918      ;
; -2.918 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 3.862      ;
; -2.915 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.833      ;
; -2.914 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 3.858      ;
; -2.914 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 3.858      ;
; -2.913 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.831      ;
; -2.910 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 3.830      ;
; -2.910 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.078     ; 3.830      ;
; -2.906 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 3.850      ;
; -2.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.820      ;
; -2.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.820      ;
; -2.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.820      ;
; -2.899 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.080     ; 3.817      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.641 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 4.444      ;
; -3.445 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 4.248      ;
; -3.398 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.199      ;
; -3.320 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 4.123      ;
; -3.236 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.037      ;
; -3.159 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.960      ;
; -3.095 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.896      ;
; -3.083 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.886      ;
; -3.047 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.850      ;
; -3.003 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.804      ;
; -2.993 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.794      ;
; -2.896 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.697      ;
; -2.846 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.647      ;
; -2.795 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.596      ;
; -2.785 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.586      ;
; -2.782 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.583      ;
; -2.634 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.435      ;
; -2.585 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.386      ;
; -2.453 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.373      ;
; -2.441 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.359      ;
; -2.421 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.222      ;
; -2.326 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.244      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.272 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.192      ;
; -2.257 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.177      ;
; -2.210 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.128      ;
; -2.186 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.104      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.133 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.055      ;
; -2.131 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.049      ;
; -2.131 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.051      ;
; -2.116 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.034      ;
; -2.096 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.014      ;
; -2.083 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.994      ;
; -2.083 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.994      ;
; -2.083 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.994      ;
; -2.083 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.994      ;
; -2.048 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.966      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.944      ;
; -2.021 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.939      ;
; -2.018 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.936      ;
; -2.004 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.922      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.982 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 2.902      ;
; -1.970 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.888      ;
; -1.969 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.887      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.866      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.845      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.845      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.845      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.839      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.839      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.839      ;
; -1.928 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 2.839      ;
; -1.907 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.825      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
; -1.900 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.822      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.259  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.913      ; 3.259      ;
; 0.754  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.922      ; 2.773      ;
; 0.872  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.913      ; 3.146      ;
; 1.312  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.922      ; 2.715      ;
; 2.911  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.925      ; 0.734      ;
; 2.945  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.951      ; 0.726      ;
; 3.380  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.925      ; 0.765      ;
; 3.406  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.951      ; 0.765      ;
; 12.322 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 7.574      ;
; 12.334 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 7.562      ;
; 12.439 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 7.457      ;
; 12.507 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.384      ;
; 12.600 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 7.296      ;
; 12.649 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.242      ;
; 12.660 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.231      ;
; 12.671 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.220      ;
; 12.766 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.125      ;
; 12.776 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 7.115      ;
; 12.924 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 6.967      ;
; 12.929 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 6.962      ;
; 12.937 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 6.954      ;
; 12.938 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 6.953      ;
; 13.042 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 6.849      ;
; 13.054 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 6.842      ;
; 13.493 ; Reset_Delay:u2|oRST_1           ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 6.426      ;
; 13.586 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 6.310      ;
; 13.598 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 6.298      ;
; 13.703 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 6.193      ;
; 13.865 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 6.031      ;
; 14.500 ; Reset_Delay:u2|Cont[20]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 5.396      ;
; 14.553 ; Reset_Delay:u2|Cont[21]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.102     ; 5.343      ;
; 15.211 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.025     ; 4.762      ;
; 15.223 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.025     ; 4.750      ;
; 15.328 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.025     ; 4.645      ;
; 15.396 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.572      ;
; 15.489 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.025     ; 4.484      ;
; 15.538 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.430      ;
; 15.549 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.419      ;
; 15.560 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.408      ;
; 15.655 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.313      ;
; 15.665 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.303      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.691 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.233      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.703 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.221      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.808 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.116      ;
; 15.813 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.155      ;
; 15.818 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.106      ;
; 15.818 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.150      ;
; 15.826 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.142      ;
; 15.827 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.141      ;
; 15.830 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 4.094      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.876 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.043      ;
; 15.920 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.085     ; 3.993      ;
; 15.931 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.030     ; 4.037      ;
; 15.932 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.085     ; 3.981      ;
; 15.935 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.989      ;
; 15.943 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.025     ; 4.030      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
; 15.969 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.074     ; 3.955      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.120 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.530      ;
; 1.120 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.530      ;
; 1.120 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.530      ;
; 1.167 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.483      ;
; 1.167 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.483      ;
; 1.167 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.483      ;
; 1.276 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.367      ;
; 1.276 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.367      ;
; 1.276 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.367      ;
; 1.276 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.367      ;
; 1.276 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.367      ;
; 1.302 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.350      ;
; 1.302 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.350      ;
; 1.302 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.350      ;
; 1.302 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.350      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.535 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.113      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.062      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.743 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.310     ; 4.895      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 1.913 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.312     ; 4.723      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.294     ; 4.627      ;
; 2.054 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.831      ;
; 2.054 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.831      ;
; 2.054 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.831      ;
; 2.101 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.784      ;
; 2.101 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.784      ;
; 2.101 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.784      ;
; 2.165 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.720      ;
; 2.165 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.720      ;
; 2.165 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.720      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 7.668      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 7.668      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 7.668      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 7.668      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 7.668      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.675      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.675      ;
; 2.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.675      ;
; 2.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.673      ;
; 2.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.113     ; 7.673      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.815 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.065      ; 0.698      ;
; -2.809 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 3.037      ; 0.676      ;
; -2.339 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.065      ; 0.674      ;
; -2.316 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 3.037      ; 0.669      ;
; -0.772 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.015      ; 2.615      ;
; -0.348 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.006      ; 3.030      ;
; -0.215 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.015      ; 2.672      ;
; 0.260  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.006      ; 3.138      ;
; 0.402  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.409  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.451  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.716      ;
; 0.635  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.641  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.906      ;
; 0.641  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.906      ;
; 0.642  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.907      ;
; 0.642  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.907      ;
; 0.643  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.643  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.645  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.646  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.647  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.647  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.647  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.648  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.648  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.914      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.814  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.079      ;
; 0.911  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.089      ; 1.186      ;
; 0.952  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.218      ;
; 0.959  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.224      ;
; 0.960  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.960  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.960  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.225      ;
; 0.961  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.226      ;
; 0.962  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.962  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.964  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.229      ;
; 0.964  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.224      ;
; 0.965  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.231      ;
; 0.970  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.972  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.237      ;
; 0.972  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.237      ;
; 0.973  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.238      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.975  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.976  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.977  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.979  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.244      ;
; 0.979  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.244      ;
; 0.979  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.244      ;
; 0.980  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.245      ;
; 0.980  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.245      ;
; 0.981  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.246      ;
; 0.983  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.243      ;
; 0.985  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.988  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.990  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.993  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 0.994  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.296 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.835      ; 0.725      ;
; -0.154 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.125      ;
; -0.152 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.127      ;
; -0.149 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_B[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.130      ;
; -0.129 ; rCCD_DATA[4]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 2.330      ; 2.387      ;
; -0.119 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.160      ;
; -0.054 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.853      ; 0.985      ;
; 0.008  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.987      ; 1.181      ;
; 0.038  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 0.981      ;
; 0.041  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 0.984      ;
; 0.056  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.853      ; 1.095      ;
; 0.065  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.908      ; 1.159      ;
; 0.067  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.908      ; 1.161      ;
; 0.093  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.625      ; 0.904      ;
; 0.103  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]             ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.083      ; 1.372      ;
; 0.109  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.552      ; 0.847      ;
; 0.119  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.093      ; 1.398      ;
; 0.139  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.077      ; 1.402      ;
; 0.140  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.077      ; 1.403      ;
; 0.151  ; rCCD_DATA[2]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 2.073      ; 2.410      ;
; 0.164  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.083      ; 1.433      ;
; 0.165  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.083      ; 1.434      ;
; 0.166  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_B[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.083      ; 1.435      ;
; 0.168  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.552      ; 0.906      ;
; 0.174  ; rCCD_DATA[3]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 2.021      ; 2.381      ;
; 0.188  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 1.131      ;
; 0.189  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_B[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.853      ; 1.228      ;
; 0.189  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.853      ; 1.228      ;
; 0.196  ; rCCD_DATA[6]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.827      ; 2.209      ;
; 0.200  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]              ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.083      ; 1.469      ;
; 0.204  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.552      ; 0.942      ;
; 0.209  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[6]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.154      ; 1.549      ;
; 0.212  ; rCCD_DATA[0]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 2.007      ; 2.405      ;
; 0.217  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.552      ; 0.955      ;
; 0.240  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.727      ; 1.153      ;
; 0.240  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]              ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 1.183      ;
; 0.241  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.727      ; 1.154      ;
; 0.247  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]              ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.077      ; 1.510      ;
; 0.250  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.987      ; 1.423      ;
; 0.269  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_B[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.077      ; 1.532      ;
; 0.270  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.680      ; 1.136      ;
; 0.282  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_B[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 1.225      ;
; 0.283  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_B[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 1.226      ;
; 0.288  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.695      ; 1.169      ;
; 0.293  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.632      ; 1.111      ;
; 0.297  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.229      ; 1.712      ;
; 0.300  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.695      ; 1.181      ;
; 0.322  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.303      ; 1.811      ;
; 0.326  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.757      ; 1.269      ;
; 0.337  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.324      ; 0.847      ;
; 0.344  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.363      ; 0.893      ;
; 0.347  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.303      ; 1.836      ;
; 0.349  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.303      ; 1.838      ;
; 0.351  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]             ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.729      ; 1.266      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.632      ; 1.171      ;
; 0.363  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.869      ; 1.418      ;
; 0.377  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.229      ; 1.792      ;
; 0.388  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.229      ; 1.803      ;
; 0.393  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.625      ; 1.204      ;
; 0.412  ; rCCD_DATA[8]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.634      ; 2.232      ;
; 0.414  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.908      ; 1.508      ;
; 0.415  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.908      ; 1.509      ;
; 0.439  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.363      ; 0.988      ;
; 0.440  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.447  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[0]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.154      ; 1.787      ;
; 0.452  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.688      ;
; 0.457  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.287      ; 1.930      ;
; 0.458  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.287      ; 1.931      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
; 0.469  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.146      ; 1.801      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.351 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.386      ; 0.959      ;
; 0.362 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.025      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.029      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.386      ; 0.991      ;
; 0.392 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.057      ;
; 0.400 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.064      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.443 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.381      ; 1.046      ;
; 0.443 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.446 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.712      ;
; 0.446 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.712      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.424 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.688      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.695      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.709      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.708      ;
; 0.446 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.708      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.042      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.717      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.053      ;
; 0.467 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.732      ;
; 0.471 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.065      ;
; 0.510 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.104      ;
; 0.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.811      ;
; 0.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.810      ;
; 0.592 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.857      ;
; 0.598 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.862      ;
; 0.599 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.863      ;
; 0.602 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.866      ;
; 0.605 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.869      ;
; 0.610 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.204      ;
; 0.612 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.877      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.884      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.904      ;
; 0.643 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.908      ;
; 0.649 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.914      ;
; 0.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.916      ;
; 0.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.917      ;
; 0.658 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.927      ;
; 0.665 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.929      ;
; 0.666 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.928      ;
; 0.666 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.928      ;
; 0.668 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.930      ;
; 0.669 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.931      ;
; 0.670 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.932      ;
; 0.670 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.932      ;
; 0.671 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.933      ;
; 0.671 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.933      ;
; 0.672 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.937      ;
; 0.672 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.937      ;
; 0.674 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.936      ;
; 0.674 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.936      ;
; 0.676 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.941      ;
; 0.677 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.942      ;
; 0.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.943      ;
; 0.681 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.943      ;
; 0.681 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.946      ;
; 0.682 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.947      ;
; 0.683 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.945      ;
; 0.683 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.948      ;
; 0.685 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.947      ;
; 0.685 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.950      ;
; 0.686 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.372      ; 1.280      ;
; 0.687 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.949      ;
; 0.687 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.952      ;
; 0.689 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.954      ;
; 0.690 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.952      ;
; 0.691 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.953      ;
; 0.694 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.959      ;
; 0.701 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.966      ;
; 0.703 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.968      ;
; 0.704 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.969      ;
; 0.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.983      ;
; 0.723 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.363      ; 1.308      ;
; 0.732 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.363      ; 1.317      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 1.016      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.017      ;
; 0.754 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.019      ;
; 0.762 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.363      ; 1.347      ;
; 0.763 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.028      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.030      ;
; 0.769 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 1.033      ;
; 0.778 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.362      ; 1.362      ;
; 0.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.363      ; 1.369      ;
; 0.789 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.363      ; 1.374      ;
; 0.798 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.063      ;
; 0.805 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.362      ; 1.389      ;
; 0.809 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 1.073      ;
; 0.810 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.075      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.404 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.446 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.710      ;
; 0.456 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.721      ;
; 0.597 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.859      ;
; 0.599 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.861      ;
; 0.599 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.863      ;
; 0.602 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.865      ;
; 0.625 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.887      ;
; 0.627 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.889      ;
; 0.628 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.890      ;
; 0.664 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.928      ;
; 0.670 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.934      ;
; 0.672 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.936      ;
; 0.683 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.950      ;
; 0.685 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.949      ;
; 0.688 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.952      ;
; 0.688 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.952      ;
; 0.689 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.953      ;
; 0.692 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.956      ;
; 0.696 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.960      ;
; 0.696 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.961      ;
; 0.713 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.977      ;
; 0.715 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.980      ;
; 0.719 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.984      ;
; 0.723 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.988      ;
; 0.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.989      ;
; 0.749 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.013      ;
; 0.764 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.031      ;
; 0.772 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.034      ;
; 0.805 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.067      ;
; 0.806 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.068      ;
; 0.808 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.070      ;
; 0.838 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.096      ;
; 0.851 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.115      ;
; 0.879 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.141      ;
; 0.880 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.142      ;
; 0.881 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.143      ;
; 0.883 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.145      ;
; 0.886 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.148      ;
; 0.889 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.151      ;
; 0.895 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.160      ;
; 0.919 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.183      ;
; 0.930 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.192      ;
; 0.936 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.198      ;
; 0.938 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.202      ;
; 0.939 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.203      ;
; 0.978 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.240      ;
; 0.978 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.245      ;
; 0.980 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.242      ;
; 0.988 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.246      ;
; 0.989 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.247      ;
; 1.008 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.272      ;
; 1.012 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.274      ;
; 1.014 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.279      ;
; 1.018 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.282      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.020 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.286      ;
; 1.023 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.287      ;
; 1.025 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.289      ;
; 1.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.294      ;
; 1.036 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.294      ;
; 1.036 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.301      ;
; 1.037 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.302      ;
; 1.041 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.306      ;
; 1.042 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.307      ;
; 1.047 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.312      ;
; 1.051 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.318      ;
; 1.051 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.315      ;
; 1.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.317      ;
; 1.054 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.318      ;
; 1.068 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.330      ;
; 1.068 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.330      ;
; 1.069 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.331      ;
; 1.087 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.349      ;
; 1.087 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.349      ;
; 1.087 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.349      ;
; 1.088 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.350      ;
; 1.099 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.363      ;
; 1.106 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.368      ;
; 1.144 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.406      ;
; 1.144 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.408      ;
; 1.149 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.413      ;
; 1.158 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.423      ;
; 1.162 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.427      ;
; 1.163 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.428      ;
; 1.167 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.431      ;
; 1.167 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.432      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.129 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.421      ; 3.538      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.543      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.543      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.012 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.544      ;
; -2.006 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.544      ; 3.538      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.980 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.576      ; 3.544      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.606      ; 3.536      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.904 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.649      ; 3.541      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.646      ; 3.536      ;
; -1.827 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.453      ; 4.153      ;
; -1.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.809      ; 3.538      ;
; -1.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.809      ; 3.538      ;
; -1.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.809      ; 3.538      ;
; -1.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.809      ; 3.538      ;
; -1.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.809      ; 3.538      ;
; -1.683 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.444      ; 4.000      ;
; -1.683 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.444      ; 4.000      ;
; -1.630 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.425      ; 3.928      ;
; -1.627 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.397      ; 3.897      ;
; -1.624 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.409      ; 3.906      ;
; -1.605 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.414      ; 3.892      ;
; -1.605 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.414      ; 3.892      ;
; -1.515 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.053      ; 3.556      ;
; -1.515 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.053      ; 3.556      ;
; -1.515 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.053      ; 3.556      ;
; -1.474 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.441      ; 3.788      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.453 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.097     ; 2.344      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.104      ; 3.542      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.104      ; 3.542      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.104      ; 3.542      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.104      ; 3.542      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
; -1.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.117      ; 3.555      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.394      ; 4.012      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.402      ; 4.017      ;
; -1.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.400      ; 4.024      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.408      ; 4.030      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.101      ; 3.549      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.101      ; 3.549      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.101      ; 3.549      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.104      ; 3.552      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.103      ; 3.551      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.102      ; 3.550      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.120      ; 3.566      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.120      ; 3.566      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.111      ; 3.557      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.111      ; 3.557      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.111      ; 3.557      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.119      ; 3.565      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.120      ; 3.566      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.111      ; 3.557      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.117      ; 3.563      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.117      ; 3.563      ;
; -1.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.118      ; 3.564      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.865 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.989     ; 4.018      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.976     ; 4.021      ;
; 2.970 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.983     ; 4.035      ;
; 2.979 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.970     ; 4.039      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.275     ; 3.563      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.275     ; 3.563      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.275     ; 3.563      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.275     ; 3.563      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.275     ; 3.563      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.549      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.287     ; 3.551      ;
; 3.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.291     ; 3.547      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.295     ; 3.542      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.111 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.293     ; 3.544      ;
; 3.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.263     ; 3.566      ;
; 3.120 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.284     ; 3.544      ;
; 3.120 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 3.545      ;
; 3.120 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.277     ; 3.551      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO[10]'                                                                                                   ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.006 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.619      ; 1.841      ;
; 0.261 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.567      ; 2.044      ;
; 0.261 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.567      ; 2.044      ;
; 0.261 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.567      ; 2.044      ;
; 0.261 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.567      ; 2.044      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.342 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.243      ; 1.801      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.398 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.424      ; 2.038      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.475 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.399      ; 2.090      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.506 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.317      ; 2.039      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.545 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.294      ; 2.055      ;
; 0.580 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.259      ; 2.055      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.301      ; 2.109      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.599 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.016      ; 1.831      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 0.793 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.168      ; 2.177      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
; 1.410 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 2.410      ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.628 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.418      ; 2.262      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.666 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 2.301      ;
; 0.669 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.418      ; 2.303      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 0.703 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.420      ; 2.339      ;
; 1.064 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.464      ; 2.668      ;
; 1.130 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.447      ; 2.717      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.426      ; 3.375      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.426      ; 3.375      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.417      ; 3.366      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.417      ; 3.366      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.373      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.373      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.417      ; 3.366      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.426      ; 3.375      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.417      ; 3.366      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.417      ; 3.366      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.419      ; 3.368      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.425      ; 3.374      ;
; 1.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.373      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 3.350      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 3.351      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 3.351      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.423      ; 3.373      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.423      ; 3.373      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.423      ; 3.373      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.424      ; 3.374      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 3.351      ;
; 1.734 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 3.351      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.407      ; 3.358      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.407      ; 3.358      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.407      ; 3.358      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.359      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.360      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.360      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.360      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.360      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.408      ; 3.360      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
; 1.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.409      ; 3.361      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.358      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.358      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.358      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.679     ; 3.358      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.683     ; 3.354      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.664     ; 3.373      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.664     ; 3.373      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.662     ; 3.375      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.670     ; 3.367      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.366      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.365      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.360      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.685     ; 3.352      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.685     ; 3.352      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.684     ; 3.353      ;
; 5.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.685     ; 3.352      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.262  ; 0.420        ; 0.158          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.285  ; 0.473        ; 0.188          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_WR                                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Write                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Read                                                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                   ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.658 ; 9.816        ; 0.158          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.659 ; 9.817        ; 0.158          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1                               ;
; 9.679 ; 9.867        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1|clk                           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.832 ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2|clk                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.906 ; 10.126       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.908 ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; -0.802 ; -0.624 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -1.486 ; -1.308 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -1.593 ; -1.415 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -1.163 ; -0.985 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -1.443 ; -1.265 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -1.637 ; -1.459 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -1.433 ; -1.255 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -1.627 ; -1.449 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -1.462 ; -1.284 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -1.593 ; -1.415 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -1.573 ; -1.395 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.802 ; -0.624 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -1.563 ; -1.385 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 2.192  ; 2.592  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; 2.192  ; 2.592  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 2.122  ; 2.531  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.977  ; 1.437  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.977  ; 1.437  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.552  ; 4.993  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.552  ; 4.993  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.587  ; 3.032  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.398  ; 2.837  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.674  ; 2.088  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.737  ; 2.210  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.279  ; 2.683  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.587  ; 3.032  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.296  ; 2.643  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.700  ; 2.092  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.527  ; 2.954  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.404  ; 1.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.522  ; 1.895  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.173  ; 1.542  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.703  ; 2.086  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.929  ; 2.400  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.011  ; 1.368  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.489  ; 1.877  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.218  ; 1.613  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; 1.374  ; 1.553  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.380  ; 1.559  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.408  ; 1.587  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; 1.896  ; 1.718  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.729  ; 1.551  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.840  ; 1.662  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.392  ; 1.214  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 1.694  ; 1.516  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.896  ; 1.718  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 1.684  ; 1.506  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.886  ; 1.708  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.705  ; 1.527  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.840  ; 1.662  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.820  ; 1.642  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 1.017  ; 0.839  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.810  ; 1.632  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -1.596 ; -1.981 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; -1.683 ; -2.058 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -1.596 ; -1.981 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.114  ; -0.298 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.114  ; -0.298 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.285 ; -3.702 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.285 ; -3.702 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.499 ; -0.833 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.829 ; -2.242 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.079 ; -1.457 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.140 ; -1.574 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.718 ; -2.095 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.013 ; -2.429 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.731 ; -2.057 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.104 ; -1.460 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.938 ; -2.323 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.875 ; -1.183 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.004 ; -1.363 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.669 ; -1.024 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.120 ; -1.479 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.339 ; -1.748 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.499 ; -0.833 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.971 ; -1.344 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.697 ; -1.067 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; -0.744 ; -0.923 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; -0.739 ; -0.918 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.728 ; -0.907 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.743 ; -0.922 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.741 ; -0.920 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.751 ; -0.930 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.722 ; -0.901 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.764 ; -0.943 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.767 ; -0.946 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.744 ; -0.923 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.792 ; -0.971 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.774 ; -0.953 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 16.306 ; 16.294 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 15.986 ; 15.851 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 16.214 ; 16.134 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 16.150 ; 16.097 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 15.623 ; 15.669 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 16.306 ; 16.294 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 15.487 ; 15.510 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 16.078 ; 16.024 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 15.326 ; 15.398 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 10.395 ; 10.256 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 16.618 ; 16.509 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 16.588 ; 16.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 15.063 ; 15.000 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 16.618 ; 16.509 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 14.910 ; 14.936 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 15.757 ; 15.744 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 15.789 ; 15.780 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 15.551 ; 15.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 15.393 ; 15.373 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.197  ; 7.099  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 16.633 ; 16.643 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 16.223 ; 16.224 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 15.588 ; 15.465 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 15.914 ; 15.991 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 16.633 ; 16.643 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 15.183 ; 15.195 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 15.783 ; 15.791 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 15.404 ; 15.409 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 16.546 ; 16.443 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.264  ; 7.166  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 14.889 ; 14.925 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 13.724 ; 13.644 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 14.889 ; 14.925 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 13.223 ; 13.144 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 13.189 ; 13.142 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 13.239 ; 13.206 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 14.226 ; 14.305 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 13.602 ; 13.485 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 12.617 ; 12.607 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 12.239 ; 12.146 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 11.327 ; 11.258 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 11.059 ; 10.988 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 11.388 ; 11.315 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.988 ; 10.966 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 11.978 ; 12.018 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 12.617 ; 12.607 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 10.928 ; 10.944 ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.893 ; 10.875 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.928 ; 10.901 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 10.581 ; 10.504 ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 10.582 ; 10.567 ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.888 ; 10.854 ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.863 ; 10.834 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.917 ; 10.944 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 14.235 ; 13.813 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 13.185 ; 13.093 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 13.442 ; 13.343 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 14.235 ; 13.813 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 12.352 ; 12.110 ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 11.941 ; 11.720 ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 11.932 ; 11.778 ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 11.776 ; 11.867 ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 11.805 ; 11.622 ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 11.108 ; 10.971 ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 11.805 ; 11.622 ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 10.874 ; 10.680 ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.910 ; 10.766 ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 10.278 ; 10.103 ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 10.282 ; 10.121 ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 10.360 ; 10.477 ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 12.541 ; 12.107 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 10.491 ; 10.276 ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 12.541 ; 12.107 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 10.897 ; 10.746 ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.971 ; 10.819 ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 10.625 ; 10.481 ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 10.481 ; 10.280 ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 10.815 ; 10.910 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 13.444 ; 12.939 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 11.861 ; 11.654 ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 11.381 ; 11.252 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 11.379 ; 11.200 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 11.541 ; 11.421 ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 11.341 ; 11.176 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 13.444 ; 12.939 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 10.730 ; 10.860 ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 11.841 ; 11.923 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 11.210 ; 11.048 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 11.227 ; 11.089 ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 11.632 ; 11.534 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 11.713 ; 11.539 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 11.241 ; 11.096 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 11.238 ; 11.081 ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 11.841 ; 11.923 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.542  ; 7.507  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.587  ; 7.552  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.635  ; 7.600  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.599  ; 7.564  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.577  ; 7.542  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.577  ; 7.542  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.568  ; 7.533  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.680  ; 9.639  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.680  ; 9.639  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.630  ; 6.532  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.492  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.492  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.189  ; 3.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.199  ; 3.101  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.214  ; 3.116  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.072  ; 2.980  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.212  ; 3.114  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.205  ; 3.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.429 ; 13.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 11.130 ; 11.100 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 13.290 ; 13.313 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 13.129 ; 13.227 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.531 ; 10.451 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 9.415  ; 9.443  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 13.134 ; 13.067 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.046 ; 10.097 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 13.429 ; 13.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 10.803 ; 10.751 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 10.480 ; 10.474 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 12.030 ; 11.812 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 9.866  ; 9.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 10.664 ; 10.619 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 9.589  ; 9.565  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 11.317 ; 11.301 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 11.061 ; 11.018 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 3.215  ; 3.117  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.233  ; 3.135  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.345 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.424 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 11.267 ; 11.169 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 12.024 ; 11.833 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 12.084 ; 11.837 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 12.400 ; 12.180 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 11.549 ; 11.460 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 12.280 ; 12.101 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 11.415 ; 11.279 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 11.523 ; 11.354 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 11.267 ; 11.169 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 9.491  ; 9.330  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 11.154 ; 11.003 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 12.937 ; 12.724 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 11.305 ; 11.152 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 12.952 ; 12.743 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 11.336 ; 11.284 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 11.773 ; 11.627 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 11.526 ; 11.384 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 11.475 ; 11.317 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 11.154 ; 11.003 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.006  ; 6.908  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 10.999 ; 10.866 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 12.447 ; 12.274 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 11.905 ; 11.740 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 12.331 ; 12.235 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 12.499 ; 12.356 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 10.999 ; 10.866 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 11.486 ; 11.362 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 11.195 ; 11.058 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 12.322 ; 12.086 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.073  ; 6.975  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.816  ; 5.718  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 12.406 ; 12.348 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 12.928 ; 12.852 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 14.132 ; 14.147 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 12.433 ; 12.348 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 12.406 ; 12.350 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 12.472 ; 12.404 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 13.477 ; 13.537 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 12.790 ; 12.722 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 10.222 ; 10.167 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 11.397 ; 11.316 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 10.506 ; 10.439 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 10.222 ; 10.167 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 10.534 ; 10.488 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.259 ; 10.217 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 11.170 ; 11.226 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 11.829 ; 11.817 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 9.784  ; 9.722  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.082 ; 10.016 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.126 ; 10.046 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 9.877  ; 9.726  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 9.784  ; 9.722  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.079 ; 10.106 ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.075 ; 10.006 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.047 ; 10.117 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 10.153 ; 10.179 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 11.518 ; 11.437 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 11.781 ; 11.799 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 12.689 ; 12.235 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 10.749 ; 10.554 ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 10.345 ; 10.202 ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 10.322 ; 10.179 ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 10.153 ; 10.295 ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 9.519  ; 9.371  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 10.350 ; 10.189 ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 11.049 ; 10.831 ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 10.077 ; 9.911  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.133 ; 9.969  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 9.523  ; 9.372  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 9.519  ; 9.371  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 9.594  ; 9.765  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 9.688  ; 9.506  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.695  ; 9.506  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 11.797 ; 11.303 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 10.126 ; 9.946  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.158 ; 10.027 ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.825  ; 9.734  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 9.688  ; 9.531  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 10.013 ; 10.147 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 9.803  ; 9.923  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 10.885 ; 10.677 ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.427 ; 10.289 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 10.368 ; 10.293 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 10.541 ; 10.444 ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 10.457 ; 10.219 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 12.425 ; 11.986 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 9.803  ; 9.923  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 9.987  ; 9.864  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 9.987  ; 9.864  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 10.068 ; 9.923  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 10.595 ; 10.374 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 10.526 ; 10.390 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 10.051 ; 10.001 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 10.015 ; 9.980  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 10.616 ; 10.707 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.356  ; 7.321  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.356  ; 7.321  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.400  ; 7.365  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.448  ; 7.413  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.414  ; 7.379  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.391  ; 7.356  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.451  ; 7.416  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.391  ; 7.356  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.451  ; 7.416  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.382  ; 7.347  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.462  ; 4.174  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.004  ; 4.174  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.462  ; 6.364  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.339  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.339  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.759  ; 2.662  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.706  ; 2.609  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.782  ; 2.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.716  ; 2.619  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.730  ; 2.633  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.588  ; 2.497  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.612  ; 2.521  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.733  ; 2.636  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.728  ; 2.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.623  ; 2.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.755  ; 2.658  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.563  ; 2.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.563  ; 2.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.758  ; 2.661  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.722  ; 2.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.778  ; 2.681  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.920  ; 6.942  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.367  ; 8.288  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 10.228 ; 10.216 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 10.370 ; 10.385 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 8.065  ; 7.991  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 6.946  ; 6.989  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 10.627 ; 10.573 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.205  ; 7.243  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 10.510 ; 10.506 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.569  ; 7.487  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.665  ; 7.681  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.817  ; 8.677  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.920  ; 6.942  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 7.417  ; 7.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 7.123  ; 7.102  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.980  ; 8.004  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.920  ; 7.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.732  ; 2.635  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.795  ; 2.698  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.732  ; 2.635  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.748  ; 2.651  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.718  ; 2.621  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.804 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.884 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 6.966 ;    ;    ; 7.283 ;
; GPIO[1]    ; LEDR[1]     ; 6.843 ;    ;    ; 7.147 ;
; GPIO[2]    ; LEDR[4]     ; 6.500 ;    ;    ; 6.779 ;
; GPIO[3]    ; LEDR[3]     ; 6.416 ;    ;    ; 6.666 ;
; GPIO[4]    ; LEDR[5]     ; 6.307 ;    ;    ; 6.613 ;
; GPIO[5]    ; LEDR[2]     ; 5.939 ;    ;    ; 6.214 ;
; GPIO[6]    ; LEDR[6]     ; 6.894 ;    ;    ; 7.202 ;
; GPIO[7]    ; LEDR[7]     ; 6.357 ;    ;    ; 6.672 ;
; GPIO[8]    ; LEDR[8]     ; 6.347 ;    ;    ; 6.677 ;
; GPIO[9]    ; LEDR[9]     ; 7.735 ;    ;    ; 8.163 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 6.731 ;    ;    ; 7.044 ;
; GPIO[1]    ; LEDR[1]     ; 6.611 ;    ;    ; 6.910 ;
; GPIO[2]    ; LEDR[4]     ; 6.282 ;    ;    ; 6.557 ;
; GPIO[3]    ; LEDR[3]     ; 6.201 ;    ;    ; 6.449 ;
; GPIO[4]    ; LEDR[5]     ; 6.097 ;    ;    ; 6.398 ;
; GPIO[5]    ; LEDR[2]     ; 5.744 ;    ;    ; 6.016 ;
; GPIO[6]    ; LEDR[6]     ; 6.662 ;    ;    ; 6.965 ;
; GPIO[7]    ; LEDR[7]     ; 6.146 ;    ;    ; 6.457 ;
; GPIO[8]    ; LEDR[8]     ; 6.134 ;    ;    ; 6.459 ;
; GPIO[9]    ; LEDR[9]     ; 7.522 ;    ;    ; 7.945 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.851 ; 3.706 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.899 ; 4.754 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.217 ; 4.072 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.562 ; 4.417 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.208 ; 4.063 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.562 ; 4.417 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.228 ; 4.083 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.228 ; 4.083 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.956 ; 4.811 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.851 ; 3.706 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.851 ; 3.706 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.257 ; 4.112 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.561 ; 4.416 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.257 ; 4.112 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.207 ; 4.062 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.066 ; 3.928 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.851 ; 3.706 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.263 ; 3.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.268 ; 4.123 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.614 ; 3.469 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.945 ; 3.800 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.605 ; 3.460 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.945 ; 3.800 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.624 ; 3.479 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.624 ; 3.479 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.323 ; 4.178 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.263 ; 3.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.263 ; 3.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.652 ; 3.507 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.944 ; 3.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.652 ; 3.507 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.604 ; 3.459 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.463 ; 3.325 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.263 ; 3.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.754     ; 3.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.794     ; 4.939     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.120     ; 4.265     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.447     ; 4.592     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.095     ; 4.240     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.447     ; 4.592     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.131     ; 4.276     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.131     ; 4.276     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.855     ; 5.000     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.754     ; 3.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.754     ; 3.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.167     ; 4.312     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.441     ; 4.586     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.167     ; 4.312     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.089     ; 4.234     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.974     ; 4.112     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.754     ; 3.899     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.164     ; 3.309     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.162     ; 4.307     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.515     ; 3.660     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.828     ; 3.973     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.490     ; 3.635     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.828     ; 3.973     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.526     ; 3.671     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.526     ; 3.671     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.220     ; 4.365     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.164     ; 3.309     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.164     ; 3.309     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.560     ; 3.705     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.823     ; 3.968     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.560     ; 3.705     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.485     ; 3.630     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.370     ; 3.508     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.164     ; 3.309     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 139.82 MHz ; 139.82 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 143.7 MHz  ; 143.7 MHz       ; CLOCK_50                                  ;      ;
; 209.64 MHz ; 209.64 MHz      ; GPIO[10]                                  ;      ;
; 220.56 MHz ; 220.56 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 233.1 MHz  ; 233.1 MHz       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.770 ; -438.106      ;
; CCD_MCLK~_Duplicate_2                     ; -3.534 ; -243.960      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.290 ; -91.686       ;
; CLOCK_50                                  ; 0.284  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.063  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.570 ; -5.996        ;
; GPIO[10]                                  ; -0.277 ; -1.420        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.353  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.354  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.354  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -1.718 ; -179.327      ;
; CCD_MCLK~_Duplicate_2                     ; -1.418 ; -149.803      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.655  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -0.115 ; -0.115        ;
; CCD_MCLK~_Duplicate_2                     ; 0.532  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.059  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -442.064      ;
; CCD_MCLK~_Duplicate_2                     ; -2.649 ; -214.079      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -65.535       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.708  ; 0.000         ;
; CLOCK_50                                  ; 9.665  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.736      ;
; -3.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.736      ;
; -3.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.741      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.703      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.703      ;
; -3.737 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.708      ;
; -3.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.691      ;
; -3.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.691      ;
; -3.725 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.696      ;
; -3.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.718      ;
; -3.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.045     ; 3.723      ;
; -3.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.718      ;
; -3.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.242     ; 3.519      ;
; -3.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.242     ; 3.519      ;
; -3.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.237     ; 3.524      ;
; -3.710 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.681      ;
; -3.710 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.681      ;
; -3.710 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.686      ;
; -3.707 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.678      ;
; -3.707 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.678      ;
; -3.707 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.683      ;
; -3.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.667      ;
; -3.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.667      ;
; -3.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.672      ;
; -3.645 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.009     ; 3.686      ;
; -3.645 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.009     ; 3.686      ;
; -3.645 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.004     ; 3.691      ;
; -3.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.037     ; 3.647      ;
; -3.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.032     ; 3.652      ;
; -3.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.037     ; 3.647      ;
; -3.624 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.590      ;
; -3.624 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.590      ;
; -3.624 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.595      ;
; -3.590 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.976     ; 3.664      ;
; -3.590 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.971     ; 3.669      ;
; -3.590 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.976     ; 3.664      ;
; -3.567 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.567      ;
; -3.567 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.045     ; 3.572      ;
; -3.567 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.567      ;
; -3.513 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.484      ;
; -3.513 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.484      ;
; -3.513 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.489      ;
; -3.508 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.474      ;
; -3.508 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.474      ;
; -3.508 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.479      ;
; -3.499 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.933     ; 3.616      ;
; -3.499 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.933     ; 3.616      ;
; -3.499 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.928     ; 3.621      ;
; -3.480 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.446      ;
; -3.480 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.084     ; 3.446      ;
; -3.480 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.451      ;
; -3.479 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.494     ; 4.035      ;
; -3.479 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.489     ; 4.040      ;
; -3.479 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.494     ; 4.035      ;
; -3.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.242     ; 3.285      ;
; -3.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.242     ; 3.285      ;
; -3.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.237     ; 3.290      ;
; -3.475 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.286      ; 5.668      ;
; -3.450 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.286      ; 5.643      ;
; -3.448 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.286      ; 5.641      ;
; -3.439 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.037     ; 3.452      ;
; -3.439 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.032     ; 3.457      ;
; -3.439 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.037     ; 3.452      ;
; -3.430 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.311      ; 5.648      ;
; -3.414 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.330      ; 5.651      ;
; -3.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.977     ; 3.486      ;
; -3.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.972     ; 3.491      ;
; -3.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.977     ; 3.486      ;
; -3.405 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.311      ; 5.623      ;
; -3.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.375      ;
; -3.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.375      ;
; -3.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.380      ;
; -3.403 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.611      ;
; -3.403 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.611      ;
; -3.403 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.311      ; 5.621      ;
; -3.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.361      ;
; -3.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.361      ;
; -3.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.366      ;
; -3.389 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.330      ; 5.626      ;
; -3.389 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.276      ; 5.572      ;
; -3.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.863     ; 3.576      ;
; -3.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.858     ; 3.581      ;
; -3.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.863     ; 3.576      ;
; -3.387 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.330      ; 5.624      ;
; -3.386 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.324      ; 5.617      ;
; -3.386 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.324      ; 5.617      ;
; -3.378 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.586      ;
; -3.378 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.586      ;
; -3.377 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.348      ;
; -3.377 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.079     ; 3.348      ;
; -3.377 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.074     ; 3.353      ;
; -3.376 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.584      ;
; -3.376 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.301      ; 5.584      ;
; -3.364 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.276      ; 5.547      ;
; -3.362 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.276      ; 5.545      ;
; -3.361 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.324      ; 5.592      ;
; -3.361 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 1.324      ; 5.592      ;
; -3.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.361      ;
; -3.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.045     ; 3.366      ;
; -3.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -1.050     ; 3.361      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.534 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.408      ;
; -3.382 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.256      ;
; -3.349 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.223      ;
; -3.293 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.168      ;
; -3.271 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.146      ;
; -3.238 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.112      ;
; -3.167 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.041      ;
; -3.140 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 4.014      ;
; -3.135 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 4.010      ;
; -3.116 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 3.990      ;
; -3.111 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 3.986      ;
; -3.110 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 3.984      ;
; -3.069 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 3.943      ;
; -3.002 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 3.877      ;
; -2.981 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 3.856      ;
; -2.951 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.878      ;
; -2.951 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.878      ;
; -2.951 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.878      ;
; -2.915 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.889      ;
; -2.915 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.889      ;
; -2.872 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 3.747      ;
; -2.865 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.040     ; 3.824      ;
; -2.863 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.040     ; 3.822      ;
; -2.840 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.768      ;
; -2.840 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.768      ;
; -2.836 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.070     ; 3.765      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.806 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.916      ;
; -2.799 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.013     ; 3.673      ;
; -2.786 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 3.759      ;
; -2.786 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 3.759      ;
; -2.786 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.026     ; 3.759      ;
; -2.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.672      ;
; -2.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.672      ;
; -2.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.672      ;
; -2.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.672      ;
; -2.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.672      ;
; -2.730 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.012     ; 3.605      ;
; -2.720 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.647      ;
; -2.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.645      ;
; -2.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.606      ;
; -2.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.606      ;
; -2.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.606      ;
; -2.671 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.024     ; 3.646      ;
; -2.657 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.583      ;
; -2.657 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.583      ;
; -2.657 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.583      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.641 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.225      ; 3.797      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.600 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.218      ; 3.749      ;
; -2.594 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.520      ;
; -2.592 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.518      ;
; -2.579 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.553      ;
; -2.579 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.553      ;
; -2.579 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.553      ;
; -2.579 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.553      ;
; -2.579 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.553      ;
; -2.577 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.551      ;
; -2.576 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.550      ;
; -2.576 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.503      ;
; -2.575 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.501      ;
; -2.574 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.501      ;
; -2.573 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.499      ;
; -2.568 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.496      ;
; -2.568 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.071     ; 3.496      ;
; -2.564 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.070     ; 3.493      ;
; -2.561 ; VGA_Controller:u1|oRequest                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.025     ; 3.535      ;
; -2.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.073     ; 3.473      ;
; -2.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.473      ;
; -2.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.473      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.290 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.099      ;
; -3.117 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.926      ;
; -3.057 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.864      ;
; -2.957 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.766      ;
; -2.881 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.688      ;
; -2.779 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.586      ;
; -2.778 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.585      ;
; -2.762 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.571      ;
; -2.727 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.536      ;
; -2.704 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.511      ;
; -2.653 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.460      ;
; -2.565 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.372      ;
; -2.546 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.353      ;
; -2.503 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.310      ;
; -2.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.298      ;
; -2.458 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.265      ;
; -2.370 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.177      ;
; -2.290 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.097      ;
; -2.177 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.105      ;
; -2.170 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.977      ;
; -2.107 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.033      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.027 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.955      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.936      ;
; -2.004 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.932      ;
; -1.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.870      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.845      ;
; -1.883 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.809      ;
; -1.850 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.776      ;
; -1.844 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.772      ;
; -1.842 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.768      ;
; -1.830 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.750      ;
; -1.830 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.750      ;
; -1.830 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.750      ;
; -1.830 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.750      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.709      ;
; -1.779 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.705      ;
; -1.772 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.698      ;
; -1.768 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.694      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.671      ;
; -1.734 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.660      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.723 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.652      ;
; -1.720 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.646      ;
; -1.712 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.638      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.708 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.637      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.615      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.615      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.284  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.636      ; 2.942      ;
; 0.747  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.647      ; 2.490      ;
; 0.801  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.636      ; 2.925      ;
; 1.212  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.647      ; 2.525      ;
; 2.697  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.650      ; 0.655      ;
; 2.727  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 2.680      ; 0.655      ;
; 3.169  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.650      ; 0.683      ;
; 3.199  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 2.680      ; 0.683      ;
; 13.041 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 6.865      ;
; 13.043 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 6.863      ;
; 13.123 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 6.783      ;
; 13.220 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.681      ;
; 13.238 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 6.668      ;
; 13.399 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.502      ;
; 13.404 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.497      ;
; 13.408 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.493      ;
; 13.481 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.420      ;
; 13.488 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.413      ;
; 13.597 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.304      ;
; 13.598 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.303      ;
; 13.600 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.301      ;
; 13.605 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.296      ;
; 13.623 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 6.283      ;
; 13.679 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 6.222      ;
; 14.167 ; Reset_Delay:u2|oRST_1           ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 5.762      ;
; 14.252 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 5.654      ;
; 14.264 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 5.642      ;
; 14.352 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 5.554      ;
; 14.481 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 5.425      ;
; 15.069 ; Reset_Delay:u2|Cont[20]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 4.837      ;
; 15.099 ; Reset_Delay:u2|Cont[21]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.093     ; 4.807      ;
; 15.654 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.017     ; 4.328      ;
; 15.656 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.017     ; 4.326      ;
; 15.736 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.017     ; 4.246      ;
; 15.833 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 4.144      ;
; 15.851 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.017     ; 4.131      ;
; 16.012 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.965      ;
; 16.017 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.960      ;
; 16.018 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.959      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.083 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.851      ;
; 16.094 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.883      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.095 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.839      ;
; 16.101 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.876      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.183 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.751      ;
; 16.206 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.728      ;
; 16.210 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.767      ;
; 16.211 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.766      ;
; 16.213 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.764      ;
; 16.218 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.759      ;
; 16.218 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.716      ;
; 16.236 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.017     ; 3.746      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.258 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.070     ; 3.671      ;
; 16.271 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.076     ; 3.652      ;
; 16.273 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.076     ; 3.650      ;
; 16.292 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.022     ; 3.685      ;
; 16.306 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.628      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
; 16.331 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.065     ; 3.603      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.063 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.999      ;
; 2.063 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.999      ;
; 2.063 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.999      ;
; 2.104 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.958      ;
; 2.104 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.958      ;
; 2.104 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.958      ;
; 2.160 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 4.896      ;
; 2.160 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 4.896      ;
; 2.160 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 4.896      ;
; 2.160 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 4.896      ;
; 2.160 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 4.896      ;
; 2.173 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 4.891      ;
; 2.173 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 4.891      ;
; 2.173 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 4.891      ;
; 2.173 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 4.891      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.418 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.642      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.572      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.625 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.899     ; 4.425      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.784 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.901     ; 4.264      ;
; 2.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.049      ;
; 2.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.049      ;
; 2.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.049      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 4.204      ;
; 2.883 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.014      ;
; 2.883 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.014      ;
; 2.883 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 7.014      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 6.979      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 6.979      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 6.979      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 6.979      ;
; 2.912 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.108     ; 6.979      ;
; 2.925 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.974      ;
; 2.925 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.974      ;
; 2.925 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.974      ;
; 2.925 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.974      ;
; 2.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 6.953      ;
; 2.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 6.953      ;
; 2.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 6.953      ;
; 2.979 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 6.918      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.570 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.781      ; 0.625      ;
; -2.551 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.749      ; 0.612      ;
; -2.087 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.781      ; 0.608      ;
; -2.066 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.749      ; 0.597      ;
; -0.635 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.728      ; 2.433      ;
; -0.240 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.717      ; 2.817      ;
; -0.169 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.728      ; 2.399      ;
; 0.276  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.717      ; 2.833      ;
; 0.354  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.367  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.409  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.650      ;
; 0.581  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.586  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.827      ;
; 0.587  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.828      ;
; 0.587  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.828      ;
; 0.588  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.829      ;
; 0.588  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.829      ;
; 0.589  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.590  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.591  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.591  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.592  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.592  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.592  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.593  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.593  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.593  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.594  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.835      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.606  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.608  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.849      ;
; 0.610  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.756  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 0.997      ;
; 0.840  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.092      ;
; 0.868  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.871  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.872  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.113      ;
; 0.873  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.114      ;
; 0.874  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.115      ;
; 0.874  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.115      ;
; 0.876  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.117      ;
; 0.878  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.119      ;
; 0.878  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.065      ; 1.114      ;
; 0.878  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.119      ;
; 0.878  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.119      ;
; 0.879  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.879  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.879  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.120      ;
; 0.880  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.121      ;
; 0.881  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.881  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.881  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.881  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.122      ;
; 0.882  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.882  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.123      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.889  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.130      ;
; 0.889  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.130      ;
; 0.890  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.893  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.134      ;
; 0.894  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.070      ; 1.135      ;
; 0.895  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.065      ; 1.131      ;
; 0.900  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.277 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.773      ; 0.667      ;
; -0.201 ; rCCD_DATA[4]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 2.157      ; 2.127      ;
; -0.196 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.042      ; 1.017      ;
; -0.196 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.042      ; 1.017      ;
; -0.193 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_B[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.042      ; 1.020      ;
; -0.184 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.042      ; 1.029      ;
; -0.110 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.812      ; 0.873      ;
; -0.030 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 0.871      ;
; -0.028 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 0.873      ;
; -0.005 ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.916      ; 1.082      ;
; 0.008  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.812      ; 0.991      ;
; 0.026  ; rCCD_DATA[2]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.950      ; 2.147      ;
; 0.034  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]             ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.023      ; 1.228      ;
; 0.041  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.042      ; 1.254      ;
; 0.044  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.849      ; 1.064      ;
; 0.046  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.849      ; 1.066      ;
; 0.064  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.027      ; 1.262      ;
; 0.065  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.027      ; 1.263      ;
; 0.082  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.574      ; 0.827      ;
; 0.089  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.023      ; 1.283      ;
; 0.090  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_B[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.023      ; 1.284      ;
; 0.090  ; rCCD_DATA[3]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.892      ; 2.153      ;
; 0.091  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.023      ; 1.285      ;
; 0.093  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.506      ; 0.770      ;
; 0.099  ; rCCD_DATA[6]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.707      ; 1.977      ;
; 0.107  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_B[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.812      ; 1.090      ;
; 0.107  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.812      ; 1.090      ;
; 0.118  ; rCCD_DATA[0]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.855      ; 2.144      ;
; 0.124  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 1.025      ;
; 0.143  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]              ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.023      ; 1.337      ;
; 0.151  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.506      ; 0.828      ;
; 0.161  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]              ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 1.062      ;
; 0.174  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]              ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.027      ; 1.372      ;
; 0.184  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.506      ; 0.861      ;
; 0.187  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_B[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 1.088      ;
; 0.188  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[6]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.068      ; 1.427      ;
; 0.194  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.506      ; 0.871      ;
; 0.200  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_B[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.027      ; 1.398      ;
; 0.220  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_B[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 1.121      ;
; 0.224  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.637      ; 1.032      ;
; 0.227  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.916      ; 1.314      ;
; 0.234  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.730      ; 1.135      ;
; 0.243  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.588      ; 1.002      ;
; 0.247  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.645      ; 1.063      ;
; 0.251  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.645      ; 1.067      ;
; 0.258  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]             ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.700      ; 1.129      ;
; 0.274  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.133      ; 1.578      ;
; 0.276  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.827      ; 1.274      ;
; 0.280  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.613      ; 1.064      ;
; 0.286  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.613      ; 1.070      ;
; 0.289  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.588      ; 1.048      ;
; 0.300  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.201      ; 1.672      ;
; 0.308  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.201      ; 1.680      ;
; 0.311  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.201      ; 1.683      ;
; 0.315  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.294      ; 0.780      ;
; 0.317  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.336      ; 0.824      ;
; 0.320  ; rCCD_DATA[8]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.507      ; 1.998      ;
; 0.346  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.133      ; 1.650      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.574      ; 1.099      ;
; 0.361  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.133      ; 1.665      ;
; 0.371  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.849      ; 1.391      ;
; 0.372  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.849      ; 1.392      ;
; 0.378  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_G[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.308      ; 1.857      ;
; 0.384  ; rCCD_DATA[7]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.598      ; 2.153      ;
; 0.387  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
; 0.388  ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.087      ; 1.646      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.343      ; 0.903      ;
; 0.365 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 0.962      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 0.964      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.343      ; 0.927      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.632      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.397      ; 0.995      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 1.000      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.624      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.639      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.643      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.650      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.662      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 0.979      ;
; 0.460 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 0.991      ;
; 0.471 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 1.002      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.737      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.736      ;
; 0.508 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 1.039      ;
; 0.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.781      ;
; 0.549 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.793      ;
; 0.558 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.800      ;
; 0.568 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 1.100      ;
; 0.572 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.815      ;
; 0.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.826      ;
; 0.588 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.831      ;
; 0.597 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.840      ;
; 0.601 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.070      ; 0.843      ;
; 0.608 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.849      ;
; 0.609 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.849      ;
; 0.610 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.850      ;
; 0.610 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.612 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.613 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.853      ;
; 0.613 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.853      ;
; 0.614 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.856      ;
; 0.614 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.856      ;
; 0.615 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.855      ;
; 0.615 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.855      ;
; 0.617 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.862      ;
; 0.621 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.861      ;
; 0.621 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.862      ;
; 0.623 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.863      ;
; 0.623 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.866      ;
; 0.625 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.866      ;
; 0.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.868      ;
; 0.628 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.870      ;
; 0.629 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.869      ;
; 0.630 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.870      ;
; 0.631 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.873      ;
; 0.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.877      ;
; 0.638 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.880      ;
; 0.639 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.882      ;
; 0.642 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.884      ;
; 0.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.330      ; 1.182      ;
; 0.656 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.898      ;
; 0.692 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.934      ;
; 0.694 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.937      ;
; 0.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.218      ;
; 0.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.939      ;
; 0.702 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.225      ;
; 0.709 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.952      ;
; 0.713 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.956      ;
; 0.713 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.955      ;
; 0.726 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.249      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.978      ;
; 0.742 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.265      ;
; 0.744 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.321      ; 1.266      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.989      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.074      ; 0.992      ;
; 0.748 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.271      ;
; 0.751 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.994      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.409 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.653      ;
; 0.551 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.553 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.554 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.796      ;
; 0.556 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.797      ;
; 0.557 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.799      ;
; 0.574 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.815      ;
; 0.576 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.818      ;
; 0.606 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.848      ;
; 0.612 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.854      ;
; 0.613 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.855      ;
; 0.624 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.866      ;
; 0.627 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.869      ;
; 0.627 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.869      ;
; 0.627 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.872      ;
; 0.629 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.871      ;
; 0.631 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.873      ;
; 0.634 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.877      ;
; 0.635 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.877      ;
; 0.649 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.891      ;
; 0.650 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.893      ;
; 0.653 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.896      ;
; 0.659 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.902      ;
; 0.662 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.904      ;
; 0.682 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.924      ;
; 0.705 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.950      ;
; 0.716 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.957      ;
; 0.749 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 0.986      ;
; 0.749 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.990      ;
; 0.750 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.991      ;
; 0.752 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.993      ;
; 0.788 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.030      ;
; 0.802 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.043      ;
; 0.803 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.044      ;
; 0.820 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.061      ;
; 0.821 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.062      ;
; 0.825 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.066      ;
; 0.828 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.069      ;
; 0.830 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.073      ;
; 0.844 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.086      ;
; 0.848 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.090      ;
; 0.848 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.090      ;
; 0.858 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.099      ;
; 0.865 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.105      ;
; 0.896 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.136      ;
; 0.896 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.141      ;
; 0.897 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.137      ;
; 0.912 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 1.149      ;
; 0.913 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 1.150      ;
; 0.914 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.156      ;
; 0.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.158      ;
; 0.920 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.163      ;
; 0.924 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.164      ;
; 0.924 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.166      ;
; 0.927 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.169      ;
; 0.932 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.175      ;
; 0.935 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.177      ;
; 0.938 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.181      ;
; 0.939 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.182      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.942 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.186      ;
; 0.943 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.186      ;
; 0.949 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 1.186      ;
; 0.949 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.192      ;
; 0.952 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.194      ;
; 0.952 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.194      ;
; 0.955 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.197      ;
; 0.980 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.225      ;
; 0.982 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.223      ;
; 0.982 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.223      ;
; 0.983 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.224      ;
; 1.001 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.242      ;
; 1.001 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.242      ;
; 1.001 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.242      ;
; 1.005 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.245      ;
; 1.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.250      ;
; 1.012 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.254      ;
; 1.026 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.267      ;
; 1.026 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.268      ;
; 1.037 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.279      ;
; 1.038 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.281      ;
; 1.042 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.285      ;
; 1.046 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.287      ;
; 1.049 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.292      ;
; 1.053 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.296      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.483      ; 3.190      ;
; -1.656 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.549      ; 3.194      ;
; -1.656 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.549      ; 3.194      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.575 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.633      ; 3.197      ;
; -1.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 3.191      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.665      ; 3.197      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 3.192      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.509 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.691      ; 3.189      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.695      ; 3.192      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.189      ;
; -1.418 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.450      ; 3.745      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.840      ; 3.190      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.840      ; 3.190      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.840      ; 3.190      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.840      ; 3.190      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.840      ; 3.190      ;
; -1.282 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.444      ; 3.603      ;
; -1.282 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.444      ; 3.603      ;
; -1.245 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.406      ; 3.528      ;
; -1.234 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.431      ; 3.542      ;
; -1.234 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.396      ; 3.507      ;
; -1.210 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.421      ; 3.508      ;
; -1.210 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.421      ; 3.508      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.119 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.014      ; 2.122      ;
; -1.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.108      ; 3.210      ;
; -1.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.108      ; 3.210      ;
; -1.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.108      ; 3.210      ;
; -1.094 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.444      ; 3.415      ;
; -1.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.123      ; 3.195      ;
; -1.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.123      ; 3.195      ;
; -1.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.123      ; 3.195      ;
; -1.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.123      ; 3.195      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
; -1.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 1.169      ; 3.208      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.277      ; 3.616      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.270      ; 3.608      ;
; -1.314 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.282      ; 3.616      ;
; -1.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.275      ; 3.608      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.019      ; 3.212      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.019      ; 3.212      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.019      ; 3.212      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.019      ; 3.212      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.019      ; 3.212      ;
; -1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.028      ; 3.220      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.028      ; 3.220      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.028      ; 3.220      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.021      ; 3.213      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.027      ; 3.219      ;
; -1.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.026      ; 3.218      ;
; -1.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.011      ; 3.202      ;
; -1.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.011      ; 3.202      ;
; -1.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.011      ; 3.202      ;
; -1.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.003      ; 3.194      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.012      ; 3.202      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.004      ; 3.194      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.004      ; 3.194      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.014      ; 3.204      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
; -1.201 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.013      ; 3.203      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.613     ; 3.613      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.665 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.598     ; 3.618      ;
; 3.759 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.608     ; 3.613      ;
; 3.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.593     ; 3.618      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.864     ; 3.216      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.864     ; 3.216      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.864     ; 3.216      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.864     ; 3.216      ;
; 3.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.864     ; 3.216      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 3.199      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 3.201      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.193      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.881     ; 3.197      ;
; 3.871 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.883     ; 3.195      ;
; 3.879 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.872     ; 3.198      ;
; 3.879 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.872     ; 3.198      ;
; 3.879 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.872     ; 3.198      ;
; 3.879 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.872     ; 3.198      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                     ;
+--------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.115 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.604      ; 1.690      ;
; 0.109  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.546      ; 1.856      ;
; 0.109  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.546      ; 1.856      ;
; 0.109  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.546      ; 1.856      ;
; 0.109  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.546      ; 1.856      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.212  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.420      ; 1.833      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.213  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.245      ; 1.659      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.291  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.407      ; 1.899      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.338  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.313      ; 1.852      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.384  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.286      ; 1.871      ;
; 0.419  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.251      ; 1.871      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.298      ; 1.938      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.439  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.045      ; 1.685      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 0.605  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 1.180      ; 1.986      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
; 1.190  ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.816      ; 2.207      ;
+--------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.532 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.294      ; 2.027      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.562 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.296      ; 2.059      ;
; 0.567 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.294      ; 2.062      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 0.600 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.297      ; 2.098      ;
; 1.010 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.337      ; 2.474      ;
; 1.060 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.322      ; 2.509      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.286      ; 2.995      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.286      ; 2.995      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.286      ; 2.995      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.278      ; 2.987      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.279      ; 2.988      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.279      ; 2.988      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.289      ; 2.998      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.287      ; 2.996      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.288      ; 2.997      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 3.013      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 3.013      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.295      ; 3.004      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.295      ; 3.004      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.295      ; 3.004      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.304      ; 3.013      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.295      ; 3.004      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.301      ; 3.010      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.301      ; 3.010      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.303      ; 3.012      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.302      ; 3.011      ;
; 1.508 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.301      ; 3.010      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.004      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.004      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.004      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 3.002      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.003      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.988      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.989      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.996      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.996      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.989      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.996      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.341     ; 2.990      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.996      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.342     ; 2.989      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.340     ; 2.991      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 3.010      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 3.011      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.320     ; 3.011      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 3.010      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 3.010      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 3.010      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.321     ; 3.010      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 3.004      ;
; 5.060 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.326     ; 3.005      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1                               ;
; 9.671 ; 9.827        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1|clk                           ;
; 9.825 ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2|clk                           ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; -0.757 ; -0.587 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -1.393 ; -1.223 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -1.493 ; -1.323 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -1.091 ; -0.921 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -1.331 ; -1.161 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -1.516 ; -1.346 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -1.321 ; -1.151 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -1.506 ; -1.336 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -1.372 ; -1.202 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -1.493 ; -1.323 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -1.473 ; -1.303 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.757 ; -0.587 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -1.463 ; -1.293 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 1.873  ; 2.104  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; 1.873  ; 2.104  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 1.789  ; 2.044  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.812  ; 1.161  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.812  ; 1.161  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.177  ; 4.352  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.177  ; 4.352  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.319  ; 2.588  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.155  ; 2.408  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.485  ; 1.728  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.532  ; 1.840  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.052  ; 2.266  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.319  ; 2.588  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.090  ; 2.224  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.507  ; 1.740  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.285  ; 2.502  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.230  ; 1.418  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.346  ; 1.572  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.012  ; 1.257  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.497  ; 1.734  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.707  ; 2.008  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.874  ; 1.085  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.308  ; 1.546  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.059  ; 1.306  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.246  ; 1.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; 1.198  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; 1.193  ; 1.364  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.183  ; 1.354  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.196  ; 1.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.173  ; 1.344  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.196  ; 1.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.206  ; 1.377  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.175  ; 1.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.219  ; 1.390  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.221  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.199  ; 1.370  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.246  ; 1.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.228  ; 1.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; 1.752  ; 1.582  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.617  ; 1.447  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.722  ; 1.552  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.303  ; 1.133  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 1.559  ; 1.389  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.752  ; 1.582  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 1.549  ; 1.379  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.742  ; 1.572  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.596  ; 1.426  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.722  ; 1.552  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.702  ; 1.532  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 0.955  ; 0.785  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.692  ; 1.522  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -1.325 ; -1.555 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; -1.417 ; -1.628 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -1.325 ; -1.555 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.177  ; -0.144 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.177  ; -0.144 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.998 ; -3.191 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.998 ; -3.191 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.414 ; -0.606 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.643 ; -1.877 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.949 ; -1.164 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.995 ; -1.271 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.547 ; -1.742 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.801 ; -2.049 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.579 ; -1.700 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.971 ; -1.175 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.755 ; -1.938 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.757 ; -0.926 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.881 ; -1.096 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.559 ; -0.794 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.975 ; -1.190 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.175 ; -1.423 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.414 ; -0.606 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.843 ; -1.070 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.589 ; -0.818 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; -0.631 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; -0.624 ; -0.795 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.615 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.628 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.628 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.638 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.606 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.651 ; -0.822 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.654 ; -0.825 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.631 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.678 ; -0.849 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.661 ; -0.832 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 14.981 ; 14.704 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 14.665 ; 14.322 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 14.885 ; 14.557 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 14.833 ; 14.546 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 14.344 ; 14.142 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 14.981 ; 14.704 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 14.218 ; 13.994 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 14.762 ; 14.466 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 14.069 ; 13.907 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 9.505  ; 9.236  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 15.292 ; 14.901 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 15.265 ; 14.861 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 13.829 ; 13.539 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 15.292 ; 14.901 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 13.675 ; 13.480 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 14.482 ; 14.211 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 14.505 ; 14.246 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 14.275 ; 13.979 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 14.127 ; 13.873 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.483  ; 6.400  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 15.286 ; 15.008 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 14.913 ; 14.634 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 14.302 ; 13.971 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 14.616 ; 14.428 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 15.286 ; 15.008 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 13.929 ; 13.715 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 14.488 ; 14.248 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 14.155 ; 13.902 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 15.210 ; 14.851 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.548  ; 6.465  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.321  ; 5.238  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 13.656 ; 13.566 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 12.650 ; 12.507 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 13.656 ; 13.566 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 12.152 ; 12.056 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 12.146 ; 12.055 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 12.212 ; 12.093 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 13.061 ; 12.983 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 12.415 ; 12.431 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 11.484 ; 11.533 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 11.275 ; 11.134 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 10.438 ; 10.332 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 10.188 ; 10.084 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 10.498 ; 10.381 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.125 ; 10.062 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 10.945 ; 10.944 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 11.484 ; 11.533 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 10.070 ; 10.088 ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.031 ; 9.984  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.070 ; 10.009 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 9.744  ; 9.653  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 9.740  ; 9.705  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.025 ; 9.964  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.008 ; 9.950  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.021 ; 10.088 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 12.999 ; 12.458 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 12.037 ; 11.930 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 12.290 ; 12.185 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 12.999 ; 12.458 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 11.282 ; 11.108 ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 10.889 ; 10.803 ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 10.875 ; 10.787 ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 10.727 ; 10.880 ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 10.898 ; 10.588 ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 10.220 ; 10.047 ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 10.898 ; 10.588 ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 9.997  ; 9.804  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.032 ; 9.872  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 9.421  ; 9.306  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 9.438  ; 9.286  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 9.458  ; 9.686  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 11.457 ; 10.920 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 9.629  ; 9.452  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 11.457 ; 10.920 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 10.021 ; 9.851  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.085 ; 9.937  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.771  ; 9.627  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 9.642  ; 9.432  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 9.890  ; 10.086 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 12.284 ; 11.781 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 11.000 ; 10.713 ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 10.573 ; 10.257 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 10.517 ; 10.332 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 10.683 ; 10.540 ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 10.534 ; 10.259 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 12.284 ; 11.781 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 9.910  ; 10.066 ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 10.886 ; 11.070 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 10.324 ; 10.201 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 10.394 ; 10.207 ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 10.746 ; 10.647 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 10.886 ; 10.628 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 10.300 ; 10.251 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 10.317 ; 10.235 ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 10.840 ; 11.070 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 6.970  ; 6.963  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 6.870  ; 6.863  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 6.915  ; 6.908  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 6.970  ; 6.963  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 6.929  ; 6.922  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 6.915  ; 6.908  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 6.969  ; 6.962  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 6.915  ; 6.908  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 6.969  ; 6.962  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 6.905  ; 6.898  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.811  ; 8.673  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.811  ; 8.673  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.959  ; 5.876  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.058  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.058  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.950  ; 2.841  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.892  ; 2.783  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.792  ; 2.714  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.902  ; 2.793  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.918  ; 2.809  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.829  ; 2.751  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.855  ; 2.777  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.922  ; 2.813  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.915  ; 2.806  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.865  ; 2.787  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.943  ; 2.834  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.949  ; 2.840  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.802  ; 2.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.949  ; 2.840  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.909  ; 2.800  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.969  ; 2.860  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 12.380 ; 12.065 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.284 ; 9.967  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 12.273 ; 11.972 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 12.141 ; 11.899 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 9.683  ; 9.418  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.631  ; 8.494  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 12.152 ; 11.745 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 9.219  ; 9.086  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 12.380 ; 12.065 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.918  ; 9.678  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.644  ; 9.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 11.097 ; 10.677 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 9.086  ; 8.943  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 9.805  ; 9.546  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.809  ; 8.610  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 10.433 ; 10.297 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 10.152 ; 9.960  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.984  ; 2.875  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.984  ; 2.875  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.919  ; 2.810  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.938  ; 2.829  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.905  ; 2.796  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 10.291 ; 10.052 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 10.979 ; 10.634 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 11.044 ; 10.644 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 11.333 ; 10.972 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 10.543 ; 10.292 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 11.232 ; 10.880 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 10.431 ; 10.137 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 10.515 ; 10.213 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 10.291 ; 10.052 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 8.633  ; 8.388  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 10.175 ; 9.894  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 11.848 ; 11.439 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 10.312 ; 10.027 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 11.859 ; 11.463 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 10.341 ; 10.138 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 10.764 ; 10.465 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 10.531 ; 10.242 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 10.459 ; 10.175 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 10.175 ; 9.894  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.309  ; 6.226  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 10.023 ; 9.777  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 11.394 ; 11.029 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 10.880 ; 10.548 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 11.280 ; 10.991 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 11.435 ; 11.101 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 10.023 ; 9.777  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 10.484 ; 10.215 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 10.227 ; 9.944  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 11.270 ; 10.885 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.374  ; 6.291  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.223  ; 5.140  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 11.318 ; 11.190 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 11.806 ; 11.647 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 12.946 ; 12.748 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 11.342 ; 11.190 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 11.318 ; 11.193 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 11.381 ; 11.251 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 12.243 ; 12.198 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 11.591 ; 11.608 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 9.317  ; 9.209  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 10.384 ; 10.281 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 9.669  ; 9.456  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 9.317  ; 9.209  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 9.615  ; 9.514  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 9.338  ; 9.255  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 10.080 ; 10.145 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 10.684 ; 10.685 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 8.899  ; 8.816  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 9.178  ; 9.081  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 9.221  ; 9.107  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 8.986  ; 8.819  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 8.899  ; 8.816  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 9.174  ; 9.186  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 9.170  ; 9.071  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 9.109  ; 9.212  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 9.327  ; 9.326  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 10.610 ; 10.444 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 10.818 ; 10.699 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 11.573 ; 11.084 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 9.899  ; 9.648  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 9.523  ; 9.341  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 9.500  ; 9.326  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 9.327  ; 9.456  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 8.757  ; 8.588  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 9.535  ; 9.318  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 10.216 ; 9.864  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 9.294  ; 9.077  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 9.345  ; 9.133  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 8.762  ; 8.588  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 8.757  ; 8.590  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 8.783  ; 8.995  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 8.933  ; 8.703  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 8.933  ; 8.711  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 10.773 ; 10.209 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 9.303  ; 9.131  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 9.374  ; 9.181  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 9.092  ; 8.881  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 8.960  ; 8.703  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 9.167  ; 9.365  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 8.966  ; 9.154  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 10.025 ; 9.755  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 9.659  ; 9.394  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 9.610  ; 9.373  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 9.729  ; 9.577  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 9.589  ; 9.414  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 11.404 ; 10.818 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 8.966  ; 9.154  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 9.227  ; 9.082  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 9.227  ; 9.082  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 9.313  ; 9.124  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 9.697  ; 9.537  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 9.751  ; 9.534  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 9.297  ; 9.108  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 9.260  ; 9.092  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 9.754  ; 9.913  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 6.701  ; 6.694  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 6.701  ; 6.694  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 6.745  ; 6.738  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 6.799  ; 6.792  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 6.761  ; 6.754  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 6.746  ; 6.739  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 6.799  ; 6.792  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 6.746  ; 6.739  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 6.799  ; 6.792  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 6.736  ; 6.729  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.808  ; 3.756  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.241  ; 3.756  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.808  ; 5.725  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.903  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.903  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.520  ; 2.410  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.464  ; 2.354  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.544  ; 2.434  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.474  ; 2.364  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.489  ; 2.379  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.400  ; 2.321  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.425  ; 2.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.493  ; 2.383  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.487  ; 2.377  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.435  ; 2.356  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.514  ; 2.404  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.374  ; 2.295  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.374  ; 2.295  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.519  ; 2.409  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.481  ; 2.371  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.539  ; 2.429  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.421  ; 6.231  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.794  ; 7.427  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 9.548  ; 9.177  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 9.653  ; 9.330  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.491  ; 7.192  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 6.438  ; 6.274  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 9.923  ; 9.488  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 6.692  ; 6.513  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 9.786  ; 9.438  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.030  ; 6.733  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.128  ; 6.894  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.219  ; 7.806  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.421  ; 6.231  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.904  ; 6.594  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 6.619  ; 6.379  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.450  ; 7.261  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.347  ; 7.141  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.491  ; 2.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.554  ; 2.444  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.491  ; 2.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.509  ; 2.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.477  ; 2.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.702 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.778 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 6.388 ;    ;    ; 6.556 ;
; GPIO[1]    ; LEDR[1]     ; 6.262 ;    ;    ; 6.424 ;
; GPIO[2]    ; LEDR[4]     ; 5.940 ;    ;    ; 6.096 ;
; GPIO[3]    ; LEDR[3]     ; 5.863 ;    ;    ; 5.994 ;
; GPIO[4]    ; LEDR[5]     ; 5.758 ;    ;    ; 5.954 ;
; GPIO[5]    ; LEDR[2]     ; 5.412 ;    ;    ; 5.598 ;
; GPIO[6]    ; LEDR[6]     ; 6.307 ;    ;    ; 6.480 ;
; GPIO[7]    ; LEDR[7]     ; 5.806 ;    ;    ; 6.005 ;
; GPIO[8]    ; LEDR[8]     ; 5.787 ;    ;    ; 6.012 ;
; GPIO[9]    ; LEDR[9]     ; 7.008 ;    ;    ; 7.285 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 6.157 ;    ;    ; 6.324 ;
; GPIO[1]    ; LEDR[1]     ; 6.034 ;    ;    ; 6.195 ;
; GPIO[2]    ; LEDR[4]     ; 5.724 ;    ;    ; 5.880 ;
; GPIO[3]    ; LEDR[3]     ; 5.650 ;    ;    ; 5.782 ;
; GPIO[4]    ; LEDR[5]     ; 5.551 ;    ;    ; 5.744 ;
; GPIO[5]    ; LEDR[2]     ; 5.219 ;    ;    ; 5.402 ;
; GPIO[6]    ; LEDR[6]     ; 6.079 ;    ;    ; 6.251 ;
; GPIO[7]    ; LEDR[7]     ; 5.597 ;    ;    ; 5.795 ;
; GPIO[8]    ; LEDR[8]     ; 5.577 ;    ;    ; 5.798 ;
; GPIO[9]    ; LEDR[9]     ; 6.799 ;    ;    ; 7.072 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.515 ; 3.350 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.492 ; 4.327 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.855 ; 3.690 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.174 ; 4.009 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.844 ; 3.679 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.174 ; 4.009 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.865 ; 3.700 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.865 ; 3.700 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.543 ; 4.378 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.515 ; 3.350 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.515 ; 3.350 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.892 ; 3.727 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.174 ; 4.009 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.892 ; 3.727 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.844 ; 3.679 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.753 ; 3.623 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.515 ; 3.350 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.992 ; 2.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.930 ; 3.765 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.318 ; 3.153 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.624 ; 3.459 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.307 ; 3.142 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.624 ; 3.459 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.327 ; 3.162 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.327 ; 3.162 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.978 ; 3.813 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.992 ; 2.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.992 ; 2.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.354 ; 3.189 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.624 ; 3.459 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.354 ; 3.189 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.307 ; 3.142 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.216 ; 3.086 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.992 ; 2.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.375     ; 3.540     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.318     ; 4.483     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.707     ; 3.872     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.003     ; 4.168     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.684     ; 3.849     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.003     ; 4.168     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.718     ; 3.883     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.718     ; 3.883     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.371     ; 4.536     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.375     ; 3.540     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.375     ; 3.540     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.751     ; 3.916     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.997     ; 4.162     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.751     ; 3.916     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.678     ; 3.843     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.639     ; 3.769     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.375     ; 3.540     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.851     ; 3.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.755     ; 3.920     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.169     ; 3.334     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.453     ; 3.618     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.147     ; 3.312     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.453     ; 3.618     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.180     ; 3.345     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.180     ; 3.345     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.806     ; 3.971     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.851     ; 3.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.851     ; 3.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.211     ; 3.376     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.448     ; 3.613     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.211     ; 3.376     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.141     ; 3.306     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.102     ; 3.232     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.851     ; 3.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -1.586 ; -136.482      ;
; CCD_MCLK~_Duplicate_2                     ; -1.434 ; -88.727       ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.213 ; -24.669       ;
; CLOCK_50                                  ; 0.275  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.284  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -1.469 ; -3.580        ;
; GPIO[10]                                  ; -0.217 ; -0.661        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.138  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.181  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.183  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -0.849 ; -84.065       ;
; CCD_MCLK~_Duplicate_2                     ; -0.377 ; -35.758       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.161  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO[10]                                  ; 0.049 ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.187 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.029 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.000 ; -493.555      ;
; CCD_MCLK~_Duplicate_2                     ; -1.000 ; -139.000      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.000 ; -51.000       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.752  ; 0.000         ;
; CLOCK_50                                  ; 9.264  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.586 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.674     ; 1.941      ;
; -1.586 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.674     ; 1.941      ;
; -1.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.671     ; 1.942      ;
; -1.548 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.230      ;
; -1.547 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.229      ;
; -1.532 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.214      ;
; -1.522 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.264     ; 2.287      ;
; -1.522 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.264     ; 2.287      ;
; -1.522 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.013      ;
; -1.522 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.013      ;
; -1.520 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.261     ; 2.288      ;
; -1.520 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.535     ; 2.014      ;
; -1.520 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.011      ;
; -1.520 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.011      ;
; -1.518 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.535     ; 2.012      ;
; -1.512 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.003      ;
; -1.512 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 2.003      ;
; -1.510 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.535     ; 2.004      ;
; -1.499 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.187      ;
; -1.498 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.186      ;
; -1.495 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.522     ; 2.002      ;
; -1.495 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.522     ; 2.002      ;
; -1.493 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.519     ; 2.003      ;
; -1.483 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.202      ;
; -1.483 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.171      ;
; -1.482 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.201      ;
; -1.481 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.163      ;
; -1.479 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.161      ;
; -1.477 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.168      ;
; -1.477 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.168      ;
; -1.476 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.158      ;
; -1.476 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.167      ;
; -1.476 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.167      ;
; -1.475 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.164      ;
; -1.475 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.164      ;
; -1.474 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.163      ;
; -1.474 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.163      ;
; -1.468 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.129      ;
; -1.467 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.186      ;
; -1.467 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.128      ;
; -1.461 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.152      ;
; -1.461 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.152      ;
; -1.459 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.148      ;
; -1.459 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.148      ;
; -1.452 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.113      ;
; -1.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.674     ; 1.799      ;
; -1.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.674     ; 1.799      ;
; -1.442 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.671     ; 1.800      ;
; -1.435 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 1.926      ;
; -1.435 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 1.926      ;
; -1.433 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.535     ; 1.927      ;
; -1.432 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.120      ;
; -1.432 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.298     ; 2.163      ;
; -1.432 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.298     ; 2.163      ;
; -1.430 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.118      ;
; -1.430 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.295     ; 2.164      ;
; -1.427 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.729      ; 3.115      ;
; -1.418 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.963      ;
; -1.418 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.963      ;
; -1.418 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.963      ;
; -1.418 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.963      ;
; -1.416 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.135      ;
; -1.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.481     ; 1.964      ;
; -1.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.481     ; 1.964      ;
; -1.414 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.133      ;
; -1.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.522     ; 1.920      ;
; -1.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.522     ; 1.920      ;
; -1.411 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.760      ; 3.130      ;
; -1.411 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.519     ; 1.921      ;
; -1.410 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.101      ;
; -1.410 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.101      ;
; -1.408 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.099      ;
; -1.408 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.099      ;
; -1.408 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.097      ;
; -1.408 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.097      ;
; -1.407 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.952      ;
; -1.407 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.484     ; 1.952      ;
; -1.406 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.095      ;
; -1.406 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.095      ;
; -1.406 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.723      ; 3.088      ;
; -1.405 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.096      ;
; -1.405 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.732      ; 3.096      ;
; -1.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.481     ; 1.953      ;
; -1.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.451     ; 1.983      ;
; -1.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.451     ; 1.983      ;
; -1.403 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.092      ;
; -1.403 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.730      ; 3.092      ;
; -1.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.448     ; 1.984      ;
; -1.401 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.062      ;
; -1.399 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.060      ;
; -1.396 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.702      ; 3.057      ;
; -1.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.436     ; 1.978      ;
; -1.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.436     ; 1.978      ;
; -1.384 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.466     ; 1.947      ;
; -1.384 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.466     ; 1.947      ;
; -1.383 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.433     ; 1.979      ;
; -1.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.463     ; 1.948      ;
; -1.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 1.857      ;
; -1.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.538     ; 1.857      ;
; -1.364 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.535     ; 1.858      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.434 ; VGA_Controller:u1|H_Cont[9]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.394      ;
; -1.362 ; VGA_Controller:u1|H_Cont[5]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.322      ;
; -1.341 ; VGA_Controller:u1|V_Cont[6]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.303      ;
; -1.340 ; VGA_Controller:u1|V_Cont[3]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.302      ;
; -1.335 ; VGA_Controller:u1|H_Cont[8]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.295      ;
; -1.277 ; VGA_Controller:u1|H_Cont[7]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.237      ;
; -1.253 ; VGA_Controller:u1|V_Cont[5]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.215      ;
; -1.250 ; VGA_Controller:u1|H_Cont[6]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.210      ;
; -1.240 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.244      ;
; -1.239 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.243      ;
; -1.233 ; VGA_Controller:u1|H_Cont[1]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.193      ;
; -1.222 ; VGA_Controller:u1|V_Cont[1]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.184      ;
; -1.219 ; VGA_Controller:u1|H_Cont[0]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.179      ;
; -1.215 ; VGA_Controller:u1|H_Cont[3]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.175      ;
; -1.202 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.187      ;
; -1.199 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.184      ;
; -1.198 ; VGA_Controller:u1|H_Cont[4]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.158      ;
; -1.172 ; VGA_Controller:u1|V_Cont[2]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.134      ;
; -1.167 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.016      ; 2.170      ;
; -1.167 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.016      ; 2.170      ;
; -1.167 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.016      ; 2.170      ;
; -1.155 ; VGA_Controller:u1|V_Cont[4]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.117      ;
; -1.141 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.042     ; 2.086      ;
; -1.141 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.042     ; 2.086      ;
; -1.141 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.042     ; 2.086      ;
; -1.106 ; VGA_Controller:u1|H_Cont[2]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.021      ; 2.066      ;
; -1.106 ; VGA_Controller:u1|V_Cont[7]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.068      ;
; -1.104 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.018      ; 2.109      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.101 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.157      ; 2.213      ;
; -1.089 ; VGA_Controller:u1|V_Cont[8]                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.023      ; 2.051      ;
; -1.085 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 2.031      ;
; -1.084 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 2.030      ;
; -1.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.040     ; 2.025      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.099      ; 2.129      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.072 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.150      ; 2.177      ;
; -1.064 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.068      ;
; -1.063 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.067      ;
; -1.056 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.041      ;
; -1.052 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.056      ;
; -1.052 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.056      ;
; -1.052 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.056      ;
; -1.052 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.056      ;
; -1.052 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.056      ;
; -1.050 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.017      ; 2.054      ;
; -1.027 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.000      ; 2.014      ;
; -1.027 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.000      ; 2.014      ;
; -1.027 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.000      ; 2.014      ;
; -1.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 1.972      ;
; -1.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 1.972      ;
; -1.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 1.972      ;
; -1.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 1.972      ;
; -1.026 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.041     ; 1.972      ;
; -1.024 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.009      ;
; -1.020 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.001     ; 2.005      ;
; -1.019 ; VGA_Controller:u1|oRequest                                                                                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.002     ; 2.004      ;
; -1.007 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.042     ; 1.952      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.213 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 2.114      ;
; -1.121 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 2.022      ;
; -1.083 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.982      ;
; -1.022 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.921      ;
; -1.021 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.922      ;
; -0.991 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.890      ;
; -0.948 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.847      ;
; -0.945 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.846      ;
; -0.922 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.823      ;
; -0.899 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.798      ;
; -0.894 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.793      ;
; -0.853 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.752      ;
; -0.831 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.730      ;
; -0.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.707      ;
; -0.802 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.701      ;
; -0.797 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.696      ;
; -0.721 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.620      ;
; -0.715 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.660      ;
; -0.705 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.604      ;
; -0.677 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.624      ;
; -0.650 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.595      ;
; -0.631 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.530      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.594 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.541      ;
; -0.585 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.532      ;
; -0.579 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.524      ;
; -0.565 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.510      ;
; -0.561 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.506      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.509      ;
; -0.556 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.501      ;
; -0.547 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.492      ;
; -0.517 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.462      ;
; -0.509 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.454      ;
; -0.493 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.438      ;
; -0.486 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.431      ;
; -0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.432      ;
; -0.483 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.428      ;
; -0.472 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.411      ;
; -0.472 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.411      ;
; -0.472 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.411      ;
; -0.472 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.411      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.466 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.465 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.414      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.456 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.403      ;
; -0.455 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.400      ;
; -0.452 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.397      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.380      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.275  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 1.481      ; 1.740      ;
; 0.544  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 1.486      ; 1.476      ;
; 0.954  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_1           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 1.481      ; 1.561      ;
; 1.187  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK                        ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 1.486      ; 1.333      ;
; 1.708  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.476      ; 0.350      ;
; 1.754  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.500        ; 1.510      ; 0.338      ;
; 2.199  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.476      ; 0.359      ;
; 2.233  ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 1.000        ; 1.510      ; 0.359      ;
; 15.910 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 4.013      ;
; 15.914 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 4.009      ;
; 15.975 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.948      ;
; 16.013 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.905      ;
; 16.048 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.875      ;
; 16.093 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.825      ;
; 16.094 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.824      ;
; 16.096 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.822      ;
; 16.157 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.761      ;
; 16.157 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.761      ;
; 16.225 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.693      ;
; 16.229 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.689      ;
; 16.230 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.688      ;
; 16.231 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.687      ;
; 16.286 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.637      ;
; 16.290 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.069     ; 3.628      ;
; 16.407 ; Reset_Delay:u2|oRST_1           ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.040     ; 3.540      ;
; 16.588 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.335      ;
; 16.592 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.331      ;
; 16.654 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.269      ;
; 16.725 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 3.198      ;
; 16.996 ; Reset_Delay:u2|Cont[20]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 2.927      ;
; 17.026 ; Reset_Delay:u2|Cont[21]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.064     ; 2.897      ;
; 17.521 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 2.477      ;
; 17.525 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 2.473      ;
; 17.586 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 2.412      ;
; 17.624 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.369      ;
; 17.659 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 2.339      ;
; 17.704 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.289      ;
; 17.705 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.288      ;
; 17.707 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.286      ;
; 17.768 ; Reset_Delay:u2|Cont[6]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.225      ;
; 17.768 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.225      ;
; 17.836 ; Reset_Delay:u2|Cont[10]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.157      ;
; 17.840 ; Reset_Delay:u2|Cont[9]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.153      ;
; 17.841 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.152      ;
; 17.842 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.151      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.880 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.073      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.884 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.069      ;
; 17.897 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 2.101      ;
; 17.901 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 2.092      ;
; 17.939 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.014      ;
; 17.943 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.010      ;
; 17.945 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.046     ; 1.996      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.945 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 2.008      ;
; 17.949 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.046     ; 1.992      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 17.983 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.039     ; 1.965      ;
; 18.004 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[0]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.949      ;
; 18.010 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.046     ; 1.931      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.284 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.815      ;
; 5.284 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.815      ;
; 5.284 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.815      ;
; 5.310 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.789      ;
; 5.310 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.789      ;
; 5.310 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.838     ; 2.789      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.844     ; 2.762      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.844     ; 2.762      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.844     ; 2.762      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.844     ; 2.762      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.844     ; 2.762      ;
; 5.352 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 2.749      ;
; 5.352 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 2.749      ;
; 5.352 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 2.749      ;
; 5.352 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.836     ; 2.749      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.473 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.840     ; 2.624      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.511 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.842     ; 2.584      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.576 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.847     ; 2.514      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.654 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.849     ; 2.434      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.727 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.834     ; 2.376      ;
; 5.897 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.023      ;
; 5.897 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.023      ;
; 5.897 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 4.023      ;
; 5.923 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.997      ;
; 5.923 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.997      ;
; 5.923 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.997      ;
; 5.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.073     ; 3.970      ;
; 5.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.073     ; 3.970      ;
; 5.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.073     ; 3.970      ;
; 5.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.073     ; 3.970      ;
; 5.944 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.073     ; 3.970      ;
; 5.956 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.964      ;
; 5.956 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.964      ;
; 5.956 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 3.964      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 3.957      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 3.957      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 3.957      ;
; 5.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 3.957      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.069     ; 3.943      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.469 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.573      ; 0.323      ;
; -1.448 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.536      ; 0.307      ;
; -0.978 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.573      ; 0.314      ;
; -0.941 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.536      ; 0.314      ;
; -0.444 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.536      ; 1.283      ;
; -0.219 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.531      ; 1.503      ;
; 0.181  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.191  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.195  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.536      ; 1.422      ;
; 0.206  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.330      ;
; 0.289  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.293  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.293  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.416      ;
; 0.294  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.417      ;
; 0.295  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.296  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.297  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.297  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.299  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.304  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.367  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.491      ;
; 0.409  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.046      ; 0.539      ;
; 0.438  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.442  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.566      ;
; 0.443  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.443  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.443  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.566      ;
; 0.444  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.445  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.445  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.569      ;
; 0.445  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.447  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.572      ;
; 0.447  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.034      ; 0.565      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.453  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.453  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.531      ; 1.675      ;
; 0.454  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.454  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.454  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.454  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.454  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.455  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.455  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.579      ;
; 0.455  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.578      ;
; 0.456  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.457  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.457  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.457  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.457  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.458  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.582      ;
; 0.458  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.458  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.581      ;
; 0.459  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.461  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.039      ; 0.585      ;
; 0.462  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.034      ; 0.580      ;
; 0.463  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.464  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.463      ; 0.330      ;
; -0.121 ; rCCD_DATA[4]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.213      ; 1.176      ;
; -0.042 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.486      ; 0.528      ;
; -0.042 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 0.522      ;
; -0.042 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 0.522      ;
; -0.039 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.486      ; 0.531      ;
; -0.039 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]             ; RAW2RGB:u4|mCCD_B[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 0.525      ;
; -0.029 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.457      ;
; -0.027 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.459      ;
; -0.025 ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.483      ; 0.542      ;
; -0.022 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.395      ; 0.457      ;
; -0.016 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 0.548      ;
; 0.002  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.307      ; 0.393      ;
; 0.020  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.307      ; 0.411      ;
; 0.022  ; rCCD_DATA[3]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.064      ; 1.170      ;
; 0.022  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.299      ; 0.405      ;
; 0.024  ; rCCD_DATA[2]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.073      ; 1.181      ;
; 0.032  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.395      ; 0.511      ;
; 0.039  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.525      ;
; 0.040  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.388      ; 0.512      ;
; 0.045  ; rCCD_DATA[6]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.969      ; 1.098      ;
; 0.046  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.307      ; 0.437      ;
; 0.047  ; rCCD_DATA[0]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.055      ; 1.186      ;
; 0.051  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.307      ; 0.442      ;
; 0.055  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[6]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.588      ; 0.727      ;
; 0.056  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]             ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.504      ; 0.644      ;
; 0.064  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.373      ; 0.521      ;
; 0.065  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.373      ; 0.522      ;
; 0.070  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]              ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.556      ;
; 0.073  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.817      ;
; 0.082  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.504      ; 0.670      ;
; 0.083  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.359      ; 0.526      ;
; 0.084  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mCCD_B[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.504      ; 0.672      ;
; 0.085  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]              ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.480      ; 0.649      ;
; 0.085  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]             ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.504      ; 0.673      ;
; 0.086  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_B[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.572      ;
; 0.088  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.209      ; 0.381      ;
; 0.090  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]             ; RAW2RGB:u4|mCCD_B[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.576      ;
; 0.090  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.359      ; 0.533      ;
; 0.092  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.483      ; 0.659      ;
; 0.095  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_R[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.395      ; 0.574      ;
; 0.096  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]             ; RAW2RGB:u4|mCCD_B[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.395      ; 0.575      ;
; 0.098  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.482      ; 0.664      ;
; 0.098  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.482      ; 0.664      ;
; 0.103  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[3]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.847      ;
; 0.105  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]              ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.504      ; 0.693      ;
; 0.108  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]             ; RAW2RGB:u4|mCCD_R[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.402      ; 0.594      ;
; 0.115  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.859      ;
; 0.124  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]             ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.394      ; 0.602      ;
; 0.133  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.486      ; 0.703      ;
; 0.134  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.486      ; 0.704      ;
; 0.137  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.283      ; 0.504      ;
; 0.147  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]              ; RAW2RGB:u4|mCCD_R[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.482      ; 0.713      ;
; 0.149  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_G[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.716      ; 0.949      ;
; 0.150  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.165      ; 0.399      ;
; 0.158  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.283      ; 0.525      ;
; 0.162  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.618      ; 0.864      ;
; 0.163  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]             ; RAW2RGB:u4|mCCD_B[5]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.482      ; 0.729      ;
; 0.163  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.299      ; 0.546      ;
; 0.168  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[0]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.588      ; 0.840      ;
; 0.171  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.373      ; 0.628      ;
; 0.173  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[9]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.618      ; 0.875      ;
; 0.175  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_R[8]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.618      ; 0.877      ;
; 0.175  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.289      ; 0.548      ;
; 0.192  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]              ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.393      ; 0.669      ;
; 0.200  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.165      ; 0.449      ;
; 0.201  ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205  ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                        ; RAW2RGB:u4|mCCD_B[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.261      ; 0.550      ;
; 0.206  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.315      ;
; 0.207  ; rCCD_DATA[7]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.881      ; 1.172      ;
; 0.208  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_B[6]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.588      ; 0.880      ;
; 0.211  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_B[2]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.660      ; 0.955      ;
; 0.213  ; rCCD_DATA[8]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.809      ; 1.106      ;
; 0.215  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_G[4]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.716      ; 1.015      ;
; 0.215  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]              ; RAW2RGB:u4|mCCD_R[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.394      ; 0.693      ;
; 0.216  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.165      ; 0.465      ;
; 0.217  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]             ; RAW2RGB:u4|mCCD_R[1]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.394      ; 0.695      ;
; 0.218  ; CCD_Capture:u3|X_Cont[0]                                                                                                                      ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.716      ; 1.018      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.138 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 0.442      ;
; 0.144 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.480      ;
; 0.149 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.200      ; 0.453      ;
; 0.153 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.489      ;
; 0.157 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.495      ;
; 0.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.233      ; 0.499      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.196      ; 0.492      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.487      ;
; 0.202 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.492      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.494      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.499      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.330      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.333      ;
; 0.211 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.337      ;
; 0.223 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.519      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.373      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.554      ;
; 0.258 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.383      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.389      ;
; 0.271 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.401      ;
; 0.284 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.410      ;
; 0.285 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.411      ;
; 0.286 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.412      ;
; 0.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.418      ;
; 0.298 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.192      ; 0.597      ;
; 0.303 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.428      ;
; 0.306 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.437      ;
; 0.313 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.438      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.439      ;
; 0.316 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.442      ;
; 0.316 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.442      ;
; 0.318 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.442      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.443      ;
; 0.320 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.447      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.450      ;
; 0.327 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.453      ;
; 0.330 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.455      ;
; 0.332 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.458      ;
; 0.335 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.461      ;
; 0.336 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.181      ; 0.621      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.465      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.464      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.181      ; 0.625      ;
; 0.341 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.467      ;
; 0.352 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.181      ; 0.637      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.478      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.481      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.180      ; 0.640      ;
; 0.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.484      ;
; 0.362 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.181      ; 0.647      ;
; 0.364 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.181      ; 0.649      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.494      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.198 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.322      ;
; 0.208 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.332      ;
; 0.260 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.384      ;
; 0.268 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.395      ;
; 0.272 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.394      ;
; 0.306 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.312 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.436      ;
; 0.314 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.438      ;
; 0.316 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.442      ;
; 0.319 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.443      ;
; 0.321 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.445      ;
; 0.323 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.447      ;
; 0.324 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.448      ;
; 0.330 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.454      ;
; 0.331 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.455      ;
; 0.334 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.458      ;
; 0.335 ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.457      ;
; 0.335 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.459      ;
; 0.340 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.464      ;
; 0.341 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.467      ;
; 0.341 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.465      ;
; 0.346 ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.468      ;
; 0.348 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.470      ;
; 0.348 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.470      ;
; 0.372 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.490      ;
; 0.386 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.510      ;
; 0.395 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.517      ;
; 0.396 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.518      ;
; 0.398 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.520      ;
; 0.402 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.524      ;
; 0.403 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.525      ;
; 0.405 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.527      ;
; 0.405 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.529      ;
; 0.420 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.544      ;
; 0.423 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.545      ;
; 0.427 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.549      ;
; 0.435 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.553      ;
; 0.436 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.554      ;
; 0.440 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.564      ;
; 0.441 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.565      ;
; 0.442 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.570      ;
; 0.449 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.571      ;
; 0.452 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.570      ;
; 0.452 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.574      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.587      ;
; 0.467 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.591      ;
; 0.470 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.596      ;
; 0.473 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.597      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.597      ;
; 0.477 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.601      ;
; 0.480 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.604      ;
; 0.482 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.606      ;
; 0.484 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.608      ;
; 0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.609      ;
; 0.487 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.611      ;
; 0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.613      ;
; 0.490 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.614      ;
; 0.490 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.614      ;
; 0.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.615      ;
; 0.492 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.616      ;
; 0.495 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.617      ;
; 0.495 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.619      ;
; 0.497 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.619      ;
; 0.497 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.619      ;
; 0.497 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.619      ;
; 0.501 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.623      ;
; 0.503 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.627      ;
; 0.514 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.636      ;
; 0.525 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.647      ;
; 0.526 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.648      ;
; 0.528 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.654      ;
; 0.531 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.653      ;
; 0.533 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.655      ;
; 0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.658      ;
; 0.543 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.667      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.033      ; 1.859      ;
; -0.835 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.051      ; 1.863      ;
; -0.835 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.051      ; 1.863      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.067      ; 1.868      ;
; -0.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.071      ; 1.862      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.868      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.788 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.095      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.112      ; 1.860      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.117      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.753 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.131      ; 1.861      ;
; -0.636 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.652      ; 2.217      ;
; -0.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.258      ; 1.859      ;
; -0.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.258      ; 1.859      ;
; -0.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.258      ; 1.859      ;
; -0.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.258      ; 1.859      ;
; -0.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.258      ; 1.859      ;
; -0.602 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.301      ; 1.880      ;
; -0.602 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.301      ; 1.880      ;
; -0.602 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.301      ; 1.880      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.321      ; 1.879      ;
; -0.572 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.624      ; 2.125      ;
; -0.572 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.624      ; 2.125      ;
; -0.548 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.615      ; 2.092      ;
; -0.534 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.621      ; 2.084      ;
; -0.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.358      ; 1.866      ;
; -0.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.358      ; 1.866      ;
; -0.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.358      ; 1.866      ;
; -0.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.358      ; 1.866      ;
; -0.531 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.594      ; 2.054      ;
; -0.511 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.622      ; 2.062      ;
; -0.511 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.622      ; 2.062      ;
; -0.463 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.619      ; 2.011      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
; -0.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.434      ; 1.863      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.074      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.080      ;
; -0.341 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.752      ; 2.092      ;
; -0.340 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.759      ; 2.098      ;
; -0.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.617      ; 1.891      ;
; -0.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.617      ; 1.891      ;
; -0.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.617      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.592      ; 1.865      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.593      ; 1.866      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.593      ; 1.866      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.600      ; 1.873      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.601      ; 1.874      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.883      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.619      ; 1.892      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.618      ; 1.891      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.593      ; 1.866      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.593      ; 1.866      ;
; -0.296 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.602      ; 1.875      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.073      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.077      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.671     ; 2.091      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.661     ; 2.095      ;
; 6.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.883      ;
; 6.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.883      ;
; 6.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.883      ;
; 6.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.883      ;
; 6.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.813     ; 1.883      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.868      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.825     ; 1.870      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.862      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.866      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.831     ; 1.864      ;
; 6.248 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.868      ;
; 6.248 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.868      ;
; 6.248 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.868      ;
; 6.248 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.868      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                    ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.049 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.698      ; 0.861      ;
; 0.167 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.689      ; 0.970      ;
; 0.167 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.689      ; 0.970      ;
; 0.167 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.689      ; 0.970      ;
; 0.167 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.689      ; 0.970      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.181 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.555      ; 0.850      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.225 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.611      ; 0.950      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[31]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[30]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[29]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[28]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[27]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[26]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[25]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[24]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[23]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[22]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[21]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[20]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[19]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[18]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[17]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.308 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[16]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.563      ; 0.985      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[15]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[14]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[13]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[12]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[11]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[10]         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[9]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[8]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[7]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[6]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[5]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[4]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[3]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[2]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.327 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[1]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.527      ; 0.968      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.330 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.513      ; 0.957      ;
; 0.343 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Frame_Cont[0]          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.511      ; 0.968      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.378 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.368      ; 0.860      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.379 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.515      ; 1.008      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]           ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.483      ; 1.038      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
; 0.747 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1 ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 1.155      ;
+-------+-----------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.187 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.766      ; 1.067      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.197 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.767      ; 1.078      ;
; 0.200 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.766      ; 1.080      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.206 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.769      ; 1.089      ;
; 0.376 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.821      ; 1.283      ;
; 0.406 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.812      ; 1.304      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.842 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.762      ; 1.719      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.762      ; 1.719      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.762      ; 1.719      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.765      ; 1.722      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.763      ; 1.720      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.721      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.740      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.740      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.771      ; 1.728      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.771      ; 1.728      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.771      ; 1.728      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.783      ; 1.740      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.771      ; 1.728      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.781      ; 1.738      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.781      ; 1.738      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.781      ; 1.738      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.782      ; 1.739      ;
; 0.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.771      ; 1.728      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.493     ; 1.720      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.721      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.721      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.721      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.721      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.485     ; 1.728      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.474     ; 1.739      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.474     ; 1.739      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.473     ; 1.740      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.485     ; 1.728      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.485     ; 1.728      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.482     ; 1.731      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.483     ; 1.730      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.726      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.486     ; 1.727      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.475     ; 1.738      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.501     ; 1.712      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.029 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.724      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.500     ; 1.714      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.498     ; 1.716      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.715      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.498     ; 1.716      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.715      ;
; 3.030 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.499     ; 1.715      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[1]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[2]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[3]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[4]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[5]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[6]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[7]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[8]~_Duplicate_1                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0 ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                 ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                 ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                 ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_WR                                                                                                                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.268  ; 9.423        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1                               ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
; 9.269  ; 9.424        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.269  ; 9.453        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.437  ; 9.437        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1|clk                           ;
; 9.438  ; 9.438        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2|clk                           ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                    ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -0.720 ; -0.171 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -0.792 ; -0.243 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -0.562 ; -0.013 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.692 ; -0.143 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -0.787 ; -0.238 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.682 ; -0.133 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -0.777 ; -0.228 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -0.690 ; -0.141 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -0.792 ; -0.243 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -0.772 ; -0.223 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -0.762 ; -0.213 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 1.241  ; 1.925  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; 1.241  ; 1.925  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 1.196  ; 1.851  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.379  ; 1.166  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.379  ; 1.166  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.160  ; 2.962  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.160  ; 2.962  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.226  ; 1.941  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.123  ; 1.829  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.801  ; 1.473  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.854  ; 1.544  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.074  ; 1.764  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.226  ; 1.941  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.058  ; 1.738  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.827  ; 1.493  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.206  ; 1.912  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.635  ; 1.270  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.716  ; 1.353  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.543  ; 1.154  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.789  ; 1.451  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.900  ; 1.585  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.473  ; 1.092  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.681  ; 1.320  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.560  ; 1.207  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 0.769  ; 1.320  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; 0.719  ; 1.270  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; 0.715  ; 1.266  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 0.706  ; 1.257  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 0.722  ; 1.273  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 0.696  ; 1.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 0.718  ; 1.269  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 0.728  ; 1.279  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 0.697  ; 1.248  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 0.742  ; 1.293  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 0.743  ; 1.294  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 0.722  ; 1.273  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 0.769  ; 1.320  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 0.749  ; 1.300  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; 0.905  ; 0.356  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 0.831  ; 0.282  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 0.905  ; 0.356  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 0.666  ; 0.117  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 0.806  ; 0.257  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 0.904  ; 0.355  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 0.796  ; 0.247  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 0.894  ; 0.345  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 0.801  ; 0.252  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 0.905  ; 0.356  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 0.885  ; 0.336  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 0.459  ; -0.090 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 0.875  ; 0.326  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -0.930 ; -1.577 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; -0.990 ; -1.657 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -0.930 ; -1.577 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.133  ; -0.600 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.133  ; -0.600 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.559 ; -2.308 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.559 ; -2.308 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.218 ; -0.822 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.844 ; -1.533 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.507 ; -1.160 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.557 ; -1.227 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.797 ; -1.471 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.941 ; -1.639 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.782 ; -1.443 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.531 ; -1.179 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.917 ; -1.597 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.373 ; -0.994 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.457 ; -1.085 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.290 ; -0.894 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.501 ; -1.149 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.607 ; -1.260 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.218 ; -0.822 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.422 ; -1.052 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.301 ; -0.932 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; -0.399 ; -0.950 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; -0.394 ; -0.945 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.384 ; -0.935 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.401 ; -0.952 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.396 ; -0.947 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.406 ; -0.957 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.375 ; -0.926 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.421 ; -0.972 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.423 ; -0.974 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.401 ; -0.952 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.448 ; -0.999 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.429 ; -0.980 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 8.328  ; 8.752  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 8.164  ; 8.464  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 8.275  ; 8.670  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 8.280  ; 8.682  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 8.021  ; 8.418  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 8.328  ; 8.752  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 7.934  ; 8.313  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 8.162  ; 8.610  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 7.883  ; 8.274  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 5.394  ; 5.546  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 8.448  ; 8.912  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 8.399  ; 8.861  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 7.669  ; 8.038  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 8.448  ; 8.912  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 7.630  ; 7.980  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 8.043  ; 8.468  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 8.059  ; 8.496  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 7.916  ; 8.324  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 7.846  ; 8.246  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.929  ; 3.874  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 8.449  ; 8.946  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 8.274  ; 8.700  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 7.936  ; 8.222  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 8.160  ; 8.581  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 8.449  ; 8.946  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 7.739  ; 8.138  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 8.034  ; 8.476  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 7.845  ; 8.256  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 8.417  ; 8.872  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.988  ; 3.933  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.254  ; 3.199  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 7.912  ; 8.116  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 7.086  ; 7.234  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 7.912  ; 8.116  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 6.830  ; 6.907  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 6.825  ; 6.931  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 6.851  ; 6.989  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 7.568  ; 7.742  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 7.186  ; 6.995  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 6.703  ; 6.579  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 6.170  ; 6.289  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.710  ; 5.800  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 5.569  ; 5.640  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.752  ; 5.835  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 5.559  ; 5.608  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 6.266  ; 6.358  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.703  ; 6.579  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 5.582  ; 5.591  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.504  ; 5.554  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.524  ; 5.591  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 5.319  ; 5.401  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 5.350  ; 5.375  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 5.496  ; 5.533  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.484  ; 5.549  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.582  ; 5.542  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 7.879  ; 7.646  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 6.776  ; 6.889  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 6.886  ; 7.016  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 7.879  ; 7.646  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 6.418  ; 6.383  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 6.267  ; 5.963  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 6.259  ; 6.220  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 6.203  ; 6.211  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 6.005  ; 6.078  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 5.689  ; 5.725  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 6.005  ; 6.078  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 5.616  ; 5.598  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 5.650  ; 5.657  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 5.305  ; 5.171  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 5.295  ; 5.265  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 5.385  ; 5.373  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 6.880  ; 6.659  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 5.374  ; 5.348  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 6.880  ; 6.659  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 5.583  ; 5.612  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 5.642  ; 5.673  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 5.461  ; 5.459  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 5.368  ; 5.345  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 5.666  ; 5.609  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 7.375  ; 7.063  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 6.089  ; 6.112  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.773  ; 5.885  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 5.864  ; 5.835  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 5.966  ; 5.977  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 5.810  ; 5.833  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 7.375  ; 7.063  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 5.591  ; 5.615  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 6.226  ; 6.122  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 5.802  ; 5.763  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 5.808  ; 5.808  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 6.039  ; 6.062  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 6.053  ; 6.078  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 5.838  ; 5.634  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 5.836  ; 5.780  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 6.226  ; 6.122  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.911  ; 3.914  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.842  ; 3.845  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.881  ; 3.884  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.906  ; 3.909  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.890  ; 3.893  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.880  ; 3.883  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.911  ; 3.914  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.880  ; 3.883  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.911  ; 3.914  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.858  ; 3.861  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.046  ; 5.164  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.046  ; 5.164  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.642  ; 3.587  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.496  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.496  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.749  ; 1.677  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.691  ; 1.619  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.603  ; 1.552  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.701  ; 1.629  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.716  ; 1.644  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.641  ; 1.590  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.666  ; 1.615  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.721  ; 1.649  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.715  ; 1.643  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.676  ; 1.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.740  ; 1.668  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.748  ; 1.676  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.613  ; 1.562  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.748  ; 1.676  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.708  ; 1.636  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.768  ; 1.696  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.989  ; 7.361  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 5.769  ; 6.037  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 6.938  ; 7.339  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.837  ; 7.274  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 5.539  ; 5.756  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.988  ; 5.153  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.819  ; 7.200  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 5.325  ; 5.515  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.989  ; 7.361  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 5.670  ; 5.888  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 5.494  ; 5.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.262  ; 6.502  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 5.209  ; 5.412  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 5.604  ; 5.803  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 5.090  ; 5.245  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 5.957  ; 6.225  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 5.839  ; 6.045  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.782  ; 1.710  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.782  ; 1.710  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.718  ; 1.646  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.733  ; 1.661  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.703  ; 1.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.647 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.700 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 5.928  ; 6.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 6.259  ; 6.465  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 6.289  ; 6.478  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.470  ; 6.704  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 6.045  ; 6.259  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 6.384  ; 6.619  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 5.972  ; 6.161  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.001  ; 6.200  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 5.928  ; 6.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 4.967  ; 5.051  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 5.842  ; 6.007  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.680  ; 6.955  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 5.914  ; 6.084  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.723  ; 6.995  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 5.915  ; 6.129  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 6.164  ; 6.372  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.043  ; 6.243  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 5.996  ; 6.184  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 5.842  ; 6.007  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.830  ; 3.775  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 5.757  ; 5.922  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 6.454  ; 6.702  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 6.180  ; 6.391  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 6.416  ; 6.670  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 6.489  ; 6.744  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 5.757  ; 5.922  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 6.001  ; 6.203  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 5.853  ; 6.029  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 6.408  ; 6.636  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.889  ; 3.834  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 6.174  ; 6.281  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 6.435  ; 6.586  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 7.274  ; 7.529  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 6.174  ; 6.281  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 6.175  ; 6.294  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 6.216  ; 6.337  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 6.958  ; 7.112  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 6.536  ; 6.357  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 5.026  ; 5.095  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 5.618  ; 5.731  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.177  ; 5.388  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 5.026  ; 5.095  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.192  ; 5.277  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 5.050  ; 5.119  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 5.749  ; 5.813  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.169  ; 6.073  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 4.860  ; 4.903  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.011  ; 5.074  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.033  ; 5.093  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 4.867  ; 4.951  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 4.860  ; 4.903  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 5.053  ; 5.056  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.005  ; 5.066  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.097  ; 5.032  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 5.168  ; 5.196  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 5.714  ; 5.836  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 5.830  ; 5.992  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 6.879  ; 6.630  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 5.387  ; 5.376  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 5.235  ; 5.209  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 5.223  ; 5.196  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 5.168  ; 5.196  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 4.799  ; 4.773  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 5.186  ; 5.215  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 5.512  ; 5.616  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 5.099  ; 5.098  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 5.133  ; 5.140  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 4.799  ; 4.773  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 4.801  ; 4.775  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 4.890  ; 4.903  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 4.867  ; 4.870  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 4.873  ; 4.870  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 6.405  ; 6.163  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 5.158  ; 5.117  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 5.131  ; 5.183  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 4.957  ; 5.059  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 4.867  ; 4.942  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 5.171  ; 5.126  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 4.954  ; 4.970  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 5.426  ; 5.444  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.209  ; 5.227  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 5.181  ; 5.346  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 5.287  ; 5.319  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 5.352  ; 5.183  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 6.686  ; 6.456  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 4.954  ; 4.970  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 5.007  ; 4.999  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 5.007  ; 4.999  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 5.041  ; 5.036  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 5.451  ; 5.313  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 5.298  ; 5.317  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 5.054  ; 5.207  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 5.040  ; 5.194  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 5.427  ; 5.362  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.750  ; 3.753  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.750  ; 3.753  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.814  ; 3.817  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.799  ; 3.802  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.819  ; 3.822  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.819  ; 3.822  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.766  ; 3.769  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.557  ; 2.337  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.263  ; 2.337  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.557  ; 3.502  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.419  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.419  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.436  ; 1.365  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.446  ; 1.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.385  ; 1.335  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.465  ; 1.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.453  ; 1.382  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.531  ; 3.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.196  ; 4.484  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 5.212  ; 5.638  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 5.253  ; 5.716  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.109  ; 4.374  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.561  ; 3.778  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.367  ; 5.794  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 3.707  ; 3.936  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 5.332  ; 5.777  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 3.853  ; 4.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 3.885  ; 4.154  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.456  ; 4.758  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 3.531  ; 3.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 3.786  ; 4.002  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 3.648  ; 3.846  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.088  ; 4.402  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 4.064  ; 4.336  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.477  ; 1.406  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 3.584 ;    ;    ; 4.402 ;
; GPIO[1]    ; LEDR[1]     ; 3.484 ;    ;    ; 4.298 ;
; GPIO[2]    ; LEDR[4]     ; 3.312 ;    ;    ; 4.094 ;
; GPIO[3]    ; LEDR[3]     ; 3.261 ;    ;    ; 4.028 ;
; GPIO[4]    ; LEDR[5]     ; 3.231 ;    ;    ; 4.012 ;
; GPIO[5]    ; LEDR[2]     ; 3.043 ;    ;    ; 3.793 ;
; GPIO[6]    ; LEDR[6]     ; 3.526 ;    ;    ; 4.345 ;
; GPIO[7]    ; LEDR[7]     ; 3.265 ;    ;    ; 4.051 ;
; GPIO[8]    ; LEDR[8]     ; 3.245 ;    ;    ; 4.045 ;
; GPIO[9]    ; LEDR[9]     ; 4.211 ;    ;    ; 5.059 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 3.464 ;    ;    ; 4.272 ;
; GPIO[1]    ; LEDR[1]     ; 3.366 ;    ;    ; 4.170 ;
; GPIO[2]    ; LEDR[4]     ; 3.201 ;    ;    ; 3.974 ;
; GPIO[3]    ; LEDR[3]     ; 3.153 ;    ;    ; 3.911 ;
; GPIO[4]    ; LEDR[5]     ; 3.124 ;    ;    ; 3.896 ;
; GPIO[5]    ; LEDR[2]     ; 2.944 ;    ;    ; 3.685 ;
; GPIO[6]    ; LEDR[6]     ; 3.409 ;    ;    ; 4.217 ;
; GPIO[7]    ; LEDR[7]     ; 3.158 ;    ;    ; 3.935 ;
; GPIO[8]    ; LEDR[8]     ; 3.136 ;    ;    ; 3.926 ;
; GPIO[9]    ; LEDR[9]     ; 4.102 ;    ;    ; 4.941 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.027 ; 1.934 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.561 ; 2.468 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.211 ; 2.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.382 ; 2.289 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.199 ; 2.106 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.382 ; 2.289 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.221 ; 2.128 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.221 ; 2.128 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.027 ; 1.934 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.027 ; 1.934 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.233 ; 2.140 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.380 ; 2.287 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.233 ; 2.140 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.199 ; 2.106 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.127 ; 2.062 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.027 ; 1.934 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.722 ; 1.629 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.235 ; 2.142 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.899 ; 1.806 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.063 ; 1.970 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.887 ; 1.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.063 ; 1.970 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.908 ; 1.815 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.908 ; 1.815 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.260 ; 2.167 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.722 ; 1.629 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.722 ; 1.629 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.920 ; 1.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.061 ; 1.968 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.920 ; 1.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.887 ; 1.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.815 ; 1.750 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.722 ; 1.629 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.584     ; 2.677     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.193     ; 2.286     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.378     ; 2.471     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.169     ; 2.262     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.378     ; 2.471     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.204     ; 2.297     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.204     ; 2.297     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.618     ; 2.711     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.222     ; 2.315     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.370     ; 2.463     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.222     ; 2.315     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.165     ; 2.258     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.136     ; 2.201     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.673     ; 1.766     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.253     ; 2.346     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.878     ; 1.971     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.055     ; 2.148     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.855     ; 1.948     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.055     ; 2.148     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.889     ; 1.982     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.889     ; 1.982     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.286     ; 2.379     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.673     ; 1.766     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.673     ; 1.766     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.905     ; 1.998     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.048     ; 2.141     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.905     ; 1.998     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.851     ; 1.944     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.821     ; 1.886     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.673     ; 1.766     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -4.181   ; -2.815 ; -2.129   ; -0.115  ; -3.210              ;
;  CCD_MCLK~_Duplicate_2                     ; -3.956   ; 0.181  ; -1.706   ; 0.187   ; -2.693              ;
;  CLOCK_50                                  ; 0.259    ; -2.815 ; N/A      ; N/A     ; 9.264               ;
;  GPIO[10]                                  ; -4.181   ; -0.296 ; -2.129   ; -0.115  ; -3.210              ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.641   ; 0.183  ; N/A      ; N/A     ; -1.285              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.120    ; 0.138  ; 2.865    ; 3.029   ; 4.707               ;
; Design-wide TNS                            ; -886.64  ; -7.797 ; -429.892 ; -0.115  ; -724.626            ;
;  CCD_MCLK~_Duplicate_2                     ; -279.881 ; 0.000  ; -182.211 ; 0.000   ; -215.223            ;
;  CLOCK_50                                  ; 0.000    ; -6.744 ; N/A      ; N/A     ; 0.000               ;
;  GPIO[10]                                  ; -502.496 ; -1.420 ; -247.681 ; -0.115  ; -493.555            ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -104.263 ; 0.000  ; N/A      ; N/A     ; -65.535             ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -0.720 ; -0.171 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -0.792 ; -0.243 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -0.562 ; -0.013 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.692 ; -0.143 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -0.787 ; -0.238 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.682 ; -0.133 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -0.777 ; -0.228 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -0.690 ; -0.141 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -0.792 ; -0.243 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -0.772 ; -0.223 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -0.762 ; -0.213 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 2.192  ; 2.592  ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; 2.192  ; 2.592  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 2.122  ; 2.531  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.977  ; 1.437  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.977  ; 1.437  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.552  ; 4.993  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.552  ; 4.993  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.587  ; 3.032  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.398  ; 2.837  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.674  ; 2.088  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.737  ; 2.210  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.279  ; 2.683  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.587  ; 3.032  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.296  ; 2.643  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.700  ; 2.092  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.527  ; 2.954  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.404  ; 1.735  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.522  ; 1.895  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.173  ; 1.542  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.703  ; 2.086  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.929  ; 2.400  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.011  ; 1.368  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.489  ; 1.877  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.218  ; 1.613  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; 1.374  ; 1.553  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.380  ; 1.559  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.408  ; 1.587  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO[*]      ; GPIO[10]                        ; 1.896  ; 1.718  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.729  ; 1.551  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.840  ; 1.662  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.392  ; 1.214  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 1.694  ; 1.516  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.896  ; 1.718  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 1.684  ; 1.506  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.886  ; 1.708  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.705  ; 1.527  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.840  ; 1.662  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.820  ; 1.642  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 1.017  ; 0.839  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.810  ; 1.632  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -0.930 ; -1.555 ; Rise       ; GPIO[10]                                  ;
;  KEY[2]      ; GPIO[10]                        ; -0.990 ; -1.628 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -0.930 ; -1.555 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.177  ; -0.144 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.177  ; -0.144 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.559 ; -2.308 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.559 ; -2.308 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.218 ; -0.606 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.844 ; -1.533 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.507 ; -1.160 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.557 ; -1.227 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.797 ; -1.471 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.941 ; -1.639 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.782 ; -1.443 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.531 ; -1.175 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.917 ; -1.597 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.373 ; -0.926 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.457 ; -1.085 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.290 ; -0.794 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.501 ; -1.149 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.607 ; -1.260 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[13]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.218 ; -0.606 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.422 ; -1.052 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.301 ; -0.818 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50                        ; -0.399 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50                        ; -0.394 ; -0.795 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.384 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.401 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.396 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.406 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.375 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.421 ; -0.822 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.423 ; -0.825 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.401 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.448 ; -0.849 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.429 ; -0.832 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 16.306 ; 16.294 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 15.986 ; 15.851 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 16.214 ; 16.134 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 16.150 ; 16.097 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 15.623 ; 15.669 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 16.306 ; 16.294 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 15.487 ; 15.510 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 16.078 ; 16.024 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 15.326 ; 15.398 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 10.395 ; 10.256 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 16.618 ; 16.509 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 16.588 ; 16.478 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 15.063 ; 15.000 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 16.618 ; 16.509 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 14.910 ; 14.936 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 15.757 ; 15.744 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 15.789 ; 15.780 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 15.551 ; 15.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 15.393 ; 15.373 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.197  ; 7.099  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 16.633 ; 16.643 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 16.223 ; 16.224 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 15.588 ; 15.465 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 15.914 ; 15.991 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 16.633 ; 16.643 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 15.183 ; 15.195 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 15.783 ; 15.791 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 15.404 ; 15.409 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 16.546 ; 16.443 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.264  ; 7.166  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 14.889 ; 14.925 ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 13.724 ; 13.644 ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 14.889 ; 14.925 ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 13.223 ; 13.144 ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 13.189 ; 13.142 ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 13.239 ; 13.206 ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 14.226 ; 14.305 ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 13.602 ; 13.485 ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 12.617 ; 12.607 ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 12.239 ; 12.146 ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 11.327 ; 11.258 ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 11.059 ; 10.988 ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 11.388 ; 11.315 ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 10.988 ; 10.966 ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 11.978 ; 12.018 ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 12.617 ; 12.607 ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 10.928 ; 10.944 ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 10.893 ; 10.875 ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 10.928 ; 10.901 ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 10.581 ; 10.504 ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 10.582 ; 10.567 ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 10.888 ; 10.854 ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 10.863 ; 10.834 ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 10.917 ; 10.944 ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 14.235 ; 13.813 ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 13.185 ; 13.093 ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 13.442 ; 13.343 ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 14.235 ; 13.813 ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 12.352 ; 12.110 ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 11.941 ; 11.720 ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 11.932 ; 11.778 ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 11.776 ; 11.867 ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 11.805 ; 11.622 ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 11.108 ; 10.971 ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 11.805 ; 11.622 ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 10.874 ; 10.680 ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 10.910 ; 10.766 ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 10.278 ; 10.103 ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 10.282 ; 10.121 ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 10.360 ; 10.477 ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 12.541 ; 12.107 ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 10.491 ; 10.276 ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 12.541 ; 12.107 ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 10.897 ; 10.746 ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 10.971 ; 10.819 ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 10.625 ; 10.481 ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 10.481 ; 10.280 ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 10.815 ; 10.910 ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 13.444 ; 12.939 ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 11.861 ; 11.654 ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 11.381 ; 11.252 ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 11.379 ; 11.200 ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 11.541 ; 11.421 ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 11.341 ; 11.176 ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 13.444 ; 12.939 ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 10.730 ; 10.860 ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 11.841 ; 11.923 ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 11.210 ; 11.048 ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 11.227 ; 11.089 ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 11.632 ; 11.534 ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 11.713 ; 11.539 ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 11.241 ; 11.096 ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 11.238 ; 11.081 ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 11.841 ; 11.923 ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 7.542  ; 7.507  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 7.587  ; 7.552  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 7.635  ; 7.600  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 7.599  ; 7.564  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 7.577  ; 7.542  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 7.577  ; 7.542  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 7.638  ; 7.603  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 7.568  ; 7.533  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.680  ; 9.639  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.680  ; 9.639  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.630  ; 6.532  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.492  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.492  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.189  ; 3.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.199  ; 3.101  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.214  ; 3.116  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.072  ; 2.980  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.212  ; 3.114  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.205  ; 3.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.429 ; 13.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 11.130 ; 11.100 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 13.290 ; 13.313 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 13.129 ; 13.227 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.531 ; 10.451 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 9.415  ; 9.443  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 13.134 ; 13.067 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.046 ; 10.097 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 13.429 ; 13.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 10.803 ; 10.751 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 10.480 ; 10.474 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 12.030 ; 11.812 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 9.866  ; 9.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 10.664 ; 10.619 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 9.589  ; 9.565  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 11.317 ; 11.301 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 11.061 ; 11.018 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 3.215  ; 3.117  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.233  ; 3.135  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 5.928  ; 6.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 6.259  ; 6.465  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 6.289  ; 6.478  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.470  ; 6.704  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 6.045  ; 6.259  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 6.384  ; 6.619  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 5.972  ; 6.161  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.001  ; 6.200  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 5.928  ; 6.120  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 4.967  ; 5.051  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 5.842  ; 6.007  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.680  ; 6.955  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 5.914  ; 6.084  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.723  ; 6.995  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 5.915  ; 6.129  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 6.164  ; 6.372  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.043  ; 6.243  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 5.996  ; 6.184  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 5.842  ; 6.007  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.830  ; 3.775  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 5.757  ; 5.922  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 6.454  ; 6.702  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 6.180  ; 6.391  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 6.416  ; 6.670  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 6.489  ; 6.744  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 5.757  ; 5.922  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 6.001  ; 6.203  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 5.853  ; 6.029  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 6.408  ; 6.636  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.889  ; 3.834  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; HEX0[*]        ; GPIO[10]                        ; 6.174  ; 6.281  ; Rise       ; GPIO[10]                                  ;
;  HEX0[0]       ; GPIO[10]                        ; 6.435  ; 6.586  ; Rise       ; GPIO[10]                                  ;
;  HEX0[1]       ; GPIO[10]                        ; 7.274  ; 7.529  ; Rise       ; GPIO[10]                                  ;
;  HEX0[2]       ; GPIO[10]                        ; 6.174  ; 6.281  ; Rise       ; GPIO[10]                                  ;
;  HEX0[3]       ; GPIO[10]                        ; 6.175  ; 6.294  ; Rise       ; GPIO[10]                                  ;
;  HEX0[4]       ; GPIO[10]                        ; 6.216  ; 6.337  ; Rise       ; GPIO[10]                                  ;
;  HEX0[5]       ; GPIO[10]                        ; 6.958  ; 7.112  ; Rise       ; GPIO[10]                                  ;
;  HEX0[6]       ; GPIO[10]                        ; 6.536  ; 6.357  ; Rise       ; GPIO[10]                                  ;
; HEX1[*]        ; GPIO[10]                        ; 5.026  ; 5.095  ; Rise       ; GPIO[10]                                  ;
;  HEX1[0]       ; GPIO[10]                        ; 5.618  ; 5.731  ; Rise       ; GPIO[10]                                  ;
;  HEX1[1]       ; GPIO[10]                        ; 5.177  ; 5.388  ; Rise       ; GPIO[10]                                  ;
;  HEX1[2]       ; GPIO[10]                        ; 5.026  ; 5.095  ; Rise       ; GPIO[10]                                  ;
;  HEX1[3]       ; GPIO[10]                        ; 5.192  ; 5.277  ; Rise       ; GPIO[10]                                  ;
;  HEX1[4]       ; GPIO[10]                        ; 5.050  ; 5.119  ; Rise       ; GPIO[10]                                  ;
;  HEX1[5]       ; GPIO[10]                        ; 5.749  ; 5.813  ; Rise       ; GPIO[10]                                  ;
;  HEX1[6]       ; GPIO[10]                        ; 6.169  ; 6.073  ; Rise       ; GPIO[10]                                  ;
; HEX2[*]        ; GPIO[10]                        ; 4.860  ; 4.903  ; Rise       ; GPIO[10]                                  ;
;  HEX2[0]       ; GPIO[10]                        ; 5.011  ; 5.074  ; Rise       ; GPIO[10]                                  ;
;  HEX2[1]       ; GPIO[10]                        ; 5.033  ; 5.093  ; Rise       ; GPIO[10]                                  ;
;  HEX2[2]       ; GPIO[10]                        ; 4.867  ; 4.951  ; Rise       ; GPIO[10]                                  ;
;  HEX2[3]       ; GPIO[10]                        ; 4.860  ; 4.903  ; Rise       ; GPIO[10]                                  ;
;  HEX2[4]       ; GPIO[10]                        ; 5.053  ; 5.056  ; Rise       ; GPIO[10]                                  ;
;  HEX2[5]       ; GPIO[10]                        ; 5.005  ; 5.066  ; Rise       ; GPIO[10]                                  ;
;  HEX2[6]       ; GPIO[10]                        ; 5.097  ; 5.032  ; Rise       ; GPIO[10]                                  ;
; HEX3[*]        ; GPIO[10]                        ; 5.168  ; 5.196  ; Rise       ; GPIO[10]                                  ;
;  HEX3[0]       ; GPIO[10]                        ; 5.714  ; 5.836  ; Rise       ; GPIO[10]                                  ;
;  HEX3[1]       ; GPIO[10]                        ; 5.830  ; 5.992  ; Rise       ; GPIO[10]                                  ;
;  HEX3[2]       ; GPIO[10]                        ; 6.879  ; 6.630  ; Rise       ; GPIO[10]                                  ;
;  HEX3[3]       ; GPIO[10]                        ; 5.387  ; 5.376  ; Rise       ; GPIO[10]                                  ;
;  HEX3[4]       ; GPIO[10]                        ; 5.235  ; 5.209  ; Rise       ; GPIO[10]                                  ;
;  HEX3[5]       ; GPIO[10]                        ; 5.223  ; 5.196  ; Rise       ; GPIO[10]                                  ;
;  HEX3[6]       ; GPIO[10]                        ; 5.168  ; 5.196  ; Rise       ; GPIO[10]                                  ;
; HEX4[*]        ; GPIO[10]                        ; 4.799  ; 4.773  ; Rise       ; GPIO[10]                                  ;
;  HEX4[0]       ; GPIO[10]                        ; 5.186  ; 5.215  ; Rise       ; GPIO[10]                                  ;
;  HEX4[1]       ; GPIO[10]                        ; 5.512  ; 5.616  ; Rise       ; GPIO[10]                                  ;
;  HEX4[2]       ; GPIO[10]                        ; 5.099  ; 5.098  ; Rise       ; GPIO[10]                                  ;
;  HEX4[3]       ; GPIO[10]                        ; 5.133  ; 5.140  ; Rise       ; GPIO[10]                                  ;
;  HEX4[4]       ; GPIO[10]                        ; 4.799  ; 4.773  ; Rise       ; GPIO[10]                                  ;
;  HEX4[5]       ; GPIO[10]                        ; 4.801  ; 4.775  ; Rise       ; GPIO[10]                                  ;
;  HEX4[6]       ; GPIO[10]                        ; 4.890  ; 4.903  ; Rise       ; GPIO[10]                                  ;
; HEX5[*]        ; GPIO[10]                        ; 4.867  ; 4.870  ; Rise       ; GPIO[10]                                  ;
;  HEX5[0]       ; GPIO[10]                        ; 4.873  ; 4.870  ; Rise       ; GPIO[10]                                  ;
;  HEX5[1]       ; GPIO[10]                        ; 6.405  ; 6.163  ; Rise       ; GPIO[10]                                  ;
;  HEX5[2]       ; GPIO[10]                        ; 5.158  ; 5.117  ; Rise       ; GPIO[10]                                  ;
;  HEX5[3]       ; GPIO[10]                        ; 5.131  ; 5.183  ; Rise       ; GPIO[10]                                  ;
;  HEX5[4]       ; GPIO[10]                        ; 4.957  ; 5.059  ; Rise       ; GPIO[10]                                  ;
;  HEX5[5]       ; GPIO[10]                        ; 4.867  ; 4.942  ; Rise       ; GPIO[10]                                  ;
;  HEX5[6]       ; GPIO[10]                        ; 5.171  ; 5.126  ; Rise       ; GPIO[10]                                  ;
; HEX6[*]        ; GPIO[10]                        ; 4.954  ; 4.970  ; Rise       ; GPIO[10]                                  ;
;  HEX6[0]       ; GPIO[10]                        ; 5.426  ; 5.444  ; Rise       ; GPIO[10]                                  ;
;  HEX6[1]       ; GPIO[10]                        ; 5.209  ; 5.227  ; Rise       ; GPIO[10]                                  ;
;  HEX6[2]       ; GPIO[10]                        ; 5.181  ; 5.346  ; Rise       ; GPIO[10]                                  ;
;  HEX6[3]       ; GPIO[10]                        ; 5.287  ; 5.319  ; Rise       ; GPIO[10]                                  ;
;  HEX6[4]       ; GPIO[10]                        ; 5.352  ; 5.183  ; Rise       ; GPIO[10]                                  ;
;  HEX6[5]       ; GPIO[10]                        ; 6.686  ; 6.456  ; Rise       ; GPIO[10]                                  ;
;  HEX6[6]       ; GPIO[10]                        ; 4.954  ; 4.970  ; Rise       ; GPIO[10]                                  ;
; HEX7[*]        ; GPIO[10]                        ; 5.007  ; 4.999  ; Rise       ; GPIO[10]                                  ;
;  HEX7[0]       ; GPIO[10]                        ; 5.007  ; 4.999  ; Rise       ; GPIO[10]                                  ;
;  HEX7[1]       ; GPIO[10]                        ; 5.041  ; 5.036  ; Rise       ; GPIO[10]                                  ;
;  HEX7[2]       ; GPIO[10]                        ; 5.451  ; 5.313  ; Rise       ; GPIO[10]                                  ;
;  HEX7[3]       ; GPIO[10]                        ; 5.298  ; 5.317  ; Rise       ; GPIO[10]                                  ;
;  HEX7[4]       ; GPIO[10]                        ; 5.054  ; 5.207  ; Rise       ; GPIO[10]                                  ;
;  HEX7[5]       ; GPIO[10]                        ; 5.040  ; 5.194  ; Rise       ; GPIO[10]                                  ;
;  HEX7[6]       ; GPIO[10]                        ; 5.427  ; 5.362  ; Rise       ; GPIO[10]                                  ;
; LEDG[*]        ; GPIO[10]                        ; 3.750  ; 3.753  ; Rise       ; GPIO[10]                                  ;
;  LEDG[0]       ; GPIO[10]                        ; 3.750  ; 3.753  ; Rise       ; GPIO[10]                                  ;
;  LEDG[1]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[2]       ; GPIO[10]                        ; 3.814  ; 3.817  ; Rise       ; GPIO[10]                                  ;
;  LEDG[3]       ; GPIO[10]                        ; 3.799  ; 3.802  ; Rise       ; GPIO[10]                                  ;
;  LEDG[4]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[5]       ; GPIO[10]                        ; 3.819  ; 3.822  ; Rise       ; GPIO[10]                                  ;
;  LEDG[6]       ; GPIO[10]                        ; 3.787  ; 3.790  ; Rise       ; GPIO[10]                                  ;
;  LEDG[7]       ; GPIO[10]                        ; 3.819  ; 3.822  ; Rise       ; GPIO[10]                                  ;
;  LEDG[8]       ; GPIO[10]                        ; 3.766  ; 3.769  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.557  ; 2.337  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.263  ; 2.337  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.557  ; 3.502  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.419  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.419  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.436  ; 1.365  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.446  ; 1.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.385  ; 1.335  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.465  ; 1.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.453  ; 1.382  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.531  ; 3.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.196  ; 4.484  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 5.212  ; 5.638  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 5.253  ; 5.716  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.109  ; 4.374  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.561  ; 3.778  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.367  ; 5.794  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 3.707  ; 3.936  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 5.332  ; 5.777  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 3.853  ; 4.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 3.885  ; 4.154  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.456  ; 4.758  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 3.531  ; 3.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 3.786  ; 4.002  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 3.648  ; 3.846  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.088  ; 4.402  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 4.064  ; 4.336  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.477  ; 1.406  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 6.966 ;    ;    ; 7.283 ;
; GPIO[1]    ; LEDR[1]     ; 6.843 ;    ;    ; 7.147 ;
; GPIO[2]    ; LEDR[4]     ; 6.500 ;    ;    ; 6.779 ;
; GPIO[3]    ; LEDR[3]     ; 6.416 ;    ;    ; 6.666 ;
; GPIO[4]    ; LEDR[5]     ; 6.307 ;    ;    ; 6.613 ;
; GPIO[5]    ; LEDR[2]     ; 5.939 ;    ;    ; 6.214 ;
; GPIO[6]    ; LEDR[6]     ; 6.894 ;    ;    ; 7.202 ;
; GPIO[7]    ; LEDR[7]     ; 6.357 ;    ;    ; 6.672 ;
; GPIO[8]    ; LEDR[8]     ; 6.347 ;    ;    ; 6.677 ;
; GPIO[9]    ; LEDR[9]     ; 7.735 ;    ;    ; 8.163 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; GPIO[0]    ; LEDR[0]     ; 3.464 ;    ;    ; 4.272 ;
; GPIO[1]    ; LEDR[1]     ; 3.366 ;    ;    ; 4.170 ;
; GPIO[2]    ; LEDR[4]     ; 3.201 ;    ;    ; 3.974 ;
; GPIO[3]    ; LEDR[3]     ; 3.153 ;    ;    ; 3.911 ;
; GPIO[4]    ; LEDR[5]     ; 3.124 ;    ;    ; 3.896 ;
; GPIO[5]    ; LEDR[2]     ; 2.944 ;    ;    ; 3.685 ;
; GPIO[6]    ; LEDR[6]     ; 3.409 ;    ;    ; 4.217 ;
; GPIO[7]    ; LEDR[7]     ; 3.158 ;    ;    ; 3.935 ;
; GPIO[8]    ; LEDR[8]     ; 3.136 ;    ;    ; 3.926 ;
; GPIO[9]    ; LEDR[9]     ; 4.102 ;    ;    ; 4.941 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TDI                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCS                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 2229     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1180     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 3869     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 672      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11709    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 2229     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 3        ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1180     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 3869     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 672      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11709    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 139      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 234      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 139      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 234      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 149   ; 149  ;
; Unconstrained Output Ports      ; 143   ; 143  ;
; Unconstrained Output Port Paths ; 847   ; 847  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Apr 18 09:22:41 2017
Info: Command: quartus_sta DE2_CCD -c DE2_CCD
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_87o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_CCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO[10] GPIO[10]
    Info (332105): create_clock -period 1.000 -name CCD_MCLK~_Duplicate_2 CCD_MCLK~_Duplicate_2
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.181            -502.496 GPIO[10] 
    Info (332119):    -3.956            -279.881 CCD_MCLK~_Duplicate_2 
    Info (332119):    -3.641            -104.263 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.259               0.000 CLOCK_50 
    Info (332119):     1.120               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.815              -6.744 CLOCK_50 
    Info (332119):    -0.296              -1.053 GPIO[10] 
    Info (332119):     0.351               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.404               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.404               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -2.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.129            -247.681 GPIO[10] 
    Info (332119):    -1.706            -182.211 CCD_MCLK~_Duplicate_2 
    Info (332119):     2.865               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.006               0.000 GPIO[10] 
    Info (332119):     0.628               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     5.750               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -443.868 GPIO[10] 
    Info (332119):    -2.693            -215.223 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -65.535 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.707               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.658               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.770            -438.106 GPIO[10] 
    Info (332119):    -3.534            -243.960 CCD_MCLK~_Duplicate_2 
    Info (332119):    -3.290             -91.686 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.284               0.000 CLOCK_50 
    Info (332119):     2.063               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.570              -5.996 CLOCK_50 
    Info (332119):    -0.277              -1.420 GPIO[10] 
    Info (332119):     0.353               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.354               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.354               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -1.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.718            -179.327 GPIO[10] 
    Info (332119):    -1.418            -149.803 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.655               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.115              -0.115 GPIO[10] 
    Info (332119):     0.532               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     5.059               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -442.064 GPIO[10] 
    Info (332119):    -2.649            -214.079 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -65.535 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.708               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.665               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.586
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.586            -136.482 GPIO[10] 
    Info (332119):    -1.434             -88.727 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.213             -24.669 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.275               0.000 CLOCK_50 
    Info (332119):     5.284               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.469              -3.580 CLOCK_50 
    Info (332119):    -0.217              -0.661 GPIO[10] 
    Info (332119):     0.138               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.181               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.183               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -0.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.849             -84.065 GPIO[10] 
    Info (332119):    -0.377             -35.758 CCD_MCLK~_Duplicate_2 
    Info (332119):     6.161               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.049               0.000 GPIO[10] 
    Info (332119):     0.187               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.029               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -493.555 GPIO[10] 
    Info (332119):    -1.000            -139.000 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.000             -51.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.752               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.264               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 836 megabytes
    Info: Processing ended: Tue Apr 18 09:22:50 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


