
ubuntu-preinstalled/curl:     file format elf32-littlearm


Disassembly of section .init:

00003ccc <.init>:
    3ccc:	push	{r3, lr}
    3cd0:	bl	44f0 <fputs@plt+0x1b8>
    3cd4:	pop	{r3, pc}

Disassembly of section .plt:

00003cd8 <curl_free@plt-0x14>:
    3cd8:	push	{lr}		; (str lr, [sp, #-4]!)
    3cdc:	ldr	lr, [pc, #4]	; 3ce8 <curl_free@plt-0x4>
    3ce0:	add	lr, pc, lr
    3ce4:	ldr	pc, [lr, #8]!
    3ce8:	andeq	r6, r3, r8, asr r0

00003cec <curl_free@plt>:
    3cec:			; <UNDEFINED> instruction: 0xe7fd4778
    3cf0:	add	ip, pc, #0, 12
    3cf4:	add	ip, ip, #221184	; 0x36000
    3cf8:	ldr	pc, [ip, #84]!	; 0x54

00003cfc <ftell@plt>:
    3cfc:	add	ip, pc, #0, 12
    3d00:	add	ip, ip, #221184	; 0x36000
    3d04:	ldr	pc, [ip, #76]!	; 0x4c

00003d08 <fopen64@plt>:
    3d08:	add	ip, pc, #0, 12
    3d0c:	add	ip, ip, #221184	; 0x36000
    3d10:	ldr	pc, [ip, #68]!	; 0x44

00003d14 <curl_multi_perform@plt>:
    3d14:	add	ip, pc, #0, 12
    3d18:	add	ip, ip, #221184	; 0x36000
    3d1c:	ldr	pc, [ip, #60]!	; 0x3c

00003d20 <fwrite@plt>:
    3d20:	add	ip, pc, #0, 12
    3d24:	add	ip, ip, #221184	; 0x36000
    3d28:	ldr	pc, [ip, #52]!	; 0x34

00003d2c <curl_mime_free@plt>:
    3d2c:	add	ip, pc, #0, 12
    3d30:	add	ip, ip, #221184	; 0x36000
    3d34:	ldr	pc, [ip, #44]!	; 0x2c

00003d38 <getc@plt>:
    3d38:	add	ip, pc, #0, 12
    3d3c:	add	ip, ip, #221184	; 0x36000
    3d40:	ldr	pc, [ip, #36]!	; 0x24

00003d44 <__isoc99_sscanf@plt>:
    3d44:	add	ip, pc, #0, 12
    3d48:	add	ip, ip, #221184	; 0x36000
    3d4c:	ldr	pc, [ip, #28]!

00003d50 <strtod@plt>:
    3d50:	add	ip, pc, #0, 12
    3d54:	add	ip, ip, #221184	; 0x36000
    3d58:	ldr	pc, [ip, #20]!

00003d5c <curl_strnequal@plt>:
    3d5c:	add	ip, pc, #0, 12
    3d60:	add	ip, ip, #221184	; 0x36000
    3d64:	ldr	pc, [ip, #12]!

00003d68 <curl_easy_cleanup@plt>:
    3d68:	add	ip, pc, #0, 12
    3d6c:	add	ip, ip, #221184	; 0x36000
    3d70:	ldr	pc, [ip, #4]!

00003d74 <strstr@plt>:
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #217088	; 0x35000
    3d7c:	ldr	pc, [ip, #4092]!	; 0xffc

00003d80 <isatty@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #217088	; 0x35000
    3d88:	ldr	pc, [ip, #4084]!	; 0xff4

00003d8c <fcntl64@plt>:
    3d8c:			; <UNDEFINED> instruction: 0xe7fd4778
    3d90:	add	ip, pc, #0, 12
    3d94:	add	ip, ip, #217088	; 0x35000
    3d98:	ldr	pc, [ip, #4072]!	; 0xfe8

00003d9c <curl_mime_init@plt>:
    3d9c:	add	ip, pc, #0, 12
    3da0:	add	ip, ip, #217088	; 0x35000
    3da4:	ldr	pc, [ip, #4064]!	; 0xfe0

00003da8 <curl_global_init@plt>:
    3da8:	add	ip, pc, #0, 12
    3dac:	add	ip, ip, #217088	; 0x35000
    3db0:	ldr	pc, [ip, #4056]!	; 0xfd8

00003db4 <fclose@plt>:
    3db4:	add	ip, pc, #0, 12
    3db8:	add	ip, ip, #217088	; 0x35000
    3dbc:	ldr	pc, [ip, #4048]!	; 0xfd0

00003dc0 <qsort@plt>:
    3dc0:	add	ip, pc, #0, 12
    3dc4:	add	ip, ip, #217088	; 0x35000
    3dc8:	ldr	pc, [ip, #4040]!	; 0xfc8

00003dcc <curl_url_set@plt>:
    3dcc:	add	ip, pc, #0, 12
    3dd0:	add	ip, ip, #217088	; 0x35000
    3dd4:	ldr	pc, [ip, #4032]!	; 0xfc0

00003dd8 <__ctype_b_loc@plt>:
    3dd8:	add	ip, pc, #0, 12
    3ddc:	add	ip, ip, #217088	; 0x35000
    3de0:	ldr	pc, [ip, #4024]!	; 0xfb8

00003de4 <curl_mime_data_cb@plt>:
    3de4:	add	ip, pc, #0, 12
    3de8:	add	ip, ip, #217088	; 0x35000
    3dec:	ldr	pc, [ip, #4016]!	; 0xfb0

00003df0 <curl_version@plt>:
    3df0:	add	ip, pc, #0, 12
    3df4:	add	ip, ip, #217088	; 0x35000
    3df8:	ldr	pc, [ip, #4008]!	; 0xfa8

00003dfc <inflateInit2_@plt>:
    3dfc:	add	ip, pc, #0, 12
    3e00:	add	ip, ip, #217088	; 0x35000
    3e04:	ldr	pc, [ip, #4000]!	; 0xfa0

00003e08 <fputc@plt>:
    3e08:	add	ip, pc, #0, 12
    3e0c:	add	ip, ip, #217088	; 0x35000
    3e10:	ldr	pc, [ip, #3992]!	; 0xf98

00003e14 <__xstat64@plt>:
    3e14:	add	ip, pc, #0, 12
    3e18:	add	ip, ip, #217088	; 0x35000
    3e1c:	ldr	pc, [ip, #3984]!	; 0xf90

00003e20 <strcspn@plt>:
    3e20:	add	ip, pc, #0, 12
    3e24:	add	ip, ip, #217088	; 0x35000
    3e28:	ldr	pc, [ip, #3976]!	; 0xf88

00003e2c <curl_mime_headers@plt>:
    3e2c:	add	ip, pc, #0, 12
    3e30:	add	ip, ip, #217088	; 0x35000
    3e34:	ldr	pc, [ip, #3968]!	; 0xf80

00003e38 <__stack_chk_fail@plt>:
    3e38:	add	ip, pc, #0, 12
    3e3c:	add	ip, ip, #217088	; 0x35000
    3e40:	ldr	pc, [ip, #3960]!	; 0xf78

00003e44 <strtoul@plt>:
    3e44:	add	ip, pc, #0, 12
    3e48:	add	ip, ip, #217088	; 0x35000
    3e4c:	ldr	pc, [ip, #3952]!	; 0xf70

00003e50 <fsetxattr@plt>:
    3e50:	add	ip, pc, #0, 12
    3e54:	add	ip, ip, #217088	; 0x35000
    3e58:	ldr	pc, [ip, #3944]!	; 0xf68

00003e5c <strpbrk@plt>:
    3e5c:	add	ip, pc, #0, 12
    3e60:	add	ip, ip, #217088	; 0x35000
    3e64:	ldr	pc, [ip, #3936]!	; 0xf60

00003e68 <fseek@plt>:
    3e68:	add	ip, pc, #0, 12
    3e6c:	add	ip, ip, #217088	; 0x35000
    3e70:	ldr	pc, [ip, #3928]!	; 0xf58

00003e74 <strerror@plt>:
    3e74:	add	ip, pc, #0, 12
    3e78:	add	ip, ip, #217088	; 0x35000
    3e7c:	ldr	pc, [ip, #3920]!	; 0xf50

00003e80 <curl_url_cleanup@plt>:
    3e80:	add	ip, pc, #0, 12
    3e84:	add	ip, ip, #217088	; 0x35000
    3e88:	ldr	pc, [ip, #3912]!	; 0xf48

00003e8c <clock_gettime@plt>:
    3e8c:	add	ip, pc, #0, 12
    3e90:	add	ip, ip, #217088	; 0x35000
    3e94:	ldr	pc, [ip, #3904]!	; 0xf40

00003e98 <curl_getenv@plt>:
    3e98:	add	ip, pc, #0, 12
    3e9c:	add	ip, ip, #217088	; 0x35000
    3ea0:	ldr	pc, [ip, #3896]!	; 0xf38

00003ea4 <puts@plt>:
    3ea4:	add	ip, pc, #0, 12
    3ea8:	add	ip, ip, #217088	; 0x35000
    3eac:	ldr	pc, [ip, #3888]!	; 0xf30

00003eb0 <__libc_start_main@plt>:
    3eb0:	add	ip, pc, #0, 12
    3eb4:	add	ip, ip, #217088	; 0x35000
    3eb8:	ldr	pc, [ip, #3880]!	; 0xf28

00003ebc <curl_share_init@plt>:
    3ebc:	add	ip, pc, #0, 12
    3ec0:	add	ip, ip, #217088	; 0x35000
    3ec4:	ldr	pc, [ip, #3872]!	; 0xf20

00003ec8 <__gmon_start__@plt>:
    3ec8:	add	ip, pc, #0, 12
    3ecc:	add	ip, ip, #217088	; 0x35000
    3ed0:	ldr	pc, [ip, #3864]!	; 0xf18

00003ed4 <strchr@plt>:
    3ed4:	add	ip, pc, #0, 12
    3ed8:	add	ip, ip, #217088	; 0x35000
    3edc:	ldr	pc, [ip, #3856]!	; 0xf10

00003ee0 <curl_mprintf@plt>:
    3ee0:	add	ip, pc, #0, 12
    3ee4:	add	ip, ip, #217088	; 0x35000
    3ee8:	ldr	pc, [ip, #3848]!	; 0xf08

00003eec <__errno_location@plt>:
    3eec:	add	ip, pc, #0, 12
    3ef0:	add	ip, ip, #217088	; 0x35000
    3ef4:	ldr	pc, [ip, #3840]!	; 0xf00

00003ef8 <curl_easy_strerror@plt>:
    3ef8:	add	ip, pc, #0, 12
    3efc:	add	ip, ip, #217088	; 0x35000
    3f00:	ldr	pc, [ip, #3832]!	; 0xef8

00003f04 <curl_mime_subparts@plt>:
    3f04:	add	ip, pc, #0, 12
    3f08:	add	ip, ip, #217088	; 0x35000
    3f0c:	ldr	pc, [ip, #3824]!	; 0xef0

00003f10 <curl_multi_add_handle@plt>:
    3f10:	add	ip, pc, #0, 12
    3f14:	add	ip, ip, #217088	; 0x35000
    3f18:	ldr	pc, [ip, #3816]!	; 0xee8

00003f1c <tcsetattr@plt>:
    3f1c:	add	ip, pc, #0, 12
    3f20:	add	ip, ip, #217088	; 0x35000
    3f24:	ldr	pc, [ip, #3808]!	; 0xee0

00003f28 <curl_mime_name@plt>:
    3f28:	add	ip, pc, #0, 12
    3f2c:	add	ip, ip, #217088	; 0x35000
    3f30:	ldr	pc, [ip, #3800]!	; 0xed8

00003f34 <curl_share_setopt@plt>:
    3f34:	add	ip, pc, #0, 12
    3f38:	add	ip, ip, #217088	; 0x35000
    3f3c:	ldr	pc, [ip, #3792]!	; 0xed0

00003f40 <__memset_chk@plt>:
    3f40:	add	ip, pc, #0, 12
    3f44:	add	ip, ip, #217088	; 0x35000
    3f48:	ldr	pc, [ip, #3784]!	; 0xec8

00003f4c <mkdir@plt>:
    3f4c:	add	ip, pc, #0, 12
    3f50:	add	ip, ip, #217088	; 0x35000
    3f54:	ldr	pc, [ip, #3776]!	; 0xec0

00003f58 <pipe@plt>:
    3f58:	add	ip, pc, #0, 12
    3f5c:	add	ip, ip, #217088	; 0x35000
    3f60:	ldr	pc, [ip, #3768]!	; 0xeb8

00003f64 <curl_multi_init@plt>:
    3f64:	add	ip, pc, #0, 12
    3f68:	add	ip, ip, #217088	; 0x35000
    3f6c:	ldr	pc, [ip, #3760]!	; 0xeb0

00003f70 <curl_multi_cleanup@plt>:
    3f70:	add	ip, pc, #0, 12
    3f74:	add	ip, ip, #217088	; 0x35000
    3f78:	ldr	pc, [ip, #3752]!	; 0xea8

00003f7c <free@plt>:
    3f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    3f80:	add	ip, pc, #0, 12
    3f84:	add	ip, ip, #217088	; 0x35000
    3f88:	ldr	pc, [ip, #3740]!	; 0xe9c

00003f8c <close@plt>:
    3f8c:	add	ip, pc, #0, 12
    3f90:	add	ip, ip, #217088	; 0x35000
    3f94:	ldr	pc, [ip, #3732]!	; 0xe94

00003f98 <curl_mime_filedata@plt>:
    3f98:	add	ip, pc, #0, 12
    3f9c:	add	ip, ip, #217088	; 0x35000
    3fa0:	ldr	pc, [ip, #3724]!	; 0xe8c

00003fa4 <memcpy@plt>:
    3fa4:	add	ip, pc, #0, 12
    3fa8:	add	ip, ip, #217088	; 0x35000
    3fac:	ldr	pc, [ip, #3716]!	; 0xe84

00003fb0 <memmove@plt>:
    3fb0:	add	ip, pc, #0, 12
    3fb4:	add	ip, ip, #217088	; 0x35000
    3fb8:	ldr	pc, [ip, #3708]!	; 0xe7c

00003fbc <strncpy@plt>:
    3fbc:	add	ip, pc, #0, 12
    3fc0:	add	ip, ip, #217088	; 0x35000
    3fc4:	ldr	pc, [ip, #3700]!	; 0xe74

00003fc8 <inflate@plt>:
    3fc8:	add	ip, pc, #0, 12
    3fcc:	add	ip, ip, #217088	; 0x35000
    3fd0:	ldr	pc, [ip, #3692]!	; 0xe6c

00003fd4 <ferror@plt>:
    3fd4:	add	ip, pc, #0, 12
    3fd8:	add	ip, ip, #217088	; 0x35000
    3fdc:	ldr	pc, [ip, #3684]!	; 0xe64

00003fe0 <strcpy@plt>:
    3fe0:	add	ip, pc, #0, 12
    3fe4:	add	ip, ip, #217088	; 0x35000
    3fe8:	ldr	pc, [ip, #3676]!	; 0xe5c

00003fec <raise@plt>:
    3fec:	add	ip, pc, #0, 12
    3ff0:	add	ip, ip, #217088	; 0x35000
    3ff4:	ldr	pc, [ip, #3668]!	; 0xe54

00003ff8 <curl_slist_append@plt>:
    3ff8:	add	ip, pc, #0, 12
    3ffc:	add	ip, ip, #217088	; 0x35000
    4000:	ldr	pc, [ip, #3660]!	; 0xe4c

00004004 <curl_easy_perform@plt>:
    4004:	add	ip, pc, #0, 12
    4008:	add	ip, ip, #217088	; 0x35000
    400c:	ldr	pc, [ip, #3652]!	; 0xe44

00004010 <__cxa_finalize@plt>:
    4010:	add	ip, pc, #0, 12
    4014:	add	ip, ip, #217088	; 0x35000
    4018:	ldr	pc, [ip, #3644]!	; 0xe3c

0000401c <curl_strequal@plt>:
    401c:	add	ip, pc, #0, 12
    4020:	add	ip, ip, #217088	; 0x35000
    4024:	ldr	pc, [ip, #3636]!	; 0xe34

00004028 <signal@plt>:
    4028:	add	ip, pc, #0, 12
    402c:	add	ip, ip, #217088	; 0x35000
    4030:	ldr	pc, [ip, #3628]!	; 0xe2c

00004034 <gettimeofday@plt>:
    4034:	add	ip, pc, #0, 12
    4038:	add	ip, ip, #217088	; 0x35000
    403c:	ldr	pc, [ip, #3620]!	; 0xe24

00004040 <getpwuid@plt>:
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #217088	; 0x35000
    4048:	ldr	pc, [ip, #3612]!	; 0xe1c

0000404c <malloc@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #217088	; 0x35000
    4054:	ldr	pc, [ip, #3604]!	; 0xe14

00004058 <localtime@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #217088	; 0x35000
    4060:	ldr	pc, [ip, #3596]!	; 0xe0c

00004064 <tcgetattr@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #217088	; 0x35000
    406c:	ldr	pc, [ip, #3588]!	; 0xe04

00004070 <poll@plt>:
    4070:			; <UNDEFINED> instruction: 0xe7fd4778
    4074:	add	ip, pc, #0, 12
    4078:	add	ip, ip, #217088	; 0x35000
    407c:	ldr	pc, [ip, #3576]!	; 0xdf8

00004080 <curl_easy_escape@plt>:
    4080:	add	ip, pc, #0, 12
    4084:	add	ip, ip, #217088	; 0x35000
    4088:	ldr	pc, [ip, #3568]!	; 0xdf0

0000408c <curl_multi_poll@plt>:
    408c:	add	ip, pc, #0, 12
    4090:	add	ip, ip, #217088	; 0x35000
    4094:	ldr	pc, [ip, #3560]!	; 0xde8

00004098 <strdup@plt>:
    4098:			; <UNDEFINED> instruction: 0xe7fd4778
    409c:	add	ip, pc, #0, 12
    40a0:	add	ip, ip, #217088	; 0x35000
    40a4:	ldr	pc, [ip, #3548]!	; 0xddc

000040a8 <strlen@plt>:
    40a8:	add	ip, pc, #0, 12
    40ac:	add	ip, ip, #217088	; 0x35000
    40b0:	ldr	pc, [ip, #3540]!	; 0xdd4

000040b4 <curl_mvaprintf@plt>:
    40b4:	add	ip, pc, #0, 12
    40b8:	add	ip, ip, #217088	; 0x35000
    40bc:	ldr	pc, [ip, #3532]!	; 0xdcc

000040c0 <__fxstat64@plt>:
    40c0:	add	ip, pc, #0, 12
    40c4:	add	ip, ip, #217088	; 0x35000
    40c8:	ldr	pc, [ip, #3524]!	; 0xdc4

000040cc <curl_url_get@plt>:
    40cc:	add	ip, pc, #0, 12
    40d0:	add	ip, ip, #217088	; 0x35000
    40d4:	ldr	pc, [ip, #3516]!	; 0xdbc

000040d8 <curl_mime_addpart@plt>:
    40d8:	add	ip, pc, #0, 12
    40dc:	add	ip, ip, #217088	; 0x35000
    40e0:	ldr	pc, [ip, #3508]!	; 0xdb4

000040e4 <curl_easy_setopt@plt>:
    40e4:	add	ip, pc, #0, 12
    40e8:	add	ip, ip, #217088	; 0x35000
    40ec:	ldr	pc, [ip, #3500]!	; 0xdac

000040f0 <curl_mvfprintf@plt>:
    40f0:	add	ip, pc, #0, 12
    40f4:	add	ip, ip, #217088	; 0x35000
    40f8:	ldr	pc, [ip, #3492]!	; 0xda4

000040fc <fflush@plt>:
    40fc:	add	ip, pc, #0, 12
    4100:	add	ip, ip, #217088	; 0x35000
    4104:	ldr	pc, [ip, #3484]!	; 0xd9c

00004108 <curl_mime_filename@plt>:
    4108:	add	ip, pc, #0, 12
    410c:	add	ip, ip, #217088	; 0x35000
    4110:	ldr	pc, [ip, #3476]!	; 0xd94

00004114 <strtoll@plt>:
    4114:	add	ip, pc, #0, 12
    4118:	add	ip, ip, #217088	; 0x35000
    411c:	ldr	pc, [ip, #3468]!	; 0xd8c

00004120 <setlocale@plt>:
    4120:	add	ip, pc, #0, 12
    4124:	add	ip, ip, #217088	; 0x35000
    4128:	ldr	pc, [ip, #3460]!	; 0xd84

0000412c <curl_slist_free_all@plt>:
    412c:	add	ip, pc, #0, 12
    4130:	add	ip, ip, #217088	; 0x35000
    4134:	ldr	pc, [ip, #3452]!	; 0xd7c

00004138 <curl_global_cleanup@plt>:
    4138:	add	ip, pc, #0, 12
    413c:	add	ip, ip, #217088	; 0x35000
    4140:	ldr	pc, [ip, #3444]!	; 0xd74

00004144 <strcmp@plt>:
    4144:	add	ip, pc, #0, 12
    4148:	add	ip, ip, #217088	; 0x35000
    414c:	ldr	pc, [ip, #3436]!	; 0xd6c

00004150 <memcmp@plt>:
    4150:	add	ip, pc, #0, 12
    4154:	add	ip, ip, #217088	; 0x35000
    4158:	ldr	pc, [ip, #3428]!	; 0xd64

0000415c <memset@plt>:
    415c:	add	ip, pc, #0, 12
    4160:	add	ip, ip, #217088	; 0x35000
    4164:	ldr	pc, [ip, #3420]!	; 0xd5c

00004168 <curl_msnprintf@plt>:
    4168:	add	ip, pc, #0, 12
    416c:	add	ip, ip, #217088	; 0x35000
    4170:	ldr	pc, [ip, #3412]!	; 0xd54

00004174 <getenv@plt>:
    4174:	add	ip, pc, #0, 12
    4178:	add	ip, ip, #217088	; 0x35000
    417c:	ldr	pc, [ip, #3404]!	; 0xd4c

00004180 <curl_multi_info_read@plt>:
    4180:	add	ip, pc, #0, 12
    4184:	add	ip, ip, #217088	; 0x35000
    4188:	ldr	pc, [ip, #3396]!	; 0xd44

0000418c <curl_maprintf@plt>:
    418c:	add	ip, pc, #0, 12
    4190:	add	ip, ip, #217088	; 0x35000
    4194:	ldr	pc, [ip, #3388]!	; 0xd3c

00004198 <curl_share_cleanup@plt>:
    4198:	add	ip, pc, #0, 12
    419c:	add	ip, ip, #217088	; 0x35000
    41a0:	ldr	pc, [ip, #3380]!	; 0xd34

000041a4 <curl_multi_remove_handle@plt>:
    41a4:	add	ip, pc, #0, 12
    41a8:	add	ip, ip, #217088	; 0x35000
    41ac:	ldr	pc, [ip, #3372]!	; 0xd2c

000041b0 <time@plt>:
    41b0:	add	ip, pc, #0, 12
    41b4:	add	ip, ip, #217088	; 0x35000
    41b8:	ldr	pc, [ip, #3364]!	; 0xd24

000041bc <curl_easy_getinfo@plt>:
    41bc:	add	ip, pc, #0, 12
    41c0:	add	ip, ip, #217088	; 0x35000
    41c4:	ldr	pc, [ip, #3356]!	; 0xd1c

000041c8 <curl_easy_init@plt>:
    41c8:	add	ip, pc, #0, 12
    41cc:	add	ip, ip, #217088	; 0x35000
    41d0:	ldr	pc, [ip, #3348]!	; 0xd14

000041d4 <curl_version_info@plt>:
    41d4:	add	ip, pc, #0, 12
    41d8:	add	ip, ip, #217088	; 0x35000
    41dc:	ldr	pc, [ip, #3340]!	; 0xd0c

000041e0 <curl_mime_data@plt>:
    41e0:	add	ip, pc, #0, 12
    41e4:	add	ip, ip, #217088	; 0x35000
    41e8:	ldr	pc, [ip, #3332]!	; 0xd04

000041ec <__printf_chk@plt>:
    41ec:	add	ip, pc, #0, 12
    41f0:	add	ip, ip, #217088	; 0x35000
    41f4:	ldr	pc, [ip, #3324]!	; 0xcfc

000041f8 <curl_url@plt>:
    41f8:	add	ip, pc, #0, 12
    41fc:	add	ip, ip, #217088	; 0x35000
    4200:	ldr	pc, [ip, #3316]!	; 0xcf4

00004204 <fread@plt>:
    4204:	add	ip, pc, #0, 12
    4208:	add	ip, ip, #217088	; 0x35000
    420c:	ldr	pc, [ip, #3308]!	; 0xcec

00004210 <__fprintf_chk@plt>:
    4210:	add	ip, pc, #0, 12
    4214:	add	ip, ip, #217088	; 0x35000
    4218:	ldr	pc, [ip, #3300]!	; 0xce4

0000421c <abort@plt>:
    421c:	add	ip, pc, #0, 12
    4220:	add	ip, ip, #217088	; 0x35000
    4224:	ldr	pc, [ip, #3292]!	; 0xcdc

00004228 <curl_getdate@plt>:
    4228:	add	ip, pc, #0, 12
    422c:	add	ip, ip, #217088	; 0x35000
    4230:	ldr	pc, [ip, #3284]!	; 0xcd4

00004234 <strtol@plt>:
    4234:	add	ip, pc, #0, 12
    4238:	add	ip, ip, #217088	; 0x35000
    423c:	ldr	pc, [ip, #3276]!	; 0xccc

00004240 <curl_easy_pause@plt>:
    4240:	add	ip, pc, #0, 12
    4244:	add	ip, ip, #217088	; 0x35000
    4248:	ldr	pc, [ip, #3268]!	; 0xcc4

0000424c <curl_mime_type@plt>:
    424c:	add	ip, pc, #0, 12
    4250:	add	ip, ip, #217088	; 0x35000
    4254:	ldr	pc, [ip, #3260]!	; 0xcbc

00004258 <calloc@plt>:
    4258:			; <UNDEFINED> instruction: 0xe7fd4778
    425c:	add	ip, pc, #0, 12
    4260:	add	ip, ip, #217088	; 0x35000
    4264:	ldr	pc, [ip, #3248]!	; 0xcb0

00004268 <curl_mfprintf@plt>:
    4268:	add	ip, pc, #0, 12
    426c:	add	ip, ip, #217088	; 0x35000
    4270:	ldr	pc, [ip, #3240]!	; 0xca8

00004274 <realloc@plt>:
    4274:	add	ip, pc, #0, 12
    4278:	add	ip, ip, #217088	; 0x35000
    427c:	ldr	pc, [ip, #3232]!	; 0xca0

00004280 <lseek64@plt>:
    4280:	add	ip, pc, #0, 12
    4284:	add	ip, ip, #217088	; 0x35000
    4288:	ldr	pc, [ip, #3224]!	; 0xc98

0000428c <strcasecmp@plt>:
    428c:			; <UNDEFINED> instruction: 0xe7fd4778
    4290:	add	ip, pc, #0, 12
    4294:	add	ip, ip, #217088	; 0x35000
    4298:	ldr	pc, [ip, #3212]!	; 0xc8c

0000429c <strrchr@plt>:
    429c:	add	ip, pc, #0, 12
    42a0:	add	ip, ip, #217088	; 0x35000
    42a4:	ldr	pc, [ip, #3204]!	; 0xc84

000042a8 <ftruncate64@plt>:
    42a8:	add	ip, pc, #0, 12
    42ac:	add	ip, ip, #217088	; 0x35000
    42b0:	ldr	pc, [ip, #3196]!	; 0xc7c

000042b4 <fgets@plt>:
    42b4:	add	ip, pc, #0, 12
    42b8:	add	ip, ip, #217088	; 0x35000
    42bc:	ldr	pc, [ip, #3188]!	; 0xc74

000042c0 <utimes@plt>:
    42c0:	add	ip, pc, #0, 12
    42c4:	add	ip, ip, #217088	; 0x35000
    42c8:	ldr	pc, [ip, #3180]!	; 0xc6c

000042cc <inflateEnd@plt>:
    42cc:	add	ip, pc, #0, 12
    42d0:	add	ip, ip, #217088	; 0x35000
    42d4:	ldr	pc, [ip, #3172]!	; 0xc64

000042d8 <memchr@plt>:
    42d8:	add	ip, pc, #0, 12
    42dc:	add	ip, ip, #217088	; 0x35000
    42e0:	ldr	pc, [ip, #3164]!	; 0xc5c

000042e4 <read@plt>:
    42e4:	add	ip, pc, #0, 12
    42e8:	add	ip, ip, #217088	; 0x35000
    42ec:	ldr	pc, [ip, #3156]!	; 0xc54

000042f0 <strtok@plt>:
    42f0:	add	ip, pc, #0, 12
    42f4:	add	ip, ip, #217088	; 0x35000
    42f8:	ldr	pc, [ip, #3148]!	; 0xc4c

000042fc <curl_mime_encoder@plt>:
    42fc:	add	ip, pc, #0, 12
    4300:	add	ip, ip, #217088	; 0x35000
    4304:	ldr	pc, [ip, #3140]!	; 0xc44

00004308 <fileno@plt>:
    4308:	add	ip, pc, #0, 12
    430c:	add	ip, ip, #217088	; 0x35000
    4310:	ldr	pc, [ip, #3132]!	; 0xc3c

00004314 <geteuid@plt>:
    4314:	add	ip, pc, #0, 12
    4318:	add	ip, ip, #217088	; 0x35000
    431c:	ldr	pc, [ip, #3124]!	; 0xc34

00004320 <open64@plt>:
    4320:	add	ip, pc, #0, 12
    4324:	add	ip, ip, #217088	; 0x35000
    4328:	ldr	pc, [ip, #3116]!	; 0xc2c

0000432c <ioctl@plt>:
    432c:	add	ip, pc, #0, 12
    4330:	add	ip, ip, #217088	; 0x35000
    4334:	ldr	pc, [ip, #3108]!	; 0xc24

00004338 <fputs@plt>:
    4338:	add	ip, pc, #0, 12
    433c:	add	ip, ip, #217088	; 0x35000
    4340:	ldr	pc, [ip, #3100]!	; 0xc1c

Disassembly of section .text:

00004348 <.text>:
    4348:	mvnsmi	lr, sp, lsr #18
    434c:	mcrrmi	0, 9, fp, lr, cr4
    4350:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4354:	strbtmi	r4, [sp], -sp, asr #22
    4358:			; <UNDEFINED> instruction: 0x4606447c
    435c:	strtmi	r4, [r8], -pc, lsl #12
    4360:	subcs	r5, r4, #14876672	; 0xe30000
    4364:	tstcs	r0, sl, asr #24
    4368:	tstls	r3, #1769472	; 0x1b0000
    436c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4370:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    4374:	movwcs	r4, #1148	; 0x47c
    4378:	tstcc	r1, #3358720	; 0x334000
    437c:			; <UNDEFINED> instruction: 0xf7ff4640
    4380:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4384:	ldmdals	r1, {r1, r3, r8, r9, fp, ip, lr, pc}
    4388:	ldmible	r7!, {r1, fp, sp}^
    438c:	blcs	aafdc <fputs@plt+0xa6ca4>
    4390:			; <UNDEFINED> instruction: 0xf7ffd9f4
    4394:	ldmdals	r2, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4398:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    439c:	andcs	r2, sp, r1, lsl #2
    43a0:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    43a4:			; <UNDEFINED> instruction: 0xf04f4b3b
    43a8:	andls	r3, r0, #-268435441	; 0xf000000f
    43ac:	eorsvc	pc, sl, pc, asr #8
    43b0:	stmiapl	r3!, {r0, r8, sp}^
    43b4:			; <UNDEFINED> instruction: 0xf88d2232
    43b8:	andls	r1, ip, #45	; 0x2d
    43bc:	movwls	r6, #10267	; 0x281b
    43c0:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    43c4:	andls	r9, lr, r0, lsl r0
    43c8:	subsle	r2, r6, r0, lsl #16
    43cc:			; <UNDEFINED> instruction: 0xf7ff2003
    43d0:	strmi	lr, [r4], -ip, ror #25
    43d4:	ldmdbmi	r0!, {r3, r5, r7, r8, ip, sp, pc}
    43d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    43dc:	ldc2l	0, cr15, [r2], #-24	; 0xffffffe8
    43e0:			; <UNDEFINED> instruction: 0xf7ff980e
    43e4:	bmi	b7fb24 <fputs@plt+0xb7b7ec>
    43e8:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    43ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43f0:	subsmi	r9, sl, r3, lsl fp
    43f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    43f8:			; <UNDEFINED> instruction: 0x4620d13d
    43fc:	pop	{r2, r4, ip, sp, pc}
    4400:			; <UNDEFINED> instruction: 0xf00681f0
    4404:	strmi	pc, [r4], -fp, lsr #22
    4408:	stmdbmi	r5!, {r6, r8, ip, sp, pc}
    440c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4410:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
    4414:			; <UNDEFINED> instruction: 0xf7ff980e
    4418:			; <UNDEFINED> instruction: 0xe7e4edb4
    441c:			; <UNDEFINED> instruction: 0xf001980e
    4420:	blls	3c2764 <fputs@plt+0x3be42c>
    4424:			; <UNDEFINED> instruction: 0x4631463a
    4428:			; <UNDEFINED> instruction: 0xf8c34628
    442c:			; <UNDEFINED> instruction: 0xf00a52b4
    4430:	strmi	pc, [r4], -sp, ror #28
    4434:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4438:			; <UNDEFINED> instruction: 0xf7ff9804
    443c:			; <UNDEFINED> instruction: 0xf89deda2
    4440:	andcs	r3, r0, #12
    4444:	tstlt	fp, r4, lsl #4
    4448:	tstlt	r8, r2, lsl #16
    444c:	ldc	7, cr15, [r2], #1020	; 0x3fc
    4450:	mulscc	r8, sp, r8
    4454:	andls	r2, r2, #0, 4
    4458:	stmdals	r5, {r0, r1, r3, r4, r8, ip, sp, pc}
    445c:			; <UNDEFINED> instruction: 0xf7ffb108
    4460:	stmdals	sl, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    4464:	strls	r2, [r5, #-1280]	; 0xfffffb00
    4468:	stc	7, cr15, [sl, #1020]	; 0x3fc
    446c:	strls	r9, [sl, #-2064]	; 0xfffff7f0
    4470:			; <UNDEFINED> instruction: 0xf8d2f001
    4474:			; <UNDEFINED> instruction: 0xf7ffe7b7
    4478:	stmdbmi	sl, {r5, r6, r7, sl, fp, sp, lr, pc}
    447c:	strcs	r4, [r2], #-1576	; 0xfffff9d8
    4480:			; <UNDEFINED> instruction: 0xf0064479
    4484:			; <UNDEFINED> instruction: 0xe7aefc1f
    4488:	andeq	r5, r3, r4, ror #19
    448c:	muleq	r0, r8, r2
    4490:	andeq	r5, r3, r8, asr #19
    4494:	andeq	r0, r0, r8, lsr #5
    4498:	andeq	r0, r2, lr, asr #20
    449c:	andeq	r5, r3, r2, asr r9
    44a0:	andeq	r0, r2, lr, ror #19
    44a4:	andeq	r0, r2, ip, asr #19
    44a8:	bleq	405ec <fputs@plt+0x3c2b4>
    44ac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    44b0:	strbtmi	fp, [sl], -r2, lsl #24
    44b4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    44b8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    44bc:	ldrmi	sl, [sl], #776	; 0x308
    44c0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    44c4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    44c8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    44cc:			; <UNDEFINED> instruction: 0xf85a4b06
    44d0:	stmdami	r6, {r0, r1, ip, sp}
    44d4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    44d8:	stcl	7, cr15, [sl], #1020	; 0x3fc
    44dc:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    44e0:	andeq	r5, r3, r0, ror #16
    44e4:	andeq	r0, r0, ip, lsr r2
    44e8:	andeq	r0, r0, r0, lsl #5
    44ec:	andeq	r0, r0, r8, lsr #4
    44f0:	ldr	r3, [pc, #20]	; 450c <fputs@plt+0x1d4>
    44f4:	ldr	r2, [pc, #20]	; 4510 <fputs@plt+0x1d8>
    44f8:	add	r3, pc, r3
    44fc:	ldr	r2, [r3, r2]
    4500:	cmp	r2, #0
    4504:	bxeq	lr
    4508:	b	3ec8 <__gmon_start__@plt>
    450c:	andeq	r5, r3, r0, asr #16
    4510:	andeq	r0, r0, r8, asr r2
    4514:	blmi	1d6534 <fputs@plt+0x1d21fc>
    4518:	bmi	1d5700 <fputs@plt+0x1d13c8>
    451c:	addmi	r4, r3, #2063597568	; 0x7b000000
    4520:	andle	r4, r3, sl, ror r4
    4524:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4528:	ldrmi	fp, [r8, -r3, lsl #2]
    452c:	svclt	0x00004770
    4530:	andeq	r5, r3, r4, lsl fp
    4534:	andeq	r5, r3, r0, lsl fp
    4538:	andeq	r5, r3, ip, lsl r8
    453c:	andeq	r0, r0, r4, lsr r2
    4540:	stmdbmi	r9, {r3, fp, lr}
    4544:	bmi	25572c <fputs@plt+0x2513f4>
    4548:	bne	255734 <fputs@plt+0x2513fc>
    454c:	svceq	0x00cb447a
    4550:			; <UNDEFINED> instruction: 0x01a1eb03
    4554:	andle	r1, r3, r9, asr #32
    4558:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    455c:	ldrmi	fp, [r8, -r3, lsl #2]
    4560:	svclt	0x00004770
    4564:	andeq	r5, r3, r8, ror #21
    4568:	andeq	r5, r3, r4, ror #21
    456c:	strdeq	r5, [r3], -r0
    4570:	andeq	r0, r0, r0, lsr #5
    4574:	blmi	2b199c <fputs@plt+0x2ad664>
    4578:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    457c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4580:	blmi	272b34 <fputs@plt+0x26e7fc>
    4584:	ldrdlt	r5, [r3, -r3]!
    4588:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    458c:			; <UNDEFINED> instruction: 0xf7ff6818
    4590:			; <UNDEFINED> instruction: 0xf7ffed40
    4594:	blmi	1c4498 <fputs@plt+0x1c0160>
    4598:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    459c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    45a0:			; <UNDEFINED> instruction: 0x00035ab2
    45a4:	andeq	r5, r3, r0, asr #15
    45a8:	andeq	r0, r0, r8, ror r2
    45ac:	andeq	r5, r3, r6, ror sl
    45b0:	muleq	r3, r2, sl
    45b4:	svclt	0x0000e7c4
    45b8:			; <UNDEFINED> instruction: 0x4605b538
    45bc:			; <UNDEFINED> instruction: 0xf7ff2000
    45c0:			; <UNDEFINED> instruction: 0x4604ed1c
    45c4:			; <UNDEFINED> instruction: 0xb12db120
    45c8:	strtmi	r6, [ip], -fp, ror #16
    45cc:	rsbvs	r6, r8, r8, asr r0
    45d0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    45d4:			; <UNDEFINED> instruction: 0xf7ff2008
    45d8:			; <UNDEFINED> instruction: 0x4603ed3a
    45dc:	stmib	r0, {r5, r8, ip, sp, pc}^
    45e0:	strmi	r4, [r4], -r0, lsl #8
    45e4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    45e8:	ldrmi	r4, [ip], -r0, lsr #12
    45ec:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    45f0:	svclt	0x0000e7ee
    45f4:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
    45f8:	stmdavs	r0, {r2, r9, sl, lr}
    45fc:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    4600:	pop	{r5, r9, sl, lr}
    4604:			; <UNDEFINED> instruction: 0xf7ff4010
    4608:			; <UNDEFINED> instruction: 0x4770bcb9
    460c:	svcmi	0x00f0e92d
    4610:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    4614:	ldrmi	r8, [lr], -r4, lsl #22
    4618:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    461c:			; <UNDEFINED> instruction: 0xf8df460f
    4620:	ldrbtmi	r3, [sl], #-1044	; 0xfffffbec
    4624:	ldrhi	pc, [r0], #-2271	; 0xfffff721
    4628:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    462c:	stmdals	r0!, {r3, r4, r5, r6, r7, sl, lr}
    4630:	tstls	r1, #1769472	; 0x1b0000
    4634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4638:	adcsmi	pc, r4, #208, 16	; 0xd00000
    463c:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    4640:	ldrdls	pc, [r8], -r4
    4644:			; <UNDEFINED> instruction: 0xf0402b00
    4648:	stmdbvs	r5!, {r0, r3, r6, r7, pc}^
    464c:	eorscc	pc, r0, sp, lsl #17
    4650:			; <UNDEFINED> instruction: 0xf0002d00
    4654:			; <UNDEFINED> instruction: 0xf8d480e7
    4658:			; <UNDEFINED> instruction: 0xf1b9901c
    465c:			; <UNDEFINED> instruction: 0xf0000f03
    4660:	svccs	0x0006811b
    4664:	ldm	pc, {r0, r1, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4668:	rscseq	pc, sp, r7, lsl r0	; <UNPREDICTABLE>
    466c:	addeq	r0, fp, r5, lsl #2
    4670:	andeq	r0, r7, r8, lsl #2
    4674:	rscseq	r0, sl, fp, lsl #2
    4678:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    467c:			; <UNDEFINED> instruction: 0xf1b949f0
    4680:	bge	308290 <fputs@plt+0x303f58>
    4684:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4688:	strvs	lr, [r0], -sp, asr #19
    468c:	ldrcs	fp, [r0], #-3860	; 0xfffff0ec
    4690:	strls	r2, [r7], #-1088	; 0xfffffbc0
    4694:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    4698:	subsle	r2, sp, r0, lsl #28
    469c:	strcs	r4, [r0], #-3049	; 0xfffff417
    46a0:	blls	17eddc <fputs@plt+0x17aaa4>
    46a4:	ldrbtmi	r4, [fp], #-1707	; 0xfffff955
    46a8:	bcc	43fed0 <fputs@plt+0x43bb98>
    46ac:	ldrbtmi	r4, [fp], #-3046	; 0xfffff41a
    46b0:	bcc	43fedc <fputs@plt+0x43bba4>
    46b4:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    46b8:	bcc	fe43fee4 <fputs@plt+0xfe43bbac>
    46bc:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
    46c0:	bcc	fe43fee8 <fputs@plt+0xfe43bbb0>
    46c4:	bne	43ff2c <fputs@plt+0x43bbf4>
    46c8:	ldrbmi	r4, [r8], -r2, lsr #12
    46cc:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    46d0:	blcs	6b2ec <fputs@plt+0x66fb4>
    46d4:	bl	eb2f8 <fputs@plt+0xe6fc0>
    46d8:	rsble	r0, r7, r4, lsl #18
    46dc:	blls	197e58 <fputs@plt+0x193b20>
    46e0:	cmnge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    46e4:	ldmdbne	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    46e8:	strd	r4, [ip], -sl
    46ec:	msreq	CPSR_, #-2147483608	; 0x80000028
    46f0:	stmdale	r8, {r0, r1, r2, r3, r4, r6, r8, r9, fp, sp}^
    46f4:	ldrbmi	r4, [r8], -r9, lsr #12
    46f8:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    46fc:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    4700:	strbmi	r4, [r4], -r1, asr #11
    4704:	adcmi	sp, r6, #32
    4708:	blls	17ab88 <fputs@plt+0x176850>
    470c:	blcs	82770 <fputs@plt+0x7e438>
    4710:	mvnle	r2, r2, lsl #22
    4714:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    4718:	andle	r4, r1, #176, 10	; 0x2c000000
    471c:	eorsle	r2, fp, sp, lsl #20
    4720:	msreq	CPSR_, #-2147483608	; 0x80000028
    4724:	ldmdale	fp!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, sp}
    4728:	ldrbmi	r4, [r8], -ip, asr #19
    472c:			; <UNDEFINED> instruction: 0xf7ff4479
    4730:	stcne	13, cr14, [r3], #624	; 0x270
    4734:	rscle	r4, r3, #805306379	; 0x3000000b
    4738:	blcs	36282c <fputs@plt+0x35e4f4>
    473c:	ldmdavc	fp!, {r5, r6, r7, r8, ip, lr, pc}^
    4740:	bicsle	r2, sp, sl, lsl #22
    4744:	stmdbeq	r3, {r2, r8, ip, sp, lr, pc}
    4748:	andcs	r4, sl, r9, asr r6
    474c:	bl	1742750 <fputs@plt+0x173e418>
    4750:	strbmi	r4, [ip], -lr, asr #10
    4754:			; <UNDEFINED> instruction: 0x465dd8b6
    4758:			; <UNDEFINED> instruction: 0xf7ff4628
    475c:	bmi	ff03faa4 <fputs@plt+0xff03b76c>
    4760:	ldrbtmi	r4, [sl], #-2996	; 0xfffff44c
    4764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4768:	subsmi	r9, sl, r1, lsl fp
    476c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4770:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    4774:	andslt	r2, r3, r0
    4778:	blhi	13fa74 <fputs@plt+0x13b73c>
    477c:	svchi	0x00f0e8bd
    4780:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    4784:	mrc	7, 0, lr, cr8, cr10, {3}
    4788:	eorcs	r1, lr, #144, 20	; 0x90000
    478c:			; <UNDEFINED> instruction: 0xf1044658
    4790:			; <UNDEFINED> instruction: 0xf7ff0801
    4794:	ldr	lr, [r3, sl, ror #26]!
    4798:	blcs	2a288c <fputs@plt+0x29e554>
    479c:	sbchi	pc, r4, r0
    47a0:	ldrbmi	r2, [r1], -lr, lsr #4
    47a4:			; <UNDEFINED> instruction: 0xf7ff4658
    47a8:	strb	lr, [r2, r0, ror #26]
    47ac:	bvc	440018 <fputs@plt+0x43bce0>
    47b0:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx5
    47b4:	mul	r8, r0, sl
    47b8:	strbmi	r9, [r1], -r6, lsl #22
    47bc:	ldclpl	6, cr4, [sl, #-352]	; 0xfffffea0
    47c0:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    47c4:	strbmi	r3, [sp, #-1281]	; 0xfffffaff
    47c8:	adcsmi	sp, r5, #136	; 0x88
    47cc:			; <UNDEFINED> instruction: 0x465bd3f4
    47d0:	tstcs	r1, r3, lsl #4
    47d4:			; <UNDEFINED> instruction: 0xf7ff4638
    47d8:	ldrb	lr, [r3, r4, lsr #21]!
    47dc:	stmdage	sl, {r1, r5, r7, r8, sl, fp, lr}
    47e0:	cdp2	0, 0, cr15, cr14, cr13, {0}
    47e4:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    47e8:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    47ec:			; <UNDEFINED> instruction: 0xf0002800
    47f0:	stmdavs	fp!, {r1, r2, r5, r7, pc}^
    47f4:	stmdage	r9, {r0, r1, r4, r6, sl, lr}
    47f8:			; <UNDEFINED> instruction: 0xf7ff9309
    47fc:	stcls	12, cr14, [fp, #-184]	; 0xffffff48
    4800:			; <UNDEFINED> instruction: 0x21144a9a
    4804:	stmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4808:	strls	r4, [r2, #-1668]	; 0xfffff97c
    480c:	stmdage	ip, {r0, r2, fp, sp, lr}
    4810:			; <UNDEFINED> instruction: 0xf8dc9501
    4814:	strls	r5, [r0, #-4]
    4818:	stc	7, cr15, [r6], #1020	; 0x3fc
    481c:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
    4820:	svcge	0x0019f47f
    4824:	stmdavc	r3, {r5, r8, fp, sp, lr}
    4828:	eorle	r2, ip, sp, lsr #22
    482c:			; <UNDEFINED> instruction: 0xf0002b25
    4830:	stmibmi	pc, {r0, r1, r2, r3, r7, pc}	; <UNPREDICTABLE>
    4834:			; <UNDEFINED> instruction: 0xf7ff4479
    4838:	movwcs	lr, #6760	; 0x1a68
    483c:	strmi	r7, [r5], -r3, lsr #12
    4840:	stfcss	f6, [r0, #-384]	; 0xfffffe80
    4844:	svcge	0x0007f47f
    4848:			; <UNDEFINED> instruction: 0xf1b9464d
    484c:			; <UNDEFINED> instruction: 0xf47f0f00
    4850:	stmibmi	r8, {r1, r8, r9, sl, fp, sp, pc}
    4854:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4858:			; <UNDEFINED> instruction: 0xf9c2f006
    485c:	blmi	fe1be660 <fputs@plt+0xfe1ba328>
    4860:	smlsdx	fp, fp, r4, r4
    4864:	bge	316e80 <fputs@plt+0x312b48>
    4868:			; <UNDEFINED> instruction: 0x4628465b
    486c:			; <UNDEFINED> instruction: 0xf7ff4479
    4870:			; <UNDEFINED> instruction: 0xe774ecfc
    4874:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
    4878:	blmi	fe0be480 <fputs@plt+0xfe0ba148>
    487c:	uxtah	r4, sp, fp, ror #8
    4880:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
    4884:	stmdavc	r2, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4888:	bicle	r2, pc, r0, lsl #20
    488c:			; <UNDEFINED> instruction: 0xf8584b7f
    4890:	ldmdavs	sp, {r0, r1, ip, sp}
    4894:	ldrb	r6, [r4, r5, ror #2]
    4898:	rsble	r2, fp, r2, lsl #30
    489c:	blmi	1f3a900 <fputs@plt+0x1f365c8>
    48a0:	bvc	6d5a94 <fputs@plt+0x6d175c>
    48a4:	subsle	r2, sl, r0, lsl #22
    48a8:	andcs	r4, r1, #45088768	; 0x2b00000
    48ac:			; <UNDEFINED> instruction: 0x46584631
    48b0:	b	dc28b4 <fputs@plt+0xdbe57c>
    48b4:	ldrbmi	fp, [lr], #-302	; 0xfffffed2
    48b8:	stcvs	8, cr15, [r1], {22}
    48bc:	svclt	0x00183e0a
    48c0:	bmi	1d0e0cc <fputs@plt+0x1d09d94>
    48c4:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    48c8:	subsvc	r7, r3, #1610612737	; 0x60000001
    48cc:	cdpne	7, 15, cr14, cr11, cr7, {2}
    48d0:	vqdmulh.s<illegal width 8>	d2, d0, d3
    48d4:	blmi	1c24af0 <fputs@plt+0x1c207b8>
    48d8:	bvc	16d5acc <fputs@plt+0x16d1794>
    48dc:			; <UNDEFINED> instruction: 0xf47f2b00
    48e0:	stmibvc	r3!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    48e4:	blmi	1b70e98 <fputs@plt+0x1b6cb60>
    48e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    48ec:	adcmi	r6, fp, #1769472	; 0x1b0000
    48f0:	svcge	0x0035f43f
    48f4:			; <UNDEFINED> instruction: 0xf8584b65
    48f8:	ldmdavs	fp, {r0, r1, ip, sp}
    48fc:			; <UNDEFINED> instruction: 0xf43f42ab
    4900:	blmi	19f05c0 <fputs@plt+0x19ec288>
    4904:	bvc	6d5af8 <fputs@plt+0x6d17c0>
    4908:			; <UNDEFINED> instruction: 0xf0002b00
    490c:	stmdbmi	r5!, {r2, r7, pc}^
    4910:			; <UNDEFINED> instruction: 0x46284632
    4914:			; <UNDEFINED> instruction: 0xf7ff4479
    4918:	blmi	18ffbc0 <fputs@plt+0x18fb888>
    491c:	andcs	r2, r1, #0, 2
    4920:	andsvc	r4, r9, #2063597568	; 0x7b000000
    4924:			; <UNDEFINED> instruction: 0xe71a725a
    4928:	stmdbeq	r2, {r2, r8, ip, sp, lr, pc}
    492c:	andcs	r4, sl, r9, asr r6
    4930:	b	1ac2934 <fputs@plt+0x1abe5fc>
    4934:	strbmi	r4, [ip], -lr, asr #10
    4938:	mcrge	6, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    493c:			; <UNDEFINED> instruction: 0xf7ffe70b
    4940:	bl	fe83fa28 <fputs@plt+0xfe83b6f0>
    4944:	strmi	r0, [r3], -sl, lsl #4
    4948:	andcs	r6, r1, #106	; 0x6a
    494c:	ldrb	r6, [r2, -sl, lsr #32]
    4950:	blcs	22a64 <fputs@plt+0x1e72c>
    4954:	svcge	0x006df47f
    4958:	cmnvs	r5, r5, lsr #17
    495c:	blmi	14fe728 <fputs@plt+0x14fa3f0>
    4960:	ldmdbmi	r3, {r2, r3, r9, fp, sp, pc}^
    4964:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4968:			; <UNDEFINED> instruction: 0xf8534479
    496c:			; <UNDEFINED> instruction: 0xf7ff3027
    4970:			; <UNDEFINED> instruction: 0xe799ec7c
    4974:	blmi	13f1754 <fputs@plt+0x13ed41c>
    4978:	stmdaeq	r1, {r1, r2, r4, r5, r7, r8, ip, sp, lr, pc}
    497c:	bvc	695b70 <fputs@plt+0x691838>
    4980:			; <UNDEFINED> instruction: 0xf8dfd01a
    4984:	strcs	sl, [r0], #-308	; 0xfffffecc
    4988:	strtmi	r4, [r1], r7, lsr #12
    498c:	strd	r4, [r1], -sl
    4990:	eorsle	r4, r4, r0, lsr #11
    4994:	andcc	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    4998:	blcs	2919a4 <fputs@plt+0x28d66c>
    499c:			; <UNDEFINED> instruction: 0xb32ad1f8
    49a0:	bl	2cb92c <fputs@plt+0x2c75f4>
    49a4:	andcs	r0, r1, #7
    49a8:			; <UNDEFINED> instruction: 0xf7ff462b
    49ac:			; <UNDEFINED> instruction: 0x4627e9ba
    49b0:			; <UNDEFINED> instruction: 0xf88a2200
    49b4:	strb	r9, [fp, r8]!
    49b8:			; <UNDEFINED> instruction: 0x2601465f
    49bc:			; <UNDEFINED> instruction: 0x4631b312
    49c0:	ldrtmi	r4, [r8], -fp, lsr #12
    49c4:			; <UNDEFINED> instruction: 0xf7ff2201
    49c8:			; <UNDEFINED> instruction: 0xf81be9ac
    49cc:	cdpcc	0, 0, cr6, cr10, cr8, {0}
    49d0:			; <UNDEFINED> instruction: 0x2601bf18
    49d4:	movwcs	r4, #2617	; 0xa39
    49d8:	andsvc	r4, r6, #2046820352	; 0x7a000000
    49dc:	ssat	r7, #31, r3, asr #4
    49e0:	andcs	r4, r0, #56320	; 0xdc00
    49e4:	andsvc	r4, sl, #2063597568	; 0x7b000000
    49e8:	ssat	r7, #25, sl, asr #4
    49ec:	bge	3176c8 <fputs@plt+0x313390>
    49f0:			; <UNDEFINED> instruction: 0x46284935
    49f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    49f8:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    49fc:	blne	ffdbe944 <fputs@plt+0xffdba60c>
    4a00:			; <UNDEFINED> instruction: 0xe7db445f
    4a04:	bge	3176d0 <fputs@plt+0x313398>
    4a08:			; <UNDEFINED> instruction: 0x46284931
    4a0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4a10:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    4a14:	blmi	bfe968 <fputs@plt+0xbfa630>
    4a18:	stmdbmi	pc!, {r2, r3, r9, fp, sp, pc}	; <UNPREDICTABLE>
    4a1c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4a20:			; <UNDEFINED> instruction: 0xf8534479
    4a24:			; <UNDEFINED> instruction: 0xf7ff3027
    4a28:	ldrb	lr, [r0, -r0, lsr #24]!
    4a2c:	b	142a30 <fputs@plt+0x13e6f8>
    4a30:	andeq	r5, r3, sl, lsl r7
    4a34:	muleq	r0, r8, r2
    4a38:	andeq	r5, r3, r0, lsl r7
    4a3c:	andeq	pc, r0, r6, ror #7
    4a40:	andeq	pc, r0, lr, asr #8
    4a44:	andeq	pc, r0, sl, asr #8
    4a48:	andeq	pc, r0, r2, asr r4	; <UNPREDICTABLE>
    4a4c:	andeq	pc, r0, r2, asr #8
    4a50:	andeq	pc, r0, r6, asr #8
    4a54:	andeq	pc, r0, r0, lsr #8
    4a58:	andeq	pc, r0, ip, lsl r4	; <UNPREDICTABLE>
    4a5c:	ldrdeq	pc, [r0], -r8
    4a60:	ldrdeq	r5, [r3], -sl
    4a64:	muleq	r0, sl, r2
    4a68:	andeq	r5, r3, r8, asr #16
    4a6c:	andeq	pc, r0, ip, ror #4
    4a70:	andeq	r3, r1, r8, ror #13
    4a74:	andeq	pc, r0, r2, lsr r2	; <UNPREDICTABLE>
    4a78:	andeq	pc, r0, r8, lsr #3
    4a7c:	andeq	pc, r0, r8, asr r2	; <UNPREDICTABLE>
    4a80:			; <UNDEFINED> instruction: 0x0000f1b6
    4a84:	andeq	pc, r0, r0, asr #3
    4a88:	andeq	pc, r0, sl, asr #3
    4a8c:	andeq	r0, r0, ip, ror r2
    4a90:	muleq	r3, r0, r7
    4a94:	andeq	r5, r3, sl, ror #14
    4a98:	andeq	r5, r3, r8, asr r7
    4a9c:	andeq	r0, r0, r8, lsr #5
    4aa0:	andeq	r5, r3, ip, lsr #14
    4aa4:	muleq	r0, ip, r1
    4aa8:	andeq	r5, r3, r0, lsl r7
    4aac:	andeq	r3, r3, sl, lsl #19
    4ab0:	andeq	pc, r0, r0, asr #2
    4ab4:			; <UNDEFINED> instruction: 0x000356b4
    4ab8:	andeq	r5, r3, r4, lsr #13
    4abc:	andeq	r5, r3, r8, asr r6
    4ac0:	andeq	r5, r3, ip, asr #12
    4ac4:	andeq	r1, r1, r8, lsl r5
    4ac8:	strheq	pc, [r0], -r2	; <UNPREDICTABLE>
    4acc:	andeq	r1, r1, r0, lsl #10
    4ad0:	muleq	r0, sl, r0
    4ad4:	ldrdeq	r3, [r3], -r2
    4ad8:	andeq	pc, r0, r8, lsl #1
    4adc:	svcmi	0x00f0e92d
    4ae0:			; <UNDEFINED> instruction: 0xf782fab2
    4ae4:	msr	CPSR_s, #14614528	; 0xdf0000
    4ae8:			; <UNDEFINED> instruction: 0xf8df461c
    4aec:	addlt	ip, r5, r4, lsr #6
    4af0:			; <UNDEFINED> instruction: 0xf8d344fe
    4af4:	ldmdbeq	pc!, {r2, r3, r5, r7, ip, sp}^	; <UNPREDICTABLE>
    4af8:			; <UNDEFINED> instruction: 0xf85e4615
    4afc:	stmdbcs	r0, {r2, r3, lr, pc}
    4b00:	strcs	fp, [r1, -r8, lsl #30]
    4b04:			; <UNDEFINED> instruction: 0xf501fb05
    4b08:	ldrdgt	pc, [r0], -ip
    4b0c:	andgt	pc, ip, sp, asr #17
    4b10:	stceq	0, cr15, [r0], {79}	; 0x4f
    4b14:	stceq	0, cr15, [r0], {79}	; 0x4f
    4b18:	andgt	pc, r8, sp, asr #17
    4b1c:			; <UNDEFINED> instruction: 0xf0002b00
    4b20:			; <UNDEFINED> instruction: 0xf8d380df
    4b24:	strmi	r3, [lr], -r8, lsl #1
    4b28:	bicslt	r4, fp, r0, lsl #13
    4b2c:	ldrdcc	pc, [r8], r4	; <UNPREDICTABLE>
    4b30:			; <UNDEFINED> instruction: 0xf7ffb1c3
    4b34:	addmi	lr, r5, #16121856	; 0xf60000
    4b38:			; <UNDEFINED> instruction: 0x4605bf18
    4b3c:	bmi	fed78b7c <fputs@plt+0xfed74844>
    4b40:	ldrbtmi	r4, [sl], #-2995	; 0xfffff44d
    4b44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b48:	subsmi	r9, sl, r3, lsl #22
    4b4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b50:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    4b54:	andlt	r4, r5, r8, lsr #12
    4b58:	svchi	0x00f0e8bd
    4b5c:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    4b60:	b	ff342b64 <fputs@plt+0xff33e82c>
    4b64:	ldrdcc	pc, [ip], #132	; 0x84
    4b68:	ldrdcc	pc, [ip, r3]
    4b6c:			; <UNDEFINED> instruction: 0xf8d4b363
    4b70:	movtlt	r3, #45256	; 0xb0c8
    4b74:	andcs	r4, r5, #168, 18	; 0x2a0000
    4b78:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4b7c:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b80:			; <UNDEFINED> instruction: 0x462ab1f0
    4b84:	strbmi	r2, [r0], -r2, lsr #2
    4b88:	bl	fe9c2b8c <fputs@plt+0xfe9be854>
    4b8c:			; <UNDEFINED> instruction: 0xf0002800
    4b90:			; <UNDEFINED> instruction: 0xf1008112
    4b94:	strtmi	r0, [sl], -r1, lsl #18
    4b98:	strbmi	r2, [r8], -r2, lsr #2
    4b9c:	bl	fe742ba0 <fputs@plt+0xfe73e868>
    4ba0:			; <UNDEFINED> instruction: 0xf0002800
    4ba4:	bl	fe824e28 <fputs@plt+0xfe820af0>
    4ba8:	ldrtmi	r0, [r1], -r9, lsl #4
    4bac:	ldrdcc	pc, [r8], #132	; 0x84
    4bb0:			; <UNDEFINED> instruction: 0xf7ff4648
    4bb4:			; <UNDEFINED> instruction: 0xf8d4e8b6
    4bb8:	andcs	r1, sl, r8, asr #1
    4bbc:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc0:	ldrdeq	pc, [r8], #132	; 0x84
    4bc4:	b	fe6c2bc8 <fputs@plt+0xfe6be890>
    4bc8:	bge	9ef50 <fputs@plt+0x9ac18>
    4bcc:	vbic.i32	d18, #0	; 0x00000000
    4bd0:			; <UNDEFINED> instruction: 0xf7ff0120
    4bd4:			; <UNDEFINED> instruction: 0xf894eaf4
    4bd8:			; <UNDEFINED> instruction: 0xf10430fc
    4bdc:	ldccs	6, cr0, [r4, #-512]	; 0xfffffe00
    4be0:	movwcs	fp, #3988	; 0xf94
    4be4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4be8:	teqle	r5, r0, lsl #22
    4bec:	ldrdcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    4bf0:			; <UNDEFINED> instruction: 0x3102f893
    4bf4:	adcle	r2, r2, r0, lsl #22
    4bf8:	vpmax.s8	d25, d0, d2
    4bfc:	vsubw.s8	q10, q0, d3
    4c00:	andsmi	r0, r3, #4, 6	; 0x10000000
    4c04:			; <UNDEFINED> instruction: 0xf8d4d09b
    4c08:	blcs	10e30 <fputs@plt+0xcaf8>
    4c0c:			; <UNDEFINED> instruction: 0xf8d4d074
    4c10:	ldmibvc	r1, {r3, r5, r6, r7, sp}
    4c14:	subsle	r2, r1, r0, lsl #18
    4c18:	mlacs	sp, r2, r8, pc	; <UNPREDICTABLE>
    4c1c:	suble	r2, sp, r0, lsl #20
    4c20:	teqcs	sl, sl, lsr #12
    4c24:	movwls	r4, #1600	; 0x640
    4c28:	bl	15c2c2c <fputs@plt+0x15be8f4>
    4c2c:	strmi	r9, [r6], -r0, lsl #22
    4c30:	suble	r2, r3, r0, lsl #16
    4c34:	streq	lr, [r8, -r0, lsr #23]
    4c38:			; <UNDEFINED> instruction: 0x46184978
    4c3c:	ldrtmi	r4, [sl], -r3, asr #12
    4c40:			; <UNDEFINED> instruction: 0xf7ff4479
    4c44:	vmovne.8	d9[4], lr
    4c48:	ldrdcc	pc, [r8], r4
    4c4c:	blne	ff24be14 <fputs@plt+0xff247adc>
    4c50:			; <UNDEFINED> instruction: 0xf7ff2201
    4c54:	ldrb	lr, [r2, -r6, ror #16]!
    4c58:	andscs	r4, r4, #7405568	; 0x710000
    4c5c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    4c60:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c64:	sbcle	r2, r1, r0, lsl #16
    4c68:	ldreq	r9, [fp, r2, lsl #22]
    4c6c:	stmdbmi	sp!, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    4c70:	ldmdbeq	r4, {r3, r8, ip, sp, lr, pc}
    4c74:	mulseq	r4, r8, r8
    4c78:	bleq	17f8a0 <fputs@plt+0x17b568>
    4c7c:			; <UNDEFINED> instruction: 0xf1ab4479
    4c80:	movwls	r0, #777	; 0x309
    4c84:	svclt	0x00182800
    4c88:			; <UNDEFINED> instruction: 0xf0c045d9
    4c8c:	blls	24f0c <fputs@plt+0x20bd4>
    4c90:	ldmdale	ip, {r0, r3, r4, r7, r8, sl, lr}
    4c94:	strbmi	r2, [r8], -r9, lsl #4
    4c98:			; <UNDEFINED> instruction: 0xf7ff9101
    4c9c:	pkhtbmi	lr, r2, sl, asr #20
    4ca0:	ldrbmi	fp, [r9, #912]	; 0x390
    4ca4:	muleq	r0, r9, r8
    4ca8:	rscle	r9, fp, #16384	; 0x4000
    4cac:	rscle	r2, r9, fp, lsr r8
    4cb0:	svceq	0x0001f819
    4cb4:	mvnsle	r4, fp, asr #11
    4cb8:	ubfx	r4, r9, #13, #4
    4cbc:	andcs	r4, r1, #64, 12	; 0x4000000
    4cc0:			; <UNDEFINED> instruction: 0xf7ff4629
    4cc4:	ldr	lr, [sl, -lr, lsr #16]!
    4cc8:			; <UNDEFINED> instruction: 0xf7ff4658
    4ccc:			; <UNDEFINED> instruction: 0xf8d4e95a
    4cd0:	blcs	10ef8 <fputs@plt+0xcbc0>
    4cd4:	ldrtmi	sp, [r0], -sl, lsl #3
    4cd8:	blx	febc0ce2 <fputs@plt+0xfebbc9aa>
    4cdc:	orrle	r2, r5, r0, lsl #16
    4ce0:			; <UNDEFINED> instruction: 0xe72c463d
    4ce4:	ldrdcc	pc, [ip], #132	; 0x84
    4ce8:	stmdbmi	pc, {r0, r8, sl, sp}^	; <UNPREDICTABLE>
    4cec:	adcseq	pc, r4, #13828096	; 0xd30000
    4cf0:			; <UNDEFINED> instruction: 0xf0054479
    4cf4:			; <UNDEFINED> instruction: 0xe722ff75
    4cf8:			; <UNDEFINED> instruction: 0xf0004630
    4cfc:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    4d00:			; <UNDEFINED> instruction: 0xf8d4d0ee
    4d04:	str	r3, [r2, r8, lsl #1]
    4d08:	stmdbeq	r9, {r0, r3, r8, ip, sp, lr, pc}
    4d0c:	andeq	lr, r8, #173056	; 0x2a400
    4d10:	andls	r1, r0, #696320	; 0xaa000
    4d14:			; <UNDEFINED> instruction: 0xf7ff1c50
    4d18:	pkhbtmi	lr, r3, sl, lsl #19
    4d1c:	sbcsle	r2, r6, r0, lsl #16
    4d20:	bls	1664c <fputs@plt+0x12314>
    4d24:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d28:			; <UNDEFINED> instruction: 0xf80b9a00
    4d2c:			; <UNDEFINED> instruction: 0xf89ba002
    4d30:	stmdbcs	r2!, {ip}
    4d34:	stmdbcs	r7!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4d38:			; <UNDEFINED> instruction: 0xf10bbf0e
    4d3c:	ldrbmi	r0, [r9], r1, lsl #18
    4d40:			; <UNDEFINED> instruction: 0x4648213b
    4d44:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d48:	movwcs	fp, #264	; 0x108
    4d4c:			; <UNDEFINED> instruction: 0x212f7003
    4d50:			; <UNDEFINED> instruction: 0xf7ff4648
    4d54:			; <UNDEFINED> instruction: 0xb120eaa4
    4d58:			; <UNDEFINED> instruction: 0xf1007843
    4d5c:	blcs	7168 <fputs@plt+0x2e30>
    4d60:	ldrhcs	sp, [ip, #-2]
    4d64:			; <UNDEFINED> instruction: 0xf7ff4648
    4d68:			; <UNDEFINED> instruction: 0xb120ea9a
    4d6c:			; <UNDEFINED> instruction: 0xf1007843
    4d70:	blcs	717c <fputs@plt+0x2e44>
    4d74:	smlatbcs	sp, r8, r0, sp
    4d78:			; <UNDEFINED> instruction: 0xf7ff4648
    4d7c:	smlatblt	r8, ip, r8, lr
    4d80:	andvc	r2, r3, r0, lsl #6
    4d84:	strbmi	r2, [r8], -sl, lsl #2
    4d88:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d8c:	movwcs	fp, #264	; 0x108
    4d90:	strbmi	r7, [fp, #3]
    4d94:	strbmi	sp, [r8], -r7
    4d98:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d9c:	mcrrne	6, 4, r4, r2, cr9
    4da0:			; <UNDEFINED> instruction: 0xf7ff4658
    4da4:			; <UNDEFINED> instruction: 0xf8d4e906
    4da8:	bicslt	r3, r3, r8, lsl #1
    4dac:			; <UNDEFINED> instruction: 0x463d4658
    4db0:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4db4:			; <UNDEFINED> instruction: 0xf8d4e6c3
    4db8:	strcs	r3, [r1, #-204]	; 0xffffff34
    4dbc:			; <UNDEFINED> instruction: 0xf8d3491b
    4dc0:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    4dc4:			; <UNDEFINED> instruction: 0xff0cf005
    4dc8:			; <UNDEFINED> instruction: 0x9101e6b9
    4dcc:			; <UNDEFINED> instruction: 0xf840f00e
    4dd0:	stmdacs	r0, {r0, r8, fp, ip, pc}
    4dd4:	svcge	0x005bf47f
    4dd8:	muleq	r1, r9, r8
    4ddc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4de0:	vaba.s8	q15, q0, q0
    4de4:	ldrtmi	r1, [r0], -r1, lsl #4
    4de8:	andeq	pc, r1, #192, 4
    4dec:	addlt	pc, r0, r4, asr #17
    4df0:	rscscc	pc, ip, r4, lsl #17
    4df4:	addcs	pc, r4, r4, asr #17
    4df8:	blx	7c0e02 <fputs@plt+0x7bcaca>
    4dfc:			; <UNDEFINED> instruction: 0xf47f2800
    4e00:	ldrtmi	sl, [sp], -r6, ror #30
    4e04:			; <UNDEFINED> instruction: 0xf7ffe69b
    4e08:	svclt	0x0000e818
    4e0c:	andeq	r5, r3, ip, asr #4
    4e10:	muleq	r0, r8, r2
    4e14:	strdeq	r5, [r3], -sl
    4e18:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    4e1c:	andeq	lr, r0, r4, lsr pc
    4e20:	strdeq	lr, [r0], -r2
    4e24:	andeq	lr, r0, ip, ror #29
    4e28:	andeq	lr, r0, ip, lsr #28
    4e2c:	andeq	lr, r0, sl, asr sp
    4e30:	svcmi	0x00f0e92d
    4e34:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    4e38:	ldrmi	r8, [sp], -r4, lsl #22
    4e3c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e40:			; <UNDEFINED> instruction: 0xf8df4604
    4e44:	ldrbtmi	r3, [sl], #-1128	; 0xfffffb98
    4e48:	ldmpl	r3, {r0, r5, r6, r7, ip, sp, pc}^
    4e4c:	bleq	1241288 <fputs@plt+0x123cf50>
    4e50:	ldmdbvc	r2!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    4e54:	cmpls	pc, #1769472	; 0x1b0000
    4e58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e5c:	ldrbmi	r9, [r8], -lr, ror #22
    4e60:	ldmib	sp, {r2, r3, r8, r9, ip, pc}^
    4e64:	ldrmi	sl, [lr], -pc, ror #6
    4e68:	movwls	r9, #56177	; 0xdb71
    4e6c:	blx	ff240ea8 <fputs@plt+0xff23cb70>
    4e70:	tstcs	sl, #212, 18	; 0x350000
    4e74:	ldrdne	pc, [ip], r4
    4e78:	tstls	r9, r0, lsl #20
    4e7c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    4e80:	msrhi	(UNDEF: 98), r0
    4e84:	mvnscc	pc, pc, asr #32
    4e88:	smlabbls	r4, r9, sl, r1
    4e8c:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    4e90:	tsteq	r3, r1, ror #22
    4e94:	bl	6292b0 <fputs@plt+0x624f78>
    4e98:	tstls	r6, r6, lsl #2
    4e9c:			; <UNDEFINED> instruction: 0xf104990d
    4ea0:	bl	1147fc8 <fputs@plt+0x1143c90>
    4ea4:	tstls	r7, r1, lsl #2
    4ea8:			; <UNDEFINED> instruction: 0x5606e9dd
    4eac:	ldrdeq	lr, [r4, -sp]
    4eb0:			; <UNDEFINED> instruction: 0x41b142a8
    4eb4:	stmdbls	ip, {r0, r1, r2, r5, r6, r9, fp, ip, lr, pc}
    4eb8:	tstls	r0, r9, asr #19
    4ebc:	tsteq	r9, sl, asr #22
    4ec0:	ldmib	sp, {r0, r4, r8, ip, pc}^
    4ec4:	ldmib	sp, {r4, r8, r9, sl, sp, lr}^
    4ec8:	adcsmi	r0, r0, #4, 2
    4ecc:	vsra.s64	d20, d25, #64
    4ed0:	stfvsd	f0, [r5], #72	; 0x48
    4ed4:			; <UNDEFINED> instruction: 0x91021991
    4ed8:	bl	10d67c4 <fputs@plt+0x10d248c>
    4edc:	tstls	r3, r1, lsl #2
    4ee0:			; <UNDEFINED> instruction: 0xf0002d00
    4ee4:			; <UNDEFINED> instruction: 0xf04f81bb
    4ee8:			; <UNDEFINED> instruction: 0xf06f32ff
    4eec:	stmib	sp, {r8, r9, lr}^
    4ef0:	ldmib	r4, {r1, r3, r8, r9, sp}^
    4ef4:	ldmib	sp, {r2, r4, r8, r9, sp}^
    4ef8:	adcsmi	r5, r3, #2097152	; 0x200000
    4efc:	adcmi	fp, sl, #8, 30
    4f00:	ldmib	ip, {r4, r5, ip, lr, pc}^
    4f04:	ldm	fp, {r2, r8, r9, sp}
    4f08:			; <UNDEFINED> instruction: 0xf00d0003
    4f0c:	ldmib	sp, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    4f10:	addsmi	r2, r5, #671088640	; 0x28000000
    4f14:	movweq	lr, #15222	; 0x3b76
    4f18:	movwcs	fp, #8116	; 0x1fb4
    4f1c:	stmdacs	r3!, {r8, r9, sp}^
    4f20:	andcs	fp, r0, ip, asr #31
    4f24:	andeq	pc, r1, r3
    4f28:			; <UNDEFINED> instruction: 0xf104b9e0
    4f2c:	cfstr32vs	mvfx0, [r3], #352	; 0x160
    4f30:	strtvs	r3, [r3], #769	; 0x301
    4f34:	movwcs	lr, #43485	; 0xa9dd
    4f38:			; <UNDEFINED> instruction: 0xf1732a01
    4f3c:	vsubw.s8	q0, q0, d0
    4f40:	lgnvssp	f0, f4
    4f44:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f48:	ldm	fp, {r0, r3, r8, r9, fp, ip, pc}
    4f4c:	ldmib	sp, {r0, r1}^
    4f50:			; <UNDEFINED> instruction: 0xf8936702
    4f54:	stmib	r4, {r1, r3, r5, r7, r8, ip, sp}^
    4f58:	stm	r5, {r2, r4, r8, r9, sl, sp, lr}
    4f5c:	blcs	4f70 <fputs@plt+0xc38>
    4f60:	msrhi	SPSR_sc, r0, asr #32
    4f64:	blmi	ff457ab4 <fputs@plt+0xff45377c>
    4f68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f6c:	blls	17defdc <fputs@plt+0x17daca4>
    4f70:			; <UNDEFINED> instruction: 0xf04f405a
    4f74:			; <UNDEFINED> instruction: 0xf0400300
    4f78:	andcs	r8, r0, lr, lsl #3
    4f7c:	ldc	0, cr11, [sp], #388	; 0x184
    4f80:	pop	{r2, r8, r9, fp, pc}
    4f84:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4f88:	ldmdbne	r1, {r1, r2, r9, sl, ip, lr}^
    4f8c:	ldrtmi	r9, [r1], -sl, lsl #2
    4f90:	tsteq	r1, r3, asr #22
    4f94:	stmdbls	ip, {r0, r1, r3, r8, ip, pc}
    4f98:	smlabtls	lr, r9, r9, r1
    4f9c:	tsteq	r9, sl, asr #22
    4fa0:	ldmib	sp, {r0, r1, r2, r3, r8, ip, pc}^
    4fa4:	ldmib	sp, {r1, r2, r3, r9, sl, ip, lr}^
    4fa8:	adcmi	r0, r8, #4, 2
    4fac:	vsra.s64	d20, d17, #64
    4fb0:	ldmdbne	r1, {r2, r6, r7, pc}^
    4fb4:	ldrtmi	r9, [r1], -r2, lsl #2
    4fb8:	tsteq	r1, r3, asr #22
    4fbc:	stfvsd	f1, [r3], #12
    4fc0:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    4fc4:	adcsle	r2, r3, r0, lsl #22
    4fc8:	movwcs	lr, #43485	; 0xa9dd
    4fcc:	orrsle	r4, r0, r3, lsl r3
    4fd0:	movwcs	lr, #18908	; 0x49dc
    4fd4:	muleq	r3, fp, r8
    4fd8:	blx	1441014 <fputs@plt+0x143ccdc>
    4fdc:	stclle	8, cr2, [r1, #396]	; 0x18c
    4fe0:	vldrge	d4, [lr, #-720]	; 0xfffffd30
    4fe4:			; <UNDEFINED> instruction: 0xf44f6e27
    4fe8:	ldrbtmi	r7, [fp], #-384	; 0xfffffe80
    4fec:	movwls	r4, #2738	; 0xab2
    4ff0:	ldmib	r4, {r3, r5, r9, sl, lr}^
    4ff4:			; <UNDEFINED> instruction: 0x1e7b8914
    4ff8:			; <UNDEFINED> instruction: 0xf04f447a
    4ffc:	stmib	sp, {r3, r6, r7, r9, fp}^
    5000:			; <UNDEFINED> instruction: 0xf7ff8904
    5004:	bmi	feb7f2d4 <fputs@plt+0xfeb7af9c>
    5008:	svcvs	0x00631eb9
    500c:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    5010:	svcvs	0x0026447a
    5014:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    5018:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    501c:	ldmdavs	r0, {r0, r1, r2, r4, r9, sl, lr}
    5020:	mulgt	r4, r7, r8
    5024:	svcmi	0x00a618ea
    5028:	vhadd.s8	<illegal reg q10.5>, q9, q12
    502c:			; <UNDEFINED> instruction: 0xf8827010
    5030:	ldrbtmi	ip, [pc], #-4	; 5038 <fputs@plt+0xd00>
    5034:			; <UNDEFINED> instruction: 0xf878f00e
    5038:	movwcs	pc, #27561	; 0x6ba9	; <UNPREDICTABLE>
    503c:	blx	2876b2 <fputs@plt+0x28337a>
    5040:			; <UNDEFINED> instruction: 0x46016313
    5044:			; <UNDEFINED> instruction: 0xf8579006
    5048:			; <UNDEFINED> instruction: 0xf00d0023
    504c:	ldclne	15, cr15, [r2, #-196]!	; 0xffffff3c
    5050:			; <UNDEFINED> instruction: 0xf8059906
    5054:	blx	fea6505e <fputs@plt+0xfea60d26>
    5058:	ldmibeq	fp, {r1, r8, r9}
    505c:	tstcs	r3, #10240	; 0x2800	; <UNPREDICTABLE>
    5060:	eoreq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    5064:			; <UNDEFINED> instruction: 0xff24f00d
    5068:	andeq	pc, sl, #-2147483647	; 0x80000001
    506c:	strcc	r9, [pc], -r6, lsl #18
    5070:	andhi	pc, r0, r5, lsl #16
    5074:	movweq	pc, #11177	; 0x2ba9	; <UNPREDICTABLE>
    5078:	blx	2876ee <fputs@plt+0x2833b6>
    507c:			; <UNDEFINED> instruction: 0xf8572313
    5080:			; <UNDEFINED> instruction: 0xf00d0023
    5084:	blx	fea84ce2 <fputs@plt+0xfea809aa>
    5088:	stmdbls	r6, {r1, r2, r8, fp, ip, sp}
    508c:	ldmibne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    5090:	bvs	683cc0 <fputs@plt+0x67f988>
    5094:	andhi	pc, r0, r5, lsl #16
    5098:	eoreq	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    509c:			; <UNDEFINED> instruction: 0xff08f00d
    50a0:	strmi	r6, [r3], -r1, ror #28
    50a4:			; <UNDEFINED> instruction: 0xf8054628
    50a8:			; <UNDEFINED> instruction: 0xf7ff8003
    50ac:	svcvs	0x0023e946
    50b0:			; <UNDEFINED> instruction: 0x5602e9dd
    50b4:	bcs	ff1cc324 <fputs@plt+0xff1c7fec>
    50b8:			; <UNDEFINED> instruction: 0x6722bf98
    50bc:	andne	lr, r4, #3620864	; 0x374000
    50c0:	blcc	ff1b4ed8 <fputs@plt+0xff1b0ba0>
    50c4:	adcsmi	r6, r2, #9175040	; 0x8c0000
    50c8:	svclt	0x000e6f63
    50cc:	svcvs	0x00a242a9
    50d0:	mcrvs	8, 1, r1, cr2, cr11, {4}
    50d4:	bcc	19ee68 <fputs@plt+0x19ab30>
    50d8:	vqsub.u8	d20, d16, d10
    50dc:	blcs	25440 <fputs@plt+0x21108>
    50e0:	movwcs	fp, #4030	; 0xfbe
    50e4:	stmib	r4, {r0, r9, sp}^
    50e8:	sfmvs	f3, 4, [r3], #116	; 0x74
    50ec:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    50f0:	strtvs	r3, [r3], #769	; 0x301
    50f4:	stcvs	7, cr14, [r3], #148	; 0x94
    50f8:			; <UNDEFINED> instruction: 0xf0002b00
    50fc:	ldmib	r4, {r1, r3, r4, r5, r7, pc}^
    5100:			; <UNDEFINED> instruction: 0xf06f2314
    5104:			; <UNDEFINED> instruction: 0xf04f4100
    5108:	addmi	r3, fp, #255	; 0xff
    510c:	addmi	fp, r2, #8, 30
    5110:	svcge	0x0028f43f
    5114:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    5118:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    511c:	strmi	pc, [r0, -pc, rrx]
    5120:	muleq	r3, fp, r8
    5124:	muleq	ip, r5, r8
    5128:	strvs	lr, [r2, -sp, asr #19]
    512c:			; <UNDEFINED> instruction: 0xf9a6f00d
    5130:			; <UNDEFINED> instruction: 0x463b4632
    5134:	movwcs	lr, #43469	; 0xa9cd
    5138:			; <UNDEFINED> instruction: 0xf04fe6f9
    513c:			; <UNDEFINED> instruction: 0xf06f32ff
    5140:	stmib	sp, {r8, r9, lr}^
    5144:	ldr	r2, [sl, -r2, lsl #6]!
    5148:	ldmib	r4, {r0, r1, r5, r7, sl, fp, sp, lr}^
    514c:	blcs	55a4 <fputs@plt+0x126c>
    5150:			; <UNDEFINED> instruction: 0xf06fd075
    5154:	addsmi	r4, r9, #0, 6
    5158:	rscscc	pc, pc, #79	; 0x4f
    515c:	addsmi	fp, r0, #8, 30
    5160:	svcge	0x0000f43f
    5164:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    5168:			; <UNDEFINED> instruction: 0x461f4616
    516c:	muleq	r3, fp, r8
    5170:	muleq	ip, r5, r8
    5174:	strvs	lr, [r2, -sp, asr #19]
    5178:			; <UNDEFINED> instruction: 0xf980f00d
    517c:	ldrtmi	r6, [r1], -r3, lsr #25
    5180:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    5184:	movwcc	r1, #4618	; 0x120a
    5188:	ldmib	r4, {r0, r1, r5, r7, sl, sp, lr}^
    518c:	ldmib	sp, {r2, r4, r8}^
    5190:	adcsmi	r6, r9, #524288	; 0x80000
    5194:	adcsmi	fp, r0, #8, 30
    5198:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {1}
    519c:			; <UNDEFINED> instruction: 0x46394630
    51a0:	blx	fea411e0 <fputs@plt+0xfea3cea8>
    51a4:	strmi	r4, [fp], -r2, lsl #12
    51a8:	ldrdeq	lr, [sl, -sp]
    51ac:	blcs	6802c0 <fputs@plt+0x67bf88>
    51b0:	bl	1c55c78 <fputs@plt+0x1c51940>
    51b4:	svclt	0x00bc0307
    51b8:			; <UNDEFINED> instruction: 0x46394630
    51bc:	blx	fe6c11fc <fputs@plt+0xfe6bcec4>
    51c0:	svcge	0x001e6e22
    51c4:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    51c8:	stmdaeq	r7, {r1, r5, r7, r8, ip, sp, lr, pc}
    51cc:	bleq	6002d8 <fputs@plt+0x5fbfa0>
    51d0:			; <UNDEFINED> instruction: 0x21234638
    51d4:	blhi	200c00 <fputs@plt+0x1fc8c8>
    51d8:	bhi	fe4409fc <fputs@plt+0xfe43c6c4>
    51dc:	blvc	ffa00cc4 <fputs@plt+0xff9fc98c>
    51e0:	blvc	240a84 <fputs@plt+0x23c74c>
    51e4:	blvc	ff200de0 <fputs@plt+0xff1fcaa8>
    51e8:	bvs	fe440a4c <fputs@plt+0xfe43c714>
    51ec:	svcvc	0x0080f5b6
    51f0:			; <UNDEFINED> instruction: 0xf44fbfa8
    51f4:	ldrtmi	r7, [r2], -r0, lsl #13
    51f8:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    51fc:	bmi	c56b10 <fputs@plt+0xc527d8>
    5200:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5204:			; <UNDEFINED> instruction: 0xf04f2128
    5208:	ldrbtmi	r0, [sl], #-3072	; 0xfffff400
    520c:			; <UNDEFINED> instruction: 0xf8074640
    5210:			; <UNDEFINED> instruction: 0xf7fec006
    5214:	vldr	<invalid reg 7>, [pc, #168]	; 52c4 <fputs@plt+0xf8c>
    5218:	ldrtmi	r7, [sl], -r2, lsr #22
    521c:	strbmi	r6, [r1], -r0, ror #28
    5220:	blhi	200ac8 <fputs@plt+0x1fc790>
    5224:	blhi	40860 <fputs@plt+0x3c528>
    5228:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    522c:	blls	27ec58 <fputs@plt+0x27a920>
    5230:	stmiavs	r0!, {r8, sp}^
    5234:			; <UNDEFINED> instruction: 0x11aaf883
    5238:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    523c:			; <UNDEFINED> instruction: 0xf06fe692
    5240:			; <UNDEFINED> instruction: 0xf04f4300
    5244:			; <UNDEFINED> instruction: 0x461532ff
    5248:	movwcs	r4, #5662	; 0x161e
    524c:	strpl	lr, [r2], -sp, asr #19
    5250:	strpl	lr, [sl], -sp, asr #19
    5254:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    5258:	ldr	r6, [r8, r3, lsr #9]
    525c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    5260:	rscscc	pc, pc, #79	; 0x4f
    5264:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    5268:	movwcs	lr, #43469	; 0xa9cd
    526c:	strtvs	r2, [r3], #769	; 0x301
    5270:			; <UNDEFINED> instruction: 0xf04fe78b
    5274:			; <UNDEFINED> instruction: 0xf06f31ff
    5278:	movwcs	r4, #4608	; 0x1200
    527c:	ldrbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    5280:	andne	lr, r2, #3358720	; 0x334000
    5284:	andne	lr, sl, #3358720	; 0x334000
    5288:	ldrb	r6, [lr, -r3, lsr #9]!
    528c:	mvnscc	pc, #79	; 0x4f
    5290:	strvs	r6, [r3, r2, ror #14]!
    5294:			; <UNDEFINED> instruction: 0xf7fee729
    5298:	svclt	0x0000edd0
    529c:	andhi	pc, r0, pc, lsr #7
    52a0:	andeq	r0, r0, r0
    52a4:	subsmi	r0, r9, r0
    52a8:	strdeq	r4, [r3], -r6
    52ac:	muleq	r0, r8, r2
    52b0:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    52b4:	andeq	pc, r1, lr, lsl #29
    52b8:	andeq	lr, r0, ip, lsl #23
    52bc:	andeq	lr, r0, ip, ror fp
    52c0:	andeq	lr, r0, lr, ror fp
    52c4:	andeq	lr, r0, sl, lsl #19
    52c8:	mvnsmi	lr, sp, lsr #18
    52cc:	lfmmi	f2, 4, [r1], #-224	; 0xffffff20
    52d0:	blmi	c714e8 <fputs@plt+0xc6d1b0>
    52d4:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
    52d8:	stmiapl	r3!, {r8, sp}^
    52dc:	ldmdavs	fp, {r2, r9, sl, lr}
    52e0:			; <UNDEFINED> instruction: 0xf04f9303
    52e4:			; <UNDEFINED> instruction: 0xf7fe0300
    52e8:			; <UNDEFINED> instruction: 0xf896ef3a
    52ec:	tstlt	fp, r8, lsr #32
    52f0:	tstcs	r2, #3506176	; 0x358000
    52f4:	movwcs	lr, #35268	; 0x89c4
    52f8:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    52fc:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    5300:	orrlt	r4, r0, r5, lsl #12
    5304:	andcs	sl, sl, #16384	; 0x4000
    5308:	svc	0x0094f7fe
    530c:	adcmi	r9, pc, #1, 30
    5310:	andle	r4, r5, r0, lsl #13
    5314:			; <UNDEFINED> instruction: 0xf7fe4628
    5318:	stmdane	fp!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    531c:	mlale	sp, pc, r2, r4	; <UNPREDICTABLE>
    5320:			; <UNDEFINED> instruction: 0xf7fe4628
    5324:	stmibvs	r0!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    5328:			; <UNDEFINED> instruction: 0xf5b0b1d0
    532c:	svclt	0x00c47f80
    5330:	orrvc	pc, r0, #1325400064	; 0x4f000000
    5334:			; <UNDEFINED> instruction: 0xf8d661a3
    5338:	andcs	r3, r1, #180, 4	; 0x4000000b
    533c:	ldmvs	fp, {r1, r2, r4, r7, r8, sp}
    5340:	bmi	5ddfd0 <fputs@plt+0x5d9c98>
    5344:	blmi	51dad8 <fputs@plt+0x5197a0>
    5348:	adcvs	r4, r1, #2046820352	; 0x7a000000
    534c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5350:	subsmi	r9, sl, r3, lsl #22
    5354:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5358:	andlt	sp, r4, r9, lsl r1
    535c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5360:	vpmax.s8	d26, d5, d1
    5364:			; <UNDEFINED> instruction: 0xf7fe4113
    5368:	stmdblt	r0!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    536c:			; <UNDEFINED> instruction: 0x0006f8bd
    5370:	stmdacs	r0, {r5, r7, r8, sp, lr}
    5374:	movtcs	sp, #61913	; 0xf1d9
    5378:	ldrb	r6, [ip, r3, lsr #3]
    537c:	andseq	pc, r5, #168, 2	; 0x2a
    5380:	mvnsvs	pc, #536870916	; 0x20000004
    5384:	svclt	0x0098429a
    5388:	andshi	pc, r8, r4, asr #17
    538c:			; <UNDEFINED> instruction: 0xf7fee7c8
    5390:	svclt	0x0000ed54
    5394:	andeq	r4, r3, r6, ror #20
    5398:	muleq	r0, r8, r2
    539c:	andeq	lr, r0, lr, lsr #17
    53a0:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    53a4:			; <UNDEFINED> instruction: 0x461cb510
    53a8:	strmi	r4, [r1], -fp, lsl #12
    53ac:	vqdmulh.s<illegal width 8>	d15, d3, d2
    53b0:			; <UNDEFINED> instruction: 0xf7fe6820
    53b4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    53b8:	stmdavs	r3!, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    53bc:	andcs	sp, r0, #3072	; 0xc00
    53c0:			; <UNDEFINED> instruction: 0x21aaf883
    53c4:			; <UNDEFINED> instruction: 0xf7febd10
    53c8:	stmdavs	r3!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}^
    53cc:	bcs	2df3dc <fputs@plt+0x2db0a4>
    53d0:	andcs	fp, r0, r8, lsl pc
    53d4:	andcs	sp, r1, #-1073741764	; 0xc000003c
    53d8:	andvs	r2, r1, r0, lsl #2
    53dc:			; <UNDEFINED> instruction: 0xf8834610
    53e0:	vaddw.s8	q9, <illegal reg q8.5>, d26
    53e4:	ldclt	0, cr0, [r0, #-0]
    53e8:	ldrdcc	pc, [ip], r0
    53ec:			; <UNDEFINED> instruction: 0x4604b510
    53f0:			; <UNDEFINED> instruction: 0x21aaf893
    53f4:			; <UNDEFINED> instruction: 0xf894b942
    53f8:	andcs	r3, r1, r0, asr #32
    53fc:	andeq	pc, r0, r1, asr #5
    5400:	svclt	0x00182b00
    5404:	ldclt	0, cr2, [r0, #-0]
    5408:	stmiavs	r0, {r8, sp}^
    540c:			; <UNDEFINED> instruction: 0x11aaf883
    5410:	svc	0x0016f7fe
    5414:	svclt	0x0000e7ef
    5418:	addlt	fp, r3, r0, lsl #10
    541c:	stmdbls	r4, {fp, sp, lr}
    5420:			; <UNDEFINED> instruction: 0xf7fe9100
    5424:	tstcc	r1, lr, lsr #30
    5428:			; <UNDEFINED> instruction: 0xf1b0bf06
    542c:	strdcs	r3, [r2], -pc	; <UNPREDICTABLE>
    5430:	andlt	r2, r3, r0
    5434:	blx	1435b2 <fputs@plt+0x13f27a>
    5438:			; <UNDEFINED> instruction: 0x4604b570
    543c:	addlt	r6, r2, r3, asr #17
    5440:			; <UNDEFINED> instruction: 0xf8d36800
    5444:	strhlt	r6, [r8, #36]!	; 0x24
    5448:	bicslt	r7, fp, r3, lsl #16
    544c:	ldmiblt	r3, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    5450:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
    5454:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    5458:	cmnlt	r0, #5242880	; 0x500000
    545c:	andcs	r2, r0, #1
    5460:	vcgt.s8	d18, d0, d0
    5464:	adcvs	r1, r5, r1, lsl #2
    5468:	stmib	r4, {r0, r5, r6, r7, pc}^
    546c:	stmib	r4, {r2, r8, r9, sp}^
    5470:	andlt	r2, r2, r6, lsl #6
    5474:	ldmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5478:			; <UNDEFINED> instruction: 0xf7fe4479
    547c:	stmdblt	r8, {r1, r2, r6, sl, fp, sp, lr, pc}^
    5480:	strb	r6, [r5, r0, lsr #16]!
    5484:			; <UNDEFINED> instruction: 0x46304916
    5488:			; <UNDEFINED> instruction: 0xf0054479
    548c:	andcs	pc, r0, r9, lsr #23
    5490:	ldcllt	0, cr11, [r0, #-8]!
    5494:	stc	7, cr15, [lr], {254}	; 0xfe
    5498:	andscs	r6, r1, r2, lsr #16
    549c:			; <UNDEFINED> instruction: 0xf7fe9201
    54a0:	ldmdbmi	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    54a4:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    54a8:	ldrtmi	r4, [r0], -r3, lsl #12
    54ac:	blx	fe6414ca <fputs@plt+0xfe63d192>
    54b0:	andlt	r2, r2, r0
    54b4:			; <UNDEFINED> instruction: 0xf7febd70
    54b8:	stmdavs	r2!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    54bc:	stmdavs	r0, {r0, r9, ip, pc}
    54c0:	ldcl	7, cr15, [r8], {254}	; 0xfe
    54c4:	bls	578ec <fputs@plt+0x535b4>
    54c8:			; <UNDEFINED> instruction: 0x46034479
    54cc:			; <UNDEFINED> instruction: 0xf0054630
    54d0:	strtmi	pc, [r8], -r7, lsl #23
    54d4:	svclt	0x0000e7cd
    54d8:	andeq	lr, r0, r2, asr #21
    54dc:	andeq	lr, r0, r8, ror sl
    54e0:	andeq	lr, r0, r8, asr #20
    54e4:	andeq	lr, r0, lr, asr #20
    54e8:	andeq	lr, r0, r0, asr sl
    54ec:	svcmi	0x00f8e92d
    54f0:	blx	96d52 <fputs@plt+0x92a1a>
    54f4:			; <UNDEFINED> instruction: 0xf8d3fa01
    54f8:			; <UNDEFINED> instruction: 0xf8d3708c
    54fc:	ldrmi	r2, [ip], -r8, lsl #1
    5500:	strmi	r4, [r1], sp, lsl #12
    5504:	adcscc	pc, r4, #14090240	; 0xd70000
    5508:			; <UNDEFINED> instruction: 0xf88afaba
    550c:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    5510:	mullt	r6, r3, r8
    5514:	suble	r2, r9, r0, lsl #20
    5518:	svceq	0x0000f1bb
    551c:	ldmib	r4, {r1, r2, ip, lr, pc}^
    5520:			; <UNDEFINED> instruction: 0xf5b22324
    5524:			; <UNDEFINED> instruction: 0xf1736ffa
    5528:	blle	646130 <fputs@plt+0x641df8>
    552c:			; <UNDEFINED> instruction: 0xf8d44629
    5530:	ldrtmi	r3, [r2], -r8, lsl #1
    5534:			; <UNDEFINED> instruction: 0xf7fe4648
    5538:	strmi	lr, [r2, #3060]	; 0xbf4
    553c:	tstle	r6, r5, lsl #12
    5540:			; <UNDEFINED> instruction: 0x2324e9d4
    5544:			; <UNDEFINED> instruction: 0xf1431812
    5548:	stmib	r4, {r8, r9}^
    554c:			; <UNDEFINED> instruction: 0xf8972324
    5550:	bllt	8d1c00 <fputs@plt+0x8cd8c8>
    5554:			; <UNDEFINED> instruction: 0x31a9f897
    5558:			; <UNDEFINED> instruction: 0x4628b9bb
    555c:	svchi	0x00f8e8bd
    5560:			; <UNDEFINED> instruction: 0x11aff897
    5564:	mvnle	r2, r0, lsl #18
    5568:			; <UNDEFINED> instruction: 0x46484652
    556c:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    5570:	sbcsle	r2, fp, r0, lsl #16
    5574:			; <UNDEFINED> instruction: 0x46454911
    5578:	adcseq	pc, r4, #14090240	; 0xd70000
    557c:			; <UNDEFINED> instruction: 0xf0054479
    5580:	movwcs	pc, #6959	; 0x1b2f	; <UNPREDICTABLE>
    5584:	adccc	pc, r4, #13041664	; 0xc70000
    5588:			; <UNDEFINED> instruction: 0xf8d4e7e7
    558c:			; <UNDEFINED> instruction: 0xf7fe0088
    5590:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5594:			; <UNDEFINED> instruction: 0x4645bf18
    5598:	pop	{r3, r5, r9, sl, lr}
    559c:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    55a0:			; <UNDEFINED> instruction: 0xf8872100
    55a4:			; <UNDEFINED> instruction: 0xf7fe11aa
    55a8:	ldrb	lr, [r3, ip, asr #28]
    55ac:	addeq	pc, r0, r4, lsl #2
    55b0:			; <UNDEFINED> instruction: 0xff42f7ff
    55b4:			; <UNDEFINED> instruction: 0xd1af2800
    55b8:	strb	r4, [lr, r5, asr #12]
    55bc:	andeq	lr, r0, r0, asr #19
    55c0:	eorsvc	pc, sl, #1325400064	; 0x4f000000
    55c4:	ldrlt	r2, [r0, #-256]	; 0xffffff00
    55c8:			; <UNDEFINED> instruction: 0xf7fe4604
    55cc:	teqcs	r2, #200, 26	; 0x3200
    55d0:	rscscc	pc, pc, #79	; 0x4f
    55d4:	rscscc	pc, pc, pc, asr #32
    55d8:	mvnscc	pc, pc, asr #32
    55dc:			; <UNDEFINED> instruction: 0xf64f67a3
    55e0:			; <UNDEFINED> instruction: 0x632233ef
    55e4:	mvnscc	pc, #-268435444	; 0xf000000c
    55e8:			; <UNDEFINED> instruction: 0x63a322c8
    55ec:	adccs	pc, ip, #196, 16	; 0xc40000
    55f0:	andcs	r2, r1, #0, 6
    55f4:	tsteq	r6, r4, asr #19
    55f8:			; <UNDEFINED> instruction: 0x31acf884
    55fc:			; <UNDEFINED> instruction: 0x31b1f884
    5600:	eorscc	pc, r4, r4, lsl #17
    5604:	eorscc	pc, ip, r4, lsl #17
    5608:			; <UNDEFINED> instruction: 0x31a8f884
    560c:	eorscs	pc, ip, #132, 16	; 0x840000
    5610:			; <UNDEFINED> instruction: 0x21b3f884
    5614:	svclt	0x0000bd10
    5618:			; <UNDEFINED> instruction: 0xf0002800
    561c:	push	{r0, r1, r2, r4, r6, r7, r8, pc}
    5620:			; <UNDEFINED> instruction: 0x468041f0
    5624:	strbmi	r2, [r4], -r0, lsl #10
    5628:	adcshi	pc, r8, #216, 16	; 0xd80000
    562c:			; <UNDEFINED> instruction: 0xf7fe6860
    5630:	stmiavs	r0!, {r3, r5, r7, sl, fp, sp, lr, pc}
    5634:			; <UNDEFINED> instruction: 0xf7fe6065
    5638:	stmiavs	r0!, {r2, r5, r7, sl, fp, sp, lr, pc}^
    563c:			; <UNDEFINED> instruction: 0xf7fe60a5
    5640:	stmibvs	r0!, {r5, r7, sl, fp, sp, lr, pc}^
    5644:			; <UNDEFINED> instruction: 0xf7fe60e5
    5648:	stmdbvs	r0!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    564c:			; <UNDEFINED> instruction: 0xf7fe61e5
    5650:	stmdbvs	r0!, {r3, r4, r7, sl, fp, sp, lr, pc}^
    5654:			; <UNDEFINED> instruction: 0xf7fe6125
    5658:	stmibvs	r0!, {r2, r4, r7, sl, fp, sp, lr, pc}
    565c:			; <UNDEFINED> instruction: 0xf7fe6165
    5660:	stcvs	12, cr14, [r0, #-576]!	; 0xfffffdc0
    5664:			; <UNDEFINED> instruction: 0xf7fe61a5
    5668:	cdpvs	12, 2, cr14, cr0, cr12, {4}
    566c:			; <UNDEFINED> instruction: 0xf7fe6525
    5670:			; <UNDEFINED> instruction: 0xf8d4ec88
    5674:	strtvs	r0, [r5], -r8, lsl #1
    5678:	stc	7, cr15, [r2], {254}	; 0xfe
    567c:	ldrdeq	pc, [ip], r4
    5680:	addpl	pc, r8, r4, asr #17
    5684:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    5688:			; <UNDEFINED> instruction: 0x0090f8d4
    568c:	addpl	pc, ip, r4, asr #17
    5690:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    5694:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    5698:	addspl	pc, r0, r4, asr #17
    569c:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    56a0:	ldrsbteq	pc, [ip], r4	; <UNPREDICTABLE>
    56a4:	adcpl	pc, r0, r4, asr #17
    56a8:	stcl	7, cr15, [sl], #-1016	; 0xfffffc08
    56ac:	ldrdeq	pc, [r4], #132	; 0x84
    56b0:	adcspl	pc, ip, r4, asr #17
    56b4:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    56b8:	ldrdeq	pc, [r8], #132	; 0x84
    56bc:	sbcpl	pc, r4, r4, asr #17
    56c0:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    56c4:	ldrdeq	pc, [ip], #132	; 0x84
    56c8:	sbcpl	pc, r8, r4, asr #17
    56cc:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    56d0:	ldrsbeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    56d4:	sbcpl	pc, ip, r4, asr #17
    56d8:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    56dc:	ldrsbeq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    56e0:	sbcspl	pc, r0, r4, asr #17
    56e4:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    56e8:	ldrsbeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    56ec:	sbcspl	pc, r4, r4, asr #17
    56f0:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    56f4:	ldrsbeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    56f8:	sbcspl	pc, r8, r4, asr #17
    56fc:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    5700:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5704:	sbcspl	pc, ip, r4, asr #17
    5708:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    570c:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
    5710:	rscpl	pc, r0, r4, asr #17
    5714:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    5718:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    571c:	adcspl	pc, r8, r4, asr #17
    5720:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    5724:	ldrsbteq	pc, [r0], r4	; <UNPREDICTABLE>
    5728:	adcspl	pc, r4, r4, asr #17
    572c:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    5730:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    5734:	adcspl	pc, r0, r4, asr #17
    5738:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    573c:	ldrdeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    5740:	adcpl	pc, ip, r4, asr #17
    5744:	ldc	7, cr15, [ip], {254}	; 0xfe
    5748:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    574c:	rscpl	pc, r8, r4, asr #17
    5750:	ldc	7, cr15, [r6], {254}	; 0xfe
    5754:	ldrsbteq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5758:	rscpl	pc, ip, r4, asr #17
    575c:	stcl	7, cr15, [r6], #1016	; 0x3f8
    5760:	ldrsbteq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    5764:	stc	7, cr15, [ip], {254}	; 0xfe
    5768:	ldrdeq	pc, [ip, -r4]
    576c:	rscspl	pc, r4, r4, asr #17
    5770:	stc	7, cr15, [r6], {254}	; 0xfe
    5774:			; <UNDEFINED> instruction: 0x6110f8d4
    5778:	smlabtpl	ip, r4, r8, pc	; <UNPREDICTABLE>
    577c:			; <UNDEFINED> instruction: 0x4637b17e
    5780:	ldmdavs	r8!, {r1, r2, r4, r5, fp, sp, lr}^
    5784:	bl	fff43784 <fputs@plt+0xfff3f44c>
    5788:			; <UNDEFINED> instruction: 0xf7fe68b8
    578c:	ldmvs	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    5790:	bl	ffdc3790 <fputs@plt+0xffdbf458>
    5794:			; <UNDEFINED> instruction: 0xf7fe4638
    5798:	vmovcs.16	d16[1], lr
    579c:			; <UNDEFINED> instruction: 0xf8d4d1ef
    57a0:	stmib	r4, {r2, r5, r8}^
    57a4:	stmib	r4, {r2, r6, r8, sl, ip, lr}^
    57a8:			; <UNDEFINED> instruction: 0xf7fe5546
    57ac:			; <UNDEFINED> instruction: 0xf8d4ebea
    57b0:			; <UNDEFINED> instruction: 0xf8c40128
    57b4:			; <UNDEFINED> instruction: 0xf7fe5124
    57b8:			; <UNDEFINED> instruction: 0xf8d4ebe4
    57bc:			; <UNDEFINED> instruction: 0xf8c4012c
    57c0:			; <UNDEFINED> instruction: 0xf7fe5128
    57c4:			; <UNDEFINED> instruction: 0xf8d4ebde
    57c8:			; <UNDEFINED> instruction: 0xf8c40138
    57cc:			; <UNDEFINED> instruction: 0xf7fe512c
    57d0:			; <UNDEFINED> instruction: 0xf8d4ebd8
    57d4:			; <UNDEFINED> instruction: 0xf8c4013c
    57d8:			; <UNDEFINED> instruction: 0xf7fe5138
    57dc:			; <UNDEFINED> instruction: 0xf8d4ebd2
    57e0:			; <UNDEFINED> instruction: 0xf8c40140
    57e4:			; <UNDEFINED> instruction: 0xf7fe513c
    57e8:			; <UNDEFINED> instruction: 0xf8d4ebcc
    57ec:			; <UNDEFINED> instruction: 0xf8c40144
    57f0:			; <UNDEFINED> instruction: 0xf7fe5140
    57f4:			; <UNDEFINED> instruction: 0xf8d4ebc6
    57f8:			; <UNDEFINED> instruction: 0xf8c40148
    57fc:			; <UNDEFINED> instruction: 0xf7fe5144
    5800:			; <UNDEFINED> instruction: 0xf8d4ebc0
    5804:			; <UNDEFINED> instruction: 0xf8c4014c
    5808:			; <UNDEFINED> instruction: 0xf7fe5148
    580c:			; <UNDEFINED> instruction: 0xf8d4ebba
    5810:			; <UNDEFINED> instruction: 0xf8c40150
    5814:			; <UNDEFINED> instruction: 0xf7fe514c
    5818:			; <UNDEFINED> instruction: 0xf8d4ebb4
    581c:			; <UNDEFINED> instruction: 0xf8c40154
    5820:			; <UNDEFINED> instruction: 0xf7fe5150
    5824:			; <UNDEFINED> instruction: 0xf8d4ebae
    5828:			; <UNDEFINED> instruction: 0xf8c40158
    582c:			; <UNDEFINED> instruction: 0xf7fe5154
    5830:			; <UNDEFINED> instruction: 0xf8d4eba8
    5834:			; <UNDEFINED> instruction: 0xf8c40160
    5838:			; <UNDEFINED> instruction: 0xf7fe5158
    583c:			; <UNDEFINED> instruction: 0xf8d4eba2
    5840:			; <UNDEFINED> instruction: 0xf8c40164
    5844:			; <UNDEFINED> instruction: 0xf7fe5160
    5848:			; <UNDEFINED> instruction: 0xf8d4eb9c
    584c:			; <UNDEFINED> instruction: 0xf8c4015c
    5850:			; <UNDEFINED> instruction: 0xf7fe5164
    5854:			; <UNDEFINED> instruction: 0xf8d4eb96
    5858:			; <UNDEFINED> instruction: 0xf8c40168
    585c:			; <UNDEFINED> instruction: 0xf7fe515c
    5860:			; <UNDEFINED> instruction: 0xf8d4eb90
    5864:			; <UNDEFINED> instruction: 0xf8c4016c
    5868:			; <UNDEFINED> instruction: 0xf7fe5168
    586c:			; <UNDEFINED> instruction: 0xf8d4eb8a
    5870:			; <UNDEFINED> instruction: 0xf8c40170
    5874:			; <UNDEFINED> instruction: 0xf7fe516c
    5878:			; <UNDEFINED> instruction: 0xf8d4eb84
    587c:			; <UNDEFINED> instruction: 0xf8c40174
    5880:			; <UNDEFINED> instruction: 0xf7fe5170
    5884:			; <UNDEFINED> instruction: 0xf8d4eb7e
    5888:			; <UNDEFINED> instruction: 0xf8c40178
    588c:			; <UNDEFINED> instruction: 0xf7fe5174
    5890:			; <UNDEFINED> instruction: 0xf8d4eb78
    5894:			; <UNDEFINED> instruction: 0xf8c4017c
    5898:			; <UNDEFINED> instruction: 0xf7fe5178
    589c:			; <UNDEFINED> instruction: 0xf8d4eb72
    58a0:			; <UNDEFINED> instruction: 0xf8c40180
    58a4:			; <UNDEFINED> instruction: 0xf7fe517c
    58a8:			; <UNDEFINED> instruction: 0xf8d4eb6c
    58ac:			; <UNDEFINED> instruction: 0xf8c40184
    58b0:			; <UNDEFINED> instruction: 0xf7fe5180
    58b4:			; <UNDEFINED> instruction: 0xf8d4eb66
    58b8:			; <UNDEFINED> instruction: 0xf8c40188
    58bc:			; <UNDEFINED> instruction: 0xf7fe5184
    58c0:			; <UNDEFINED> instruction: 0xf8d4eb60
    58c4:			; <UNDEFINED> instruction: 0xf8c4018c
    58c8:			; <UNDEFINED> instruction: 0xf7fe5188
    58cc:			; <UNDEFINED> instruction: 0xf8d4eb5a
    58d0:			; <UNDEFINED> instruction: 0xf8c40190
    58d4:			; <UNDEFINED> instruction: 0xf7fe518c
    58d8:			; <UNDEFINED> instruction: 0xf8d4eb54
    58dc:			; <UNDEFINED> instruction: 0xf8c401a0
    58e0:			; <UNDEFINED> instruction: 0xf7fe5190
    58e4:			; <UNDEFINED> instruction: 0xf8d4eb4e
    58e8:			; <UNDEFINED> instruction: 0xf8c40198
    58ec:			; <UNDEFINED> instruction: 0xf7fe51a0
    58f0:			; <UNDEFINED> instruction: 0xf8d4eb48
    58f4:			; <UNDEFINED> instruction: 0xf8c4019c
    58f8:			; <UNDEFINED> instruction: 0xf7fe5198
    58fc:			; <UNDEFINED> instruction: 0xf8d4eb42
    5900:			; <UNDEFINED> instruction: 0xf8c40288
    5904:			; <UNDEFINED> instruction: 0xf7fe519c
    5908:			; <UNDEFINED> instruction: 0xf8d4eb3c
    590c:			; <UNDEFINED> instruction: 0xf8c400f8
    5910:			; <UNDEFINED> instruction: 0xf7fe5288
    5914:			; <UNDEFINED> instruction: 0xf8d4eb36
    5918:			; <UNDEFINED> instruction: 0xf8c40290
    591c:			; <UNDEFINED> instruction: 0xf7fe50f8
    5920:			; <UNDEFINED> instruction: 0xf8d4eb30
    5924:			; <UNDEFINED> instruction: 0xf8c401bc
    5928:			; <UNDEFINED> instruction: 0xf7fe5290
    592c:			; <UNDEFINED> instruction: 0x6c20eb2a
    5930:			; <UNDEFINED> instruction: 0x51bcf8c4
    5934:	bl	943934 <fputs@plt+0x93f5fc>
    5938:	ldrdeq	pc, [r0, #132]	; 0x84
    593c:			; <UNDEFINED> instruction: 0xf7fe6425
    5940:			; <UNDEFINED> instruction: 0xf8d4ebf6
    5944:			; <UNDEFINED> instruction: 0xf7fe01c4
    5948:			; <UNDEFINED> instruction: 0xf8d4ebf2
    594c:			; <UNDEFINED> instruction: 0xf7fe01c8
    5950:			; <UNDEFINED> instruction: 0xf8d4ebee
    5954:			; <UNDEFINED> instruction: 0xf7fe01e8
    5958:			; <UNDEFINED> instruction: 0xf8d4ebea
    595c:			; <UNDEFINED> instruction: 0xf7fe01ec
    5960:			; <UNDEFINED> instruction: 0xf8d4ebe6
    5964:			; <UNDEFINED> instruction: 0xf7fe01f8
    5968:			; <UNDEFINED> instruction: 0xf8d4e9e2
    596c:			; <UNDEFINED> instruction: 0xf8c401f0
    5970:			; <UNDEFINED> instruction: 0xf00151f8
    5974:			; <UNDEFINED> instruction: 0xf8d4f921
    5978:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8}^
    597c:			; <UNDEFINED> instruction: 0xf7fe557c
    5980:			; <UNDEFINED> instruction: 0xf8d4ebd6
    5984:			; <UNDEFINED> instruction: 0xf7fe0200
    5988:			; <UNDEFINED> instruction: 0xf8d4ebd2
    598c:			; <UNDEFINED> instruction: 0xf7fe0204
    5990:			; <UNDEFINED> instruction: 0xf8d4ebce
    5994:			; <UNDEFINED> instruction: 0xf7fe0228
    5998:			; <UNDEFINED> instruction: 0xf8d4eaf4
    599c:			; <UNDEFINED> instruction: 0xf7fe0234
    59a0:			; <UNDEFINED> instruction: 0xf8d4eaf0
    59a4:			; <UNDEFINED> instruction: 0xf7fe0238
    59a8:			; <UNDEFINED> instruction: 0xf8d4eaec
    59ac:			; <UNDEFINED> instruction: 0xf7fe0250
    59b0:			; <UNDEFINED> instruction: 0xf8d4eae8
    59b4:			; <UNDEFINED> instruction: 0xf7fe0254
    59b8:	strtmi	lr, [r0], -r4, ror #21
    59bc:	b	ff8439bc <fputs@plt+0xff83f684>
    59c0:	svceq	0x0000f1b8
    59c4:	mcrge	4, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    59c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    59cc:	svclt	0x00004770
    59d0:	svcmi	0x00f0e92d
    59d4:	strmi	fp, [r4], -r5, lsl #1
    59d8:			; <UNDEFINED> instruction: 0xf7fe9103
    59dc:	strmi	lr, [r0], r6, ror #22
    59e0:			; <UNDEFINED> instruction: 0xf7fe4620
    59e4:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    59e8:	adchi	pc, r1, r0
    59ec:			; <UNDEFINED> instruction: 0xf1084681
    59f0:			; <UNDEFINED> instruction: 0xf7fe0001
    59f4:	strmi	lr, [r5], -ip, lsr #22
    59f8:			; <UNDEFINED> instruction: 0xf0002800
    59fc:	stmdbmi	sp, {r0, r1, r4, r7, pc}^
    5a00:	andvc	r2, r3, r0, lsl #6
    5a04:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    5a08:			; <UNDEFINED> instruction: 0xf7fe4f4b
    5a0c:			; <UNDEFINED> instruction: 0xf8dfec72
    5a10:			; <UNDEFINED> instruction: 0xf8dfa12c
    5a14:	ldrbtmi	fp, [pc], #-300	; 5a1c <fputs@plt+0x16e4>
    5a18:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    5a1c:	ldrtmi	r4, [r9], -r6, lsl #12
    5a20:			; <UNDEFINED> instruction: 0xb3ae2000
    5a24:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    5a28:	strtmi	r4, [r8], -r4, lsl #12
    5a2c:			; <UNDEFINED> instruction: 0xf7feb384
    5a30:			; <UNDEFINED> instruction: 0x463beb3c
    5a34:			; <UNDEFINED> instruction: 0x46414652
    5a38:	strtmi	r4, [r8], -r4, lsl #13
    5a3c:	svceq	0x0000f1bc
    5a40:	ldrmi	sp, [r1, #305]!	; 0x131
    5a44:			; <UNDEFINED> instruction: 0x9600d038
    5a48:	bl	fe3c3a48 <fputs@plt+0xfe3bf710>
    5a4c:	mvnsvc	pc, pc, asr #8
    5a50:			; <UNDEFINED> instruction: 0xf7fe4628
    5a54:			; <UNDEFINED> instruction: 0x4626ea7c
    5a58:	mvnle	r3, r1
    5a5c:	b	11c3a5c <fputs@plt+0x11bf724>
    5a60:	blcs	45fa74 <fputs@plt+0x45b73c>
    5a64:	blcs	939dd8 <fputs@plt+0x935aa0>
    5a68:	blcs	33cb18 <fputs@plt+0x3387e0>
    5a6c:	blcc	37cfbc <fputs@plt+0x378c84>
    5a70:	stmdale	pc, {r0, r1, r2, r4, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    5a74:			; <UNDEFINED> instruction: 0xf003e8df
    5a78:	cdpmi	14, 4, cr4, cr14, cr6, {2}
    5a7c:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    5a80:	cdpmi	14, 4, cr4, cr14, cr14, {2}
    5a84:	cdpcc	14, 4, cr4, cr14, cr14, {2}
    5a88:	cdpmi	6, 4, cr3, cr14, cr14, {2}
    5a8c:	cdpcs	14, 4, cr4, cr14, cr14, {2}
    5a90:	strtmi	r2, [r8], -r0, lsl #8
    5a94:	b	1d43a94 <fputs@plt+0x1d3f75c>
    5a98:			; <UNDEFINED> instruction: 0xf7fe4648
    5a9c:			; <UNDEFINED> instruction: 0x4620ea72
    5aa0:	pop	{r0, r2, ip, sp, pc}
    5aa4:	bl	fea29a6c <fputs@plt+0xfea25734>
    5aa8:	bl	145ee0 <fputs@plt+0x141ba8>
    5aac:	ldrbmi	r0, [sl], -ip
    5ab0:			; <UNDEFINED> instruction: 0xf7fe9600
    5ab4:			; <UNDEFINED> instruction: 0xe7c9eb5a
    5ab8:			; <UNDEFINED> instruction: 0xf7fe4649
    5abc:	bfi	lr, r2, (invalid: 21:5)
    5ac0:			; <UNDEFINED> instruction: 0xd1272b7a
    5ac4:			; <UNDEFINED> instruction: 0x462a491f
    5ac8:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5acc:			; <UNDEFINED> instruction: 0xf7fe4479
    5ad0:	ldrb	lr, [lr, ip, asr #23]
    5ad4:			; <UNDEFINED> instruction: 0x462a491c
    5ad8:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5adc:			; <UNDEFINED> instruction: 0xf7fe4479
    5ae0:	ldrb	lr, [r6, r4, asr #23]
    5ae4:			; <UNDEFINED> instruction: 0x462a4919
    5ae8:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5aec:			; <UNDEFINED> instruction: 0xf7fe4479
    5af0:			; <UNDEFINED> instruction: 0xe7ceebbc
    5af4:			; <UNDEFINED> instruction: 0x462a4916
    5af8:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5afc:			; <UNDEFINED> instruction: 0xf7fe4479
    5b00:			; <UNDEFINED> instruction: 0xe7c6ebb4
    5b04:			; <UNDEFINED> instruction: 0x462a4913
    5b08:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5b0c:			; <UNDEFINED> instruction: 0xf7fe4479
    5b10:	ldr	lr, [lr, ip, lsr #23]!
    5b14:			; <UNDEFINED> instruction: 0x462a4910
    5b18:	ldrcs	r9, [r7], #-2051	; 0xfffff7fd
    5b1c:			; <UNDEFINED> instruction: 0xf7fe4479
    5b20:	ldr	lr, [r6, r4, lsr #23]!
    5b24:	ldrcs	r4, [fp], #-1608	; 0xfffff9b8
    5b28:	b	ac3b28 <fputs@plt+0xabf7f0>
    5b2c:	ldrcs	lr, [fp], #-1975	; 0xfffff849
    5b30:	svclt	0x0000e7b5
    5b34:	ldrdeq	lr, [r0], -r6
    5b38:	andeq	lr, r0, r6, asr #11
    5b3c:	andeq	r1, r2, r0, asr #2
    5b40:	andeq	r1, r2, lr, lsr r1
    5b44:	ldrdeq	lr, [r0], -r4
    5b48:	andeq	lr, r0, r0, lsr r5
    5b4c:	andeq	lr, r0, r4, asr #10
    5b50:	andeq	lr, r0, ip, asr r5
    5b54:	ldrdeq	lr, [r0], -r4
    5b58:	andeq	lr, r0, r4, asr #11
    5b5c:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    5b60:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    5b64:			; <UNDEFINED> instruction: 0xf7fe6820
    5b68:	stmdavs	r0!, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    5b6c:			; <UNDEFINED> instruction: 0xf7fe6025
    5b70:	stmiavs	r0!, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
    5b74:			; <UNDEFINED> instruction: 0xf7fe6065
    5b78:	stmiavs	r0!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    5b7c:			; <UNDEFINED> instruction: 0xf7fe60a5
    5b80:	stmdbvs	r0!, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    5b84:			; <UNDEFINED> instruction: 0xf7fe60e5
    5b88:	msrvs	CPSR_sc, r5, lsr sp
    5b8c:	svclt	0x0000bd38
    5b90:	ldrdeq	r4, [r3], -sl
    5b94:			; <UNDEFINED> instruction: 0x4604b510
    5b98:			; <UNDEFINED> instruction: 0xf7fe6800
    5b9c:	tstlt	r8, sp, lsl #26	; <UNPREDICTABLE>
    5ba0:	andcs	r4, r0, r3, lsl #12
    5ba4:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    5ba8:			; <UNDEFINED> instruction: 0xffd8f7ff
    5bac:	ldclt	0, cr2, [r0, #-108]	; 0xffffff94
    5bb0:	bmi	6b2bf0 <fputs@plt+0x6ae8b8>
    5bb4:	addlt	fp, r3, r0, ror r5
    5bb8:	blmi	66ffdc <fputs@plt+0x66bca4>
    5bbc:			; <UNDEFINED> instruction: 0x4605447a
    5bc0:	bleq	143d0c <fputs@plt+0x13f9d4>
    5bc4:	ldmpl	r3, {r0, r1, r3, r4, r9, sl, sp}^
    5bc8:	movwls	r6, #6171	; 0x181b
    5bcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5bd0:			; <UNDEFINED> instruction: 0xf7fe9100
    5bd4:	cmplt	r0, r0, ror sl
    5bd8:	strmi	r4, [r1], -r4, lsl #12
    5bdc:			; <UNDEFINED> instruction: 0xf7fe6828
    5be0:	rorlt	pc, fp, #25	; <UNPREDICTABLE>
    5be4:	eorvs	r2, r8, r0, lsl #12
    5be8:			; <UNDEFINED> instruction: 0xf7fe4620
    5bec:	bmi	37fdfc <fputs@plt+0x37bac4>
    5bf0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    5bf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bf8:	subsmi	r9, sl, r1, lsl #22
    5bfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c00:	ldrtmi	sp, [r0], -r9, lsl #2
    5c04:	pop	{r0, r1, ip, sp, pc}
    5c08:	andlt	r4, r3, r0, ror r0
    5c0c:			; <UNDEFINED> instruction: 0xf7ff4770
    5c10:	ldrcs	pc, [fp], -r5, lsr #31
    5c14:			; <UNDEFINED> instruction: 0xf7fee7e8
    5c18:	svclt	0x0000e910
    5c1c:	andeq	r4, r3, r0, lsl #3
    5c20:	muleq	r0, r8, r2
    5c24:	andeq	r4, r3, sl, asr #2
    5c28:	cfstr32mi	mvfx11, [r8], {16}
    5c2c:	ldrbtmi	r4, [ip], #-2312	; 0xfffff6f8
    5c30:	stmiavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    5c34:	stc2l	7, cr15, [r0], {254}	; 0xfe
    5c38:			; <UNDEFINED> instruction: 0x4603b118
    5c3c:	adcvs	r2, r3, r0
    5c40:			; <UNDEFINED> instruction: 0xf7ffbd10
    5c44:	andscs	pc, fp, fp, lsl #31
    5c48:	svclt	0x0000bd10
    5c4c:	andeq	r4, r3, lr, lsl #8
    5c50:	ldrdeq	lr, [r0], -r0
    5c54:	mrcmi	5, 1, fp, cr3, cr0, {3}
    5c58:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5c5c:	blcs	686c <fputs@plt+0x2534>
    5c60:	ldmdbmi	r1!, {r0, r1, r4, r5, ip, lr, pc}
    5c64:			; <UNDEFINED> instruction: 0xf7fe4479
    5c68:	orrlt	pc, r0, r7, lsr #25
    5c6c:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, sl, fp, lr}
    5c70:	ldrbtmi	r4, [ip], #-3376	; 0xfffff2d0
    5c74:	strcc	r4, [r4], #-1145	; 0xfffffb87
    5c78:	adcsvs	r4, r0, sp, ror r4
    5c7c:			; <UNDEFINED> instruction: 0xf854e003
    5c80:	adcvs	r1, r8, r4, lsl #22
    5c84:			; <UNDEFINED> instruction: 0xf7feb139
    5c88:	stmdacs	r0, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    5c8c:			; <UNDEFINED> instruction: 0xf7ffd1f7
    5c90:	andscs	pc, fp, r5, ror #30
    5c94:	stmiavs	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    5c98:	teqle	r0, r0, lsl #22
    5c9c:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
    5ca0:	stc2	7, cr15, [sl], {254}	; 0xfe
    5ca4:	rscsle	r2, r2, r0, lsl #16
    5ca8:	stmdbmi	r5!, {r2, r5, sl, fp, lr}
    5cac:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    5cb0:			; <UNDEFINED> instruction: 0xf7fe60a0
    5cb4:	strmi	pc, [r3], -r1, lsl #25
    5cb8:	rscle	r2, r8, r0, lsl #16
    5cbc:	adcvs	r6, r3, r0, ror #17
    5cc0:	ldc2	7, cr15, [r8], {254}	; 0xfe
    5cc4:	movwcs	r6, #2208	; 0x8a0
    5cc8:	ldcmi	0, cr6, [lr, #-908]	; 0xfffffc74
    5ccc:			; <UNDEFINED> instruction: 0x4629447d
    5cd0:	ldc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    5cd4:	sbcsle	r2, sl, r0, lsl #16
    5cd8:	ldmdbmi	ip, {r0, r1, r3, r4, sl, fp, lr}
    5cdc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    5ce0:			; <UNDEFINED> instruction: 0xf7fe60a0
    5ce4:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    5ce8:			; <UNDEFINED> instruction: 0x4629d0d1
    5cec:			; <UNDEFINED> instruction: 0xf7fe60a0
    5cf0:	strmi	pc, [r3], -r3, ror #24
    5cf4:	sbcle	r2, sl, r0, lsl #16
    5cf8:	adcvs	r2, r3, r0
    5cfc:	ldmdavs	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5d00:	sbcle	r2, fp, r0, lsl #24
    5d04:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    5d08:	stmdavs	r4!, {r0, r1, sp, lr, pc}^
    5d0c:	stccs	0, cr6, [r0], {168}	; 0xa8
    5d10:	stmdavs	r1!, {r2, r6, r7, ip, lr, pc}
    5d14:	mrrc2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    5d18:	mvnsle	r2, r0, lsl #16
    5d1c:			; <UNDEFINED> instruction: 0xff1ef7ff
    5d20:			; <UNDEFINED> instruction: 0xe7b7201b
    5d24:	andeq	r4, r3, r4, ror #7
    5d28:	andeq	pc, r1, r8, asr #8
    5d2c:	muleq	r3, sl, r6
    5d30:	andeq	lr, r0, r4, lsr #9
    5d34:	andeq	r4, r3, r4, asr #7
    5d38:	andeq	pc, r1, lr, lsl #8
    5d3c:	muleq	r3, r0, r3
    5d40:	andeq	lr, r0, sl, lsr #11
    5d44:	andeq	pc, r1, r0, ror #7
    5d48:	andeq	r4, r3, r0, ror #6
    5d4c:	andeq	lr, r0, r6, lsl #9
    5d50:	andeq	r4, r3, r6, lsr r3
    5d54:	cfstr32mi	mvfx11, [fp], {16}
    5d58:	ldrbtmi	r4, [ip], #-2315	; 0xfffff6f5
    5d5c:	stmiavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    5d60:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
    5d64:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    5d68:	ldrbtmi	r6, [r9], #-160	; 0xffffff60
    5d6c:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    5d70:	tstlt	r0, r3, lsl #12
    5d74:	adcvs	r2, r3, r0
    5d78:			; <UNDEFINED> instruction: 0xf7ffbd10
    5d7c:	andscs	pc, fp, pc, ror #29
    5d80:	svclt	0x0000bd10
    5d84:	andeq	r4, r3, r2, ror #5
    5d88:	andeq	lr, r0, r8, lsr #8
    5d8c:	andeq	lr, r0, r2, lsr r4
    5d90:	mvnsmi	lr, sp, lsr #18
    5d94:	bvs	fe1d75b0 <fputs@plt+0xfe1d3278>
    5d98:	ldmdavc	fp!, {r4, r6, r9, fp, lr}
    5d9c:	blcs	b56f8c <fputs@plt+0xb52c54>
    5da0:	addhi	pc, r3, r0
    5da4:	ldrtmi	r4, [r8], -lr, asr #18
    5da8:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
    5dac:	svc	0x00acf7fd
    5db0:	stccs	6, cr4, [r0], {4}
    5db4:	addhi	pc, r3, r0
    5db8:	bmi	12d92e8 <fputs@plt+0x12d4fb0>
    5dbc:	ldrbtmi	r4, [sp], #-3915	; 0xfffff0b5
    5dc0:	ldrcc	r4, [r8, #-1146]	; 0xfffffb86
    5dc4:			; <UNDEFINED> instruction: 0x4639447f
    5dc8:			; <UNDEFINED> instruction: 0xf7fe4620
    5dcc:			; <UNDEFINED> instruction: 0xf855ea4e
    5dd0:	bcs	109e8 <fputs@plt+0xc6b0>
    5dd4:	blmi	11ba5b8 <fputs@plt+0x11b6280>
    5dd8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5ddc:	ldmdavs	sp, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    5de0:	svcmi	0x0044b14d
    5de4:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    5de8:			; <UNDEFINED> instruction: 0x46204639
    5dec:	b	f43dec <fputs@plt+0xf3fab4>
    5df0:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    5df4:	stfmip	f5, [r0, #-988]	; 0xfffffc24
    5df8:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5dfc:	ldmdbmi	pc!, {r0, r1, r3, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    5e00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5e04:	b	c43e04 <fputs@plt+0xc3facc>
    5e08:	ldmdavs	sp, {r0, r1, r3, r5, r6, fp, sp, lr}
    5e0c:	svcmi	0x003cb14d
    5e10:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    5e14:			; <UNDEFINED> instruction: 0x46204639
    5e18:	b	9c3e18 <fputs@plt+0x9bfae0>
    5e1c:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    5e20:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5e24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5e28:	b	7c3e28 <fputs@plt+0x7bfaf0>
    5e2c:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    5e30:			; <UNDEFINED> instruction: 0xb1bb689b
    5e34:			; <UNDEFINED> instruction: 0xb1ad681d
    5e38:			; <UNDEFINED> instruction: 0xf8df4f34
    5e3c:	ldrbtmi	r8, [pc], #-212	; 5e44 <fputs@plt+0x1b0c>
    5e40:	strd	r4, [r4], -r8
    5e44:			; <UNDEFINED> instruction: 0xf7fe4641
    5e48:	stmdavs	sp!, {r4, r9, fp, sp, lr, pc}^
    5e4c:	stmdavs	sl!, {r0, r2, r4, r6, r8, ip, sp, pc}
    5e50:			; <UNDEFINED> instruction: 0x46204639
    5e54:	blcs	23ea8 <fputs@plt+0x1fb70>
    5e58:			; <UNDEFINED> instruction: 0xf7fed1f4
    5e5c:	stmdavs	sp!, {r1, r2, r9, fp, sp, lr, pc}^
    5e60:	mvnsle	r2, r0, lsl #26
    5e64:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    5e68:	cmplt	fp, fp, lsl r9
    5e6c:	cmplt	sp, sp, lsl r8
    5e70:	ldrbtmi	r4, [pc], #-3881	; 5e78 <fputs@plt+0x1b40>
    5e74:	ldrtmi	r6, [r9], -sl, lsr #16
    5e78:			; <UNDEFINED> instruction: 0xf7fe4620
    5e7c:	stmdavs	sp!, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    5e80:	mvnsle	r2, r0, lsl #26
    5e84:	bmi	999320 <fputs@plt+0x994fe8>
    5e88:	ldrbtmi	r4, [sp], #-3878	; 0xfffff0da
    5e8c:	strbcc	r4, [r4, #-1146]	; 0xfffffb86
    5e90:			; <UNDEFINED> instruction: 0x4639447f
    5e94:			; <UNDEFINED> instruction: 0xf7fe4620
    5e98:			; <UNDEFINED> instruction: 0xf855e9e8
    5e9c:	bcs	10ab4 <fputs@plt+0xc77c>
    5ea0:	stmiblt	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5ea4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    5ea8:	ldmdavc	lr!, {r3, r4, r6, r9, sl, sp, lr, pc}^
    5eac:			; <UNDEFINED> instruction: 0xf47f2e00
    5eb0:	blmi	771c9c <fputs@plt+0x76d964>
    5eb4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    5eb8:			; <UNDEFINED> instruction: 0xf47f2c00
    5ebc:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    5ec0:			; <UNDEFINED> instruction: 0x4628463a
    5ec4:			; <UNDEFINED> instruction: 0xf0044479
    5ec8:	pop	{r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    5ecc:			; <UNDEFINED> instruction: 0xe64541f0
    5ed0:			; <UNDEFINED> instruction: 0xf7fd4620
    5ed4:	pop	{r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5ed8:			; <UNDEFINED> instruction: 0xe63f41f0
    5edc:	andeq	r3, r3, r0, lsr #31
    5ee0:	andeq	r2, r1, r2, ror r1
    5ee4:	andeq	r2, r3, lr, asr #10
    5ee8:	andeq	lr, r0, r8, ror #7
    5eec:	andeq	lr, r0, r0, asr r6
    5ef0:	andeq	r4, r3, r4, ror #4
    5ef4:	andeq	lr, r0, ip, lsr r4
    5ef8:	andeq	r4, r3, r4, asr #4
    5efc:	andeq	pc, r1, r2, lsl r2	; <UNPREDICTABLE>
    5f00:	andeq	lr, r0, r0, lsl r4
    5f04:	andeq	pc, r1, lr, ror #3
    5f08:	andeq	r4, r3, lr, lsl #4
    5f0c:	ldrdeq	pc, [r1], -r6
    5f10:	andeq	lr, r0, r0, ror #7
    5f14:	ldrdeq	r4, [r3], -r6
    5f18:	andeq	lr, r0, lr, lsr #7
    5f1c:	andeq	r2, r3, r2, lsl #9
    5f20:	andeq	pc, r1, r0, lsr #4
    5f24:	andeq	lr, r0, r4, lsl #11
    5f28:	andeq	r0, r0, ip, ror r2
    5f2c:	andeq	lr, r0, r0, lsr r3
    5f30:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5f34:	ldrbtmi	r4, [ip], #2845	; 0xb1d
    5f38:	addslt	fp, ip, r0, lsl r5
    5f3c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5f40:	strbtmi	r4, [sl], -ip, lsl #12
    5f44:	andcs	r4, r3, r1, lsl #12
    5f48:	tstls	fp, #1769472	; 0x1b0000
    5f4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f50:	svc	0x0060f7fd
    5f54:	andle	r3, sp, r1
    5f58:	bfine	r9, r4, (invalid: 16:1)
    5f5c:	blmi	4d87b4 <fputs@plt+0x4d447c>
    5f60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f64:	blls	6dffd4 <fputs@plt+0x6dbc9c>
    5f68:			; <UNDEFINED> instruction: 0xf04f405a
    5f6c:	tstle	r9, r0, lsl #6
    5f70:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
    5f74:	svc	0x00baf7fd
    5f78:	stmdacs	r2, {fp, sp, lr}
    5f7c:			; <UNDEFINED> instruction: 0xf04fbf04
    5f80:			; <UNDEFINED> instruction: 0xf04f30ff
    5f84:	strdle	r3, [r9], #31	; <UNPREDICTABLE>
    5f88:	svc	0x0074f7fd
    5f8c:	tstcs	r1, r9, lsl #20
    5f90:			; <UNDEFINED> instruction: 0x4603447a
    5f94:			; <UNDEFINED> instruction: 0xf7fe4620
    5f98:			; <UNDEFINED> instruction: 0xf04fe93c
    5f9c:			; <UNDEFINED> instruction: 0xf04f30ff
    5fa0:			; <UNDEFINED> instruction: 0xe7db31ff
    5fa4:	svc	0x0048f7fd
    5fa8:	andeq	r3, r3, r6, lsl #28
    5fac:	muleq	r0, r8, r2
    5fb0:	ldrdeq	r3, [r3], -ip
    5fb4:	andeq	lr, r0, r0, asr #8
    5fb8:			; <UNDEFINED> instruction: 0x460db570
    5fbc:			; <UNDEFINED> instruction: 0x461e491b
    5fc0:	addlt	r4, sl, fp, lsl fp
    5fc4:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, lr}
    5fc8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    5fcc:			; <UNDEFINED> instruction: 0xf04f9309
    5fd0:			; <UNDEFINED> instruction: 0xf1750300
    5fd4:	ble	2c6bdc <fputs@plt+0x2c28a4>
    5fd8:	blmi	558838 <fputs@plt+0x554500>
    5fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5fe0:	blls	260050 <fputs@plt+0x25bd18>
    5fe4:			; <UNDEFINED> instruction: 0xf04f405a
    5fe8:	tstle	sp, r0, lsl #6
    5fec:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    5ff0:	stmdbge	r5, {r2, r9, sl, lr}
    5ff4:	movwcs	r4, #1552	; 0x610
    5ff8:	strls	r9, [r5], #-1031	; 0xfffffbf9
    5ffc:	movwls	r9, #25352	; 0x6308
    6000:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6004:	rscle	r2, r7, r0, lsl #16
    6008:	svc	0x0070f7fd
    600c:			; <UNDEFINED> instruction: 0xf7fd6800
    6010:	bmi	281ce0 <fputs@plt+0x27d9a8>
    6014:	stmib	sp, {r0, r8, sp}^
    6018:	ldrbtmi	r4, [sl], #-1280	; 0xfffffb00
    601c:	ldrtmi	r4, [r0], -r3, lsl #12
    6020:			; <UNDEFINED> instruction: 0xf7fe9302
    6024:			; <UNDEFINED> instruction: 0xe7d7e8f6
    6028:	svc	0x0006f7fd
    602c:	andeq	r3, r3, r8, ror sp
    6030:	muleq	r0, r8, r2
    6034:	andeq	r3, r3, r0, ror #26
    6038:	ldrdeq	lr, [r0], -r2
    603c:	ldrdgt	pc, [r0], -r0
    6040:			; <UNDEFINED> instruction: 0xf89cb4f0
    6044:	blcs	89204c <fputs@plt+0x88dd14>
    6048:	blcs	efa0dc <fputs@plt+0xef5da4>
    604c:	blcs	35cb4 <fputs@plt+0x3197c>
    6050:	svclt	0x00144666
    6054:	strcs	r2, [r0], #-1025	; 0xfffffbff
    6058:	svclt	0x000c4293
    605c:			; <UNDEFINED> instruction: 0xf0042300
    6060:	orrlt	r0, fp, r1, lsl #6
    6064:			; <UNDEFINED> instruction: 0xf8154665
    6068:			; <UNDEFINED> instruction: 0xf1b44f01
    606c:			; <UNDEFINED> instruction: 0x462e033b
    6070:	movwcs	fp, #7960	; 0x1f18
    6074:	svclt	0x00082c00
    6078:	adcmi	r2, r2, #0, 6
    607c:	movwcs	fp, #3852	; 0xf0c
    6080:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6084:	mvnle	r2, r0, lsl #22
    6088:	andvs	r6, r6, lr
    608c:	ldcllt	6, cr4, [r0], #384	; 0x180
    6090:			; <UNDEFINED> instruction: 0xf89c4770
    6094:			; <UNDEFINED> instruction: 0xf10c4001
    6098:	cfstr32cs	mvfx0, [r0], {1}
    609c:	strtmi	sp, [r3], -r5, ror #1
    60a0:			; <UNDEFINED> instruction: 0x462e2b5c
    60a4:	streq	pc, [r0, -pc, asr #32]
    60a8:	blcs	8ba0cc <fputs@plt+0x8b5d94>
    60ac:	ldmdavc	r3!, {r1, r4, ip, lr, pc}^
    60b0:	blcs	138bc <fputs@plt+0xf584>
    60b4:	blcs	173a420 <fputs@plt+0x17360e8>
    60b8:	ldmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    60bc:	svclt	0x00182b22
    60c0:	mvnsle	r2, ip, asr fp
    60c4:	svccs	0x000078b3
    60c8:	ldrtmi	fp, [r7], -r8, lsl #30
    60cc:	blcs	138dc <fputs@plt+0xf5a4>
    60d0:			; <UNDEFINED> instruction: 0xe7cad1f1
    60d4:	svccs	0x0000600e
    60d8:			; <UNDEFINED> instruction: 0x463ed03a
    60dc:			; <UNDEFINED> instruction: 0xf813463b
    60e0:	mrrccs	11, 0, r4, ip, cr1
    60e4:	ldrmi	sp, [pc], -r8, lsr #32
    60e8:	blmi	84108 <fputs@plt+0x7fdd0>
    60ec:	adcsmi	r6, fp, #720896	; 0xb0000
    60f0:	strdvs	sp, [lr], -r4
    60f4:	ldmdbcs	fp!, {r0, r3, r4, r5, fp, ip, sp, lr}
    60f8:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    60fc:	movwcs	fp, #7956	; 0x1f14
    6100:	addmi	r2, sl, #0, 6
    6104:	movwcs	fp, #3852	; 0xf0c
    6108:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    610c:			; <UNDEFINED> instruction: 0xf817b17b
    6110:			; <UNDEFINED> instruction: 0xf1b11f01
    6114:	svclt	0x0018033b
    6118:	stmdbcs	r0, {r0, r8, r9, sp}
    611c:	movwcs	fp, #3848	; 0xf08
    6120:	svclt	0x000c4291
    6124:			; <UNDEFINED> instruction: 0xf0032300
    6128:	blcs	6d34 <fputs@plt+0x29fc>
    612c:	strtmi	sp, [ip], pc, ror #3
    6130:	strbtmi	r6, [r0], -r7
    6134:			; <UNDEFINED> instruction: 0x4770bcf0
    6138:	mulgt	r1, r7, r8
    613c:			; <UNDEFINED> instruction: 0xf1bc3702
    6140:	svclt	0x00180f22
    6144:	svceq	0x005cf1bc
    6148:	strbtmi	fp, [r4], -r8, lsl #30
    614c:	strb	sp, [sl, ip, asr #1]
    6150:			; <UNDEFINED> instruction: 0xe7cf4637
    6154:	svcmi	0x00f0e92d
    6158:	ldmib	r3, {r2, r3, r4, r9, sl, lr}^
    615c:	addlt	r6, r3, ip, lsl #14
    6160:			; <UNDEFINED> instruction: 0x46054b32
    6164:			; <UNDEFINED> instruction: 0xf1772e00
    6168:	ldrbtmi	r0, [fp], #-256	; 0xffffff00
    616c:	ldmib	r4, {r5, r8, r9, fp, ip, lr, pc}^
    6170:	ldrmi	sl, [r2, #2830]!	; 0xb0e
    6174:	tsteq	r7, fp, ror fp
    6178:	strcs	sp, [r0], -r4, lsl #22
    617c:	andlt	r4, r3, r0, lsr r6
    6180:	svchi	0x00f0e8bd
    6184:	stmdaeq	sl, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6188:	bl	19d79d0 <fputs@plt+0x19d3698>
    618c:	movwls	r0, #6411	; 0x190b
    6190:			; <UNDEFINED> instruction: 0xf00c9200
    6194:	strmi	pc, [r0, #3565]	; 0xded
    6198:	movweq	lr, #7033	; 0x1b79
    619c:	movwcs	lr, #2525	; 0x9dd
    61a0:	strbmi	sp, [r0], -r6, lsl #20
    61a4:	movwls	r4, #1609	; 0x649
    61a8:	ldc2l	0, cr15, [r8, #48]!	; 0x30
    61ac:	strmi	r9, [r2], -r0, lsl #22
    61b0:	rscle	r2, r2, r0, lsl #20
    61b4:	biclt	r6, r7, r7, ror #17
    61b8:	ldrdeq	lr, [lr, -r4]
    61bc:	andls	r4, r0, #23068672	; 0x1600000
    61c0:	stc2l	0, cr15, [ip, #48]!	; 0x30
    61c4:	ldmdane	r9!, {r9, fp, ip, pc}
    61c8:			; <UNDEFINED> instruction: 0xf7fd4628
    61cc:	ldrtmi	lr, [r0], -ip, ror #29
    61d0:	stc2l	0, cr15, [lr, #48]	; 0x30
    61d4:	andcc	lr, lr, #212, 18	; 0x350000
    61d8:	movvs	r1, #24, 16	; 0x180000
    61dc:	tsteq	r1, r2, asr #22
    61e0:	mvnvs	r4, #48, 12	; 0x3000000
    61e4:	pop	{r0, r1, ip, sp, pc}
    61e8:	mrcmi	15, 0, r8, cr1, cr0, {7}
    61ec:	tstcs	r1, r8, lsr #12
    61f0:	stmdavs	fp!, {r0, r2, r3, r4, r7, r8, fp, ip, lr}
    61f4:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61f8:	stmdavs	r8!, {r1, r2, r9, sl, lr}
    61fc:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    6200:	rscle	r2, r4, r0, lsl #16
    6204:			; <UNDEFINED> instruction: 0xf04f6c25
    6208:	stccs	6, cr5, [r0, #-512]	; 0xfffffe00
    620c:			; <UNDEFINED> instruction: 0xf7fdd0b6
    6210:			; <UNDEFINED> instruction: 0xf04fee6e
    6214:	stmdavs	r0, {r7, r9, sl, ip, lr}
    6218:	mcr	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    621c:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    6220:	strtmi	r4, [r8], -r2, lsl #12
    6224:	ldc2l	0, cr15, [ip], {4}
    6228:	str	r6, [r7, r7, lsr #8]!
    622c:	ldrdeq	r3, [r3], -r2
    6230:	muleq	r0, r4, r2
    6234:	strdeq	lr, [r0], -sl
    6238:			; <UNDEFINED> instruction: 0x461db570
    623c:	ldrmi	r9, [r4], -r4, lsl #18
    6240:			; <UNDEFINED> instruction: 0x46064b15
    6244:	ldrbtmi	r2, [fp], #-2305	; 0xfffff6ff
    6248:	stmdbcs	r2, {r4, ip, lr, pc}
    624c:	ldmib	r0, {r2, r8, ip, lr, pc}^
    6250:	stmiane	r4!, {r2, r3, r8, sp}
    6254:	streq	lr, [r5, #-2881]	; 0xfffff4bf
    6258:			; <UNDEFINED> instruction: 0xf1752c00
    625c:	blle	386a64 <fputs@plt+0x38272c>
    6260:	ldrshlt	r6, [r2, #-130]!	; 0xffffff7e
    6264:	stmib	r6, {sp}^
    6268:	cfldr64lt	mvdx4, [r0, #-56]!	; 0xffffffc8
    626c:	ldrdcs	lr, [lr, -r0]
    6270:	bl	104c508 <fputs@plt+0x10481d0>
    6274:	cfstr32cs	mvfx0, [r0], {5}
    6278:	andeq	pc, r0, #1073741853	; 0x4000001d
    627c:	strdcs	sp, [r2], -r0
    6280:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6284:	ldmdapl	fp, {r0, r4, r5, r7, r9, fp, sp, lr}
    6288:	ldmdavs	r8, {r0, r5, sl, lr}
    628c:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    6290:	rscle	r2, r7, r0, lsl #16
    6294:	svclt	0x0000e7f3
    6298:	strdeq	r3, [r3], -r6
    629c:	muleq	r0, r4, r2
    62a0:			; <UNDEFINED> instruction: 0x4604b538
    62a4:	andcs	r4, r1, sp, lsl #12
    62a8:			; <UNDEFINED> instruction: 0xf7fd2148
    62ac:	ldrdlt	lr, [r8, -r8]!
    62b0:	strpl	lr, [r0], #-2496	; 0xfffff640
    62b4:	bvs	18f270c <fputs@plt+0x18ee3d4>
    62b8:	addvs	r6, r3, r0, ror #4
    62bc:	svclt	0x0000bd38
    62c0:	ldrbmi	lr, [r0, sp, lsr #18]!
    62c4:	stclmi	6, cr4, [r1, #-112]!	; 0xffffff90
    62c8:	blmi	1872550 <fputs@plt+0x186e218>
    62cc:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    62d0:	strmi	r5, [r5], -fp, ror #17
    62d4:	tstls	pc, #1769472	; 0x1b0000
    62d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    62dc:	eorvs	r2, r3, fp, lsl r3
    62e0:	blmi	1724324 <fputs@plt+0x171ffec>
    62e4:	ldrbtmi	r2, [fp], #-3885	; 0xfffff0d3
    62e8:			; <UNDEFINED> instruction: 0xf891d14f
    62ec:			; <UNDEFINED> instruction: 0xf1b88001
    62f0:	cmple	sl, r0, lsl #30
    62f4:			; <UNDEFINED> instruction: 0xf8534a58
    62f8:			; <UNDEFINED> instruction: 0xf8daa002
    62fc:			; <UNDEFINED> instruction: 0xf7fe0000
    6300:			; <UNDEFINED> instruction: 0xf8cde804
    6304:	strmi	r8, [r7], -r8
    6308:	ldrdeq	pc, [r0], -sl
    630c:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    6310:	stmibvc	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6314:			; <UNDEFINED> instruction: 0xf1b94680
    6318:	svclt	0x00a80f00
    631c:	ble	1551f24 <fputs@plt+0x154dbec>
    6320:	ldrdcs	pc, [r0], -sl
    6324:	stmdage	r2, {r0, r1, r8, fp, sp, pc}
    6328:	movwls	r2, #13056	; 0x3300
    632c:	blx	154235a <fputs@plt+0x153e022>
    6330:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6334:			; <UNDEFINED> instruction: 0xf8dad175
    6338:			; <UNDEFINED> instruction: 0xf7fd0000
    633c:	stmdacs	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    6340:	blls	fa90c <fputs@plt+0xf65d4>
    6344:	rsble	r2, r2, r0, lsl #22
    6348:			; <UNDEFINED> instruction: 0xf04f4618
    634c:			; <UNDEFINED> instruction: 0xf00c0800
    6350:			; <UNDEFINED> instruction: 0xf04ffd0f
    6354:	stmib	sp, {r8, fp}^
    6358:	strtmi	r0, [r8], -r0, lsl #2
    635c:			; <UNDEFINED> instruction: 0xf7ff2105
    6360:			; <UNDEFINED> instruction: 0x4605ff9f
    6364:	rsble	r2, r5, r0, lsl #16
    6368:	andcs	r9, r0, #32768	; 0x8000
    636c:	stmdbhi	sl, {r6, r7, r8, fp, sp, lr, pc}
    6370:	ldmib	sp, {r8, r9, sp}^
    6374:	sbcvs	r8, r1, r0, lsl #18
    6378:	movwcs	lr, #59840	; 0xe9c0
    637c:	stmdbhi	ip, {r6, r7, r8, fp, sp, lr, pc}
    6380:	movwcs	fp, #26894	; 0x690e
    6384:	eorvs	r6, r7, r3
    6388:			; <UNDEFINED> instruction: 0x4608e012
    638c:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    6390:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6394:			; <UNDEFINED> instruction: 0x4628d052
    6398:			; <UNDEFINED> instruction: 0xf7ff2103
    639c:	strmi	pc, [r5], -r1, lsl #31
    63a0:	suble	r2, sp, r0, lsl #16
    63a4:	stmdblt	lr, {r0, r1, r2, r6, r7, sp, lr}
    63a8:	andvs	r2, r3, r4, lsl #6
    63ac:	eorvs	r2, r3, r0, lsl #6
    63b0:	blmi	9d8c60 <fputs@plt+0x9d4928>
    63b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63b8:	blls	7e0428 <fputs@plt+0x7dc0f0>
    63bc:			; <UNDEFINED> instruction: 0xf04f405a
    63c0:	mrsle	r0, (UNDEF: 113)
    63c4:	eorlt	r4, r0, r8, lsr #12
    63c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    63cc:	ldrtmi	sl, [r9], -r4, lsl #20
    63d0:			; <UNDEFINED> instruction: 0xf7fd2003
    63d4:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    63d8:	blls	23aa68 <fputs@plt+0x236730>
    63dc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    63e0:	svcmi	0x0000f5b3
    63e4:	ldmib	sp, {r2, r3, r4, r7, r8, ip, lr, pc}^
    63e8:	smladcs	r0, r0, r2, r3
    63ec:	movweq	lr, #35763	; 0x8bb3
    63f0:	bl	18aaff8 <fputs@plt+0x18a6cc0>
    63f4:	movwls	r0, #4873	; 0x1309
    63f8:	movwcs	lr, #2525	; 0x9dd
    63fc:			; <UNDEFINED> instruction: 0xf1732a00
    6400:	svclt	0x00be0300
    6404:	movwcs	r2, #512	; 0x200
    6408:	movwcs	lr, #2509	; 0x9cd
    640c:	ldmdami	r4, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    6410:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    6414:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    6418:	tstlt	r0, r2
    641c:	ldrmi	r9, [pc], -r0, lsl #22
    6420:	strcs	lr, [r0, #-1938]	; 0xfffff86e
    6424:	stmdals	r2, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    6428:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    642c:	blls	ec03c <fputs@plt+0xe7d04>
    6430:	usada8	r9, sl, r7, r2
    6434:			; <UNDEFINED> instruction: 0xf7fd9802
    6438:	ldr	lr, [r9, r4, lsr #27]!
    643c:	ldr	r4, [r7, r5, lsl #12]!
    6440:			; <UNDEFINED> instruction: 0xf7fd4638
    6444:			; <UNDEFINED> instruction: 0xe7b3ed9e
    6448:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    644c:	andeq	r3, r3, lr, ror #20
    6450:	muleq	r0, r8, r2
    6454:	andeq	r3, r3, r6, asr sl
    6458:	muleq	r0, r4, r2
    645c:	andeq	r3, r3, r8, lsl #19
    6460:	muleq	r1, sl, ip
    6464:	svcmi	0x00f0e92d
    6468:	stc	6, cr4, [sp, #-536]!	; 0xfffffde8
    646c:	strcs	r8, [r0, -r2, lsl #22]
    6470:	usatgt	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    6474:	ldrtmi	r4, [r9], -fp, lsl #13
    6478:	sfmpl	f7, 3, [ip, #-692]	; 0xfffffd4c
    647c:	mrcge	13, 1, sl, cr7, cr7, {0}
    6480:	cfldr32ge	mvfx9, [r5], {9}
    6484:	ldmdage	r8, {r1, r4, r9, ip, pc}
    6488:			; <UNDEFINED> instruction: 0xf8dd6815
    648c:	stmib	sp, {r3, r4, r5, r6, r8, sl, sp}^
    6490:	ldrmi	r6, [lr], -sl, lsl #28
    6494:			; <UNDEFINED> instruction: 0xe6d0f8df
    6498:			; <UNDEFINED> instruction: 0xf8dd920f
    649c:	ldrbtmi	r2, [lr], #1404	; 0x57c
    64a0:	andls	r9, lr, #9216	; 0x2400
    64a4:			; <UNDEFINED> instruction: 0xf85e227c
    64a8:			; <UNDEFINED> instruction: 0xf8dcc00c
    64ac:			; <UNDEFINED> instruction: 0xf8cdc000
    64b0:			; <UNDEFINED> instruction: 0xf04fc544
    64b4:	andsvs	r0, pc, r0, lsl #24
    64b8:	strcc	pc, [r0, #2269]	; 0x8dd
    64bc:	movwls	r6, #49189	; 0xc025
    64c0:	strcc	pc, [r4, #2269]	; 0x8dd
    64c4:			; <UNDEFINED> instruction: 0xf7fd9311
    64c8:	blls	2c1df8 <fputs@plt+0x2bdac0>
    64cc:	ldmdage	r8!, {r2, r3, r4, r5, r6, r9, sp}
    64d0:	andsvs	r4, pc, r9, lsr r6	; <UNPREDICTABLE>
    64d4:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    64d8:	bls	3ad11c <fputs@plt+0x3a8de4>
    64dc:	tstlt	r2, pc, lsl r0
    64e0:	bls	45e544 <fputs@plt+0x45a20c>
    64e4:	andsvs	r2, r3, r0, lsl #6
    64e8:			; <UNDEFINED> instruction: 0xb12a9a0c
    64ec:	andsvs	r9, r3, ip, lsl #20
    64f0:	stmdavs	r5!, {r1, sp, lr, pc}
    64f4:	eorvs	r3, r5, r1, lsl #10
    64f8:			; <UNDEFINED> instruction: 0xf00c7828
    64fc:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    6500:			; <UNDEFINED> instruction: 0xf10dd1f7
    6504:			; <UNDEFINED> instruction: 0x465a0858
    6508:	stmdavs	r5!, {r5, r9, sl, lr}
    650c:			; <UNDEFINED> instruction: 0xf7ff4641
    6510:			; <UNDEFINED> instruction: 0xf8d8fd95
    6514:	adcmi	r3, r8, #0
    6518:			; <UNDEFINED> instruction: 0xf0006030
    651c:	stmdavs	r1!, {r0, r5, r7, r9, pc}
    6520:			; <UNDEFINED> instruction: 0xf8912200
    6524:	andsvc	sl, sl, r0
    6528:	svceq	0x003bf1ba
    652c:	rschi	pc, lr, #64	; 0x40
    6530:			; <UNDEFINED> instruction: 0x3638f8df
    6534:			; <UNDEFINED> instruction: 0xf8df4617
    6538:	ldrbtmi	r1, [fp], #-1592	; 0xfffff9c8
    653c:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    6540:	cdp	2, 0, cr9, cr8, cr13, {0}
    6544:	tstls	r3, r0, lsl sl
    6548:	andls	r9, r8, #536870912	; 0x20000000
    654c:	mrrcne	8, 2, r6, sl, cr3
    6550:	ldmdavc	r8, {r1, r5, sp, lr}^
    6554:	stc2	0, cr15, [ip], #-48	; 0xffffffd0
    6558:	stmdacs	r0, {r0, r2, r9, sl, lr}
    655c:	svccs	0x0000d1f6
    6560:	rschi	pc, r7, r0
    6564:	beq	441dcc <fputs@plt+0x43da94>
    6568:	stmdavs	r1!, {r0, r3, r9, sp}
    656c:	bl	ffdc4568 <fputs@plt+0xffdc0230>
    6570:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6574:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    6578:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    657c:	stmdavs	r1!, {r3, r9, sp}
    6580:			; <UNDEFINED> instruction: 0xf7fd4478
    6584:	strmi	lr, [r5], -ip, ror #23
    6588:			; <UNDEFINED> instruction: 0xf0002800
    658c:	eorsvc	r8, lr, r7, lsl #2
    6590:			; <UNDEFINED> instruction: 0xf1026822
    6594:	eorvs	r0, r3, r8, lsl #6
    6598:			; <UNDEFINED> instruction: 0xf1a07a10
    659c:			; <UNDEFINED> instruction: 0xf012023c
    65a0:	strdle	r0, [r5, #-251]!	; 0xffffff05
    65a4:	stmdavs	r3!, {sp, lr, pc}
    65a8:	eorvs	r1, r2, sl, asr ip
    65ac:			; <UNDEFINED> instruction: 0xf00c7858
    65b0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    65b4:			; <UNDEFINED> instruction: 0x465ad1f7
    65b8:	strtmi	r4, [r0], -r1, asr #12
    65bc:			; <UNDEFINED> instruction: 0xf7ff6825
    65c0:			; <UNDEFINED> instruction: 0xf8d8fd3d
    65c4:	addmi	r3, r5, #0
    65c8:			; <UNDEFINED> instruction: 0xf0009004
    65cc:	stmdavs	r2!, {r2, r4, r5, r9, pc}
    65d0:			; <UNDEFINED> instruction: 0xf8df2500
    65d4:	stmdals	r4, {r2, r5, r7, r8, sl, ip}
    65d8:	mulge	r0, r2, r8
    65dc:	andsvc	r4, sp, r9, ror r4
    65e0:	bl	fe4c45dc <fputs@plt+0xfe4c02a4>
    65e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    65e8:	bicshi	pc, sp, r0
    65ec:	strls	sl, [r3, #-2903]	; 0xfffff4a9
    65f0:	movwcs	r9, #4870	; 0x1306
    65f4:	movwls	r9, #21760	; 0x5500
    65f8:	ldrtmi	r9, [r8], -r7, lsl #8
    65fc:	bl	fe7445f8 <fputs@plt+0xfe7402c0>
    6600:	svccc	0x00fff1b0
    6604:	eorle	r4, r0, r1, lsl #13
    6608:	blcs	2d210 <fputs@plt+0x28ed8>
    660c:	rscshi	pc, ip, r0
    6610:			; <UNDEFINED> instruction: 0xf000280a
    6614:	stmdacs	sp, {r0, r1, r3, r8, pc}
    6618:	blls	3a9dc <fputs@plt+0x366a4>
    661c:	movwls	r3, #769	; 0x301
    6620:	blcs	2d234 <fputs@plt+0x28efc>
    6624:	vrhadd.s8	<illegal reg q14.5>, q8, <illegal reg q12.5>
    6628:	addsmi	r3, sp, #-1744830461	; 0x98000003
    662c:	mvnshi	pc, r0
    6630:	blx	17fc9c4 <fputs@plt+0x17f868c>
    6634:	blls	1c3060 <fputs@plt+0x1bed28>
    6638:	ldrbpl	r4, [sl, #-1592]	; 0xfffff9c8
    663c:	bl	1f44638 <fputs@plt+0x1f40300>
    6640:			; <UNDEFINED> instruction: 0xf1b03501
    6644:			; <UNDEFINED> instruction: 0x46813fff
    6648:	blls	1badc8 <fputs@plt+0x1b6a90>
    664c:	vstrcs.16	s2, [r0, #-184]	; 0xffffff48	; <UNPREDICTABLE>
    6650:	rschi	pc, r0, r0
    6654:	stceq	8, cr15, [r1, #-80]	; 0xffffffb0
    6658:			; <UNDEFINED> instruction: 0xf00c1e6e
    665c:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6660:	cmnhi	sp, r0	; <UNPREDICTABLE>
    6664:			; <UNDEFINED> instruction: 0xe7f24635
    6668:	mrrcne	8, 2, r6, sl, cr3
    666c:	ldmdavc	r8, {r1, r5, sp, lr}^
    6670:	blx	fe7c26aa <fputs@plt+0xfe7be372>
    6674:	mvnsle	r2, r0, lsl #16
    6678:			; <UNDEFINED> instruction: 0x4641465a
    667c:	stmdavs	r6!, {r5, r9, sl, lr}
    6680:	ldc2l	7, cr15, [ip], {255}	; 0xff
    6684:	ldrdcc	pc, [r0], -r8
    6688:	strmi	r4, [r5], -r6, lsl #5
    668c:	stmdavs	r2!, {r1, r2, r3, r6, ip, lr, pc}
    6690:	stmdals	r1, {r8, r9, sl, sp}
    6694:			; <UNDEFINED> instruction: 0xf8924629
    6698:	andsvc	sl, pc, r0
    669c:	stc	7, cr15, [ip], #1012	; 0x3f4
    66a0:			; <UNDEFINED> instruction: 0xf0002800
    66a4:	andls	r8, r1, lr, lsr r2
    66a8:	svceq	0x003bf1ba
    66ac:	svcge	0x004ef43f
    66b0:	movwcs	fp, #271	; 0x10f
    66b4:	blls	3e27a8 <fputs@plt+0x3de470>
    66b8:	blls	217f28 <fputs@plt+0x213bf0>
    66bc:	blls	39e710 <fputs@plt+0x39a3d8>
    66c0:			; <UNDEFINED> instruction: 0xf0002b00
    66c4:	blls	3a6e4c <fputs@plt+0x3a2b14>
    66c8:	blls	97f38 <fputs@plt+0x93c00>
    66cc:	blls	31e720 <fputs@plt+0x31a3e8>
    66d0:			; <UNDEFINED> instruction: 0xf0002b00
    66d4:	blls	326e7c <fputs@plt+0x322b44>
    66d8:	blls	357f48 <fputs@plt+0x353c10>
    66dc:	bls	45e730 <fputs@plt+0x45a3f8>
    66e0:	stmdavs	r3!, {r4, r6, r9, sl, lr}
    66e4:	bls	57f30 <fputs@plt+0x53bf8>
    66e8:	bls	49e718 <fputs@plt+0x49a3e0>
    66ec:			; <UNDEFINED> instruction: 0xf8df6013
    66f0:			; <UNDEFINED> instruction: 0xf8df248c
    66f4:	ldrbtmi	r3, [sl], #-1136	; 0xfffffb90
    66f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66fc:	strbcc	pc, [r4, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
    6700:			; <UNDEFINED> instruction: 0xf04f405a
    6704:			; <UNDEFINED> instruction: 0xf0400300
    6708:	vqsub.s8	d8, d13, d5
    670c:	ldc	13, cr5, [sp], #304	; 0x130
    6710:	pop	{r1, r8, r9, fp, pc}
    6714:			; <UNDEFINED> instruction: 0xf8138ff0
    6718:			; <UNDEFINED> instruction: 0xf00c0c01
    671c:			; <UNDEFINED> instruction: 0xf8d8fb49
    6720:	stmdacs	r0, {ip, sp}
    6724:	blcc	7a9f8 <fputs@plt+0x766c0>
    6728:	andcc	pc, r0, r8, asr #17
    672c:	ldmle	r2!, {r0, r1, r3, r5, r7, r9, lr}^
    6730:			; <UNDEFINED> instruction: 0xf8dfe7ad
    6734:	andcs	r0, r5, #76, 8	; 0x4c000000
    6738:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    673c:	bl	3c4738 <fputs@plt+0x3c0400>
    6740:			; <UNDEFINED> instruction: 0xf0402800
    6744:			; <UNDEFINED> instruction: 0xf8df80bd
    6748:	andcs	r0, r9, #60, 8	; 0x3c000000
    674c:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    6750:	bl	14474c <fputs@plt+0x140414>
    6754:			; <UNDEFINED> instruction: 0xf0002800
    6758:	stmdavs	r3!, {r0, r3, r7, pc}
    675c:	eorvs	r3, r3, r9, lsl #6
    6760:	stmdavs	r3!, {r1, sp, lr, pc}
    6764:	eorvs	r3, r3, r1, lsl #6
    6768:			; <UNDEFINED> instruction: 0xf00c7818
    676c:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
    6770:			; <UNDEFINED> instruction: 0x465ad1f7
    6774:	strtmi	r4, [r0], -r1, asr #12
    6778:			; <UNDEFINED> instruction: 0xf7ff6825
    677c:			; <UNDEFINED> instruction: 0xf8d8fc5f
    6780:	addmi	r3, r5, #0
    6784:			; <UNDEFINED> instruction: 0xf0009002
    6788:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, pc}
    678c:	ldrmi	r2, [r7], -r0, lsl #4
    6790:	mulge	r0, r1, r8
    6794:	usada8	r7, sl, r0, r7
    6798:			; <UNDEFINED> instruction: 0xe7de703d
    679c:	andcs	r4, r8, #16384000	; 0xfa0000
    67a0:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    67a4:	b	ff6c47a0 <fputs@plt+0xff6c0468>
    67a8:			; <UNDEFINED> instruction: 0xf0402800
    67ac:	stmdavs	r7!, {r2, r3, r8, pc}
    67b0:	mulge	r0, r7, r8
    67b4:	svceq	0x003bf1ba
    67b8:			; <UNDEFINED> instruction: 0xf1babf18
    67bc:	ldrbmi	r0, [r0], -r0, lsl #30
    67c0:	movwcs	fp, #7956	; 0x1f14
    67c4:	ldrbmi	r2, [r3, #768]	; 0x300
    67c8:	movwcs	fp, #3852	; 0xf0c
    67cc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    67d0:			; <UNDEFINED> instruction: 0xf43f2b00
    67d4:			; <UNDEFINED> instruction: 0xf00caf69
    67d8:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    67dc:	stmdblt	r8, {r1, r3, r4, r6, sl, fp, ip}
    67e0:			; <UNDEFINED> instruction: 0x463a1c5f
    67e4:	ldmdavc	r8, {r1, r5, sp, lr}^
    67e8:	teqeq	fp, #176, 2	; 0x2c	; <UNPREDICTABLE>
    67ec:	movwcs	fp, #7960	; 0x1f18
    67f0:	svclt	0x00082800
    67f4:	strmi	r2, [r3, #768]	; 0x300
    67f8:	movwcs	fp, #3852	; 0xf0c
    67fc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6800:	mvnle	r2, r0, lsl #22
    6804:	strb	r4, [pc, -r2, lsl #13]
    6808:			; <UNDEFINED> instruction: 0xf00cb2c0
    680c:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    6810:	svcge	0x001bf43f
    6814:	svceq	0x000df1b9
    6818:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    681c:			; <UNDEFINED> instruction: 0xf1b9dc0d
    6820:			; <UNDEFINED> instruction: 0xd0163fff
    6824:	svceq	0x000af1b9
    6828:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {3}
    682c:	movwcs	r9, #2565	; 0xa05
    6830:	andcc	r9, r1, #201326592	; 0xc000000
    6834:	andls	r9, r5, #0, 6
    6838:			; <UNDEFINED> instruction: 0xf1b9e6df
    683c:			; <UNDEFINED> instruction: 0xf47f0f23
    6840:	blls	323f8 <fputs@plt+0x2e0c0>
    6844:			; <UNDEFINED> instruction: 0xf47f2b00
    6848:	movwcs	sl, #7912	; 0x1ee8
    684c:	movwls	r9, #771	; 0x303
    6850:			; <UNDEFINED> instruction: 0x4638e6d3
    6854:			; <UNDEFINED> instruction: 0xf7fd9c07
    6858:			; <UNDEFINED> instruction: 0x4603ebbe
    685c:			; <UNDEFINED> instruction: 0xf0402800
    6860:			; <UNDEFINED> instruction: 0x4638813c
    6864:			; <UNDEFINED> instruction: 0xf7fd461f
    6868:	ldr	lr, [sp, -r6, lsr #21]
    686c:	andcs	r4, r8, #13041664	; 0xc70000
    6870:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    6874:	b	1cc4870 <fputs@plt+0x1cc0538>
    6878:			; <UNDEFINED> instruction: 0xf47f2800
    687c:	stmiami	r4, {r0, r3, r7, r9, sl, fp, sp, pc}^
    6880:	stmdavs	r1!, {r3, r9, sp}
    6884:			; <UNDEFINED> instruction: 0xf7fd4478
    6888:	stmdacs	r0, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    688c:	addshi	pc, ip, r0, asr #32
    6890:			; <UNDEFINED> instruction: 0x4641465a
    6894:			; <UNDEFINED> instruction: 0xf7ff4620
    6898:	stmdavs	r2!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    689c:	ldrdcc	pc, [r0], -r8
    68a0:	mulge	r0, r2, r8
    68a4:	stmdavc	r3, {r0, r1, r2, r3, r4, ip, sp, lr}
    68a8:			; <UNDEFINED> instruction: 0xf43f2b00
    68ac:	blls	2f24a8 <fputs@plt+0x2ee170>
    68b0:	ldmibmi	r8!, {r1, r9, sl, lr}
    68b4:	adcseq	pc, r4, #13828096	; 0xd30000
    68b8:			; <UNDEFINED> instruction: 0xf0044479
    68bc:	usat	pc, #19, r1, lsl #19	; <UNPREDICTABLE>
    68c0:	movwcc	r6, #22563	; 0x5823
    68c4:	and	r6, r1, r3, lsr #32
    68c8:	eorvs	r3, r3, r1, lsl #6
    68cc:			; <UNDEFINED> instruction: 0xf00c7818
    68d0:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    68d4:	mvnsle	r2, r0, lsl #16
    68d8:	ldrmi	r4, [r8], -pc, lsr #19
    68dc:	ldrbtmi	r9, [r9], #-776	; 0xfffffcf8
    68e0:	movwcs	lr, #39389	; 0x99dd
    68e4:	b	bc48e0 <fputs@plt+0xbc05a8>
    68e8:			; <UNDEFINED> instruction: 0xf0402802
    68ec:	stmdals	r9, {r0, r3, r5, r6, r7, pc}
    68f0:	bl	ff6c48ec <fputs@plt+0xff6c05b4>
    68f4:	stmdals	sl, {r0, r2, r9, sl, lr}
    68f8:	bl	ff5c48f4 <fputs@plt+0xff5c05bc>
    68fc:	strtmi	r9, [r8], #-2824	; 0xfffff4f8
    6900:	ldmdane	pc, {r0, ip, sp}	; <UNPREDICTABLE>
    6904:			; <UNDEFINED> instruction: 0xf8136027
    6908:			; <UNDEFINED> instruction: 0xf1baa000
    690c:	svclt	0x0018033b
    6910:			; <UNDEFINED> instruction: 0xf1ba2301
    6914:	svclt	0x00080f00
    6918:	ldrbmi	r2, [r3, #768]	; 0x300
    691c:	movwcs	fp, #3852	; 0xf0c
    6920:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6924:			; <UNDEFINED> instruction: 0xf43f2b00
    6928:			; <UNDEFINED> instruction: 0x4650aebf
    692c:	blx	1042964 <fputs@plt+0x103e62c>
    6930:	mrrcne	8, 2, r6, sl, cr3
    6934:	mrrcne	9, 0, fp, pc, cr8	; <UNPREDICTABLE>
    6938:	eorvs	r4, r2, sl, lsr r6
    693c:			; <UNDEFINED> instruction: 0xf1b07858
    6940:	svclt	0x0018033b
    6944:	stmdacs	r0, {r0, r8, r9, sp}
    6948:	movwcs	fp, #3848	; 0xf08
    694c:	svclt	0x000c4583
    6950:			; <UNDEFINED> instruction: 0xf0032300
    6954:	blcs	7560 <fputs@plt+0x3228>
    6958:	strmi	sp, [r2], r8, ror #3
    695c:	bls	1c03f4 <fputs@plt+0x1bc0bc>
    6960:	stmdals	r1, {r0, r1, r9, sl, lr}
    6964:			; <UNDEFINED> instruction: 0x46119310
    6968:			; <UNDEFINED> instruction: 0xf7fd5553
    696c:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    6970:	rschi	pc, r2, r0
    6974:	andls	r9, r1, r0, lsl fp
    6978:	smlald	r4, fp, sp, r6
    697c:	addsmi	r9, sl, #8192	; 0x2000
    6980:	stcls	15, cr11, [r2, #-224]	; 0xffffff20
    6984:	str	sp, [r0, -r6, lsl #6]
    6988:			; <UNDEFINED> instruction: 0xf8c83b01
    698c:	adcmi	r3, fp, #0
    6990:	mrcge	6, 7, APSR_nzcv, cr11, cr15, {3}
    6994:	stceq	8, cr15, [r1], {19}
    6998:	blx	2c29d0 <fputs@plt+0x2be698>
    699c:	ldrdcc	pc, [r0], -r8
    69a0:	mvnsle	r2, r0, lsl #16
    69a4:	blls	300570 <fputs@plt+0x2fc238>
    69a8:	adcspl	pc, r4, #13828096	; 0xd30000
    69ac:	b	fe7c49a8 <fputs@plt+0xfe7c0670>
    69b0:			; <UNDEFINED> instruction: 0xf7fd6800
    69b4:	ldmdbmi	r9!, {r5, r6, r9, fp, sp, lr, pc}^
    69b8:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    69bc:	strtmi	r4, [r8], -r3, lsl #12
    69c0:			; <UNDEFINED> instruction: 0xf90ef004
    69c4:	eorsvc	lr, sp, r0, ror r6
    69c8:	movwcc	r6, #34851	; 0x8823
    69cc:	and	r6, r2, r3, lsr #32
    69d0:	movwcc	r6, #6179	; 0x1823
    69d4:	ldmdavc	r8, {r0, r1, r5, sp, lr}
    69d8:			; <UNDEFINED> instruction: 0xf9eaf00c
    69dc:	mvnsle	r2, r0, lsl #16
    69e0:			; <UNDEFINED> instruction: 0x4641465a
    69e4:	stmdavs	r5!, {r5, r9, sl, lr}
    69e8:	blx	a449ee <fputs@plt+0xa406b6>
    69ec:	ldrdcc	pc, [r0], -r8
    69f0:	andls	r4, sp, r5, lsl #5
    69f4:	mcrge	4, 6, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    69f8:	addsmi	r9, r3, #53248	; 0xd000
    69fc:	stcls	15, cr11, [sp, #-544]	; 0xfffffde0
    6a00:	strb	sp, [r2], r6, lsl #16
    6a04:			; <UNDEFINED> instruction: 0xf8c83b01
    6a08:	adcmi	r3, fp, #0
    6a0c:	mrcge	6, 5, APSR_nzcv, cr13, cr15, {3}
    6a10:	stceq	8, cr15, [r1], {19}
    6a14:			; <UNDEFINED> instruction: 0xf9ccf00c
    6a18:	ldrdcc	pc, [r0], -r8
    6a1c:	mvnsle	r2, r0, lsl #16
    6a20:	stmdals	fp, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    6a24:	movwcs	lr, #18909	; 0x49dd
    6a28:			; <UNDEFINED> instruction: 0xf8d09913
    6a2c:			; <UNDEFINED> instruction: 0xf00402b4
    6a30:	eorcs	pc, r0, #14090240	; 0xd70000
    6a34:	bls	140238 <fputs@plt+0x13bf00>
    6a38:	svclt	0x0038429a
    6a3c:	movwle	r9, #27908	; 0x6d04
    6a40:	blcc	8015c <fputs@plt+0x7be24>
    6a44:	andcc	pc, r0, r8, asr #17
    6a48:			; <UNDEFINED> instruction: 0xf67f42ab
    6a4c:			; <UNDEFINED> instruction: 0xf813adc0
    6a50:			; <UNDEFINED> instruction: 0xf00c0c01
    6a54:			; <UNDEFINED> instruction: 0xf8d8f9ad
    6a58:	stmdacs	r0, {ip, sp}
    6a5c:	ldr	sp, [r6, #497]!	; 0x1f1
    6a60:	movwle	r4, #29336	; 0x7298
    6a64:	ldmdavs	r2!, {r0, r1, r3, r4, r6, r8, sl, sp, lr, pc}
    6a68:			; <UNDEFINED> instruction: 0xf8c83b01
    6a6c:	addsmi	r3, r3, #0
    6a70:	ldclge	6, cr15, [r5, #-508]	; 0xfffffe04
    6a74:	stceq	8, cr15, [r1], {19}
    6a78:			; <UNDEFINED> instruction: 0xf99af00c
    6a7c:	ldrdcc	pc, [r0], -r8
    6a80:	mvnsle	r2, r0, lsl #16
    6a84:	blls	bffb8 <fputs@plt+0xbbc80>
    6a88:			; <UNDEFINED> instruction: 0xf43f2b00
    6a8c:	ldrmi	sl, [sl], -r0, lsr #28
    6a90:	stmdbmi	r3, {r0, r1, r3, r8, r9, fp, ip, pc}^
    6a94:	adcseq	pc, r4, #13828096	; 0xd30000
    6a98:			; <UNDEFINED> instruction: 0xf0044479
    6a9c:	blls	344d28 <fputs@plt+0x3409f0>
    6aa0:			; <UNDEFINED> instruction: 0xf47f2b00
    6aa4:	blls	37230c <fputs@plt+0x36dfd4>
    6aa8:			; <UNDEFINED> instruction: 0xf43f2b00
    6aac:			; <UNDEFINED> instruction: 0x461aae18
    6ab0:	ldmdbmi	ip!, {r0, r1, r3, r8, r9, fp, ip, pc}
    6ab4:	adcseq	pc, r4, #13828096	; 0xd30000
    6ab8:			; <UNDEFINED> instruction: 0xf0044479
    6abc:			; <UNDEFINED> instruction: 0xe60ef891
    6ac0:	ldmdbmi	r9!, {r0, r1, r3, r8, r9, fp, ip, pc}
    6ac4:	adcseq	pc, r4, #13828096	; 0xd30000
    6ac8:			; <UNDEFINED> instruction: 0xf0044479
    6acc:	stmdals	r1, {r0, r3, r7, fp, ip, sp, lr, pc}
    6ad0:	bl	b44acc <fputs@plt+0xb40794>
    6ad4:	rscscc	pc, pc, pc, asr #32
    6ad8:	blls	300304 <fputs@plt+0x2fbfcc>
    6adc:	adcscc	pc, r4, #13828096	; 0xd30000
    6ae0:			; <UNDEFINED> instruction: 0xf7fd689c
    6ae4:	stmdavs	r0, {r2, r9, fp, sp, lr, pc}
    6ae8:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6aec:	bls	118fb0 <fputs@plt+0x114c78>
    6af0:			; <UNDEFINED> instruction: 0x46034479
    6af4:			; <UNDEFINED> instruction: 0xf7fd4620
    6af8:			; <UNDEFINED> instruction: 0x4638ebb8
    6afc:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b00:			; <UNDEFINED> instruction: 0xf7fd9801
    6b04:			; <UNDEFINED> instruction: 0xf04feb14
    6b08:	ldrb	r3, [r0, #255]!	; 0xff
    6b0c:	andsvs	r9, sl, pc, lsl #22
    6b10:	mvnslt	r9, lr, lsl #22
    6b14:	andsvs	r9, sl, lr, lsl #22
    6b18:	biclt	r9, fp, ip, lsl #22
    6b1c:	andls	r9, sp, #268435456	; 0x10000000
    6b20:	blls	30028c <fputs@plt+0x2fbf54>
    6b24:			; <UNDEFINED> instruction: 0xf8d34922
    6b28:	ldrbtmi	r3, [r9], #-692	; 0xfffffd4c
    6b2c:			; <UNDEFINED> instruction: 0xf7fd6898
    6b30:			; <UNDEFINED> instruction: 0xe7e5eb9c
    6b34:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b38:	ldmdbmi	lr, {r0, r1, r3, r8, r9, fp, ip, pc}
    6b3c:	adcscc	pc, r4, #13828096	; 0xd30000
    6b40:	ldmvs	r8, {r0, r3, r4, r5, r6, sl, lr}
    6b44:	bl	fe444b40 <fputs@plt+0xfe440808>
    6b48:			; <UNDEFINED> instruction: 0xf7fd4638
    6b4c:			; <UNDEFINED> instruction: 0xe7d7e934
    6b50:	strb	r9, [r4, #769]	; 0x301
    6b54:	blcs	2d78c <fputs@plt+0x29454>
    6b58:	blls	3baf48 <fputs@plt+0x3b6c10>
    6b5c:	movwls	r9, #54017	; 0xd301
    6b60:	svclt	0x0000e5b9
    6b64:	muleq	r0, r8, r2
    6b68:	muleq	r3, lr, r8
    6b6c:	andeq	sp, r0, lr, lsr #12
    6b70:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    6b74:	andeq	lr, r0, r0, lsl r0
    6b78:	andeq	lr, r0, r4, lsl #10
    6b7c:	andeq	r3, r3, r6, asr #12
    6b80:	andeq	sp, r0, sl, ror #25
    6b84:	andeq	sp, r0, sl, lsl r4
    6b88:	strdeq	sp, [r0], -sl
    6b8c:	andeq	sp, r0, lr, lsl sp
    6b90:	andeq	sp, r0, r8, lsl sp
    6b94:	andeq	sp, r0, ip, ror #24
    6b98:	andeq	sp, r0, lr, asr #22
    6b9c:			; <UNDEFINED> instruction: 0x0000dab6
    6ba0:	andeq	sp, r0, ip, lsr #21
    6ba4:			; <UNDEFINED> instruction: 0x0000dab4
    6ba8:	andeq	sp, r0, ip, ror r9
    6bac:	andeq	sp, r0, r0, asr #19
    6bb0:	ldrdeq	sp, [r0], -r6
    6bb4:	andeq	sp, r0, ip, asr #18
    6bb8:	ldrlt	fp, [r8, #-816]!	; 0xfffffcd0
    6bbc:	bvs	10183d4 <fputs@plt+0x101409c>
    6bc0:			; <UNDEFINED> instruction: 0xf7ffb108
    6bc4:	stmiavs	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6bc8:			; <UNDEFINED> instruction: 0xf7ffb108
    6bcc:	stmdbvs	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6bd0:			; <UNDEFINED> instruction: 0xf7fd2500
    6bd4:	stmdbvs	r0!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    6bd8:			; <UNDEFINED> instruction: 0xf7fd6125
    6bdc:	stmibvs	r0!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    6be0:			; <UNDEFINED> instruction: 0xf7fd6165
    6be4:	stmibvs	r0!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
    6be8:			; <UNDEFINED> instruction: 0xf7fd61a5
    6bec:	stmiavs	r0!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}^
    6bf0:			; <UNDEFINED> instruction: 0xf7fd61e5
    6bf4:	bvs	841314 <fputs@plt+0x83cfdc>
    6bf8:			; <UNDEFINED> instruction: 0xf7fd60e5
    6bfc:			; <UNDEFINED> instruction: 0x4620ea98
    6c00:	ldrhtmi	lr, [r8], -sp
    6c04:	ldmiblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c08:	svclt	0x00004770
    6c0c:			; <UNDEFINED> instruction: 0x4614b570
    6c10:	strmi	r4, [r5], -lr, lsl #12
    6c14:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c18:	cmnlt	r8, r0, lsr #32
    6c1c:	bvs	1c5842c <fputs@plt+0x1c540f4>
    6c20:			; <UNDEFINED> instruction: 0xf0004628
    6c24:	strmi	pc, [r5], -fp, lsl #16
    6c28:	stmdavs	r0!, {r5, r8, ip, sp, pc}
    6c2c:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c30:	eorvs	r2, r3, r0, lsl #6
    6c34:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    6c38:			; <UNDEFINED> instruction: 0xe7f7251b
    6c3c:	mvnmi	lr, sp, lsr #18
    6c40:	ldclmi	0, cr11, [r8, #-548]	; 0xfffffddc
    6c44:	ldrbtmi	r4, [sp], #-2904	; 0xfffff4a8
    6c48:	strmi	r5, [sp], -fp, ror #17
    6c4c:	movwls	r6, #30747	; 0x781b
    6c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c54:	movwls	r2, #25344	; 0x6300
    6c58:	stmvs	r9, {r0, r3, r5, r7, r8, ip, sp, pc}
    6c5c:	pkhbtmi	r4, r0, r6, lsl #12
    6c60:			; <UNDEFINED> instruction: 0xffecf7ff
    6c64:	orrlt	r4, r0, r2, lsl #12
    6c68:	blmi	13d91b0 <fputs@plt+0x13d4e78>
    6c6c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    6c70:	blls	1e0cdc <fputs@plt+0x1dc9a4>
    6c74:			; <UNDEFINED> instruction: 0xf04f4059
    6c78:			; <UNDEFINED> instruction: 0xf0400300
    6c7c:			; <UNDEFINED> instruction: 0x46108090
    6c80:	pop	{r0, r3, ip, sp, pc}
    6c84:	strmi	r8, [sl], -r0, ror #3
    6c88:	ldrtmi	lr, [r0], -lr, ror #15
    6c8c:	b	944c88 <fputs@plt+0x940950>
    6c90:	cmplt	r8, r6, lsl #12
    6c94:	stmdbvs	pc!, {r0, r1, r3, r5, fp, sp, lr}^	; <UNPREDICTABLE>
    6c98:	blcs	1558a4 <fputs@plt+0x15156c>
    6c9c:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6ca0:	cmpne	r4, r3	; <UNPREDICTABLE>
    6ca4:	ldrbvs	r0, [r4, -r5, lsl #10]
    6ca8:	bfi	r2, fp, #4, #26
    6cac:	ldrtmi	r6, [r0], -r9, ror #17
    6cb0:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cb4:	stmdacs	r0, {r1, r9, sl, lr}
    6cb8:	stmdavs	fp!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    6cbc:	subsle	r2, sp, r4, lsl #22
    6cc0:	ands	fp, r0, r7, asr #3
    6cc4:	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, ip, sp, lr, pc}
    6cc8:	rscscc	pc, pc, #79	; 0x4f
    6ccc:	ldrtmi	r6, [r0], -r9, ror #17
    6cd0:			; <UNDEFINED> instruction: 0xf04fbf18
    6cd4:			; <UNDEFINED> instruction: 0xf7fd0801
    6cd8:	strmi	lr, [r2], -r4, lsl #21
    6cdc:	svclt	0x000c2a00
    6ce0:	movwcs	r4, #1603	; 0x643
    6ce4:	ldrtmi	fp, [r9], -r3, lsr #2
    6ce8:			; <UNDEFINED> instruction: 0xf7fd4630
    6cec:	strmi	lr, [r2], -lr, lsl #20
    6cf0:			; <UNDEFINED> instruction: 0xd1b92a00
    6cf4:	ldrtmi	r6, [r0], -r9, lsr #19
    6cf8:	b	fea44cf4 <fputs@plt+0xfea409bc>
    6cfc:	stmdacs	r0, {r1, r9, sl, lr}
    6d00:	bvs	a7b3d0 <fputs@plt+0xa77098>
    6d04:			; <UNDEFINED> instruction: 0xf7fd4630
    6d08:			; <UNDEFINED> instruction: 0x4602e892
    6d0c:			; <UNDEFINED> instruction: 0xd1ab2800
    6d10:	ldrtmi	r6, [r0], -r9, ror #19
    6d14:	b	ffcc4d10 <fputs@plt+0xffcc09d8>
    6d18:	stmdacs	r0, {r1, r9, sl, lr}
    6d1c:	stmdbvs	r9!, {r2, r5, r7, r8, ip, lr, pc}
    6d20:			; <UNDEFINED> instruction: 0xf7fd4630
    6d24:	strmi	lr, [r2], -r2, lsl #18
    6d28:	bge	1c0ba8 <fputs@plt+0x1bc870>
    6d2c:	strtmi	r4, [r9], -r0, asr #12
    6d30:			; <UNDEFINED> instruction: 0xff6cf7ff
    6d34:	stmdacs	r0, {r1, r9, sl, lr}
    6d38:	stmdbls	r6, {r1, r2, r4, r7, r8, ip, lr, pc}
    6d3c:			; <UNDEFINED> instruction: 0xf7fd4630
    6d40:	bllt	c410d0 <fputs@plt+0xc3cd98>
    6d44:	bicle	r2, lr, r0, lsl #30
    6d48:	ldrsblt	lr, [pc, #116]	; 6dc4 <fputs@plt+0x2a8c>
    6d4c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6d50:	tstcs	r0, r7, lsl sl
    6d54:			; <UNDEFINED> instruction: 0x46304b17
    6d58:	strls	r4, [r3, #-1146]	; 0xfffffb86
    6d5c:	tstls	r2, fp, ror r4
    6d60:	andcc	lr, r0, #3358720	; 0x334000
    6d64:	movwcs	lr, #51669	; 0xc9d5
    6d68:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d6c:	ldr	r4, [r5, r2, lsl #12]!
    6d70:	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, ip, sp, lr, pc}
    6d74:			; <UNDEFINED> instruction: 0xf04fbf18
    6d78:	strb	r0, [r9, r1, lsl #16]!
    6d7c:			; <UNDEFINED> instruction: 0xd1b22f00
    6d80:	ldrtmi	r4, [r0], -r1, lsl #12
    6d84:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d88:	ldr	r4, [r1, r2, lsl #12]!
    6d8c:	ldrbtmi	r4, [pc], #-3850	; 6d94 <fputs@plt+0x2a5c>
    6d90:	ldrdls	lr, [r5], -ip
    6d94:			; <UNDEFINED> instruction: 0xf7fc9806
    6d98:	bls	182cc8 <fputs@plt+0x17e990>
    6d9c:			; <UNDEFINED> instruction: 0xf7fde764
    6da0:	svclt	0x0000e84c
    6da4:	strdeq	r3, [r3], -r6
    6da8:	muleq	r0, r8, r2
    6dac:	ldrdeq	r3, [r3], -r0
    6db0:			; <UNDEFINED> instruction: 0xfffff4dd
    6db4:			; <UNDEFINED> instruction: 0xfffff3f5
    6db8:	andeq	ip, r0, r2, lsl #28
    6dbc:	svcmi	0x00f0e92d
    6dc0:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    6dc4:	ldrmi	r8, [r8], r2, lsl #22
    6dc8:	ldrcs	pc, [r4, #2271]!	; 0x8df
    6dcc:	ldmdavs	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    6dd0:			; <UNDEFINED> instruction: 0xf8df460c
    6dd4:	ldrbtmi	r3, [sl], #-1456	; 0xfffffa50
    6dd8:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    6ddc:			; <UNDEFINED> instruction: 0x5078f89d
    6de0:	tstls	r1, #1769472	; 0x1b0000
    6de4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6de8:	stmib	sp, {r8, r9, sp}^
    6dec:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    6df0:	svccs	0x0000330e
    6df4:	adcshi	pc, r8, r0
    6df8:			; <UNDEFINED> instruction: 0xf7fd4620
    6dfc:			; <UNDEFINED> instruction: 0x4607e950
    6e00:			; <UNDEFINED> instruction: 0xf0002800
    6e04:	teqcs	sp, r7, lsl #5
    6e08:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e0c:	andls	r4, sl, r4, lsl #13
    6e10:			; <UNDEFINED> instruction: 0xf0002800
    6e14:	stmdavc	r3, {r0, r1, r2, r6, r7, r8, pc}^
    6e18:	blcs	a0df30 <fputs@plt+0xa09bf8>
    6e1c:	strtmi	fp, [sl], -ip, lsl #30
    6e20:	andeq	pc, r1, #69	; 0x45
    6e24:	stmdble	r6!, {r3, r4, r5, r7, r9, lr}
    6e28:	strls	r2, [sl], #-256	; 0xffffff00
    6e2c:	strls	r7, [r7, -r1]
    6e30:			; <UNDEFINED> instruction: 0xf0002a00
    6e34:	blcs	1027248 <fputs@plt+0x1022f10>
    6e38:	adchi	pc, r2, r0
    6e3c:			; <UNDEFINED> instruction: 0xf0002b3c
    6e40:	stfcsd	f0, [r0, #-412]	; 0xfffffe64
    6e44:	blge	3fb33c <fputs@plt+0x3f7004>
    6e48:	movwls	sl, #14858	; 0x3a0a
    6e4c:	blge	3986f8 <fputs@plt+0x3943c0>
    6e50:	movwls	r4, #9776	; 0x2630
    6e54:	movwls	sl, #6925	; 0x1b0d
    6e58:	movwls	sl, #2828	; 0xb0c
    6e5c:			; <UNDEFINED> instruction: 0xf7ffab0b
    6e60:			; <UNDEFINED> instruction: 0xf1b0fb01
    6e64:	svclt	0x00a80a00
    6e68:	ble	b2de9c <fputs@plt+0xb29b64>
    6e6c:			; <UNDEFINED> instruction: 0xf7fd4638
    6e70:	andscs	lr, r1, r8, lsl #17
    6e74:	tstcs	r0, r6, rrx
    6e78:	andvc	r9, r1, sl, lsl #8
    6e7c:			; <UNDEFINED> instruction: 0xf0002a00
    6e80:	blcs	a671f8 <fputs@plt+0xa62ec0>
    6e84:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    6e88:	bcs	25018 <fputs@plt+0x20ce0>
    6e8c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    6e90:			; <UNDEFINED> instruction: 0xf8d8b9ad
    6e94:			; <UNDEFINED> instruction: 0xf8da3000
    6e98:	addsmi	r2, r3, #0
    6e9c:	ldmdavs	fp, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    6ea0:	andcc	pc, r0, r8, asr #17
    6ea4:			; <UNDEFINED> instruction: 0xf8dfd14a
    6ea8:			; <UNDEFINED> instruction: 0xf8d614e0
    6eac:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    6eb0:	cdp2	0, 9, cr15, cr6, cr3, {0}
    6eb4:			; <UNDEFINED> instruction: 0xf7fd4638
    6eb8:	andcs	lr, r6, r4, ror #16
    6ebc:	andls	lr, r7, #66	; 0x42
    6ec0:	beq	43004 <fputs@plt+0x3eccc>
    6ec4:	strtmi	r9, [r0], -fp, lsl #8
    6ec8:	ldrdmi	pc, [r0], -r8
    6ecc:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ed0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6ed4:	orrshi	pc, r6, r0
    6ed8:	tstcs	r2, r0, lsr #12
    6edc:			; <UNDEFINED> instruction: 0xf9e0f7ff
    6ee0:	stmdacs	r0, {r2, r9, sl, lr}
    6ee4:	orrhi	pc, fp, r0
    6ee8:	andcs	r9, r0, #15360	; 0x3c00
    6eec:	andls	r6, pc, #197	; 0xc5
    6ef0:	stmdals	sp, {r0, r1, r9, sp, lr}
    6ef4:			; <UNDEFINED> instruction: 0xf7fdb128
    6ef8:	ldrdvs	lr, [r0, #-130]!	; 0xffffff7e
    6efc:			; <UNDEFINED> instruction: 0xf0002800
    6f00:	stmdals	ip, {r2, r4, r9, pc}
    6f04:			; <UNDEFINED> instruction: 0xf7fdb128
    6f08:	asrvs	lr, sl, #17
    6f0c:			; <UNDEFINED> instruction: 0xf0002800
    6f10:	stmdals	lr, {r1, r3, r4, r9, pc}
    6f14:			; <UNDEFINED> instruction: 0xf7fdb128
    6f18:	mvnvs	lr, r2, asr #17
    6f1c:			; <UNDEFINED> instruction: 0xf0002800
    6f20:			; <UNDEFINED> instruction: 0xf1ba8160
    6f24:			; <UNDEFINED> instruction: 0xf0400f00
    6f28:	blls	1e73f8 <fputs@plt+0x1e30c0>
    6f2c:			; <UNDEFINED> instruction: 0x4618b133
    6f30:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f34:	stmdacs	r0, {r5, r8, sp, lr}
    6f38:	andshi	pc, r3, #0
    6f3c:			; <UNDEFINED> instruction: 0xf7fd4638
    6f40:	andcs	lr, r0, r0, lsr #16
    6f44:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6f48:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6f4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f50:	blls	460fc0 <fputs@plt+0x45cc88>
    6f54:			; <UNDEFINED> instruction: 0xf04f405a
    6f58:			; <UNDEFINED> instruction: 0xf0400300
    6f5c:			; <UNDEFINED> instruction: 0xb01381d9
    6f60:	blhi	c225c <fputs@plt+0xbdf24>
    6f64:	svchi	0x00f0e8bd
    6f68:	tstcs	r1, r8, lsr r6
    6f6c:			; <UNDEFINED> instruction: 0xf998f7ff
    6f70:	andeq	pc, r0, sl, asr #17
    6f74:			; <UNDEFINED> instruction: 0xf0002800
    6f78:			; <UNDEFINED> instruction: 0xf8c8816e
    6f7c:	ldr	r0, [fp, -r0]!
    6f80:	orrsle	r2, sp, r0, lsl #26
    6f84:	bleq	b433c0 <fputs@plt+0xb3f088>
    6f88:	blge	3f17c0 <fputs@plt+0x3ed488>
    6f8c:	bge	3ab7a8 <fputs@plt+0x3a7470>
    6f90:	bge	36b7b0 <fputs@plt+0x367478>
    6f94:	beq	a433d0 <fputs@plt+0xa3f098>
    6f98:	blt	4427c0 <fputs@plt+0x43e488>
    6f9c:	strhi	lr, [r8, -sp, asr #19]
    6fa0:			; <UNDEFINED> instruction: 0x46174699
    6fa4:			; <UNDEFINED> instruction: 0x212c9a06
    6fa8:	strcc	r9, [r1], #-2053	; 0xfffff7fb
    6fac:	bcc	442814 <fputs@plt+0x43e4dc>
    6fb0:	ldrbmi	r9, [r2], -r2, lsl #4
    6fb4:	ldrtmi	r9, [r0], -r0
    6fb8:	andls	pc, ip, sp, asr #17
    6fbc:	strls	r9, [sl], #-1793	; 0xfffff8ff
    6fc0:	blx	1444fc4 <fputs@plt+0x1440c8c>
    6fc4:	vmull.p8	<illegal reg q8.5>, d0, d4
    6fc8:	stfcsd	f0, [r0, #-172]	; 0xffffff54
    6fcc:	stmdbls	fp, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
    6fd0:	andcs	sl, r1, #16, 22	; 0x4000
    6fd4:			; <UNDEFINED> instruction: 0xf7ff4628
    6fd8:			; <UNDEFINED> instruction: 0x4680f973
    6fdc:			; <UNDEFINED> instruction: 0xf0002800
    6fe0:	ldmib	sp, {r0, r2, r5, r8, pc}^
    6fe4:	andcs	r3, r0, #-1073741821	; 0xc0000003
    6fe8:	adcseq	pc, r4, #14024704	; 0xd60000
    6fec:	andls	r2, pc, #425984	; 0x68000
    6ff0:	eorcc	pc, r0, r8, asr #17
    6ff4:	subeq	pc, r0, r8, asr #17
    6ff8:	stmdals	sp, {r0, r1, r4, r5, r6, ip, lr, pc}
    6ffc:			; <UNDEFINED> instruction: 0xf7fdb130
    7000:			; <UNDEFINED> instruction: 0xf8c8e84e
    7004:	stmdacs	r0, {r2, r4}
    7008:	cmnhi	r3, r0	; <UNPREDICTABLE>
    700c:	teqlt	r0, ip, lsl #16
    7010:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7014:	andseq	pc, r8, r8, asr #17
    7018:			; <UNDEFINED> instruction: 0xf0002800
    701c:	stmdals	lr, {r0, r1, r3, r4, r6, r8, pc}
    7020:			; <UNDEFINED> instruction: 0xf7fdb130
    7024:			; <UNDEFINED> instruction: 0xf8c8e83c
    7028:	stmdacs	r0, {r2, r3, r4}
    702c:	sbchi	pc, sl, r0
    7030:			; <UNDEFINED> instruction: 0xf0002c00
    7034:	stflsd	f0, [sl], {10}
    7038:	andls	lr, r7, #180, 14	; 0x2d00000
    703c:	blge	3d0444 <fputs@plt+0x3cc10c>
    7040:	movwls	sl, #14860	; 0x3a0c
    7044:	blge	2eb84c <fputs@plt+0x2e7514>
    7048:	strtmi	sl, [r9], -sl, lsl #20
    704c:	strls	r4, [r2, #-1584]	; 0xfffff9d0
    7050:			; <UNDEFINED> instruction: 0xf7ff9501
    7054:	adcmi	pc, r8, #28672	; 0x7000
    7058:	adchi	pc, pc, r0, asr #5
    705c:	ldrdeq	pc, [r0], -r8
    7060:			; <UNDEFINED> instruction: 0xf7ff2101
    7064:			; <UNDEFINED> instruction: 0x4604f91d
    7068:			; <UNDEFINED> instruction: 0xf0002800
    706c:	blls	3e74d0 <fputs@plt+0x3e3198>
    7070:			; <UNDEFINED> instruction: 0xf8c8980c
    7074:	strls	r4, [pc, #-0]	; 707c <fputs@plt+0x2d44>
    7078:	stmdacs	r0, {r0, r1, r5, r9, sp, lr}
    707c:	svcge	0x0055f43f
    7080:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7084:	stmdacs	r0, {r5, r7, r8, sp, lr}
    7088:	svcge	0x004ff47f
    708c:			; <UNDEFINED> instruction: 0xf8d649c0
    7090:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    7094:	stc2	0, cr15, [r4, #12]!
    7098:			; <UNDEFINED> instruction: 0xf7fd980f
    709c:	ldrtmi	lr, [r8], -r8, asr #16
    70a0:	svc	0x006ef7fc
    70a4:	strb	r2, [sp, -r5]
    70a8:	andls	r2, r7, #0, 4
    70ac:	blls	240bc0 <fputs@plt+0x23c888>
    70b0:	ldmdavs	sp, {r2, r3, r5, sl, fp, sp}
    70b4:	strtmi	sp, [r8], -fp, lsl #3
    70b8:			; <UNDEFINED> instruction: 0xf7ff2101
    70bc:			; <UNDEFINED> instruction: 0x4605f8f1
    70c0:	orrle	r2, r4, r0, lsl #16
    70c4:	svcls	0x000949b3
    70c8:			; <UNDEFINED> instruction: 0xf8d64479
    70cc:			; <UNDEFINED> instruction: 0xf00302b4
    70d0:	stmdals	pc, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    70d4:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70d8:			; <UNDEFINED> instruction: 0xf7fc4638
    70dc:	andcs	lr, r8, r2, asr pc
    70e0:	ldmib	r8, {r4, r5, r8, r9, sl, sp, lr, pc}^
    70e4:			; <UNDEFINED> instruction: 0xf1bbbc0c
    70e8:			; <UNDEFINED> instruction: 0xf17c0f01
    70ec:	vsubw.s8	q0, q0, d0
    70f0:			; <UNDEFINED> instruction: 0xf8d880bd
    70f4:			; <UNDEFINED> instruction: 0xf7fc000c
    70f8:	andcs	lr, r0, #68, 30	; 0x110
    70fc:	rscscc	pc, pc, pc, asr #32
    7100:	mvnscc	pc, pc, asr #32
    7104:	andcs	pc, ip, r8, asr #17
    7108:	smlabteq	ip, r8, r9, lr
    710c:			; <UNDEFINED> instruction: 0xe7749210
    7110:			; <UNDEFINED> instruction: 0xf47f2d00
    7114:	blge	3f2c70 <fputs@plt+0x3ee938>
    7118:	movwls	sl, #14860	; 0x3a0c
    711c:	blge	3989c8 <fputs@plt+0x394690>
    7120:	movwls	r9, #8704	; 0x2200
    7124:	blge	2f1954 <fputs@plt+0x2ed61c>
    7128:	strls	r4, [r1, #-1584]	; 0xfffff9d0
    712c:	streq	pc, [r2], #-268	; 0xfffffef4
    7130:			; <UNDEFINED> instruction: 0xf7ff940a
    7134:			; <UNDEFINED> instruction: 0xf1b0f997
    7138:	vmlsl.s8	q8, d0, d0
    713c:			; <UNDEFINED> instruction: 0xf8d880a1
    7140:	blge	407148 <fputs@plt+0x402e10>
    7144:	strtmi	r9, [sl], -fp, lsl #18
    7148:			; <UNDEFINED> instruction: 0xf8baf7ff
    714c:	stmdacs	r0, {r2, r9, sl, lr}
    7150:	adcshi	pc, r2, r0
    7154:	bls	3edd9c <fputs@plt+0x3e9a64>
    7158:	adcseq	pc, r4, #14024704	; 0xd60000
    715c:	strls	r2, [pc, #-2842]	; 664a <fputs@plt+0x2312>
    7160:	strtvs	r6, [r0], #-546	; 0xfffffdde
    7164:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    7168:	movwcs	lr, #51668	; 0xc9d4
    716c:			; <UNDEFINED> instruction: 0xf1732a01
    7170:	vsubw.s8	q0, q0, d0
    7174:	stmiavs	r0!, {r1, r3, r7, pc}^
    7178:	svc	0x0002f7fc
    717c:	rscscc	pc, pc, #79	; 0x4f
    7180:	mvnscc	pc, #79	; 0x4f
    7184:	ldrls	r6, [r0, #-229]	; 0xffffff1b
    7188:	movwcs	lr, #51652	; 0xc9c4
    718c:	blls	2c0c58 <fputs@plt+0x2bc920>
    7190:			; <UNDEFINED> instruction: 0xf8834981
    7194:	ldrbtmi	sl, [r9], #-0
    7198:			; <UNDEFINED> instruction: 0xf8d69a0a
    719c:			; <UNDEFINED> instruction: 0xf00302b4
    71a0:			; <UNDEFINED> instruction: 0xe6c2fd1f
    71a4:			; <UNDEFINED> instruction: 0xf8d6497d
    71a8:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    71ac:	ldc2	0, cr15, [r8, #-12]
    71b0:			; <UNDEFINED> instruction: 0xf7fc4638
    71b4:	andscs	lr, r7, r6, ror #29
    71b8:	ldrtmi	lr, [r8], -r4, asr #13
    71bc:	mcr	7, 7, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    71c0:	ldrt	r2, [pc], r3
    71c4:	svcls	0x00094976
    71c8:			; <UNDEFINED> instruction: 0xf8d64479
    71cc:			; <UNDEFINED> instruction: 0xf00302b4
    71d0:	stmdals	pc, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    71d4:	svc	0x00aaf7fc
    71d8:			; <UNDEFINED> instruction: 0xf7fc4638
    71dc:	ldrdcs	lr, [sp], -r2
    71e0:	ldmdbmi	r0!, {r4, r5, r7, r9, sl, sp, lr, pc}^
    71e4:	adcseq	pc, r4, #14024704	; 0xd60000
    71e8:			; <UNDEFINED> instruction: 0xf0034479
    71ec:	stmdals	pc, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    71f0:	svc	0x009cf7fc
    71f4:			; <UNDEFINED> instruction: 0xf7fc4638
    71f8:	andscs	lr, r5, r4, asr #29
    71fc:	strtmi	lr, [r8], -r2, lsr #13
    7200:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    7204:			; <UNDEFINED> instruction: 0xf8d64968
    7208:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    720c:	stc2l	0, cr15, [r8], #12
    7210:			; <UNDEFINED> instruction: 0xf7fc980f
    7214:	ldrtmi	lr, [r8], -ip, lsl #31
    7218:	mrc	7, 5, APSR_nzcv, cr2, cr12, {7}
    721c:			; <UNDEFINED> instruction: 0xe6912012
    7220:	ldrtmi	r9, [r8], -r9, lsl #30
    7224:	mcr	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    7228:	str	r2, [fp], r7
    722c:	svcls	0x0009495f
    7230:			; <UNDEFINED> instruction: 0xf8d64479
    7234:			; <UNDEFINED> instruction: 0xf00302b4
    7238:	stmdals	pc, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    723c:	svc	0x0076f7fc
    7240:			; <UNDEFINED> instruction: 0xf7fc4638
    7244:	mulcs	r9, lr, lr
    7248:	ldmib	sp, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    724c:			; <UNDEFINED> instruction: 0xf8d88708
    7250:	bvs	1713258 <fputs@plt+0x170ef20>
    7254:	ldmdbmi	r6, {r0, r3, r5, r6, r9, sl, sp, lr, pc}^
    7258:	adcseq	pc, r4, #14024704	; 0xd60000
    725c:			; <UNDEFINED> instruction: 0xf0034479
    7260:	stmdals	pc, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7264:	svc	0x0062f7fc
    7268:	strbt	r2, [fp], -r1
    726c:	ldmdbmi	r1, {r0, r3, r8, r9, sl, fp, ip, pc}^
    7270:			; <UNDEFINED> instruction: 0xf0034479
    7274:			; <UNDEFINED> instruction: 0x4638fcb5
    7278:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    727c:	strbt	r2, [r1], -sl
    7280:			; <UNDEFINED> instruction: 0xf7fc4638
    7284:	andcs	lr, lr, lr, ror lr
    7288:	stmdbmi	fp, {r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    728c:			; <UNDEFINED> instruction: 0xf0034479
    7290:	ldrtmi	pc, [r8], -r7, lsr #25	; <UNPREDICTABLE>
    7294:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    7298:			; <UNDEFINED> instruction: 0xe6532010
    729c:			; <UNDEFINED> instruction: 0xf8d64947
    72a0:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    72a4:	ldc2	0, cr15, [ip], {3}
    72a8:			; <UNDEFINED> instruction: 0xf7fc980f
    72ac:	ldrtmi	lr, [r8], -r0, asr #30
    72b0:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    72b4:	strb	r2, [r5], -r4
    72b8:			; <UNDEFINED> instruction: 0xf8d64941
    72bc:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    72c0:	stc2	0, cr15, [lr], {3}
    72c4:			; <UNDEFINED> instruction: 0xf7fc980f
    72c8:	shasxmi	lr, r8, r2
    72cc:	mrc	7, 2, APSR_nzcv, cr8, cr12, {7}
    72d0:	ldrt	r2, [r7], -pc
    72d4:	svcls	0x0009493b
    72d8:			; <UNDEFINED> instruction: 0xf8d64479
    72dc:			; <UNDEFINED> instruction: 0xf00302b4
    72e0:	stmdals	pc, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    72e4:	svc	0x0022f7fc
    72e8:			; <UNDEFINED> instruction: 0xf7fc4638
    72ec:	andcs	lr, ip, sl, asr #28
    72f0:	ldmdbmi	r5!, {r3, r5, r9, sl, sp, lr, pc}
    72f4:	ldrbtmi	r9, [r9], #-3849	; 0xfffff0f7
    72f8:	adcseq	pc, r4, #14024704	; 0xd60000
    72fc:	ldc2l	0, cr15, [r0], #-12
    7300:			; <UNDEFINED> instruction: 0xf7fc980f
    7304:	shadd16mi	lr, r8, r4
    7308:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    730c:	ldr	r2, [r9], -fp
    7310:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    7314:			; <UNDEFINED> instruction: 0xf8d6492d
    7318:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    731c:	stc2l	0, cr15, [r0], #-12
    7320:			; <UNDEFINED> instruction: 0xf7fc980f
    7324:	andcs	lr, r2, r4, lsl #30
    7328:	stmdbmi	r9!, {r2, r3, r9, sl, sp, lr, pc}
    732c:	adcseq	pc, r4, #14024704	; 0xd60000
    7330:			; <UNDEFINED> instruction: 0xf0034479
    7334:	stmdals	pc, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7338:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    733c:			; <UNDEFINED> instruction: 0xf7fc4638
    7340:	andscs	lr, r3, r0, lsr #28
    7344:	stmdbmi	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    7348:	adcseq	pc, r4, #14024704	; 0xd60000
    734c:			; <UNDEFINED> instruction: 0xf0034479
    7350:	stmdals	pc, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7354:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    7358:			; <UNDEFINED> instruction: 0xf7fc4638
    735c:	andscs	lr, r4, r2, lsl lr
    7360:	ldmdbmi	sp, {r4, r5, r6, r7, r8, sl, sp, lr, pc}
    7364:	adcseq	pc, r4, #14024704	; 0xd60000
    7368:			; <UNDEFINED> instruction: 0xf0034479
    736c:	stmdals	pc, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7370:	mrc	7, 6, APSR_nzcv, cr12, cr12, {7}
    7374:			; <UNDEFINED> instruction: 0xf7fc4638
    7378:	andscs	lr, r6, r4, lsl #28
    737c:	svclt	0x0000e5e2
    7380:	andeq	r2, r3, r6, ror #30
    7384:	muleq	r0, r8, r2
    7388:	andeq	sp, r0, sl, lsl #14
    738c:	strdeq	r2, [r3], -r0
    7390:	andeq	sp, r0, r6, lsl r5
    7394:	andeq	sp, r0, r0, ror #9
    7398:	andeq	sp, r0, r2, ror #8
    739c:	andeq	sp, r0, sl, ror r4
    73a0:	andeq	sp, r0, r0, ror #7
    73a4:	andeq	sp, r0, r0, asr #7
    73a8:	muleq	r0, lr, r3
    73ac:	andeq	sp, r0, r8, ror r3
    73b0:	andeq	sp, r0, ip, asr #6
    73b4:	andeq	sp, r0, r4, ror #6
    73b8:	andeq	sp, r0, r8, asr #6
    73bc:	andeq	sp, r0, r6, lsl #6
    73c0:	andeq	sp, r0, sl, ror #5
    73c4:	ldrdeq	sp, [r0], -r0
    73c8:			; <UNDEFINED> instruction: 0x0000d2b2
    73cc:	andeq	sp, r0, lr, lsl #5
    73d0:	andeq	sp, r0, r8, ror r2
    73d4:	andeq	sp, r0, ip, asr r2
    73d8:	andeq	sp, r0, r0, asr #4
    73dc:	mvnsmi	lr, sp, lsr #18
    73e0:	stclmi	0, cr11, [r4, #-536]!	; 0xfffffde8
    73e4:	stclmi	6, cr4, [r4], #-28	; 0xffffffe4
    73e8:	ldrbtmi	r4, [sp], #-1680	; 0xfffff970
    73ec:	ldrmi	r4, [lr], -r8, lsl #12
    73f0:	stmdbpl	ip!, {r0, r8, fp, sp, pc}
    73f4:	andcs	sl, r0, #2048	; 0x800
    73f8:	strls	r6, [r5], #-2084	; 0xfffff7dc
    73fc:	streq	pc, [r0], #-79	; 0xffffffb1
    7400:	mcrr2	0, 0, pc, r4, cr11	; <UNPREDICTABLE>
    7404:			; <UNDEFINED> instruction: 0xf0402800
    7408:	strmi	r8, [r5], -r8, lsr #1
    740c:	stmdavc	r4, {r0, fp, ip, pc}
    7410:			; <UNDEFINED> instruction: 0xf7fcb1e4
    7414:	stmdacs	r1, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    7418:	blmi	163d894 <fputs@plt+0x163955c>
    741c:	movwls	r4, #5243	; 0x147b
    7420:			; <UNDEFINED> instruction: 0x46424957
    7424:	strcs	r4, [r4, #-1592]	; 0xfffff9c8
    7428:			; <UNDEFINED> instruction: 0xf0034479
    742c:	bmi	1586398 <fputs@plt+0x1582060>
    7430:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
    7434:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7438:	subsmi	r9, sl, r5, lsl #22
    743c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7440:	addshi	pc, r5, r0, asr #32
    7444:	andlt	r4, r6, r8, lsr #12
    7448:	ldrhhi	lr, [r0, #141]!	; 0x8d
    744c:	andcc	lr, r2, #3620864	; 0x374000
    7450:	andcc	lr, r0, #3244032	; 0x318000
    7454:			; <UNDEFINED> instruction: 0xf1a4e7eb
    7458:	stmdbcs	fp!, {r1, r6, r8}
    745c:	movwge	sp, #10464	; 0x28e0
    7460:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    7464:			; <UNDEFINED> instruction: 0x47184413
    7468:			; <UNDEFINED> instruction: 0xffffffe5
    746c:			; <UNDEFINED> instruction: 0xffffffb9
    7470:			; <UNDEFINED> instruction: 0xffffffb9
    7474:			; <UNDEFINED> instruction: 0xffffffb9
    7478:			; <UNDEFINED> instruction: 0xffffffb9
    747c:	ldrdeq	r0, [r0], -sp
    7480:			; <UNDEFINED> instruction: 0xffffffb9
    7484:			; <UNDEFINED> instruction: 0xffffffb9
    7488:			; <UNDEFINED> instruction: 0xffffffb9
    748c:	andeq	r0, r0, r7, asr #1
    7490:			; <UNDEFINED> instruction: 0xffffffb9
    7494:	strheq	r0, [r0], -r1
    7498:			; <UNDEFINED> instruction: 0xffffffb9
    749c:			; <UNDEFINED> instruction: 0xffffffb9
    74a0:			; <UNDEFINED> instruction: 0xffffffb9
    74a4:			; <UNDEFINED> instruction: 0xffffffb9
    74a8:			; <UNDEFINED> instruction: 0xffffffb9
    74ac:			; <UNDEFINED> instruction: 0xffffffb9
    74b0:			; <UNDEFINED> instruction: 0xffffffb9
    74b4:			; <UNDEFINED> instruction: 0xffffffb9
    74b8:			; <UNDEFINED> instruction: 0xffffffb9
    74bc:			; <UNDEFINED> instruction: 0xffffffb9
    74c0:			; <UNDEFINED> instruction: 0xffffffb9
    74c4:			; <UNDEFINED> instruction: 0xffffffb9
    74c8:			; <UNDEFINED> instruction: 0xffffffb9
    74cc:			; <UNDEFINED> instruction: 0xffffffb9
    74d0:			; <UNDEFINED> instruction: 0xffffffb9
    74d4:			; <UNDEFINED> instruction: 0xffffffb9
    74d8:			; <UNDEFINED> instruction: 0xffffffb9
    74dc:			; <UNDEFINED> instruction: 0xffffffb9
    74e0:			; <UNDEFINED> instruction: 0xffffffb9
    74e4:			; <UNDEFINED> instruction: 0xffffffb9
    74e8:			; <UNDEFINED> instruction: 0xffffffe5
    74ec:			; <UNDEFINED> instruction: 0xffffffb9
    74f0:			; <UNDEFINED> instruction: 0xffffffb9
    74f4:			; <UNDEFINED> instruction: 0xffffffb9
    74f8:			; <UNDEFINED> instruction: 0xffffffb9
    74fc:	ldrdeq	r0, [r0], -sp
    7500:			; <UNDEFINED> instruction: 0xffffffb9
    7504:			; <UNDEFINED> instruction: 0xffffffb9
    7508:			; <UNDEFINED> instruction: 0xffffffb9
    750c:	andeq	r0, r0, r7, asr #1
    7510:			; <UNDEFINED> instruction: 0xffffffb9
    7514:	strheq	r0, [r0], -r1
    7518:	ldrdeq	lr, [r2, -sp]
    751c:			; <UNDEFINED> instruction: 0xf5712800
    7520:	ble	8a0128 <fputs@plt+0x89bdf0>
    7524:	streq	r0, [r3, #-1290]	; 0xfffffaf6
    7528:	andscc	lr, r0, #270336	; 0x42000
    752c:	ldmib	sp, {r4, r7, r8, r9, sl, sp, lr, pc}^
    7530:	stmdacs	r0, {r1, r8}
    7534:	movwne	pc, #1393	; 0x571	; <UNPREDICTABLE>
    7538:	addeq	sp, sl, #94208	; 0x17000
    753c:	b	1087f50 <fputs@plt+0x1083c18>
    7540:			; <UNDEFINED> instruction: 0xe7855290
    7544:	ldrdeq	lr, [r2, -sp]
    7548:			; <UNDEFINED> instruction: 0xf1712800
    754c:	ble	30815c <fputs@plt+0x303e24>
    7550:	streq	r0, [r3, sl, lsl #15]
    7554:	addseq	lr, r0, #270336	; 0x42000
    7558:	stmdbmi	fp, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    755c:	ldrtmi	r4, [r8], -r2, asr #12
    7560:	ldrbtmi	r2, [r9], #-1284	; 0xfffffafc
    7564:	blx	f4357a <fputs@plt+0xf3f242>
    7568:	ldrcs	lr, [r1, #-1889]	; 0xfffff89f
    756c:			; <UNDEFINED> instruction: 0xf7fce75f
    7570:	svclt	0x0000ec64
    7574:	andeq	r2, r3, r2, asr r9
    7578:	muleq	r0, r8, r2
    757c:	andeq	r0, r1, r0, lsl #22
    7580:	andeq	sp, r0, r4, asr #4
    7584:	andeq	r2, r3, sl, lsl #18
    7588:	andeq	sp, r0, r6, ror #1
    758c:	svcmi	0x00f8e92d
    7590:	ldrmi	r4, [r0], lr, lsl #12
    7594:			; <UNDEFINED> instruction: 0xf7fc4604
    7598:	strmi	lr, [r5], -r8, lsl #27
    759c:	ldmdavs	r0!, {r6, r8, fp, ip, sp, pc}
    75a0:	stcl	7, cr15, [lr], #1008	; 0x3f0
    75a4:			; <UNDEFINED> instruction: 0x46206035
    75a8:	svcmi	0x00f8e8bd
    75ac:	blt	16435d4 <fputs@plt+0x163f29c>
    75b0:	andcs	r4, r7, #868352	; 0xd4000
    75b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    75b8:	bl	ff4455b0 <fputs@plt+0xff441278>
    75bc:	teqle	lr, r0, lsl #16
    75c0:			; <UNDEFINED> instruction: 0x46204932
    75c4:			; <UNDEFINED> instruction: 0xf7fc4479
    75c8:	biclt	lr, r0, #18944	; 0x4a00
    75cc:			; <UNDEFINED> instruction: 0xf7fc1c68
    75d0:			; <UNDEFINED> instruction: 0x4681ed3e
    75d4:			; <UNDEFINED> instruction: 0xf8dfb348
    75d8:			; <UNDEFINED> instruction: 0x4607b0b8
    75dc:	strtmi	r7, [r5], -r3, lsr #16
    75e0:			; <UNDEFINED> instruction: 0xf04f44fb
    75e4:			; <UNDEFINED> instruction: 0x46590a5c
    75e8:	mvnlt	r4, r8, lsr #12
    75ec:	ldc	7, cr15, [r8], {252}	; 0xfc
    75f0:	strmi	r4, [r5], #-1577	; 0xfffff9d7
    75f4:	ldrtmi	r4, [r8], -r2, lsl #12
    75f8:			; <UNDEFINED> instruction: 0xf7fc4417
    75fc:	stmdavc	fp!, {r5, r6, r7, sl, fp, sp, lr, pc}
    7600:	andle	r2, pc, sl, lsr fp	; <UNPREDICTABLE>
    7604:	mvnle	r2, ip, asr fp
    7608:	blcs	ea57bc <fputs@plt+0xea1484>
    760c:	blcs	173b684 <fputs@plt+0x173734c>
    7610:	andsle	r4, r9, sl, lsr r6
    7614:			; <UNDEFINED> instruction: 0xf802b1eb
    7618:	strcc	sl, [r2, #-2818]	; 0xfffff4fe
    761c:			; <UNDEFINED> instruction: 0x4617707b
    7620:	strb	r7, [r0, fp, lsr #16]!
    7624:	ldmiblt	fp!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    7628:	ldmdavs	r0!, {r0, r1, r3, r4, r5, ip, sp, lr}
    762c:	stc	7, cr15, [r8], #1008	; 0x3f0
    7630:			; <UNDEFINED> instruction: 0xf8c64620
    7634:	pop	{ip, pc}
    7638:			; <UNDEFINED> instruction: 0xf0084ff8
    763c:			; <UNDEFINED> instruction: 0x4620ba11
    7640:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    7644:	str	r4, [sl, r5, lsl #12]!
    7648:	blcc	8566c <fputs@plt+0x81334>
    764c:	stmdavc	fp!, {r1, r8, sl, ip, sp}
    7650:			; <UNDEFINED> instruction: 0xf807e7c9
    7654:	strb	sl, [r7, r1, lsl #22]!
    7658:			; <UNDEFINED> instruction: 0xf7fc1c68
    765c:	movwcs	lr, #3360	; 0xd20
    7660:			; <UNDEFINED> instruction: 0x4605703b
    7664:			; <UNDEFINED> instruction: 0xf7fc6830
    7668:			; <UNDEFINED> instruction: 0xf8c6ec8c
    766c:	stccs	0, cr9, [r0, #-0]
    7670:			; <UNDEFINED> instruction: 0xf8d8d099
    7674:			; <UNDEFINED> instruction: 0xf7fc0000
    7678:	strtmi	lr, [r0], -r4, lsl #25
    767c:	andpl	pc, r0, r8, asr #17
    7680:	svcmi	0x00f8e8bd
    7684:	stmiblt	ip!, {r3, ip, sp, lr, pc}^
    7688:	ldrdeq	sp, [r0], -lr
    768c:	ldrdeq	sp, [r0], -r8
    7690:	strheq	sp, [r0], -ip
    7694:	svcmi	0x00f0e92d
    7698:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    769c:			; <UNDEFINED> instruction: 0xf04f8b04
    76a0:			; <UNDEFINED> instruction: 0xf8df0800
    76a4:			; <UNDEFINED> instruction: 0xf8df4d58
    76a8:	ldrbtmi	r0, [ip], #-3416	; 0xfffff2a8
    76ac:	andls	fp, r9, #159	; 0x9f
    76b0:	stmdavs	r0, {r5, fp, ip, lr}
    76b4:			; <UNDEFINED> instruction: 0xf04f901d
    76b8:	movwls	r0, #16384	; 0x4000
    76bc:	stclcc	8, cr15, [r4, #-892]	; 0xfffffc84
    76c0:	andhi	pc, r0, r2, lsl #17
    76c4:	ldrbtmi	r7, [fp], #-2106	; 0xfffff7c6
    76c8:	blls	b2c2e4 <fputs@plt+0xb27fac>
    76cc:	tstls	r8, sp, lsr #20
    76d0:			; <UNDEFINED> instruction: 0xf0009307
    76d4:			; <UNDEFINED> instruction: 0x463883fa
    76d8:	stcl	7, cr15, [r6], #1008	; 0x3f0
    76dc:	blcs	1ba57d0 <fputs@plt+0x1ba1498>
    76e0:	cmple	sl, r2, lsl #13
    76e4:	blcs	1be58d8 <fputs@plt+0x1be15a0>
    76e8:	ldmvc	fp!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
    76ec:	cmple	r4, sp, lsr #22
    76f0:	movwls	r3, #26371	; 0x6703
    76f4:	movwls	r2, #41729	; 0xa301
    76f8:	stclt	8, cr15, [ip, #-892]	; 0xfffffc84
    76fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7700:	stcmi	8, cr15, [r8, #-892]	; 0xfffffc84
    7704:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    7708:			; <UNDEFINED> instruction: 0x465344fb
    770c:	sxtahmi	r4, r0, ip, ror #8
    7710:			; <UNDEFINED> instruction: 0x465e3410
    7714:	strbmi	r4, [sl], sp, asr #12
    7718:			; <UNDEFINED> instruction: 0xf8cd469b
    771c:	and	r9, r5, ip
    7720:	strcc	r3, [ip], #-1281	; 0xfffffaff
    7724:	andsle	r2, r9, fp, ror #27
    7728:	stcvs	8, cr15, [ip], {84}	; 0x54
    772c:			; <UNDEFINED> instruction: 0x4639465a
    7730:			; <UNDEFINED> instruction: 0xf7fc4630
    7734:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    7738:			; <UNDEFINED> instruction: 0x4630d0f2
    773c:			; <UNDEFINED> instruction: 0xf7fc4639
    7740:			; <UNDEFINED> instruction: 0xf854ec6e
    7744:			; <UNDEFINED> instruction: 0xf1093c10
    7748:	strtmi	r0, [r8], r1, lsl #18
    774c:	bllt	122c360 <fputs@plt+0x1228028>
    7750:	strcc	r3, [ip], #-1281	; 0xfffffaff
    7754:			; <UNDEFINED> instruction: 0xf04f2deb
    7758:	mvnle	r0, r1, lsl #20
    775c:	svceq	0x0001f1b9
    7760:	ldrbmi	r4, [r0], r6, asr #12
    7764:			; <UNDEFINED> instruction: 0xf04fbfc8
    7768:			; <UNDEFINED> instruction: 0xdc030b01
    776c:	tstle	ip, r4, ror ip
    7770:	bleq	c38b4 <fputs@plt+0xbf57c>
    7774:	ldccs	8, cr15, [r8], {223}	; 0xdf
    7778:	stccc	8, cr15, [r4], {223}	; 0xdf
    777c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7780:	blls	7617f0 <fputs@plt+0x75d4b8>
    7784:			; <UNDEFINED> instruction: 0xf04f405a
    7788:			; <UNDEFINED> instruction: 0xf0420300
    778c:	ldrbmi	r8, [r8], -r9, lsl #9
    7790:	ldc	0, cr11, [sp], #124	; 0x7c
    7794:	pop	{r2, r8, r9, fp, pc}
    7798:	movwcs	r8, #4080	; 0xff0
    779c:	movwcs	r9, #4874	; 0x130a
    77a0:	str	r9, [r9, r6, lsl #6]!
    77a4:			; <UNDEFINED> instruction: 0xf04f462e
    77a8:	blls	2897b4 <fputs@plt+0x28547c>
    77ac:			; <UNDEFINED> instruction: 0xf8dfb15b
    77b0:	andcs	r3, ip, #100, 24	; 0x6400
    77b4:	blx	989aa <fputs@plt+0x94672>
    77b8:	ldmvs	fp, {r1, r2, r8, r9, ip, sp}
    77bc:	svclt	0x00182b01
    77c0:	bleq	4c3904 <fputs@plt+0x4bf5cc>
    77c4:	blls	fbf24 <fputs@plt+0xf7bec>
    77c8:	stmdbls	r6, {r0, r2, r3, r4, fp, ip, sp, lr}
    77cc:	stcls	6, cr4, [r7], {50}	; 0x32
    77d0:	stmdbcs	r0, {r0, r1, r2, r6, r9, sl, lr}
    77d4:	mcrrls	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    77d8:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    77dc:	ldrdhi	pc, [ip], -sp
    77e0:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    77e4:	movwls	r9, #49411	; 0xc103
    77e8:	movwcs	fp, #12052	; 0x2f14
    77ec:	movwls	r2, #41729	; 0xa301
    77f0:	movwls	r0, #45195	; 0xb08b
    77f4:	ldmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
    77f8:			; <UNDEFINED> instruction: 0xf8cd5a08
    77fc:	ldrtmi	r9, [r9], r0, lsr #32
    7800:			; <UNDEFINED> instruction: 0xf898b10f
    7804:	mrrcne	0, 0, r9, r0, cr1
    7808:	movthi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    780c:	ldceq	8, cr15, [r0], {223}	; 0xdf
    7810:	ldrbtmi	r2, [r8], #-268	; 0xfffffef4
    7814:	andeq	pc, r2, #1024	; 0x400
    7818:	bcs	61a68 <fputs@plt+0x5d730>
    781c:	teqhi	r8, #64, 4	; <UNPREDICTABLE>
    7820:			; <UNDEFINED> instruction: 0xf0402f00
    7824:			; <UNDEFINED> instruction: 0xf8988317
    7828:	stmdbcs	r0, {r0, ip}
    782c:	tsthi	r2, #0	; <UNPREDICTABLE>
    7830:			; <UNDEFINED> instruction: 0xf1082a03
    7834:			; <UNDEFINED> instruction: 0xf04f0501
    7838:			; <UNDEFINED> instruction: 0xf0000601
    783c:			; <UNDEFINED> instruction: 0xf1a38317
    7840:	bcs	15c80d4 <fputs@plt+0x15c3d9c>
    7844:			; <UNDEFINED> instruction: 0xa102d894
    7848:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    784c:	smladmi	r8, r1, r4, r4
    7850:	strdeq	r0, [r0], -r1
    7854:	andeq	r0, r0, pc, ror r4
    7858:			; <UNDEFINED> instruction: 0xffffff21
    785c:			; <UNDEFINED> instruction: 0xffffff21
    7860:			; <UNDEFINED> instruction: 0xffffff21
    7864:			; <UNDEFINED> instruction: 0xffffff21
    7868:			; <UNDEFINED> instruction: 0xffffff21
    786c:	andeq	r0, r0, r1, ror #6
    7870:			; <UNDEFINED> instruction: 0xffffff21
    7874:			; <UNDEFINED> instruction: 0xffffff21
    7878:			; <UNDEFINED> instruction: 0xffffff21
    787c:			; <UNDEFINED> instruction: 0xffffff21
    7880:			; <UNDEFINED> instruction: 0xffffff21
    7884:			; <UNDEFINED> instruction: 0x000007b9
    7888:	andeq	r0, r0, r5, asr #14
    788c:	andeq	r0, r0, sp, lsr r7
    7890:	andeq	r0, r0, r5, lsr r7
    7894:	andeq	r0, r0, r5, lsl #16
    7898:			; <UNDEFINED> instruction: 0xffffff21
    789c:	andeq	r0, r0, sp, lsr #14
    78a0:			; <UNDEFINED> instruction: 0xffffff21
    78a4:			; <UNDEFINED> instruction: 0xffffff21
    78a8:			; <UNDEFINED> instruction: 0xffffff21
    78ac:	andeq	r0, r0, r7, ror #29
    78b0:			; <UNDEFINED> instruction: 0xffffff21
    78b4:			; <UNDEFINED> instruction: 0xffffff21
    78b8:			; <UNDEFINED> instruction: 0xffffff21
    78bc:			; <UNDEFINED> instruction: 0xffffff21
    78c0:			; <UNDEFINED> instruction: 0xffffff21
    78c4:			; <UNDEFINED> instruction: 0xffffff21
    78c8:	andeq	r0, r0, fp, lsl #14
    78cc:	andeq	r0, r0, r9, lsr #19
    78d0:	andeq	r0, r0, r3, lsl #19
    78d4:	andeq	r0, r0, fp, asr r9
    78d8:	andeq	r0, r0, r1, ror #2
    78dc:	andeq	r0, r0, r3, lsr #18
    78e0:	andeq	r0, r0, fp, ror #17
    78e4:	andeq	r0, r0, r5, lsl #8
    78e8:	andeq	r0, r0, fp, asr #17
    78ec:			; <UNDEFINED> instruction: 0x000008b9
    78f0:	muleq	r0, sp, r8
    78f4:	andeq	r0, r0, fp, lsl #17
    78f8:	andeq	r0, r0, fp, ror r8
    78fc:	andeq	r0, r0, r1, ror #16
    7900:	andeq	r0, r0, r9, lsl #13
    7904:	andeq	r0, r0, r9, lsr r8
    7908:	andeq	r0, r0, r3, lsl r8
    790c:	andeq	r0, r0, sp, lsl #16
    7910:	andeq	r0, r0, r7, lsl #26
    7914:	ldrdeq	r0, [r0], -r1
    7918:	andeq	r0, r0, r1, lsl sp
    791c:	andeq	r0, r0, r1, asr #25
    7920:			; <UNDEFINED> instruction: 0xffffff21
    7924:	muleq	r0, r9, ip
    7928:	andeq	r0, r0, r3, ror ip
    792c:	andeq	r0, r0, pc, asr #24
    7930:			; <UNDEFINED> instruction: 0xffffff21
    7934:			; <UNDEFINED> instruction: 0xffffff21
    7938:			; <UNDEFINED> instruction: 0xffffff21
    793c:			; <UNDEFINED> instruction: 0xffffff21
    7940:			; <UNDEFINED> instruction: 0xffffff21
    7944:			; <UNDEFINED> instruction: 0xffffff21
    7948:	andeq	r0, r0, r7, asr #24
    794c:	andeq	r0, r0, r7, lsr #28
    7950:	andeq	r0, r0, sp, lsr sp
    7954:	andeq	r0, r0, pc, asr sp
    7958:	andeq	r0, r0, r5, ror fp
    795c:	andeq	r0, r0, sp, asr fp
    7960:	andeq	r0, r0, r5, asr fp
    7964:	andeq	r0, r0, r5, asr #22
    7968:	andeq	r0, r0, r3, lsr fp
    796c:	muleq	r0, r5, sl
    7970:	andeq	r0, r0, sp, lsl #21
    7974:	andeq	r0, r0, r5, lsl #21
    7978:	andeq	r0, r0, r5, ror #20
    797c:			; <UNDEFINED> instruction: 0x000009b1
    7980:	muleq	r0, r9, r6
    7984:	andeq	r0, r0, sp, asr sl
    7988:	andeq	r0, r0, sp, asr r4
    798c:	andeq	r0, r0, pc, asr #19
    7990:	andeq	r0, r0, r3, asr #29
    7994:	andeq	r0, r0, pc, lsr #24
    7998:	andeq	r0, r0, r1, lsl #24
    799c:	strdeq	r0, [r0], -r1
    79a0:	muleq	r0, r9, lr
    79a4:	andeq	r0, r0, r5, ror #28
    79a8:	andeq	r0, r0, pc, lsl #22
    79ac:	muleq	r0, sp, sl
    79b0:	svceq	0x007af1b9
    79b4:	mrcge	6, 6, APSR_nzcv, cr12, cr15, {1}
    79b8:			; <UNDEFINED> instruction: 0xf853a302
    79bc:	ldrmi	r2, [r3], #-41	; 0xffffffd7
    79c0:	svclt	0x00004718
    79c4:	andeq	r1, r0, r3, lsr #18
    79c8:			; <UNDEFINED> instruction: 0xfffffdad
    79cc:			; <UNDEFINED> instruction: 0xfffffdad
    79d0:			; <UNDEFINED> instruction: 0xfffffdad
    79d4:			; <UNDEFINED> instruction: 0xfffffdad
    79d8:			; <UNDEFINED> instruction: 0xfffffdad
    79dc:			; <UNDEFINED> instruction: 0xfffffdad
    79e0:			; <UNDEFINED> instruction: 0xfffffdad
    79e4:			; <UNDEFINED> instruction: 0xfffffdad
    79e8:			; <UNDEFINED> instruction: 0xfffffdad
    79ec:			; <UNDEFINED> instruction: 0xfffffdad
    79f0:			; <UNDEFINED> instruction: 0xfffffdad
    79f4:			; <UNDEFINED> instruction: 0xfffffdad
    79f8:			; <UNDEFINED> instruction: 0xfffffdad
    79fc:			; <UNDEFINED> instruction: 0xfffffdad
    7a00:			; <UNDEFINED> instruction: 0xfffffdad
    7a04:			; <UNDEFINED> instruction: 0xfffffdad
    7a08:			; <UNDEFINED> instruction: 0xfffffdad
    7a0c:			; <UNDEFINED> instruction: 0xfffffdad
    7a10:			; <UNDEFINED> instruction: 0xfffffdad
    7a14:			; <UNDEFINED> instruction: 0xfffffdad
    7a18:			; <UNDEFINED> instruction: 0xfffffdad
    7a1c:			; <UNDEFINED> instruction: 0xfffffdad
    7a20:			; <UNDEFINED> instruction: 0xfffffdad
    7a24:			; <UNDEFINED> instruction: 0xfffffdad
    7a28:			; <UNDEFINED> instruction: 0xfffffdad
    7a2c:			; <UNDEFINED> instruction: 0xfffffdad
    7a30:			; <UNDEFINED> instruction: 0xfffffdad
    7a34:			; <UNDEFINED> instruction: 0xfffffdad
    7a38:			; <UNDEFINED> instruction: 0xfffffdad
    7a3c:			; <UNDEFINED> instruction: 0xfffffdad
    7a40:			; <UNDEFINED> instruction: 0xfffffdad
    7a44:			; <UNDEFINED> instruction: 0xfffffdad
    7a48:			; <UNDEFINED> instruction: 0xfffffdad
    7a4c:			; <UNDEFINED> instruction: 0xfffffdad
    7a50:			; <UNDEFINED> instruction: 0xfffffdad
    7a54:			; <UNDEFINED> instruction: 0xfffffdad
    7a58:			; <UNDEFINED> instruction: 0xfffffdad
    7a5c:			; <UNDEFINED> instruction: 0xfffffdad
    7a60:			; <UNDEFINED> instruction: 0xfffffdad
    7a64:			; <UNDEFINED> instruction: 0xfffffdad
    7a68:			; <UNDEFINED> instruction: 0xfffffdad
    7a6c:			; <UNDEFINED> instruction: 0xfffffdad
    7a70:			; <UNDEFINED> instruction: 0xfffffdad
    7a74:			; <UNDEFINED> instruction: 0xfffffdad
    7a78:			; <UNDEFINED> instruction: 0xfffffdad
    7a7c:			; <UNDEFINED> instruction: 0xfffffdad
    7a80:			; <UNDEFINED> instruction: 0xfffffdad
    7a84:	andeq	r1, r0, r5, lsr r9
    7a88:	andeq	r1, r0, pc, asr r9
    7a8c:	andeq	r1, r0, fp, lsl #19
    7a90:			; <UNDEFINED> instruction: 0x000019b5
    7a94:	andeq	r1, r0, r9, lsl #20
    7a98:	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    7a9c:	andeq	r1, r0, r1, lsr #20
    7aa0:	andeq	r1, r0, r7, asr #9
    7aa4:	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7aa8:	andeq	r1, r0, r7, ror #23
    7aac:			; <UNDEFINED> instruction: 0xfffffdad
    7ab0:			; <UNDEFINED> instruction: 0xfffffdad
    7ab4:			; <UNDEFINED> instruction: 0xfffffdad
    7ab8:			; <UNDEFINED> instruction: 0xfffffdad
    7abc:			; <UNDEFINED> instruction: 0xfffffdad
    7ac0:			; <UNDEFINED> instruction: 0xfffffdad
    7ac4:			; <UNDEFINED> instruction: 0xfffffdad
    7ac8:	andeq	r1, r0, sp, ror #25
    7acc:	andeq	r1, r0, r5, lsr #22
    7ad0:	andeq	r1, r0, sp, lsr fp
    7ad4:	andeq	r1, r0, r5, lsl #25
    7ad8:			; <UNDEFINED> instruction: 0xfffffdad
    7adc:			; <UNDEFINED> instruction: 0xfffffdad
    7ae0:			; <UNDEFINED> instruction: 0xfffffdad
    7ae4:			; <UNDEFINED> instruction: 0xfffffdad
    7ae8:			; <UNDEFINED> instruction: 0xfffffdad
    7aec:			; <UNDEFINED> instruction: 0xfffffdad
    7af0:			; <UNDEFINED> instruction: 0xfffffdad
    7af4:			; <UNDEFINED> instruction: 0xfffffdad
    7af8:			; <UNDEFINED> instruction: 0xfffffdad
    7afc:			; <UNDEFINED> instruction: 0xfffffdad
    7b00:			; <UNDEFINED> instruction: 0xfffffdad
    7b04:	andeq	r1, r0, pc, lsr #26
    7b08:			; <UNDEFINED> instruction: 0xfffffdad
    7b0c:			; <UNDEFINED> instruction: 0xfffffdad
    7b10:			; <UNDEFINED> instruction: 0xfffffdad
    7b14:			; <UNDEFINED> instruction: 0xfffffdad
    7b18:			; <UNDEFINED> instruction: 0xfffffdad
    7b1c:			; <UNDEFINED> instruction: 0xfffffdad
    7b20:			; <UNDEFINED> instruction: 0xfffffdad
    7b24:			; <UNDEFINED> instruction: 0xfffffdad
    7b28:			; <UNDEFINED> instruction: 0xfffffdad
    7b2c:			; <UNDEFINED> instruction: 0xfffffdad
    7b30:			; <UNDEFINED> instruction: 0xfffffdad
    7b34:			; <UNDEFINED> instruction: 0xfffffdad
    7b38:			; <UNDEFINED> instruction: 0xfffffdad
    7b3c:			; <UNDEFINED> instruction: 0xfffffdad
    7b40:			; <UNDEFINED> instruction: 0xfffffdad
    7b44:			; <UNDEFINED> instruction: 0xfffffdad
    7b48:	andeq	r1, r0, r9, ror #20
    7b4c:			; <UNDEFINED> instruction: 0x00001ab1
    7b50:	ldrdeq	r1, [r0], -fp
    7b54:	andeq	r1, r0, r1, lsr ip
    7b58:	muleq	r0, r1, fp
    7b5c:	andeq	r1, r0, pc, lsr #25
    7b60:	andeq	r1, r0, fp, asr ip
    7b64:	andeq	r1, r0, r5, lsl #26
    7b68:	strdeq	r1, [r0], -r5
    7b6c:	andeq	r1, r0, sp, lsl #29
    7b70:	andeq	r1, r0, r5, lsl lr
    7b74:	andeq	r1, r0, r1, asr lr
    7b78:	andeq	r1, r0, r9, asr sp
    7b7c:	andeq	r1, r0, r1, ror #29
    7b80:			; <UNDEFINED> instruction: 0xfffffdad
    7b84:			; <UNDEFINED> instruction: 0x00001eb7
    7b88:	strdeq	r1, [r0], -fp
    7b8c:			; <UNDEFINED> instruction: 0x000014bd
    7b90:	andeq	r1, r0, r9, asr #30
    7b94:	andeq	r1, r0, r5, lsl #30
    7b98:	andeq	r1, r0, pc, lsl #30
    7b9c:	andeq	r1, r0, pc, asr #27
    7ba0:	muleq	r0, pc, pc	; <UNPREDICTABLE>
    7ba4:	andeq	r1, r0, r3, ror #30
    7ba8:	andeq	r1, r0, r5, ror pc
    7bac:	muleq	r0, r3, r4
    7bb0:	ldmdbeq	r4!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    7bb4:	svceq	0x004af1b9
    7bb8:	ldm	pc, {r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7bbc:			; <UNDEFINED> instruction: 0x065df019
    7bc0:			; <UNDEFINED> instruction: 0x06710077
    7bc4:	rsbseq	r0, r7, r7, ror r0
    7bc8:	rsbseq	r0, r7, r7, ror r0
    7bcc:	rsbseq	r0, r7, r7, ror r0
    7bd0:	rsbseq	r0, r7, r7, ror r0
    7bd4:			; <UNDEFINED> instruction: 0x07ec0077
    7bd8:	sxtaheq	r0, fp, r7
    7bdc:	ldmdaeq	lr!, {r1, r4, r6, r7, r9, sl}
    7be0:			; <UNDEFINED> instruction: 0x06960852
    7be4:			; <UNDEFINED> instruction: 0x072a0832
    7be8:	ldmdaeq	r9!, {r0, r1, r2, r4, r5, r6}
    7bec:	rsbseq	r0, r7, r7, ror r0
    7bf0:	ldrshteq	r0, [r7], #-106	; 0xffffff96
    7bf4:	rsbseq	r0, r7, r7, ror r0
    7bf8:	rsbseq	r0, r7, r7, ror r0
    7bfc:	rsbseq	r0, r7, r7, ror r0
    7c00:	rsbseq	r0, r7, r7, ror r0
    7c04:	smlsdxeq	sp, r7, r0, r0
    7c08:			; <UNDEFINED> instruction: 0x07120077
    7c0c:	rsbseq	r0, r7, r7, ror r0
    7c10:	rsbseq	r0, r7, r7, ror r0
    7c14:	rsbseq	r0, r7, r7, ror r0
    7c18:	pkhbteq	r0, r5, r9, lsl #14
    7c1c:	ldmdaeq	r9, {r0, r1, r4, r5, r6, fp}^
    7c20:	streq	r0, [fp, lr, ror #16]!
    7c24:			; <UNDEFINED> instruction: 0x07d007b0
    7c28:	strbteq	r0, [r6], r3, lsl #17
    7c2c:	ldmeq	r7, {r1, r2, r6, r7, fp}
    7c30:	ldmdaeq	lr, {r1, r3, r5, r7, fp}
    7c34:	ldrhteq	r0, [r7], #-141	; 0xffffff73
    7c38:	stmdaeq	sp!, {r3, r5, fp}
    7c3c:	ldreq	r0, [sp, sl, lsr #13]
    7c40:			; <UNDEFINED> instruction: 0x0783077e
    7c44:	smlaldxeq	r0, sl, r6, r7
    7c48:	ldrbeq	r0, [r9, -r7, ror #14]!
    7c4c:	rsbseq	r0, r7, r7, ror r0
    7c50:			; <UNDEFINED> instruction: 0x07310077
    7c54:	blcs	1025d08 <fputs@plt+0x10219d0>
    7c58:	ldrbhi	pc, [ip], r1, asr #32	; <UNPREDICTABLE>
    7c5c:	stclne	8, cr7, [sl], #-428	; 0xfffffe54
    7c60:	movwls	r3, #39725	; 0x9b2d
    7c64:	tsthi	pc, r2	; <UNPREDICTABLE>
    7c68:	sbfxne	pc, pc, #17, #25
    7c6c:	andls	r4, sp, #16, 12	; 0x1000000
    7c70:			; <UNDEFINED> instruction: 0xf7fc4479
    7c74:	bls	381da4 <fputs@plt+0x37da6c>
    7c78:	beq	4434a0 <fputs@plt+0x43f168>
    7c7c:	bcc	4434e4 <fputs@plt+0x43f1ac>
    7c80:			; <UNDEFINED> instruction: 0xf0022b00
    7c84:	mnfem	f0, f3
    7c88:	ldmdbge	r2, {r4, r9, fp, sp}
    7c8c:			; <UNDEFINED> instruction: 0xf007a811
    7c90:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7c94:	cmphi	r8, r2, asr #32	; <UNPREDICTABLE>
    7c98:	stmdacs	r0, {r0, r4, fp, ip, pc}
    7c9c:	cmnhi	r3, r2, asr #32	; <UNPREDICTABLE>
    7ca0:	tstlt	fp, r9, lsl #22
    7ca4:	beq	44350c <fputs@plt+0x43f1d4>
    7ca8:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cac:			; <UNDEFINED> instruction: 0xf042433e
    7cb0:			; <UNDEFINED> instruction: 0xf818804a
    7cb4:	blcs	178c0 <fputs@plt+0x13588>
    7cb8:	strbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
    7cbc:	mulne	r0, sl, r8
    7cc0:	rscscc	pc, pc, #79	; 0x4f
    7cc4:			; <UNDEFINED> instruction: 0xf43f2900
    7cc8:	ssatmi	sl, #20, sl, lsl #27
    7ccc:			; <UNDEFINED> instruction: 0xf1a9e552
    7cd0:			; <UNDEFINED> instruction: 0xf1b90923
    7cd4:	stmiale	r9!, {r0, r1, r3, r4, r6, r8, r9, sl, fp}^
    7cd8:			; <UNDEFINED> instruction: 0xf853a302
    7cdc:	ldrmi	r2, [r3], #-41	; 0xffffffd7
    7ce0:	svclt	0x00004718
    7ce4:	andeq	r1, r0, r3, lsr r1
    7ce8:			; <UNDEFINED> instruction: 0xffffffc9
    7cec:			; <UNDEFINED> instruction: 0xffffffc9
    7cf0:			; <UNDEFINED> instruction: 0xffffffc9
    7cf4:			; <UNDEFINED> instruction: 0xffffffc9
    7cf8:			; <UNDEFINED> instruction: 0xffffffc9
    7cfc:			; <UNDEFINED> instruction: 0xffffffc9
    7d00:			; <UNDEFINED> instruction: 0xffffffc9
    7d04:			; <UNDEFINED> instruction: 0xffffffc9
    7d08:			; <UNDEFINED> instruction: 0xffffffc9
    7d0c:			; <UNDEFINED> instruction: 0xffffffc9
    7d10:			; <UNDEFINED> instruction: 0xffffffc9
    7d14:			; <UNDEFINED> instruction: 0xffffffc9
    7d18:	andeq	r1, r0, sp, asr #25
    7d1c:	andeq	r1, r0, r3, lsr #26
    7d20:	andeq	r1, r0, r3, lsl #21
    7d24:	andeq	r1, r0, fp, lsl #26
    7d28:	ldrdeq	r1, [r0], -r7
    7d2c:	andeq	r1, r0, r1, ror #25
    7d30:	andeq	r1, r0, fp, ror r0
    7d34:	andeq	r1, r0, fp, ror #21
    7d38:	andeq	r1, r0, r7, ror #5
    7d3c:	andeq	r1, r0, r3, lsl r3
    7d40:			; <UNDEFINED> instruction: 0xffffffc9
    7d44:			; <UNDEFINED> instruction: 0xffffffc9
    7d48:			; <UNDEFINED> instruction: 0xffffffc9
    7d4c:			; <UNDEFINED> instruction: 0xffffffc9
    7d50:			; <UNDEFINED> instruction: 0xffffffc9
    7d54:			; <UNDEFINED> instruction: 0xffffffc9
    7d58:			; <UNDEFINED> instruction: 0xffffffc9
    7d5c:	andeq	r1, r0, r1, lsl #5
    7d60:	andeq	r1, r0, fp, lsr #5
    7d64:	andeq	r1, r0, r3, asr #5
    7d68:	andeq	r1, r0, sp, asr #5
    7d6c:	ldrdeq	r1, [r0], -fp
    7d70:	strdeq	r1, [r0], -fp
    7d74:	andeq	r1, r0, r3, lsl r2
    7d78:	andeq	r1, r0, r3, lsr #4
    7d7c:	andeq	r1, r0, sp, asr #4
    7d80:	andeq	r1, r0, r1, ror r2
    7d84:	andeq	r1, r0, r7, asr r2
    7d88:	andeq	r1, r0, r1, ror #4
    7d8c:	andeq	r1, r0, r5, lsr #1
    7d90:	andeq	r1, r0, r5, ror r4
    7d94:	andeq	r1, r0, fp, asr #8
    7d98:	andeq	r1, r0, pc, ror r4
    7d9c:	andeq	r1, r0, r5, asr #7
    7da0:	strdeq	r1, [r0], -r5
    7da4:	andeq	r1, r0, r5, lsl r4
    7da8:	andeq	r1, r0, pc, lsl r4
    7dac:	andeq	r1, r0, fp, lsr #6
    7db0:	andeq	r1, r0, r3, asr #6
    7db4:	andeq	r1, r0, sp, asr #6
    7db8:	andeq	r1, r0, r9, ror #6
    7dbc:	andeq	r1, r0, r1, lsl #7
    7dc0:	andeq	r1, r0, fp, lsl #7
    7dc4:			; <UNDEFINED> instruction: 0xffffffc9
    7dc8:			; <UNDEFINED> instruction: 0xffffffc9
    7dcc:			; <UNDEFINED> instruction: 0xffffffc9
    7dd0:			; <UNDEFINED> instruction: 0xffffffc9
    7dd4:			; <UNDEFINED> instruction: 0xffffffc9
    7dd8:			; <UNDEFINED> instruction: 0xffffffc9
    7ddc:	muleq	r0, r5, r3
    7de0:			; <UNDEFINED> instruction: 0x000013b3
    7de4:	andeq	r1, r0, sp, lsr r1
    7de8:	andeq	r1, r0, r9, ror #2
    7dec:	andeq	r1, r0, r1, lsr r5
    7df0:	andeq	r1, r0, fp, lsr r5
    7df4:	andeq	r1, r0, r3, asr #9
    7df8:	ldrdeq	r1, [r0], -fp
    7dfc:	strdeq	r1, [r0], -fp
    7e00:	andeq	r1, r0, fp, lsl r5
    7e04:	andeq	r1, r0, r9, lsr #9
    7e08:			; <UNDEFINED> instruction: 0xffffffc9
    7e0c:	andeq	r1, r0, sp, asr #11
    7e10:	andeq	r1, r0, r3, asr #11
    7e14:	strdeq	r1, [r0], -r7
    7e18:	andeq	r1, r0, r5, asr #10
    7e1c:	andeq	r1, r0, pc, asr #10
    7e20:	andeq	r1, r0, r9, asr r5
    7e24:	andeq	r1, r0, r9, ror #10
    7e28:	andeq	r1, r0, r7, lsl #2
    7e2c:	muleq	r0, sp, r8
    7e30:	andeq	r1, r0, r5, ror #15
    7e34:	andeq	r1, r0, r3, lsl #18
    7e38:	andeq	r1, r0, fp, lsr #14
    7e3c:	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7e40:	andeq	r1, r0, r7, asr #16
    7e44:			; <UNDEFINED> instruction: 0xffffffc9
    7e48:			; <UNDEFINED> instruction: 0xffffffc9
    7e4c:			; <UNDEFINED> instruction: 0xffffffc9
    7e50:	andeq	r1, r0, fp, ror #17
    7e54:			; <UNDEFINED> instruction: 0xf0012d00
    7e58:	bcs	e9c48 <fputs@plt+0xe5910>
    7e5c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    7e60:	streq	pc, [r0], -pc, asr #32
    7e64:	andne	pc, r0, sl, lsl #17
    7e68:	cfstrdge	mvd15, [r9], #508	; 0x1fc
    7e6c:	bcs	b65f1c <fputs@plt+0xb61be4>
    7e70:	cfstrdge	mvd15, [r5], #508	; 0x1fc
    7e74:	bcs	26024 <fputs@plt+0x21cec>
    7e78:	cfstrdge	mvd15, [r1], #252	; 0xfc
    7e7c:	strne	pc, [r8, #2271]!	; 0x8df
    7e80:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
    7e84:	movwls	r4, #38009	; 0x9479
    7e88:	cdp2	0, 10, cr15, cr10, cr2, {0}
    7e8c:	ldrb	r9, [r6], #2825	; 0xb09
    7e90:			; <UNDEFINED> instruction: 0xf0029903
    7e94:	movwmi	r0, #41473	; 0xa201
    7e98:	strbhi	pc, [r1, r1]!	; <UNPREDICTABLE>
    7e9c:	strb	r2, [lr], #1536	; 0x600
    7ea0:	eorcs	r9, sl, r8, lsl #20
    7ea4:	ldrdlt	pc, [ip], -sp
    7ea8:	tsteq	ip, r2, lsl #2	; <UNPREDICTABLE>
    7eac:	and	r2, r7, r0, lsl #4
    7eb0:	tstcc	ip, r1, lsl #4
    7eb4:			; <UNDEFINED> instruction: 0xf43f2aeb
    7eb8:			; <UNDEFINED> instruction: 0xf851ac5b
    7ebc:	stmdavc	r0, {r2, r3, sl, fp}
    7ec0:			; <UNDEFINED> instruction: 0xd1f54298
    7ec4:	andlt	pc, ip, sp, asr #17
    7ec8:	ldmdavc	sp!, {r5, r7, sl, sp, lr, pc}^
    7ecc:			; <UNDEFINED> instruction: 0xf0402d2d
    7ed0:	smlsdcc	r2, r8, r4, r8
    7ed4:	bllt	5ed8 <fputs@plt+0x1ba0>
    7ed8:	svceq	0x0061f1b9
    7edc:	blls	2f7af4 <fputs@plt+0x2f37bc>
    7ee0:	rsbscc	pc, r0, #196, 16	; 0xc40000
    7ee4:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    7ee8:			; <UNDEFINED> instruction: 0x211cf8d4
    7eec:			; <UNDEFINED> instruction: 0xf0002a00
    7ef0:			; <UNDEFINED> instruction: 0xf8dd8453
    7ef4:	and	fp, r5, ip
    7ef8:			; <UNDEFINED> instruction: 0xf8c46812
    7efc:	bcs	10374 <fputs@plt+0xc03c>
    7f00:	ldrbhi	pc, [r2, -r1]	; <UNPREDICTABLE>
    7f04:	bfieq	r6, r1, (invalid: 18:9)
    7f08:			; <UNDEFINED> instruction: 0xf8d4d4f6
    7f0c:			; <UNDEFINED> instruction: 0xf8cd911c
    7f10:			; <UNDEFINED> instruction: 0xf1b9b00c
    7f14:			; <UNDEFINED> instruction: 0xf0000f00
    7f18:	blcs	1be9038 <fputs@plt+0x1be4d00>
    7f1c:	ldrhi	pc, [fp, -r1]
    7f20:	movwcs	r9, #2563	; 0xa03
    7f24:	andcc	pc, r8, r9, asr #17
    7f28:			; <UNDEFINED> instruction: 0x3010f8d9
    7f2c:			; <UNDEFINED> instruction: 0xf0412a00
    7f30:			; <UNDEFINED> instruction: 0xf0238581
    7f34:			; <UNDEFINED> instruction: 0xf0430304
    7f38:			; <UNDEFINED> instruction: 0xf8c90301
    7f3c:	ssat	r3, #22, r0
    7f40:	svceq	0x006df1b9
    7f44:	blls	f7b60 <fputs@plt+0xf3828>
    7f48:	ldmib	sp, {r2, r9, fp, ip, pc}^
    7f4c:			; <UNDEFINED> instruction: 0xf0832303
    7f50:	svclt	0x000c0301
    7f54:	subsvs	r7, sl, #-1073741804	; 0xc0000014
    7f58:	stmiavs	r0!, {r3, r5, r7, r9, sl, sp, lr, pc}^
    7f5c:			; <UNDEFINED> instruction: 0xf7fcb118
    7f60:	movwcs	lr, #2064	; 0x810
    7f64:	stccs	0, cr6, [r0, #-908]	; 0xfffffc74
    7f68:	mvnhi	pc, #0
    7f6c:			; <UNDEFINED> instruction: 0xf7fc4628
    7f70:	smlalvs	lr, r0, r6, r8
    7f74:			; <UNDEFINED> instruction: 0xf47f2800
    7f78:	rsbs	sl, ip, #2448	; 0x990
    7f7c:			; <UNDEFINED> instruction: 0xf8c42306
    7f80:			; <UNDEFINED> instruction: 0xe69331d8
    7f84:			; <UNDEFINED> instruction: 0xf8c42303
    7f88:	str	r3, [pc], ip, asr #3
    7f8c:			; <UNDEFINED> instruction: 0xf8c42302
    7f90:	str	r3, [fp], ip, asr #3
    7f94:	svceq	0x0000f1b9
    7f98:	strhi	pc, [r2, r1]
    7f9c:	ldmdbeq	r0!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    7fa0:			; <UNDEFINED> instruction: 0xf389fa5f
    7fa4:			; <UNDEFINED> instruction: 0xf63f2b12
    7fa8:			; <UNDEFINED> instruction: 0xf1b9ae81
    7fac:			; <UNDEFINED> instruction: 0xf63f0f12
    7fb0:	movwge	sl, #11901	; 0x2e7d
    7fb4:	eorcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    7fb8:			; <UNDEFINED> instruction: 0x47184413
    7fbc:	andeq	r0, r0, r3, ror #16
    7fc0:	andeq	r0, r0, r9, asr r8
    7fc4:	andeq	r0, r0, r7, ror r8
    7fc8:	andeq	r0, r0, sp, ror #16
    7fcc:			; <UNDEFINED> instruction: 0xfffffcf1
    7fd0:			; <UNDEFINED> instruction: 0xfffffcf1
    7fd4:			; <UNDEFINED> instruction: 0xfffffcf1
    7fd8:			; <UNDEFINED> instruction: 0xfffffcf1
    7fdc:			; <UNDEFINED> instruction: 0xfffffcf1
    7fe0:			; <UNDEFINED> instruction: 0xfffffcf1
    7fe4:			; <UNDEFINED> instruction: 0xfffffcf1
    7fe8:			; <UNDEFINED> instruction: 0xfffffcf1
    7fec:			; <UNDEFINED> instruction: 0xfffffcf1
    7ff0:			; <UNDEFINED> instruction: 0xfffffcf1
    7ff4:			; <UNDEFINED> instruction: 0xfffffcf1
    7ff8:			; <UNDEFINED> instruction: 0xfffffcf1
    7ffc:			; <UNDEFINED> instruction: 0xfffffcf1
    8000:	andeq	r0, r0, r1, lsl #17
    8004:	andeq	r0, r0, r9, lsr #16
    8008:	svceq	0x0000f1b9
    800c:	strbhi	pc, [r3, -r1]!	; <UNPREDICTABLE>
    8010:	ldmdbeq	r1!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    8014:			; <UNDEFINED> instruction: 0xf389fa5f
    8018:			; <UNDEFINED> instruction: 0xf63f2b08
    801c:			; <UNDEFINED> instruction: 0xf1b9ae47
    8020:			; <UNDEFINED> instruction: 0xf63f0f08
    8024:	movwge	sl, #11843	; 0x2e43
    8028:	eorcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    802c:			; <UNDEFINED> instruction: 0x47184413
    8030:	andeq	r0, r0, r5, lsr r8
    8034:	andeq	r0, r0, pc, lsr r8
    8038:	ldrdeq	r0, [r0], -fp
    803c:	muleq	r0, r9, r7
    8040:			; <UNDEFINED> instruction: 0xfffffc7d
    8044:			; <UNDEFINED> instruction: 0xfffffc7d
    8048:			; <UNDEFINED> instruction: 0xfffffc7d
    804c:			; <UNDEFINED> instruction: 0xfffffc7d
    8050:	andeq	r0, r0, pc, lsl #15
    8054:			; <UNDEFINED> instruction: 0xf8c42304
    8058:			; <UNDEFINED> instruction: 0xe62731d8
    805c:	eorvc	r9, r3, r3, lsl #22
    8060:	stmdavc	fp!, {r2, r5, r9, sl, sp, lr, pc}
    8064:			; <UNDEFINED> instruction: 0xf0012b2b
    8068:	blcs	b696c4 <fputs@plt+0xb6538c>
    806c:	strhi	pc, [r4, #-1]
    8070:	rscvc	pc, r0, r4, lsl #10
    8074:			; <UNDEFINED> instruction: 0xf0074629
    8078:	strmi	pc, [r2], -r5, asr #28
    807c:			; <UNDEFINED> instruction: 0xf43f2a00
    8080:			; <UNDEFINED> instruction: 0x4693ae15
    8084:	bllt	1dc6088 <fputs@plt+0x1dc1d50>
    8088:	ldrdeq	pc, [ip], r4
    808c:			; <UNDEFINED> instruction: 0xf7fbb120
    8090:	movwcs	lr, #3960	; 0xf78
    8094:	addcc	pc, ip, r4, asr #17
    8098:			; <UNDEFINED> instruction: 0xf0002d00
    809c:			; <UNDEFINED> instruction: 0x46288350
    80a0:	svc	0x00fcf7fb
    80a4:	addeq	pc, ip, r4, asr #17
    80a8:			; <UNDEFINED> instruction: 0xf47f2800
    80ac:	strd	sl, [r2, #223]!	; 0xdf
    80b0:			; <UNDEFINED> instruction: 0xf0012f00
    80b4:	bls	1e93e0 <fputs@plt+0x1e50a8>
    80b8:	bleq	441fc <fputs@plt+0x3fec4>
    80bc:			; <UNDEFINED> instruction: 0xf0839b06
    80c0:			; <UNDEFINED> instruction: 0xf8820301
    80c4:			; <UNDEFINED> instruction: 0xf7ff31a9
    80c8:	blls	f6e24 <fputs@plt+0xf2aec>
    80cc:			; <UNDEFINED> instruction: 0xf43f2b00
    80d0:			; <UNDEFINED> instruction: 0xf04faded
    80d4:			; <UNDEFINED> instruction: 0xf7ff0b06
    80d8:	blls	f6e14 <fputs@plt+0xf2adc>
    80dc:	svceq	0x0074f1b9
    80e0:	smlabbcc	r5, r4, r8, pc	; <UNPREDICTABLE>
    80e4:			; <UNDEFINED> instruction: 0xf884bf08
    80e8:	ldrb	r3, [pc, #262]	; 81f6 <fputs@plt+0x3ebe>
    80ec:	strtmi	r9, [r8], -r4, lsl #18
    80f0:			; <UNDEFINED> instruction: 0xff5cf007
    80f4:			; <UNDEFINED> instruction: 0xf43f2800
    80f8:	stmibmi	ip, {r0, r3, r4, r6, r7, r8, sl, fp, sp, pc}^
    80fc:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
    8100:			; <UNDEFINED> instruction: 0xf0024479
    8104:	ldrb	pc, [r1, #3437]	; 0xd6d	; <UNPREDICTABLE>
    8108:			; <UNDEFINED> instruction: 0x3102f894
    810c:			; <UNDEFINED> instruction: 0xf0412b00
    8110:	blls	e9ee8 <fputs@plt+0xe5bb0>
    8114:	rsbcc	pc, ip, #132, 16	; 0x840000
    8118:	blls	101840 <fputs@plt+0xfd508>
    811c:	andvc	pc, r2, #4, 10	; 0x1000000
    8120:	strtmi	r9, [r0], -sl, lsl #18
    8124:	smlabbcc	r3, r4, r8, pc	; <UNPREDICTABLE>
    8128:	smlabbcc	r2, r4, r8, pc	; <UNPREDICTABLE>
    812c:	blx	b4413e <fputs@plt+0xb3fe06>
    8130:			; <UNDEFINED> instruction: 0xf43f2800
    8134:			; <UNDEFINED> instruction: 0xf000adbb
    8138:			; <UNDEFINED> instruction: 0xf1b9bece
    813c:	svclt	0x001c0f61
    8140:			; <UNDEFINED> instruction: 0xf8842301
    8144:			; <UNDEFINED> instruction: 0xf47f31ac
    8148:			; <UNDEFINED> instruction: 0xf8d4adb1
    814c:	smulwblt	r0, r0, r1
    8150:	svc	0x0016f7fb
    8154:			; <UNDEFINED> instruction: 0xf8c42300
    8158:	stfcss	f3, [r0, #-640]	; 0xfffffd80
    815c:	rschi	pc, pc, #0
    8160:			; <UNDEFINED> instruction: 0xf7fb4628
    8164:			; <UNDEFINED> instruction: 0xf8c4ef9c
    8168:	stmdacs	r0, {r5, r7, r8}
    816c:	cfldrsge	mvf15, [lr, #508]	; 0x1fc
    8170:			; <UNDEFINED> instruction: 0xf1a9e181
    8174:			; <UNDEFINED> instruction: 0xf5040273
    8178:	blx	feca5168 <fputs@plt+0xfeca0e30>
    817c:	strtmi	pc, [r9], -r2, lsl #5
    8180:	ldmdbeq	r2, {r5, r9, sl, lr}^
    8184:			; <UNDEFINED> instruction: 0xf5049200
    8188:			; <UNDEFINED> instruction: 0xf7fe72f8
    818c:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    8190:	strthi	pc, [r1], r0, asr #32
    8194:	andvc	pc, r2, #4, 10	; 0x1000000
    8198:	strtmi	r2, [r0], -r3, lsl #2
    819c:	blx	ffd441ac <fputs@plt+0xffd3fe74>
    81a0:			; <UNDEFINED> instruction: 0xf43f2800
    81a4:			; <UNDEFINED> instruction: 0xf000ad83
    81a8:			; <UNDEFINED> instruction: 0xf8d4be96
    81ac:	smlawblt	r0, r8, r0, r0
    81b0:	mcr	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    81b4:			; <UNDEFINED> instruction: 0xf8c42300
    81b8:	stccs	0, cr3, [r0, #-544]	; 0xfffffde0
    81bc:	adcshi	pc, pc, #0
    81c0:			; <UNDEFINED> instruction: 0xf7fb4628
    81c4:			; <UNDEFINED> instruction: 0xf8c4ef6c
    81c8:	stmdacs	r0, {r3, r7}
    81cc:	cfstrdge	mvd15, [lr, #-508]!	; 0xfffffe04
    81d0:	stmdavc	fp!, {r0, r4, r6, r8, sp, lr, pc}
    81d4:			; <UNDEFINED> instruction: 0xf0412b2d
    81d8:	stmdavc	fp!, {r2, r3, r4, r5, sl, pc}^
    81dc:			; <UNDEFINED> instruction: 0xf0412b00
    81e0:	movwcs	r8, #5176	; 0x1438
    81e4:			; <UNDEFINED> instruction: 0xf8842200
    81e8:	movwcs	r3, #41	; 0x29
    81ec:	tstcs	r2, #196, 18	; 0x310000
    81f0:			; <UNDEFINED> instruction: 0xf8842301
    81f4:	ldrb	r3, [r9, #-40]	; 0xffffffd8
    81f8:			; <UNDEFINED> instruction: 0xf8849b03
    81fc:	ldrb	r3, [r5, #-255]	; 0xffffff01
    8200:	svceq	0x0065f1b9
    8204:	strbhi	pc, [r1, #-1]	; <UNPREDICTABLE>
    8208:			; <UNDEFINED> instruction: 0xf1b99b03
    820c:	svclt	0x00080f6f
    8210:	smlabbcc	r7, r4, r8, pc	; <UNPREDICTABLE>
    8214:	cfstrdge	mvd15, [sl, #-252]	; 0xffffff04
    8218:	smlabbcc	r8, r4, r8, pc	; <UNPREDICTABLE>
    821c:	stmdavc	r8!, {r1, r2, r6, r8, sl, sp, lr, pc}
    8220:	ldc2l	0, cr15, [r2, #40]	; 0x28
    8224:			; <UNDEFINED> instruction: 0xf0002800
    8228:			; <UNDEFINED> instruction: 0x212d8292
    822c:			; <UNDEFINED> instruction: 0xf7fb4628
    8230:			; <UNDEFINED> instruction: 0x4601ee52
    8234:			; <UNDEFINED> instruction: 0xf0402800
    8238:	blge	4a8c68 <fputs@plt+0x4a4930>
    823c:	strtmi	r2, [r8], -sl, lsl #4
    8240:	stc2	0, cr15, [r4, #-40]!	; 0xffffffd8
    8244:			; <UNDEFINED> instruction: 0xf0412800
    8248:	ldmdbmi	r9!, {r0, r3, r8, r9, sl, pc}^
    824c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8250:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    8254:	stc2l	0, cr15, [r4], {2}
    8258:			; <UNDEFINED> instruction: 0xbc12e9dd
    825c:			; <UNDEFINED> instruction: 0x21204a75
    8260:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    8264:			; <UNDEFINED> instruction: 0xbc00e9cd
    8268:	svc	0x007ef7fb
    826c:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    8270:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    8274:			; <UNDEFINED> instruction: 0xf7fb4648
    8278:			; <UNDEFINED> instruction: 0x4603ef12
    827c:	adceq	pc, r0, r4, asr #17
    8280:			; <UNDEFINED> instruction: 0xf0002800
    8284:	stmdavc	r8!, {r3, r4, r5, r6, r7, pc}
    8288:			; <UNDEFINED> instruction: 0xf0402800
    828c:	ldrmi	r8, [r8], -r2, ror #4
    8290:	mrc	7, 3, APSR_nzcv, cr6, cr11, {7}
    8294:			; <UNDEFINED> instruction: 0xf8c42300
    8298:	strtmi	r3, [r8], -r0, lsr #1
    829c:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    82a0:	adceq	pc, r0, r4, asr #17
    82a4:			; <UNDEFINED> instruction: 0xf47f2800
    82a8:	rsc	sl, r4, r1, lsl #26
    82ac:			; <UNDEFINED> instruction: 0xf8849b03
    82b0:	ldrbt	r3, [fp], #253	; 0xfd
    82b4:	rsbeq	pc, r8, r4, lsl #2
    82b8:	addsmi	pc, fp, #76, 4	; 0xc0000004
    82bc:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    82c0:			; <UNDEFINED> instruction: 0xf0070220
    82c4:			; <UNDEFINED> instruction: 0x4602fbf3
    82c8:			; <UNDEFINED> instruction: 0xf43f2800
    82cc:	ldrmi	sl, [r3], pc, ror #25
    82d0:	blt	14462d4 <fputs@plt+0x1441f9c>
    82d4:			; <UNDEFINED> instruction: 0xf8849b03
    82d8:	strbt	r3, [r7], #260	; 0x104
    82dc:			; <UNDEFINED> instruction: 0xf8849b03
    82e0:	strbt	r3, [r3], #429	; 0x1ad
    82e4:			; <UNDEFINED> instruction: 0xf8849b03
    82e8:	ldrb	r3, [pc], #32	; 82f0 <fputs@plt+0x3fb8>
    82ec:	blcs	b663a0 <fputs@plt+0xb62068>
    82f0:	strhi	pc, [r3, #-1]!
    82f4:			; <UNDEFINED> instruction: 0xf0012b3d
    82f8:	blcs	ae968c <fputs@plt+0xae5354>
    82fc:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    8300:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    8304:	bicscc	pc, ip, r4, asr #17
    8308:			; <UNDEFINED> instruction: 0xf7fb2000
    830c:	ldmdbge	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    8310:	strtmi	r4, [r8], -r3, lsl #12
    8314:			; <UNDEFINED> instruction: 0xf7fb9310
    8318:	strbne	lr, [r1, r8, lsl #31]
    831c:	cmneq	r8, r4, asr #19
    8320:	svclt	0x00083101
    8324:	svccc	0x00fff1b0
    8328:	cfstrdge	mvd15, [r0], {127}	; 0x7f
    832c:	adcscc	pc, r4, #212, 16	; 0xd40000
    8330:	ldmvs	r9, {r3, r5, r9, sl, lr}
    8334:	ldc2l	7, cr15, [ip, #1012]!	; 0x3f4
    8338:	strmi	r2, [fp], -r0, lsl #16
    833c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    8340:	svclt	0x00a84602
    8344:	cmncs	r8, #196, 18	; 0x310000
    8348:	ldcge	6, cr15, [r0], #764	; 0x2fc
    834c:	movwcs	r4, #2362	; 0x93a
    8350:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    8354:	bicscc	pc, ip, r4, asr #17
    8358:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
    835c:			; <UNDEFINED> instruction: 0xf104e4a6
    8360:	strtmi	r0, [r9], -r8, lsr #1
    8364:	blx	fe0c438a <fputs@plt+0xfe0c0052>
    8368:	stmdacs	r0, {r1, r9, sl, lr}
    836c:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    8370:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
    8374:			; <UNDEFINED> instruction: 0xf47f2b00
    8378:	movwcs	sl, #7321	; 0x1c99
    837c:	adccc	pc, r4, r4, asr #17
    8380:			; <UNDEFINED> instruction: 0xf894e494
    8384:	blcs	14d3c <fputs@plt+0x10a04>
    8388:	ldrthi	pc, [r7], -r1, asr #32	; <UNPREDICTABLE>
    838c:			; <UNDEFINED> instruction: 0xf8849b03
    8390:	str	r3, [fp], #258	; 0x102
    8394:	blcs	2efa8 <fputs@plt+0x2ac70>
    8398:	cfstrsge	mvf15, [r8], {63}	; 0x3f
    839c:	bleq	1844e0 <fputs@plt+0x1801a8>
    83a0:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83a4:			; <UNDEFINED> instruction: 0xf8849b03
    83a8:	ldrbt	r3, [pc], #-427	; 83b0 <fputs@plt+0x4078>
    83ac:	svceq	0x0061f1b9
    83b0:	ldrhi	pc, [r6], #-1
    83b4:	svceq	0x0062f1b9
    83b8:	cmphi	r8, #1	; <UNPREDICTABLE>
    83bc:			; <UNDEFINED> instruction: 0xf8849b03
    83c0:	ldrbt	r3, [r3], #-257	; 0xfffffeff
    83c4:			; <UNDEFINED> instruction: 0x4628491d
    83c8:			; <UNDEFINED> instruction: 0xf7fb4479
    83cc:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    83d0:	ldrhi	pc, [fp], #1
    83d4:			; <UNDEFINED> instruction: 0xf8842301
    83d8:	movwcs	r3, #256	; 0x100
    83dc:	cdpvs	0, 2, cr7, cr0, cr3, {0}
    83e0:			; <UNDEFINED> instruction: 0xf7fbb118
    83e4:	movwcs	lr, #3534	; 0xdce
    83e8:	strtmi	r6, [r8], -r3, lsr #12
    83ec:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    83f0:	stmdacs	r0, {r5, r9, sl, sp, lr}
    83f4:	cfldrdge	mvd15, [sl], {127}	; 0x7f
    83f8:	svclt	0x0000e03d
    83fc:	muleq	r3, r2, r6
    8400:	muleq	r0, r8, r2
    8404:	andeq	r2, r3, r6, ror r6
    8408:	andeq	sp, r0, r0, asr #8
    840c:	andeq	r0, r3, r4, asr ip
    8410:	andeq	r2, r3, r0, asr #11
    8414:	andeq	r0, r3, ip, lsr #23
    8418:	andeq	r0, r3, r0, lsl #23
    841c:	andeq	sp, r0, r2, ror r0
    8420:	andeq	r0, r3, lr, asr #22
    8424:	andeq	ip, r0, r0, ror lr
    8428:	andeq	ip, r0, r4, lsr #16
    842c:	muleq	r0, r0, r7
    8430:	andeq	ip, r0, sl, lsl #13
    8434:	andeq	ip, r0, sl, asr #13
    8438:	ldrdeq	ip, [r0], -r2
    843c:	andeq	ip, r0, r4, lsl #9
    8440:	blcs	2f054 <fputs@plt+0x2ad1c>
    8444:			; <UNDEFINED> instruction: 0x83b2f041
    8448:	movwcs	lr, #14813	; 0x39dd
    844c:	strt	r6, [sp], #-474	; 0xfffffe26
    8450:	ldrsbteq	pc, [ip], r4	; <UNPREDICTABLE>
    8454:			; <UNDEFINED> instruction: 0xf7fbb120
    8458:	movwcs	lr, #3476	; 0xd94
    845c:	adcscc	pc, ip, r4, asr #17
    8460:			; <UNDEFINED> instruction: 0xf0002d00
    8464:	strtmi	r8, [r8], -pc, ror #2
    8468:	mrc	7, 0, APSR_nzcv, cr8, cr11, {7}
    846c:	adcseq	pc, ip, r4, asr #17
    8470:			; <UNDEFINED> instruction: 0xf0402800
    8474:			; <UNDEFINED> instruction: 0xf04f8167
    8478:			; <UNDEFINED> instruction: 0xf7ff0b0e
    847c:			; <UNDEFINED> instruction: 0xf504b97b
    8480:			; <UNDEFINED> instruction: 0x462970fe
    8484:	ldc2	0, cr15, [lr], #-28	; 0xffffffe4
    8488:	stmdacs	r0, {r1, r9, sl, lr}
    848c:	cfstrsge	mvf15, [lr], {63}	; 0x3f
    8490:			; <UNDEFINED> instruction: 0xf7ff4693
    8494:	blls	f6a58 <fputs@plt+0xf2720>
    8498:	rscscc	pc, lr, r4, lsl #17
    849c:			; <UNDEFINED> instruction: 0xf1b9e406
    84a0:			; <UNDEFINED> instruction: 0xf0010f62
    84a4:			; <UNDEFINED> instruction: 0xf1b98436
    84a8:			; <UNDEFINED> instruction: 0xf0010f63
    84ac:			; <UNDEFINED> instruction: 0xf1b98403
    84b0:			; <UNDEFINED> instruction: 0xf47f0f00
    84b4:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}^
    84b8:			; <UNDEFINED> instruction: 0xf8832303
    84bc:			; <UNDEFINED> instruction: 0xf7ff202e
    84c0:			; <UNDEFINED> instruction: 0xf104bbf5
    84c4:	strtmi	r0, [r9], -r4, lsr #1
    84c8:	blx	ff4444ec <fputs@plt+0xff4401b4>
    84cc:	stmdacs	r0, {r1, r9, sl, lr}
    84d0:	cfldrdge	mvd15, [r7, #508]	; 0x1fc
    84d4:	ldrdcc	pc, [r8], r4	; <UNPREDICTABLE>
    84d8:			; <UNDEFINED> instruction: 0xf47f2b00
    84dc:	tstcs	lr, #236544	; 0x39c00
    84e0:	adccc	pc, r8, r4, asr #17
    84e4:	bllt	ff8c64e8 <fputs@plt+0xff8c21b0>
    84e8:			; <UNDEFINED> instruction: 0x0198f8d4
    84ec:			; <UNDEFINED> instruction: 0xf7fbb120
    84f0:	movwcs	lr, #3400	; 0xd48
    84f4:	orrscc	pc, r8, r4, asr #17
    84f8:			; <UNDEFINED> instruction: 0xf0002d00
    84fc:	strtmi	r8, [r8], -r0, lsr #2
    8500:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    8504:	orrseq	pc, r8, r4, asr #17
    8508:			; <UNDEFINED> instruction: 0xf47f2800
    850c:	ldr	sl, [r2, pc, asr #23]!
    8510:	blcs	2f124 <fputs@plt+0x2adec>
    8514:	blge	ff2c5618 <fputs@plt+0xff2c12e0>
    8518:	bleq	20465c <fputs@plt+0x200324>
    851c:	stmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8520:	ldrdcc	pc, [r0, -r4]!
    8524:			; <UNDEFINED> instruction: 0xf0012b00
    8528:			; <UNDEFINED> instruction: 0xf8dd83d1
    852c:	and	fp, r5, ip
    8530:			; <UNDEFINED> instruction: 0xf8c4681b
    8534:	blcs	149bc <fputs@plt+0x10684>
    8538:	ldrhi	pc, [r5], #1
    853c:			; <UNDEFINED> instruction: 0x0712691a
    8540:			; <UNDEFINED> instruction: 0xf8d4d4f6
    8544:			; <UNDEFINED> instruction: 0xf8cd9120
    8548:			; <UNDEFINED> instruction: 0xf1b9b00c
    854c:			; <UNDEFINED> instruction: 0xf0410f00
    8550:			; <UNDEFINED> instruction: 0xf00183cd
    8554:	ldmib	sp, {r1, r6, r7, r8, r9, fp, ip, sp, pc}^
    8558:	andsvs	r2, sl, r3, lsl #6
    855c:	bllt	fe9c6560 <fputs@plt+0xfe9c2228>
    8560:	ldrsbeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    8564:			; <UNDEFINED> instruction: 0xf7fbb120
    8568:	movwcs	lr, #3340	; 0xd0c
    856c:	sbcscc	pc, ip, r4, asr #17
    8570:			; <UNDEFINED> instruction: 0x4628b13d
    8574:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    8578:	sbcseq	pc, ip, r4, asr #17
    857c:			; <UNDEFINED> instruction: 0xf43f2800
    8580:	qsub16mi	sl, r8, sl
    8584:	blx	1b445a8 <fputs@plt+0x1b40270>
    8588:	bllt	fe44658c <fputs@plt+0xfe442254>
    858c:	tstlt	r8, r0, ror #18
    8590:	ldcl	7, cr15, [r6], #1004	; 0x3ec
    8594:	cmnvs	r3, r0, lsl #6
    8598:			; <UNDEFINED> instruction: 0xf0002d00
    859c:			; <UNDEFINED> instruction: 0x462880d0
    85a0:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    85a4:	stmdacs	r0, {r5, r6, r8, sp, lr}
    85a8:	blge	fe0457ac <fputs@plt+0xfe041474>
    85ac:			; <UNDEFINED> instruction: 0xf1b9e763
    85b0:			; <UNDEFINED> instruction: 0xf04f0f65
    85b4:	stmib	sp, {r8, r9}^
    85b8:			; <UNDEFINED> instruction: 0xf0013311
    85bc:	stmdavc	fp!, {r0, r1, r3, r4, r5, r6, r9, pc}
    85c0:	svceq	0x0072f1b9
    85c4:	movteq	pc, #419	; 0x1a3	; <UNPREDICTABLE>
    85c8:			; <UNDEFINED> instruction: 0xf383fab3
    85cc:	cmpne	r3, #323584	; 0x4f000
    85d0:	movwcs	fp, #3848	; 0xf08
    85d4:			; <UNDEFINED> instruction: 0xf0412b00
    85d8:	strtmi	r8, [r8], -r3, lsl #8
    85dc:	ldcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    85e0:	stmdacs	r0, {r0, r4, ip, pc}
    85e4:	svcge	0x0047f43f
    85e8:	ldcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    85ec:	andsls	r4, r2, r2, lsl #12
    85f0:	movwls	r6, #56611	; 0xdd23
    85f4:			; <UNDEFINED> instruction: 0xf0012b00
    85f8:	stcvs	3, cr8, [r3, #936]!	; 0x3a8
    85fc:	movwls	r4, #38416	; 0x9610
    8600:	blx	fedc4632 <fputs@plt+0xfedc02fa>
    8604:	stmiane	r0, {r0, r3, r8, r9, fp, ip, pc}^
    8608:			; <UNDEFINED> instruction: 0xf7fb3002
    860c:	blls	383a94 <fputs@plt+0x37f75c>
    8610:	strvs	r4, [r0, #-1665]!	; 0xfffff97f
    8614:			; <UNDEFINED> instruction: 0xf0012800
    8618:			; <UNDEFINED> instruction: 0xf8dd8517
    861c:	ldrmi	fp, [r9], -r4, lsr #32
    8620:	ldrbmi	r9, [sl], -lr, lsl #6
    8624:	ldc	7, cr15, [lr], #1004	; 0x3ec
    8628:			; <UNDEFINED> instruction: 0x465b9a12
    862c:	ldmdbls	r1, {r3, r4, r6, sl, fp, ip}
    8630:	stceq	0, cr15, [r6], #-316	; 0xfffffec4
    8634:			; <UNDEFINED> instruction: 0xf8094448
    8638:	andls	ip, sp, #11
    863c:	eorlt	pc, r4, sp, asr #17
    8640:	ldc	7, cr15, [r0], #1004	; 0x3ec
    8644:	bls	36f270 <fputs@plt+0x36af38>
    8648:	blls	3998b4 <fputs@plt+0x39557c>
    864c:			; <UNDEFINED> instruction: 0x46184491
    8650:			; <UNDEFINED> instruction: 0xf8892300
    8654:			; <UNDEFINED> instruction: 0xf7fb3001
    8658:	ldmdals	r1, {r2, r4, r7, sl, fp, sp, lr, pc}
    865c:	ldc	7, cr15, [r0], {251}	; 0xfb
    8660:	ldmib	r4, {r1, r4, r8, fp, ip, pc}^
    8664:	tstcc	r1, r6, lsl r3
    8668:			; <UNDEFINED> instruction: 0xf1431852
    866c:	stmib	r4, {r8, r9}^
    8670:			; <UNDEFINED> instruction: 0xf7ff2316
    8674:			; <UNDEFINED> instruction: 0xf1b9bb1b
    8678:			; <UNDEFINED> instruction: 0xf0010f61
    867c:	stmdavc	fp!, {r0, r3, r9, pc}
    8680:	svclt	0x00082b40
    8684:			; <UNDEFINED> instruction: 0xf0013501
    8688:	teqcs	sp, r3	; <illegal shifter operand>
    868c:			; <UNDEFINED> instruction: 0xf7fb4628
    8690:	stmdacs	r0, {r1, r5, sl, fp, sp, lr, pc}
    8694:	orrhi	pc, ip, #1
    8698:	tstlt	r8, r0, lsr #18
    869c:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    86a0:			; <UNDEFINED> instruction: 0x61232300
    86a4:			; <UNDEFINED> instruction: 0xf7fb4628
    86a8:	strdvs	lr, [r0, -sl]!
    86ac:			; <UNDEFINED> instruction: 0xf47f2800
    86b0:			; <UNDEFINED> instruction: 0xe6e0aafd
    86b4:	svceq	0x0061f1b9
    86b8:	addshi	pc, r8, #1
    86bc:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    86c0:			; <UNDEFINED> instruction: 0xf7fbb120
    86c4:	movwcs	lr, #3166	; 0xc5e
    86c8:	rsccc	pc, r0, r4, asr #17
    86cc:			; <UNDEFINED> instruction: 0x4628b13d
    86d0:	stcl	7, cr15, [r4], #1004	; 0x3ec
    86d4:	rsceq	pc, r0, r4, asr #17
    86d8:			; <UNDEFINED> instruction: 0xf43f2800
    86dc:	movwcs	sl, #3788	; 0xecc
    86e0:	rsccc	pc, r4, r4, asr #17
    86e4:	blt	ff8c66e8 <fputs@plt+0xff8c23b0>
    86e8:	blcs	102679c <fputs@plt+0x1022464>
    86ec:	addshi	pc, r3, #1
    86f0:			; <UNDEFINED> instruction: 0x01bcf8d4
    86f4:			; <UNDEFINED> instruction: 0xf7fbb120
    86f8:	movwcs	lr, #3140	; 0xc44
    86fc:			; <UNDEFINED> instruction: 0x31bcf8c4
    8700:			; <UNDEFINED> instruction: 0xf7fb4628
    8704:			; <UNDEFINED> instruction: 0xf8c4eccc
    8708:	stmdacs	r0, {r2, r3, r4, r5, r7, r8}
    870c:	bge	ff3c5910 <fputs@plt+0xff3c15d8>
    8710:	blls	1021dc <fputs@plt+0xfdea4>
    8714:			; <UNDEFINED> instruction: 0xf0412b00
    8718:	ldmib	sp, {r0, r4, r7, r8, pc}^
    871c:	addshi	r2, sl, r3, lsl #6
    8720:	ldmdavs	r3, {r2, r9, fp, ip, pc}
    8724:			; <UNDEFINED> instruction: 0xf6bf2b00
    8728:	blls	f3234 <fputs@plt+0xeeefc>
    872c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    8730:			; <UNDEFINED> instruction: 0xf7ff6013
    8734:			; <UNDEFINED> instruction: 0xf04fbabb
    8738:			; <UNDEFINED> instruction: 0xf7ff0b0f
    873c:	strcs	fp, [r0, #-2075]	; 0xfffff7e5
    8740:	blt	fed46744 <fputs@plt+0xfed4240c>
    8744:			; <UNDEFINED> instruction: 0xf0074628
    8748:			; <UNDEFINED> instruction: 0xf7fff98b
    874c:	stmdavc	r8!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, pc}
    8750:			; <UNDEFINED> instruction: 0xf8ddb188
    8754:	strtmi	fp, [r9], ip
    8758:	blx	dc478a <fputs@plt+0xdc0452>
    875c:			; <UNDEFINED> instruction: 0xf899b928
    8760:	blcc	b14768 <fputs@plt+0xb10430>
    8764:	vqdmulh.s<illegal width 8>	d2, d1, d1
    8768:			; <UNDEFINED> instruction: 0xf8198371
    876c:	stmdacs	r0, {r0, r8, r9, sl, fp}
    8770:			; <UNDEFINED> instruction: 0xf8cdd1f2
    8774:			; <UNDEFINED> instruction: 0xf8d4b00c
    8778:	blcs	14a00 <fputs@plt+0x106c8>
    877c:	cfstrsge	mvf15, [r7, #508]	; 0x1fc
    8780:	cfldr64ne	mvdx14, [fp], #-556	; 0xfffffdd4
    8784:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    8788:	movwcs	r9, #4867	; 0x1303
    878c:			; <UNDEFINED> instruction: 0xf7ff9306
    8790:			; <UNDEFINED> instruction: 0x469bb81c
    8794:	svclt	0x00eef7fe
    8798:			; <UNDEFINED> instruction: 0x2110f8d4
    879c:	tstcs	ip, r4, asr #17	; <UNPREDICTABLE>
    87a0:			; <UNDEFINED> instruction: 0xf47f2a00
    87a4:	strtmi	sl, [r0], -r6, lsr #23
    87a8:			; <UNDEFINED> instruction: 0xf0079309
    87ac:	blls	286a00 <fputs@plt+0x2826c8>
    87b0:			; <UNDEFINED> instruction: 0xf8c44681
    87b4:	stmdacs	r0, {r2, r3, r4, r8}
    87b8:	blge	fec059bc <fputs@plt+0xfec01684>
    87bc:	blls	102130 <fputs@plt+0xfddf8>
    87c0:			; <UNDEFINED> instruction: 0x31a8f884
    87c4:	blt	1cc67c8 <fputs@plt+0x1cc2490>
    87c8:	stccc	8, cr15, [ip], {223}	; 0xdf
    87cc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    87d0:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    87d4:			; <UNDEFINED> instruction: 0xf141019b
    87d8:	tstcs	lr, #231	; 0xe7
    87dc:			; <UNDEFINED> instruction: 0x31a4f8c4
    87e0:	blt	19467e4 <fputs@plt+0x19424ac>
    87e4:	teqeq	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    87e8:			; <UNDEFINED> instruction: 0xf7fbb120
    87ec:	movwcs	lr, #3018	; 0xbca
    87f0:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
    87f4:	adcle	r2, r2, r0, lsl #26
    87f8:			; <UNDEFINED> instruction: 0xf7fb4628
    87fc:			; <UNDEFINED> instruction: 0xf8c4ec50
    8800:	stmdacs	r0, {r2, r4, r5, r8}
    8804:	bge	14c5a08 <fputs@plt+0x14c16d0>
    8808:	movwcs	lr, #22069	; 0x5635
    880c:			; <UNDEFINED> instruction: 0x31a4f8c4
    8810:	blt	1346814 <fputs@plt+0x13424dc>
    8814:			; <UNDEFINED> instruction: 0xf8c42305
    8818:			; <UNDEFINED> instruction: 0xf7ff31cc
    881c:	movwcs	fp, #19015	; 0x4a47
    8820:	biccc	pc, ip, r4, asr #17
    8824:	blt	10c6828 <fputs@plt+0x10c24f0>
    8828:			; <UNDEFINED> instruction: 0xf8c42307
    882c:			; <UNDEFINED> instruction: 0xf7ff31cc
    8830:	movwcs	fp, #27197	; 0x6a3d
    8834:	biccc	pc, ip, r4, asr #17
    8838:	blt	e4683c <fputs@plt+0xe42504>
    883c:	teqeq	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    8840:			; <UNDEFINED> instruction: 0xf7fbb120
    8844:	movwcs	lr, #2974	; 0xb9e
    8848:	teqcc	r0, r4, asr #17	; <UNPREDICTABLE>
    884c:			; <UNDEFINED> instruction: 0xf43f2d00
    8850:	qsub16mi	sl, r8, r6
    8854:	stc	7, cr15, [r2], #-1004	; 0xfffffc14
    8858:	teqeq	r0, r4, asr #17	; <UNPREDICTABLE>
    885c:			; <UNDEFINED> instruction: 0xf47f2800
    8860:	str	sl, [r8], -r5, lsr #20
    8864:			; <UNDEFINED> instruction: 0xf8c42302
    8868:			; <UNDEFINED> instruction: 0xf7ff31a4
    886c:	movwcs	fp, #14879	; 0x3a1f
    8870:			; <UNDEFINED> instruction: 0x31a4f8c4
    8874:	blt	6c6878 <fputs@plt+0x6c2540>
    8878:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    887c:			; <UNDEFINED> instruction: 0xf7fbb120
    8880:	movwcs	lr, #2944	; 0xb80
    8884:	adcscc	pc, r4, r4, asr #17
    8888:			; <UNDEFINED> instruction: 0xf43f2d00
    888c:	qsaxmi	sl, r8, r8
    8890:	stc	7, cr15, [r4], {251}	; 0xfb
    8894:	adcseq	pc, r4, r4, asr #17
    8898:			; <UNDEFINED> instruction: 0xf47f2800
    889c:	strb	sl, [sl, #2567]!	; 0xa07
    88a0:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
    88a4:			; <UNDEFINED> instruction: 0xf7fbb120
    88a8:	movwcs	lr, #2924	; 0xb6c
    88ac:	adcscc	pc, r8, r4, asr #17
    88b0:			; <UNDEFINED> instruction: 0xf43f2d00
    88b4:	strtmi	sl, [r8], -r4, asr #30
    88b8:	bl	ffc468ac <fputs@plt+0xffc42574>
    88bc:	adcseq	pc, r8, r4, asr #17
    88c0:			; <UNDEFINED> instruction: 0xf47f2800
    88c4:	ldrb	sl, [r6, #2547]	; 0x9f3
    88c8:	tstlt	r8, r0, lsr #17
    88cc:	bl	16468c0 <fputs@plt+0x1642588>
    88d0:	adcvs	r2, r3, r0, lsl #6
    88d4:			; <UNDEFINED> instruction: 0xf43f2d00
    88d8:	qasxmi	sl, r8, r2
    88dc:	bl	ff7c68d0 <fputs@plt+0xff7c2598>
    88e0:	stmdacs	r0, {r5, r7, sp, lr}
    88e4:	stmibge	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    88e8:			; <UNDEFINED> instruction: 0xf8d4e5c5
    88ec:	smulwblt	r0, ip, r0
    88f0:	bl	11c68e4 <fputs@plt+0x11c25ac>
    88f4:			; <UNDEFINED> instruction: 0xf8c42300
    88f8:	stccs	0, cr3, [r0, #-688]	; 0xfffffd50
    88fc:	svcge	0x001ff43f
    8900:			; <UNDEFINED> instruction: 0xf7fb4628
    8904:			; <UNDEFINED> instruction: 0xf8c4ebcc
    8908:	stmdacs	r0, {r2, r3, r5, r7}
    890c:	stmibge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    8910:			; <UNDEFINED> instruction: 0xf104e5b1
    8914:			; <UNDEFINED> instruction: 0x46290078
    8918:			; <UNDEFINED> instruction: 0xf8a4f007
    891c:	stmdacs	r0, {r1, r9, sl, lr}
    8920:	blge	fec05b24 <fputs@plt+0xfec017ec>
    8924:	movwcc	r6, #8099	; 0x1fa3
    8928:	stmibge	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}^
    892c:	bleq	2c4a70 <fputs@plt+0x2c0738>
    8930:	svclt	0x0020f7fe
    8934:	addeq	pc, r8, #212, 16	; 0xd40000
    8938:			; <UNDEFINED> instruction: 0xf7fbb120
    893c:	movwcs	lr, #2850	; 0xb22
    8940:	addcc	pc, r8, #196, 16	; 0xc40000
    8944:			; <UNDEFINED> instruction: 0x4628b13d
    8948:	bl	fea4693c <fputs@plt+0xfea42604>
    894c:	addeq	pc, r8, #196, 16	; 0xc40000
    8950:			; <UNDEFINED> instruction: 0xf43f2800
    8954:	bvs	18f3f9c <fputs@plt+0x18efc64>
    8958:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    895c:			; <UNDEFINED> instruction: 0xf7ff6263
    8960:			; <UNDEFINED> instruction: 0xf8d4b9a5
    8964:			; <UNDEFINED> instruction: 0xb1200124
    8968:	bl	2c695c <fputs@plt+0x2c2624>
    896c:			; <UNDEFINED> instruction: 0xf8c42300
    8970:	stfcss	f3, [r0, #-144]	; 0xffffff70
    8974:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    8978:			; <UNDEFINED> instruction: 0xf7fb4628
    897c:			; <UNDEFINED> instruction: 0xf8c4eb90
    8980:	stmdacs	r0, {r2, r5, r8}
    8984:	ldmibge	r2, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    8988:	blls	101f64 <fputs@plt+0xfdc2c>
    898c:			; <UNDEFINED> instruction: 0xf8dfb163
    8990:	movwcs	r2, #35528	; 0x8ac8
    8994:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d0, d5
    8998:	stmpl	sl, {r7, r8, r9}
    899c:	ldmdbvs	r2, {r1, r4, fp, sp, lr}
    89a0:	blcs	189f4 <fputs@plt+0x146bc>
    89a4:	andhi	pc, r0, r1
    89a8:			; <UNDEFINED> instruction: 0xf8849b03
    89ac:			; <UNDEFINED> instruction: 0xf7ff3021
    89b0:	blls	f6fac <fputs@plt+0xf2c74>
    89b4:			; <UNDEFINED> instruction: 0xf0012b00
    89b8:			; <UNDEFINED> instruction: 0xf8df8390
    89bc:	bls	157434 <fputs@plt+0x1530fc>
    89c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    89c4:	ldreq	r6, [fp], #-2331	; 0xfffff6e5
    89c8:	strbhi	pc, [lr, r0, asr #2]!	; <UNPREDICTABLE>
    89cc:			; <UNDEFINED> instruction: 0xf0436a63
    89d0:	rsbvs	r0, r3, #32, 6	; 0x80000000
    89d4:	stmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89d8:			; <UNDEFINED> instruction: 0xf8849b03
    89dc:			; <UNDEFINED> instruction: 0xf7ff32b0
    89e0:	blls	f6f7c <fputs@plt+0xf2c44>
    89e4:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    89e8:	eorcc	pc, fp, r4, lsl #17
    89ec:	ldmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89f0:	tstlt	r8, r0, ror #16
    89f4:	b	ff1469e8 <fputs@plt+0xff1426b0>
    89f8:	rsbvs	r2, r3, r0, lsl #6
    89fc:			; <UNDEFINED> instruction: 0xf43f2d00
    8a00:			; <UNDEFINED> instruction: 0x4628ae9e
    8a04:	bl	12c69f8 <fputs@plt+0x12c26c0>
    8a08:	stmdacs	r0, {r5, r6, sp, lr}
    8a0c:	stmdbge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    8a10:	blls	101edc <fputs@plt+0xfdba4>
    8a14:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    8a18:	addcc	pc, sp, #132, 16	; 0x840000
    8a1c:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a20:			; <UNDEFINED> instruction: 0xf8849b03
    8a24:			; <UNDEFINED> instruction: 0xf7ff3274
    8a28:			; <UNDEFINED> instruction: 0xf8d4b941
    8a2c:			; <UNDEFINED> instruction: 0xb1200090
    8a30:	b	fe9c6a24 <fputs@plt+0xfe9c26ec>
    8a34:			; <UNDEFINED> instruction: 0xf8c42300
    8a38:	stccs	0, cr3, [r0, #-576]	; 0xfffffdc0
    8a3c:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
    8a40:			; <UNDEFINED> instruction: 0xf7fb4628
    8a44:			; <UNDEFINED> instruction: 0xf8c4eb2c
    8a48:	stmdacs	r0, {r4, r7}
    8a4c:	stmdbge	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    8a50:			; <UNDEFINED> instruction: 0xf8dfe511
    8a54:	bls	15726c <fputs@plt+0x152f34>
    8a58:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a5c:			; <UNDEFINED> instruction: 0x0799691b
    8a60:	strhi	pc, [r2, r0, asr #2]!
    8a64:			; <UNDEFINED> instruction: 0x019cf8d4
    8a68:			; <UNDEFINED> instruction: 0xf7fbb120
    8a6c:	movwcs	lr, #2698	; 0xa8a
    8a70:	orrscc	pc, ip, r4, asr #17
    8a74:			; <UNDEFINED> instruction: 0xf43f2d00
    8a78:	strtmi	sl, [r8], -r2, ror #28
    8a7c:	bl	3c6a70 <fputs@plt+0x3c2738>
    8a80:	orrseq	pc, ip, r4, asr #17
    8a84:			; <UNDEFINED> instruction: 0xf47f2800
    8a88:	ldrbt	sl, [r4], #2321	; 0x911
    8a8c:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8a90:	stmdals	r4, {r1, r4, r8, r9, fp, sp, pc}
    8a94:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    8a98:	stc2	7, cr15, [r0], #1016	; 0x3f8
    8a9c:	stmdacs	r0, {r1, r9, sl, lr}
    8aa0:	bge	ffc05ca4 <fputs@plt+0xffc0196c>
    8aa4:	tstcs	r2, #3620864	; 0x374000
    8aa8:			; <UNDEFINED> instruction: 0x2320e9c4
    8aac:	ldmlt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ab0:			; <UNDEFINED> instruction: 0xf8849b03
    8ab4:			; <UNDEFINED> instruction: 0xf7ff302b
    8ab8:	blls	f6ea4 <fputs@plt+0xf2b6c>
    8abc:	orrscc	pc, r4, r4, lsl #17
    8ac0:	ldmlt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ac4:	blcs	b66b78 <fputs@plt+0xb62840>
    8ac8:	rscshi	pc, fp, #1
    8acc:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8ad0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8ad4:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ad8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    8adc:	rschi	pc, r9, #1
    8ae0:	blvc	6ef6f8 <fputs@plt+0x6eb3c0>
    8ae4:			; <UNDEFINED> instruction: 0xf0412b00
    8ae8:	bls	1297c4 <fputs@plt+0x12548c>
    8aec:			; <UNDEFINED> instruction: 0xf8c22301
    8af0:	tstvc	r3, #8
    8af4:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8af8:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8afc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    8b00:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    8b04:			; <UNDEFINED> instruction: 0xf14006d8
    8b08:	blls	ea84c <fputs@plt+0xe6514>
    8b0c:			; <UNDEFINED> instruction: 0x31b5f884
    8b10:	stmialt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b14:			; <UNDEFINED> instruction: 0xf8849b03
    8b18:			; <UNDEFINED> instruction: 0xf7ff32b1
    8b1c:	blls	136e40 <fputs@plt+0x132b08>
    8b20:			; <UNDEFINED> instruction: 0xb1206918
    8b24:	b	b46b18 <fputs@plt+0xb427e0>
    8b28:	movwcs	r9, #2564	; 0xa04
    8b2c:	teqlt	sp, r3, lsl r1
    8b30:			; <UNDEFINED> instruction: 0xf7fb4628
    8b34:	blls	14360c <fputs@plt+0x13f2d4>
    8b38:	stmdacs	r0, {r3, r4, r8, sp, lr}
    8b3c:	cfldrsge	mvf15, [fp], {63}	; 0x3f
    8b40:	ldmibvs	fp, {r2, r8, r9, fp, ip, pc}^
    8b44:	stmdble	r5, {r0, r8, r9, fp, sp}
    8b48:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8b4c:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    8b50:			; <UNDEFINED> instruction: 0xf846f002
    8b54:	movwcs	r9, #6660	; 0x1a04
    8b58:			; <UNDEFINED> instruction: 0xf7ff61d3
    8b5c:	blls	136e00 <fputs@plt+0x132ac8>
    8b60:			; <UNDEFINED> instruction: 0xb1206918
    8b64:	b	346b58 <fputs@plt+0x342820>
    8b68:	movwcs	r9, #2564	; 0xa04
    8b6c:	teqlt	sp, r3, lsl r1
    8b70:			; <UNDEFINED> instruction: 0xf7fb4628
    8b74:	blls	1435cc <fputs@plt+0x13f294>
    8b78:	stmdacs	r0, {r3, r4, r8, sp, lr}
    8b7c:	cfldrdge	mvd15, [fp], #-252	; 0xffffff04
    8b80:	ldmibvs	fp, {r2, r8, r9, fp, ip, pc}^
    8b84:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    8b88:	subhi	pc, r0, #65	; 0x41
    8b8c:	movwcs	r9, #10756	; 0x2a04
    8b90:			; <UNDEFINED> instruction: 0xf7ff61d3
    8b94:			; <UNDEFINED> instruction: 0xf8d4b88b
    8b98:	blcs	15000 <fputs@plt+0x10cc8>
    8b9c:	rsbhi	pc, r5, #1
    8ba0:	ldrdlt	pc, [ip], -sp
    8ba4:	ldmdavs	fp, {r0, r2, sp, lr, pc}
    8ba8:	tstcc	r8, r4, asr #17	; <UNPREDICTABLE>
    8bac:			; <UNDEFINED> instruction: 0xf0012b00
    8bb0:	ldmdbvs	sl, {r1, r2, r3, r5, r6, r9, pc}
    8bb4:	ldrbtle	r0, [r6], #1938	; 0x792
    8bb8:			; <UNDEFINED> instruction: 0x9118f8d4
    8bbc:	andlt	pc, ip, sp, asr #17
    8bc0:	svceq	0x0000f1b9
    8bc4:	subshi	pc, r8, #1
    8bc8:	ldrdeq	pc, [r4], -r9
    8bcc:			; <UNDEFINED> instruction: 0xf7fbb120
    8bd0:	movwcs	lr, #2520	; 0x9d8
    8bd4:	andcc	pc, r4, r9, asr #17
    8bd8:			; <UNDEFINED> instruction: 0x4628b13d
    8bdc:	b	17c6bd0 <fputs@plt+0x17c2898>
    8be0:	andeq	pc, r4, r9, asr #17
    8be4:			; <UNDEFINED> instruction: 0xf43f2800
    8be8:			; <UNDEFINED> instruction: 0xf8d9ac46
    8bec:			; <UNDEFINED> instruction: 0xf0433010
    8bf0:			; <UNDEFINED> instruction: 0xf8c90302
    8bf4:			; <UNDEFINED> instruction: 0xf7ff3010
    8bf8:	bls	f6d64 <fputs@plt+0xf2a2c>
    8bfc:	bcs	23590 <fputs@plt+0x1f258>
    8c00:	andshi	pc, r6, #1
    8c04:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8c08:			; <UNDEFINED> instruction: 0xf7ff6263
    8c0c:	blls	f6d50 <fputs@plt+0xf2a18>
    8c10:			; <UNDEFINED> instruction: 0x31b2f884
    8c14:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c18:			; <UNDEFINED> instruction: 0xf8849b03
    8c1c:			; <UNDEFINED> instruction: 0xf7ff31b1
    8c20:	blls	f6d3c <fputs@plt+0xf2a04>
    8c24:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    8c28:	addcc	pc, ip, #132, 16	; 0x840000
    8c2c:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c30:			; <UNDEFINED> instruction: 0xf8849b03
    8c34:			; <UNDEFINED> instruction: 0xf7ff3022
    8c38:			; <UNDEFINED> instruction: 0xf8d4b839
    8c3c:	strhlt	r0, [r0, -r0]!	; <UNPREDICTABLE>
    8c40:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c44:			; <UNDEFINED> instruction: 0xf8c42300
    8c48:	stccs	0, cr3, [r0, #-704]	; 0xfffffd40
    8c4c:	cfldrdge	mvd15, [r7, #-252]!	; 0xffffff04
    8c50:			; <UNDEFINED> instruction: 0xf7fb4628
    8c54:			; <UNDEFINED> instruction: 0xf8c4ea24
    8c58:	stmdacs	r0, {r4, r5, r7}
    8c5c:	stmdage	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    8c60:	blls	101c8c <fputs@plt+0xfd954>
    8c64:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    8c68:	eorcc	pc, sl, r4, lsl #17
    8c6c:	ldmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c70:	ldrdeq	pc, [r8, -r4]!
    8c74:			; <UNDEFINED> instruction: 0xf7fbb120
    8c78:	movwcs	lr, #2436	; 0x984
    8c7c:	smlawtcc	r8, r4, r8, pc	; <UNPREDICTABLE>
    8c80:			; <UNDEFINED> instruction: 0xf43f2d00
    8c84:			; <UNDEFINED> instruction: 0x4628ad5c
    8c88:	b	246c7c <fputs@plt+0x242944>
    8c8c:	smlawteq	r8, r4, r8, pc	; <UNPREDICTABLE>
    8c90:			; <UNDEFINED> instruction: 0xf47f2800
    8c94:			; <UNDEFINED> instruction: 0xf7ffa80b
    8c98:	blls	f7c58 <fputs@plt+0xf3920>
    8c9c:	eorcc	pc, sl, r4, lsl #17
    8ca0:	stmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ca4:	rsbseq	pc, r0, r4, lsl #2
    8ca8:	addsmi	pc, fp, #76, 4	; 0xc0000004
    8cac:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    8cb0:			; <UNDEFINED> instruction: 0xf0060220
    8cb4:			; <UNDEFINED> instruction: 0x4602fefb
    8cb8:			; <UNDEFINED> instruction: 0xf43e2800
    8cbc:			; <UNDEFINED> instruction: 0x4693aff7
    8cc0:	ldcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
    8cc4:	sbfxcs	pc, pc, #17, #1
    8cc8:	stmdals	r4, {r1, r4, r8, r9, fp, sp, pc}
    8ccc:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    8cd0:	blx	fe146cd2 <fputs@plt+0xfe14299a>
    8cd4:	stmdacs	r0, {r1, r9, sl, lr}
    8cd8:	ldmibge	r3, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    8cdc:	tstcs	r2, #3620864	; 0x374000
    8ce0:	orrcs	lr, r6, #196, 18	; 0x310000
    8ce4:	orrcs	lr, r4, #196, 18	; 0x310000
    8ce8:	svclt	0x00e0f7fe
    8cec:	blcs	2f900 <fputs@plt+0x2b5c8>
    8cf0:	orrshi	pc, r3, r1
    8cf4:			; <UNDEFINED> instruction: 0x3760f8df
    8cf8:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    8cfc:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    8d00:			; <UNDEFINED> instruction: 0xf14005d9
    8d04:	bvs	18ea650 <fputs@plt+0x18e6318>
    8d08:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    8d0c:			; <UNDEFINED> instruction: 0xf7fe6263
    8d10:	blls	f8c4c <fputs@plt+0xf4914>
    8d14:			; <UNDEFINED> instruction: 0xf0012b00
    8d18:	bls	169414 <fputs@plt+0x1650dc>
    8d1c:			; <UNDEFINED> instruction: 0x3738f8df
    8d20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d24:			; <UNDEFINED> instruction: 0x06da691b
    8d28:	ldrthi	pc, [lr], -r0, asr #2	; <UNPREDICTABLE>
    8d2c:			; <UNDEFINED> instruction: 0xf0436a63
    8d30:	rsbvs	r0, r3, #8, 6	; 0x20000000
    8d34:	svclt	0x00baf7fe
    8d38:	blcs	2f94c <fputs@plt+0x2b614>
    8d3c:	svcge	0x00b6f43e
    8d40:	tsteq	r0, #111	; 0x6f	; <UNPREDICTABLE>
    8d44:			; <UNDEFINED> instruction: 0xf7fe6263
    8d48:	bls	f8c14 <fputs@plt+0xf48dc>
    8d4c:	bcs	236e0 <fputs@plt+0x1f3a8>
    8d50:	msrhi	SPSR_fc, r1
    8d54:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8d58:			; <UNDEFINED> instruction: 0xf7fe6263
    8d5c:			; <UNDEFINED> instruction: 0xf8d4bfa7
    8d60:	strdlt	r0, [r0, -r8]!
    8d64:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d68:			; <UNDEFINED> instruction: 0xf8c42300
    8d6c:	stccs	0, cr3, [r0, #-992]	; 0xfffffc20
    8d70:	cfstrdge	mvd15, [r5], #252	; 0xfc
    8d74:			; <UNDEFINED> instruction: 0xf7fb4628
    8d78:			; <UNDEFINED> instruction: 0xf8c4e992
    8d7c:	stmdacs	r0, {r3, r4, r5, r6, r7}
    8d80:	svcge	0x0094f47e
    8d84:	bllt	1e06d88 <fputs@plt+0x1e02a50>
    8d88:	addseq	pc, r0, #212, 16	; 0xd40000
    8d8c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8d90:	addsls	pc, r4, #132, 16	; 0x840000
    8d94:			; <UNDEFINED> instruction: 0xf7fbb118
    8d98:			; <UNDEFINED> instruction: 0xf8c4e8f4
    8d9c:	sfmcs	f1, 1, [r0, #-576]	; 0xfffffdc0
    8da0:	cfstrdge	mvd15, [sp], {63}	; 0x3f
    8da4:			; <UNDEFINED> instruction: 0xf7fb4628
    8da8:			; <UNDEFINED> instruction: 0xf8c4e97a
    8dac:	stmdacs	r0, {r4, r7, r9}
    8db0:	svcge	0x007cf47e
    8db4:	bllt	1806db8 <fputs@plt+0x1802a80>
    8db8:	ldrdeq	pc, [r4, r4]
    8dbc:			; <UNDEFINED> instruction: 0xf7fbb120
    8dc0:	movwcs	lr, #2272	; 0x8e0
    8dc4:	orrcc	pc, r4, r4, asr #17
    8dc8:			; <UNDEFINED> instruction: 0xf0002d00
    8dcc:	strtmi	r8, [r8], -r4, lsl #1
    8dd0:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dd4:	orreq	pc, r4, r4, asr #17
    8dd8:			; <UNDEFINED> instruction: 0xf43f2800
    8ddc:			; <UNDEFINED> instruction: 0xf7fbab4c
    8de0:	stmdacs	r0!, {r2, r5, r6, r8, fp, sp, lr, pc}
    8de4:	svcge	0x0062f43e
    8de8:			; <UNDEFINED> instruction: 0xf8d4e075
    8dec:	smulwtlt	r0, r0, r0
    8df0:	stmia	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8df4:			; <UNDEFINED> instruction: 0xf8c42300
    8df8:	teqlt	sp, r0, ror #1
    8dfc:			; <UNDEFINED> instruction: 0xf7fb4628
    8e00:			; <UNDEFINED> instruction: 0xf8c4e94e
    8e04:	stmdacs	r0, {r5, r6, r7}
    8e08:	blge	d85f0c <fputs@plt+0xd81bd4>
    8e0c:			; <UNDEFINED> instruction: 0xf8c42304
    8e10:			; <UNDEFINED> instruction: 0xf7fe30e4
    8e14:	blls	f8b48 <fputs@plt+0xf4810>
    8e18:	rsbcc	pc, r3, #132, 16	; 0x840000
    8e1c:	svclt	0x0046f7fe
    8e20:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    8e24:			; <UNDEFINED> instruction: 0xf7fbb120
    8e28:	movwcs	lr, #2220	; 0x8ac
    8e2c:	rsccc	pc, r0, r4, asr #17
    8e30:			; <UNDEFINED> instruction: 0x4628b13d
    8e34:	ldmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e38:	rsceq	pc, r0, r4, asr #17
    8e3c:			; <UNDEFINED> instruction: 0xf43f2800
    8e40:	movwcs	sl, #23322	; 0x5b1a
    8e44:	rsccc	pc, r4, r4, asr #17
    8e48:	svclt	0x0030f7fe
    8e4c:			; <UNDEFINED> instruction: 0xf8849b03
    8e50:			; <UNDEFINED> instruction: 0xf7fe323c
    8e54:			; <UNDEFINED> instruction: 0xf8d4bf2b
    8e58:			; <UNDEFINED> instruction: 0xb120016c
    8e5c:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e60:			; <UNDEFINED> instruction: 0xf8c42300
    8e64:	stfcss	f3, [r0, #-432]	; 0xfffffe50
    8e68:	cfstrdge	mvd15, [r9], #-252	; 0xffffff04
    8e6c:			; <UNDEFINED> instruction: 0xf7fb4628
    8e70:			; <UNDEFINED> instruction: 0xf8c4e916
    8e74:	stmdacs	r0, {r2, r3, r5, r6, r8}
    8e78:	svcge	0x0018f47e
    8e7c:	blt	fff06e80 <fputs@plt+0xfff02b48>
    8e80:			; <UNDEFINED> instruction: 0xf8842301
    8e84:			; <UNDEFINED> instruction: 0xf7fe3295
    8e88:			; <UNDEFINED> instruction: 0xf8d4bf11
    8e8c:			; <UNDEFINED> instruction: 0xb1200154
    8e90:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e94:			; <UNDEFINED> instruction: 0xf8c42300
    8e98:	stfcss	f3, [r0, #-336]	; 0xfffffeb0
    8e9c:	cfstrdge	mvd15, [pc], {63}	; 0x3f
    8ea0:			; <UNDEFINED> instruction: 0xf7fb4628
    8ea4:			; <UNDEFINED> instruction: 0xf8c4e8fc
    8ea8:	stmdacs	r0, {r2, r4, r6, r8}
    8eac:	mrcge	4, 7, APSR_nzcv, cr14, cr14, {3}
    8eb0:	blt	ff886eb4 <fputs@plt+0xff882b7c>
    8eb4:			; <UNDEFINED> instruction: 0xf8849b03
    8eb8:			; <UNDEFINED> instruction: 0xf7fe31ae
    8ebc:	movwcs	fp, #7927	; 0x1ef7
    8ec0:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    8ec4:	strtmi	r4, [r0], -sl, lsr #12
    8ec8:	eorscc	pc, ip, r4, lsl #17
    8ecc:	cdp2	0, 4, cr15, cr2, cr6, {0}
    8ed0:			; <UNDEFINED> instruction: 0xf43e2800
    8ed4:			; <UNDEFINED> instruction: 0xf04faeeb
    8ed8:			; <UNDEFINED> instruction: 0xf7fe0b04
    8edc:			; <UNDEFINED> instruction: 0xf504bc4b
    8ee0:	strtmi	r7, [r9], -r0
    8ee4:			; <UNDEFINED> instruction: 0xff0ef006
    8ee8:	stmdacs	r0, {r1, r9, sl, lr}
    8eec:	mrcge	4, 6, APSR_nzcv, cr14, cr14, {1}
    8ef0:			; <UNDEFINED> instruction: 0xf7fe4693
    8ef4:			; <UNDEFINED> instruction: 0x4629bc3f
    8ef8:			; <UNDEFINED> instruction: 0xf0064620
    8efc:			; <UNDEFINED> instruction: 0xf8c4ff5d
    8f00:			; <UNDEFINED> instruction: 0xf7fe0278
    8f04:			; <UNDEFINED> instruction: 0xf8d4bed3
    8f08:	strdlt	r0, [r0, -r4]!
    8f0c:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f10:			; <UNDEFINED> instruction: 0xf8c42300
    8f14:	stccs	0, cr3, [r0, #-976]	; 0xfffffc30
    8f18:	cfldrsge	mvf15, [r1], {63}	; 0x3f
    8f1c:			; <UNDEFINED> instruction: 0xf7fb4628
    8f20:			; <UNDEFINED> instruction: 0xf8c4e8be
    8f24:	stmdacs	r0, {r2, r4, r5, r6, r7}
    8f28:	mcrge	4, 6, pc, cr0, cr14, {3}	; <UNPREDICTABLE>
    8f2c:	blt	fe906f30 <fputs@plt+0xfe902bf8>
    8f30:			; <UNDEFINED> instruction: 0xf8849b03
    8f34:			; <UNDEFINED> instruction: 0xf7fe3266
    8f38:	blls	f8a24 <fputs@plt+0xf46ec>
    8f3c:	rscscc	pc, ip, r4, lsl #17
    8f40:	mrclt	7, 5, APSR_nzcv, cr4, cr14, {7}
    8f44:	strne	pc, [r4, #-2271]!	; 0xfffff721
    8f48:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    8f4c:	cdp2	0, 4, cr15, cr8, cr1, {0}
    8f50:	mcrlt	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    8f54:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    8f58:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    8f5c:	cdp2	0, 4, cr15, cr0, cr1, {0}
    8f60:	mcrlt	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    8f64:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    8f68:			; <UNDEFINED> instruction: 0xf7fbb120
    8f6c:	movwcs	lr, #2058	; 0x80a
    8f70:	rsccc	pc, ip, r4, asr #17
    8f74:			; <UNDEFINED> instruction: 0xf43f2d00
    8f78:	strtmi	sl, [r8], -r2, ror #23
    8f7c:	stm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f80:	rsceq	pc, ip, r4, asr #17
    8f84:			; <UNDEFINED> instruction: 0xf47e2800
    8f88:			; <UNDEFINED> instruction: 0xf7ffae91
    8f8c:			; <UNDEFINED> instruction: 0xf104ba74
    8f90:			; <UNDEFINED> instruction: 0x462900f0
    8f94:	cdp2	0, 11, cr15, cr6, cr6, {0}
    8f98:	stmdacs	r0, {r1, r9, sl, lr}
    8f9c:	mcrge	4, 4, pc, cr6, cr14, {1}	; <UNPREDICTABLE>
    8fa0:			; <UNDEFINED> instruction: 0xf7fe4693
    8fa4:	blls	f7f48 <fputs@plt+0xf3c10>
    8fa8:	eorcc	pc, ip, r4, lsl #17
    8fac:	mrclt	7, 3, APSR_nzcv, cr14, cr14, {7}
    8fb0:			; <UNDEFINED> instruction: 0xf1042301
    8fb4:			; <UNDEFINED> instruction: 0x462a0130
    8fb8:			; <UNDEFINED> instruction: 0xf8844620
    8fbc:			; <UNDEFINED> instruction: 0xf0063034
    8fc0:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8fc4:	mrcge	4, 3, APSR_nzcv, cr2, cr14, {1}
    8fc8:			; <UNDEFINED> instruction: 0xf8d4e785
    8fcc:	smulwtlt	r0, r0, r0
    8fd0:	svc	0x00d6f7fa
    8fd4:			; <UNDEFINED> instruction: 0xf8c42300
    8fd8:	teqlt	sp, r0, ror #1
    8fdc:			; <UNDEFINED> instruction: 0xf7fb4628
    8fe0:			; <UNDEFINED> instruction: 0xf8c4e85e
    8fe4:	stmdacs	r0, {r5, r6, r7}
    8fe8:	bge	11860ec <fputs@plt+0x1181db4>
    8fec:			; <UNDEFINED> instruction: 0xf8c42301
    8ff0:			; <UNDEFINED> instruction: 0xf7fe30e4
    8ff4:			; <UNDEFINED> instruction: 0xf504be5b
    8ff8:			; <UNDEFINED> instruction: 0x46297017
    8ffc:	ldc2	0, cr15, [r6, #-24]!	; 0xffffffe8
    9000:	stmdacs	r0, {r1, r9, sl, lr}
    9004:	mrcge	4, 2, APSR_nzcv, cr2, cr14, {1}
    9008:			; <UNDEFINED> instruction: 0xf7fe4693
    900c:			; <UNDEFINED> instruction: 0xf504bbb3
    9010:	strtmi	r7, [r9], -r1
    9014:	cdp2	0, 7, cr15, cr6, cr6, {0}
    9018:	stmdacs	r0, {r1, r9, sl, lr}
    901c:	mcrge	4, 2, pc, cr6, cr14, {1}	; <UNPREDICTABLE>
    9020:			; <UNDEFINED> instruction: 0xf7fe4693
    9024:	blls	f7ec8 <fputs@plt+0xf3b90>
    9028:	subcc	pc, r4, #132, 16	; 0x840000
    902c:	mrclt	7, 1, APSR_nzcv, cr14, cr14, {7}
    9030:	addseq	pc, r0, #212, 16	; 0xd40000
    9034:			; <UNDEFINED> instruction: 0xf8842301
    9038:	stmdacs	r0, {r2, r4, r7, r9, ip, sp}
    903c:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    9040:	svc	0x009ef7fa
    9044:			; <UNDEFINED> instruction: 0xf8c42300
    9048:	ssat	r3, #9, r0, lsl #5
    904c:	rscvc	pc, r8, r4, lsl #10
    9050:			; <UNDEFINED> instruction: 0xf0064629
    9054:			; <UNDEFINED> instruction: 0x4602ff1f
    9058:			; <UNDEFINED> instruction: 0xf43e2800
    905c:	ldrmi	sl, [r3], r7, lsr #28
    9060:	bllt	fe247060 <fputs@plt+0xfe242d28>
    9064:			; <UNDEFINED> instruction: 0xf8849b03
    9068:			; <UNDEFINED> instruction: 0xf7fe32a0
    906c:	blls	f88f0 <fputs@plt+0xf45b8>
    9070:	adccc	pc, r8, #132, 16	; 0x840000
    9074:	mrclt	7, 0, APSR_nzcv, cr10, cr14, {7}
    9078:	teqlt	fp, r3, lsl #22
    907c:	bls	15c05c <fputs@plt+0x157d24>
    9080:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9084:	smmlaeq	fp, fp, r9, r6
    9088:	strhi	pc, [lr], #320	; 0x140
    908c:			; <UNDEFINED> instruction: 0xf8849b03
    9090:			; <UNDEFINED> instruction: 0xf7fe3220
    9094:			; <UNDEFINED> instruction: 0xf8d4be0b
    9098:			; <UNDEFINED> instruction: 0xf7fa008c
    909c:	movwcs	lr, #3954	; 0xf72
    90a0:	addcc	pc, ip, r4, asr #17
    90a4:	mcrlt	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    90a8:	tstlt	r8, r0, lsr #24
    90ac:	svc	0x0068f7fa
    90b0:	strtvs	r2, [r3], #-768	; 0xfffffd00
    90b4:			; <UNDEFINED> instruction: 0x4628b135
    90b8:	svc	0x00f0f7fa
    90bc:	stmdacs	r0, {r5, sl, sp, lr}
    90c0:	ldmibge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    90c4:			; <UNDEFINED> instruction: 0xf0066c20
    90c8:	strmi	pc, [r2], -r7, asr #27
    90cc:			; <UNDEFINED> instruction: 0xf43e2800
    90d0:	ldrmi	sl, [r3], sp, ror #27
    90d4:	bllt	13c70d4 <fputs@plt+0x13c2d9c>
    90d8:	eorvc	pc, r6, r4, lsl #10
    90dc:	addsmi	pc, fp, #76, 4	; 0xc0000004
    90e0:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    90e4:			; <UNDEFINED> instruction: 0xf0060220
    90e8:	strmi	pc, [r2], -r1, ror #25
    90ec:			; <UNDEFINED> instruction: 0xf43e2800
    90f0:			; <UNDEFINED> instruction: 0x4693addd
    90f4:	bllt	fc70f4 <fputs@plt+0xfc2dbc>
    90f8:			; <UNDEFINED> instruction: 0xf8849b03
    90fc:			; <UNDEFINED> instruction: 0xf7fe3260
    9100:			; <UNDEFINED> instruction: 0xf8d4bdd5
    9104:	smulwtlt	r0, r0, r0
    9108:	svc	0x003af7fa
    910c:			; <UNDEFINED> instruction: 0xf8c42300
    9110:	teqlt	sp, r0, ror #1
    9114:			; <UNDEFINED> instruction: 0xf7fa4628
    9118:			; <UNDEFINED> instruction: 0xf8c4efc2
    911c:	stmdacs	r0, {r5, r6, r7}
    9120:	stmibge	r9!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9124:			; <UNDEFINED> instruction: 0xf8c42306
    9128:			; <UNDEFINED> instruction: 0xf7fe30e4
    912c:			; <UNDEFINED> instruction: 0xf8d4bdbf
    9130:			; <UNDEFINED> instruction: 0xb1200234
    9134:	svc	0x0024f7fa
    9138:			; <UNDEFINED> instruction: 0xf8c42300
    913c:	sfmcs	f3, 4, [r0, #-208]	; 0xffffff30
    9140:	bge	fff86244 <fputs@plt+0xfff81f0c>
    9144:			; <UNDEFINED> instruction: 0xf7fa4628
    9148:			; <UNDEFINED> instruction: 0xf8c4efaa
    914c:	stmdacs	r0, {r2, r4, r5, r9}
    9150:	cfstrsge	mvf15, [ip, #504]!	; 0x1f8
    9154:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9158:			; <UNDEFINED> instruction: 0xf8849b03
    915c:			; <UNDEFINED> instruction: 0xf7fe3296
    9160:			; <UNDEFINED> instruction: 0xf8d4bda5
    9164:			; <UNDEFINED> instruction: 0xb1200238
    9168:	svc	0x000af7fa
    916c:			; <UNDEFINED> instruction: 0xf8c42300
    9170:	sfmcs	f3, 4, [r0, #-224]	; 0xffffff20
    9174:	bge	ff906278 <fputs@plt+0xff901f40>
    9178:			; <UNDEFINED> instruction: 0xf7fa4628
    917c:			; <UNDEFINED> instruction: 0xf8c4ef90
    9180:	stmdacs	r0, {r3, r4, r5, r9}
    9184:	cfldrsge	mvf15, [r2, #504]	; 0x1f8
    9188:	ldmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    918c:	bls	15c05c <fputs@plt+0x157d24>
    9190:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9194:	ldrbeq	r6, [r8, #2331]	; 0x91b
    9198:	strhi	pc, [r6], #-320	; 0xfffffec0
    919c:			; <UNDEFINED> instruction: 0xf8849b03
    91a0:			; <UNDEFINED> instruction: 0xf7fe31b4
    91a4:			; <UNDEFINED> instruction: 0xf504bd83
    91a8:			; <UNDEFINED> instruction: 0x46297010
    91ac:	mrrc2	0, 0, pc, lr, cr6	; <UNPREDICTABLE>
    91b0:	stmdacs	r0, {r1, r9, sl, lr}
    91b4:	cfldrdge	mvd15, [sl, #-248]!	; 0xffffff08
    91b8:			; <UNDEFINED> instruction: 0xf7fe4693
    91bc:			; <UNDEFINED> instruction: 0xf504badb
    91c0:	vqadd.s8	d23, d12, d2
    91c4:			; <UNDEFINED> instruction: 0x4629429b
    91c8:	eoreq	pc, r0, #192, 4
    91cc:	mrrc2	0, 0, pc, ip, cr6	; <UNPREDICTABLE>
    91d0:	stmdacs	r0, {r1, r9, sl, lr}
    91d4:	cfstrdge	mvd15, [sl, #-248]!	; 0xffffff08
    91d8:			; <UNDEFINED> instruction: 0xf7fe4693
    91dc:			; <UNDEFINED> instruction: 0xf504bacb
    91e0:	vqadd.s8	d23, d12, d3
    91e4:			; <UNDEFINED> instruction: 0x4629429b
    91e8:	eoreq	pc, r0, #192, 4
    91ec:	mcrr2	0, 0, pc, ip, cr6	; <UNPREDICTABLE>
    91f0:	stmdacs	r0, {r1, r9, sl, lr}
    91f4:	cfldrdge	mvd15, [sl, #-248]	; 0xffffff08
    91f8:			; <UNDEFINED> instruction: 0xf7fe4693
    91fc:	movwcs	fp, #6843	; 0x1abb
    9200:	strtmi	r4, [r0], -r9, lsr #12
    9204:	eorcc	pc, r3, #132, 16	; 0x840000
    9208:	ldc2	0, cr15, [r4, #24]!
    920c:	eoreq	pc, r4, #196, 16	; 0xc40000
    9210:	stcllt	7, cr15, [ip, #-1016]	; 0xfffffc08
    9214:			; <UNDEFINED> instruction: 0xf8849b03
    9218:			; <UNDEFINED> instruction: 0xf7fe31b6
    921c:	blls	f8740 <fputs@plt+0xf4408>
    9220:			; <UNDEFINED> instruction: 0x31b7f884
    9224:	stcllt	7, cr15, [r2, #-1016]	; 0xfffffc08
    9228:			; <UNDEFINED> instruction: 0xf8849b03
    922c:			; <UNDEFINED> instruction: 0xf7fe3261
    9230:	blls	f872c <fputs@plt+0xf43f4>
    9234:			; <UNDEFINED> instruction: 0x31b3f884
    9238:	ldclt	7, cr15, [r8, #-1016]!	; 0xfffffc08
    923c:	strtmi	r4, [r0], -r9, lsr #12
    9240:	stc2l	0, cr15, [ip, #-24]!	; 0xffffffe8
    9244:	subseq	pc, r8, #196, 16	; 0xc40000
    9248:	ldclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    924c:	ldrdlt	pc, [ip], -sp
    9250:	strtmi	r9, [ip], -r9, lsl #8
    9254:	strcc	r4, [r1], #-1697	; 0xfffff95f
    9258:	muleq	r0, r9, r8
    925c:	ldc2	0, cr15, [r4, #36]!	; 0x24
    9260:	mvnsle	r2, r0, lsl #16
    9264:	mulcc	r0, r9, r8
    9268:	stcls	6, cr4, [r9], {2}
    926c:	andlt	pc, ip, sp, asr #17
    9270:			; <UNDEFINED> instruction: 0xf0402b00
    9274:			; <UNDEFINED> instruction: 0xf10487c0
    9278:			; <UNDEFINED> instruction: 0x46290094
    927c:			; <UNDEFINED> instruction: 0xf0069209
    9280:	bls	28825c <fputs@plt+0x283f24>
    9284:			; <UNDEFINED> instruction: 0xf47f2800
    9288:			; <UNDEFINED> instruction: 0xf8d4ae26
    928c:			; <UNDEFINED> instruction: 0xf5b33094
    9290:			; <UNDEFINED> instruction: 0xf6bf3f80
    9294:	bcs	34b1c <fputs@plt+0x307e4>
    9298:	ldrhi	pc, [r4, r0, asr #32]
    929c:			; <UNDEFINED> instruction: 0xf8c42301
    92a0:			; <UNDEFINED> instruction: 0xf7fe3098
    92a4:	blls	f86b8 <fputs@plt+0xf4380>
    92a8:			; <UNDEFINED> instruction: 0x31b8f884
    92ac:	ldcllt	7, cr15, [lr], #1016	; 0x3f8
    92b0:	subseq	pc, r0, #212, 16	; 0xd40000
    92b4:			; <UNDEFINED> instruction: 0xf7fab120
    92b8:	movwcs	lr, #3684	; 0xe64
    92bc:	subscc	pc, r0, #196, 16	; 0xc40000
    92c0:			; <UNDEFINED> instruction: 0xf43f2d00
    92c4:			; <UNDEFINED> instruction: 0x4628aa3c
    92c8:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    92cc:	subseq	pc, r0, #196, 16	; 0xc40000
    92d0:			; <UNDEFINED> instruction: 0xf47e2800
    92d4:			; <UNDEFINED> instruction: 0xf7ffaceb
    92d8:	ldmib	sp, {r1, r2, r3, r6, r7, fp, ip, sp, pc}^
    92dc:			; <UNDEFINED> instruction: 0xf8832303
    92e0:			; <UNDEFINED> instruction: 0xf7fe2020
    92e4:			; <UNDEFINED> instruction: 0xf504bce3
    92e8:			; <UNDEFINED> instruction: 0xf50472bc
    92ec:			; <UNDEFINED> instruction: 0x4628719c
    92f0:			; <UNDEFINED> instruction: 0xf94cf7fe
    92f4:	ldcllt	7, cr15, [sl], {254}	; 0xfe
    92f8:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    92fc:			; <UNDEFINED> instruction: 0xf7fab120
    9300:	movwcs	lr, #3648	; 0xe40
    9304:	cmncc	r4, r4, asr #17	; <UNPREDICTABLE>
    9308:			; <UNDEFINED> instruction: 0xf43f2d00
    930c:			; <UNDEFINED> instruction: 0x4628aa18
    9310:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    9314:	cmneq	r4, r4, asr #17	; <UNPREDICTABLE>
    9318:			; <UNDEFINED> instruction: 0xf47e2800
    931c:			; <UNDEFINED> instruction: 0xf7ffacc7
    9320:			; <UNDEFINED> instruction: 0xf8d4b8aa
    9324:			; <UNDEFINED> instruction: 0xb120017c
    9328:	mcr	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    932c:			; <UNDEFINED> instruction: 0xf8c42300
    9330:	teqlt	sp, ip, ror r1
    9334:			; <UNDEFINED> instruction: 0xf7fa4628
    9338:			; <UNDEFINED> instruction: 0xf8c4eeb2
    933c:	stmdacs	r0, {r2, r3, r4, r5, r6, r8}
    9340:	ldmge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9344:			; <UNDEFINED> instruction: 0xf0064628
    9348:			; <UNDEFINED> instruction: 0xf7fefb8b
    934c:			; <UNDEFINED> instruction: 0xf8d4bcaf
    9350:			; <UNDEFINED> instruction: 0xb120012c
    9354:	mrc	7, 0, APSR_nzcv, cr4, cr10, {7}
    9358:			; <UNDEFINED> instruction: 0xf8c42300
    935c:	stfcss	f3, [r0, #-176]	; 0xffffff50
    9360:	stmibge	sp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    9364:			; <UNDEFINED> instruction: 0xf7fa4628
    9368:			; <UNDEFINED> instruction: 0xf8c4ee9a
    936c:	stmdacs	r0, {r2, r3, r5, r8}
    9370:	cfldrsge	mvf15, [ip], {126}	; 0x7e
    9374:	ldmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9378:	ldrsbeq	pc, [ip, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    937c:			; <UNDEFINED> instruction: 0xf7fab120
    9380:	movwcs	lr, #3584	; 0xe00
    9384:	cmpcc	ip, r4, asr #17	; <UNPREDICTABLE>
    9388:			; <UNDEFINED> instruction: 0xf43f2d00
    938c:			; <UNDEFINED> instruction: 0x4628a9d8
    9390:	mcr	7, 4, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    9394:	cmpeq	ip, r4, asr #17	; <UNPREDICTABLE>
    9398:			; <UNDEFINED> instruction: 0xf47e2800
    939c:			; <UNDEFINED> instruction: 0xf7ffac87
    93a0:			; <UNDEFINED> instruction: 0xf8d4b86a
    93a4:	smlawtlt	r0, r0, r0, r0
    93a8:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    93ac:			; <UNDEFINED> instruction: 0xf8c42300
    93b0:	stccs	0, cr3, [r0, #-768]	; 0xfffffd00
    93b4:	stmibge	r3, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    93b8:			; <UNDEFINED> instruction: 0xf7fa4628
    93bc:			; <UNDEFINED> instruction: 0xf8c4ee70
    93c0:	stmdacs	r0, {r6, r7}
    93c4:	cfldrdge	mvd15, [r2], #-504	; 0xfffffe08
    93c8:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93cc:	bls	15c05c <fputs@plt+0x157d24>
    93d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    93d4:	smmlaeq	r8, fp, r9, r6
    93d8:	blls	f90f0 <fputs@plt+0xf4db8>
    93dc:	rsbscc	pc, sp, #132, 16	; 0x840000
    93e0:	stcllt	7, cr15, [r4], #-1016	; 0xfffffc08
    93e4:	ldrdeq	pc, [ip, #-132]	; 0xffffff7c
    93e8:			; <UNDEFINED> instruction: 0xf7fab120
    93ec:	movwcs	lr, #3530	; 0xdca
    93f0:	smlalbtcc	pc, ip, r4, r8	; <UNPREDICTABLE>
    93f4:			; <UNDEFINED> instruction: 0xf43f2d00
    93f8:	strtmi	sl, [r8], -r2, lsr #19
    93fc:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    9400:	smlalbteq	pc, ip, r4, r8	; <UNPREDICTABLE>
    9404:			; <UNDEFINED> instruction: 0xf47e2800
    9408:			; <UNDEFINED> instruction: 0xf7ffac51
    940c:	blls	f74e4 <fputs@plt+0xf31ac>
    9410:	bls	175904 <fputs@plt+0x1715cc>
    9414:	ldmpl	r3, {r4, r8, r9, fp, lr}^
    9418:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    941c:			; <UNDEFINED> instruction: 0xf140075a
    9420:	blls	e9f34 <fputs@plt+0xe5bfc>
    9424:	eorcc	pc, r2, #132, 16	; 0x840000
    9428:	mcrrlt	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    942c:	ldrdeq	pc, [r8, #-132]	; 0xffffff7c
    9430:			; <UNDEFINED> instruction: 0xf7fab120
    9434:	movwcs	lr, #3494	; 0xda6
    9438:	smlalbtcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    943c:			; <UNDEFINED> instruction: 0xf43f2d00
    9440:			; <UNDEFINED> instruction: 0x4628a97e
    9444:	mcr	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    9448:	smlalbteq	pc, r8, r4, r8	; <UNPREDICTABLE>
    944c:			; <UNDEFINED> instruction: 0xf47e2800
    9450:			; <UNDEFINED> instruction: 0xf7ffac2d
    9454:	svclt	0x0000b810
    9458:	muleq	r0, ip, r2
    945c:	andeq	fp, r0, lr, asr #25
    9460:	andeq	pc, r0, sl, asr #8
    9464:	andeq	fp, r0, sl, lsl #23
    9468:	andeq	fp, r0, sl, ror sl
    946c:	andeq	fp, r0, sl, lsl #17
    9470:	andeq	fp, r0, r2, lsr #16
    9474:	ldrdeq	pc, [r0, #-132]	; 0xffffff7c
    9478:			; <UNDEFINED> instruction: 0xf7fab120
    947c:	movwcs	lr, #3458	; 0xd82
    9480:	smlalbtcc	pc, r0, r4, r8	; <UNPREDICTABLE>
    9484:			; <UNDEFINED> instruction: 0xf43f2d00
    9488:			; <UNDEFINED> instruction: 0x4628a95a
    948c:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    9490:	smlalbteq	pc, r0, r4, r8	; <UNPREDICTABLE>
    9494:			; <UNDEFINED> instruction: 0xf47e2800
    9498:			; <UNDEFINED> instruction: 0xf7feac09
    949c:			; <UNDEFINED> instruction: 0xf8d4bfec
    94a0:			; <UNDEFINED> instruction: 0xb1200168
    94a4:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    94a8:			; <UNDEFINED> instruction: 0xf8c42300
    94ac:	stfcss	f3, [r0, #-416]	; 0xfffffe60
    94b0:	stmdbge	r5, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    94b4:			; <UNDEFINED> instruction: 0xf7fa4628
    94b8:			; <UNDEFINED> instruction: 0xf8c4edf2
    94bc:	stmdacs	r0, {r3, r5, r6, r8}
    94c0:	blge	ffd466c0 <fputs@plt+0xffd42388>
    94c4:	svclt	0x00d7f7fe
    94c8:	cmplt	r3, r3, lsl #22
    94cc:	ldccc	8, cr15, [r0], {223}	; 0xdf
    94d0:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    94d4:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    94d8:			; <UNDEFINED> instruction: 0xf1400759
    94dc:	blls	e9e78 <fputs@plt+0xe5b40>
    94e0:	eorcc	pc, r1, #132, 16	; 0x840000
    94e4:	bllt	ff8c74e4 <fputs@plt+0xff8c31ac>
    94e8:			; <UNDEFINED> instruction: 0xf8d49a03
    94ec:	bcs	15db4 <fputs@plt+0x11a7c>
    94f0:	strthi	pc, [r4], -r0
    94f4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    94f8:	eorscc	pc, r0, #196, 16	; 0xc40000
    94fc:	bllt	ff5c74fc <fputs@plt+0xff5c31c4>
    9500:	ldrdeq	pc, [ip, r4]
    9504:			; <UNDEFINED> instruction: 0xf7fab120
    9508:	movwcs	lr, #3388	; 0xd3c
    950c:	orrcc	pc, ip, r4, asr #17
    9510:			; <UNDEFINED> instruction: 0xf43f2d00
    9514:			; <UNDEFINED> instruction: 0x4628a914
    9518:	stcl	7, cr15, [r0, #1000]	; 0x3e8
    951c:	orreq	pc, ip, r4, asr #17
    9520:			; <UNDEFINED> instruction: 0xf47e2800
    9524:			; <UNDEFINED> instruction: 0xf7feabc3
    9528:	blls	1393c8 <fputs@plt+0x135090>
    952c:			; <UNDEFINED> instruction: 0xb1206a98
    9530:	stc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    9534:	movwcs	r9, #2564	; 0xa04
    9538:	sfmcs	f6, 4, [r0, #-588]	; 0xfffffdb4
    953c:	ldmge	pc!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9540:			; <UNDEFINED> instruction: 0xf7fa4628
    9544:	blls	144bfc <fputs@plt+0x1408c4>
    9548:	stmdacs	r0, {r3, r4, r7, r9, sp, lr}
    954c:	blge	febc674c <fputs@plt+0xfebc2414>
    9550:	svclt	0x0091f7fe
    9554:	ldrsbeq	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    9558:			; <UNDEFINED> instruction: 0xf7fab120
    955c:	movwcs	lr, #3346	; 0xd12
    9560:	cmncc	r8, r4, asr #17	; <UNPREDICTABLE>
    9564:			; <UNDEFINED> instruction: 0x4628b13d
    9568:	ldc	7, cr15, [r8, #1000]	; 0x3e8
    956c:	cmneq	r8, r4, asr #17	; <UNPREDICTABLE>
    9570:			; <UNDEFINED> instruction: 0xf43e2800
    9574:	strtmi	sl, [r8], -r0, lsl #31
    9578:	blx	1cc5598 <fputs@plt+0x1cc1260>
    957c:	bllt	fe5c757c <fputs@plt+0xfe5c3244>
    9580:	subseq	pc, r4, #212, 16	; 0xd40000
    9584:			; <UNDEFINED> instruction: 0xf7fab120
    9588:	movwcs	lr, #3324	; 0xcfc
    958c:	subscc	pc, r4, #196, 16	; 0xc40000
    9590:			; <UNDEFINED> instruction: 0xf43f2d00
    9594:			; <UNDEFINED> instruction: 0x4628a8d4
    9598:	stc	7, cr15, [r0, #1000]	; 0x3e8
    959c:	subseq	pc, r4, #196, 16	; 0xc40000
    95a0:			; <UNDEFINED> instruction: 0xf47e2800
    95a4:			; <UNDEFINED> instruction: 0xf7feab83
    95a8:	movwcs	fp, #8038	; 0x1f66
    95ac:	bicscc	pc, r4, r4, asr #17
    95b0:	bllt	1f475b0 <fputs@plt+0x1f43278>
    95b4:			; <UNDEFINED> instruction: 0xf8d49a03
    95b8:			; <UNDEFINED> instruction: 0xf8843224
    95bc:	blcs	11e50 <fputs@plt+0xdb18>
    95c0:	blge	1d467c0 <fputs@plt+0x1d42488>
    95c4:			; <UNDEFINED> instruction: 0xf8c42301
    95c8:			; <UNDEFINED> instruction: 0xf7fe3224
    95cc:			; <UNDEFINED> instruction: 0xf504bb6f
    95d0:	strtmi	r7, [r9], -fp, lsr #32
    95d4:	blx	12c55f4 <fputs@plt+0x12c12bc>
    95d8:	stmdacs	r0, {r1, r9, sl, lr}
    95dc:	blge	19c66dc <fputs@plt+0x19c23a4>
    95e0:			; <UNDEFINED> instruction: 0xf7fe4693
    95e4:	blls	f7908 <fputs@plt+0xf35d0>
    95e8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    95ec:	rsbcc	pc, r2, #132, 16	; 0x840000
    95f0:	bllt	17475f0 <fputs@plt+0x17432b8>
    95f4:	ldrsbeq	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    95f8:			; <UNDEFINED> instruction: 0xf7fab120
    95fc:	movwcs	lr, #3266	; 0xcc2
    9600:	cmncc	r0, r4, asr #17	; <UNPREDICTABLE>
    9604:			; <UNDEFINED> instruction: 0xf43f2d00
    9608:			; <UNDEFINED> instruction: 0x4628a89a
    960c:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    9610:	cmneq	r0, r4, asr #17	; <UNPREDICTABLE>
    9614:			; <UNDEFINED> instruction: 0xf47e2800
    9618:			; <UNDEFINED> instruction: 0xf7feab49
    961c:			; <UNDEFINED> instruction: 0xf8d4bf2c
    9620:			; <UNDEFINED> instruction: 0xb1200150
    9624:	stc	7, cr15, [ip], #1000	; 0x3e8
    9628:			; <UNDEFINED> instruction: 0xf8c42300
    962c:	stfcss	f3, [r0, #-320]	; 0xfffffec0
    9630:	stmge	r5, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9634:			; <UNDEFINED> instruction: 0xf7fa4628
    9638:			; <UNDEFINED> instruction: 0xf8c4ed32
    963c:	stmdacs	r0, {r4, r6, r8}
    9640:	blge	d46840 <fputs@plt+0xd42508>
    9644:	svclt	0x0017f7fe
    9648:			; <UNDEFINED> instruction: 0x0190f8d4
    964c:			; <UNDEFINED> instruction: 0xf7fab120
    9650:	movwcs	lr, #3224	; 0xc98
    9654:	orrscc	pc, r0, r4, asr #17
    9658:			; <UNDEFINED> instruction: 0xf43f2d00
    965c:			; <UNDEFINED> instruction: 0x4628a870
    9660:	ldc	7, cr15, [ip, #-1000]	; 0xfffffc18
    9664:	orrseq	pc, r0, r4, asr #17
    9668:			; <UNDEFINED> instruction: 0xf47e2800
    966c:			; <UNDEFINED> instruction: 0xf7feab1f
    9670:			; <UNDEFINED> instruction: 0xf8d4bf02
    9674:	smlawblt	r0, r8, r1, r0
    9678:	stc	7, cr15, [r2], {250}	; 0xfa
    967c:			; <UNDEFINED> instruction: 0xf8c42300
    9680:	stfcss	f3, [r0, #-544]	; 0xfffffde0
    9684:	blge	4c6784 <fputs@plt+0x4c244c>
    9688:			; <UNDEFINED> instruction: 0xf7fa4628
    968c:			; <UNDEFINED> instruction: 0xf8c4ed08
    9690:	stmdacs	r0, {r3, r7, r8}
    9694:	mcrge	4, 7, pc, cr15, cr14, {1}	; <UNPREDICTABLE>
    9698:	bne	ff247a1c <fputs@plt+0xff2436e4>
    969c:			; <UNDEFINED> instruction: 0xf7fa4479
    96a0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    96a4:	blge	c67a4 <fputs@plt+0xc246c>
    96a8:	bleq	2457ec <fputs@plt+0x2414b4>
    96ac:	stmdalt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96b0:			; <UNDEFINED> instruction: 0xf8d49a03
    96b4:	bcs	15f7c <fputs@plt+0x11c44>
    96b8:	strbhi	pc, [r6, #-0]	; <UNPREDICTABLE>
    96bc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    96c0:	eorscc	pc, r0, #196, 16	; 0xc40000
    96c4:	blt	ffcc76c4 <fputs@plt+0xffcc338c>
    96c8:	ldrdeq	pc, [r0, r4]
    96cc:			; <UNDEFINED> instruction: 0xf7fab120
    96d0:	movwcs	lr, #3160	; 0xc58
    96d4:	orrcc	pc, r0, r4, asr #17
    96d8:			; <UNDEFINED> instruction: 0xf43f2d00
    96dc:			; <UNDEFINED> instruction: 0x4628a830
    96e0:	ldcl	7, cr15, [ip], {250}	; 0xfa
    96e4:	orreq	pc, r0, r4, asr #17
    96e8:			; <UNDEFINED> instruction: 0xf47e2800
    96ec:			; <UNDEFINED> instruction: 0xf7feaadf
    96f0:			; <UNDEFINED> instruction: 0xf8d4bec2
    96f4:			; <UNDEFINED> instruction: 0xb1200164
    96f8:	mcrr	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
    96fc:			; <UNDEFINED> instruction: 0xf8c42300
    9700:	stfcss	f3, [r0, #-400]	; 0xfffffe70
    9704:	ldmdage	fp, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9708:			; <UNDEFINED> instruction: 0xf7fa4628
    970c:			; <UNDEFINED> instruction: 0xf8c4ecc8
    9710:	stmdacs	r0, {r2, r5, r6, r8}
    9714:	bge	ff2c6914 <fputs@plt+0xff2c25dc>
    9718:	mcrlt	7, 5, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    971c:			; <UNDEFINED> instruction: 0xf8df9a05
    9720:	ldmpl	r3, {r6, r9, fp, ip, sp}^
    9724:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    9728:			; <UNDEFINED> instruction: 0xf140045a
    972c:			; <UNDEFINED> instruction: 0xf8d4813d
    9730:	smlawtlt	r0, ip, r0, r0
    9734:	stc	7, cr15, [r4], #-1000	; 0xfffffc18
    9738:			; <UNDEFINED> instruction: 0xf8c42300
    973c:	stccs	0, cr3, [r0, #-816]	; 0xfffffcd0
    9740:	strbthi	pc, [fp], #0	; <UNPREDICTABLE>
    9744:			; <UNDEFINED> instruction: 0xf7fa4628
    9748:			; <UNDEFINED> instruction: 0xf8c4ecaa
    974c:	stmdacs	r0, {r2, r3, r6, r7}
    9750:	mrcge	4, 4, APSR_nzcv, cr1, cr14, {1}
    9754:	bne	447ad8 <fputs@plt+0x4437a0>
    9758:			; <UNDEFINED> instruction: 0xf7fa4479
    975c:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
    9760:	bge	fe946960 <fputs@plt+0xfe942628>
    9764:			; <UNDEFINED> instruction: 0xf8d4e120
    9768:	smulwtlt	r0, r0, r0
    976c:	stc	7, cr15, [r8], {250}	; 0xfa
    9770:			; <UNDEFINED> instruction: 0xf8c42300
    9774:	teqlt	sp, r0, ror #1
    9778:			; <UNDEFINED> instruction: 0xf7fa4628
    977c:			; <UNDEFINED> instruction: 0xf8c4ec90
    9780:	stmdacs	r0, {r5, r6, r7}
    9784:	mrcge	4, 3, APSR_nzcv, cr7, cr14, {1}
    9788:			; <UNDEFINED> instruction: 0xf8c42307
    978c:			; <UNDEFINED> instruction: 0xf7fe30e4
    9790:	bls	1781cc <fputs@plt+0x173e94>
    9794:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9798:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    979c:	ldrbeq	r6, [sl], #-2331	; 0xfffff6e5
    97a0:	tsthi	r2, r0, asr #2	; <UNPREDICTABLE>
    97a4:	ldrsbeq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    97a8:			; <UNDEFINED> instruction: 0xf7fab120
    97ac:	movwcs	lr, #3050	; 0xbea
    97b0:	sbcscc	pc, r4, r4, asr #17
    97b4:			; <UNDEFINED> instruction: 0xf43e2d00
    97b8:	strtmi	sl, [r8], -r2, asr #31
    97bc:	stcl	7, cr15, [lr], #-1000	; 0xfffffc18
    97c0:	sbcseq	pc, r4, r4, asr #17
    97c4:			; <UNDEFINED> instruction: 0xf47e2800
    97c8:			; <UNDEFINED> instruction: 0xf7feaa71
    97cc:	blls	f9124 <fputs@plt+0xf4dec>
    97d0:	eorcc	pc, ip, #196, 16	; 0xc40000
    97d4:	blt	1ac77d4 <fputs@plt+0x1ac349c>
    97d8:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    97dc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    97e0:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    97e4:			; <UNDEFINED> instruction: 0xf1400458
    97e8:			; <UNDEFINED> instruction: 0xf8d480df
    97ec:	smlawtlt	r0, r4, r0, r0
    97f0:	bl	ff1c77e0 <fputs@plt+0xff1c34a8>
    97f4:			; <UNDEFINED> instruction: 0xf8c42300
    97f8:	stccs	0, cr3, [r0, #-784]	; 0xfffffcf0
    97fc:	svcge	0x009ff43e
    9800:			; <UNDEFINED> instruction: 0xf7fa4628
    9804:			; <UNDEFINED> instruction: 0xf8c4ec4c
    9808:	stmdacs	r0, {r2, r6, r7}
    980c:	bge	13c6a0c <fputs@plt+0x13c26d4>
    9810:	mrclt	7, 1, APSR_nzcv, cr1, cr14, {7}
    9814:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9818:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    981c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    9820:			; <UNDEFINED> instruction: 0xf1400459
    9824:			; <UNDEFINED> instruction: 0xf8d480c1
    9828:	smlawtlt	r0, r8, r0, r0
    982c:	bl	fea4781c <fputs@plt+0xfea434e4>
    9830:			; <UNDEFINED> instruction: 0xf8c42300
    9834:	stccs	0, cr3, [r0, #-800]	; 0xfffffce0
    9838:	svcge	0x0081f43e
    983c:			; <UNDEFINED> instruction: 0xf7fa4628
    9840:			; <UNDEFINED> instruction: 0xf8c4ec2e
    9844:	stmdacs	r0, {r3, r6, r7}
    9848:	bge	c46a48 <fputs@plt+0xc42710>
    984c:	mrclt	7, 0, APSR_nzcv, cr3, cr14, {7}
    9850:	ldrsbeq	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    9854:			; <UNDEFINED> instruction: 0xf7fab120
    9858:	movwcs	lr, #2964	; 0xb94
    985c:	cmpcc	r8, r4, asr #17	; <UNPREDICTABLE>
    9860:			; <UNDEFINED> instruction: 0xf43e2d00
    9864:	strtmi	sl, [r8], -ip, ror #30
    9868:	ldc	7, cr15, [r8], {250}	; 0xfa
    986c:	cmpeq	r8, r4, asr #17	; <UNPREDICTABLE>
    9870:			; <UNDEFINED> instruction: 0xf47e2800
    9874:			; <UNDEFINED> instruction: 0xf7feaa1b
    9878:			; <UNDEFINED> instruction: 0xf8d4bdfe
    987c:			; <UNDEFINED> instruction: 0xb1200160
    9880:	bl	1fc7870 <fputs@plt+0x1fc3538>
    9884:			; <UNDEFINED> instruction: 0xf8c42300
    9888:	stfcss	f3, [r0, #-384]	; 0xfffffe80
    988c:	svcge	0x0057f43e
    9890:			; <UNDEFINED> instruction: 0xf7fa4628
    9894:			; <UNDEFINED> instruction: 0xf8c4ec04
    9898:	stmdacs	r0, {r5, r6, r8}
    989c:	bge	1c6a9c <fputs@plt+0x1c2764>
    98a0:	stcllt	7, cr15, [r9, #1016]!	; 0x3f8
    98a4:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    98a8:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    98ac:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    98b0:	svclt	0x0044075b
    98b4:			; <UNDEFINED> instruction: 0xf8849b03
    98b8:			; <UNDEFINED> instruction: 0xf7fe327c
    98bc:	movwcs	fp, #6647	; 0x19f7
    98c0:	lslscc	pc, r4, #17	; <UNPREDICTABLE>
    98c4:	ldmiblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    98c8:			; <UNDEFINED> instruction: 0xf8842301
    98cc:			; <UNDEFINED> instruction: 0xf7fe323d
    98d0:			; <UNDEFINED> instruction: 0xf8dfb9ed
    98d4:	bls	157b0c <fputs@plt+0x1537d4>
    98d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    98dc:	ldrbeq	r6, [r9], #-2331	; 0xfffff6e5
    98e0:			; <UNDEFINED> instruction: 0xf8d4d562
    98e4:	ldrdlt	r0, [r0, -r0]!	; <UNPREDICTABLE>
    98e8:	bl	12c78d8 <fputs@plt+0x12c35a0>
    98ec:			; <UNDEFINED> instruction: 0xf8c42300
    98f0:	stccs	0, cr3, [r0, #-832]	; 0xfffffcc0
    98f4:	svcge	0x0023f43e
    98f8:			; <UNDEFINED> instruction: 0xf7fa4628
    98fc:			; <UNDEFINED> instruction: 0xf8c4ebd0
    9900:	stmdacs	r0, {r4, r6, r7}
    9904:	ldmibge	r2, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    9908:	ldclt	7, cr15, [r5, #1016]!	; 0x3f8
    990c:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9910:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    9914:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    9918:	svclt	0x00440758
    991c:			; <UNDEFINED> instruction: 0xf8842301
    9920:			; <UNDEFINED> instruction: 0xf7fe327e
    9924:			; <UNDEFINED> instruction: 0xf504b9c3
    9928:			; <UNDEFINED> instruction: 0xf50472be
    992c:			; <UNDEFINED> instruction: 0x4628719e
    9930:	mcr2	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    9934:	ldmiblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9938:	ldrdeq	pc, [r4, #-132]	; 0xffffff7c
    993c:			; <UNDEFINED> instruction: 0xf7fab120
    9940:	movwcs	lr, #2848	; 0xb20
    9944:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    9948:			; <UNDEFINED> instruction: 0xf43e2d00
    994c:			; <UNDEFINED> instruction: 0x4628aef8
    9950:	bl	fe947940 <fputs@plt+0xfe943608>
    9954:	smlalbteq	pc, r4, r4, r8	; <UNPREDICTABLE>
    9958:			; <UNDEFINED> instruction: 0xf47e2800
    995c:			; <UNDEFINED> instruction: 0xf7fea9a7
    9960:			; <UNDEFINED> instruction: 0xf8dfbd8a
    9964:	bls	15795c <fputs@plt+0x153624>
    9968:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    996c:	ldrbeq	r6, [fp], #-2331	; 0xfffff6e5
    9970:			; <UNDEFINED> instruction: 0xf8d4d51a
    9974:	ldrdlt	r0, [r0, -r8]!
    9978:	bl	c7968 <fputs@plt+0xc3630>
    997c:			; <UNDEFINED> instruction: 0xf8c42300
    9980:	stccs	0, cr3, [r0, #-864]	; 0xfffffca0
    9984:	bichi	pc, r6, #0
    9988:			; <UNDEFINED> instruction: 0xf7fa4628
    998c:			; <UNDEFINED> instruction: 0xf8c4eb88
    9990:	stmdacs	r0, {r3, r4, r6, r7}
    9994:	cfstrdge	mvd15, [pc, #-248]!	; 98a4 <fputs@plt+0x556c>
    9998:			; <UNDEFINED> instruction: 0x17d0f8df
    999c:			; <UNDEFINED> instruction: 0xf7fa4479
    99a0:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    99a4:	stmibge	r2, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    99a8:	bleq	345aec <fputs@plt+0x3417b4>
    99ac:	mcrlt	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    99b0:			; <UNDEFINED> instruction: 0xf8849b03
    99b4:			; <UNDEFINED> instruction: 0xf7fe3264
    99b8:	blls	f7fa4 <fputs@plt+0xf3c6c>
    99bc:	rsbcc	pc, r5, #132, 16	; 0x840000
    99c0:	ldmdblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99c4:	ldrdeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    99c8:			; <UNDEFINED> instruction: 0xf7fab120
    99cc:	movwcs	lr, #2778	; 0xada
    99d0:	rsccc	pc, r8, r4, asr #17
    99d4:			; <UNDEFINED> instruction: 0xf43e2d00
    99d8:			; <UNDEFINED> instruction: 0x4628aeb2
    99dc:	bl	17c79cc <fputs@plt+0x17c3694>
    99e0:	rsceq	pc, r8, r4, asr #17
    99e4:			; <UNDEFINED> instruction: 0xf47e2800
    99e8:			; <UNDEFINED> instruction: 0xf7fea961
    99ec:			; <UNDEFINED> instruction: 0xf504bd44
    99f0:			; <UNDEFINED> instruction: 0x4629701a
    99f4:			; <UNDEFINED> instruction: 0xf83af006
    99f8:	stmdacs	r0, {r1, r9, sl, lr}
    99fc:	ldmdbge	r6, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    9a00:			; <UNDEFINED> instruction: 0xf7fd4693
    9a04:	blls	f94e8 <fputs@plt+0xf51b0>
    9a08:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    9a0c:	rsbcc	pc, r7, #132, 16	; 0x840000
    9a10:	stmdblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a14:	svceq	0x0070f1b9
    9a18:	svclt	0x000c4629
    9a1c:	rscsvc	pc, r6, r4, lsl #10
    9a20:	rscsvc	pc, r4, r4, lsl #10
    9a24:			; <UNDEFINED> instruction: 0xf96ef006
    9a28:	bcs	1b238 <fputs@plt+0x16f00>
    9a2c:	ldmdbge	lr!, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9a30:	bllt	a07a30 <fputs@plt+0xa036f8>
    9a34:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    9a38:	blt	1f87a38 <fputs@plt+0x1f83700>
    9a3c:	vpmax.s8	d25, d0, d4
    9a40:	addshi	r1, r3, r1, lsl #6
    9a44:	mcrlt	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    9a48:			; <UNDEFINED> instruction: 0xf8849b03
    9a4c:			; <UNDEFINED> instruction: 0xf7fe31a9
    9a50:			; <UNDEFINED> instruction: 0xf104b92d
    9a54:	strtmi	r0, [r9], -r8, asr #32
    9a58:			; <UNDEFINED> instruction: 0xf916f006
    9a5c:	stmdacs	r0, {r1, r9, sl, lr}
    9a60:	blge	406c60 <fputs@plt+0x402928>
    9a64:	eoreq	pc, r9, r4, lsl #17
    9a68:	bllt	ff0c7a68 <fputs@plt+0xff0c3730>
    9a6c:	movwcs	lr, #14813	; 0x39dd
    9a70:	eorcs	pc, sp, r3, lsl #17
    9a74:	ldmdblt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a78:			; <UNDEFINED> instruction: 0xf5043501
    9a7c:	strtmi	r7, [r9], -r2, ror #1
    9a80:			; <UNDEFINED> instruction: 0xf940f006
    9a84:	bcs	1b294 <fputs@plt+0x16f5c>
    9a88:	ldmdbge	r0, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9a8c:	blt	ffe87a8c <fputs@plt+0xffe83754>
    9a90:	tstlt	r8, r0, ror #19
    9a94:	b	1d47a84 <fputs@plt+0x1d4374c>
    9a98:	mvnvs	r2, r0, lsl #6
    9a9c:			; <UNDEFINED> instruction: 0xf43e2d00
    9aa0:	strtmi	sl, [r8], -lr, asr #28
    9aa4:	b	ffec7a94 <fputs@plt+0xffec375c>
    9aa8:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
    9aac:	ldmge	lr!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    9ab0:	stcllt	7, cr15, [r1], #1016	; 0x3f8
    9ab4:			; <UNDEFINED> instruction: 0x4628213d
    9ab8:	b	347aa8 <fputs@plt+0x343770>
    9abc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9ac0:	mvnshi	pc, r0
    9ac4:			; <UNDEFINED> instruction: 0x46181b5a
    9ac8:			; <UNDEFINED> instruction: 0xf8104693
    9acc:	bcs	10146d8 <fputs@plt+0x10103a0>
    9ad0:	mvnshi	pc, r0, asr #32
    9ad4:	blcs	b67c48 <fputs@plt+0xb63910>
    9ad8:	andhi	pc, r2, #0
    9adc:			; <UNDEFINED> instruction: 0x1690f8df
    9ae0:			; <UNDEFINED> instruction: 0xf7fa4479
    9ae4:	pkhbtmi	lr, r1, r2, lsl #18
    9ae8:			; <UNDEFINED> instruction: 0xf0002800
    9aec:			; <UNDEFINED> instruction: 0x4602831a
    9af0:	ldmdage	r1, {r1, r4, r8, fp, sp, pc}
    9af4:			; <UNDEFINED> instruction: 0xff70f005
    9af8:			; <UNDEFINED> instruction: 0x3678f8df
    9afc:	stmiapl	fp, {r0, r2, r8, fp, ip, pc}^
    9b00:	ldmdavs	fp, {r1, r9, sl, lr}
    9b04:	andle	r4, r4, fp, asr #10
    9b08:	andls	r4, r9, #72, 12	; 0x4800000
    9b0c:	ldmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b10:	bcs	3033c <fputs@plt+0x2c004>
    9b14:	bge	fed86d14 <fputs@plt+0xfed829dc>
    9b18:	ldrdls	pc, [r4], #-141	; 0xffffff73
    9b1c:	bls	4ae348 <fputs@plt+0x4aa010>
    9b20:	svceq	0x0000f1b9
    9b24:	eorhi	pc, r3, #0
    9b28:	andcs	r4, r0, r9, asr #12
    9b2c:	b	fea47b1c <fputs@plt+0xfea437e4>
    9b30:	ldmdals	r1, {r0, r7, r9, sl, lr}
    9b34:	b	947b24 <fputs@plt+0x9437ec>
    9b38:	tstls	r1, #0, 6
    9b3c:	svceq	0x0000f1b9
    9b40:	cfldrsge	mvf15, [r9], {62}	; 0x3e
    9b44:			; <UNDEFINED> instruction: 0xf7fa4648
    9b48:			; <UNDEFINED> instruction: 0x465beab0
    9b4c:	andls	r1, pc, r3, asr #17
    9b50:	movwls	r1, #40089	; 0x9c99
    9b54:	strmi	r9, [r8], -lr, lsl #2
    9b58:	b	1e47b48 <fputs@plt+0x1e43810>
    9b5c:	andne	lr, lr, #3620864	; 0x374000
    9b60:	stmdacs	r0, {r0, r2, r3, ip, pc}
    9b64:	rsbhi	pc, r9, #0
    9b68:	blcs	1b4dc <fputs@plt+0x171a4>
    9b6c:	mvnshi	pc, r0
    9b70:			; <UNDEFINED> instruction: 0x2604f8df
    9b74:	stmdbpl	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9b78:			; <UNDEFINED> instruction: 0xf7fa447a
    9b7c:	blls	28475c <fputs@plt+0x280424>
    9b80:	tstls	r2, #67108864	; 0x4000000
    9b84:			; <UNDEFINED> instruction: 0xf7fa4648
    9b88:	blls	383e60 <fputs@plt+0x37fb28>
    9b8c:	tstls	r1, #73728	; 0x12000
    9b90:	stclt	7, cr15, [lr, #-1016]!	; 0xfffffc08
    9b94:			; <UNDEFINED> instruction: 0xf5043501
    9b98:	strtmi	r7, [r9], -r4, ror #1
    9b9c:			; <UNDEFINED> instruction: 0xf8b2f006
    9ba0:	bcs	1b3b0 <fputs@plt+0x17078>
    9ba4:	stmge	r2, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    9ba8:	blt	1b07ba8 <fputs@plt+0x1b03870>
    9bac:	ldmdbvs	r8, {r2, r8, r9, fp, ip, pc}
    9bb0:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bb4:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    9bb8:			; <UNDEFINED> instruction: 0xf7fa4478
    9bbc:	blls	144584 <fputs@plt+0x14024c>
    9bc0:	tstvs	r8, sl, lsl r6
    9bc4:			; <UNDEFINED> instruction: 0xf43e2800
    9bc8:	ldmibvs	fp, {r1, r2, r4, r6, sl, fp, sp, pc}^
    9bcc:	svclt	0x00182b00
    9bd0:			; <UNDEFINED> instruction: 0xf0402b03
    9bd4:	bls	12a264 <fputs@plt+0x125f2c>
    9bd8:	bicsvs	r2, r3, r3, lsl #6
    9bdc:	stmdalt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9be0:	movwcs	lr, #14813	; 0x39dd
    9be4:	eorcs	pc, ip, r3, lsl #17
    9be8:	stmdalt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bec:	eoreq	pc, r8, #212, 16	; 0xd40000
    9bf0:			; <UNDEFINED> instruction: 0xf7fab120
    9bf4:	movwcs	lr, #2502	; 0x9c6
    9bf8:	eorcc	pc, r8, #196, 16	; 0xc40000
    9bfc:			; <UNDEFINED> instruction: 0xf43e2d00
    9c00:			; <UNDEFINED> instruction: 0x4628ad9e
    9c04:	b	12c7bf4 <fputs@plt+0x12c38bc>
    9c08:	eoreq	pc, r8, #196, 16	; 0xc40000
    9c0c:			; <UNDEFINED> instruction: 0xf47e2800
    9c10:			; <UNDEFINED> instruction: 0xf7fea84d
    9c14:			; <UNDEFINED> instruction: 0xf815bc30
    9c18:	blcs	b59824 <fputs@plt+0xb554ec>
    9c1c:	msrhi	CPSR_sx, r0
    9c20:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9c24:	strtmi	r4, [fp], r8, lsr #12
    9c28:			; <UNDEFINED> instruction: 0xf7fa4479
    9c2c:	strmi	lr, [r1], lr, ror #16
    9c30:			; <UNDEFINED> instruction: 0x01bcf8d4
    9c34:	stmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c38:			; <UNDEFINED> instruction: 0xf5042300
    9c3c:			; <UNDEFINED> instruction: 0x464970de
    9c40:			; <UNDEFINED> instruction: 0x31bcf8c4
    9c44:	cdp2	0, 5, cr15, cr10, cr5, {0}
    9c48:			; <UNDEFINED> instruction: 0xf1b94602
    9c4c:	andle	r0, fp, r0, lsl #30
    9c50:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    9c54:	stmiapl	fp, {r0, r2, r8, fp, ip, pc}^
    9c58:	strbmi	r6, [fp, #-2075]	; 0xfffff7e5
    9c5c:	andls	sp, r9, r4
    9c60:			; <UNDEFINED> instruction: 0xf7fa4648
    9c64:	bls	283f0c <fputs@plt+0x27fbd4>
    9c68:			; <UNDEFINED> instruction: 0xf47e2a00
    9c6c:			; <UNDEFINED> instruction: 0xf8d4aa0a
    9c70:	blcs	16368 <fputs@plt+0x12030>
    9c74:	ldmdage	sl, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    9c78:	strne	pc, [r8, #-2271]	; 0xfffff721
    9c7c:	stmdals	r4, {r1, r3, r4, r6, r9, sl, lr}
    9c80:			; <UNDEFINED> instruction: 0xf0004479
    9c84:			; <UNDEFINED> instruction: 0xf7feffad
    9c88:			; <UNDEFINED> instruction: 0xf8d4b811
    9c8c:			; <UNDEFINED> instruction: 0xb120010c
    9c90:	ldmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c94:			; <UNDEFINED> instruction: 0xf8c42300
    9c98:	stfcss	f3, [r0, #-48]	; 0xffffffd0
    9c9c:	cfstrdge	mvd15, [pc, #-248]	; 9bac <fputs@plt+0x5874>
    9ca0:			; <UNDEFINED> instruction: 0xf7fa4628
    9ca4:			; <UNDEFINED> instruction: 0xf8c4e9fc
    9ca8:	stmdacs	r0, {r2, r3, r8}
    9cac:	svcge	0x00fef47d
    9cb0:	bllt	ff887cb0 <fputs@plt+0xff883978>
    9cb4:	movwcs	lr, #14813	; 0x39dd
    9cb8:	eorscs	pc, r4, r3, lsl #17
    9cbc:	svclt	0x00f6f7fd
    9cc0:	strcc	r2, [r1, #-771]	; 0xfffffcfd
    9cc4:	bicscc	pc, ip, r4, asr #17
    9cc8:	bllt	7c7cc8 <fputs@plt+0x7c3990>
    9ccc:			; <UNDEFINED> instruction: 0x3110f8d4
    9cd0:	smlawtcc	r0, r4, r8, pc	; <UNPREDICTABLE>
    9cd4:			; <UNDEFINED> instruction: 0xf47e2b00
    9cd8:	strtmi	sl, [r0], -r8, lsr #24
    9cdc:	ldc2l	0, cr15, [sl, #20]!
    9ce0:			; <UNDEFINED> instruction: 0xf8c44681
    9ce4:	stmdacs	r0, {r5, r8}
    9ce8:	blge	ff186de8 <fputs@plt+0xff182ab0>
    9cec:			; <UNDEFINED> instruction: 0x3010f8d9
    9cf0:	andeq	pc, r8, #67	; 0x43
    9cf4:	andscs	pc, r0, r9, asr #17
    9cf8:	bcs	27da8 <fputs@plt+0x23a70>
    9cfc:			; <UNDEFINED> instruction: 0xf043d142
    9d00:			; <UNDEFINED> instruction: 0xf8c90318
    9d04:			; <UNDEFINED> instruction: 0xf7fd3010
    9d08:			; <UNDEFINED> instruction: 0xf884bfd1
    9d0c:			; <UNDEFINED> instruction: 0xf7fe0100
    9d10:	blls	138ab0 <fputs@plt+0x134778>
    9d14:			; <UNDEFINED> instruction: 0xf1034629
    9d18:			; <UNDEFINED> instruction: 0xf0050030
    9d1c:	strmi	pc, [r2], -r7, lsr #29
    9d20:			; <UNDEFINED> instruction: 0xf47e2800
    9d24:	bls	1343e4 <fputs@plt+0x1300ac>
    9d28:	blcc	6497c <fputs@plt+0x60644>
    9d2c:	svcvc	0x0096f5b3
    9d30:	teqcs	r2, #36, 30	; 0x90
    9d34:			; <UNDEFINED> instruction: 0xf7fd6313
    9d38:	movwcs	fp, #12217	; 0x2fb9
    9d3c:			; <UNDEFINED> instruction: 0xf8c43501
    9d40:			; <UNDEFINED> instruction: 0xf7fe31dc
    9d44:			; <UNDEFINED> instruction: 0xf04fbae1
    9d48:			; <UNDEFINED> instruction: 0xf7fd0b00
    9d4c:			; <UNDEFINED> instruction: 0xf04fbd13
    9d50:			; <UNDEFINED> instruction: 0xf7fd0b03
    9d54:			; <UNDEFINED> instruction: 0xf8d9bd0f
    9d58:			; <UNDEFINED> instruction: 0xb1200008
    9d5c:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d60:			; <UNDEFINED> instruction: 0xf8c92300
    9d64:	teqlt	sp, r8
    9d68:			; <UNDEFINED> instruction: 0xf7fa4628
    9d6c:			; <UNDEFINED> instruction: 0xf8c9e998
    9d70:	stmdacs	r0, {r3}
    9d74:	blge	2006e74 <fputs@plt+0x2002b3c>
    9d78:			; <UNDEFINED> instruction: 0x3010f8d9
    9d7c:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    9d80:	ldmlt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d84:	ldrdeq	pc, [ip], -r9
    9d88:			; <UNDEFINED> instruction: 0xf7fab120
    9d8c:	movwcs	lr, #2298	; 0x8fa
    9d90:	andcc	pc, ip, r9, asr #17
    9d94:			; <UNDEFINED> instruction: 0xf7fa4628
    9d98:			; <UNDEFINED> instruction: 0xf8c9e982
    9d9c:	stmdacs	r0, {r2, r3}
    9da0:	svcge	0x0084f47d
    9da4:	bllt	1a07da4 <fputs@plt+0x1a03a6c>
    9da8:	andlt	pc, ip, sp, asr #17
    9dac:	ldcllt	7, cr15, [fp], #1016	; 0x3f8
    9db0:	tstlt	r8, r0, lsr #19
    9db4:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9db8:			; <UNDEFINED> instruction: 0x61a32300
    9dbc:			; <UNDEFINED> instruction: 0xf7fa4628
    9dc0:	rorvs	lr, lr, #18
    9dc4:			; <UNDEFINED> instruction: 0xf47d2800
    9dc8:			; <UNDEFINED> instruction: 0xf7feaf71
    9dcc:	blls	478b24 <fputs@plt+0x4747ec>
    9dd0:	strvs	r4, [r3, #-1552]!	; 0xfffff9f0
    9dd4:			; <UNDEFINED> instruction: 0xffccf008
    9dd8:	tsteq	r6, r4, asr #19
    9ddc:	svclt	0x0066f7fd
    9de0:	svccc	0x0001f815
    9de4:			; <UNDEFINED> instruction: 0xf0002b2d
    9de8:	stmibmi	r7!, {r0, r2, r5, r7, pc}^
    9dec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9df0:	svc	0x008af7f9
    9df4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    9df8:	cmphi	r4, r0	; <UNPREDICTABLE>
    9dfc:	svceq	0x0062f1b9
    9e00:	addshi	pc, r1, r0
    9e04:			; <UNDEFINED> instruction: 0x4659a811
    9e08:	ldc2l	0, cr15, [r8, #-20]!	; 0xffffffec
    9e0c:			; <UNDEFINED> instruction: 0x46029b11
    9e10:	andls	fp, r9, fp, lsr #2
    9e14:			; <UNDEFINED> instruction: 0xf7fa4618
    9e18:	bls	284340 <fputs@plt+0x280008>
    9e1c:			; <UNDEFINED> instruction: 0x46599012
    9e20:	stmdals	r5, {r0, r4, r6, r8, ip, sp, pc}
    9e24:	stmiapl	r3, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
    9e28:	ldmdavs	fp, {r3, r4, r6, r9, sl, lr}
    9e2c:	andle	r4, r3, fp, asr r5
    9e30:			; <UNDEFINED> instruction: 0xf7f99209
    9e34:	bls	285d3c <fputs@plt+0x281a04>
    9e38:			; <UNDEFINED> instruction: 0xf47e2a00
    9e3c:	blls	4742cc <fputs@plt+0x46ff94>
    9e40:			; <UNDEFINED> instruction: 0xf0002b00
    9e44:	bls	4aa18c <fputs@plt+0x4a5e54>
    9e48:	bllt	ff4c7e48 <fputs@plt+0xff4c3b10>
    9e4c:	stmdals	r4, {r0, r1, r2, r3, r6, r7, r8, fp, lr}
    9e50:			; <UNDEFINED> instruction: 0xf8cd4479
    9e54:			; <UNDEFINED> instruction: 0xf000b00c
    9e58:			; <UNDEFINED> instruction: 0xf7fefec3
    9e5c:			; <UNDEFINED> instruction: 0xf04fbc8c
    9e60:			; <UNDEFINED> instruction: 0xf7fd0b10
    9e64:			; <UNDEFINED> instruction: 0xf8cdbc87
    9e68:	ldr	fp, [r6, -ip]!
    9e6c:	blcs	28020 <fputs@plt+0x23ce8>
    9e70:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {3}
    9e74:	blmi	fefdc994 <fputs@plt+0xfefd865c>
    9e78:			; <UNDEFINED> instruction: 0x4693447a
    9e7c:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    9e80:	ldrdls	pc, [r0], -r3
    9e84:	ldmdavc	r3, {r2, r4, r6, r7, r9, sl, sp, lr, pc}^
    9e88:	blcs	2eab4 <fputs@plt+0x2a77c>
    9e8c:	mcrge	4, 7, pc, cr12, cr13, {3}	; <UNPREDICTABLE>
    9e90:	stmdbls	r5, {r3, r4, r5, r7, r8, r9, fp, lr}
    9e94:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9e98:	bcc	4456c0 <fputs@plt+0x441388>
    9e9c:	mcrlt	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    9ea0:			; <UNDEFINED> instruction: 0xf8c42301
    9ea4:			; <UNDEFINED> instruction: 0xf7fd31cc
    9ea8:	cmpcs	r0, r1, lsl #30
    9eac:			; <UNDEFINED> instruction: 0xf7fa4628
    9eb0:			; <UNDEFINED> instruction: 0x4603e812
    9eb4:	strtmi	r4, [r8], -r3, lsl #13
    9eb8:			; <UNDEFINED> instruction: 0xf47f2b00
    9ebc:			; <UNDEFINED> instruction: 0xf7faae03
    9ec0:	strmi	lr, [r1], lr, ror #17
    9ec4:	stmdacs	r0, {r0, r4, ip, pc}
    9ec8:	bge	ff586fc8 <fputs@plt+0xff582c90>
    9ecc:	stmia	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ed0:	andsls	r4, r2, r2, lsl #12
    9ed4:	movwcs	lr, #5672	; 0x1628
    9ed8:			; <UNDEFINED> instruction: 0x31a4f8c4
    9edc:	mcrlt	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    9ee0:	blcs	27ff4 <fputs@plt+0x23cbc>
    9ee4:	cfldrdge	mvd15, [sl, #508]!	; 0x1fc
    9ee8:	ldmdbge	r2, {r0, r2, r9, fp, ip, pc}
    9eec:	ldmdage	r1, {r0, r5, r7, r8, r9, fp, lr}
    9ef0:			; <UNDEFINED> instruction: 0xf8d358d3
    9ef4:	movwls	r9, #36864	; 0x9000
    9ef8:			; <UNDEFINED> instruction: 0xf005464a
    9efc:	blls	2894b8 <fputs@plt+0x285180>
    9f00:			; <UNDEFINED> instruction: 0xf1b94602
    9f04:			; <UNDEFINED> instruction: 0xf47f0f00
    9f08:			; <UNDEFINED> instruction: 0xe602adfc
    9f0c:	stmdals	r4, {r0, r5, r7, r8, fp, lr}
    9f10:			; <UNDEFINED> instruction: 0xf0004479
    9f14:			; <UNDEFINED> instruction: 0xf7fdfe65
    9f18:	ldmibmi	pc, {r0, r3, r6, r7, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    9f1c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    9f20:	cdp2	0, 5, cr15, cr14, cr0, {0}
    9f24:			; <UNDEFINED> instruction: 0x465ae657
    9f28:	ldmdage	r1, {r1, r4, r8, fp, sp, pc}
    9f2c:	ldc2l	0, cr15, [r4, #-20]	; 0xffffffec
    9f30:	ldrb	r4, [r4, -r2, lsl #12]!
    9f34:	blcs	280e8 <fputs@plt+0x23db0>
    9f38:	svcge	0x0057f47f
    9f3c:	bls	15cd78 <fputs@plt+0x158a40>
    9f40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9f44:			; <UNDEFINED> instruction: 0xe759469b
    9f48:	strmi	r9, [r3], r9, lsl #30
    9f4c:	bpl	4457b4 <fputs@plt+0x44147c>
    9f50:			; <UNDEFINED> instruction: 0xf43d2f00
    9f54:	strtmi	sl, [r8], -pc, lsl #24
    9f58:	svc	0x002cf7f9
    9f5c:	stclt	7, cr15, [sl], {253}	; 0xfd
    9f60:	strbmi	r3, [r9], -r1, lsl #4
    9f64:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f68:	tstls	r2, #9216	; 0x2400
    9f6c:	stmmi	fp, {r1, r3, r9, sl, sp, lr, pc}
    9f70:			; <UNDEFINED> instruction: 0xf7fa4478
    9f74:	mulsls	r1, r4, r8
    9f78:			; <UNDEFINED> instruction: 0xf43e2800
    9f7c:	bls	274974 <fputs@plt+0x27063c>
    9f80:			; <UNDEFINED> instruction: 0xf7fe9212
    9f84:	stmibmi	r6, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
    9f88:			; <UNDEFINED> instruction: 0xf7fa4479
    9f8c:			; <UNDEFINED> instruction: 0x4601e9b2
    9f90:			; <UNDEFINED> instruction: 0xf0002800
    9f94:			; <UNDEFINED> instruction: 0xf50480b2
    9f98:			; <UNDEFINED> instruction: 0xf8dd73f4
    9f9c:	cdp	0, 0, cr11, cr8, cr12, {0}
    9fa0:			; <UNDEFINED> instruction: 0xf5043a90
    9fa4:	mcr	3, 0, r7, cr9, cr6, {7}
    9fa8:	and	r3, r6, r0, lsl sl
    9fac:			; <UNDEFINED> instruction: 0xf7fa990c
    9fb0:	strmi	lr, [r1], -r0, lsr #19
    9fb4:			; <UNDEFINED> instruction: 0xf0002800
    9fb8:			; <UNDEFINED> instruction: 0xf1b98096
    9fbc:	svclt	0x000c0f70
    9fc0:	beq	44582c <fputs@plt+0x4414f4>
    9fc4:	beq	fe44582c <fputs@plt+0xfe4414f4>
    9fc8:	cdp2	0, 9, cr15, cr12, cr5, {0}
    9fcc:	rscle	r2, sp, r0, lsl #16
    9fd0:	strmi	r9, [r3], r9, lsl #30
    9fd4:	mrc	8, 0, r9, cr8, cr1, {0}
    9fd8:			; <UNDEFINED> instruction: 0xf7f95a10
    9fdc:	svccs	0x0000efd2
    9fe0:			; <UNDEFINED> instruction: 0xf7fdd1b9
    9fe4:	stmdami	pc!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    9fe8:			; <UNDEFINED> instruction: 0xf7fa4478
    9fec:	andsls	lr, r1, r8, asr r8
    9ff0:			; <UNDEFINED> instruction: 0xf47f2800
    9ff4:			; <UNDEFINED> instruction: 0xf7feaf28
    9ff8:	stmdbmi	fp!, {r1, r2, r3, r4, r5, r9, fp, ip, sp, pc}^
    9ffc:	bleq	146140 <fputs@plt+0x141e08>
    a000:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    a004:	stc2l	0, cr15, [ip]
    a008:	bllt	fed48004 <fputs@plt+0xfed43ccc>
    a00c:	stmdals	r4, {r0, r1, r2, r5, r6, r8, fp, lr}
    a010:			; <UNDEFINED> instruction: 0xf0004479
    a014:			; <UNDEFINED> instruction: 0xf7fefde5
    a018:	bvs	18f9704 <fputs@plt+0x18f53cc>
    a01c:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    a020:			; <UNDEFINED> instruction: 0xf7fd6263
    a024:			; <UNDEFINED> instruction: 0xf023be43
    a028:	rsbvs	r0, r3, #134217728	; 0x8000000
    a02c:	mrclt	7, 1, APSR_nzcv, cr14, cr13, {7}
    a030:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    a034:			; <UNDEFINED> instruction: 0xf7fd6263
    a038:			; <UNDEFINED> instruction: 0x4648be39
    a03c:	bleq	3c6180 <fputs@plt+0x3c1e48>
    a040:	mrc	7, 2, APSR_nzcv, cr6, cr9, {7}
    a044:	bllt	fe5c8040 <fputs@plt+0xfe5c3d08>
    a048:			; <UNDEFINED> instruction: 0xf04f4618
    a04c:			; <UNDEFINED> instruction: 0xf7f90b0e
    a050:	ldmdals	r1, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    a054:	svc	0x0094f7f9
    a058:	bllt	fe348054 <fputs@plt+0xfe343d1c>
    a05c:	stmdals	r4, {r2, r4, r6, r8, fp, lr}
    a060:			; <UNDEFINED> instruction: 0xf0004479
    a064:			; <UNDEFINED> instruction: 0xf7fefdbd
    a068:			; <UNDEFINED> instruction: 0xf8d4bf36
    a06c:			; <UNDEFINED> instruction: 0xf8c43110
    a070:	blcs	164d8 <fputs@plt+0x121a0>
    a074:	cfldrsge	mvf15, [r4, #504]	; 0x1f8
    a078:			; <UNDEFINED> instruction: 0xf0054620
    a07c:	strmi	pc, [r1], fp, lsr #24
    a080:	tsteq	r8, r4, asr #17	; <UNPREDICTABLE>
    a084:			; <UNDEFINED> instruction: 0xf47e2800
    a088:			; <UNDEFINED> instruction: 0xf7fead9f
    a08c:			; <UNDEFINED> instruction: 0xf8cdb9f4
    a090:	ldrb	fp, [r1, ip]!
    a094:			; <UNDEFINED> instruction: 0xf0236a63
    a098:	rsbvs	r0, r3, #8, 6	; 0x20000000
    a09c:	mcrlt	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    a0a0:	mcr	7, 6, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    a0a4:	strtmi	r4, [sl], -r3, asr #18
    a0a8:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    a0ac:	ldc2	0, cr15, [r8]
    a0b0:	stmdbmi	r1, {r2, r5, r7, r9, sl, sp, lr, pc}^
    a0b4:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
    a0b8:			; <UNDEFINED> instruction: 0xf0004479
    a0bc:			; <UNDEFINED> instruction: 0xf7fdfd91
    a0c0:	stmdavc	fp!, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    a0c4:			; <UNDEFINED> instruction: 0xf47e2b00
    a0c8:	bls	1754d4 <fputs@plt+0x17119c>
    a0cc:	ldmpl	r3, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    a0d0:	ldmdavs	fp, {r2, r9, fp, ip, pc}
    a0d4:			; <UNDEFINED> instruction: 0xf7fd6093
    a0d8:	bvs	18f9884 <fputs@plt+0x18f554c>
    a0dc:	nopeq	{35}	; 0x23
    a0e0:			; <UNDEFINED> instruction: 0xf7fd6263
    a0e4:	ldmdals	r1, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a0e8:	andlt	pc, ip, sp, asr #17
    a0ec:	svc	0x0048f7f9
    a0f0:	blcs	30d1c <fputs@plt+0x2c9e4>
    a0f4:	cfldrdge	mvd15, [sl, #244]	; 0xf4
    a0f8:	ldmdals	r1, {r1, r2, sp, lr, pc}
    a0fc:	svc	0x0040f7f9
    a100:	blcs	30d2c <fputs@plt+0x2c9f4>
    a104:	cfldrdge	mvd15, [r2, #244]	; 0xf4
    a108:	beq	445970 <fputs@plt+0x441638>
    a10c:	mrc	7, 2, APSR_nzcv, cr2, cr9, {7}
    a110:	stcllt	7, cr15, [ip, #1012]	; 0x3f4
    a114:	ldrsbeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    a118:			; <UNDEFINED> instruction: 0xf8d4e43e
    a11c:			; <UNDEFINED> instruction: 0xf7ff00cc
    a120:	stmdbmi	r7!, {r0, r3, r4, r8, r9, fp, ip, sp, pc}
    a124:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
    a128:			; <UNDEFINED> instruction: 0xf0004479
    a12c:			; <UNDEFINED> instruction: 0x464afd59
    a130:	ldmdage	r1, {r1, r4, r8, fp, sp, pc}
    a134:	mrrc2	0, 0, pc, r0, cr5	; <UNPREDICTABLE>
    a138:	strbt	r4, [sl], #1538	; 0x602
    a13c:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    a140:	eorscc	pc, r0, #196, 16	; 0xc40000
    a144:	ldclt	7, cr15, [r2, #1012]!	; 0x3f4
    a148:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    a14c:	eorscc	pc, r0, #196, 16	; 0xc40000
    a150:	stclt	7, cr15, [ip, #1012]!	; 0x3f4
    a154:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
    a158:	mcr	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    a15c:	stcllt	7, cr15, [r5], {254}	; 0xfe
    a160:	muleq	r0, ip, r2
    a164:	andeq	fp, r0, r0, lsl r4
    a168:	muleq	r0, ip, r2
    a16c:	andeq	ip, r0, r8, asr r0
    a170:	andeq	sl, r0, r0, lsl r4
    a174:	muleq	r0, r4, r2
    a178:	andeq	sl, r0, ip, asr #25
    a17c:	andeq	sl, r0, r8, lsl lr
    a180:			; <UNDEFINED> instruction: 0x0000aeb8
    a184:	muleq	r0, r0, sp
    a188:	andeq	sl, r0, r2, lsl #2
    a18c:	andeq	sl, r0, r4, ror #21
    a190:	andeq	sl, r0, r8, lsr #16
    a194:	andeq	sl, r0, r0, asr #16
    a198:			; <UNDEFINED> instruction: 0x0000aab6
    a19c:	andeq	fp, r1, ip, lsr r1
    a1a0:	andeq	sl, r0, ip, asr #17
    a1a4:	andeq	fp, r1, r4, asr #1
    a1a8:	andeq	sl, r0, r6, asr r8
    a1ac:	strdeq	sl, [r0], -ip
    a1b0:	andeq	sl, r0, r0, ror #16
    a1b4:	andeq	sl, r0, sl, asr r7
    a1b8:	muleq	r0, r8, r6
    a1bc:	andeq	r0, r0, ip, ror r2
    a1c0:	ldrdeq	sl, [r0], -ip
    a1c4:			; <UNDEFINED> instruction: 0xf104a915
    a1c8:			; <UNDEFINED> instruction: 0xf0050098
    a1cc:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    a1d0:	mcrge	4, 4, pc, cr1, cr14, {3}	; <UNPREDICTABLE>
    a1d4:			; <UNDEFINED> instruction: 0x3098f8d4
    a1d8:	svccc	0x0080f5b3
    a1dc:	mrcge	6, 3, APSR_nzcv, cr11, cr14, {5}
    a1e0:			; <UNDEFINED> instruction: 0x2094f8d4
    a1e4:	bne	fe6d89f0 <fputs@plt+0xfe6d46b8>
    a1e8:	addscc	pc, r8, r4, asr #17
    a1ec:			; <UNDEFINED> instruction: 0xf73d2b00
    a1f0:			; <UNDEFINED> instruction: 0xf7fead5d
    a1f4:	stmdbmi	r6, {r4, r5, r6, r9, sl, fp, ip, sp, pc}
    a1f8:			; <UNDEFINED> instruction: 0x4648aa15
    a1fc:			; <UNDEFINED> instruction: 0xf7f94479
    a200:	movwcs	lr, #3490	; 0xda2
    a204:	andcc	pc, r0, r9, lsl #17
    a208:			; <UNDEFINED> instruction: 0xf7ff4602
    a20c:	svclt	0x0000b834
    a210:	andeq	sl, r0, r8, ror r5
    a214:	svcmi	0x00f0e92d
    a218:	stmdbmi	r5!, {r0, r3, r7, r9, sl, lr}^
    a21c:	bmi	195bc6c <fputs@plt+0x1957934>
    a220:	svceq	0x0001f1b9
    a224:	addlt	r4, r7, r9, ror r4
    a228:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    a22c:			; <UNDEFINED> instruction: 0xf04f9205
    a230:	blvs	fe08aa38 <fputs@plt+0xfe086700>
    a234:	adchi	pc, ip, r0, asr #6
    a238:	ldrsblt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    a23c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a240:	strbmi	r4, [r4], -r5, asr #12
    a244:			; <UNDEFINED> instruction: 0x460344fb
    a248:	muls	r3, r0, r6
    a24c:	andseq	pc, r3, #1073741827	; 0x40000003
    a250:			; <UNDEFINED> instruction: 0x46584639
    a254:	andhi	pc, r0, sp, asr #17
    a258:			; <UNDEFINED> instruction: 0xf7fd9303
    a25c:			; <UNDEFINED> instruction: 0x4635fa1b
    a260:	blx	fec30e74 <fputs@plt+0xfec2cb3c>
    a264:	ldmdbeq	r2, {r7, r9, ip, sp, lr, pc}^
    a268:	svclt	0x00d445b1
    a26c:			; <UNDEFINED> instruction: 0xf0022600
    a270:	bicslt	r0, lr, r1, lsl #12
    a274:	eorvc	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    a278:	vstmiaeq	r5, {s28-s106}
    a27c:	stccs	12, cr1, [r0], {110}	; 0x6e
    a280:	ldmdavc	sl!, {r2, r5, r6, r7, ip, lr, pc}
    a284:	mvnle	r2, sp, lsr #20
    a288:	pushcs	{r0, r3, r4, r5, r6, fp, ip, sp, lr}
    a28c:	ldmvc	sl!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    a290:			; <UNDEFINED> instruction: 0x46014250
    a294:	teqle	r2, r0, lsl #20
    a298:	ldrtmi	r4, [r5], -r2, lsr #12
    a29c:	ldrmi	r4, [r1, #1548]!	; 0x60c
    a2a0:			; <UNDEFINED> instruction: 0x2600bfd4
    a2a4:	streq	pc, [r1], -r2
    a2a8:	mvnle	r2, r0, lsl #28
    a2ac:	strmi	r1, [r4], -r2, asr #30
    a2b0:	svclt	0x00182800
    a2b4:	movwls	r2, #14851	; 0x3a03
    a2b8:			; <UNDEFINED> instruction: 0xf000d913
    a2bc:	blls	108b08 <fputs@plt+0x1047d0>
    a2c0:	rsble	r2, r3, r0, lsl #30
    a2c4:	ldmvs	r9, {r1, r3, r4, r5, fp, ip, sp, lr}
    a2c8:	eorseq	pc, sl, #-2147483596	; 0x80000034
    a2cc:	ldmdavc	sl!, {r2, r8, r9, sl, fp, ip, sp, pc}^
    a2d0:	bcs	1ac20 <fputs@plt+0x168e8>
    a2d4:			; <UNDEFINED> instruction: 0x4602d15e
    a2d8:	ldmdbmi	r8!, {r3, r9, sl, lr}
    a2dc:			; <UNDEFINED> instruction: 0xf0004479
    a2e0:	bmi	e095bc <fputs@plt+0xe05284>
    a2e4:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    a2e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a2ec:	subsmi	r9, sl, r5, lsl #22
    a2f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2f4:			; <UNDEFINED> instruction: 0x4620d156
    a2f8:	pop	{r0, r1, r2, ip, sp, pc}
    a2fc:			; <UNDEFINED> instruction: 0xf1098ff0
    a300:			; <UNDEFINED> instruction: 0x463831ff
    a304:	movwls	r4, #12969	; 0x32a9
    a308:	bl	2ba238 <fputs@plt+0x2b5f00>
    a30c:	tstcs	r0, ip, lsl #4
    a310:			; <UNDEFINED> instruction: 0xf10d6851
    a314:			; <UNDEFINED> instruction: 0xf8cd0213
    a318:			; <UNDEFINED> instruction: 0xf7fd8000
    a31c:	blls	108a10 <fputs@plt+0x1046d8>
    a320:	andle	r2, pc, pc, lsl #16
    a324:			; <UNDEFINED> instruction: 0xf89db940
    a328:	orrlt	r1, r1, r3, lsl r0
    a32c:	strmi	r1, [ip], -lr, lsr #25
    a330:	strmi	r4, [ip], -r2, lsr #12
    a334:			; <UNDEFINED> instruction: 0xe7b24635
    a338:	strcs	r4, [r0], #-1569	; 0xfffff9df
    a33c:	ldrtmi	r4, [r5], -r2, lsr #12
    a340:	str	r4, [ip, ip, lsl #12]!
    a344:			; <UNDEFINED> instruction: 0x0110f8d8
    a348:	stmdavs	r0, {r3, r8, ip, sp, pc}^
    a34c:	strtmi	fp, [r1], -r0, lsr #18
    a350:	ldrtmi	r4, [r5], -r2, lsr #12
    a354:	str	r4, [r2, ip, lsl #12]!
    a358:	eorsvc	pc, sl, pc, asr #8
    a35c:	mrc	7, 3, APSR_nzcv, cr6, cr9, {7}
    a360:	strmi	r9, [r2], -r3, lsl #22
    a364:	adcseq	pc, ip, #200, 16	; 0xc80000
    a368:			; <UNDEFINED> instruction: 0xf7fbb1f0
    a36c:			; <UNDEFINED> instruction: 0xf8d8f929
    a370:	blls	d2e68 <fputs@plt+0xceb30>
    a374:	andcs	r4, r0, r1, lsr #12
    a378:			; <UNDEFINED> instruction: 0xf8c24635
    a37c:	ldrvs	r3, [sl], #-692	; 0xfffffd4c
    a380:	adcshi	pc, r8, #12713984	; 0xc20000
    a384:			; <UNDEFINED> instruction: 0x46224690
    a388:	str	r4, [r8, ip, lsl #12]
    a38c:			; <UNDEFINED> instruction: 0xe7a26899
    a390:	str	r2, [r6, r0, lsl #8]!
    a394:	strmi	r4, [r8], -r3, lsl #12
    a398:	ldrtmi	r4, [sl], -sl, lsl #18
    a39c:			; <UNDEFINED> instruction: 0xf0004479
    a3a0:			; <UNDEFINED> instruction: 0xe79efc55
    a3a4:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    a3a8:	andcs	r4, lr, r1, lsr #12
    a3ac:			; <UNDEFINED> instruction: 0xe7734614
    a3b0:	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    a3b4:	muleq	r0, r8, r2
    a3b8:	andeq	sl, r0, r0, ror r8
    a3bc:	andeq	sl, r0, r8, lsr r1
    a3c0:	andeq	pc, r2, r6, asr sl	; <UNPREDICTABLE>
    a3c4:	andeq	sl, r0, r0, lsr #14
    a3c8:	svcmi	0x00f8e92d
    a3cc:	stmdami	sp!, {r0, r1, r7, r9, sl, lr}
    a3d0:	smlabbcs	r0, r8, r6, r4
    a3d4:	ldrbtmi	r4, [r8], #-1682	; 0xfffff96e
    a3d8:			; <UNDEFINED> instruction: 0xf7f94e2b
    a3dc:			; <UNDEFINED> instruction: 0xf8dfefa2
    a3e0:	ldrbtmi	r9, [lr], #-172	; 0xffffff54
    a3e4:	ldrteq	pc, [ip], #-262	; 0xfffffefa	; <UNPREDICTABLE>
    a3e8:			; <UNDEFINED> instruction: 0x463144f9
    a3ec:	svccc	0x00fff1b0
    a3f0:			; <UNDEFINED> instruction: 0x4605bf14
    a3f4:	strtmi	r2, [r8], -r0, lsl #10
    a3f8:	mrc	7, 1, APSR_nzcv, cr4, cr9, {7}
    a3fc:	ldm	ip!, {r2, r4, r5, r7, r9, sl, lr}
    a400:	strgt	r0, [pc], #-15	; a408 <fputs@plt+0x60d0>
    a404:			; <UNDEFINED> instruction: 0x000fe8bc
    a408:			; <UNDEFINED> instruction: 0xf0276cb7
    a40c:	ldrtvs	r0, [r7], #1800	; 0x708
    a410:	ldm	ip!, {r0, r1, r2, r3, sl, lr, pc}
    a414:	strgt	r0, [pc], #-15	; a41c <fputs@plt+0x60e4>
    a418:	muleq	r7, ip, r8
    a41c:	andeq	lr, r7, r4, lsl #17
    a420:	eorseq	pc, ip, #-2147483647	; 0x80000001
    a424:	strtmi	r2, [r8], -r0, lsl #2
    a428:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    a42c:			; <UNDEFINED> instruction: 0x46584b18
    a430:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a434:			; <UNDEFINED> instruction: 0xf7f96821
    a438:	ldrbmi	lr, [r2], -r0, lsl #31
    a43c:	strtmi	r4, [r8], -r1, asr #12
    a440:	svc	0x0050f7f9
    a444:	svclt	0x00c52800
    a448:	movwcs	r4, #1088	; 0x440
    a44c:			; <UNDEFINED> instruction: 0xf8002300
    a450:			; <UNDEFINED> instruction: 0xf04f3c01
    a454:	svclt	0x00d8000a
    a458:	andcc	pc, r0, r8, lsl #17
    a45c:			; <UNDEFINED> instruction: 0xf7f96821
    a460:	bmi	3457b8 <fputs@plt+0x341480>
    a464:	strtmi	r2, [r8], -r2, lsl #2
    a468:			; <UNDEFINED> instruction: 0xf7f9447a
    a46c:	ldmdblt	r5, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    a470:	pop	{r6, r9, sl, lr}
    a474:	qsub8mi	r8, r8, r8
    a478:	stc	7, cr15, [r8, #996]	; 0x3e4
    a47c:	pop	{r6, r9, sl, lr}
    a480:	svclt	0x00008ff8
    a484:	andeq	fp, r0, r6, lsr #8
    a488:	andeq	pc, r2, r6, ror ip	; <UNPREDICTABLE>
    a48c:	andeq	pc, r2, r4, asr r9	; <UNPREDICTABLE>
    a490:	andeq	r0, r0, r8, lsr #5
    a494:	strdeq	pc, [r2], -r0
    a498:	stmdavs	r9, {fp, sp, lr}
    a49c:	mrclt	7, 7, APSR_nzcv, cr6, cr9, {7}
    a4a0:	ldrlt	r4, [r8, #-2059]!	; 0xfffff7f5
    a4a4:			; <UNDEFINED> instruction: 0xf7f94478
    a4a8:	stcmi	12, cr14, [sl], {254}	; 0xfe
    a4ac:	bmi	2dd0dc <fputs@plt+0x2d8da4>
    a4b0:	cfstrsmi	mvf4, [fp, #-496]	; 0xfffffe10
    a4b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a4b8:	and	r4, r0, sp, ror r4
    a4bc:	strtmi	r6, [r9], -r3, ror #16
    a4c0:			; <UNDEFINED> instruction: 0xf7f92001
    a4c4:			; <UNDEFINED> instruction: 0xf854ee94
    a4c8:	bcs	160f0 <fputs@plt+0x11db8>
    a4cc:	ldfltd	f5, [r8, #-984]!	; 0xfffffc28
    a4d0:			; <UNDEFINED> instruction: 0x0000b3b0
    a4d4:			; <UNDEFINED> instruction: 0x0002e9b4
    a4d8:	andeq	fp, r0, r4, asr r3
    a4dc:	andeq	fp, r0, sl, ror r3
    a4e0:			; <UNDEFINED> instruction: 0x0000b3bc
    a4e4:	blmi	11dce04 <fputs@plt+0x11d8acc>
    a4e8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a4ec:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    a4f0:	tstls	fp, #1769472	; 0x1b0000
    a4f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a4f8:	ldcl	7, cr15, [sl], #-996	; 0xfffffc1c
    a4fc:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    a500:	andcs	r4, r1, r2, lsl #12
    a504:	mrc	7, 3, APSR_nzcv, cr2, cr9, {7}
    a508:	stmdbmi	r1, {r6, r9, fp, lr}^
    a50c:	ldrbtmi	r2, [sl], #-1
    a510:			; <UNDEFINED> instruction: 0xf7f94479
    a514:	blmi	1005ecc <fputs@plt+0x1001b94>
    a518:	ldrbtmi	r4, [fp], #-2623	; 0xfffff5c1
    a51c:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    a520:			; <UNDEFINED> instruction: 0xb1ba6a1a
    a524:	andcs	r4, r1, sp, lsr r9
    a528:			; <UNDEFINED> instruction: 0xf7f94479
    a52c:	stmdavs	fp!, {r5, r6, r9, sl, fp, sp, lr, pc}
    a530:	stmdavs	r2!, {r2, r3, r4, r9, fp, sp, lr}
    a534:	rndmiem	f3, #2.0
    a538:			; <UNDEFINED> instruction: 0x4631447e
    a53c:			; <UNDEFINED> instruction: 0xf7f92001
    a540:			; <UNDEFINED> instruction: 0xf854ee56
    a544:	bcs	1615c <fputs@plt+0x11e24>
    a548:	ldmdami	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a54c:			; <UNDEFINED> instruction: 0xf7f94478
    a550:	stmdavs	fp!, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    a554:	ldmiblt	r2!, {r1, r3, r4, r8, fp, sp, lr}
    a558:	ldmdavs	r9, {r0, r1, r4, r5, fp, lr}^
    a55c:			; <UNDEFINED> instruction: 0xf7f94478
    a560:	ldmdblt	r8, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    a564:	blmi	9dce30 <fputs@plt+0x9d8af8>
    a568:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a56c:	blls	6e45dc <fputs@plt+0x6e02a4>
    a570:			; <UNDEFINED> instruction: 0xf04f405a
    a574:	mrsle	r0, (UNDEF: 113)
    a578:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    a57c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    a580:	ldc	7, cr15, [r0], {249}	; 0xf9
    a584:	stmdbmi	fp!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a588:	strcs	r2, [r0], #-1
    a58c:			; <UNDEFINED> instruction: 0xf7f94479
    a590:	stmdavs	fp!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    a594:	addcs	r4, r0, #40, 18	; 0xa0000
    a598:	ldmdbvs	r8, {r0, r3, r4, r5, r6, sl, lr}
    a59c:	teqvc	ip, #268435456	; 0x10000000	; <UNPREDICTABLE>
    a5a0:	tsteq	r4, r1, lsl #12	; <UNPREDICTABLE>
    a5a4:			; <UNDEFINED> instruction: 0xf853e001
    a5a8:	andsmi	r2, r0, #8, 24	; 0x800
    a5ac:			; <UNDEFINED> instruction: 0xf853d007
    a5b0:	bge	7255e8 <fputs@plt+0x7212b0>
    a5b4:	addeq	lr, r4, #2048	; 0x800
    a5b8:			; <UNDEFINED> instruction: 0xf8423401
    a5bc:	movwcc	r6, #35948	; 0x8c6c
    a5c0:	mvnsle	r4, fp, lsl #5
    a5c4:	andcs	r4, r4, #29696	; 0x7400
    a5c8:	bl	35be54 <fputs@plt+0x357b1c>
    a5cc:	ldrbtmi	r0, [fp], #-2
    a5d0:	bl	ffdc85bc <fputs@plt+0xffdc4284>
    a5d4:	svcmi	0x001ab164
    a5d8:	bl	19bf98 <fputs@plt+0x197c60>
    a5dc:	ldrbtmi	r0, [pc], #-1156	; a5e4 <fputs@plt+0x62ac>
    a5e0:	svccs	0x0004f856
    a5e4:	andcs	r4, r1, r9, lsr r6
    a5e8:	mcr	7, 0, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    a5ec:	ldrhle	r4, [r7, #36]!	; 0x24
    a5f0:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    a5f4:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    a5f8:	str	r6, [sp, fp, lsr #16]!
    a5fc:	ldc	7, cr15, [ip], {249}	; 0xf9
    a600:	andeq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    a604:	muleq	r0, r8, r2
    a608:	andeq	fp, r0, r2, lsl #7
    a60c:	andeq	fp, r0, r2, lsr #7
    a610:	andeq	fp, r0, ip, lsr #7
    a614:	andeq	pc, r2, r2, lsr #16
    a618:	muleq	r0, ip, r2
    a61c:	andeq	fp, r0, r8, lsr #7
    a620:	andeq	fp, r0, r4, lsr #7
    a624:	andeq	sl, r1, r0, ror #22
    a628:	muleq	r0, r4, r3
    a62c:	ldrdeq	pc, [r2], -r4
    a630:	andeq	fp, r0, sl, ror r3
    a634:	andeq	fp, r0, r4, asr r3
    a638:	andeq	lr, r2, ip, asr #17
    a63c:			; <UNDEFINED> instruction: 0xfffffec7
    a640:	andeq	fp, r0, lr, lsl #6
    a644:			; <UNDEFINED> instruction: 0x0001aaba
    a648:	blmi	81cecc <fputs@plt+0x818b94>
    a64c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    a650:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a654:	movwls	r6, #6171	; 0x181b
    a658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a65c:	ldc	7, cr15, [r4, #996]!	; 0x3e4
    a660:	tstcs	fp, sl, ror #12
    a664:	smlalbteq	pc, r0, r0, r2	; <UNPREDICTABLE>
    a668:	movwls	r2, #768	; 0x300
    a66c:			; <UNDEFINED> instruction: 0xf7f94605
    a670:	ldmdami	r7, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    a674:			; <UNDEFINED> instruction: 0xf7f94478
    a678:	stmdals	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    a67c:	ldfmid	f3, [r5], {224}	; 0xe0
    a680:	stmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    a684:	andcs	r4, r1, r1, lsr #12
    a688:	ldc	7, cr15, [r0, #996]!	; 0x3e4
    a68c:	ldmdavs	r8, {r8, r9, fp, ip, pc}^
    a690:	stmdacs	r0, {ip, pc}
    a694:			; <UNDEFINED> instruction: 0xf7f9d1f5
    a698:	strtmi	lr, [r8], -sl, asr #26
    a69c:	bl	1948688 <fputs@plt+0x1944350>
    a6a0:	blmi	29cedc <fputs@plt+0x298ba4>
    a6a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a6a8:	blls	64718 <fputs@plt+0x603e0>
    a6ac:			; <UNDEFINED> instruction: 0xf04f405a
    a6b0:	mrsle	r0, SP_und
    a6b4:	ldclt	0, cr11, [r0, #-12]!
    a6b8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    a6bc:	bl	ffcc86a8 <fputs@plt+0xffcc4370>
    a6c0:	strb	r9, [r8, r0, lsl #16]!
    a6c4:	bl	fee486b0 <fputs@plt+0xfee44378>
    a6c8:	strdeq	pc, [r2], -r0
    a6cc:	muleq	r0, r8, r2
    a6d0:	ldrdeq	fp, [r0], -r4
    a6d4:	andeq	r9, r0, r0, lsr #23
    a6d8:	muleq	r2, r8, r6
    a6dc:	andeq	fp, r0, r2, lsr #5
    a6e0:	ldmdacs	r1, {r0, fp, ip, sp}
    a6e4:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a6e8:	andcc	pc, ip, r0
    a6ec:	stmdbeq	r9, {r0, r1, r2, r3, r9, ip}
    a6f0:	strne	r0, [sp, #-2313]!	; 0xfffff6f7
    a6f4:	tstcs	lr, r8, lsl fp
    a6f8:	bcs	9d3724 <fputs@plt+0x9cf3ec>
    a6fc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    a700:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    a704:			; <UNDEFINED> instruction: 0x47704478
    a708:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    a70c:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    a710:			; <UNDEFINED> instruction: 0x47704478
    a714:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    a718:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    a71c:			; <UNDEFINED> instruction: 0x47704478
    a720:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    a724:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    a728:			; <UNDEFINED> instruction: 0x47704478
    a72c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    a730:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    a734:			; <UNDEFINED> instruction: 0x47704478
    a738:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    a73c:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    a740:			; <UNDEFINED> instruction: 0x47704478
    a744:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    a748:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    a74c:			; <UNDEFINED> instruction: 0x47704478
    a750:	ldrdeq	lr, [r0], -sl
    a754:	andeq	lr, r0, r8, lsl #14
    a758:	andeq	lr, r0, r2, lsl r7
    a75c:	andeq	lr, r0, r0, lsr #14
    a760:	andeq	lr, r0, lr, lsr #14
    a764:	andeq	lr, r0, r0, asr r7
    a768:	andeq	lr, r0, r2, ror r7
    a76c:	andeq	lr, r0, r0, lsr #15
    a770:	andeq	lr, r0, sl, asr #15
    a774:	ldrdeq	lr, [r0], -r4
    a778:	andeq	lr, r0, r6, lsl #16
    a77c:	andeq	lr, r0, r4, lsl r8
    a780:	andeq	lr, r0, r2, lsr #13
    a784:	andeq	lr, r0, r8, lsr r8
    a788:	mvnsmi	lr, sp, lsr #18
    a78c:	stcmi	6, cr4, [r0, #-56]!	; 0xffffffc8
    a790:			; <UNDEFINED> instruction: 0xf8df4617
    a794:	strmi	r8, [r6], r0, lsl #1
    a798:			; <UNDEFINED> instruction: 0xf8df447d
    a79c:	ldrbtmi	ip, [r8], #124	; 0x7c
    a7a0:	stcgt	0, cr11, [pc, #-536]	; a590 <fputs@plt+0x6258>
    a7a4:			; <UNDEFINED> instruction: 0xf858466c
    a7a8:			; <UNDEFINED> instruction: 0xf8dcc00c
    a7ac:			; <UNDEFINED> instruction: 0xf8cdc000
    a7b0:			; <UNDEFINED> instruction: 0xf04fc014
    a7b4:			; <UNDEFINED> instruction: 0xf8d70c00
    a7b8:	stmdavs	sp!, {lr, pc}
    a7bc:	svclt	0x001845b4
    a7c0:	svceq	0x0000f1bc
    a7c4:	eorsvs	fp, lr, r8, lsl #30
    a7c8:	svclt	0x0008c40f
    a7cc:	eorvs	r2, r5, r0
    a7d0:	blge	1be814 <fputs@plt+0x1ba4dc>
    a7d4:	bl	dcc20 <fputs@plt+0xd88e8>
    a7d8:	bl	cda10 <fputs@plt+0xc96d8>
    a7dc:			; <UNDEFINED> instruction: 0xf8de0686
    a7e0:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    a7e4:	ldccc	8, cr15, [r8], {92}	; 0x5c
    a7e8:	ldccs	8, cr15, [r8], {86}	; 0x56
    a7ec:			; <UNDEFINED> instruction: 0xf9f8f000
    a7f0:	bmi	2d27fc <fputs@plt+0x2ce4c4>
    a7f4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    a7f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a7fc:	subsmi	r9, sl, r5, lsl #22
    a800:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a804:	andlt	sp, r6, r2, lsl #2
    a808:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a80c:	bl	5487f8 <fputs@plt+0x5444c0>
    a810:	andeq	pc, r2, ip, ror #16
    a814:	muleq	r2, lr, r5
    a818:	muleq	r0, r8, r2
    a81c:	andeq	lr, r0, lr, lsr #15
    a820:	andeq	pc, r2, r6, asr #10
    a824:	mvnsmi	lr, sp, lsr #18
    a828:	stcmi	6, cr4, [pc], #-88	; a7d8 <fputs@plt+0x64a0>
    a82c:	strmi	r4, [pc], -r0, lsl #13
    a830:	ldrsbt	pc, [r8], pc	; <UNPREDICTABLE>
    a834:			; <UNDEFINED> instruction: 0xf8df447c
    a838:	ldrcc	ip, [r4], #-184	; 0xffffff48
    a83c:	strdlt	r4, [r6], lr
    a840:	strbtmi	ip, [sp], -pc, lsl #24
    a844:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    a848:	ldrdgt	pc, [r0], -ip
    a84c:	andsgt	pc, r4, sp, asr #17
    a850:	stceq	0, cr15, [r0], {79}	; 0x4f
    a854:	strgt	r6, [pc, #-2084]	; a038 <fputs@plt+0x5d00>
    a858:	tstlt	lr, #44	; 0x2c
    a85c:	ldrtmi	sl, [r0], -r6, lsl #22
    a860:	orreq	lr, r7, r3, lsl #22
    a864:	ldcmi	8, cr15, [r8], {81}	; 0x51
    a868:			; <UNDEFINED> instruction: 0xf7f94621
    a86c:			; <UNDEFINED> instruction: 0xb198ebd8
    a870:	blmi	7dd0f8 <fputs@plt+0x7d8dc0>
    a874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a878:	blls	1648e8 <fputs@plt+0x1605b0>
    a87c:			; <UNDEFINED> instruction: 0xf04f405a
    a880:			; <UNDEFINED> instruction: 0xd12f0300
    a884:			; <UNDEFINED> instruction: 0x4622491c
    a888:	adcseq	pc, r4, #216, 16	; 0xd80000
    a88c:	andlt	r4, r6, r9, ror r4
    a890:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a894:	stmdblt	ip!, {ip, sp, lr, pc}^
    a898:			; <UNDEFINED> instruction: 0x46304918
    a89c:			; <UNDEFINED> instruction: 0xf7f94479
    a8a0:	stmdblt	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    a8a4:	blmi	49d104 <fputs@plt+0x498dcc>
    a8a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a8ac:	blls	16491c <fputs@plt+0x1605e4>
    a8b0:			; <UNDEFINED> instruction: 0xf04f405a
    a8b4:	tstle	r5, r0, lsl #6
    a8b8:	pop	{r1, r2, ip, sp, pc}
    a8bc:	bmi	46b084 <fputs@plt+0x466d4c>
    a8c0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    a8c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a8c8:	subsmi	r9, sl, r5, lsl #22
    a8cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8d0:	stmdbmi	sp, {r3, r8, ip, lr, pc}
    a8d4:	adcseq	pc, r4, #216, 16	; 0xd80000
    a8d8:	andlt	r4, r6, r9, ror r4
    a8dc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a8e0:	ldmdblt	lr!, {ip, sp, lr, pc}^
    a8e4:	b	fea488d0 <fputs@plt+0xfea44598>
    a8e8:	ldrdeq	pc, [r2], -r0
    a8ec:	andeq	pc, r2, r0, lsl #10
    a8f0:	muleq	r0, r8, r2
    a8f4:	andeq	pc, r2, r8, asr #9
    a8f8:	andeq	lr, r0, r0, asr r7
    a8fc:	andeq	sl, r0, r4, lsr sp
    a900:	muleq	r2, r4, r4
    a904:	andeq	pc, r2, sl, ror r4	; <UNPREDICTABLE>
    a908:	andeq	lr, r0, r4, asr #14
    a90c:			; <UNDEFINED> instruction: 0xf7f9b508
    a910:			; <UNDEFINED> instruction: 0xb128ec32
    a914:	tstlt	fp, r3, lsl #16
    a918:			; <UNDEFINED> instruction: 0x4008e8bd
    a91c:	bllt	fef48908 <fputs@plt+0xfef445d0>
    a920:	stclt	0, cr2, [r8, #-0]
    a924:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    a928:			; <UNDEFINED> instruction: 0xf7ff4478
    a92c:	strmi	pc, [r4], -pc, ror #31
    a930:	strtmi	fp, [r0], -r8, lsl #2
    a934:	stmdami	ip, {r4, r8, sl, fp, ip, sp, pc}
    a938:			; <UNDEFINED> instruction: 0xf7ff4478
    a93c:	strmi	pc, [r4], -r7, ror #31
    a940:	mvnsle	r2, r0, lsl #16
    a944:	stcl	7, cr15, [r6], #996	; 0x3e4
    a948:	bl	1ec8934 <fputs@plt+0x1ec45fc>
    a94c:	rscsle	r2, r0, r0, lsl #16
    a950:	stmdacs	r0, {r6, r8, fp, sp, lr}
    a954:	stmdavc	r3, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
    a958:	rscle	r2, sl, r0, lsl #22
    a95c:			; <UNDEFINED> instruction: 0x4010e8bd
    a960:	bllt	fe6c894c <fputs@plt+0xfe6c4614>
    a964:	andeq	lr, r0, ip, ror #14
    a968:	andeq	lr, r0, r8, ror #14
    a96c:			; <UNDEFINED> instruction: 0xf7f94608
    a970:	svclt	0x0000bb05
    a974:	ldrmi	r4, [r1], -r8, lsl #12
    a978:	stcllt	7, cr15, [lr], #-996	; 0xfffffc1c
    a97c:	mvnsmi	lr, sp, lsr #18
    a980:	stcmi	0, cr11, [sp], #-576	; 0xfffffdc0
    a984:	blmi	b5324c <fputs@plt+0xb4ef14>
    a988:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    a98c:	cdpge	8, 0, cr10, cr1, cr3, {0}
    a990:	stmiapl	r3!, {r0, r1, r3, r5, r8, sl, fp, lr}^
    a994:	ldrbtmi	r4, [sp], #-3115	; 0xfffff3d5
    a998:	movwls	r6, #63515	; 0xf81b
    a99c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9a0:	bl	ff74898c <fputs@plt+0xff744654>
    a9a4:	ldrbtmi	r4, [ip], #-2600	; 0xfffff5d8
    a9a8:			; <UNDEFINED> instruction: 0x46302338
    a9ac:	andls	r4, sl, #2046820352	; 0x7a000000
    a9b0:			; <UNDEFINED> instruction: 0xf06f4a26
    a9b4:	strcc	r0, [sl], #-270	; 0xfffffef2
    a9b8:	ldrbtmi	r9, [sl], #-1289	; 0xfffffaf7
    a9bc:			; <UNDEFINED> instruction: 0xf64b9401
    a9c0:	strls	r4, [r2], #-1181	; 0xfffffb63
    a9c4:	b	6c89b0 <fputs@plt+0x6c4678>
    a9c8:	ldrbtmi	r4, [pc], #-3873	; a9d0 <fputs@plt+0x6698>
    a9cc:	bmi	876f54 <fputs@plt+0x872c1c>
    a9d0:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    a9d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9d8:	subsmi	r9, sl, pc, lsl #22
    a9dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9e0:	andslt	sp, r0, r7, lsr #2
    a9e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a9e8:	addcc	pc, r0, pc, asr #8
    a9ec:	bl	bc89d8 <fputs@plt+0xbc46a0>
    a9f0:	bicslt	r4, r0, r5, lsl #12
    a9f4:	stmcc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    a9f8:	blmi	602a2c <fputs@plt+0x5fe6f4>
    a9fc:	stmdbls	r5, {r0, r9, sp}
    aa00:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    aa04:	orrcc	pc, r0, r1, asr #11
    aa08:			; <UNDEFINED> instruction: 0xf7f9681b
    aa0c:			; <UNDEFINED> instruction: 0x2c01e98a
    aa10:	tstcs	r2, r8
    aa14:	stmib	sp, {r4, r5, r9, sl, lr}^
    aa18:			; <UNDEFINED> instruction: 0xf7f95804
    aa1c:	stmdacs	r1, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    aa20:	stmible	sl!, {r2, r9, sl, lr}^
    aa24:			; <UNDEFINED> instruction: 0xf7f94628
    aa28:	ldrtmi	lr, [r0], -ip, lsr #21
    aa2c:	mcrr	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    aa30:			; <UNDEFINED> instruction: 0xf7f9e7cd
    aa34:	svclt	0x0000ea02
    aa38:			; <UNDEFINED> instruction: 0x0002f3b2
    aa3c:	muleq	r0, r8, r2
    aa40:			; <UNDEFINED> instruction: 0xffffffdb
    aa44:	andeq	lr, r0, sl, lsl #14
    aa48:			; <UNDEFINED> instruction: 0xffffffbd
    aa4c:	andeq	lr, r0, lr, ror #13
    aa50:	andeq	pc, r2, r2, ror r3	; <UNPREDICTABLE>
    aa54:	andeq	pc, r2, sl, ror #6
    aa58:	andeq	r0, r0, ip, ror r2
    aa5c:	strdcs	fp, [r5], -r8
    aa60:	bl	fee48a4c <fputs@plt+0xfee44714>
    aa64:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    aa68:	mvnslt	r6, r8, lsl r0
    aa6c:	andcs	r6, r0, #20480	; 0x5000
    aa70:	biclt	r6, sp, sl, asr r0
    aa74:			; <UNDEFINED> instruction: 0xb1b86828
    aa78:	svcmi	0x000f4e0e
    aa7c:	ldrbtmi	r4, [pc], #-1150	; aa84 <fputs@plt+0x674c>
    aa80:	ldrtmi	r4, [r1], -lr, lsl #24
    aa84:	and	r4, r3, ip, ror r4
    aa88:	svcne	0x0008f854
    aa8c:	stmdavs	r8!, {r0, r6, r8, ip, sp, pc}
    aa90:	b	ff148a7c <fputs@plt+0xff144744>
    aa94:	rscsle	r2, r7, r0, lsl #16
    aa98:	stmdavs	r3!, {r1, r3, r4, r5, r6, fp, sp, lr}^
    aa9c:	rsbsvs	r4, fp, r3, lsl r3
    aaa0:	svceq	0x0004f855
    aaa4:	mvnle	r2, r0, lsl #16
    aaa8:	ldcllt	0, cr2, [r8]
    aaac:	ldcllt	0, cr2, [r8, #8]!
    aab0:	andeq	pc, r2, sl, ror #12
    aab4:	ldrdeq	sl, [r1], -ip
    aab8:	andeq	pc, r2, r2, asr r6	; <UNPREDICTABLE>
    aabc:	ldrdeq	lr, [r2], -r8
    aac0:	svcmi	0x00f0e92d
    aac4:	stcls	0, cr11, [ip, #-524]	; 0xfffffdf4
    aac8:	andlt	fp, r3, r0, lsl r1
    aacc:	svchi	0x00f0e8bd
    aad0:			; <UNDEFINED> instruction: 0x461c4610
    aad4:	ldrmi	r4, [r3], lr, lsl #12
    aad8:	b	ff9c8ac4 <fputs@plt+0xff9c478c>
    aadc:	strmi	r4, [r1], r9, lsr #12
    aae0:			; <UNDEFINED> instruction: 0xf7f94620
    aae4:	strmi	lr, [r7], -r8, ror #21
    aae8:	stmdacs	r0, {r0, ip, pc}
    aaec:			; <UNDEFINED> instruction: 0xf7f9d0ed
    aaf0:			; <UNDEFINED> instruction: 0x4605eadc
    aaf4:			; <UNDEFINED> instruction: 0xf1c9b350
    aaf8:			; <UNDEFINED> instruction: 0xf1c90a4f
    aafc:	ldmdavs	r1!, {r1, r2, r3, r6, r8, fp}
    ab00:			; <UNDEFINED> instruction: 0xf7f94658
    ab04:	strmi	lr, [sl, #3098]!	; 0xc1a
    ab08:	bl	1ff3b0 <fputs@plt+0x1fb078>
    ab0c:	strbmi	r0, [ip], -sl, lsl #16
    ab10:	andls	pc, r0, sp, asr #17
    ab14:	mvnslt	lr, r1
    ab18:			; <UNDEFINED> instruction: 0xf8183c01
    ab1c:			; <UNDEFINED> instruction: 0xf0080d01
    ab20:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
    ab24:	ldrshlt	sp, [ip, r7]!
    ab28:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    ab2c:	ldmdavs	r3!, {sl, ip, pc}
    ab30:	strbmi	r2, [r1], -r1, lsl #4
    ab34:			; <UNDEFINED> instruction: 0xf7f94638
    ab38:	ldmdavs	r1!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    ab3c:	strbmi	r2, [r7], #-10
    ab40:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab44:	bicsmi	r9, ip, #0, 22
    ab48:	bicsle	r1, r8, sp, lsr #18
    ab4c:	andlt	r9, r3, r1, lsl #16
    ab50:	svcmi	0x00f0e8bd
    ab54:	stmialt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab58:	ubfx	r4, r0, #13, #9
    ab5c:			; <UNDEFINED> instruction: 0x46386831
    ab60:	bl	ffac8b4c <fputs@plt+0xffac4814>
    ab64:	andlt	r9, r3, r1, lsl #16
    ab68:	svcmi	0x00f0e8bd
    ab6c:	ldmlt	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab70:	strlt	fp, [r0, #-1038]	; 0xfffffbf2
    ab74:			; <UNDEFINED> instruction: 0xf8dfb084
    ab78:	bge	182ce0 <fputs@plt+0x17e9a8>
    ab7c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ab80:			; <UNDEFINED> instruction: 0xf85244fe
    ab84:	stmibvs	r1, {r2, r8, r9, fp, ip, sp}^
    ab88:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    ab8c:	ldrdgt	pc, [r0], -ip
    ab90:	andgt	pc, ip, sp, asr #17
    ab94:	stceq	0, cr15, [r0], {79}	; 0x4f
    ab98:	ldmdblt	r1!, {r1, r9, ip, pc}^
    ab9c:	blmi	35d3dc <fputs@plt+0x3590a4>
    aba0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aba4:	blls	e4c14 <fputs@plt+0xe08dc>
    aba8:			; <UNDEFINED> instruction: 0xf04f405a
    abac:	mrsle	r0, SP_mon
    abb0:			; <UNDEFINED> instruction: 0xf85db004
    abb4:	andlt	lr, r3, r4, lsl #22
    abb8:	andls	r4, r0, #112, 14	; 0x1c00000
    abbc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    abc0:	stmdbvc	r0, {r1, r2, r9, fp, lr}
    abc4:			; <UNDEFINED> instruction: 0xf7ff447a
    abc8:			; <UNDEFINED> instruction: 0xe7e7ff7b
    abcc:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abd0:			; <UNDEFINED> instruction: 0x0002f1bc
    abd4:	muleq	r0, r8, r2
    abd8:	muleq	r2, ip, r1
    abdc:	andeq	sl, r1, r4, lsr #5
    abe0:	strmi	fp, [r1], -lr, lsl #8
    abe4:	addlt	fp, r5, r0, lsl r5
    abe8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    abec:			; <UNDEFINED> instruction: 0xf8dfac07
    abf0:	qaddcc	ip, r0, r8
    abf4:			; <UNDEFINED> instruction: 0xf85444fe
    abf8:	bmi	499810 <fputs@plt+0x4954d8>
    abfc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    ac00:	ldrbtmi	r7, [sl], #-2304	; 0xfffff700
    ac04:	ldrdgt	pc, [r0], -ip
    ac08:	andgt	pc, ip, sp, asr #17
    ac0c:	stceq	0, cr15, [r0], {79}	; 0x4f
    ac10:	strls	r9, [r2], #-1024	; 0xfffffc00
    ac14:			; <UNDEFINED> instruction: 0xff54f7ff
    ac18:	blmi	25d44c <fputs@plt+0x259114>
    ac1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac20:	blls	e4c90 <fputs@plt+0xe0958>
    ac24:			; <UNDEFINED> instruction: 0xf04f405a
    ac28:	mrsle	r0, LR_abt
    ac2c:	pop	{r0, r2, ip, sp, pc}
    ac30:	andlt	r4, r3, r0, lsl r0
    ac34:			; <UNDEFINED> instruction: 0xf7f94770
    ac38:	svclt	0x0000e900
    ac3c:	andeq	pc, r2, r8, asr #2
    ac40:	muleq	r0, r8, r2
    ac44:	andeq	sl, r1, lr, ror #4
    ac48:	andeq	pc, r2, r0, lsr #2
    ac4c:	bmi	637c8c <fputs@plt+0x633954>
    ac50:	addlt	fp, r3, r0, ror r5
    ac54:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    ac58:	strmi	r9, [r4], -r7, lsl #26
    ac5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac60:			; <UNDEFINED> instruction: 0xf04f9301
    ac64:	cmnlt	sp, r0, lsl #6
    ac68:	ldmdami	r3, {r0, r1, r9, sl, lr}
    ac6c:	tstcs	r1, r6, lsl #4
    ac70:	mcrge	4, 0, r4, cr8, cr8, {3}
    ac74:			; <UNDEFINED> instruction: 0xf7f99600
    ac78:	bls	44dd0 <fputs@plt+0x40a98>
    ac7c:	strtmi	r4, [r0], -r9, lsr #12
    ac80:	b	dc8c6c <fputs@plt+0xdc4934>
    ac84:	strtmi	r4, [r0], -sp, lsl #18
    ac88:			; <UNDEFINED> instruction: 0xf7f94479
    ac8c:	bmi	34584c <fputs@plt+0x341514>
    ac90:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    ac94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac98:	subsmi	r9, sl, r1, lsl #22
    ac9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aca0:	andlt	sp, r3, r4, lsl #2
    aca4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    aca8:	ldrbmi	fp, [r0, -r3]!
    acac:	stmia	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acb0:	andeq	pc, r2, r6, ror #1
    acb4:	muleq	r0, r8, r2
    acb8:	andeq	sl, r1, ip, lsl #4
    acbc:	strdeq	sl, [r1], -ip
    acc0:	andeq	pc, r2, sl, lsr #1
    acc4:	bmi	537d04 <fputs@plt+0x5339cc>
    acc8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    accc:	addlt	fp, r5, r0, lsl r5
    acd0:	stmdbvc	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    acd4:	movwls	r6, #14363	; 0x381b
    acd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    acdc:	cmnlt	r2, r7, lsl #22
    ace0:	blmi	39d524 <fputs@plt+0x3991ec>
    ace4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ace8:	blls	e4d58 <fputs@plt+0xe0a20>
    acec:			; <UNDEFINED> instruction: 0xf04f405a
    acf0:	mrsle	r0, SP_hyp
    acf4:	pop	{r0, r2, ip, sp, pc}
    acf8:	andlt	r4, r3, r0, lsl r0
    acfc:			; <UNDEFINED> instruction: 0xf1004770
    ad00:	ldrmi	r0, [r0], -r8, lsl #2
    ad04:			; <UNDEFINED> instruction: 0xac084a07
    ad08:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    ad0c:			; <UNDEFINED> instruction: 0xf7ff9402
    ad10:	ubfx	pc, r7, #29, #6
    ad14:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad18:	andeq	pc, r2, r2, ror r0	; <UNPREDICTABLE>
    ad1c:	muleq	r0, r8, r2
    ad20:	andeq	pc, r2, r8, asr r0	; <UNPREDICTABLE>
    ad24:	andeq	sl, r1, r2, ror r1
    ad28:	ldmib	r0, {r4, r8, sl, ip, sp, pc}^
    ad2c:	bmi	2db934 <fputs@plt+0x2d75fc>
    ad30:	teqlt	r3, sl, ror r4
    ad34:	cmplt	ip, ip, lsl r0
    ad38:			; <UNDEFINED> instruction: 0xf7f96063
    ad3c:	strtmi	lr, [r0], -r2, lsr #18
    ad40:	stmdbmi	r7, {r4, r8, sl, fp, ip, sp, pc}
    ad44:	andsvs	r5, r4, r2, asr r8
    ad48:	mvnsle	r2, r0, lsl #24
    ad4c:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    ad50:			; <UNDEFINED> instruction: 0xf7f96013
    ad54:			; <UNDEFINED> instruction: 0x4620e916
    ad58:	svclt	0x0000bd10
    ad5c:	andeq	pc, r2, ip
    ad60:	andeq	r0, r0, ip, lsl #5
    ad64:	andeq	pc, r2, sl, lsl #7
    ad68:	ldrlt	fp, [r8, #-800]!	; 0xfffffce0
    ad6c:			; <UNDEFINED> instruction: 0xf8d04604
    ad70:	smlawtlt	r0, r8, r2, r0
    ad74:			; <UNDEFINED> instruction: 0xf992f007
    ad78:			; <UNDEFINED> instruction: 0xf8c42300
    ad7c:			; <UNDEFINED> instruction: 0xf8d432c8
    ad80:	strcs	r0, [r0, #-716]	; 0xfffffd34
    ad84:	ldm	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad88:	sbcseq	pc, r0, #212, 16	; 0xd40000
    ad8c:	sbcpl	pc, ip, #196, 16	; 0xc40000
    ad90:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad94:	sbcseq	pc, r4, #212, 16	; 0xd40000
    ad98:	sbcspl	pc, r0, #196, 16	; 0xc40000
    ad9c:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ada0:	sbceq	pc, r4, #212, 16	; 0xd40000
    ada4:	sbcspl	pc, r4, #196, 16	; 0xc40000
    ada8:			; <UNDEFINED> instruction: 0xf007b118
    adac:			; <UNDEFINED> instruction: 0xf8c4f977
    adb0:	lfmlt	f5, 4, [r8, #-784]!	; 0xfffffcf0
    adb4:	svclt	0x00004770
    adb8:	svcmi	0x00f0e92d
    adbc:			; <UNDEFINED> instruction: 0xf8df4693
    adc0:	adcslt	r2, r3, r4, asr ip
    adc4:	mrrccc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    adc8:	tstls	sp, sl, ror r4
    adcc:	ldrsbtge	pc, [ip], -r0	; <UNPREDICTABLE>
    add0:			; <UNDEFINED> instruction: 0xf8df58d3
    add4:	ldmdavs	fp, {r3, r6, sl, fp, sp}
    add8:			; <UNDEFINED> instruction: 0xf04f9331
    addc:	movwcs	r0, #768	; 0x300
    ade0:			; <UNDEFINED> instruction: 0xf88b447a
    ade4:	andls	r3, r4, #0
    ade8:	svceq	0x0000f1ba
    adec:	ldrbhi	pc, [r1], #0	; <UNPREDICTABLE>
    adf0:			; <UNDEFINED> instruction: 0x465b4698
    adf4:	pkhtbmi	r4, r3, r4, asr #12
    adf8:			; <UNDEFINED> instruction: 0xf8d44699
    adfc:			; <UNDEFINED> instruction: 0xf8893110
    ae00:	blcs	2ae08 <fputs@plt+0x26ad0>
    ae04:	strbhi	pc, [ip, #-0]!	; <UNPREDICTABLE>
    ae08:	blcs	24f7c <fputs@plt+0x20c44>
    ae0c:	strbhi	pc, [r8, #-0]!	; <UNPREDICTABLE>
    ae10:	ldrdcc	pc, [r8, #-132]	; 0xffffff7c
    ae14:			; <UNDEFINED> instruction: 0xf0002b00
    ae18:	movwcs	r8, #1300	; 0x514
    ae1c:			; <UNDEFINED> instruction: 0xf89b9308
    ae20:			; <UNDEFINED> instruction: 0xf8d43005
    ae24:	sfmvs	f2, 4, [r5, #-832]!	; 0xfffffcc0
    ae28:			; <UNDEFINED> instruction: 0xf89b9309
    ae2c:	andls	r3, r7, #6
    ae30:	andhi	pc, r0, r9, lsl #17
    ae34:	teqlt	sp, sl, lsl #6
    ae38:			; <UNDEFINED> instruction: 0x31acf894
    ae3c:			; <UNDEFINED> instruction: 0xf0002b00
    ae40:	bcs	2c2d8 <fputs@plt+0x27fa0>
    ae44:	ldrhi	pc, [ip]
    ae48:	sbcvc	pc, r0, #212, 16	; 0xd40000
    ae4c:			; <UNDEFINED> instruction: 0xf0002f00
    ae50:	strcs	r8, [r0], -fp, lsl #10
    ae54:			; <UNDEFINED> instruction: 0xf8d4693d
    ae58:			; <UNDEFINED> instruction: 0xf01532c4
    ae5c:	svclt	0x00040520
    ae60:	strtmi	r9, [sl], r5, lsl #10
    ae64:	andle	r9, r7, r5, lsl r3
    ae68:			; <UNDEFINED> instruction: 0xf0002e00
    ae6c:	ldmvs	r5!, {r0, r2, r3, r4, r8, sl, pc}^
    ae70:	beq	86fb4 <fputs@plt+0x82c7c>
    ae74:	ldmdavs	r6!, {r0, r2, r9, sl, ip, pc}
    ae78:	ldrdcs	lr, [r1], -r7
    ae7c:			; <UNDEFINED> instruction: 0xf0002a00
    ae80:			; <UNDEFINED> instruction: 0xb1208609
    ae84:	sbccs	pc, ip, #212, 16	; 0xd40000
    ae88:			; <UNDEFINED> instruction: 0xf0002a00
    ae8c:			; <UNDEFINED> instruction: 0xf89485a8
    ae90:	ldmvs	r9!, {r0, r1, r3, r5, r7, r8, sp}^
    ae94:	blx	fecf93a4 <fputs@plt+0xfecf506c>
    ae98:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    ae9c:	svclt	0x00082900
    aea0:	bcs	136a8 <fputs@plt+0xf370>
    aea4:	strhi	pc, [r6], #64	; 0x40
    aea8:	sbcscs	pc, ip, #212, 16	; 0xd40000
    aeac:			; <UNDEFINED> instruction: 0xf0402a00
    aeb0:			; <UNDEFINED> instruction: 0xb1218493
    aeb4:	sbcscs	pc, r4, #212, 16	; 0xd40000
    aeb8:			; <UNDEFINED> instruction: 0xf0002a00
    aebc:			; <UNDEFINED> instruction: 0xf8d4855d
    aec0:	bcs	13a48 <fputs@plt+0xf710>
    aec4:	ldrthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
    aec8:	svceq	0x0000f1ba
    aecc:	ldrhi	pc, [ip], #0
    aed0:	sbccc	pc, ip, #212, 16	; 0xd40000
    aed4:	ldmdavc	r9, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    aed8:			; <UNDEFINED> instruction: 0xf040292d
    aedc:	ldmdavc	fp, {r1, r5, sl, pc}^
    aee0:			; <UNDEFINED> instruction: 0xf0402b00
    aee4:	bcs	6bf64 <fputs@plt+0x67c2c>
    aee8:	movwcs	fp, #3988	; 0xf94
    aeec:	ldmib	r4, {r0, r8, r9, sp}^
    aef0:	addmi	r1, r8, #182	; 0xb6
    aef4:	ldrhi	pc, [fp], #-128	; 0xffffff80
    aef8:			; <UNDEFINED> instruction: 0xf8cd920b
    aefc:	movwls	sl, #57368	; 0xe018
    af00:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af04:	strmi	r2, [r2], r1, lsl #2
    af08:	andvc	pc, lr, pc, asr #8
    af0c:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af10:	stmdacs	r0, {r1, r2, r9, sl, lr}
    af14:	ldrhi	pc, [ip], #0
    af18:			; <UNDEFINED> instruction: 0xf8df9a04
    af1c:	ldmpl	r3, {r2, r8, r9, fp, ip, sp}^
    af20:	bcs	24f90 <fputs@plt+0x20c58>
    af24:	strthi	pc, [fp], #0
    af28:	bcs	ffe492ac <fputs@plt+0xffe44f74>
    af2c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    af30:	andsvs	r6, r8, r0, lsl r0
    af34:			; <UNDEFINED> instruction: 0xf8df6043
    af38:	bls	119b00 <fputs@plt+0x1157c8>
    af3c:	ldmib	r2, {r1, r4, r6, r7, fp, ip, lr}^
    af40:	movwcc	r3, #4352	; 0x1100
    af44:			; <UNDEFINED> instruction: 0xf1416013
    af48:	subsvs	r0, r1, r0, lsl #2
    af4c:	svceq	0x0000f1ba
    af50:	ldrbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    af54:	sbcseq	pc, r4, #212, 16	; 0xd40000
    af58:			; <UNDEFINED> instruction: 0xf7f9b130
    af5c:			; <UNDEFINED> instruction: 0xf8c6e8a0
    af60:	stmdacs	r0, {r2, r4, r5, r9}
    af64:	strhi	pc, [r0, -r0]!
    af68:			; <UNDEFINED> instruction: 0xf8df2201
    af6c:			; <UNDEFINED> instruction: 0xf8893ac0
    af70:	bls	112f78 <fputs@plt+0x10ec40>
    af74:	bmi	c5694 <fputs@plt+0xc135c>
    af78:	ldrdeq	pc, [r8], r4
    af7c:			; <UNDEFINED> instruction: 0xf8c658d3
    af80:	ldmdavs	sl, {r2, r3, r5, r7, lr}
    af84:			; <UNDEFINED> instruction: 0xf8c6930c
    af88:			; <UNDEFINED> instruction: 0xb1b820a8
    af8c:	blcs	b68fa0 <fputs@plt+0xb64c68>
    af90:	strhi	pc, [lr], #0
    af94:	bne	fe649318 <fputs@plt+0xfe644fe0>
    af98:			; <UNDEFINED> instruction: 0xf7f84479
    af9c:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    afa0:	strbhi	pc, [r1], -r0	; <UNPREDICTABLE>
    afa4:	vpmax.s8	d25, d0, d12
    afa8:			; <UNDEFINED> instruction: 0xf8d41301
    afac:			; <UNDEFINED> instruction: 0xf8c61088
    afb0:	ldmdavs	r2, {r3, r5, r7}
    afb4:	adcne	pc, r0, r6, asr #17
    afb8:	adccc	pc, r6, r6, lsr #17
    afbc:	ldrdeq	pc, [ip, r4]
    afc0:	ldrtcs	lr, [r2], #-2502	; 0xfffff63a
    afc4:	stmdavc	r3, {r3, r5, r7, r8, ip, sp, pc}
    afc8:			; <UNDEFINED> instruction: 0xf0002b2d
    afcc:			; <UNDEFINED> instruction: 0xf8df847e
    afd0:	ldrbtmi	r1, [r9], #-2660	; 0xfffff59c
    afd4:	mrc	7, 4, APSR_nzcv, cr8, cr8, {7}
    afd8:			; <UNDEFINED> instruction: 0xf0002800
    afdc:			; <UNDEFINED> instruction: 0xf8d48667
    afe0:	vrhadd.s8	d19, d16, d12
    afe4:			; <UNDEFINED> instruction: 0xf8c61201
    afe8:			; <UNDEFINED> instruction: 0xf8a600c8
    afec:			; <UNDEFINED> instruction: 0xf8c620c6
    aff0:			; <UNDEFINED> instruction: 0xf8d430c0
    aff4:	stmdacs	r0, {r4, r7, r8}
    aff8:			; <UNDEFINED> instruction: 0xf8dfd032
    affc:	movwcs	r1, #2620	; 0xa3c
    b000:	ldrbtmi	r9, [r9], #-790	; 0xfffffcea
    b004:	mcr	7, 4, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    b008:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
    b00c:	ldrbhi	pc, [r8, #-0]!	; <UNPREDICTABLE>
    b010:	ldmdage	r6, {r0, r1, r2, r3, r8, fp, ip, pc}
    b014:	ldc2l	0, cr15, [r2], #-16
    b018:	stmdacs	r0, {r4, ip, pc}
    b01c:	strbhi	pc, [pc], #64	; b024 <fputs@plt+0x6cec>	; <UNPREDICTABLE>
    b020:	stmdbcs	r0, {r1, r2, r4, r8, fp, ip, pc}
    b024:	strbhi	pc, [fp], #0	; <UNPREDICTABLE>
    b028:	beq	4493ac <fputs@plt+0x445074>
    b02c:			; <UNDEFINED> instruction: 0xf7f94478
    b030:	strmi	lr, [r1], -lr, lsr #17
    b034:	tstls	r1, r6, lsl r8
    b038:	svc	0x00a2f7f8
    b03c:	ldmdbls	r1, {r4, r8, r9, fp, ip, pc}
    b040:	stmdbcs	r0, {r1, r2, r4, r8, r9, ip, pc}
    b044:	strhi	pc, [pc]	; b04c <fputs@plt+0x6d14>
    b048:	rscsvc	pc, r4, r4, lsl #10
    b04c:			; <UNDEFINED> instruction: 0xf0049110
    b050:	ldmdbls	r0, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    b054:			; <UNDEFINED> instruction: 0xf7f84608
    b058:	stmdals	pc, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b05c:	mcr	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    b060:			; <UNDEFINED> instruction: 0xf8c69b0c
    b064:			; <UNDEFINED> instruction: 0xf8868034
    b068:	ldmdavs	fp, {r3, r4, r5, pc}
    b06c:	eorshi	pc, ip, r6, asr #17
    b070:	addmi	pc, ip, r6, asr #17
    b074:	addcc	pc, r8, r6, asr #17
    b078:	blcs	31c98 <fputs@plt+0x2d960>
    b07c:	ldrhi	pc, [lr, #-64]	; 0xffffffc0
    b080:	sbcne	pc, r8, #212, 16	; 0xd40000
    b084:			; <UNDEFINED> instruction: 0xf0002900
    b088:			; <UNDEFINED> instruction: 0xf1068445
    b08c:			; <UNDEFINED> instruction: 0xf0070030
    b090:	andls	pc, r5, r9, lsl #16
    b094:			; <UNDEFINED> instruction: 0xf0402800
    b098:	blvs	cec304 <fputs@plt+0xce7fcc>
    b09c:			; <UNDEFINED> instruction: 0xf0012b00
    b0a0:			; <UNDEFINED> instruction: 0xf8d4802d
    b0a4:	stmdacs	r0, {r2, r3, r6, r7, r9}
    b0a8:	ldrhi	pc, [lr, #-0]!
    b0ac:	svc	0x00f6f7f8
    b0b0:	cmnvs	r0, #3145728	; 0x300000
    b0b4:			; <UNDEFINED> instruction: 0xf0012800
    b0b8:	ldmdbvs	sl!, {r0, r2, r3, r4, r5, r6, r8, sl, pc}
    b0bc:			; <UNDEFINED> instruction: 0xf1400752
    b0c0:			; <UNDEFINED> instruction: 0xf894853b
    b0c4:	bllt	12d7ac8 <fputs@plt+0x12d3790>
    b0c8:			; <UNDEFINED> instruction: 0xf8d44601
    b0cc:	cmnlt	sl, r8, asr #5
    b0d0:	eorseq	pc, r4, r6, lsl #2
    b0d4:			; <UNDEFINED> instruction: 0xf007910c
    b0d8:	stmdbls	ip, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    b0dc:	andls	r4, r5, r5, lsl #12
    b0e0:			; <UNDEFINED> instruction: 0xf7f84608
    b0e4:	stccs	15, cr14, [r0, #-312]	; 0xfffffec8
    b0e8:	ldrthi	pc, [r2], -r0, asr #32	; <UNPREDICTABLE>
    b0ec:			; <UNDEFINED> instruction: 0xf8946b70
    b0f0:	bls	1977bc <fputs@plt+0x193484>
    b0f4:			; <UNDEFINED> instruction: 0xf0404313
    b0f8:			; <UNDEFINED> instruction: 0xf89486b9
    b0fc:	blcs	171a8 <fputs@plt+0x12e70>
    b100:	strbhi	pc, [r2], r0, asr #32	; <UNPREDICTABLE>
    b104:	tstcs	r2, #212, 18	; 0x350000
    b108:			; <UNDEFINED> instruction: 0xf0404313
    b10c:			; <UNDEFINED> instruction: 0xf8c6856f
    b110:	movwcs	r8, #4232	; 0x1088
    b114:	addeq	pc, r0, r6, asr #17
    b118:	addcc	pc, r6, r6, lsl #17
    b11c:	eorseq	pc, r4, #14024704	; 0xd60000
    b120:			; <UNDEFINED> instruction: 0xf0002800
    b124:			; <UNDEFINED> instruction: 0xf0048534
    b128:	stmdacs	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
    b12c:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    b130:	eorseq	pc, r4, #14024704	; 0xd60000
    b134:			; <UNDEFINED> instruction: 0xf0002800
    b138:			; <UNDEFINED> instruction: 0xf004852a
    b13c:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    b140:	bvs	183f220 <fputs@plt+0x183aee8>
    b144:	strmi	r2, [fp], -r0, lsl #2
    b148:	vpmax.s8	d15, d3, d16
    b14c:	ldrbeq	r3, [r5, r1, lsl #6]
    b150:	stmdblt	r9!, {r0, r8, sl, ip, lr, pc}
    b154:	blcs	813560 <fputs@plt+0x80f228>
    b158:			; <UNDEFINED> instruction: 0xf894d1f6
    b15c:	teqlt	r3, r8	; <illegal shifter operand>
    b160:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b164:	adcseq	pc, r4, #212, 16	; 0xd40000
    b168:			; <UNDEFINED> instruction: 0xf7ff4479
    b16c:			; <UNDEFINED> instruction: 0xf8d6fd39
    b170:	stmdavc	fp, {r2, r4, r5, r9, ip}
    b174:			; <UNDEFINED> instruction: 0xf0402b2e
    b178:	stmdavc	fp, {r2, r7, r9, sl, pc}^
    b17c:			; <UNDEFINED> instruction: 0xf0402b00
    b180:	blvs	ffc2cb88 <fputs@plt+0xffc28850>
    b184:			; <UNDEFINED> instruction: 0xf0072101
    b188:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    b18c:			; <UNDEFINED> instruction: 0xf7f8da10
    b190:	blvs	ffcc6c50 <fputs@plt+0xffcc2918>
    b194:	adcspl	pc, r4, #212, 16	; 0xd40000
    b198:	stmdavs	r0, {r0, r2, r9, ip, pc}
    b19c:	mcr	7, 3, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    b1a0:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b1a4:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    b1a8:	strtmi	r4, [r8], -r3, lsl #12
    b1ac:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    b1b0:			; <UNDEFINED> instruction: 0xf8d66b30
    b1b4:	cmplt	r1, r4, lsr r2
    b1b8:	mlacc	r9, r4, r8, pc	; <UNPREDICTABLE>
    b1bc:			; <UNDEFINED> instruction: 0xf04fb12b
    b1c0:			; <UNDEFINED> instruction: 0xf04f32ff
    b1c4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    b1c8:			; <UNDEFINED> instruction: 0xf0042312
    b1cc:	strdlt	pc, [r8, #-147]	; 0xffffff6d
    b1d0:	ldrdeq	pc, [r8], r6
    b1d4:			; <UNDEFINED> instruction: 0xf7f9b130
    b1d8:			; <UNDEFINED> instruction: 0xf7f8e898
    b1dc:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    b1e0:	ldrhi	pc, [r8, #-64]	; 0xffffffc0
    b1e4:			; <UNDEFINED> instruction: 0xf88b9b09
    b1e8:			; <UNDEFINED> instruction: 0xf8863005
    b1ec:	blls	2972f4 <fputs@plt+0x292fbc>
    b1f0:	andcc	pc, r6, fp, lsl #17
    b1f4:	blcs	71e28 <fputs@plt+0x6daf0>
    b1f8:			; <UNDEFINED> instruction: 0xf89bd917
    b1fc:	stmiblt	r3!, {r2, ip, sp}
    b200:			; <UNDEFINED> instruction: 0xf8d46b72
    b204:	blvs	ccfd9c <fputs@plt+0xccba64>
    b208:	bcs	17614 <fputs@plt+0x132dc>
    b20c:	ldrhi	pc, [r7, #0]!
    b210:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b214:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    b218:			; <UNDEFINED> instruction: 0xf7f89a0b
    b21c:	blls	3c7104 <fputs@plt+0x3c2dcc>
    b220:	eoreq	pc, ip, #12976128	; 0xc60000
    b224:			; <UNDEFINED> instruction: 0xf0402b00
    b228:	blls	1ec8a4 <fputs@plt+0x1e856c>
    b22c:	blvs	d77f20 <fputs@plt+0xd73be8>
    b230:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b234:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b238:	ldc	7, cr15, [ip, #992]	; 0x3e0
    b23c:			; <UNDEFINED> instruction: 0xf0002800
    b240:	andcc	r8, r3, r9, asr #11
    b244:			; <UNDEFINED> instruction: 0xf7f9212f
    b248:	stmdacs	r0, {r1, r3, r5, fp, sp, lr, pc}
    b24c:	ldrhi	pc, [r9, #0]!
    b250:			; <UNDEFINED> instruction: 0xf7f8213f
    b254:	strtmi	lr, [r9], -r0, asr #28
    b258:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    b25c:	ubfxeq	pc, pc, #17, #17
    b260:	eorscs	fp, pc, #8, 30
    b264:	svclt	0x00184478
    b268:			; <UNDEFINED> instruction: 0xf7f82226
    b26c:			; <UNDEFINED> instruction: 0x4605ef90
    b270:			; <UNDEFINED> instruction: 0xf0002d00
    b274:	blvs	c2c43c <fputs@plt+0xc28104>
    b278:	mcr	7, 4, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    b27c:			; <UNDEFINED> instruction: 0xf8db6335
    b280:	blcs	172a8 <fputs@plt+0x12f70>
    b284:	ldrhi	pc, [fp, #0]!
    b288:	teqlt	r3, r3, ror fp
    b28c:	bcc	b692fc <fputs@plt+0xb64fc4>
    b290:	ldmdavc	sl, {r3, r8, r9, sl, fp, ip, sp, pc}^
    b294:			; <UNDEFINED> instruction: 0xf382fab2
    b298:	bls	34d80c <fputs@plt+0x3494d4>
    b29c:	cmnvc	r4, r2, asr #4	; <UNPREDICTABLE>
    b2a0:			; <UNDEFINED> instruction: 0xf8844650
    b2a4:			; <UNDEFINED> instruction: 0xf7f831af
    b2a8:	andls	lr, r5, lr, lsl pc
    b2ac:			; <UNDEFINED> instruction: 0xf0402800
    b2b0:			; <UNDEFINED> instruction: 0xf894838d
    b2b4:	blcs	17bac <fputs@plt+0x13874>
    b2b8:	strhi	pc, [r3, #-0]
    b2bc:			; <UNDEFINED> instruction: 0xf8942500
    b2c0:	blcs	17bbc <fputs@plt+0x13884>
    b2c4:	strhi	pc, [pc, #-64]!	; b28c <fputs@plt+0x6f54>
    b2c8:	andsvc	pc, r1, r2, asr #4
    b2cc:	blx	fe9472ec <fputs@plt+0xfe942fb4>
    b2d0:			; <UNDEFINED> instruction: 0xf0002800
    b2d4:	vrshl.s8	d24, d10, d2
    b2d8:			; <UNDEFINED> instruction: 0xf00670d3
    b2dc:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    b2e0:	ldrhi	pc, [r2, #-0]
    b2e4:	ldmdblt	r3, {r1, r2, r8, r9, fp, ip, pc}
    b2e8:	rsbscc	pc, pc, #148, 16	; 0x940000
    b2ec:			; <UNDEFINED> instruction: 0xf644b933
    b2f0:			; <UNDEFINED> instruction: 0xf006602b
    b2f4:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    b2f8:	bichi	pc, sl, #1
    b2fc:	andsvc	pc, r9, r2, asr #4
    b300:	rscmi	pc, r4, r6, asr #17
    b304:	blx	fe247324 <fputs@plt+0xfe242fec>
    b308:	mvneq	pc, #-2147483647	; 0x80000001
    b30c:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    b310:	strthi	pc, [r0], r0
    b314:	eorvs	pc, ip, r4, asr #12
    b318:	blx	1fc7338 <fputs@plt+0x1fc3000>
    b31c:			; <UNDEFINED> instruction: 0xf0002800
    b320:	vmax.s8	d24, d18, d7
    b324:			; <UNDEFINED> instruction: 0xf00670b8
    b328:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    b32c:	ldrbthi	pc, [r1], -r0	; <UNPREDICTABLE>
    b330:	sbcvs	pc, r7, r4, asr #12
    b334:	blx	1c47354 <fputs@plt+0x1c4301c>
    b338:			; <UNDEFINED> instruction: 0xf0002800
    b33c:	ldmib	r4, {r0, r3, r6, r9, sl, pc}^
    b340:	b	140b960 <fputs@plt+0x1407628>
    b344:	svclt	0x00140301
    b348:	movwcs	r2, #769	; 0x301
    b34c:	svccc	0x00c8f5b0
    b350:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    b354:	andeq	pc, r0, #1073741852	; 0x4000001c
    b358:	rsbeq	pc, r2, pc, asr #32
    b35c:	movwcs	fp, #4008	; 0xfa8
    b360:			; <UNDEFINED> instruction: 0xf0002b00
    b364:			; <UNDEFINED> instruction: 0xf006856f
    b368:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    b36c:	strthi	pc, [fp], #-1
    b370:	andsvc	pc, r2, r2, asr #4
    b374:	blx	1447394 <fputs@plt+0x144305c>
    b378:			; <UNDEFINED> instruction: 0xf0002800
    b37c:	eorcs	r8, fp, fp, lsr r6
    b380:	blx	12c73a0 <fputs@plt+0x12c3068>
    b384:			; <UNDEFINED> instruction: 0xf89bb968
    b388:	strmi	r5, [r1], -r5
    b38c:			; <UNDEFINED> instruction: 0x36c4f8df
    b390:	ldrbmi	r2, [r0], -fp, lsr #4
    b394:	strls	r9, [r1, #-512]	; 0xfffffe00
    b398:			; <UNDEFINED> instruction: 0x465a447b
    b39c:			; <UNDEFINED> instruction: 0xf92ef006
    b3a0:			; <UNDEFINED> instruction: 0xf8944605
    b3a4:	blcs	177b8 <fputs@plt+0x13480>
    b3a8:	strbhi	pc, [lr, #64]!	; 0x40	; <UNPREDICTABLE>
    b3ac:	addcc	pc, r8, #212, 16	; 0xd40000
    b3b0:	vand	d27, d2, d19
    b3b4:			; <UNDEFINED> instruction: 0xf00670ec
    b3b8:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    b3bc:	bichi	pc, sl, #1
    b3c0:	andsvc	pc, r4, r2, asr #4
    b3c4:	blx	a473e4 <fputs@plt+0xa430ac>
    b3c8:			; <UNDEFINED> instruction: 0xf0002800
    b3cc:			; <UNDEFINED> instruction: 0xf8d485cd
    b3d0:			; <UNDEFINED> instruction: 0xb12b30e0
    b3d4:			; <UNDEFINED> instruction: 0xf0062065
    b3d8:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    b3dc:			; <UNDEFINED> instruction: 0x83a7f001
    b3e0:	andsvc	pc, r6, r2, asr #4
    b3e4:	blx	647404 <fputs@plt+0x6430cc>
    b3e8:			; <UNDEFINED> instruction: 0xf0002800
    b3ec:	eorscs	r8, sp, r1, ror #11
    b3f0:	blx	4c7410 <fputs@plt+0x4c30d8>
    b3f4:			; <UNDEFINED> instruction: 0xf894b968
    b3f8:			; <UNDEFINED> instruction: 0x460150fd
    b3fc:			; <UNDEFINED> instruction: 0x3658f8df
    b400:			; <UNDEFINED> instruction: 0x4650223d
    b404:	strls	r9, [r1, #-512]	; 0xfffffe00
    b408:			; <UNDEFINED> instruction: 0x465a447b
    b40c:			; <UNDEFINED> instruction: 0xf8f6f006
    b410:			; <UNDEFINED> instruction: 0xf8d44605
    b414:	teqlt	r3, r8, lsr #4
    b418:	andseq	pc, r6, r2, asr #12
    b41c:			; <UNDEFINED> instruction: 0xf9fcf006
    b420:			; <UNDEFINED> instruction: 0xf0012800
    b424:			; <UNDEFINED> instruction: 0xf89483b7
    b428:	blcs	17b10 <fputs@plt+0x137d8>
    b42c:	strbhi	pc, [pc, #-64]	; b3f4 <fputs@plt+0x70bc>	; <UNPREDICTABLE>
    b430:			; <UNDEFINED> instruction: 0x31b4f894
    b434:			; <UNDEFINED> instruction: 0xf0412b00
    b438:			; <UNDEFINED> instruction: 0xf894831b
    b43c:	blcs	17b18 <fputs@plt+0x137e0>
    b440:	strhi	pc, [r4, #65]	; 0x41
    b444:			; <UNDEFINED> instruction: 0x31b6f894
    b448:			; <UNDEFINED> instruction: 0xf0412b00
    b44c:			; <UNDEFINED> instruction: 0xf8948729
    b450:	blcs	17b34 <fputs@plt+0x137fc>
    b454:	adcshi	pc, r8, #66	; 0x42
    b458:	sbcvc	pc, r1, r2, asr #4
    b45c:			; <UNDEFINED> instruction: 0xf9dcf006
    b460:			; <UNDEFINED> instruction: 0xf0002800
    b464:	vrshl.s8	q12, <illegal reg q5.5>, q0
    b468:			; <UNDEFINED> instruction: 0xf0061009
    b46c:	ldmdblt	r0!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    b470:	adcpl	pc, r0, #148, 16	; 0x940000
    b474:			; <UNDEFINED> instruction: 0xf8df4601
    b478:	vrshl.s8	<illegal reg q9.5>, q10, q8
    b47c:	ldrbmi	r1, [r0], -r9, lsl #4
    b480:	strls	r9, [r1, #-512]	; 0xfffffe00
    b484:			; <UNDEFINED> instruction: 0x465a447b
    b488:			; <UNDEFINED> instruction: 0xf8b8f006
    b48c:	eorcs	r4, sp, r5, lsl #12
    b490:			; <UNDEFINED> instruction: 0xf9c2f006
    b494:			; <UNDEFINED> instruction: 0xf894b968
    b498:	strmi	r5, [r1], -r1, lsl #2
    b49c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    b4a0:	ldrbmi	r2, [r0], -sp, lsr #4
    b4a4:	strls	r9, [r1, #-512]	; 0xfffffe00
    b4a8:			; <UNDEFINED> instruction: 0x465a447b
    b4ac:			; <UNDEFINED> instruction: 0xf8a6f006
    b4b0:			; <UNDEFINED> instruction: 0xf6424605
    b4b4:			; <UNDEFINED> instruction: 0xf006001a
    b4b8:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    b4bc:	strhi	pc, [lr, #-0]!
    b4c0:			; <UNDEFINED> instruction: 0xf006202e
    b4c4:	stmiblt	r0, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    b4c8:	eorscs	pc, r4, #14024704	; 0xd60000
    b4cc:			; <UNDEFINED> instruction: 0xf8df4601
    b4d0:	mlacs	lr, r4, r5, r3
    b4d4:	ldrbtmi	r3, [fp], #-2560	; 0xfffff600
    b4d8:	andcs	fp, r1, #24, 30	; 0x60
    b4dc:	andeq	lr, r0, #3358720	; 0x334000
    b4e0:			; <UNDEFINED> instruction: 0x4650465a
    b4e4:			; <UNDEFINED> instruction: 0xf88af006
    b4e8:	eorscs	r4, r0, r5, lsl #12
    b4ec:			; <UNDEFINED> instruction: 0xf994f006
    b4f0:			; <UNDEFINED> instruction: 0xf894b968
    b4f4:	strmi	r5, [r1], -r4, lsl #2
    b4f8:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    b4fc:			; <UNDEFINED> instruction: 0x46502230
    b500:	strls	r9, [r1, #-512]	; 0xfffffe00
    b504:			; <UNDEFINED> instruction: 0x465a447b
    b508:			; <UNDEFINED> instruction: 0xf878f006
    b50c:	eorscs	r4, r2, r5, lsl #12
    b510:			; <UNDEFINED> instruction: 0xf982f006
    b514:			; <UNDEFINED> instruction: 0xf894b968
    b518:			; <UNDEFINED> instruction: 0x460150fe
    b51c:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    b520:			; <UNDEFINED> instruction: 0x46502232
    b524:	strls	r9, [r1, #-512]	; 0xfffffe00
    b528:			; <UNDEFINED> instruction: 0x465a447b
    b52c:			; <UNDEFINED> instruction: 0xf866f006
    b530:			; <UNDEFINED> instruction: 0xf8944605
    b534:	blcs	17958 <fputs@plt+0x13620>
    b538:	strhi	pc, [r0, #-64]	; 0xffffffc0
    b53c:			; <UNDEFINED> instruction: 0x3108f894
    b540:	stmdblt	r3!, {r0, r1, r4, r5, sp}
    b544:	ldrdcc	pc, [ip, -r4]
    b548:			; <UNDEFINED> instruction: 0xf0012b00
    b54c:			; <UNDEFINED> instruction: 0xf006875c
    b550:	stmdacs	r0, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
    b554:	adcshi	pc, r7, #1
    b558:	ldrdcc	pc, [ip, -r4]
    b55c:	vand	d27, d2, d19
    b560:			; <UNDEFINED> instruction: 0xf0067086
    b564:	stmdacs	r0, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    b568:	movwhi	pc, #16385	; 0x4001	; <UNPREDICTABLE>
    b56c:			; <UNDEFINED> instruction: 0xf0062035
    b570:	stmdblt	r8!, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}^
    b574:	smlalspl	pc, pc, r4, r8	; <UNPREDICTABLE>
    b578:			; <UNDEFINED> instruction: 0xf8df4601
    b57c:	eorscs	r3, r5, #244, 8	; 0xf4000000
    b580:	andls	r4, r0, #80, 12	; 0x5000000
    b584:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    b588:			; <UNDEFINED> instruction: 0xf006465a
    b58c:			; <UNDEFINED> instruction: 0x4605f837
    b590:	ldrdcc	pc, [r0], #132	; 0x84
    b594:	vand	d27, d2, d19
    b598:			; <UNDEFINED> instruction: 0xf00670f0
    b59c:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    b5a0:	adcshi	pc, r5, #1
    b5a4:	andsvc	pc, r5, r2, asr #4
    b5a8:			; <UNDEFINED> instruction: 0xf936f006
    b5ac:			; <UNDEFINED> instruction: 0xf0002800
    b5b0:	vqrshl.s8	d24, d5, d18
    b5b4:			; <UNDEFINED> instruction: 0xf0067017
    b5b8:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    b5bc:	ldrbhi	pc, [lr, #-0]!	; <UNPREDICTABLE>
    b5c0:	andsvc	pc, sl, r2, asr #4
    b5c4:			; <UNDEFINED> instruction: 0xf928f006
    b5c8:			; <UNDEFINED> instruction: 0xf0002800
    b5cc:	addscs	r8, fp, r7, ror #10
    b5d0:			; <UNDEFINED> instruction: 0xf922f006
    b5d4:			; <UNDEFINED> instruction: 0xf0002800
    b5d8:			; <UNDEFINED> instruction: 0xf8d4854b
    b5dc:	blcs	d7e04 <fputs@plt+0xd3acc>
    b5e0:	strbthi	pc, [r1], #-0	; <UNPREDICTABLE>
    b5e4:	tstle	sp, r4, lsl #22
    b5e8:	andsvc	pc, pc, r2, asr #4
    b5ec:			; <UNDEFINED> instruction: 0xf914f006
    b5f0:			; <UNDEFINED> instruction: 0xf0012800
    b5f4:	vqshl.s8	q12, <illegal reg q2.5>, <illegal reg q11.5>
    b5f8:			; <UNDEFINED> instruction: 0xf00650a8
    b5fc:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
    b600:	bichi	pc, r2, #0
    b604:			; <UNDEFINED> instruction: 0xf0402d00
    b608:	bvs	18ecc18 <fputs@plt+0x18e88e0>
    b60c:			; <UNDEFINED> instruction: 0xf0412b00
    b610:	strcs	r8, [r0, #-1076]	; 0xfffffbcc
    b614:	eorvc	pc, r7, r2, asr #4
    b618:			; <UNDEFINED> instruction: 0xf8fef006
    b61c:			; <UNDEFINED> instruction: 0xf0012800
    b620:			; <UNDEFINED> instruction: 0xf8df841e
    b624:	movwcs	r2, #5200	; 0x1450
    b628:	vqdmlal.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    b62c:	stmpl	sl, {r2, r8, r9}
    b630:	ldmdavs	r2, {r0, r2, r9, ip, pc}
    b634:	blcs	1b688 <fputs@plt+0x17350>
    b638:	mvnshi	pc, #65	; 0x41
    b63c:			; <UNDEFINED> instruction: 0xf10107d1
    b640:	vcge.s8	q12, q1, <illegal reg q8.5>
    b644:			; <UNDEFINED> instruction: 0xf0067021
    b648:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    b64c:	cmphi	sl, #1	; <UNPREDICTABLE>
    b650:			; <UNDEFINED> instruction: 0xf0062013
    b654:	stmdacs	r0, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    b658:	movthi	pc, #20481	; 0x5001	; <UNPREDICTABLE>
    b65c:			; <UNDEFINED> instruction: 0xf0062014
    b660:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b664:	teqhi	r0, #1	; <UNPREDICTABLE>
    b668:	sbcpl	pc, r1, r7, asr #4
    b66c:			; <UNDEFINED> instruction: 0xf8d4f006
    b670:			; <UNDEFINED> instruction: 0xf0012800
    b674:	vcge.s8	d24, d7, d8
    b678:			; <UNDEFINED> instruction: 0xf00650c2
    b67c:	stmdacs	r0, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    b680:	rscshi	pc, r0, #1
    b684:	mlacc	r8, r4, r8, pc	; <UNPREDICTABLE>
    b688:	adcpl	pc, r4, r7, asr #4
    b68c:			; <UNDEFINED> instruction: 0xf0002b00
    b690:			; <UNDEFINED> instruction: 0xf0068542
    b694:	stmdacs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
    b698:	strthi	pc, [r4], r1
    b69c:	eorvc	pc, sl, r2, asr #4
    b6a0:			; <UNDEFINED> instruction: 0xf8baf006
    b6a4:			; <UNDEFINED> instruction: 0xf0012800
    b6a8:			; <UNDEFINED> instruction: 0xf64282ee
    b6ac:			; <UNDEFINED> instruction: 0xf0060012
    b6b0:	stmdacs	r0, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    b6b4:	sbchi	pc, r6, #1
    b6b8:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    b6bc:	svceq	0x0030f013
    b6c0:	addshi	pc, r0, #65	; 0x41
    b6c4:	ldrdcc	pc, [r8, #-132]	; 0xffffff7c
    b6c8:	vand	d27, d2, d19
    b6cc:			; <UNDEFINED> instruction: 0xf0067051
    b6d0:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
    b6d4:	strhi	pc, [r8], -r1
    b6d8:	ldrdcc	pc, [ip, #-132]	; 0xffffff7c
    b6dc:			; <UNDEFINED> instruction: 0xf642b133
    b6e0:			; <UNDEFINED> instruction: 0xf0060006
    b6e4:	stmdacs	r0, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    b6e8:	strhi	pc, [lr], -r1
    b6ec:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    b6f0:			; <UNDEFINED> instruction: 0xf0002b00
    b6f4:	movwls	r8, #5503	; 0x157f
    b6f8:	cmnvc	r1, r2, asr #4	; <UNPREDICTABLE>
    b6fc:			; <UNDEFINED> instruction: 0x465a4bde
    b700:	ldrbmi	r9, [r0], -r0, lsl #2
    b704:	tstcs	r1, fp, ror r4
    b708:			; <UNDEFINED> instruction: 0xff78f005
    b70c:	strmi	r2, [r5], -r4, lsl #16
    b710:	mvnhi	pc, r1
    b714:			; <UNDEFINED> instruction: 0xf0012800
    b718:	strtmi	r8, [r2], lr, ror #3
    b71c:	strls	r4, [r5, #-1739]	; 0xfffff935
    b720:	ldmib	r4, {r1, r2, r4, r6, r8, sp, lr, pc}^
    b724:	movwcs	r1, #182	; 0xb6
    b728:			; <UNDEFINED> instruction: 0xf4ff4288
    b72c:	ldmvs	r8!, {r0, r2, r5, r6, r7, r8, r9, fp, sp, pc}
    b730:	stc	7, cr15, [r6], #-992	; 0xfffffc20
    b734:			; <UNDEFINED> instruction: 0xf8c768f8
    b738:			; <UNDEFINED> instruction: 0xf7f88008
    b73c:			; <UNDEFINED> instruction: 0xf8d4ec22
    b740:	stmib	r7, {r3, r6, r7, r9}^
    b744:			; <UNDEFINED> instruction: 0xf0068803
    b748:			; <UNDEFINED> instruction: 0xf8d4fca9
    b74c:			; <UNDEFINED> instruction: 0xf8c402cc
    b750:			; <UNDEFINED> instruction: 0xf8c482c8
    b754:			; <UNDEFINED> instruction: 0xf7f882e0
    b758:			; <UNDEFINED> instruction: 0xf8d4ec14
    b75c:			; <UNDEFINED> instruction: 0xf8c402d4
    b760:			; <UNDEFINED> instruction: 0xf7f882cc
    b764:			; <UNDEFINED> instruction: 0xf8d4ec0e
    b768:			; <UNDEFINED> instruction: 0xf8c402c4
    b76c:			; <UNDEFINED> instruction: 0xb11882d4
    b770:	ldc2	0, cr15, [r4], {6}
    b774:	sbchi	pc, r4, #196, 16	; 0xc40000
    b778:			; <UNDEFINED> instruction: 0xf8c4683f
    b77c:			; <UNDEFINED> instruction: 0xf8c482dc
    b780:	svccs	0x000072c0
    b784:	blge	19c8988 <fputs@plt+0x19c4650>
    b788:	mulcc	r0, r9, r8
    b78c:			; <UNDEFINED> instruction: 0xf0002b00
    b790:	movwcs	r8, #205	; 0xcd
    b794:	bmi	fee703b0 <fputs@plt+0xfee6c078>
    b798:	ldrbtmi	r4, [sl], #-2975	; 0xfffff461
    b79c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b7a0:	subsmi	r9, sl, r1, lsr fp
    b7a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b7a8:	strbhi	pc, [r6, r2, asr #32]	; <UNPREDICTABLE>
    b7ac:	eorslt	r9, r3, r5, lsl #16
    b7b0:	svchi	0x00f0e8bd
    b7b4:	ldrdcc	pc, [r0], -fp
    b7b8:	eorsvc	pc, r6, #4, 10	; 0x1000000
    b7bc:			; <UNDEFINED> instruction: 0xf8dbb10b
    b7c0:	ldmdage	r5, {r3, ip, sp}
    b7c4:			; <UNDEFINED> instruction: 0xf0069106
    b7c8:	stmiblt	r8, {r0, r5, r6, fp, ip, sp, lr, pc}^
    b7cc:			; <UNDEFINED> instruction: 0xf8d49b15
    b7d0:	stmdbls	r6, {r2, r3, r4, r6, r7, r9, sp}
    b7d4:	sbccc	pc, r4, #196, 16	; 0xc40000
    b7d8:	sbcscc	pc, r4, #212, 16	; 0xd40000
    b7dc:			; <UNDEFINED> instruction: 0xf47f2b00
    b7e0:	blls	5765a0 <fputs@plt+0x572268>
    b7e4:			; <UNDEFINED> instruction: 0xf0002b00
    b7e8:			; <UNDEFINED> instruction: 0xf50480b3
    b7ec:			; <UNDEFINED> instruction: 0x46197035
    b7f0:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
    b7f4:			; <UNDEFINED> instruction: 0xf000281b
    b7f8:	stmdacs	r0, {r0, r2, r4, r8, r9, pc}
    b7fc:	blge	1808900 <fputs@plt+0x18045c8>
    b800:	strbmi	r4, [fp], r2, lsr #13
    b804:	rsc	r9, r3, r5
    b808:			; <UNDEFINED> instruction: 0x31abf894
    b80c:	cmnle	r0, r0, lsl #22
    b810:	ldrdcc	pc, [r0], -fp
    b814:	eorsvc	pc, r2, r4, lsl #10
    b818:			; <UNDEFINED> instruction: 0xf5046879
    b81c:	blcs	28104 <fputs@plt+0x23dcc>
    b820:	orrhi	pc, r0, r0
    b824:	ldrdcc	pc, [r8], -fp
    b828:			; <UNDEFINED> instruction: 0xf830f006
    b82c:	mvnle	r2, r0, lsl #16
    b830:	rsccs	pc, r0, #212, 16	; 0xd40000
    b834:	sbccc	pc, ip, #212, 16	; 0xd40000
    b838:			; <UNDEFINED> instruction: 0xf47f2b00
    b83c:			; <UNDEFINED> instruction: 0xf7ffab4c
    b840:			; <UNDEFINED> instruction: 0xf8d4bb52
    b844:	bcs	13d8c <fputs@plt+0xfa54>
    b848:	movwls	sp, #32859	; 0x805b
    b84c:	blt	ffa09850 <fputs@plt+0xffa05518>
    b850:	tstcs	fp, #80, 12	; 0x5000000
    b854:			; <UNDEFINED> instruction: 0xf7f89305
    b858:	movwcs	lr, #2696	; 0xa88
    b85c:			; <UNDEFINED> instruction: 0xf8894620
    b860:			; <UNDEFINED> instruction: 0xf7ff3000
    b864:	ldr	pc, [r6, r1, lsl #21]
    b868:			; <UNDEFINED> instruction: 0x7110f8d4
    b86c:			; <UNDEFINED> instruction: 0xf8c42301
    b870:			; <UNDEFINED> instruction: 0xf8c432d8
    b874:	svccs	0x000072c0
    b878:	bge	ffb08a7c <fputs@plt+0xffb04744>
    b87c:	bmi	fe045694 <fputs@plt+0xfe04135c>
    b880:	ldrbtmi	r6, [sl], #-24	; 0xffffffe8
    b884:			; <UNDEFINED> instruction: 0xf7ff6010
    b888:			; <UNDEFINED> instruction: 0xf504bb56
    b88c:	tstcs	r4, r2, lsl #4
    b890:			; <UNDEFINED> instruction: 0xf7fe4620
    b894:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b898:	bge	ff5c899c <fputs@plt+0xff5c4664>
    b89c:	movwcs	r4, #9760	; 0x2620
    b8a0:			; <UNDEFINED> instruction: 0xf7ff9305
    b8a4:	ldrb	pc, [r6, -r1, ror #20]!	; <UNPREDICTABLE>
    b8a8:	addvs	pc, r0, #212, 16	; 0xd40000
    b8ac:	blt	ff8098b0 <fputs@plt+0xff805578>
    b8b0:	blcs	299c4 <fputs@plt+0x2568c>
    b8b4:	blge	1bc8ab8 <fputs@plt+0x1bc4780>
    b8b8:	ldrdeq	pc, [ip, r4]
    b8bc:	ldrtcs	lr, [r2], #-2502	; 0xfffff63a
    b8c0:			; <UNDEFINED> instruction: 0xf47f2800
    b8c4:			; <UNDEFINED> instruction: 0xf7ffab80
    b8c8:	stmdavc	r3, {r2, r4, r7, r8, r9, fp, ip, sp, pc}^
    b8cc:			; <UNDEFINED> instruction: 0xf47f2b00
    b8d0:			; <UNDEFINED> instruction: 0xf8d4ab7e
    b8d4:	stmdacs	r0, {r4, r7, r8}
    b8d8:	blge	fe408adc <fputs@plt+0xfe4047a4>
    b8dc:	bllt	ff0498e0 <fputs@plt+0xff0455a8>
    b8e0:	movwcs	r4, #10600	; 0x2968
    b8e4:	ldrdeq	pc, [r8], -fp
    b8e8:	movwls	r4, #21625	; 0x5479
    b8ec:			; <UNDEFINED> instruction: 0xf9aef7ff
    b8f0:			; <UNDEFINED> instruction: 0xf8d4e751
    b8f4:	andcs	r3, r1, #204, 4	; 0xc000000c
    b8f8:			; <UNDEFINED> instruction: 0xf47f2b00
    b8fc:			; <UNDEFINED> instruction: 0xf7ffaaec
    b900:			; <UNDEFINED> instruction: 0xf894baf6
    b904:	movwls	r3, #33197	; 0x81ad
    b908:			; <UNDEFINED> instruction: 0xf0002b00
    b90c:	andls	r8, r8, #68, 2
    b910:	blt	fe189914 <fputs@plt+0xfe1855dc>
    b914:	rsccc	pc, r4, #212, 16	; 0xd40000
    b918:			; <UNDEFINED> instruction: 0xf0002b00
    b91c:	bls	1ac29c <fputs@plt+0x1a7f64>
    b920:	mulcc	r0, r9, r8
    b924:	blcs	245f4 <fputs@plt+0x202bc>
    b928:	svcge	0x0033f47f
    b92c:			; <UNDEFINED> instruction: 0xf7ff4620
    b930:			; <UNDEFINED> instruction: 0xf899fa1b
    b934:	blcs	1793c <fputs@plt+0x13604>
    b938:	svcge	0x002bf47f
    b93c:	ldrsbtcc	pc, [ip], -fp	; <UNPREDICTABLE>
    b940:	adcsmi	pc, ip, #13828096	; 0xd30000
    b944:	eorsmi	pc, ip, fp, asr #17
    b948:			; <UNDEFINED> instruction: 0xf47f2c00
    b94c:			; <UNDEFINED> instruction: 0xe720aa56
    b950:			; <UNDEFINED> instruction: 0xf47f2a00
    b954:			; <UNDEFINED> instruction: 0x4608aab4
    b958:	bl	fe849940 <fputs@plt+0xfe845608>
    b95c:	sbcseq	pc, r4, #196, 16	; 0xc40000
    b960:			; <UNDEFINED> instruction: 0xf47f2800
    b964:	stmdbmi	r8, {r2, r3, r5, r7, r9, fp, sp, pc}^
    b968:	ldrbmi	r4, [r9], fp, asr #12
    b96c:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
    b970:	ldrmi	r4, [fp], r2, lsr #13
    b974:	sub	r4, r3, r8, asr #12
    b978:			; <UNDEFINED> instruction: 0xf47f2b00
    b97c:			; <UNDEFINED> instruction: 0xe7eaaf36
    b980:			; <UNDEFINED> instruction: 0xf7f84628
    b984:	strmi	lr, [r3], -ip, lsl #23
    b988:			; <UNDEFINED> instruction: 0xf8c49007
    b98c:			; <UNDEFINED> instruction: 0x462832d0
    b990:			; <UNDEFINED> instruction: 0xf7f8461d
    b994:			; <UNDEFINED> instruction: 0xf8c4eaf6
    b998:	stccs	0, cr8, [r0, #-320]	; 0xfffffec0
    b99c:	strbthi	pc, [ip], r2	; <UNPREDICTABLE>
    b9a0:			; <UNDEFINED> instruction: 0x3103f894
    b9a4:	andvc	pc, r2, #4, 10	; 0x1000000
    b9a8:	blcs	1d230 <fputs@plt+0x18ef8>
    b9ac:	tstcs	r2, r4, lsl pc
    b9b0:			; <UNDEFINED> instruction: 0xf7fe2101
    b9b4:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b9b8:	bge	11c8abc <fputs@plt+0x11c4784>
    b9bc:	ldmdami	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    b9c0:			; <UNDEFINED> instruction: 0xf7f84478
    b9c4:	strmi	lr, [r1], -r4, ror #23
    b9c8:	bllt	f099cc <fputs@plt+0xf05694>
    b9cc:	strbmi	r4, [fp], r2, lsr #13
    b9d0:	ldrbmi	r2, [r0], -r0, lsl #6
    b9d4:	andcc	pc, r0, fp, lsl #17
    b9d8:			; <UNDEFINED> instruction: 0xf9c6f7ff
    b9dc:	movwls	lr, #26331	; 0x66db
    b9e0:	bl	17499c8 <fputs@plt+0x1745690>
    b9e4:			; <UNDEFINED> instruction: 0xf8c49b06
    b9e8:	stmdacs	r0, {r2, r3, r6, r7, r9}
    b9ec:	bge	1408bf0 <fputs@plt+0x14048b8>
    b9f0:	strbmi	r4, [fp], -r7, lsr #18
    b9f4:			; <UNDEFINED> instruction: 0x460746d9
    b9f8:	sxtabmi	r4, r2, r9, ror #8
    b9fc:			; <UNDEFINED> instruction: 0x4648469b
    ba00:			; <UNDEFINED> instruction: 0xf960f7ff
    ba04:			; <UNDEFINED> instruction: 0xf88b4650
    ba08:	tstcs	fp, #0
    ba0c:			; <UNDEFINED> instruction: 0xf7ff9305
    ba10:	strb	pc, [r0], fp, lsr #19	; <UNPREDICTABLE>
    ba14:	andeq	lr, r2, r4, ror pc
    ba18:	muleq	r0, r8, r2
    ba1c:	andeq	lr, r2, ip, asr pc
    ba20:	andeq	r0, r0, ip, lsl #5
    ba24:	andeq	pc, r2, ip, lsr #3
    ba28:	andeq	r0, r0, ip, asr r2
    ba2c:	andeq	r0, r0, ip, ror r2
    ba30:	andeq	r8, r0, ip, ror pc
    ba34:	andeq	r8, r0, r2, asr #30
    ba38:	ldrdeq	r9, [r0], -lr
    ba3c:	andeq	r9, r1, r0, asr #30
    ba40:			; <UNDEFINED> instruction: 0x00019eb0
    ba44:	andeq	r9, r1, sl, lsl #30
    ba48:			; <UNDEFINED> instruction: 0x00019eb6
    ba4c:	muleq	r1, r6, r2
    ba50:	andeq	sl, r1, r8, ror #30
    ba54:	andeq	r9, r1, r0, asr #28
    ba58:	andeq	r9, r1, r8, asr #28
    ba5c:	andeq	r9, r1, ip, lsl lr
    ba60:	andeq	r9, r1, ip, lsl lr
    ba64:	andeq	r9, r1, sl, lsl lr
    ba68:	strdeq	r9, [r1], -ip
    ba6c:	andeq	r9, r1, ip, ror #27
    ba70:	andeq	r9, r1, r2, asr #27
    ba74:	andeq	r0, r0, r4, asr #4
    ba78:	andeq	r9, r1, r8, lsr #31
    ba7c:	andeq	lr, r2, r2, lsr #11
    ba80:	andeq	lr, r2, r6, asr r8
    ba84:	andeq	r9, r1, ip, lsl r6
    ba88:			; <UNDEFINED> instruction: 0x000195ba
    ba8c:	andeq	r9, r1, r0, asr #11
    ba90:	andeq	r9, r1, r0, lsr r5
    ba94:			; <UNDEFINED> instruction: 0xf7f89205
    ba98:	bls	186470 <fputs@plt+0x182138>
    ba9c:	ldrshtvs	r6, [sl], r8
    baa0:	b	1bc9a88 <fputs@plt+0x1bc5750>
    baa4:	stmib	r7, {r0, r2, r9, fp, ip, pc}^
    baa8:	ldmdavs	pc!, {r0, r1, r9, sp}	; <UNPREDICTABLE>
    baac:	sbcscs	pc, ip, #196, 16	; 0xc40000
    bab0:	sbcvc	pc, r0, #196, 16	; 0xc40000
    bab4:			; <UNDEFINED> instruction: 0xf47f2f00
    bab8:	strbt	sl, [r5], -sp, asr #19
    babc:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}^
    bac0:	b	ffb49aa8 <fputs@plt+0xffb45770>
    bac4:	andls	r6, ip, r0, ror r3
    bac8:			; <UNDEFINED> instruction: 0xf0022800
    bacc:	andls	r8, pc, r4, asr #12
    bad0:			; <UNDEFINED> instruction: 0xf7f86868
    bad4:	teqvs	r0, #228, 20	; 0xe4000
    bad8:			; <UNDEFINED> instruction: 0xf0012800
    badc:	ldmdbvs	fp!, {r0, r1, r3, r5, r6, pc}
    bae0:			; <UNDEFINED> instruction: 0xf0139a05
    bae4:	stmdbls	ip, {r2, r8, r9, sl, fp}
    bae8:			; <UNDEFINED> instruction: 0xf47f62b2
    baec:	bls	3f66ac <fputs@plt+0x3f2374>
    baf0:	blcs	b69b44 <fputs@plt+0xb6580c>
    baf4:	ldmdavc	r3, {r2, r3, r5, r8, ip, lr, pc}^
    baf8:			; <UNDEFINED> instruction: 0xf43f2b00
    bafc:	eor	sl, r7, pc, lsl #22
    bb00:			; <UNDEFINED> instruction: 0x164cf8df
    bb04:			; <UNDEFINED> instruction: 0xf8d4231a
    bb08:			; <UNDEFINED> instruction: 0xf8d402b4
    bb0c:	ldrbtmi	r2, [r9], #-400	; 0xfffffe70
    bb10:			; <UNDEFINED> instruction: 0xf7ff9305
    bb14:	blls	409e78 <fputs@plt+0x405b40>
    bb18:			; <UNDEFINED> instruction: 0xf8894620
    bb1c:			; <UNDEFINED> instruction: 0xf7ff3000
    bb20:	ldrt	pc, [r8], -r3, lsr #18	; <UNPREDICTABLE>
    bb24:			; <UNDEFINED> instruction: 0xe67f4653
    bb28:	smmlareq	r9, fp, r9, r6
    bb2c:	addshi	pc, r0, r0, lsl #2
    bb30:	blcs	26904 <fputs@plt+0x225cc>
    bb34:	bge	ffcc8c38 <fputs@plt+0xffcc4900>
    bb38:	bcs	b69ba8 <fputs@plt+0xb65870>
    bb3c:	ldmdavc	fp, {r0, r1, r8, ip, lr, pc}^
    bb40:			; <UNDEFINED> instruction: 0xf43f2b00
    bb44:			; <UNDEFINED> instruction: 0xf894aaeb
    bb48:	blcs	1854c <fputs@plt+0x14214>
    bb4c:	bge	ff9c8d50 <fputs@plt+0xff9c4a18>
    bb50:			; <UNDEFINED> instruction: 0xf7ff6b71
    bb54:			; <UNDEFINED> instruction: 0x4620baba
    bb58:	andpl	pc, r0, r9, lsl #17
    bb5c:			; <UNDEFINED> instruction: 0xf904f7ff
    bb60:	movwls	r2, #21275	; 0x531b
    bb64:	stmdals	pc, {r0, r1, r2, r4, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    bb68:	tstls	r4, fp, lsl r3
    bb6c:			; <UNDEFINED> instruction: 0xf7f89305
    bb70:			; <UNDEFINED> instruction: 0xf8dfe922
    bb74:			; <UNDEFINED> instruction: 0xf8d415e0
    bb78:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    bb7c:			; <UNDEFINED> instruction: 0xf8a2f7ff
    bb80:	strtmi	r9, [r0], -r4, lsl #22
    bb84:	andcc	pc, r0, r9, lsl #17
    bb88:			; <UNDEFINED> instruction: 0xf8eef7ff
    bb8c:	blvs	c453a0 <fputs@plt+0xc41068>
    bb90:			; <UNDEFINED> instruction: 0xf7ff2100
    bb94:			; <UNDEFINED> instruction: 0xf7f8bb1a
    bb98:	blls	246800 <fputs@plt+0x2424c8>
    bb9c:			; <UNDEFINED> instruction: 0x212daa16
    bba0:	smlalbteq	pc, r0, r0, r2	; <UNPREDICTABLE>
    bba4:			; <UNDEFINED> instruction: 0x46069316
    bba8:	bl	249b90 <fputs@plt+0x245858>
    bbac:	stmdacs	r0, {r0, r2, ip, pc}
    bbb0:	cfldrdge	mvd15, [r1, #508]!	; 0x1fc
    bbb4:	ldmdavs	fp, {r1, r2, r4, r8, r9, fp, ip, pc}
    bbb8:	andsle	r2, r2, r8, lsl #22
    bbbc:	ldreq	pc, [r8, #2271]	; 0x8df
    bbc0:			; <UNDEFINED> instruction: 0xf7f84478
    bbc4:	strmi	lr, [r5], -sl, ror #18
    bbc8:			; <UNDEFINED> instruction: 0xf0012800
    bbcc:			; <UNDEFINED> instruction: 0xf7f88377
    bbd0:			; <UNDEFINED> instruction: 0xf8c4ea66
    bbd4:	stmdacs	r0, {r3, r6, r8}
    bbd8:	strbhi	pc, [r2, #2]	; <UNPREDICTABLE>
    bbdc:			; <UNDEFINED> instruction: 0xf7f84628
    bbe0:	ldrtmi	lr, [r0], -r8, lsl #17
    bbe4:	stmia	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbe8:	ldmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bbec:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    bbf0:			; <UNDEFINED> instruction: 0xf7f84479
    bbf4:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    bbf8:	ldrhi	pc, [fp], #-1
    bbfc:	tstcs	r2, #212, 18	; 0x350000
    bc00:			; <UNDEFINED> instruction: 0xf8c62101
    bc04:			; <UNDEFINED> instruction: 0xf8860088
    bc08:	blvs	1c0fe2c <fputs@plt+0x1c0baf4>
    bc0c:			; <UNDEFINED> instruction: 0x2326e9c6
    bc10:	blt	2009c14 <fputs@plt+0x20058dc>
    bc14:			; <UNDEFINED> instruction: 0xf88b2301
    bc18:			; <UNDEFINED> instruction: 0xf88b3006
    bc1c:			; <UNDEFINED> instruction: 0xf8863005
    bc20:			; <UNDEFINED> instruction: 0xf7ff3040
    bc24:			; <UNDEFINED> instruction: 0xf8dfbae7
    bc28:			; <UNDEFINED> instruction: 0x46a21538
    bc2c:	ldrdcs	pc, [r8], r4
    bc30:	ldrbtmi	r4, [r9], #-1739	; 0xfffff935
    bc34:	andls	r2, r4, r7, lsl r3
    bc38:			; <UNDEFINED> instruction: 0xf8da9305
    bc3c:			; <UNDEFINED> instruction: 0xf7fe02b4
    bc40:	blls	14bb84 <fputs@plt+0x14784c>
    bc44:			; <UNDEFINED> instruction: 0xf88b4650
    bc48:			; <UNDEFINED> instruction: 0xf7ff3000
    bc4c:	str	pc, [r2, #2189]!	; 0x88d
    bc50:	rsbscc	pc, pc, #148, 16	; 0x940000
    bc54:			; <UNDEFINED> instruction: 0xf47f2b00
    bc58:	blvs	1c765e4 <fputs@plt+0x1c722ac>
    bc5c:			; <UNDEFINED> instruction: 0xf47f2900
    bc60:	blvs	c76538 <fputs@plt+0xc72200>
    bc64:	eorseq	pc, r4, r6, lsl #2
    bc68:	stc2	0, cr15, [sl, #-12]!
    bc6c:	stmdacs	r0, {r0, r2, ip, pc}
    bc70:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    bc74:	stmdavc	r2, {r4, r5, r6, r8, r9, fp, sp, lr}
    bc78:			; <UNDEFINED> instruction: 0xf47f2a00
    bc7c:			; <UNDEFINED> instruction: 0xf894aa38
    bc80:	bcs	14638 <fputs@plt+0x10300>
    bc84:	bge	d08e88 <fputs@plt+0xd04b50>
    bc88:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bc8c:	ldrbmi	r4, [r9], fp, asr #12
    bc90:			; <UNDEFINED> instruction: 0x4648469b
    bc94:			; <UNDEFINED> instruction: 0xf7ff4479
    bc98:	blls	189cf4 <fputs@plt+0x1859bc>
    bc9c:			; <UNDEFINED> instruction: 0xf88b4620
    bca0:	tstcs	r7, #0
    bca4:			; <UNDEFINED> instruction: 0xf7ff9305
    bca8:	ldrb	pc, [r4, #-2143]!	; 0xfffff7a1	; <UNPREDICTABLE>
    bcac:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    bcb0:			; <UNDEFINED> instruction: 0xf8d42317
    bcb4:	strtmi	r2, [r2], ip, lsl #3
    bcb8:	uxtab16mi	r4, fp, r9, ror #8
    bcbc:	movwls	r9, #20484	; 0x5004
    bcc0:	ldrhtcs	lr, [r9], #-123	; 0xffffff85
    bcc4:	stc2	0, cr15, [r8, #20]!
    bcc8:			; <UNDEFINED> instruction: 0xf47f2800
    bccc:			; <UNDEFINED> instruction: 0xf8dfaaf7
    bcd0:			; <UNDEFINED> instruction: 0x4601349c
    bcd4:	andls	r2, r1, r9, ror r2
    bcd8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    bcdc:			; <UNDEFINED> instruction: 0x4650465a
    bce0:	stc2	0, cr15, [ip], {5}
    bce4:			; <UNDEFINED> instruction: 0xf7ff4605
    bce8:			; <UNDEFINED> instruction: 0xf8dfbaea
    bcec:	strmi	r3, [r1], -r4, lsl #9
    bcf0:	andsvc	pc, r1, #536870916	; 0x20000004
    bcf4:	andls	r4, r0, #80, 12	; 0x5000000
    bcf8:			; <UNDEFINED> instruction: 0x465a447b
    bcfc:			; <UNDEFINED> instruction: 0xf0059601
    bd00:			; <UNDEFINED> instruction: 0x4605fc7d
    bd04:	blt	ffa09d08 <fputs@plt+0xffa059d0>
    bd08:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    bd0c:	vmax.s8	d20, d2, d1
    bd10:			; <UNDEFINED> instruction: 0x465072d3
    bd14:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    bd18:			; <UNDEFINED> instruction: 0x9601465a
    bd1c:	stc2l	0, cr15, [lr], #-20	; 0xffffffec
    bd20:			; <UNDEFINED> instruction: 0xf7ff4605
    bd24:	ldrsbtcs	fp, [r4], #175	; 0xaf
    bd28:	ldc2l	0, cr15, [r6, #-20]!	; 0xffffffec
    bd2c:			; <UNDEFINED> instruction: 0xf47f2800
    bd30:	mvnscs	sl, #831488	; 0xcb000
    bd34:	stmib	sp, {r0, r9, sp}^
    bd38:	strmi	r3, [r1], -r0, lsl #4
    bd3c:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    bd40:			; <UNDEFINED> instruction: 0x4650465a
    bd44:			; <UNDEFINED> instruction: 0xf005447b
    bd48:			; <UNDEFINED> instruction: 0x4605fc59
    bd4c:	blt	fef49d50 <fputs@plt+0xfef45a18>
    bd50:	strtne	pc, [r8], #-2271	; 0xfffff721
    bd54:			; <UNDEFINED> instruction: 0xf8d446a2
    bd58:			; <UNDEFINED> instruction: 0x46cb02b4
    bd5c:			; <UNDEFINED> instruction: 0xf7fe4479
    bd60:	shasx	pc, r5, pc	; <UNPREDICTABLE>
    bd64:	ldrne	pc, [r8], #-2271	; 0xfffff721
    bd68:	ldreq	pc, [r8], #-2271	; 0xfffff721
    bd6c:	ldrbtmi	r6, [r9], #-2866	; 0xfffff4ce
    bd70:			; <UNDEFINED> instruction: 0xf7f84478
    bd74:			; <UNDEFINED> instruction: 0xf8c6ea0c
    bd78:			; <UNDEFINED> instruction: 0xf7ff0230
    bd7c:			; <UNDEFINED> instruction: 0xf8dfba56
    bd80:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
    bd84:	blt	1149d88 <fputs@plt+0x1145a50>
    bd88:	tstcs	r6, #212, 18	; 0x350000
    bd8c:	ldrbmi	r4, [r0], -r1, lsl #12
    bd90:	movwcs	lr, #10701	; 0x29cd
    bd94:			; <UNDEFINED> instruction: 0x53a8f247
    bd98:	ldrbmi	r9, [sl], -r0, lsl #6
    bd9c:	ldrbtmi	r4, [fp], #-3067	; 0xfffff405
    bda0:	stc2	0, cr15, [ip], #-20	; 0xffffffec
    bda4:	strt	r4, [sp], #-1541	; 0xfffff9fb
    bda8:	ldrbmi	r9, [r0], -r4
    bdac:	movwls	r2, #21275	; 0x531b
    bdb0:	svc	0x00daf7f7
    bdb4:	strtmi	r9, [r0], -r4, lsl #22
    bdb8:	andcc	pc, r0, r9, lsl #17
    bdbc:			; <UNDEFINED> instruction: 0xffd4f7fe
    bdc0:	ldmmi	r3!, {r0, r3, r5, r6, r7, sl, sp, lr, pc}^
    bdc4:	bls	1dd670 <fputs@plt+0x1d9338>
    bdc8:			; <UNDEFINED> instruction: 0xf7f84478
    bdcc:	strmi	lr, [r5], -r0, ror #19
    bdd0:	blt	13c9dd4 <fputs@plt+0x13c5a9c>
    bdd4:			; <UNDEFINED> instruction: 0xf7ff4628
    bdd8:	ldmdavs	r8!, {r0, r2, r4, r5, r9, fp, ip, sp, pc}^
    bddc:	ldmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bde0:	stmdacs	r0, {r4, r5, r8, r9, sp, lr}
    bde4:	ldmdbge	sp, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    bde8:	strtmi	r9, [r2], r6, lsl #22
    bdec:			; <UNDEFINED> instruction: 0xf88b46cb
    bdf0:	ldrbmi	r3, [r0], -r0
    bdf4:			; <UNDEFINED> instruction: 0xffb8f7fe
    bdf8:	movwls	r2, #21275	; 0x531b
    bdfc:	blmi	ff985130 <fputs@plt+0xff980df8>
    be00:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    be04:			; <UNDEFINED> instruction: 0xf8cb681b
    be08:			; <UNDEFINED> instruction: 0xf7ff3008
    be0c:			; <UNDEFINED> instruction: 0xf8d6ba3d
    be10:	blvs	c106e8 <fputs@plt+0xc0c3b0>
    be14:	blx	ffe47e2a <fputs@plt+0xffe43af2>
    be18:			; <UNDEFINED> instruction: 0xf0002800
    be1c:	teqvs	r0, #212860928	; 0xcb00000
    be20:	stmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be24:			; <UNDEFINED> instruction: 0x464b49dc
    be28:	ldrdls	r4, [r5], -r9
    be2c:			; <UNDEFINED> instruction: 0x4648469b
    be30:			; <UNDEFINED> instruction: 0xf7fe4479
    be34:	movwcs	pc, #3911	; 0xf47	; <UNPREDICTABLE>
    be38:			; <UNDEFINED> instruction: 0xf88b4620
    be3c:			; <UNDEFINED> instruction: 0xf7fe3000
    be40:	strt	pc, [r8], #3987	; 0xf93
    be44:	stc2l	0, cr15, [r8], #20
    be48:			; <UNDEFINED> instruction: 0xf47f2800
    be4c:	cmncs	r2, #593920	; 0x91000
    be50:	sbccc	pc, r8, #1325400064	; 0x4f000000
    be54:	andcc	lr, r0, #3358720	; 0x334000
    be58:	blmi	ff41d664 <fputs@plt+0xff41932c>
    be5c:			; <UNDEFINED> instruction: 0x4650465a
    be60:			; <UNDEFINED> instruction: 0xf005447b
    be64:	strmi	pc, [r5], -fp, asr #23
    be68:	blt	fe0c9e6c <fputs@plt+0xfe0c5b34>
    be6c:	ldrdne	pc, [r8], -fp
    be70:	stc2	7, cr15, [lr, #996]!	; 0x3e4
    be74:	stmdacs	r0, {r0, r2, ip, pc}
    be78:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
    be7c:			; <UNDEFINED> instruction: 0xf7ff6b70
    be80:	blvs	c3a378 <fputs@plt+0xc36040>
    be84:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be88:	bge	59d694 <fputs@plt+0x59935c>
    be8c:			; <UNDEFINED> instruction: 0xf7f72003
    be90:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    be94:	ldrhi	pc, [r0], -r0
    be98:	movwcs	r2, #512	; 0x200
    be9c:	stmib	r4, {r4, r5, r6, r8, r9, fp, sp, lr}^
    bea0:			; <UNDEFINED> instruction: 0xf7ff2312
    bea4:			; <UNDEFINED> instruction: 0xf8d4b934
    bea8:			; <UNDEFINED> instruction: 0xf7f701f8
    beac:			; <UNDEFINED> instruction: 0xf8d4ef40
    beb0:			; <UNDEFINED> instruction: 0xf50411f0
    beb4:			; <UNDEFINED> instruction: 0x465072fc
    beb8:	mvnshi	pc, r4, asr #17
    bebc:	mcr2	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    bec0:			; <UNDEFINED> instruction: 0xf0012800
    bec4:	sxtabmi	r8, r2, sp
    bec8:	andls	r4, r5, fp, asr #13
    becc:	rsbcs	lr, pc, r0, lsl #11
    bed0:	stc2	0, cr15, [r2], #20
    bed4:			; <UNDEFINED> instruction: 0xf47f2800
    bed8:	bmi	fec769dc <fputs@plt+0xfec726a4>
    bedc:	tsteq	r0, #111	; 0x6f	; <UNPREDICTABLE>
    bee0:	ldrbtmi	r4, [sl], #-2224	; 0xfffff750
    bee4:	cmncs	pc, #67108864	; 0x4000000
    bee8:	ldrbmi	r9, [r9], -r4, lsl #26
    beec:	ldrbmi	r5, [r0], -sp, lsr #16
    bef0:			; <UNDEFINED> instruction: 0xf0059500
    bef4:			; <UNDEFINED> instruction: 0x4605fa59
    bef8:	blt	febc9efc <fputs@plt+0xfebc5bc4>
    befc:	ldrdeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    bf00:	bicvc	pc, r1, r2, asr #4
    bf04:	ldrbmi	r4, [sl], -r8, lsr #23
    bf08:	mrscs	r9, (UNDEF: 17)
    bf0c:	ldrbtmi	r9, [fp], #-1
    bf10:			; <UNDEFINED> instruction: 0xf0054650
    bf14:			; <UNDEFINED> instruction: 0x4605fb73
    bf18:	blt	fe989f1c <fputs@plt+0xfe985be4>
    bf1c:	ldrdpl	pc, [r0, r4]!
    bf20:	blmi	fe89d72c <fputs@plt+0xfe8993f4>
    bf24:	andseq	pc, sl, #69206016	; 0x4200000
    bf28:	andls	r4, r0, #80, 12	; 0x5000000
    bf2c:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    bf30:			; <UNDEFINED> instruction: 0xf005465a
    bf34:	strmi	pc, [r5], -r3, ror #22
    bf38:	blt	ff0c9f3c <fputs@plt+0xff0c5c04>
    bf3c:			; <UNDEFINED> instruction: 0xf0052033
    bf40:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    bf44:	blge	249148 <fputs@plt+0x244e10>
    bf48:	movwcs	r4, #6809	; 0x1a99
    bf4c:	ldrbtmi	r4, [sl], #-2201	; 0xfffff767
    bf50:	teqcs	r3, #67108864	; 0x4000000
    bf54:	ldrbmi	r9, [r9], -r4, lsl #26
    bf58:	ldrbmi	r5, [r0], -sp, lsr #16
    bf5c:			; <UNDEFINED> instruction: 0xf0059500
    bf60:	strmi	pc, [r5], -sp, asr #18
    bf64:	blt	ffe49f68 <fputs@plt+0xffe45c30>
    bf68:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    bf6c:	tstvc	r4, r2, asr #4	; <UNPREDICTABLE>
    bf70:			; <UNDEFINED> instruction: 0x465a4b91
    bf74:	mrscs	r9, (UNDEF: 17)
    bf78:	ldrbtmi	r9, [fp], #-1
    bf7c:			; <UNDEFINED> instruction: 0xf0054650
    bf80:			; <UNDEFINED> instruction: 0x4605fb3d
    bf84:	blt	909f88 <fputs@plt+0x905c50>
    bf88:			; <UNDEFINED> instruction: 0xf005202c
    bf8c:	stmdacs	r0, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    bf90:	bge	349194 <fputs@plt+0x344e5c>
    bf94:	andcs	r2, r1, #44, 6	; 0xb0000000
    bf98:	andcc	lr, r0, #3358720	; 0x334000
    bf9c:	blmi	fe1dd7a8 <fputs@plt+0xfe1d9470>
    bfa0:			; <UNDEFINED> instruction: 0x4650465a
    bfa4:			; <UNDEFINED> instruction: 0xf005447b
    bfa8:	strmi	pc, [r5], -r9, lsr #22
    bfac:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bfb0:	ldrsbeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    bfb4:	tstvc	r6, r2, asr #4	; <UNPREDICTABLE>
    bfb8:	ldrbmi	r4, [sl], -r1, lsl #23
    bfbc:	mrscs	r9, (UNDEF: 17)
    bfc0:	ldrbtmi	r9, [fp], #-1
    bfc4:			; <UNDEFINED> instruction: 0xf0054650
    bfc8:			; <UNDEFINED> instruction: 0x4605fb19
    bfcc:	blt	409fd0 <fputs@plt+0x405c98>
    bfd0:	ldclmi	6, cr4, [ip, #-4]!
    bfd4:			; <UNDEFINED> instruction: 0xf6449804
    bfd8:	blmi	1ee72fc <fputs@plt+0x1ee2fc4>
    bfdc:	stmdbpl	r5, {r1, r3, r4, r6, r9, sl, lr}^
    bfe0:			; <UNDEFINED> instruction: 0x4650447b
    bfe4:	andgt	pc, r0, sp, asr #17
    bfe8:			; <UNDEFINED> instruction: 0xf0059501
    bfec:	strmi	pc, [r5], -r7, lsl #22
    bff0:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bff4:	vpadd.i8	d22, d2, d16
    bff8:	blmi	1d28448 <fputs@plt+0x1d24110>
    bffc:	tstls	r0, sl, asr r6
    c000:	andls	r2, r1, r1, lsl #2
    c004:			; <UNDEFINED> instruction: 0x4650447b
    c008:	blx	ffe48024 <fputs@plt+0xffe43cec>
    c00c:			; <UNDEFINED> instruction: 0xf7ff4605
    c010:	blls	17a6f0 <fputs@plt+0x1763b8>
    c014:	vmax.s8	d20, d2, d1
    c018:			; <UNDEFINED> instruction: 0x465072b8
    c01c:	ldrbmi	r9, [sl], -r0, lsl #4
    c020:	blmi	1af0c2c <fputs@plt+0x1aec8f4>
    c024:			; <UNDEFINED> instruction: 0xf005447b
    c028:	strmi	pc, [r5], -r9, ror #21
    c02c:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c030:	stclmi	6, cr4, [r8, #-4]!
    c034:			; <UNDEFINED> instruction: 0xf6449804
    c038:	blmi	19e70f0 <fputs@plt+0x19e2db8>
    c03c:	stmdbpl	r5, {r1, r3, r4, r6, r9, sl, lr}^
    c040:			; <UNDEFINED> instruction: 0x4650447b
    c044:	andgt	pc, r0, sp, asr #17
    c048:			; <UNDEFINED> instruction: 0xf0059501
    c04c:			; <UNDEFINED> instruction: 0x4605fad7
    c050:	stmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c054:	strmi	r9, [r1], -r1, lsl #6
    c058:	vqdmulh.s<illegal width 8>	q10, q1, q8
    c05c:			; <UNDEFINED> instruction: 0x46507219
    c060:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    c064:			; <UNDEFINED> instruction: 0xf005465a
    c068:	strmi	pc, [r5], -r9, asr #21
    c06c:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c070:	blvc	6c76c8 <fputs@plt+0x6c3390>
    c074:	blmi	169d880 <fputs@plt+0x1699548>
    c078:			; <UNDEFINED> instruction: 0x4650229b
    c07c:	lfm	f1, 1, [pc]	; c084 <fputs@plt+0x7d4c>
    c080:	ldrbtmi	r6, [fp], #-2866	; 0xfffff4ce
    c084:	mcr	6, 1, r4, cr7, cr10, {2}
    c088:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
    c08c:	vstr	d7, [sp, #796]	; 0x31c
    c090:			; <UNDEFINED> instruction: 0xf0057a01
    c094:			; <UNDEFINED> instruction: 0x4605fab3
    c098:	blt	fe80a09c <fputs@plt+0xfe805d64>
    c09c:	addvc	pc, r0, #25165824	; 0x1800000
    c0a0:	tstvc	sl, #536870916	; 0x20000004	; <UNPREDICTABLE>
    c0a4:	andcc	lr, r0, #3358720	; 0x334000
    c0a8:	blmi	139d8b4 <fputs@plt+0x139957c>
    c0ac:			; <UNDEFINED> instruction: 0x4650465a
    c0b0:			; <UNDEFINED> instruction: 0xf005447b
    c0b4:	strmi	pc, [r5], -r3, lsr #21
    c0b8:	blt	fe28a0bc <fputs@plt+0xfe285d84>
    c0bc:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    c0c0:	tstvc	r7, r2, asr #4	; <UNPREDICTABLE>
    c0c4:	ldrbmi	r4, [sl], -r8, asr #22
    c0c8:	mrscs	r9, (UNDEF: 17)
    c0cc:	ldrbtmi	r9, [fp], #-1
    c0d0:			; <UNDEFINED> instruction: 0xf0054650
    c0d4:			; <UNDEFINED> instruction: 0x4605fa93
    c0d8:	blt	1cca0dc <fputs@plt+0x1cc5da4>
    c0dc:	ldrsbteq	pc, [ip], r4	; <UNPREDICTABLE>
    c0e0:	tstvc	r5, r2, asr #4	; <UNPREDICTABLE>
    c0e4:	ldrbmi	r4, [sl], -r1, asr #22
    c0e8:	mrscs	r9, (UNDEF: 17)
    c0ec:	ldrbtmi	r9, [fp], #-1
    c0f0:			; <UNDEFINED> instruction: 0xf0054650
    c0f4:	strmi	pc, [r5], -r3, lsl #21
    c0f8:	blt	170a0fc <fputs@plt+0x1705dc4>
    c0fc:	mulcc	r0, r9, r8
    c100:			; <UNDEFINED> instruction: 0xf47f2b00
    c104:	blls	1b6e24 <fputs@plt+0x1b2aec>
    c108:	andcc	pc, r0, r9, lsl #17
    c10c:	strtmi	lr, [r2], lr, lsl #8
    c110:	strls	r4, [r5, #-1739]	; 0xfffff935
    c114:			; <UNDEFINED> instruction: 0xf005e45c
    c118:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    c11c:	bge	fefc9320 <fputs@plt+0xfefc4fe8>
    c120:	movwcs	r2, #512	; 0x200
    c124:	movwcs	lr, #10701	; 0x29cd
    c128:	blmi	c5d934 <fputs@plt+0xc595fc>
    c12c:	adcpl	pc, r4, r7, asr #4
    c130:	andls	r4, r0, sl, asr r6
    c134:			; <UNDEFINED> instruction: 0x4650447b
    c138:	blx	1848154 <fputs@plt+0x1843e1c>
    c13c:			; <UNDEFINED> instruction: 0xf7ff4605
    c140:	svclt	0x0000baad
    c144:	andhi	pc, r0, pc, lsr #7
    c148:	andeq	r0, r0, r0
    c14c:	addmi	r4, pc, r0
    c150:	andeq	r9, r1, sl, asr #8
    c154:	andeq	r9, r1, sl, lsl r4
    c158:	andeq	r9, r1, r8, asr r3
    c15c:	andeq	r9, r1, r0, lsl r4
    c160:	andeq	r9, r1, r6, lsr #6
    c164:	andeq	r9, r1, r4, lsr r3
    c168:	andeq	r9, r1, r0, lsr #5
    c16c:	andeq	r9, r1, r6, lsl r4
    c170:	andeq	r9, r1, r4, lsr #8
    c174:	andeq	r9, r1, sl, lsl r4
    c178:	andeq	r9, r1, r0, asr #7
    c17c:	muleq	r1, r0, r2
    c180:	andeq	r9, r1, r6, ror r3
    c184:	andeq	sl, r1, r8, ror #27
    c188:	andeq	r9, r1, r6, asr #2
    c18c:	andeq	r9, r1, r6, lsr r6
    c190:	andeq	sl, r1, ip, lsl #8
    c194:	andeq	r0, r0, r8, lsr #5
    c198:	strdeq	r9, [r1], -r8
    c19c:	andeq	r9, r1, r8, asr r3
    c1a0:	muleq	r1, sl, r3
    c1a4:	andeq	r0, r0, r0, lsr #4
    c1a8:	andeq	r9, r1, r2, lsl #7
    c1ac:	andeq	r9, r1, sl, lsr #7
    c1b0:	ldrdeq	r9, [r1], -r6
    c1b4:	andeq	r0, r0, r4, lsr #4
    c1b8:	muleq	r1, sl, r2
    c1bc:	andeq	r9, r1, r8, asr #4
    c1c0:	andeq	r9, r1, r6, ror r2
    c1c4:	andeq	r0, r0, r4, asr r2
    c1c8:	andeq	r9, r1, r0, asr #3
    c1cc:	andeq	r9, r1, r8, asr #3
    c1d0:	andeq	r9, r1, r8, ror #2
    c1d4:	andeq	r0, r0, r8, lsr r2
    c1d8:	andeq	r9, r1, r4, lsr r1
    c1dc:	strdeq	r9, [r1], -lr
    c1e0:	andeq	r9, r1, sl, lsr #6
    c1e4:	andeq	r9, r1, r8, ror #5
    c1e8:			; <UNDEFINED> instruction: 0x000192ba
    c1ec:	andeq	r9, r1, sl, lsl #5
    c1f0:	muleq	r1, r8, r4
    c1f4:	ldrsbcc	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    c1f8:			; <UNDEFINED> instruction: 0xf642b1e3
    c1fc:			; <UNDEFINED> instruction: 0xf0050007
    c200:	ldmiblt	r8!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
    c204:	ldrsbcc	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    c208:			; <UNDEFINED> instruction: 0xf0012b00
    c20c:	movwls	r8, #5831	; 0x16c7
    c210:	tsteq	r7, r2, asr #12	; <UNPREDICTABLE>
    c214:	stccc	8, cr15, [r0], #892	; 0x37c
    c218:	tstls	r0, sl, asr r6
    c21c:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    c220:			; <UNDEFINED> instruction: 0xf0052101
    c224:	stmdacs	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c228:			; <UNDEFINED> instruction: 0xf0014605
    c22c:	stmdacs	r0, {r0, r1, r2, sl, pc}
    c230:	bge	1d09434 <fputs@plt+0x1d050fc>
    c234:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    c238:			; <UNDEFINED> instruction: 0xf0002b00
    c23c:	vmin.s8	d24, d2, d22
    c240:			; <UNDEFINED> instruction: 0xf00570b9
    c244:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    c248:	bicshi	pc, r6, #1
    c24c:	ldrsbcc	pc, [ip, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    c250:			; <UNDEFINED> instruction: 0xf0012b00
    c254:			; <UNDEFINED> instruction: 0xf6428069
    c258:			; <UNDEFINED> instruction: 0xf0050014
    c25c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    c260:	bichi	pc, r2, #1
    c264:	ldrdcc	pc, [r0, #-132]!	; 0xffffff7c
    c268:	vand	d27, d2, d19
    c26c:			; <UNDEFINED> instruction: 0xf00570f6
    c270:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    c274:	bicshi	pc, r1, #1
    c278:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    c27c:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    c280:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    c284:	smmlaeq	fp, fp, r9, r6
    c288:	addshi	pc, r0, r0, asr #2
    c28c:	teqeq	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    c290:			; <UNDEFINED> instruction: 0xf8d4b120
    c294:	blcs	1879c <fputs@plt+0x14464>
    c298:	orrhi	pc, r0, r2
    c29c:	ldrdeq	pc, [r8, #-132]!	; 0xffffff7c
    c2a0:			; <UNDEFINED> instruction: 0xf8d4b120
    c2a4:	blcs	1886c <fputs@plt+0x14534>
    c2a8:	rsbhi	pc, ip, r2
    c2ac:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    c2b0:			; <UNDEFINED> instruction: 0xf8d4b120
    c2b4:	blcs	187cc <fputs@plt+0x14494>
    c2b8:	cmphi	r0, r2	; <UNPREDICTABLE>
    c2bc:	ldrdeq	pc, [ip, #-132]!	; 0xffffff7c
    c2c0:			; <UNDEFINED> instruction: 0xf8d4b120
    c2c4:	blcs	1889c <fputs@plt+0x14564>
    c2c8:	cmphi	r8, r2	; <UNPREDICTABLE>
    c2cc:	eorvc	pc, r9, r2, asr #4
    c2d0:	blx	fe8c82ec <fputs@plt+0xfe8c3fb4>
    c2d4:			; <UNDEFINED> instruction: 0xf0012800
    c2d8:			; <UNDEFINED> instruction: 0xf642848c
    c2dc:			; <UNDEFINED> instruction: 0xf005000e
    c2e0:	stmdacs	r0, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    c2e4:	ldrbthi	pc, [r4], #-1	; <UNPREDICTABLE>
    c2e8:	rsbvc	pc, r6, r2, asr #4
    c2ec:	blx	fe548308 <fputs@plt+0xfe543fd0>
    c2f0:			; <UNDEFINED> instruction: 0xf0012800
    c2f4:			; <UNDEFINED> instruction: 0xf642845c
    c2f8:			; <UNDEFINED> instruction: 0xf005000f
    c2fc:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    c300:	strbhi	pc, [r4], #-1	; <UNPREDICTABLE>
    c304:	rsbvc	pc, r7, r2, asr #4
    c308:	blx	fe1c8324 <fputs@plt+0xfe1c3fec>
    c30c:			; <UNDEFINED> instruction: 0xf0012800
    c310:			; <UNDEFINED> instruction: 0xf642842c
    c314:			; <UNDEFINED> instruction: 0xf0050010
    c318:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    c31c:	ldrhi	pc, [r4], #-1
    c320:	rsbvc	pc, r8, r2, asr #4
    c324:	blx	1e48340 <fputs@plt+0x1e44008>
    c328:			; <UNDEFINED> instruction: 0xf0012800
    c32c:			; <UNDEFINED> instruction: 0xf64283fc
    c330:			; <UNDEFINED> instruction: 0xf0050011
    c334:	stmdacs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    c338:	mvnhi	pc, #1
    c33c:			; <UNDEFINED> instruction: 0x31adf894
    c340:	blcs	14448 <fputs@plt+0x10110>
    c344:	andshi	pc, pc, r1
    c348:	blx	19c8364 <fputs@plt+0x19c402c>
    c34c:			; <UNDEFINED> instruction: 0xf0012800
    c350:	subscs	r8, r1, r5, lsr #15
    c354:	blx	1848370 <fputs@plt+0x1844038>
    c358:			; <UNDEFINED> instruction: 0xf0012800
    c35c:			; <UNDEFINED> instruction: 0xf89487ac
    c360:	rscscs	r3, r8, lr, lsr #3
    c364:			; <UNDEFINED> instruction: 0xf0002b00
    c368:			; <UNDEFINED> instruction: 0xf00587fb
    c36c:	stmdacs	r0, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    c370:	strhi	pc, [r7, r1]
    c374:			; <UNDEFINED> instruction: 0xf00520f9
    c378:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    c37c:	ldrbhi	pc, [r4, -r1]!	; <UNPREDICTABLE>
    c380:	lslscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    c384:			; <UNDEFINED> instruction: 0xf0412b00
    c388:			; <UNDEFINED> instruction: 0xf89483a8
    c38c:	blcs	18de8 <fputs@plt+0x14ab0>
    c390:	orrhi	pc, lr, #65	; 0x41
    c394:			; <UNDEFINED> instruction: 0xf0052020
    c398:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    c39c:	cmnhi	r1, #1	; <UNPREDICTABLE>
    c3a0:			; <UNDEFINED> instruction: 0xf00520fa
    c3a4:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    c3a8:	cmphi	r6, #1	; <UNPREDICTABLE>
    c3ac:	addscc	pc, r6, #148, 16	; 0x940000
    c3b0:			; <UNDEFINED> instruction: 0xf0402b00
    c3b4:	blls	16db3c <fputs@plt+0x169804>
    c3b8:			; <UNDEFINED> instruction: 0xf013681b
    c3bc:	andle	r0, r5, r0, lsr pc
    c3c0:			; <UNDEFINED> instruction: 0x31adf894
    c3c4:	blcs	30fe0 <fputs@plt+0x2cca8>
    c3c8:	strthi	pc, [r4], #-1
    c3cc:			; <UNDEFINED> instruction: 0x3103f894
    c3d0:	stmdavc	r3!, {r0, r1, r3, r8, fp, ip, sp, pc}
    c3d4:	subcs	fp, r5, fp, lsr #2
    c3d8:	blx	7c83f4 <fputs@plt+0x7c40bc>
    c3dc:			; <UNDEFINED> instruction: 0xf0012800
    c3e0:	andscs	r8, fp, r7, lsr #3
    c3e4:	blx	648400 <fputs@plt+0x6440c8>
    c3e8:			; <UNDEFINED> instruction: 0xf894b968
    c3ec:			; <UNDEFINED> instruction: 0x46015194
    c3f0:	bcc	ff34a774 <fputs@plt+0xff34643c>
    c3f4:			; <UNDEFINED> instruction: 0x4650221b
    c3f8:	strls	r9, [r1, #-512]	; 0xfffffe00
    c3fc:			; <UNDEFINED> instruction: 0x465a447b
    c400:			; <UNDEFINED> instruction: 0xf8fcf005
    c404:	vmax.s8	d20, d2, d5
    c408:			; <UNDEFINED> instruction: 0xf005702c
    c40c:	stmdacs	r0, {r0, r2, r9, fp, ip, sp, lr, pc}
    c410:	ldrbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    c414:	eorsvc	pc, r7, r2, asr #4
    c418:			; <UNDEFINED> instruction: 0xf9fef005
    c41c:			; <UNDEFINED> instruction: 0xf0002800
    c420:	vmax.s8	q12, q1, <illegal reg q12.5>
    c424:			; <UNDEFINED> instruction: 0xf005706d
    c428:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c42c:	strhi	pc, [r0], r0
    c430:	teqlt	r3, r3, lsr #18
    c434:	eorvc	pc, r6, r2, asr #4
    c438:			; <UNDEFINED> instruction: 0xf9eef005
    c43c:			; <UNDEFINED> instruction: 0xf0012800
    c440:	stmibvs	r3!, {r0, r2, r4, sl, pc}
    c444:	vand	d27, d2, d19
    c448:			; <UNDEFINED> instruction: 0xf005702f
    c44c:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c450:	ldrhi	pc, [ip], #-1
    c454:	teqlt	r3, r3, ror #18
    c458:	rsbvc	pc, r2, r2, asr #4
    c45c:			; <UNDEFINED> instruction: 0xf9dcf005
    c460:			; <UNDEFINED> instruction: 0xf0012800
    c464:	mlscs	r0, sl, r4, r8
    c468:			; <UNDEFINED> instruction: 0xf9d6f005
    c46c:			; <UNDEFINED> instruction: 0xf894b968
    c470:	strmi	r5, [r1], -r0, lsr #32
    c474:	bcc	134a7f8 <fputs@plt+0x13464c0>
    c478:	ldrbmi	r2, [r0], -r0, ror #4
    c47c:	strls	r9, [r1, #-512]	; 0xfffffe00
    c480:			; <UNDEFINED> instruction: 0x465a447b
    c484:			; <UNDEFINED> instruction: 0xf8baf005
    c488:	eorcs	r4, r1, r5, lsl #12
    c48c:			; <UNDEFINED> instruction: 0xf9c4f005
    c490:			; <UNDEFINED> instruction: 0xf0002800
    c494:	vmax.s8	d24, d23, d14
    c498:			; <UNDEFINED> instruction: 0xf005603e
    c49c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    c4a0:	ldrbthi	pc, [r6], -r0	; <UNPREDICTABLE>
    c4a4:	eorsvc	pc, r4, r2, asr #4
    c4a8:			; <UNDEFINED> instruction: 0xf9b6f005
    c4ac:			; <UNDEFINED> instruction: 0xf0002800
    c4b0:			; <UNDEFINED> instruction: 0x4620865f
    c4b4:			; <UNDEFINED> instruction: 0x2198f8d4
    c4b8:	andne	pc, r8, #212, 16	; 0xd40000
    c4bc:			; <UNDEFINED> instruction: 0xf9b2f7fe
    c4c0:	eorsvc	pc, r5, r2, asr #4
    c4c4:			; <UNDEFINED> instruction: 0xf9a8f005
    c4c8:			; <UNDEFINED> instruction: 0xf0002800
    c4cc:	vmax.s8	q12, q1, q0
    c4d0:			; <UNDEFINED> instruction: 0xf005704e
    c4d4:	stmdacs	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
    c4d8:	ldrbthi	pc, [lr], -r0	; <UNPREDICTABLE>
    c4dc:	subvc	pc, pc, r2, asr #4
    c4e0:			; <UNDEFINED> instruction: 0xf99af005
    c4e4:			; <UNDEFINED> instruction: 0xf0002800
    c4e8:			; <UNDEFINED> instruction: 0xf10685a9
    c4ec:	strtmi	r0, [r1], -r8, asr #32
    c4f0:	mcr2	7, 7, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    c4f4:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
    c4f8:			; <UNDEFINED> instruction: 0xf0002b01
    c4fc:			; <UNDEFINED> instruction: 0xf8d68577
    c500:	biclt	r3, r3, r4, lsr r2
    c504:	bcs	baa574 <fputs@plt+0xba623c>
    c508:	ldmdavc	fp, {r0, r2, r4, r8, ip, lr, pc}^
    c50c:	mlacs	fp, fp, r9, fp
    c510:			; <UNDEFINED> instruction: 0xf982f005
    c514:			; <UNDEFINED> instruction: 0xf0012800
    c518:			; <UNDEFINED> instruction: 0xf6448708
    c51c:			; <UNDEFINED> instruction: 0xf00560fb
    c520:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    c524:	strbthi	pc, [pc], r1	; <UNPREDICTABLE>
    c528:	subvc	pc, r9, r2, asr #4
    c52c:			; <UNDEFINED> instruction: 0xf974f005
    c530:			; <UNDEFINED> instruction: 0xf0012800
    c534:			; <UNDEFINED> instruction: 0xf8d4870f
    c538:	teqlt	r3, ip, lsr #1
    c53c:	rscvc	pc, r3, r2, asr #4
    c540:			; <UNDEFINED> instruction: 0xf96af005
    c544:			; <UNDEFINED> instruction: 0xf0012800
    c548:			; <UNDEFINED> instruction: 0xf8d48417
    c54c:	ldrhlt	r3, [r3, -r0]!
    c550:	rscvc	pc, sp, r2, asr #4
    c554:			; <UNDEFINED> instruction: 0xf960f005
    c558:			; <UNDEFINED> instruction: 0xf0012800
    c55c:			; <UNDEFINED> instruction: 0xf8d4842e
    c560:	ldrhlt	r3, [r3, -r4]!
    c564:	rscvc	pc, lr, r2, asr #4
    c568:			; <UNDEFINED> instruction: 0xf956f005
    c56c:			; <UNDEFINED> instruction: 0xf0012800
    c570:			; <UNDEFINED> instruction: 0xf8d48435
    c574:	ldrhlt	r3, [r3, -r8]!
    c578:	rscvc	pc, pc, r2, asr #4
    c57c:			; <UNDEFINED> instruction: 0xf94cf005
    c580:			; <UNDEFINED> instruction: 0xf0012800
    c584:	vqshl.s8	d24, d28, d2
    c588:			; <UNDEFINED> instruction: 0xf0057056
    c58c:	stmdacs	r0, {r0, r2, r6, r8, fp, ip, sp, lr, pc}
    c590:	strbthi	pc, [r6], -r0	; <UNPREDICTABLE>
    c594:	subsvc	pc, ip, r2, asr #4
    c598:			; <UNDEFINED> instruction: 0xf93ef005
    c59c:			; <UNDEFINED> instruction: 0xf0002800
    c5a0:	vmin.s8	q12, q1, q0
    c5a4:			; <UNDEFINED> instruction: 0xf005705d
    c5a8:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    c5ac:	ldrthi	pc, [sl], -r0	; <UNPREDICTABLE>
    c5b0:			; <UNDEFINED> instruction: 0xf005209c
    c5b4:	stmdacs	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    c5b8:	ldrhi	pc, [lr], -r0
    c5bc:	ldrdcc	pc, [r4, -r4]!
    c5c0:			; <UNDEFINED> instruction: 0xf642b133
    c5c4:			; <UNDEFINED> instruction: 0xf0050027
    c5c8:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    c5cc:	strthi	pc, [r8], #-1
    c5d0:	ldrdcc	pc, [r8, -r4]!
    c5d4:	vand	d27, d2, d19
    c5d8:			; <UNDEFINED> instruction: 0xf0057063
    c5dc:	stmdacs	r0, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    c5e0:	strhi	pc, [r4], #1
    c5e4:	ldrdcc	pc, [ip, -r4]!
    c5e8:			; <UNDEFINED> instruction: 0xf642b133
    c5ec:			; <UNDEFINED> instruction: 0xf0050013
    c5f0:	stmdacs	r0, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    c5f4:	strhi	pc, [fp], #1
    c5f8:	teqcc	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    c5fc:			; <UNDEFINED> instruction: 0xf642b133
    c600:			; <UNDEFINED> instruction: 0xf0050024
    c604:	stmdacs	r0, {r0, r3, r8, fp, ip, sp, lr, pc}
    c608:	ldrhi	pc, [r2], #1
    c60c:	teqcc	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    c610:			; <UNDEFINED> instruction: 0xf642b133
    c614:			; <UNDEFINED> instruction: 0xf0050025
    c618:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    c61c:	ldrhi	pc, [r9], #1
    c620:	mlacc	sl, r4, r8, pc	; <UNPREDICTABLE>
    c624:			; <UNDEFINED> instruction: 0xf0402b00
    c628:			; <UNDEFINED> instruction: 0xf8948551
    c62c:	blcs	186e0 <fputs@plt+0x143a8>
    c630:	ldrhi	pc, [r8, #-64]!	; 0xffffffc0
    c634:			; <UNDEFINED> instruction: 0x301cf8db
    c638:			; <UNDEFINED> instruction: 0xf0402b00
    c63c:			; <UNDEFINED> instruction: 0xf8d48510
    c640:	blcs	18c68 <fputs@plt+0x14930>
    c644:	strbhi	pc, [sp], -r0	; <UNPREDICTABLE>
    c648:	vcgt.s8	d25, d2, d1
    c64c:			; <UNDEFINED> instruction: 0xf8df7169
    c650:			; <UNDEFINED> instruction: 0x465a3878
    c654:	ldrbmi	r9, [r0], -r0, lsl #2
    c658:	tstcs	r1, fp, ror r4
    c65c:			; <UNDEFINED> instruction: 0xffcef004
    c660:	stmdacs	r0, {r0, r2, ip, pc}
    c664:	ldmibge	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    c668:			; <UNDEFINED> instruction: 0xf005206e
    c66c:	stmiblt	r8, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    c670:			; <UNDEFINED> instruction: 0x51b2f894
    c674:			; <UNDEFINED> instruction: 0xf8df4601
    c678:	rsbcs	r3, lr, #84, 16	; 0x540000
    c67c:	andls	r2, r0, #0, 26
    c680:			; <UNDEFINED> instruction: 0x465a447b
    c684:	andcs	fp, r2, r4, lsl pc
    c688:	andls	r2, r1, r0
    c68c:			; <UNDEFINED> instruction: 0xf0044650
    c690:			; <UNDEFINED> instruction: 0x9005ffb5
    c694:	ldrdeq	lr, [r0, -r4]!
    c698:	movweq	lr, #6736	; 0x1a50
    c69c:	ldrbthi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
    c6a0:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
    c6a4:	bcs	114870 <fputs@plt+0x110538>
    c6a8:	ldrhi	pc, [r1], #1
    c6ac:			; <UNDEFINED> instruction: 0xf0012a06
    c6b0:			; <UNDEFINED> instruction: 0xf0058461
    c6b4:	stmdacs	r0, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
    c6b8:	ldrbthi	pc, [r8], #1	; <UNPREDICTABLE>
    c6bc:	eorcs	pc, r1, #148, 16	; 0x940000
    c6c0:			; <UNDEFINED> instruction: 0xf0402a00
    c6c4:			; <UNDEFINED> instruction: 0xf8948722
    c6c8:	bcs	14f50 <fputs@plt+0x10c18>
    c6cc:	strbthi	pc, [sl], #-65	; 0xffffffbf	; <UNPREDICTABLE>
    c6d0:	eorcs	pc, r2, #148, 16	; 0x940000
    c6d4:			; <UNDEFINED> instruction: 0xf0412a00
    c6d8:			; <UNDEFINED> instruction: 0xf894859d
    c6dc:	bcs	14f70 <fputs@plt+0x10c38>
    c6e0:	ldrhi	pc, [r8, r0, asr #32]
    c6e4:	eorcs	pc, ip, #212, 16	; 0xd40000
    c6e8:			; <UNDEFINED> instruction: 0xf0402a00
    c6ec:			; <UNDEFINED> instruction: 0xf8d4877d
    c6f0:	bcs	14fb8 <fputs@plt+0x10c80>
    c6f4:	strhi	pc, [r9, r0, asr #32]!
    c6f8:	eorscs	pc, r4, #212, 16	; 0xd40000
    c6fc:	vand	d27, d2, d18
    c700:			; <UNDEFINED> instruction: 0xf00570fb
    c704:	stmdacs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    c708:	strbthi	pc, [pc], #1	; c710 <fputs@plt+0x83d8>	; <UNPREDICTABLE>
    c70c:	eorscs	pc, r8, #212, 16	; 0xd40000
    c710:	vand	d27, d2, d18
    c714:			; <UNDEFINED> instruction: 0xf00570fc
    c718:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    c71c:	ldrbhi	pc, [r4], #1	; <UNPREDICTABLE>
    c720:	addsvc	pc, r6, r2, asr #4
    c724:			; <UNDEFINED> instruction: 0xf878f005
    c728:			; <UNDEFINED> instruction: 0xf0002800
    c72c:	addcs	r8, r8, fp, lsr #15
    c730:			; <UNDEFINED> instruction: 0xf872f005
    c734:			; <UNDEFINED> instruction: 0xf894b968
    c738:	strmi	r5, [r1], -r1, ror #4
    c73c:			; <UNDEFINED> instruction: 0x3790f8df
    c740:	ldrbmi	r2, [r0], -r8, lsl #5
    c744:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    c748:	strls	r4, [r1, #-1626]	; 0xfffff9a6
    c74c:			; <UNDEFINED> instruction: 0xff56f004
    c750:	addcs	r9, r9, r5
    c754:			; <UNDEFINED> instruction: 0xf860f005
    c758:			; <UNDEFINED> instruction: 0xf894b968
    c75c:			; <UNDEFINED> instruction: 0x460151b3
    c760:			; <UNDEFINED> instruction: 0x3770f8df
    c764:	ldrbmi	r2, [r0], -r9, lsl #5
    c768:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    c76c:	strls	r4, [r1, #-1626]	; 0xfffff9a6
    c770:			; <UNDEFINED> instruction: 0xff44f004
    c774:	addcs	r9, sl, r5
    c778:			; <UNDEFINED> instruction: 0xf84ef005
    c77c:			; <UNDEFINED> instruction: 0xf0002800
    c780:			; <UNDEFINED> instruction: 0xf8d486b5
    c784:	bcs	149dc <fputs@plt+0x106a4>
    c788:	ldrhi	pc, [r5], r0, asr #32
    c78c:	adcvc	pc, r3, r2, asr #4
    c790:			; <UNDEFINED> instruction: 0xf842f005
    c794:			; <UNDEFINED> instruction: 0xf0012800
    c798:			; <UNDEFINED> instruction: 0xf89480d8
    c79c:	bcs	1512c <fputs@plt+0x10df4>
    c7a0:	adcshi	pc, pc, r1, asr #32
    c7a4:	rsbcs	pc, r3, #148, 16	; 0x940000
    c7a8:			; <UNDEFINED> instruction: 0xf0402a00
    c7ac:			; <UNDEFINED> instruction: 0xf894877c
    c7b0:	sbcscs	r2, r5, r7, ror #4
    c7b4:			; <UNDEFINED> instruction: 0xf0402a00
    c7b8:			; <UNDEFINED> instruction: 0xf0058561
    c7bc:	stmdacs	r0, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
    c7c0:	strhi	pc, [sl, #-1]
    c7c4:	rsbcs	pc, r8, #212, 16	; 0xd40000
    c7c8:			; <UNDEFINED> instruction: 0xf0412a00
    c7cc:			; <UNDEFINED> instruction: 0xf8d484e9
    c7d0:	bcs	15148 <fputs@plt+0x10e10>
    c7d4:	eorhi	pc, r4, r1, asr #32
    c7d8:	ldrdcs	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    c7dc:	vand	d27, d2, d18
    c7e0:			; <UNDEFINED> instruction: 0xf00570ca
    c7e4:	stmdacs	r0, {r0, r3, r4, fp, ip, sp, lr, pc}
    c7e8:	strbhi	pc, [r0], #-1	; <UNPREDICTABLE>
    c7ec:	ldrsbtcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    c7f0:	vand	d27, d2, d18
    c7f4:			; <UNDEFINED> instruction: 0xf00570cb
    c7f8:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
    c7fc:	strbhi	pc, [r2], #1	; <UNPREDICTABLE>
    c800:	mlacs	ip, r4, r8, pc	; <UNPREDICTABLE>
    c804:			; <UNDEFINED> instruction: 0xf0412a00
    c808:			; <UNDEFINED> instruction: 0xf894803b
    c80c:	bcs	148e4 <fputs@plt+0x105ac>
    c810:	andshi	pc, ip, r1, asr #32
    c814:	mlascs	ip, r4, r8, pc	; <UNPREDICTABLE>
    c818:			; <UNDEFINED> instruction: 0xf0412a00
    c81c:			; <UNDEFINED> instruction: 0xf8948046
    c820:	tstlt	r2, ip, ror #4
    c824:	vbic.i16	d22, #170	; 0x00aa
    c828:			; <UNDEFINED> instruction: 0xf1060280
    c82c:	cps	#0
    c830:			; <UNDEFINED> instruction: 0xf88601a0
    c834:			; <UNDEFINED> instruction: 0xf10620fc
    c838:			; <UNDEFINED> instruction: 0xf8c602c0
    c83c:			; <UNDEFINED> instruction: 0xf64400f0
    c840:			; <UNDEFINED> instruction: 0xf8c6606f
    c844:			; <UNDEFINED> instruction: 0xf8c6b0e8
    c848:	stmib	r6, {r2, r3, r5, r6, r7, lr}^
    c84c:			; <UNDEFINED> instruction: 0xf004123d
    c850:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c854:	subshi	pc, r2, r1
    c858:	eorvc	pc, sp, r2, asr #4
    c85c:			; <UNDEFINED> instruction: 0xffdcf004
    c860:			; <UNDEFINED> instruction: 0xf0012800
    c864:			; <UNDEFINED> instruction: 0xf8d4803c
    c868:	teqlt	r2, r0, lsl #4
    c86c:	sbcsvc	pc, fp, r2, asr #4
    c870:			; <UNDEFINED> instruction: 0xffd2f004
    c874:			; <UNDEFINED> instruction: 0xf0012800
    c878:			; <UNDEFINED> instruction: 0xf8d4840a
    c87c:	teqlt	r2, r4, lsl #4
    c880:	andeq	pc, r3, r2, asr #12
    c884:			; <UNDEFINED> instruction: 0xffc8f004
    c888:			; <UNDEFINED> instruction: 0xf0012800
    c88c:	blls	1ed9cc <fputs@plt+0x1e9694>
    c890:	ldmdbvs	r2, {r1, r3, r4, fp, sp, lr}
    c894:	ldrle	r0, [fp, #-1104]!	; 0xfffffbb0
    c898:	ldrdcs	pc, [r4], #132	; 0x84
    c89c:	vand	d27, d2, d18
    c8a0:			; <UNDEFINED> instruction: 0xf00470dc
    c8a4:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8a8:	ldrbhi	pc, [r2], r1	; <UNPREDICTABLE>
    c8ac:	ldrdcs	pc, [r8], #132	; 0x84
    c8b0:	vand	d27, d2, d18
    c8b4:			; <UNDEFINED> instruction: 0xf00470dd
    c8b8:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8bc:	ldrbthi	pc, [r8], r1	; <UNPREDICTABLE>
    c8c0:	ldrdcs	pc, [ip], #132	; 0x84
    c8c4:	vand	d27, d2, d18
    c8c8:			; <UNDEFINED> instruction: 0xf00470de
    c8cc:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8d0:	strbhi	pc, [lr], r1	; <UNPREDICTABLE>
    c8d4:	ldrsbcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    c8d8:			; <UNDEFINED> instruction: 0xf642b132
    c8dc:			; <UNDEFINED> instruction: 0xf004000b
    c8e0:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8e4:	ldrbhi	pc, [r4], r1	; <UNPREDICTABLE>
    c8e8:	ldrsbcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    c8ec:			; <UNDEFINED> instruction: 0xf642b132
    c8f0:			; <UNDEFINED> instruction: 0xf004000c
    c8f4:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c8f8:	strhi	pc, [r8], r1
    c8fc:	ldrsbcs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    c900:			; <UNDEFINED> instruction: 0xf642b132
    c904:			; <UNDEFINED> instruction: 0xf004000d
    c908:	stmdacs	r0, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c90c:	strbthi	pc, [r0], r1	; <UNPREDICTABLE>
    c910:	rsbscs	pc, r8, #212, 16	; 0xd40000
    c914:			; <UNDEFINED> instruction: 0xf0402a00
    c918:			; <UNDEFINED> instruction: 0xf89486f5
    c91c:			; <UNDEFINED> instruction: 0xf894227e
    c920:	bcs	21318 <fputs@plt+0x1cfe0>
    c924:	msrhi	CPSR_x, #0
    c928:	streq	pc, [r2, #-69]	; 0xffffffbb
    c92c:			; <UNDEFINED> instruction: 0xf00420d8
    c930:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c934:	ldrhi	pc, [r6, #-1]
    c938:	rsbscs	pc, sp, #148, 16	; 0x940000
    c93c:			; <UNDEFINED> instruction: 0xf0402a00
    c940:			; <UNDEFINED> instruction: 0xf8d48706
    c944:	ldrshlt	r2, [r2, -r4]!
    c948:	rscvc	pc, r9, r2, asr #4
    c94c:			; <UNDEFINED> instruction: 0xff64f004
    c950:			; <UNDEFINED> instruction: 0xf0012800
    c954:			; <UNDEFINED> instruction: 0xf8d483da
    c958:	ldrshlt	r2, [r2, -r8]!
    c95c:	eorseq	pc, r1, r2, asr #12
    c960:			; <UNDEFINED> instruction: 0xff5af004
    c964:			; <UNDEFINED> instruction: 0xf0012800
    c968:			; <UNDEFINED> instruction: 0xf89483fd
    c96c:	bcs	14d64 <fputs@plt+0x10a2c>
    c970:	strbhi	pc, [r1, -r0, asr #32]	; <UNPREDICTABLE>
    c974:	addcs	pc, ip, #148, 16	; 0x940000
    c978:			; <UNDEFINED> instruction: 0xf0402a00
    c97c:			; <UNDEFINED> instruction: 0xf8948728
    c980:	bcs	153bc <fputs@plt+0x11084>
    c984:	strhi	pc, [pc, -r0, asr #32]
    c988:	addscs	pc, r0, #212, 16	; 0xd40000
    c98c:			; <UNDEFINED> instruction: 0xf894b15a
    c990:	bcs	153e8 <fputs@plt+0x110b0>
    c994:	strbhi	pc, [r0, #-0]!	; <UNPREDICTABLE>
    c998:	andseq	pc, r8, r2, asr #12
    c99c:			; <UNDEFINED> instruction: 0xff3cf004
    c9a0:			; <UNDEFINED> instruction: 0xf0012800
    c9a4:	cfstrsvs	mvf8, [r2], #-828	; 0xfffffcc4
    c9a8:	vand	d27, d2, d18
    c9ac:			; <UNDEFINED> instruction: 0xf00470fe
    c9b0:	stmdacs	r0, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c9b4:	bichi	pc, r7, #1
    c9b8:	blvc	fe9c8010 <fputs@plt+0xfe9c3cd8>
    c9bc:	blvc	ff048498 <fputs@plt+0xff044160>
    c9c0:	blx	44858c <fputs@plt+0x444254>
    c9c4:	ldrbthi	pc, [r2], #768	; 0x300	; <UNPREDICTABLE>
    c9c8:	rsbcs	pc, r0, #148, 16	; 0x940000
    c9cc:			; <UNDEFINED> instruction: 0xf0402a00
    c9d0:			; <UNDEFINED> instruction: 0xf8d486d5
    c9d4:	bcs	ff21548c <fputs@plt+0xff211154>
    c9d8:	vhadd.s8	d29, d0, d6
    c9dc:			; <UNDEFINED> instruction: 0xf004100f
    c9e0:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    c9e4:	strhi	pc, [r6], #-1
    c9e8:	adcscs	pc, r0, #148, 16	; 0x940000
    c9ec:			; <UNDEFINED> instruction: 0xf0402a00
    c9f0:			; <UNDEFINED> instruction: 0xf89487d4
    c9f4:	bcs	154c0 <fputs@plt+0x11188>
    c9f8:	ldrhi	pc, [r8, r0, asr #32]!
    c9fc:	subcs	pc, r8, #212, 16	; 0xd40000
    ca00:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    ca04:			; <UNDEFINED> instruction: 0xf8869b06
    ca08:	tstlt	sl, r4, lsr #32
    ca0c:			; <UNDEFINED> instruction: 0xf102fb01
    ca10:	subcs	pc, r0, #212, 16	; 0xd40000
    ca14:	svcge	0x00129b05
    ca18:	smlabtne	r5, r6, r9, lr
    ca1c:	mrcne	6, 0, r3, cr13, cr12, {0}
    ca20:	stccs	8, cr15, [ip], {70}	; 0x46
    ca24:	svclt	0x00184638
    ca28:			; <UNDEFINED> instruction: 0xf0052501
    ca2c:			; <UNDEFINED> instruction: 0xf8d4fce9
    ca30:	blls	2d55c8 <fputs@plt+0x2d1290>
    ca34:	muleq	r3, r7, r8
    ca38:	addsmi	r3, sl, #268435456	; 0x10000000
    ca3c:	andeq	lr, r3, r6, lsl #17
    ca40:			; <UNDEFINED> instruction: 0xf8c4bf38
    ca44:			; <UNDEFINED> instruction: 0xf08022e4
    ca48:			; <UNDEFINED> instruction: 0xf8998648
    ca4c:			; <UNDEFINED> instruction: 0xf0822000
    ca50:	b	154d25c <fputs@plt+0x1548f24>
    ca54:			; <UNDEFINED> instruction: 0xf43e0302
    ca58:			; <UNDEFINED> instruction: 0x4620ae9c
    ca5c:	andhi	pc, r0, r9, lsl #17
    ca60:			; <UNDEFINED> instruction: 0xf982f7fe
    ca64:	blcs	33680 <fputs@plt+0x2f348>
    ca68:	svcge	0x0063f43e
    ca6c:	mrclt	7, 4, APSR_nzcv, cr3, cr14, {7}
    ca70:			; <UNDEFINED> instruction: 0xf004206f
    ca74:	stmdacs	r0, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ca78:	cfstrdge	mvd15, [lr], #504	; 0x1f8
    ca7c:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ca80:			; <UNDEFINED> instruction: 0xf8df2304
    ca84:	movwls	r0, #5208	; 0x1458
    ca88:	cmncs	pc, #2046820352	; 0x7a000000
    ca8c:	blt	b4aa90 <fputs@plt+0xb46758>
    ca90:			; <UNDEFINED> instruction: 0xf8df4601
    ca94:	stmdals	r4, {r2, r3, r6, sl, ip, lr}
    ca98:	stcvs	6, cr15, [fp], #-272	; 0xfffffef0
    ca9c:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    caa0:	stmdbpl	r5, {r1, r3, r4, r6, r9, sl, lr}^
    caa4:			; <UNDEFINED> instruction: 0x4650447b
    caa8:	andgt	pc, r0, sp, asr #17
    caac:			; <UNDEFINED> instruction: 0xf0049501
    cab0:	strmi	pc, [r5], -r5, lsr #27
    cab4:	stclt	7, cr15, [r2], #-1016	; 0xfffffc08
    cab8:			; <UNDEFINED> instruction: 0x2322e9dd
    cabc:	stmib	r4, {r4, r5, r6, r8, r9, fp, sp, lr}^
    cac0:			; <UNDEFINED> instruction: 0xf7fe2312
    cac4:			; <UNDEFINED> instruction: 0xf8dfbb21
    cac8:	movwcs	r2, #9248	; 0x2420
    cacc:	ldreq	pc, [ip], #-2271	; 0xfffff721
    cad0:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    cad4:			; <UNDEFINED> instruction: 0xf7ff2333
    cad8:	blls	23b3d4 <fputs@plt+0x23709c>
    cadc:	adcseq	pc, r4, #212, 16	; 0xd40000
    cae0:			; <UNDEFINED> instruction: 0xf0412b00
    cae4:			; <UNDEFINED> instruction: 0xf8df826f
    cae8:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
    caec:	strne	pc, [r4], #-2271	; 0xfffff721
    caf0:			; <UNDEFINED> instruction: 0xf7fe4479
    caf4:			; <UNDEFINED> instruction: 0xf8d4f875
    caf8:	blcs	19050 <fputs@plt+0x14d18>
    cafc:	blge	1f89d00 <fputs@plt+0x1f859c8>
    cb00:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    cb04:			; <UNDEFINED> instruction: 0xf47f2b00
    cb08:			; <UNDEFINED> instruction: 0xf7ffab78
    cb0c:			; <UNDEFINED> instruction: 0xf8d4bb93
    cb10:	vhadd.s8	q8, q9, q0
    cb14:	blmi	ffe292dc <fputs@plt+0xffe24fa4>
    cb18:	tstls	r0, sl, asr r6
    cb1c:	andls	r2, r1, r1, lsl #2
    cb20:			; <UNDEFINED> instruction: 0x4650447b
    cb24:	stc2l	0, cr15, [sl, #-16]!
    cb28:			; <UNDEFINED> instruction: 0xf7fe4605
    cb2c:	ldclmi	13, cr11, [r3, #236]!	; 0xec
    cb30:			; <UNDEFINED> instruction: 0xf8d42365
    cb34:	ldrbmi	r0, [r9], -r4, ror #1
    cb38:			; <UNDEFINED> instruction: 0x46ac4af1
    cb3c:	andls	r9, r1, r4, lsl #26
    cb40:			; <UNDEFINED> instruction: 0x4650447a
    cb44:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    cb48:			; <UNDEFINED> instruction: 0xf0049500
    cb4c:			; <UNDEFINED> instruction: 0x4605fb57
    cb50:	mcrrlt	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    cb54:	addeq	pc, r8, #212, 16	; 0xd40000
    cb58:	mvnvc	pc, r2, asr #4
    cb5c:	ldrbmi	r4, [sl], -r9, ror #23
    cb60:	mrscs	r9, (UNDEF: 17)
    cb64:	ldrbtmi	r9, [fp], #-1
    cb68:			; <UNDEFINED> instruction: 0xf0044650
    cb6c:	strmi	pc, [r5], -r7, asr #26
    cb70:	stclt	7, cr15, [r6], #-1016	; 0xfffffc08
    cb74:	ldrdeq	pc, [ip, -r4]
    cb78:	orrvc	pc, r6, r2, asr #4
    cb7c:	ldrbmi	r4, [sl], -r2, ror #23
    cb80:	mrscs	r9, (UNDEF: 17)
    cb84:	ldrbtmi	r9, [fp], #-1
    cb88:			; <UNDEFINED> instruction: 0xf0044650
    cb8c:			; <UNDEFINED> instruction: 0x4605fd37
    cb90:	stcllt	7, cr15, [ip], #1016	; 0x3f8
    cb94:	eoreq	pc, r8, #212, 16	; 0xd40000
    cb98:	tsteq	r6, r2, asr #12	; <UNPREDICTABLE>
    cb9c:			; <UNDEFINED> instruction: 0x465a4bdb
    cba0:	mrscs	r9, (UNDEF: 17)
    cba4:	ldrbtmi	r9, [fp], #-1
    cba8:			; <UNDEFINED> instruction: 0xf0044650
    cbac:	strmi	pc, [r5], -r7, lsr #26
    cbb0:	ldclt	7, cr15, [r9], #-1016	; 0xfffffc08
    cbb4:	andeq	pc, r0, r9, lsl #17
    cbb8:			; <UNDEFINED> instruction: 0xf7fe4620
    cbbc:	tstcs	fp, #13959168	; 0xd50000	; <UNPREDICTABLE>
    cbc0:			; <UNDEFINED> instruction: 0xf7fe9305
    cbc4:			; <UNDEFINED> instruction: 0xf8d4bde8
    cbc8:			; <UNDEFINED> instruction: 0x46015218
    cbcc:	rsbcs	r4, r2, #208, 22	; 0x34000
    cbd0:	andls	r4, r0, #80, 12	; 0x5000000
    cbd4:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    cbd8:			; <UNDEFINED> instruction: 0xf004465a
    cbdc:	strmi	pc, [r5], -pc, lsl #26
    cbe0:	bllt	ff1cabe0 <fputs@plt+0xff1c68a8>
    cbe4:	adcvc	pc, r9, r2, asr #4
    cbe8:	cdp2	0, 1, cr15, cr6, cr4, {0}
    cbec:			; <UNDEFINED> instruction: 0xf0012800
    cbf0:	vrhadd.s8	q12, q1, q14
    cbf4:			; <UNDEFINED> instruction: 0xf00470a8
    cbf8:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    cbfc:	cmphi	r4, r1	; <UNPREDICTABLE>
    cc00:	adcsvc	pc, r2, r2, asr #4
    cc04:	cdp2	0, 0, cr15, cr8, cr4, {0}
    cc08:			; <UNDEFINED> instruction: 0xf0012800
    cc0c:			; <UNDEFINED> instruction: 0xf894813c
    cc10:	blcs	196b8 <fputs@plt+0x15380>
    cc14:	cfldrdge	mvd15, [r6, #-248]	; 0xffffff08
    cc18:	addvc	pc, r6, pc, asr #8
    cc1c:	ldc2l	0, cr15, [ip, #16]!
    cc20:			; <UNDEFINED> instruction: 0xf47e2800
    cc24:			; <UNDEFINED> instruction: 0xf44fad4f
    cc28:	andcs	r7, r1, #402653186	; 0x18000002
    cc2c:	andcc	lr, r0, #3358720	; 0x334000
    cc30:	blmi	fee1e43c <fputs@plt+0xfee1a104>
    cc34:			; <UNDEFINED> instruction: 0x4650465a
    cc38:			; <UNDEFINED> instruction: 0xf004447b
    cc3c:			; <UNDEFINED> instruction: 0x4605fcdf
    cc40:	stcllt	7, cr15, [r0, #-1016]	; 0xfffffc08
    cc44:	ldrsbeq	pc, [ip, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    cc48:	tsteq	r2, r2, asr #12	; <UNPREDICTABLE>
    cc4c:			; <UNDEFINED> instruction: 0x465a4bb2
    cc50:	mrscs	r9, (UNDEF: 17)
    cc54:	ldrbtmi	r9, [fp], #-1
    cc58:			; <UNDEFINED> instruction: 0xf0044650
    cc5c:	strmi	pc, [r5], -pc, asr #25
    cc60:	stclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
    cc64:	orrcs	lr, r6, #212, 18	; 0x350000
    cc68:	ldrbmi	r4, [r0], -r1, lsl #12
    cc6c:	movwcs	lr, #10701	; 0x29cd
    cc70:	bicpl	pc, r2, #1879048196	; 0x70000004
    cc74:	ldrbmi	r9, [sl], -r0, lsl #6
    cc78:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    cc7c:	ldc2	0, cr15, [lr], #16
    cc80:			; <UNDEFINED> instruction: 0xf7fe4605
    cc84:			; <UNDEFINED> instruction: 0xf8d4bcff
    cc88:	vand	q8, q1, q12
    cc8c:	blmi	fe92913c <fputs@plt+0xfe924e04>
    cc90:	tstls	r0, sl, asr r6
    cc94:	andls	r2, r1, r1, lsl #2
    cc98:			; <UNDEFINED> instruction: 0x4650447b
    cc9c:	stc2	0, cr15, [lr], #16
    cca0:			; <UNDEFINED> instruction: 0xf7fe4605
    cca4:	ldmib	r4, {r1, r8, sl, fp, ip, sp, pc}^
    cca8:	strmi	r2, [r1], -r4, lsl #7
    ccac:	stmib	sp, {r4, r6, r9, sl, lr}^
    ccb0:	vcgt.s8	d18, d7, d2
    ccb4:	movwls	r5, #961	; 0x3c1
    ccb8:	blmi	fe69e628 <fputs@plt+0xfe69a2f0>
    ccbc:			; <UNDEFINED> instruction: 0xf004447b
    ccc0:			; <UNDEFINED> instruction: 0x4605fc9d
    ccc4:	ldcllt	7, cr15, [r7], {254}	; 0xfe
    ccc8:	ldrdpl	pc, [r8], r4	; <UNPREDICTABLE>
    cccc:	blmi	fe59e4d8 <fputs@plt+0xfe59a1a0>
    ccd0:			; <UNDEFINED> instruction: 0x46502214
    ccd4:	strls	r9, [r1, #-512]	; 0xfffffe00
    ccd8:			; <UNDEFINED> instruction: 0x465a447b
    ccdc:	stc2	0, cr15, [lr], {4}
    cce0:			; <UNDEFINED> instruction: 0xf7fe4605
    cce4:			; <UNDEFINED> instruction: 0xf8d4bcc1
    cce8:	strmi	r5, [r1], -r4, lsr #1
    ccec:	andscs	r4, r3, #146432	; 0x23c00
    ccf0:	andls	r4, r0, #80, 12	; 0x5000000
    ccf4:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    ccf8:			; <UNDEFINED> instruction: 0xf004465a
    ccfc:			; <UNDEFINED> instruction: 0x4605fc7f
    cd00:	stclt	7, cr15, [ip], #1016	; 0x3f8
    cd04:	ldrdeq	pc, [ip], r4
    cd08:	msrvc	R9_usr, r2
    cd0c:	ldrbmi	r4, [sl], -r8, lsl #23
    cd10:	mrscs	r9, (UNDEF: 17)
    cd14:	ldrbtmi	r9, [fp], #-1
    cd18:			; <UNDEFINED> instruction: 0xf0044650
    cd1c:	strmi	pc, [r5], -pc, ror #24
    cd20:	ldclt	7, cr15, [r6], {254}	; 0xfe
    cd24:			; <UNDEFINED> instruction: 0xf0042034
    cd28:	stmdblt	r0!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    cd2c:			; <UNDEFINED> instruction: 0x5105f894
    cd30:	blmi	fe01e53c <fputs@plt+0xfe01a204>
    cd34:			; <UNDEFINED> instruction: 0x46502234
    cd38:	strls	r9, [r1, #-512]	; 0xfffffe00
    cd3c:			; <UNDEFINED> instruction: 0x465a447b
    cd40:	mrrc2	0, 0, pc, ip, cr4	; <UNPREDICTABLE>
    cd44:	rsbcs	r4, r9, r5, lsl #12
    cd48:	stc2l	0, cr15, [r6, #-16]!
    cd4c:			; <UNDEFINED> instruction: 0xf894b960
    cd50:	strmi	r5, [r1], -r6, lsl #2
    cd54:	rsbcs	r4, r9, #120, 22	; 0x1e000
    cd58:	andls	r4, r0, #80, 12	; 0x5000000
    cd5c:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    cd60:			; <UNDEFINED> instruction: 0xf004465a
    cd64:	strmi	pc, [r5], -fp, asr #24
    cd68:			; <UNDEFINED> instruction: 0xf004203a
    cd6c:	stmdblt	r0!, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    cd70:			; <UNDEFINED> instruction: 0x5100f894
    cd74:	blmi	1c5e580 <fputs@plt+0x1c5a248>
    cd78:			; <UNDEFINED> instruction: 0x4650223a
    cd7c:	strls	r9, [r1, #-512]	; 0xfffffe00
    cd80:			; <UNDEFINED> instruction: 0x465a447b
    cd84:	ldc2	0, cr15, [sl], #-16
    cd88:			; <UNDEFINED> instruction: 0xf8d44605
    cd8c:	cmnlt	r3, ip, ror #3
    cd90:	rscsvc	pc, r4, r2, asr #4
    cd94:	stc2l	0, cr15, [r0, #-16]
    cd98:			; <UNDEFINED> instruction: 0xf0012800
    cd9c:	rsccs	r8, r5, r7, asr r2
    cda0:	ldc2	0, cr15, [sl, #-16]!
    cda4:			; <UNDEFINED> instruction: 0xf0012800
    cda8:	subcs	r8, r4, r3, asr #4
    cdac:	ldc2	0, cr15, [r4, #-16]!
    cdb0:			; <UNDEFINED> instruction: 0xf0002800
    cdb4:			; <UNDEFINED> instruction: 0xf8d48796
    cdb8:	blcs	19450 <fputs@plt+0x15118>
    cdbc:	ldrbhi	pc, [r6, -r0, asr #32]!	; <UNPREDICTABLE>
    cdc0:	blmi	fb35d8 <fputs@plt+0xfaf2a0>
    cdc4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cdc8:	bicseq	r6, sl, #442368	; 0x6c000
    cdcc:	tsthi	r3, r1, lsl #2	; <UNPREDICTABLE>
    cdd0:	rsbcc	pc, r5, #148, 16	; 0x940000
    cdd4:	rsbcs	pc, r4, #148, 16	; 0x940000
    cdd8:			; <UNDEFINED> instruction: 0xf042b10b
    cddc:			; <UNDEFINED> instruction: 0xf8940202
    cde0:	tstlt	fp, r6, ror #4
    cde4:	andeq	pc, r4, #66	; 0x42
    cde8:	andls	r2, r7, #161	; 0xa1
    cdec:	ldc2	0, cr15, [r4, #-16]
    cdf0:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, pc}
    cdf4:	ldrhi	pc, [r2, r0]!
    cdf8:	mlacc	r1, r4, r8, pc	; <UNPREDICTABLE>
    cdfc:			; <UNDEFINED> instruction: 0xf0402b00
    ce00:			; <UNDEFINED> instruction: 0xf8948794
    ce04:	blcs	18e94 <fputs@plt+0x14b5c>
    ce08:	ldrbhi	pc, [sl, -r0, asr #32]!	; <UNPREDICTABLE>
    ce0c:	andsne	pc, sp, r0, asr #4
    ce10:	stc2	0, cr15, [r2, #-16]
    ce14:			; <UNDEFINED> instruction: 0xf47e2800
    ce18:			; <UNDEFINED> instruction: 0xf894ac14
    ce1c:	strmi	r5, [r1], -r8, lsr #3
    ce20:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q3.5>
    ce24:			; <UNDEFINED> instruction: 0x4650121d
    ce28:	strls	r9, [r1, #-512]	; 0xfffffe00
    ce2c:			; <UNDEFINED> instruction: 0x465a447b
    ce30:	blx	ff948e4a <fputs@plt+0xff944b12>
    ce34:			; <UNDEFINED> instruction: 0xf7fe4605
    ce38:			; <UNDEFINED> instruction: 0xf242bc04
    ce3c:			; <UNDEFINED> instruction: 0xf0047020
    ce40:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    ce44:	andhi	pc, pc, r1
    ce48:	eorvc	pc, r2, r2, asr #4
    ce4c:	stc2l	0, cr15, [r4], #16
    ce50:			; <UNDEFINED> instruction: 0xf0002800
    ce54:	blls	16ee34 <fputs@plt+0x16aafc>
    ce58:			; <UNDEFINED> instruction: 0xf7fe681a
    ce5c:			; <UNDEFINED> instruction: 0xf8d4bbef
    ce60:	vrhadd.s8	<illegal reg q10.5>, q9, q12
    ce64:	bmi	de9b08 <fputs@plt+0xde57d0>
    ce68:			; <UNDEFINED> instruction: 0x46504659
    ce6c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    ce70:	blx	1f48e8a <fputs@plt+0x1f44b52>
    ce74:			; <UNDEFINED> instruction: 0xf7fe4605
    ce78:	ldrdcs	fp, [fp], #-180	; 0xffffff4c	; <UNPREDICTABLE>
    ce7c:	stc2l	0, cr15, [ip], {4}
    ce80:			; <UNDEFINED> instruction: 0xf47e2800
    ce84:	vldrmi	d10, [r5, #-792]	; 0xfffffce8
    ce88:	bvs	1815c3c <fputs@plt+0x1811904>
    ce8c:	bmi	b9e7f8 <fputs@plt+0xb9a4c0>
    ce90:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    ce94:	ldrbtmi	r9, [sl], #-1
    ce98:			; <UNDEFINED> instruction: 0xf8554650
    ce9c:	strls	r5, [r0, #-12]
    cea0:	blx	fe0c8eb8 <fputs@plt+0xfe0c4b80>
    cea4:			; <UNDEFINED> instruction: 0xf7fe4605
    cea8:			; <UNDEFINED> instruction: 0xf8d4bbb5
    ceac:	blcs	19424 <fputs@plt+0x150ec>
    ceb0:	ldmibge	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    ceb4:	ldmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ceb8:	andeq	r9, r1, r6, asr #9
    cebc:	muleq	r0, ip, r2
    cec0:	andeq	r9, r1, r8, ror r5
    cec4:	andeq	r9, r1, r4, ror r5
    cec8:	andeq	r9, r1, r8, lsl #12
    cecc:	strdeq	r9, [r1], -r4
    ced0:	andeq	r9, r1, sl, lsl r6
    ced4:	andeq	r9, r1, r6, lsl r6
    ced8:	strdeq	r8, [r1], -r4
    cedc:	andeq	r0, r0, r0, lsr #4
    cee0:	andeq	r0, r0, r0, asr r2
    cee4:	andeq	r8, r1, r4, lsr #13
    cee8:	andeq	r8, r1, r2, asr r8
    ceec:	andeq	r0, r0, r4, lsr #4
    cef0:	andeq	r8, r1, lr, lsl #8
    cef4:	andeq	r8, r1, ip, asr #23
    cef8:	andeq	r8, r1, r0, asr #16
    cefc:	andeq	r0, r0, r8, asr #4
    cf00:	andeq	r8, r1, r4, ror #13
    cf04:	muleq	r1, r6, r6
    cf08:	andeq	r8, r1, lr, lsr #15
    cf0c:	andeq	r8, r1, r2, asr #13
    cf10:	andeq	r8, r1, r2, ror #11
    cf14:	andeq	r8, r1, r4, lsr sl
    cf18:	andeq	r8, r1, r6, lsr #19
    cf1c:	andeq	r8, r1, r2, lsr r9
    cf20:	andeq	r8, r1, r0, asr r9
    cf24:	ldrdeq	r8, [r1], -r0
    cf28:	muleq	r1, ip, r8
    cf2c:	andeq	r8, r1, r6, ror #16
    cf30:	andeq	r8, r1, r6, lsr r8
    cf34:	andeq	r8, r1, r4, lsl r7
    cf38:	andeq	r8, r1, sl, lsl #14
    cf3c:	andeq	r8, r1, r4, lsl #14
    cf40:	andeq	r8, r1, r8, lsl #14
    cf44:	andeq	r8, r1, sl, lsr #11
    cf48:	andeq	r8, r1, lr, ror #10
    cf4c:			; <UNDEFINED> instruction: 0xf004206f
    cf50:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    cf54:	bge	fe04a154 <fputs@plt+0xfe045e1c>
    cf58:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    cf5c:			; <UNDEFINED> instruction: 0xf8df2308
    cf60:	movwls	r0, #5604	; 0x15e4
    cf64:	cmncs	pc, #2046820352	; 0x7a000000
    cf68:	svclt	0x00bef7fe
    cf6c:			; <UNDEFINED> instruction: 0xf43f2d00
    cf70:	strcs	sl, [r1, #-3299]	; 0xfffff31d
    cf74:	ldrdcs	lr, [sl], #74	; 0x4a	; <UNPREDICTABLE>
    cf78:	mcrr2	0, 0, pc, lr, cr4	; <UNPREDICTABLE>
    cf7c:			; <UNDEFINED> instruction: 0xf47f2800
    cf80:	mvncs	sl, #106496	; 0x1a000
    cf84:	stmib	sp, {r0, r9, sp}^
    cf88:	strmi	r3, [r1], -r0, lsl #4
    cf8c:	ldrcc	pc, [r8, #2271]!	; 0x8df
    cf90:			; <UNDEFINED> instruction: 0x4650465a
    cf94:			; <UNDEFINED> instruction: 0xf004447b
    cf98:			; <UNDEFINED> instruction: 0x4605fb31
    cf9c:	blt	30afa0 <fputs@plt+0x306c68>
    cfa0:	vadd.f32	d22, d2, d16
    cfa4:			; <UNDEFINED> instruction: 0xf8df711f
    cfa8:	ldrbmi	r3, [sl], -r4, lsr #11
    cfac:	mrscs	r9, (UNDEF: 17)
    cfb0:	ldrbtmi	r9, [fp], #-1
    cfb4:			; <UNDEFINED> instruction: 0xf0044650
    cfb8:	strmi	pc, [r5], -r1, lsr #22
    cfbc:	bllt	70afbc <fputs@plt+0x706c84>
    cfc0:	andseq	pc, sp, r2, asr #12
    cfc4:	stc2	0, cr15, [r8], #-16
    cfc8:			; <UNDEFINED> instruction: 0xf47e2800
    cfcc:			; <UNDEFINED> instruction: 0xf8d4ab1e
    cfd0:			; <UNDEFINED> instruction: 0xf64251f8
    cfd4:			; <UNDEFINED> instruction: 0xf8df031d
    cfd8:			; <UNDEFINED> instruction: 0x46592578
    cfdc:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    cfe0:			; <UNDEFINED> instruction: 0xf004447a
    cfe4:			; <UNDEFINED> instruction: 0x4605fa7d
    cfe8:	bllt	34afe8 <fputs@plt+0x346cb0>
    cfec:	mulcc	r5, fp, r8
    cff0:			; <UNDEFINED> instruction: 0xf47f2b00
    cff4:			; <UNDEFINED> instruction: 0xf89baa84
    cff8:	blcs	19010 <fputs@plt+0x14cd8>
    cffc:	bge	200a200 <fputs@plt+0x2005ec8>
    d000:	rscsvs	pc, fp, r4, asr #12
    d004:	stc2	0, cr15, [r8], {4}
    d008:	stmdacs	r0, {r0, r9, sl, lr}
    d00c:	orrhi	pc, r2, #1
    d010:	subvc	pc, r9, r2, asr #4
    d014:	stc2	0, cr15, [r0], {4}
    d018:	stmdacs	r0, {r0, r9, sl, lr}
    d01c:	bge	fe30a220 <fputs@plt+0xfe305ee8>
    d020:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    d024:	subvc	pc, r9, #536870916	; 0x20000004
    d028:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    d02c:	ldrbmi	r9, [r0], -r0, lsl #4
    d030:			; <UNDEFINED> instruction: 0xf004465a
    d034:	strmi	pc, [r5], -r3, ror #21
    d038:	blt	1f8b03c <fputs@plt+0x1f86d04>
    d03c:			; <UNDEFINED> instruction: 0x019cf8d4
    d040:	cmpvc	pc, r2, asr #4	; <UNPREDICTABLE>
    d044:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    d048:	tstls	r0, sl, asr r6
    d04c:	andls	r2, r1, r1, lsl #2
    d050:			; <UNDEFINED> instruction: 0x4650447b
    d054:	blx	ff4c906c <fputs@plt+0xff4c4d34>
    d058:			; <UNDEFINED> instruction: 0xf7ff4605
    d05c:			; <UNDEFINED> instruction: 0xf644ba46
    d060:			; <UNDEFINED> instruction: 0xf004607e
    d064:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    d068:	strbhi	pc, [ip, r0]!	; <UNPREDICTABLE>
    d06c:	rsbvc	pc, pc, r2, asr #4
    d070:	blx	ff4c908a <fputs@plt+0xff4c4d52>
    d074:			; <UNDEFINED> instruction: 0xf0002800
    d078:	ldrdcs	r8, [r9], -r6	; <UNPREDICTABLE>
    d07c:	blx	ff349096 <fputs@plt+0xff344d5e>
    d080:			; <UNDEFINED> instruction: 0xf47f2800
    d084:			; <UNDEFINED> instruction: 0x2329aadc
    d088:	stmib	sp, {r0, r9, sp}^
    d08c:	strmi	r3, [r1], -r0, lsl #4
    d090:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    d094:			; <UNDEFINED> instruction: 0x4650465a
    d098:			; <UNDEFINED> instruction: 0xf004447b
    d09c:	strmi	pc, [r5], -pc, lsr #21
    d0a0:	blt	ff38b0a4 <fputs@plt+0xff386d6c>
    d0a4:			; <UNDEFINED> instruction: 0xf004206a
    d0a8:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d0ac:	bge	ff0ca2b0 <fputs@plt+0xff0c5f78>
    d0b0:	strtcc	pc, [ip], #2271	; 0x8df
    d0b4:	rsbcs	r4, sl, #1048576	; 0x100000
    d0b8:	andls	r9, r0, #1
    d0bc:			; <UNDEFINED> instruction: 0x465a447b
    d0c0:			; <UNDEFINED> instruction: 0xf0044650
    d0c4:			; <UNDEFINED> instruction: 0x4605fa9b
    d0c8:	blt	fed4b0cc <fputs@plt+0xfed46d94>
    d0cc:			; <UNDEFINED> instruction: 0xf0042055
    d0d0:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d0d4:	bge	fea8a2d8 <fputs@plt+0xfea85fa0>
    d0d8:	strcc	pc, [r8], #2271	; 0x8df
    d0dc:	subscs	r4, r5, #1048576	; 0x100000
    d0e0:	andls	r9, r0, #1
    d0e4:			; <UNDEFINED> instruction: 0x465a447b
    d0e8:			; <UNDEFINED> instruction: 0xf0044650
    d0ec:	strmi	pc, [r5], -r7, lsl #21
    d0f0:	blt	fe70b0f4 <fputs@plt+0xfe706dbc>
    d0f4:	ldrdpl	pc, [r4, #132]	; 0x84
    d0f8:	teqvc	r7, #536870916	; 0x20000004	; <UNPREDICTABLE>
    d0fc:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d100:			; <UNDEFINED> instruction: 0x46504659
    d104:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    d108:	blx	c49120 <fputs@plt+0xc44de8>
    d10c:			; <UNDEFINED> instruction: 0xf7ff4605
    d110:			; <UNDEFINED> instruction: 0xf8d4b988
    d114:	vrhadd.s8	<illegal reg q10.5>, q9, q0
    d118:			; <UNDEFINED> instruction: 0xf8df732c
    d11c:			; <UNDEFINED> instruction: 0x46592450
    d120:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    d124:			; <UNDEFINED> instruction: 0xf004447a
    d128:	strmi	pc, [r5], -r1, lsr #20
    d12c:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d130:	ldrdpl	pc, [r8, #132]	; 0x84
    d134:	msrvc	SPSR_fsc, #536870916	; 0x20000004
    d138:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d13c:			; <UNDEFINED> instruction: 0x46504659
    d140:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    d144:	blx	4c915c <fputs@plt+0x4c4e24>
    d148:			; <UNDEFINED> instruction: 0xf7ff4605
    d14c:			; <UNDEFINED> instruction: 0xf8dbb971
    d150:	strmi	r5, [r1], -r8
    d154:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    d158:	eorsvc	pc, r5, #536870916	; 0x20000004
    d15c:	andls	r4, r0, #80, 12	; 0x5000000
    d160:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    d164:			; <UNDEFINED> instruction: 0xf004465a
    d168:	strmi	pc, [r5], -r9, asr #20
    d16c:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d170:			; <UNDEFINED> instruction: 0x0198f8d4
    d174:	teqvc	r4, r2, asr #4	; <UNPREDICTABLE>
    d178:			; <UNDEFINED> instruction: 0x465a4bff
    d17c:	mrscs	r9, (UNDEF: 17)
    d180:	ldrbtmi	r9, [fp], #-1
    d184:			; <UNDEFINED> instruction: 0xf0044650
    d188:			; <UNDEFINED> instruction: 0x4605fa39
    d18c:	ldmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d190:	cmncs	r8, #212, 18	; 0x350000
    d194:	ldrbmi	r4, [r0], -r1, lsl #12
    d198:	movwcs	lr, #10701	; 0x29cd
    d19c:	teqvs	lr, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    d1a0:	ldrbmi	r9, [sl], -r0, lsl #6
    d1a4:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
    d1a8:	blx	a491c0 <fputs@plt+0xa44e88>
    d1ac:			; <UNDEFINED> instruction: 0xf7ff4605
    d1b0:			; <UNDEFINED> instruction: 0x4df3b979
    d1b4:			; <UNDEFINED> instruction: 0xf8d42321
    d1b8:			; <UNDEFINED> instruction: 0x465901dc
    d1bc:			; <UNDEFINED> instruction: 0x46ac4af1
    d1c0:	andls	r9, r1, r4, lsl #26
    d1c4:			; <UNDEFINED> instruction: 0x4650447a
    d1c8:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    d1cc:			; <UNDEFINED> instruction: 0xf0049500
    d1d0:			; <UNDEFINED> instruction: 0x4605f815
    d1d4:	ldmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d1d8:			; <UNDEFINED> instruction: 0x0090f8d4
    d1dc:	cmpvc	lr, r2, asr #4	; <UNPREDICTABLE>
    d1e0:	ldrbmi	r4, [sl], -r9, ror #23
    d1e4:	mrscs	r9, (UNDEF: 17)
    d1e8:	ldrbtmi	r9, [fp], #-1
    d1ec:			; <UNDEFINED> instruction: 0xf0044650
    d1f0:	strmi	pc, [r5], -r5, lsl #20
    d1f4:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1f8:	blvc	748850 <fputs@plt+0x744518>
    d1fc:	blmi	ff8dea08 <fputs@plt+0xff8da6d0>
    d200:			; <UNDEFINED> instruction: 0x4650229c
    d204:	lfm	f1, 1, [pc]	; d20c <fputs@plt+0x8ed4>
    d208:	ldrbtmi	r6, [fp], #-3020	; 0xfffff434
    d20c:	mcr	6, 1, r4, cr7, cr10, {2}
    d210:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
    d214:	vstr	d7, [sp, #796]	; 0x31c
    d218:			; <UNDEFINED> instruction: 0xf0047a01
    d21c:	strmi	pc, [r5], -pc, ror #19
    d220:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d224:	vadd.i8	d22, d18, d16
    d228:	blmi	ff6697a4 <fputs@plt+0xff66546c>
    d22c:	tstls	r0, sl, asr r6
    d230:	andls	r2, r1, r1, lsl #2
    d234:			; <UNDEFINED> instruction: 0x4650447b
    d238:			; <UNDEFINED> instruction: 0xf9e0f004
    d23c:			; <UNDEFINED> instruction: 0xf7ff4605
    d240:	stmdavs	r0!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    d244:	cmpvc	ip, r2, asr #4	; <UNPREDICTABLE>
    d248:			; <UNDEFINED> instruction: 0x465a4bd2
    d24c:	mrscs	r9, (UNDEF: 17)
    d250:	ldrbtmi	r9, [fp], #-1
    d254:			; <UNDEFINED> instruction: 0xf0044650
    d258:			; <UNDEFINED> instruction: 0x4605f9d1
    d25c:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d260:	ldrsbpl	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
    d264:	cmpvc	r6, #536870916	; 0x20000004	; <UNPREDICTABLE>
    d268:	ldrbmi	r4, [r9], -fp, asr #21
    d26c:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    d270:			; <UNDEFINED> instruction: 0xf004447a
    d274:			; <UNDEFINED> instruction: 0x4605f97b
    d278:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d27c:	blx	ff349294 <fputs@plt+0xff344f5c>
    d280:			; <UNDEFINED> instruction: 0xf47f2800
    d284:	blmi	ff177d1c <fputs@plt+0xff1739e4>
    d288:	sbcscs	r4, r5, #1048576	; 0x100000
    d28c:	andls	r9, r0, #1
    d290:			; <UNDEFINED> instruction: 0x465a447b
    d294:			; <UNDEFINED> instruction: 0xf0044650
    d298:			; <UNDEFINED> instruction: 0x9005f9b1
    d29c:	blt	fe60b2a0 <fputs@plt+0xfe606f68>
    d2a0:			; <UNDEFINED> instruction: 0xf004206f
    d2a4:	stmdacs	r0, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    d2a8:	ldmge	r6, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d2ac:	movwcs	r4, #10940	; 0x2abc
    d2b0:	movwls	r4, #6308	; 0x18a4
    d2b4:	cmncs	pc, #2046820352	; 0x7a000000
    d2b8:	mrclt	7, 0, APSR_nzcv, cr6, cr14, {7}
    d2bc:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    d2c0:	stcl	7, cr15, [sl, #984]!	; 0x3d8
    d2c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d2c8:	andhi	pc, r2, r1
    d2cc:	mcr	7, 7, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    d2d0:	cmpeq	r0, r4, asr #17	; <UNPREDICTABLE>
    d2d4:			; <UNDEFINED> instruction: 0xf0012800
    d2d8:	movwcs	r8, #4657	; 0x1231
    d2dc:			; <UNDEFINED> instruction: 0xf7fe9308
    d2e0:	strls	fp, [r5, #-3197]	; 0xfffff383
    d2e4:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2e8:	ldrdeq	pc, [r8, #-132]	; 0xffffff7c
    d2ec:	cmpvc	r1, r2, asr #4	; <UNPREDICTABLE>
    d2f0:	ldrbmi	r4, [sl], -sp, lsr #23
    d2f4:	mrscs	r9, (UNDEF: 17)
    d2f8:	ldrbtmi	r9, [fp], #-1
    d2fc:			; <UNDEFINED> instruction: 0xf0044650
    d300:			; <UNDEFINED> instruction: 0x4605f97d
    d304:	stmiblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d308:	ldrdeq	pc, [ip, #-132]	; 0xffffff7c
    d30c:	tsteq	r6, r2, asr #12	; <UNPREDICTABLE>
    d310:	ldrbmi	r4, [sl], -r6, lsr #23
    d314:	mrscs	r9, (UNDEF: 17)
    d318:	ldrbtmi	r9, [fp], #-1
    d31c:			; <UNDEFINED> instruction: 0xf0044650
    d320:	strmi	pc, [r5], -sp, ror #18
    d324:	stmiblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d328:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    d32c:			; <UNDEFINED> instruction: 0xf43e2b00
    d330:			; <UNDEFINED> instruction: 0xf642af99
    d334:			; <UNDEFINED> instruction: 0xf0040014
    d338:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    d33c:	svcge	0x0092f47e
    d340:			; <UNDEFINED> instruction: 0xf6424b9b
    d344:			; <UNDEFINED> instruction: 0xf8d40114
    d348:	ldrbtmi	r0, [fp], #-344	; 0xfffffea8
    d34c:	ldrbmi	r9, [sl], -r0, lsl #2
    d350:	tstcs	r1, r1
    d354:			; <UNDEFINED> instruction: 0xf0044650
    d358:			; <UNDEFINED> instruction: 0x4605f951
    d35c:	svclt	0x0082f7fe
    d360:	blx	16c9378 <fputs@plt+0x16c5040>
    d364:			; <UNDEFINED> instruction: 0xf47f2800
    d368:	mvnscs	sl, #720896	; 0xb0000
    d36c:	stmib	sp, {r0, r9, sp}^
    d370:	strmi	r3, [r1], -r0, lsl #4
    d374:	ldrbmi	r4, [sl], -pc, lsl #23
    d378:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    d37c:			; <UNDEFINED> instruction: 0xf93ef004
    d380:			; <UNDEFINED> instruction: 0xf7fe4605
    d384:			; <UNDEFINED> instruction: 0xf004bffd
    d388:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
    d38c:	svcge	0x00e7f47e
    d390:	andcs	r2, r1, #64, 6
    d394:	andcc	lr, r0, #3358720	; 0x334000
    d398:	blmi	fe1deba4 <fputs@plt+0xfe1da86c>
    d39c:			; <UNDEFINED> instruction: 0x4650465a
    d3a0:			; <UNDEFINED> instruction: 0xf004447b
    d3a4:	strmi	pc, [r5], -fp, lsr #18
    d3a8:	svclt	0x00d9f7fe
    d3ac:			; <UNDEFINED> instruction: 0xf00420e3
    d3b0:	stmdacs	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
    d3b4:	blge	24a5b8 <fputs@plt+0x246280>
    d3b8:	blvc	fe9c8a10 <fputs@plt+0xfe9c46d8>
    d3bc:	blmi	1fd5b50 <fputs@plt+0x1fd1818>
    d3c0:	tstls	r0, sl, asr r6
    d3c4:	ldc	6, cr4, [pc, #320]	; d50c <fputs@plt+0x91d4>
    d3c8:	ldrbtmi	r6, [fp], #-2908	; 0xfffff4a4
    d3cc:	sufs	f2, f7, f1
    d3d0:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
    d3d4:	vstr	d7, [sp, #796]	; 0x31c
    d3d8:			; <UNDEFINED> instruction: 0xf0047a01
    d3dc:	andls	pc, r5, pc, lsl #18
    d3e0:	blt	ffccb3e4 <fputs@plt+0xffcc70ac>
    d3e4:	tstcs	r2, #212, 18	; 0x350000
    d3e8:	ldrbmi	r4, [r0], -r1, lsl #12
    d3ec:	movwcs	lr, #10701	; 0x29cd
    d3f0:			; <UNDEFINED> instruction: 0x53a4f247
    d3f4:	ldrbmi	r9, [sl], -r0, lsl #6
    d3f8:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    d3fc:			; <UNDEFINED> instruction: 0xf8fef004
    d400:			; <UNDEFINED> instruction: 0xf7fe4605
    d404:			; <UNDEFINED> instruction: 0xf004b94b
    d408:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    d40c:	stmiage	r4!, {r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d410:	teqcs	r3, #108, 26	; 0x1b00
    d414:	ldrbmi	r9, [r9], -r1
    d418:	ldrbmi	r4, [r0], -fp, ror #20
    d41c:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    d420:			; <UNDEFINED> instruction: 0xf855447a
    d424:	strls	r5, [r0, #-12]
    d428:	cdp2	0, 14, cr15, cr8, cr3, {0}
    d42c:			; <UNDEFINED> instruction: 0xf7fe4605
    d430:	stmdbmi	r6!, {r0, r1, r4, r7, fp, ip, sp, pc}^
    d434:	ldrbmi	r4, [r9], fp, asr #12
    d438:	ldrmi	r4, [fp], r5, lsl #12
    d43c:	blvs	1c9ed64 <fputs@plt+0x1c9aa2c>
    d440:	tstcs	r7, #2030043136	; 0x79000000
    d444:			; <UNDEFINED> instruction: 0xf7fd9305
    d448:			; <UNDEFINED> instruction: 0x4620fc3d
    d44c:	andpl	pc, r0, fp, lsl #17
    d450:	stc2	7, cr15, [sl], {253}	; 0xfd
    d454:	ldmiblt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    d458:	rscsvc	pc, r7, r2, asr #4
    d45c:			; <UNDEFINED> instruction: 0xf9dcf004
    d460:			; <UNDEFINED> instruction: 0xf47f2800
    d464:	blmi	16b7eec <fputs@plt+0x16b3bb4>
    d468:	mvnsvc	pc, r2, asr #4
    d46c:	addseq	pc, r0, #212, 16	; 0xd40000
    d470:	tstls	r0, fp, ror r4
    d474:	andls	r4, r1, sl, asr r6
    d478:	ldrbmi	r2, [r0], -r1, lsl #2
    d47c:			; <UNDEFINED> instruction: 0xf8bef004
    d480:			; <UNDEFINED> instruction: 0xf7ff9005
    d484:	vpmin.s8	d27, d23, d0
    d488:			; <UNDEFINED> instruction: 0xf00450a5
    d48c:	stmdacs	r0, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    d490:	stmdbge	r6, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d494:			; <UNDEFINED> instruction: 0x2320e9d4
    d498:	ldrbmi	r4, [r0], -r1, lsl #12
    d49c:	movwcs	lr, #10701	; 0x29cd
    d4a0:			; <UNDEFINED> instruction: 0x53a5f247
    d4a4:	ldrbmi	r9, [sl], -r0, lsl #6
    d4a8:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    d4ac:			; <UNDEFINED> instruction: 0xf8a6f004
    d4b0:			; <UNDEFINED> instruction: 0xf7ff9005
    d4b4:	strdcs	fp, [fp], r5
    d4b8:			; <UNDEFINED> instruction: 0xf9aef004
    d4bc:			; <UNDEFINED> instruction: 0xf0012800
    d4c0:	addcs	r8, ip, sp, ror r0
    d4c4:			; <UNDEFINED> instruction: 0xf9a8f004
    d4c8:			; <UNDEFINED> instruction: 0xf47f2800
    d4cc:			; <UNDEFINED> instruction: 0xf8d4a95f
    d4d0:			; <UNDEFINED> instruction: 0x218c0098
    d4d4:	ldrbmi	r4, [sl], -r0, asr #22
    d4d8:	mrscs	r9, (UNDEF: 17)
    d4dc:	ldrbtmi	r9, [fp], #-1
    d4e0:			; <UNDEFINED> instruction: 0xf0044650
    d4e4:	andls	pc, r5, fp, lsl #17
    d4e8:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4ec:	subspl	pc, r8, #212, 16	; 0xd40000
    d4f0:	blmi	e9ecfc <fputs@plt+0xe9a9c4>
    d4f4:	ldrbmi	r2, [r0], -sl, lsl #5
    d4f8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d4fc:	strls	r4, [r1, #-1626]	; 0xfffff9a6
    d500:			; <UNDEFINED> instruction: 0xf87cf004
    d504:			; <UNDEFINED> instruction: 0xf7ff9005
    d508:	rsbscs	fp, r7, ip, lsr r9
    d50c:			; <UNDEFINED> instruction: 0xf984f004
    d510:			; <UNDEFINED> instruction: 0xf47f2800
    d514:	bmi	cb78a4 <fputs@plt+0xcb356c>
    d518:	ldmdami	r2!, {r0, r1, r8, r9, sp}
    d51c:	movwls	r4, #5242	; 0x147a
    d520:	stcls	3, cr2, [r4, #-476]	; 0xfffffe24
    d524:	stmdapl	sp!, {r0, r3, r4, r6, r9, sl, lr}
    d528:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    d52c:	cdp2	0, 6, cr15, cr6, cr3, {0}
    d530:			; <UNDEFINED> instruction: 0xf7ff9005
    d534:	svclt	0x0000b8d2
    d538:	andeq	r0, r0, r0
    d53c:	addmi	r4, pc, r0
    d540:	andeq	r8, r1, r8, lsl r3
    d544:	andeq	r0, r0, r0, lsr #4
    d548:	andeq	r8, r1, r4, ror #18
    d54c:	andeq	r8, r1, lr, lsl #8
    d550:	andeq	r8, r1, r0, lsl r4
    d554:	andeq	r8, r1, lr, ror sl
    d558:	andeq	r8, r1, r8, lsr #20
    d55c:			; <UNDEFINED> instruction: 0x00018bb8
    d560:	andeq	r8, r1, r0, asr fp
    d564:	andeq	r8, r1, r0, lsl fp
    d568:	andeq	r8, r1, lr, lsl #17
    d56c:	andeq	r8, r1, r0, ror #16
    d570:	andeq	r8, r1, r6, ror #16
    d574:	strdeq	r8, [r1], -r2
    d578:			; <UNDEFINED> instruction: 0x000188ba
    d57c:	andeq	r8, r1, lr, ror r8
    d580:	andeq	r0, r0, r4, ror r2
    d584:	andeq	r8, r1, r8, asr #16
    d588:	andeq	r8, r1, sl, ror r8
    d58c:	andeq	r8, r1, r2, asr r9
    d590:	andeq	r8, r1, r4, lsl r9
    d594:	andeq	r8, r1, r2, ror #17
    d598:	andeq	r8, r1, ip, lsr #17
    d59c:	andeq	r8, r1, ip, asr #23
    d5a0:	andeq	r7, r1, r8, asr #31
    d5a4:	andeq	r7, r1, sl, ror ip
    d5a8:	andeq	r8, r1, sl, lsl #7
    d5ac:	andeq	r8, r1, sl, ror r3
    d5b0:	strdeq	r8, [r1], -r6
    d5b4:	ldrdeq	r8, [r1], -sl
    d5b8:	andeq	r8, r1, r4, lsl #9
    d5bc:	andeq	r8, r1, sl, ror #26
    d5c0:	ldrdeq	r8, [r1], -r2
    d5c4:	andeq	r0, r0, r4, lsr #4
    d5c8:	andeq	r7, r1, r4, lsl #30
    d5cc:	andeq	r7, r1, r4, asr #23
    d5d0:	andeq	r8, r1, ip, lsl #25
    d5d4:	andeq	r8, r1, sl, ror #15
    d5d8:	andeq	r8, r1, sl, ror #17
    d5dc:	andeq	r8, r1, r2, lsr #17
    d5e0:	andeq	r8, r1, r8, lsr #15
    d5e4:	andeq	r0, r0, ip, ror #4
    d5e8:			; <UNDEFINED> instruction: 0xf00420b4
    d5ec:	stmdacs	r0, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
    d5f0:	ldmdage	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d5f4:	eoreq	pc, ip, #212, 16	; 0xd40000
    d5f8:			; <UNDEFINED> instruction: 0xf8df21b4
    d5fc:	ldrbmi	r3, [sl], -r8, lsr #27
    d600:	mrscs	r9, (UNDEF: 17)
    d604:	ldrbtmi	r9, [fp], #-1
    d608:			; <UNDEFINED> instruction: 0xf0034650
    d60c:	strdls	pc, [r5], -r7
    d610:	stmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d614:			; <UNDEFINED> instruction: 0xf004209a
    d618:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    d61c:	stmdage	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d620:	stcpl	8, cr15, [r4, #892]	; 0x37c
    d624:			; <UNDEFINED> instruction: 0xf8d4239a
    d628:	ldrbmi	r0, [r9], -r4, lsr #4
    d62c:	ldclcs	8, cr15, [ip, #-892]!	; 0xfffffc84
    d630:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    d634:	ldrbtmi	r9, [sl], #-1
    d638:			; <UNDEFINED> instruction: 0xf8554650
    d63c:	strls	r5, [r0, #-12]
    d640:	ldc2l	0, cr15, [ip, #12]
    d644:			; <UNDEFINED> instruction: 0xf7ff9005
    d648:	vadd.i8	<illegal reg q13.5>, q0, <illegal reg q6.5>
    d64c:			; <UNDEFINED> instruction: 0xf004100b
    d650:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
    d654:	ldmdage	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d658:	ldclpl	8, cr15, [r4, #-892]	; 0xfffffc84
    d65c:	movwne	pc, #45632	; 0xb240	; <UNPREDICTABLE>
    d660:	eorseq	pc, r0, #212, 16	; 0xd40000
    d664:			; <UNDEFINED> instruction: 0xf8df4659
    d668:	strtmi	r2, [ip], ip, asr #26
    d66c:	andls	r9, r1, r4, lsl #26
    d670:			; <UNDEFINED> instruction: 0x4650447a
    d674:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    d678:			; <UNDEFINED> instruction: 0xf0039500
    d67c:	mulls	r5, r5, lr
    d680:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d684:	subseq	pc, r0, #212, 16	; 0xd40000
    d688:	orrsvc	pc, r6, r2, asr #4
    d68c:	stccc	8, cr15, [r8, #-892]!	; 0xfffffc84
    d690:	tstls	r0, sl, asr r6
    d694:	andls	r2, r1, r1, lsl #2
    d698:			; <UNDEFINED> instruction: 0x4650447b
    d69c:			; <UNDEFINED> instruction: 0xffaef003
    d6a0:			; <UNDEFINED> instruction: 0xf7ff9005
    d6a4:	addscs	fp, lr, r4, asr #16
    d6a8:			; <UNDEFINED> instruction: 0xf8b6f004
    d6ac:			; <UNDEFINED> instruction: 0xf0002800
    d6b0:	umullscs	r8, sp, r4, r7
    d6b4:			; <UNDEFINED> instruction: 0xf8b0f004
    d6b8:			; <UNDEFINED> instruction: 0xf47f2800
    d6bc:			; <UNDEFINED> instruction: 0xf8dfa878
    d6c0:			; <UNDEFINED> instruction: 0x46013cfc
    d6c4:	mulls	r1, sp, r2
    d6c8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d6cc:			; <UNDEFINED> instruction: 0x4650465a
    d6d0:			; <UNDEFINED> instruction: 0xff94f003
    d6d4:			; <UNDEFINED> instruction: 0xf7ff9005
    d6d8:			; <UNDEFINED> instruction: 0xf8d4b86a
    d6dc:	stmib	r4, {r3, r6, r7, r9}^
    d6e0:			; <UNDEFINED> instruction: 0xf00488b8
    d6e4:			; <UNDEFINED> instruction: 0xf8d4fcdb
    d6e8:			; <UNDEFINED> instruction: 0xf8d422dc
    d6ec:	andcc	r0, r1, #212, 4	; 0x4000000d
    d6f0:	sbchi	pc, r8, #196, 16	; 0xc40000
    d6f4:	sbcscs	pc, ip, #196, 16	; 0xc40000
    d6f8:	mcrr	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
    d6fc:	sbcshi	pc, r4, #196, 16	; 0xc40000
    d700:	stmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d704:			; <UNDEFINED> instruction: 0xf00420d2
    d708:	stmdacs	r0, {r0, r1, r2, r7, fp, ip, sp, lr, pc}
    d70c:	stmdbge	r5, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d710:	rsbseq	pc, r8, #212, 16	; 0xd40000
    d714:			; <UNDEFINED> instruction: 0xf8df21d2
    d718:	ldrbmi	r3, [sl], -r8, lsr #25
    d71c:	mrscs	r9, (UNDEF: 17)
    d720:	ldrbtmi	r9, [fp], #-1
    d724:			; <UNDEFINED> instruction: 0xf0034650
    d728:	andls	pc, r5, r9, ror #30
    d72c:	ldmlt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d730:	andcs	r2, r1, #335544321	; 0x14000001
    d734:	andcc	lr, r0, #3358720	; 0x334000
    d738:			; <UNDEFINED> instruction: 0xf8df4601
    d73c:	ldrbmi	r3, [sl], -r8, lsl #25
    d740:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    d744:			; <UNDEFINED> instruction: 0xff5af003
    d748:			; <UNDEFINED> instruction: 0xf7fe4605
    d74c:	vceq.f32	<illegal reg q13.5>, q0, q5
    d750:			; <UNDEFINED> instruction: 0xf0041005
    d754:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
    d758:	ldmge	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d75c:	movwne	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    d760:	stmib	sp, {r0, r9, sp}^
    d764:	strmi	r3, [r1], -r0, lsl #4
    d768:	mrrccc	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    d76c:			; <UNDEFINED> instruction: 0x4650465a
    d770:			; <UNDEFINED> instruction: 0xf003447b
    d774:	andls	pc, r5, r3, asr #30
    d778:	stmialt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d77c:			; <UNDEFINED> instruction: 0xf00420f2
    d780:	stmdacs	r0, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
    d784:	stmdbge	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d788:	andcs	r2, r1, #-939524093	; 0xc8000003
    d78c:	andcc	lr, r0, #3358720	; 0x334000
    d790:			; <UNDEFINED> instruction: 0xf8df4601
    d794:			; <UNDEFINED> instruction: 0x465a3c38
    d798:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    d79c:			; <UNDEFINED> instruction: 0xff2ef003
    d7a0:			; <UNDEFINED> instruction: 0xf7ff9005
    d7a4:	rsccs	fp, r2, r6, lsl r9
    d7a8:			; <UNDEFINED> instruction: 0xf836f004
    d7ac:			; <UNDEFINED> instruction: 0xf47f2800
    d7b0:			; <UNDEFINED> instruction: 0xf8dfa8eb
    d7b4:			; <UNDEFINED> instruction: 0x46013c1c
    d7b8:	andls	r2, r1, r2, ror #5
    d7bc:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d7c0:			; <UNDEFINED> instruction: 0x4650465a
    d7c4:			; <UNDEFINED> instruction: 0xff1af003
    d7c8:			; <UNDEFINED> instruction: 0xf7ff9005
    d7cc:	ldrdcs	fp, [r1], #141	; 0x8d	; <UNPREDICTABLE>
    d7d0:			; <UNDEFINED> instruction: 0xf822f004
    d7d4:			; <UNDEFINED> instruction: 0xf47f2800
    d7d8:			; <UNDEFINED> instruction: 0xf8dfa8d2
    d7dc:			; <UNDEFINED> instruction: 0x46013bf8
    d7e0:	andls	r2, r1, r1, ror #5
    d7e4:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d7e8:			; <UNDEFINED> instruction: 0x4650465a
    d7ec:			; <UNDEFINED> instruction: 0xff06f003
    d7f0:			; <UNDEFINED> instruction: 0xf7ff9005
    d7f4:	sbcscs	fp, sl, r4, asr #17
    d7f8:			; <UNDEFINED> instruction: 0xf80ef004
    d7fc:			; <UNDEFINED> instruction: 0xf47f2800
    d800:	bicscs	sl, sl, #12124160	; 0xb90000
    d804:	stmib	sp, {r0, r9, sp}^
    d808:	strmi	r3, [r1], -r0, lsl #4
    d80c:	blcc	ff24bb90 <fputs@plt+0xff247858>
    d810:			; <UNDEFINED> instruction: 0x4650465a
    d814:			; <UNDEFINED> instruction: 0xf003447b
    d818:	strdls	pc, [r5], -r1
    d81c:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d820:			; <UNDEFINED> instruction: 0xf00320b2
    d824:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d828:	svcge	0x00d6f47e
    d82c:	subspl	pc, ip, #212, 16	; 0xd40000
    d830:			; <UNDEFINED> instruction: 0xf8df4601
    d834:	adcscs	r3, r2, #168, 22	; 0x2a000
    d838:	andls	r4, r0, #80, 12	; 0x5000000
    d83c:			; <UNDEFINED> instruction: 0x465a447b
    d840:			; <UNDEFINED> instruction: 0xf0039501
    d844:	ldrdls	pc, [r5], -fp
    d848:	svclt	0x00c6f7fe
    d84c:			; <UNDEFINED> instruction: 0xf00320b5
    d850:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d854:	svcge	0x00def47e
    d858:	blpl	fe14bbdc <fputs@plt+0xfe1478a4>
    d85c:	blvs	816738 <fputs@plt+0x812400>
    d860:			; <UNDEFINED> instruction: 0xf8df4659
    d864:	strtmi	r2, [ip], r0, lsl #23
    d868:	andls	r9, r1, r4, lsl #26
    d86c:			; <UNDEFINED> instruction: 0x4650447a
    d870:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    d874:			; <UNDEFINED> instruction: 0xf0039500
    d878:	strdls	pc, [r5], -fp
    d87c:	svclt	0x00caf7fe
    d880:			; <UNDEFINED> instruction: 0xf00320bc
    d884:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d888:	svcge	0x00bff47e
    d88c:	andcs	r2, r1, #188, 6	; 0xf0000002
    d890:	andcc	lr, r0, #3358720	; 0x334000
    d894:			; <UNDEFINED> instruction: 0xf8df4601
    d898:			; <UNDEFINED> instruction: 0x465a3b50
    d89c:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    d8a0:	cdp2	0, 10, cr15, cr12, cr3, {0}
    d8a4:			; <UNDEFINED> instruction: 0xf7fe9005
    d8a8:	ldrhtcs	fp, [r6], r0
    d8ac:			; <UNDEFINED> instruction: 0xffb4f003
    d8b0:			; <UNDEFINED> instruction: 0xf47e2800
    d8b4:			; <UNDEFINED> instruction: 0xf8dfafb4
    d8b8:			; <UNDEFINED> instruction: 0x23b65b28
    d8bc:	ldrbmi	r6, [r9], -r0, lsr #23
    d8c0:	blcs	a4bc44 <fputs@plt+0xa4790c>
    d8c4:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    d8c8:	ldrbtmi	r9, [sl], #-1
    d8cc:			; <UNDEFINED> instruction: 0xf8554650
    d8d0:	strls	r5, [r0, #-12]
    d8d4:	stc2l	0, cr15, [ip], {3}
    d8d8:			; <UNDEFINED> instruction: 0xf7fe9005
    d8dc:			; <UNDEFINED> instruction: 0xf8dfbfa0
    d8e0:			; <UNDEFINED> instruction: 0x46013b10
    d8e4:	eorvc	pc, sp, #536870916	; 0x20000004
    d8e8:	andls	r4, r0, #80, 12	; 0x5000000
    d8ec:			; <UNDEFINED> instruction: 0x465a447b
    d8f0:			; <UNDEFINED> instruction: 0xf0039601
    d8f4:	andls	pc, r5, r3, lsl #29
    d8f8:	svclt	0x00b5f7fe
    d8fc:	strmi	r9, [r1], -r4, lsl #30
    d900:	bpl	ffc4bc84 <fputs@plt+0xffc4794c>
    d904:	rsbvs	pc, pc, r4, asr #12
    d908:	bcc	ffb4bc8c <fputs@plt+0xffb47954>
    d90c:	ldmdbpl	sp!, {r1, r3, r4, r6, r9, sl, lr}^
    d910:	andls	r4, r0, fp, ror r4
    d914:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    d918:	cdp2	0, 7, cr15, cr0, cr3, {0}
    d91c:			; <UNDEFINED> instruction: 0xf7fe9005
    d920:	umullscs	fp, r6, fp, pc	; <UNPREDICTABLE>
    d924:			; <UNDEFINED> instruction: 0xff78f003
    d928:			; <UNDEFINED> instruction: 0xf47e2800
    d92c:			; <UNDEFINED> instruction: 0xf8dfaf3b
    d930:	strmi	r3, [r1], -ip, asr #21
    d934:	mulls	r1, r6, r2
    d938:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d93c:			; <UNDEFINED> instruction: 0x4650465a
    d940:	cdp2	0, 5, cr15, cr12, cr3, {0}
    d944:			; <UNDEFINED> instruction: 0xf7fe9005
    d948:			; <UNDEFINED> instruction: 0xf8d4bf2d
    d94c:	vqsub.s8	q8, q1, q2
    d950:			; <UNDEFINED> instruction: 0xf8df71a3
    d954:	ldrbmi	r3, [sl], -ip, lsr #21
    d958:	mrscs	r9, (UNDEF: 17)
    d95c:	ldrbtmi	r9, [fp], #-1
    d960:			; <UNDEFINED> instruction: 0xf0034650
    d964:	andls	pc, r5, fp, asr #28
    d968:	svclt	0x0017f7fe
    d96c:	addvc	pc, fp, pc, asr #8
    d970:			; <UNDEFINED> instruction: 0xff52f003
    d974:			; <UNDEFINED> instruction: 0xf47f2800
    d978:	vst2.16	{d26-d27}, [pc], r1
    d97c:	movwls	r7, #907	; 0x38b
    d980:	bcc	fe04bd04 <fputs@plt+0xfe0479cc>
    d984:	andcs	r4, r1, #1048576	; 0x100000
    d988:	andls	r4, r1, #80, 12	; 0x5000000
    d98c:			; <UNDEFINED> instruction: 0x465a447b
    d990:	cdp2	0, 3, cr15, cr4, cr3, {0}
    d994:			; <UNDEFINED> instruction: 0xf7ff9005
    d998:	vst2.8	{d27-d28}, [pc :256], r1
    d99c:			; <UNDEFINED> instruction: 0xf0037089
    d9a0:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d9a4:	stmdage	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    d9a8:	orrvc	pc, r9, #1325400064	; 0x4f000000
    d9ac:	stmib	sp, {r0, r9, sp}^
    d9b0:	strmi	r3, [r1], -r0, lsl #4
    d9b4:	bcc	144bd38 <fputs@plt+0x1447a00>
    d9b8:			; <UNDEFINED> instruction: 0x4650465a
    d9bc:			; <UNDEFINED> instruction: 0xf003447b
    d9c0:	andls	pc, r5, sp, lsl lr	; <UNPREDICTABLE>
    d9c4:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d9c8:			; <UNDEFINED> instruction: 0xf003206f
    d9cc:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d9d0:	cfstrdge	mvd15, [r2, #-500]	; 0xfffffe0c
    d9d4:	bcs	d4bd58 <fputs@plt+0xd47a20>
    d9d8:			; <UNDEFINED> instruction: 0xf8df2301
    d9dc:	movwls	r0, #6612	; 0x19d4
    d9e0:	cmncs	pc, #2046820352	; 0x7a000000
    d9e4:	blt	fe04b9e4 <fputs@plt+0xfe0476ac>
    d9e8:	bcc	94bd6c <fputs@plt+0x947a34>
    d9ec:	tsteq	r4, r2, asr #12	; <UNPREDICTABLE>
    d9f0:	ldrsbeq	pc, [ip, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    d9f4:	strt	r4, [r9], #1147	; 0x47b
    d9f8:	ldrsbeq	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    d9fc:			; <UNDEFINED> instruction: 0x71b9f242
    da00:	bcc	44bd84 <fputs@plt+0x447a4c>
    da04:	tstls	r0, sl, asr r6
    da08:	andls	r2, r1, r1, lsl #2
    da0c:			; <UNDEFINED> instruction: 0x4650447b
    da10:	ldc2l	0, cr15, [r4, #12]!
    da14:			; <UNDEFINED> instruction: 0xf7fe4605
    da18:			; <UNDEFINED> instruction: 0xf8d4bc19
    da1c:	vrhadd.s8	q8, q1, q8
    da20:			; <UNDEFINED> instruction: 0xf8df71f6
    da24:			; <UNDEFINED> instruction: 0x465a39f4
    da28:	mrscs	r9, (UNDEF: 17)
    da2c:	ldrbtmi	r9, [fp], #-1
    da30:			; <UNDEFINED> instruction: 0xf0034650
    da34:	strmi	pc, [r5], -r3, ror #27
    da38:	ldclt	7, cr15, [lr], {254}	; 0xfe
    da3c:	ldrsbcc	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    da40:			; <UNDEFINED> instruction: 0xf43e2b00
    da44:			; <UNDEFINED> instruction: 0xf8dfabf7
    da48:			; <UNDEFINED> instruction: 0xf8d419d4
    da4c:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    da50:			; <UNDEFINED> instruction: 0xf8c6f7fd
    da54:	bllt	ffbcba54 <fputs@plt+0xffbc771c>
    da58:	stmibpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    da5c:			; <UNDEFINED> instruction: 0xf8d423fa
    da60:			; <UNDEFINED> instruction: 0x465901d4
    da64:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    da68:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    da6c:	ldrbtmi	r9, [sl], #-1
    da70:			; <UNDEFINED> instruction: 0xf8554650
    da74:	strls	r5, [r0, #-12]
    da78:	blx	ff049a8e <fputs@plt+0xff045756>
    da7c:			; <UNDEFINED> instruction: 0xf7fe4605
    da80:			; <UNDEFINED> instruction: 0xf8d4bc95
    da84:			; <UNDEFINED> instruction: 0x232051d0
    da88:	ldrdcs	pc, [ip, #132]	; 0x84
    da8c:			; <UNDEFINED> instruction: 0xf8df4659
    da90:			; <UNDEFINED> instruction: 0x4650c990
    da94:	stcls	3, cr4, [r4, #-168]	; 0xffffff58
    da98:			; <UNDEFINED> instruction: 0xf8df9201
    da9c:			; <UNDEFINED> instruction: 0xf855298c
    daa0:	ldrbtmi	r5, [sl], #-12
    daa4:			; <UNDEFINED> instruction: 0xf0039500
    daa8:	strmi	pc, [r5], -r9, lsr #23
    daac:	ldcllt	7, cr15, [r8], #-1016	; 0xfffffc08
    dab0:			; <UNDEFINED> instruction: 0xf00320e9
    dab4:	stmdacs	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    dab8:	cfstrdge	mvd15, [ip], #-504	; 0xfffffe08
    dabc:	andcs	r2, r1, #-1543503869	; 0xa4000003
    dac0:	andcc	lr, r0, #3358720	; 0x334000
    dac4:			; <UNDEFINED> instruction: 0xf8df4601
    dac8:	ldrbmi	r3, [sl], -r4, ror #18
    dacc:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    dad0:	ldc2	0, cr15, [r4, #12]
    dad4:			; <UNDEFINED> instruction: 0xf7fe4605
    dad8:	rsccs	fp, r8, sp, asr ip
    dadc:	cdp2	0, 9, cr15, cr12, cr3, {0}
    dae0:			; <UNDEFINED> instruction: 0xf47e2800
    dae4:	mvncs	sl, #20992	; 0x5200
    dae8:	stmib	sp, {r0, r9, sp}^
    daec:	strmi	r3, [r1], -r0, lsl #4
    daf0:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    daf4:			; <UNDEFINED> instruction: 0x4650465a
    daf8:			; <UNDEFINED> instruction: 0xf003447b
    dafc:			; <UNDEFINED> instruction: 0x4605fd7f
    db00:	mcrrlt	7, 15, pc, r3, cr14	; <UNPREDICTABLE>
    db04:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    db08:	tsteq	r1, r2, asr #12	; <UNPREDICTABLE>
    db0c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    db10:	tstls	r0, sl, asr r6
    db14:	andls	r2, r1, r1, lsl #2
    db18:			; <UNDEFINED> instruction: 0x4650447b
    db1c:	stc2l	0, cr15, [lr, #-12]!
    db20:			; <UNDEFINED> instruction: 0xf7fe4605
    db24:			; <UNDEFINED> instruction: 0xf8d4bc0b
    db28:	vand	q8, q1, q8
    db2c:			; <UNDEFINED> instruction: 0xf8df7168
    db30:	ldrbmi	r3, [sl], -r8, lsl #18
    db34:	mrscs	r9, (UNDEF: 17)
    db38:	ldrbtmi	r9, [fp], #-1
    db3c:			; <UNDEFINED> instruction: 0xf0034650
    db40:			; <UNDEFINED> instruction: 0x4605fd5d
    db44:	bllt	ffd0bb44 <fputs@plt+0xffd0780c>
    db48:	ldrdeq	pc, [ip, #-132]!	; 0xffffff7c
    db4c:	tsteq	r0, r2, asr #12	; <UNPREDICTABLE>
    db50:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    db54:	tstls	r0, sl, asr r6
    db58:	andls	r2, r1, r1, lsl #2
    db5c:			; <UNDEFINED> instruction: 0x4650447b
    db60:	stc2l	0, cr15, [ip, #-12]
    db64:			; <UNDEFINED> instruction: 0xf7fe4605
    db68:			; <UNDEFINED> instruction: 0xf8d4bbdb
    db6c:	vrhadd.s8	q8, q1, q12
    db70:			; <UNDEFINED> instruction: 0xf8df7167
    db74:	ldrbmi	r3, [sl], -ip, asr #17
    db78:	mrscs	r9, (UNDEF: 17)
    db7c:	ldrbtmi	r9, [fp], #-1
    db80:			; <UNDEFINED> instruction: 0xf0034650
    db84:			; <UNDEFINED> instruction: 0x4605fd3b
    db88:	bllt	ff10bb88 <fputs@plt+0xff107850>
    db8c:	ldrdeq	pc, [r4, #-132]	; 0xffffff7c
    db90:	tsteq	pc, r2, asr #12	; <UNPREDICTABLE>
    db94:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    db98:	tstls	r0, sl, asr r6
    db9c:	andls	r2, r1, r1, lsl #2
    dba0:			; <UNDEFINED> instruction: 0x4650447b
    dba4:	stc2	0, cr15, [sl, #-12]!
    dba8:			; <UNDEFINED> instruction: 0xf7fe4605
    dbac:			; <UNDEFINED> instruction: 0xf8d4bbab
    dbb0:	vrhadd.s8	q8, q1, q0
    dbb4:			; <UNDEFINED> instruction: 0xf8df7166
    dbb8:			; <UNDEFINED> instruction: 0x465a3890
    dbbc:	mrscs	r9, (UNDEF: 17)
    dbc0:	ldrbtmi	r9, [fp], #-1
    dbc4:			; <UNDEFINED> instruction: 0xf0034650
    dbc8:			; <UNDEFINED> instruction: 0x4605fd19
    dbcc:	bllt	fe50bbcc <fputs@plt+0xfe507894>
    dbd0:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    dbd4:	tsteq	lr, r2, asr #12	; <UNPREDICTABLE>
    dbd8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    dbdc:	tstls	r0, sl, asr r6
    dbe0:	andls	r2, r1, r1, lsl #2
    dbe4:			; <UNDEFINED> instruction: 0x4650447b
    dbe8:	stc2	0, cr15, [r8, #-12]
    dbec:			; <UNDEFINED> instruction: 0xf7fe4605
    dbf0:			; <UNDEFINED> instruction: 0xf8d4bb7b
    dbf4:	vand	d16, d2, d24
    dbf8:			; <UNDEFINED> instruction: 0xf8df7129
    dbfc:			; <UNDEFINED> instruction: 0x465a3854
    dc00:	mrscs	r9, (UNDEF: 17)
    dc04:	ldrbtmi	r9, [fp], #-1
    dc08:			; <UNDEFINED> instruction: 0xf0034650
    dc0c:			; <UNDEFINED> instruction: 0x4605fcf7
    dc10:	bllt	190bc10 <fputs@plt+0x19078d8>
    dc14:	mcr2	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    dc18:	stmdacs	r0, {r3, ip, pc}
    dc1c:	strhi	pc, [r6, #-0]
    dc20:			; <UNDEFINED> instruction: 0xf8df4601
    dc24:	ldrbtmi	r0, [r8], #-2096	; 0xfffff7d0
    dc28:	b	fec4bc08 <fputs@plt+0xfec478d0>
    dc2c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    dc30:	strbthi	pc, [r0], #0	; <UNPREDICTABLE>
    dc34:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    dc38:	bicvc	pc, r7, r2, asr #4
    dc3c:	andls	r4, r1, sl, asr r6
    dc40:	tstls	r0, fp, ror r4
    dc44:	tstcs	r1, r0, asr r6
    dc48:	ldc2l	0, cr15, [r8], {3}
    dc4c:	strtmi	r4, [r8], -r3, lsl #12
    dc50:			; <UNDEFINED> instruction: 0xf7f6461d
    dc54:	ldccs	8, cr14, [r0, #-312]!	; 0xfffffec8
    dc58:			; <UNDEFINED> instruction: 0xf0009808
    dc5c:			; <UNDEFINED> instruction: 0xf7f68556
    dc60:	vstrcs.16	s28, [r0, #-288]	; 0xfffffee0	; <UNPREDICTABLE>
    dc64:	blge	feccad64 <fputs@plt+0xfecc6a2c>
    dc68:	ldcllt	7, cr15, [r7, #-1012]	; 0xfffffc0c
    dc6c:	vmla.i8	d22, d2, d16
    dc70:			; <UNDEFINED> instruction: 0xf8df7126
    dc74:	ldrbmi	r3, [sl], -r8, ror #15
    dc78:	mrscs	r9, (UNDEF: 17)
    dc7c:	ldrbtmi	r9, [fp], #-1
    dc80:			; <UNDEFINED> instruction: 0xf0034650
    dc84:			; <UNDEFINED> instruction: 0x4605fcbb
    dc88:	bllt	ff70bc88 <fputs@plt+0xff707950>
    dc8c:	vmla.i8	d22, d18, d16
    dc90:			; <UNDEFINED> instruction: 0xf8df712f
    dc94:	ldrbmi	r3, [sl], -ip, asr #15
    dc98:	mrscs	r9, (UNDEF: 17)
    dc9c:	ldrbtmi	r9, [fp], #-1
    dca0:			; <UNDEFINED> instruction: 0xf0034650
    dca4:	strmi	pc, [r5], -fp, lsr #25
    dca8:	bllt	ff54bca8 <fputs@plt+0xff547970>
    dcac:			; <UNDEFINED> instruction: 0xf0032054
    dcb0:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    dcb4:	stmge	ip, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    dcb8:	sbfxpl	pc, pc, #17, #9
    dcbc:			; <UNDEFINED> instruction: 0xf8d42354
    dcc0:	ldrbmi	r0, [r9], -r4, lsr #3
    dcc4:	sbfxcs	pc, pc, #17, #1
    dcc8:	stcls	6, cr4, [r4, #-688]	; 0xfffffd50
    dccc:	ldrbtmi	r9, [sl], #-1
    dcd0:			; <UNDEFINED> instruction: 0xf8554650
    dcd4:	strls	r5, [r0, #-12]
    dcd8:	blx	fe449cec <fputs@plt+0xfe4459b4>
    dcdc:			; <UNDEFINED> instruction: 0xf7ff4605
    dce0:	svcvs	0x00a5b877
    dce4:			; <UNDEFINED> instruction: 0xf8df4601
    dce8:	subcs	r3, r4, #132, 14	; 0x2100000
    dcec:	andls	r4, r0, #80, 12	; 0x5000000
    dcf0:	ldrbtmi	r9, [fp], #-1281	; 0xfffffaff
    dcf4:			; <UNDEFINED> instruction: 0xf003465a
    dcf8:	strmi	pc, [r5], -r1, lsl #25
    dcfc:	ldmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd00:			; <UNDEFINED> instruction: 0xf00320cf
    dd04:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    dd08:	stmge	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    dd0c:	andcs	r2, r1, #1006632963	; 0x3c000003
    dd10:	andcc	lr, r0, #3358720	; 0x334000
    dd14:			; <UNDEFINED> instruction: 0xf8df4601
    dd18:			; <UNDEFINED> instruction: 0x465a3758
    dd1c:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    dd20:	stc2l	0, cr15, [ip], #-12
    dd24:			; <UNDEFINED> instruction: 0xf7ff4605
    dd28:	vtst.8	<illegal reg q13.5>, q1, <illegal reg q8.5>
    dd2c:			; <UNDEFINED> instruction: 0xf0037076
    dd30:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    dd34:	stmdage	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    dd38:			; <UNDEFINED> instruction: 0x0738f8df
    dd3c:	cmnvc	r6, r2, asr #4	; <UNPREDICTABLE>
    dd40:			; <UNDEFINED> instruction: 0x3734f8df
    dd44:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    dd48:	andls	r9, r1, r0, lsl #2
    dd4c:	tstcs	r1, fp, ror r4
    dd50:			; <UNDEFINED> instruction: 0xf0034650
    dd54:			; <UNDEFINED> instruction: 0x4605fc53
    dd58:	ldmdalt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd5c:			; <UNDEFINED> instruction: 0x371cf8df
    dd60:	andls	r4, r1, #1048576	; 0x100000
    dd64:	adccs	r4, r1, #80, 12	; 0x5000000
    dd68:	andls	r4, r0, #2063597568	; 0x7b000000
    dd6c:			; <UNDEFINED> instruction: 0xf003465a
    dd70:	strmi	pc, [r5], -r5, asr #24
    dd74:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd78:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    dd7c:	mvnvc	pc, r2, asr #4
    dd80:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    dd84:	tstls	r0, sl, asr r6
    dd88:	andls	r2, r1, r1, lsl #2
    dd8c:			; <UNDEFINED> instruction: 0x4650447b
    dd90:	ldc2	0, cr15, [r4], #-12
    dd94:			; <UNDEFINED> instruction: 0xf7fe4605
    dd98:	stmdbvs	r0!, {r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    dd9c:	msrvc	(UNDEF: 98), r2
    dda0:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    dda4:	tstls	r0, sl, asr r6
    dda8:	andls	r2, r1, r1, lsl #2
    ddac:			; <UNDEFINED> instruction: 0x4650447b
    ddb0:	stc2	0, cr15, [r4], #-12
    ddb4:			; <UNDEFINED> instruction: 0xf7fe4605
    ddb8:			; <UNDEFINED> instruction: 0xf8d4bb56
    ddbc:	vqadd.s8	d16, d18, d16
    ddc0:			; <UNDEFINED> instruction: 0xf8df71ed
    ddc4:	ldrbmi	r3, [sl], -r4, asr #13
    ddc8:	mrscs	r9, (UNDEF: 17)
    ddcc:	ldrbtmi	r9, [fp], #-1
    ddd0:			; <UNDEFINED> instruction: 0xf0034650
    ddd4:			; <UNDEFINED> instruction: 0x4605fc13
    ddd8:	bllt	ff08bdd8 <fputs@plt+0xff087aa0>
    dddc:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
    dde0:	mvnvc	pc, r2, asr #4
    dde4:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    dde8:	tstls	r0, sl, asr r6
    ddec:	andls	r2, r1, r1, lsl #2
    ddf0:			; <UNDEFINED> instruction: 0x4650447b
    ddf4:	stc2	0, cr15, [r2], {3}
    ddf8:			; <UNDEFINED> instruction: 0xf7fe4605
    ddfc:			; <UNDEFINED> instruction: 0xf8d4bbba
    de00:	vqadd.s8	d16, d18, d24
    de04:			; <UNDEFINED> instruction: 0xf8df71ef
    de08:	ldrbmi	r3, [sl], -r8, lsl #13
    de0c:	mrscs	r9, (UNDEF: 17)
    de10:	ldrbtmi	r9, [fp], #-1
    de14:			; <UNDEFINED> instruction: 0xf0034650
    de18:			; <UNDEFINED> instruction: 0x4605fbf1
    de1c:	bllt	fed0be1c <fputs@plt+0xfed07ae4>
    de20:	ldrdeq	pc, [r4, -r4]!
    de24:	msreq	(UNDEF: 39), r2
    de28:			; <UNDEFINED> instruction: 0x3668f8df
    de2c:	tstls	r0, sl, asr r6
    de30:	andls	r2, r1, r1, lsl #2
    de34:			; <UNDEFINED> instruction: 0x4650447b
    de38:	blx	ff849e4e <fputs@plt+0xff845b16>
    de3c:			; <UNDEFINED> instruction: 0xf7fe4605
    de40:	stmiavs	r0!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}^
    de44:	msrvc	R10_usr, r2
    de48:			; <UNDEFINED> instruction: 0x364cf8df
    de4c:	tstls	r0, sl, asr r6
    de50:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    de54:	ldrbmi	r9, [r0], -r1
    de58:	blx	ff449e6e <fputs@plt+0xff445b36>
    de5c:	ldmdavs	sl, {r0, r2, r8, r9, fp, ip, pc}
    de60:			; <UNDEFINED> instruction: 0xf7fd4605
    de64:	vnmulvs.f64	d11, d16, d27
    de68:	msrvc	R8_usr, r2
    de6c:			; <UNDEFINED> instruction: 0x362cf8df
    de70:	tstls	r0, sl, asr r6
    de74:	andls	r2, r1, r1, lsl #2
    de78:			; <UNDEFINED> instruction: 0x4650447b
    de7c:	blx	fefc9e92 <fputs@plt+0xfefc5b5a>
    de80:			; <UNDEFINED> instruction: 0xf7fe4605
    de84:			; <UNDEFINED> instruction: 0xf8d4bfe1
    de88:	vrhadd.s8	d16, d18, d4
    de8c:			; <UNDEFINED> instruction: 0xf8df71b2
    de90:			; <UNDEFINED> instruction: 0x465a3610
    de94:	mrscs	r9, (UNDEF: 17)
    de98:	ldrbtmi	r9, [fp], #-1
    de9c:			; <UNDEFINED> instruction: 0xf0034650
    dea0:	strmi	pc, [r5], -sp, lsr #23
    dea4:	mrclt	7, 5, APSR_nzcv, cr3, cr14, {7}
    dea8:	ldrdeq	pc, [r0, r4]
    deac:			; <UNDEFINED> instruction: 0x71a8f242
    deb0:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    deb4:	tstls	r0, sl, asr r6
    deb8:	andls	r2, r1, r1, lsl #2
    debc:			; <UNDEFINED> instruction: 0x4650447b
    dec0:	blx	fe749ed6 <fputs@plt+0xfe745b9e>
    dec4:			; <UNDEFINED> instruction: 0xf7fe4605
    dec8:			; <UNDEFINED> instruction: 0xf8d4be9b
    decc:	vrhadd.s8	q8, q1, q12
    ded0:			; <UNDEFINED> instruction: 0xf8df71a9
    ded4:			; <UNDEFINED> instruction: 0x465a35d4
    ded8:	mrscs	r9, (UNDEF: 17)
    dedc:	ldrbtmi	r9, [fp], #-1
    dee0:			; <UNDEFINED> instruction: 0xf0034650
    dee4:	strmi	pc, [r5], -fp, lsl #23
    dee8:	mcrlt	7, 4, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
    deec:	ldrdeq	pc, [r8, -r4]!
    def0:	msrvc	(UNDEF: 99), r2
    def4:	ldrcc	pc, [r4, #2271]!	; 0x8df
    def8:	tstls	r0, sl, asr r6
    defc:	andls	r2, r1, r1, lsl #2
    df00:			; <UNDEFINED> instruction: 0x4650447b
    df04:	blx	1ec9f1a <fputs@plt+0x1ec5be2>
    df08:			; <UNDEFINED> instruction: 0xf7fe4605
    df0c:			; <UNDEFINED> instruction: 0xf8d4bb6b
    df10:			; <UNDEFINED> instruction: 0xf642012c
    df14:			; <UNDEFINED> instruction: 0xf8df0113
    df18:			; <UNDEFINED> instruction: 0x465a3598
    df1c:	mrscs	r9, (UNDEF: 17)
    df20:	ldrbtmi	r9, [fp], #-1
    df24:			; <UNDEFINED> instruction: 0xf0034650
    df28:	strmi	pc, [r5], -r9, ror #22
    df2c:	bllt	194bf2c <fputs@plt+0x1947bf4>
    df30:	teqeq	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    df34:	msreq	R12_usr, r2
    df38:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    df3c:	tstls	r0, sl, asr r6
    df40:	andls	r2, r1, r1, lsl #2
    df44:			; <UNDEFINED> instruction: 0x4650447b
    df48:	blx	1649f5e <fputs@plt+0x1645c26>
    df4c:			; <UNDEFINED> instruction: 0xf7fe4605
    df50:			; <UNDEFINED> instruction: 0xf8d4bb5d
    df54:			; <UNDEFINED> instruction: 0xf6420134
    df58:			; <UNDEFINED> instruction: 0xf8df0125
    df5c:			; <UNDEFINED> instruction: 0x465a355c
    df60:	mrscs	r9, (UNDEF: 17)
    df64:	ldrbtmi	r9, [fp], #-1
    df68:			; <UNDEFINED> instruction: 0xf0034650
    df6c:	strmi	pc, [r5], -r7, asr #22
    df70:	bllt	15cbf70 <fputs@plt+0x15c7c38>
    df74:	mrrc2	0, 0, pc, r0, cr3	; <UNPREDICTABLE>
    df78:			; <UNDEFINED> instruction: 0xf47e2800
    df7c:	cmncs	r1, #162816	; 0x27c00
    df80:	stmib	sp, {r1, r9, sp}^
    df84:	strmi	r3, [r1], -r0, lsl #4
    df88:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    df8c:			; <UNDEFINED> instruction: 0x4650465a
    df90:			; <UNDEFINED> instruction: 0xf003447b
    df94:	andls	pc, r5, r3, lsr fp	; <UNPREDICTABLE>
    df98:	bllt	fe44bf98 <fputs@plt+0xfe447c60>
    df9c:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    dfa0:	ldmdblt	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfa4:			; <UNDEFINED> instruction: 0xf0032077
    dfa8:	stmdacs	r0, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    dfac:	blge	fe58b1ac <fputs@plt+0xfe586e74>
    dfb0:	strcs	pc, [ip, #-2271]	; 0xfffff721
    dfb4:			; <UNDEFINED> instruction: 0xf8df2301
    dfb8:	movwls	r0, #5388	; 0x150c
    dfbc:	cmncs	r7, #2046820352	; 0x7a000000
    dfc0:	blt	fec0bfc4 <fputs@plt+0xfec07c8c>
    dfc4:	strcs	pc, [r0, #-2271]	; 0xfffff721
    dfc8:			; <UNDEFINED> instruction: 0xf7fe447a
    dfcc:			; <UNDEFINED> instruction: 0xf003bd8f
    dfd0:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
    dfd4:	blge	1ccb1d4 <fputs@plt+0x1cc6e9c>
    dfd8:	andcs	r2, r1, #-1006632959	; 0xc4000001
    dfdc:	andcc	lr, r0, #3358720	; 0x334000
    dfe0:			; <UNDEFINED> instruction: 0xf8df4601
    dfe4:	ldrbmi	r3, [sl], -r8, ror #9
    dfe8:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
    dfec:	blx	1ca002 <fputs@plt+0x1c5cca>
    dff0:			; <UNDEFINED> instruction: 0xf7fe9005
    dff4:	subscs	fp, r4, r3, ror #22
    dff8:	stc2	0, cr15, [lr], {3}
    dffc:			; <UNDEFINED> instruction: 0xf47e2800
    e000:			; <UNDEFINED> instruction: 0xf8dfaee7
    e004:	movwcs	r0, #17504	; 0x4460
    e008:	ldrbmi	r9, [r9], -r4, lsl #26
    e00c:	cmpcs	r4, #67108864	; 0x4000000
    e010:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e014:	ldrbmi	r5, [r0], -sp, lsr #16
    e018:	strls	r4, [r0, #-1146]	; 0xfffffb86
    e01c:			; <UNDEFINED> instruction: 0xf8eef003
    e020:			; <UNDEFINED> instruction: 0xf7fe4605
    e024:			; <UNDEFINED> instruction: 0xf8dfbed5
    e028:	strmi	r3, [r1], -ip, lsr #9
    e02c:	rsbvc	pc, pc, #536870916	; 0x20000004
    e030:	andls	r4, r0, #80, 12	; 0x5000000
    e034:			; <UNDEFINED> instruction: 0x465a447b
    e038:			; <UNDEFINED> instruction: 0xf0039401
    e03c:			; <UNDEFINED> instruction: 0x4605fadf
    e040:	ldmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e044:			; <UNDEFINED> instruction: 0xf8df4601
    e048:	stmdals	r4, {r4, r7, sl, ip, lr}
    e04c:	ldclvs	6, cr15, [lr], #-272	; 0xfffffef0
    e050:	strcc	pc, [r8], #2271	; 0x8df
    e054:	stmdbpl	r5, {r1, r3, r4, r6, r9, sl, lr}^
    e058:			; <UNDEFINED> instruction: 0x4650447b
    e05c:	andgt	pc, r0, sp, asr #17
    e060:			; <UNDEFINED> instruction: 0xf0039501
    e064:	strmi	pc, [r5], -fp, asr #21
    e068:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e06c:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    e070:	bicvc	pc, sl, r2, asr #4
    e074:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e078:	tstls	r0, sl, asr r6
    e07c:	andls	r2, r1, r1, lsl #2
    e080:			; <UNDEFINED> instruction: 0x4650447b
    e084:	blx	feeca098 <fputs@plt+0xfeec5d60>
    e088:			; <UNDEFINED> instruction: 0xf7fe9005
    e08c:			; <UNDEFINED> instruction: 0xf8d4bbaf
    e090:	vhsub.s8	d21, d2, d0
    e094:			; <UNDEFINED> instruction: 0xf8df73db
    e098:	ldrbmi	r2, [r9], -ip, asr #8
    e09c:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    e0a0:			; <UNDEFINED> instruction: 0xf0039500
    e0a4:	andls	pc, r5, r3, ror #20
    e0a8:	bllt	ffa0c0a8 <fputs@plt+0xffa07d70>
    e0ac:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e0b0:	rsbscs	r4, r1, #1048576	; 0x100000
    e0b4:	andls	r9, r0, #1
    e0b8:			; <UNDEFINED> instruction: 0x465a447b
    e0bc:			; <UNDEFINED> instruction: 0xf0034650
    e0c0:	mulls	r5, sp, sl
    e0c4:	blt	ffecc0c4 <fputs@plt+0xffec7d8c>
    e0c8:	eorseq	pc, r8, #212, 16	; 0xd40000
    e0cc:	mvnsvc	pc, r2, asr #4
    e0d0:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    e0d4:	tstls	r0, sl, asr r6
    e0d8:	andls	r2, r1, r1, lsl #2
    e0dc:			; <UNDEFINED> instruction: 0x4650447b
    e0e0:	blx	fe34a0f4 <fputs@plt+0xfe345dbc>
    e0e4:			; <UNDEFINED> instruction: 0xf7fe9005
    e0e8:			; <UNDEFINED> instruction: 0xf8d4bb1b
    e0ec:	vqsub.s8	d16, d2, d20
    e0f0:	blmi	fffea8e4 <fputs@plt+0xfffe65ac>
    e0f4:	tstls	r0, sl, asr r6
    e0f8:	andls	r2, r1, r1, lsl #2
    e0fc:			; <UNDEFINED> instruction: 0x4650447b
    e100:	blx	1f4a114 <fputs@plt+0x1f45ddc>
    e104:			; <UNDEFINED> instruction: 0xf7fe9005
    e108:			; <UNDEFINED> instruction: 0xf8d4bb01
    e10c:	vqadd.s8	q8, q9, q10
    e110:	blmi	ffe2a8bc <fputs@plt+0xffe26584>
    e114:	tstls	r0, sl, asr r6
    e118:	andls	r2, r1, r1, lsl #2
    e11c:			; <UNDEFINED> instruction: 0x4650447b
    e120:	blx	1b4a134 <fputs@plt+0x1b45dfc>
    e124:			; <UNDEFINED> instruction: 0xf7fe9005
    e128:			; <UNDEFINED> instruction: 0xf8d4bc16
    e12c:			; <UNDEFINED> instruction: 0xf6425204
    e130:	bmi	ffc4ed44 <fputs@plt+0xffc4aa0c>
    e134:			; <UNDEFINED> instruction: 0x46504659
    e138:	strls	r4, [r0, #-1146]	; 0xfffffb86
    e13c:	blx	5ca150 <fputs@plt+0x5c5e18>
    e140:			; <UNDEFINED> instruction: 0xf7fe9005
    e144:			; <UNDEFINED> instruction: 0x6c20bba4
    e148:	mvnsvc	pc, r2, asr #4
    e14c:	ldrbmi	r4, [sl], -fp, ror #23
    e150:	mrscs	r9, (UNDEF: 17)
    e154:	ldrbtmi	r9, [fp], #-1
    e158:			; <UNDEFINED> instruction: 0xf0034650
    e15c:	andls	pc, r5, pc, asr #20
    e160:	stclt	7, cr15, [sl], #-1016	; 0xfffffc08
    e164:	ldrsbteq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    e168:	teqeq	r1, r2, asr #12	; <UNPREDICTABLE>
    e16c:	ldrbmi	r4, [sl], -r4, ror #23
    e170:	mrscs	r9, (UNDEF: 17)
    e174:	ldrbtmi	r9, [fp], #-1
    e178:			; <UNDEFINED> instruction: 0xf0034650
    e17c:	andls	pc, r5, pc, lsr sl	; <UNPREDICTABLE>
    e180:	bllt	ffd0c180 <fputs@plt+0xffd07e48>
    e184:	ldrsbtpl	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    e188:	bicvc	pc, fp, #536870916	; 0x20000004
    e18c:			; <UNDEFINED> instruction: 0x46594add
    e190:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    e194:			; <UNDEFINED> instruction: 0xf0039500
    e198:	andls	pc, r5, r9, ror #19
    e19c:	bllt	c4c19c <fputs@plt+0xc47e64>
    e1a0:			; <UNDEFINED> instruction: 0xf00320d6
    e1a4:			; <UNDEFINED> instruction: 0x4601fb39
    e1a8:			; <UNDEFINED> instruction: 0xf0002800
    e1ac:	sbcscs	r8, r7, r1, lsr #5
    e1b0:	blx	cca1c6 <fputs@plt+0xcc5e8e>
    e1b4:	stmdacs	r0, {r0, r9, sl, lr}
    e1b8:	blge	28b3b8 <fputs@plt+0x287080>
    e1bc:	rsbpl	pc, r8, #212, 16	; 0xd40000
    e1c0:	blmi	ff456d24 <fputs@plt+0xff4529ec>
    e1c4:	andls	r4, r0, #80, 12	; 0x5000000
    e1c8:	ldrbtmi	r4, [fp], #-1626	; 0xfffff9a6
    e1cc:			; <UNDEFINED> instruction: 0xf0039501
    e1d0:	andls	pc, r5, r5, lsl sl	; <UNPREDICTABLE>
    e1d4:	blt	fff0c1d4 <fputs@plt+0xfff07e9c>
    e1d8:	andcs	r2, r1, #1409286147	; 0x54000003
    e1dc:	andcc	lr, r0, #3358720	; 0x334000
    e1e0:	blmi	ff29f9ec <fputs@plt+0xff29b6b4>
    e1e4:			; <UNDEFINED> instruction: 0x4650465a
    e1e8:			; <UNDEFINED> instruction: 0xf003447b
    e1ec:	andls	pc, r5, r7, lsl #20
    e1f0:	blt	ffa4c1f0 <fputs@plt+0xffa47eb8>
    e1f4:	adcpl	pc, ip, #212, 16	; 0xd40000
    e1f8:	blmi	ff15fa04 <fputs@plt+0xff15b6cc>
    e1fc:	andne	pc, pc, #64, 4
    e200:	andls	r4, r0, #80, 12	; 0x5000000
    e204:			; <UNDEFINED> instruction: 0x465a447b
    e208:			; <UNDEFINED> instruction: 0xf0039501
    e20c:	strdls	pc, [r5], -r7
    e210:	bllt	ffacc210 <fputs@plt+0xffac7ed8>
    e214:			; <UNDEFINED> instruction: 0xf0032077
    e218:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    e21c:	bge	178b41c <fputs@plt+0x17870e4>
    e220:	movwcs	r4, #10940	; 0x2abc
    e224:	movwls	r4, #6311	; 0x18a7
    e228:	cmncs	r7, #2046820352	; 0x7a000000
    e22c:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e230:	andcs	r2, r1, #-1811939325	; 0x94000003
    e234:	andcc	lr, r0, #3358720	; 0x334000
    e238:	blmi	feddfa44 <fputs@plt+0xfeddb70c>
    e23c:			; <UNDEFINED> instruction: 0x4650465a
    e240:			; <UNDEFINED> instruction: 0xf003447b
    e244:			; <UNDEFINED> instruction: 0x4605f9db
    e248:	stclt	7, cr15, [pc, #1016]!	; e648 <fputs@plt+0xa310>
    e24c:	ldrdpl	pc, [ip, #132]!	; 0x84
    e250:	mvnsvc	pc, #536870916	; 0x20000004
    e254:			; <UNDEFINED> instruction: 0x46594ab1
    e258:	strls	r4, [r0, #-1616]	; 0xfffff9b0
    e25c:			; <UNDEFINED> instruction: 0xf003447a
    e260:	strmi	pc, [r5], -r5, lsl #19
    e264:	ldclt	7, cr15, [fp, #1016]	; 0x3f8
    e268:	strmi	r4, [r1], -sp, lsr #23
    e26c:	strdls	r2, [r1], -r9
    e270:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    e274:			; <UNDEFINED> instruction: 0x4650465a
    e278:			; <UNDEFINED> instruction: 0xf9c0f003
    e27c:			; <UNDEFINED> instruction: 0xf7fe4605
    e280:	blmi	fea3c484 <fputs@plt+0xfea3814c>
    e284:	rscscs	r4, r8, #1048576	; 0x100000
    e288:	andls	r9, r0, #1
    e28c:			; <UNDEFINED> instruction: 0x465a447b
    e290:			; <UNDEFINED> instruction: 0xf0034650
    e294:			; <UNDEFINED> instruction: 0x4605f9b3
    e298:	stmdalt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e29c:	strmi	r4, [r1], -r2, lsr #23
    e2a0:	andls	r2, r1, r0, asr #4
    e2a4:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    e2a8:			; <UNDEFINED> instruction: 0x4650465a
    e2ac:			; <UNDEFINED> instruction: 0xf9a6f003
    e2b0:			; <UNDEFINED> instruction: 0xf7fe4605
    e2b4:	blmi	fe77c3f4 <fputs@plt+0xfe7780bc>
    e2b8:	subscs	r4, r1, #1048576	; 0x100000
    e2bc:	andls	r9, r0, #1
    e2c0:			; <UNDEFINED> instruction: 0x465a447b
    e2c4:			; <UNDEFINED> instruction: 0xf0034650
    e2c8:			; <UNDEFINED> instruction: 0x4605f999
    e2cc:	stmdalt	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2d0:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
    e2d4:	stcl	7, cr15, [r0, #980]!	; 0x3d4
    e2d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e2dc:	cfstrsge	mvf15, [r1], {61}	; 0x3d
    e2e0:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
    e2e4:	smlalbteq	pc, r8, r4, r8	; <UNPREDICTABLE>
    e2e8:			; <UNDEFINED> instruction: 0xf47d2800
    e2ec:			; <UNDEFINED> instruction: 0x4628ac77
    e2f0:	movwls	r2, #21275	; 0x531b
    e2f4:	ldcl	7, cr15, [ip], #980	; 0x3d4
    e2f8:	ldrbmi	r4, [r8], -lr, lsl #19
    e2fc:			; <UNDEFINED> instruction: 0xf7fc4479
    e300:			; <UNDEFINED> instruction: 0xf7fdfce1
    e304:	strmi	fp, [r1], -r8, asr #20
    e308:	stmdals	r4, {r0, r1, r3, r7, r8, sl, fp, lr}
    e30c:	ldclvs	6, cr15, [fp], #272	; 0x110
    e310:	ldrbmi	r4, [sl], -sl, lsl #23
    e314:	ldrbtmi	r5, [fp], #-2373	; 0xfffff6bb
    e318:			; <UNDEFINED> instruction: 0xf8cd4650
    e31c:	strls	ip, [r1, #-0]
    e320:			; <UNDEFINED> instruction: 0xf96cf003
    e324:			; <UNDEFINED> instruction: 0xf7fe4605
    e328:	blmi	fe17c72c <fputs@plt+0xfe1783f4>
    e32c:	eorcs	r4, fp, #1048576	; 0x100000
    e330:	andls	r9, r0, #1
    e334:			; <UNDEFINED> instruction: 0x465a447b
    e338:			; <UNDEFINED> instruction: 0xf0034650
    e33c:			; <UNDEFINED> instruction: 0x4605f95f
    e340:	stmialt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e344:			; <UNDEFINED> instruction: 0xf6424b7f
    e348:			; <UNDEFINED> instruction: 0xf8d40118
    e34c:	ldrbtmi	r0, [fp], #-656	; 0xfffffd70
    e350:	stmlt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e354:			; <UNDEFINED> instruction: 0x46014b7c
    e358:	subvc	pc, r9, #536870916	; 0x20000004
    e35c:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    e360:	mcrlt	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    e364:	bicscs	r4, r8, #484	; 0x1e4
    e368:	ldrbmi	r9, [r9], -r1, lsl #10
    e36c:			; <UNDEFINED> instruction: 0x46504a78
    e370:	svcls	0x0004463d
    e374:	ldmdbpl	sp!, {r1, r3, r4, r5, r6, sl, lr}^
    e378:			; <UNDEFINED> instruction: 0xf0039500
    e37c:	andls	pc, r5, r5, lsl r8	; <UNPREDICTABLE>
    e380:	blt	ff6cc380 <fputs@plt+0xff6c8048>
    e384:	andcs	r4, r7, #1884160	; 0x1cc000
    e388:			; <UNDEFINED> instruction: 0xf7f54479
    e38c:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    e390:	svcge	0x008cf43d
    e394:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    e398:	mcr	7, 4, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    e39c:	cmneq	r0, r4, asr #17	; <UNPREDICTABLE>
    e3a0:	svclt	0x0084f7fd
    e3a4:	andeq	r8, r1, r2, ror #13
    e3a8:			; <UNDEFINED> instruction: 0x000002b0
    e3ac:	muleq	r1, lr, r6
    e3b0:	andeq	r0, r0, r0, lsr #4
    e3b4:	muleq	r1, r4, r6
    e3b8:			; <UNDEFINED> instruction: 0x000186b4
    e3bc:	andeq	r8, r1, r2, ror r7
    e3c0:	andeq	r8, r1, r2, lsl #18
    e3c4:	andeq	r8, r1, lr, lsl r2
    e3c8:	andeq	r8, r1, r4, ror #17
    e3cc:			; <UNDEFINED> instruction: 0x000189ba
    e3d0:	andeq	r8, r1, r6, lsl #18
    e3d4:	andeq	r8, r1, r6, asr #17
    e3d8:	andeq	r8, r1, r8, lsl #17
    e3dc:	andeq	r8, r1, r8, ror #12
    e3e0:	andeq	r0, r0, r0, ror r2
    e3e4:	muleq	r1, r0, r6
    e3e8:	andeq	r8, r1, r6, asr #12
    e3ec:	andeq	r8, r1, r6, asr #12
    e3f0:	andeq	r8, r1, r4, asr r6
    e3f4:	andeq	r0, r0, r4, ror #4
    e3f8:	andeq	r8, r1, r8, lsl r6
    e3fc:	andeq	r8, r1, r6, asr #9
    e400:	andeq	r8, r1, r2, lsl #9
    e404:	andeq	r8, r1, ip, lsl r8
    e408:	ldrdeq	r8, [r1], -r4
    e40c:	muleq	r1, ip, r8
    e410:	andeq	r7, r1, ip, asr #26
    e414:	andeq	r7, r1, r4, lsr #26
    e418:	andeq	r7, r1, sl, lsr #26
    e41c:	andeq	r7, r1, lr, lsr #25
    e420:			; <UNDEFINED> instruction: 0x000002b8
    e424:	andeq	r7, r1, lr, ror #28
    e428:	andeq	r7, r1, r6, lsr #28
    e42c:	andeq	r7, r1, r2, ror #27
    e430:	muleq	r1, ip, sp
    e434:	strdeq	r7, [r1], -r0
    e438:			; <UNDEFINED> instruction: 0x00017cba
    e43c:	andeq	r7, r1, r0, lsl #25
    e440:	andeq	r7, r1, lr, asr #24
    e444:	andeq	r7, r1, r0, lsl ip
    e448:	ldrdeq	r7, [r1], -sl
    e44c:	andeq	r7, r1, r0, lsr #23
    e450:	andeq	r7, r1, lr, ror #22
    e454:	andeq	r7, r1, r6, ror #25
    e458:	andeq	r7, r1, r0, ror #25
    e45c:	andeq	r7, r1, lr, lsr sp
    e460:	andeq	r7, r1, lr, lsr #26
    e464:	andeq	r0, r0, r8, lsl #5
    e468:	andeq	r7, r1, r6, lsl #16
    e46c:	andeq	r7, r1, lr, asr #15
    e470:	strdeq	r7, [r1], -sl
    e474:	andeq	r7, r1, r6, ror #6
    e478:			; <UNDEFINED> instruction: 0x000177b4
    e47c:	andeq	r7, r1, r4, lsl #15
    e480:	andeq	r7, r1, r4, lsr sp
    e484:	andeq	r7, r1, r4, lsr ip
    e488:	andeq	r7, r1, r6, lsl #26
    e48c:	strdeq	r7, [r1], -ip
    e490:	strdeq	r7, [r1], -r2
    e494:	andeq	r7, r1, r4, asr #26
    e498:	andeq	r7, r1, sl, ror #11
    e49c:			; <UNDEFINED> instruction: 0x000175b4
    e4a0:			; <UNDEFINED> instruction: 0x000177b2
    e4a4:	andeq	r7, r1, r4, ror r7
    e4a8:	andeq	r7, r1, r6, lsr r7
    e4ac:	andeq	r7, r1, r8, lsl #25
    e4b0:	andeq	r7, r1, lr, ror ip
    e4b4:	andeq	r7, r1, ip, ror ip
    e4b8:	andeq	r7, r1, r2, ror ip
    e4bc:	andeq	r7, r1, r0, lsr #26
    e4c0:	andeq	r7, r1, r8, lsl #26
    e4c4:	andeq	r0, r0, ip, ror #4
    e4c8:	andeq	r6, r1, ip, lsl #30
    e4cc:	andeq	r7, r1, r6, asr #25
    e4d0:			; <UNDEFINED> instruction: 0x000174bc
    e4d4:	andeq	r7, r1, r8, lsl #24
    e4d8:			; <UNDEFINED> instruction: 0x000002bc
    e4dc:	andeq	r7, r1, ip, asr #23
    e4e0:	andeq	r7, r1, ip, lsr lr
    e4e4:			; <UNDEFINED> instruction: 0x00017eb6
    e4e8:	strdeq	r7, [r1], -r8
    e4ec:	andeq	r7, r1, r8, asr ip
    e4f0:	andeq	r7, r1, ip, lsl ip
    e4f4:	andeq	r7, r1, r4, asr pc
    e4f8:	andeq	r7, r1, ip, lsr #28
    e4fc:	andeq	r7, r1, r2, asr #31
    e500:	andeq	r7, r1, lr, lsl #30
    e504:	andeq	r7, r1, lr, lsr sp
    e508:	andeq	r7, r1, r2, asr #25
    e50c:	andeq	r7, r1, r4, ror ip
    e510:	andeq	r7, r1, r8, ror #30
    e514:	muleq	r1, ip, sl
    e518:	andeq	r7, r1, ip, ror #4
    e51c:	andeq	r7, r1, ip, lsr r2
    e520:	andeq	r7, r1, r2, lsl #12
    e524:	andeq	r7, r1, r8, asr #11
    e528:	andeq	r7, r1, lr, ror r5
    e52c:	andeq	r7, r1, ip, ror r5
    e530:	andeq	r6, r1, r6, ror ip
    e534:	andeq	r6, r1, ip, lsr #24
    e538:	andeq	r0, r0, ip, lsr #5
    e53c:	andeq	r7, r1, r6, ror r7
    e540:	andeq	r6, r1, r4, lsr #29
    e544:	andeq	r7, r1, lr, lsl #27
    e548:	andeq	r7, r1, sl, asr #14
    e54c:	andeq	r0, r0, r4, lsr #5
    e550:	andeq	r7, r1, ip, asr #25
    e554:	andeq	r6, r0, ip, lsl #6
    e558:	ldrdeq	r7, [r1], -sl
    e55c:	andcs	r4, r7, #140, 18	; 0x230000
    e560:			; <UNDEFINED> instruction: 0xf7f54479
    e564:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    e568:	mcrge	4, 5, pc, cr8, cr13, {1}	; <UNPREDICTABLE>
    e56c:	ldrbtmi	r4, [r8], #-2185	; 0xfffff777
    e570:	ldc	7, cr15, [r4, #980]	; 0x3d4
    e574:	smlalbteq	pc, r4, r4, r8	; <UNPREDICTABLE>
    e578:	mcrlt	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    e57c:	andcs	r4, r7, #2195456	; 0x218000
    e580:			; <UNDEFINED> instruction: 0xf7f54479
    e584:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    e588:	mcrge	4, 5, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    e58c:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    e590:	stc	7, cr15, [r4, #980]	; 0x3d4
    e594:	cmneq	r4, r4, asr #17	; <UNPREDICTABLE>
    e598:	mrclt	7, 4, APSR_nzcv, cr8, cr13, {7}
    e59c:	andcs	r4, r7, #128, 18	; 0x200000
    e5a0:			; <UNDEFINED> instruction: 0xf7f54479
    e5a4:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    e5a8:	mrcge	4, 3, APSR_nzcv, cr8, cr13, {1}
    e5ac:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    e5b0:	ldcl	7, cr15, [r4, #-980]!	; 0xfffffc2c
    e5b4:	smlalbteq	pc, r0, r4, r8	; <UNPREDICTABLE>
    e5b8:	mrclt	7, 3, APSR_nzcv, cr0, cr13, {7}
    e5bc:			; <UNDEFINED> instruction: 0x5094f8d4
    e5c0:	blmi	1e5fdcc <fputs@plt+0x1e5ba94>
    e5c4:	ldrbmi	r2, [r0], -fp, lsl #5
    e5c8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    e5cc:	strls	r4, [r1, #-1626]	; 0xfffff9a6
    e5d0:			; <UNDEFINED> instruction: 0xf814f003
    e5d4:			; <UNDEFINED> instruction: 0xf7fe9005
    e5d8:	blmi	1d3e3b0 <fputs@plt+0x1d3a078>
    e5dc:	addscs	r4, lr, #1048576	; 0x100000
    e5e0:	andls	r9, r0, #1
    e5e4:			; <UNDEFINED> instruction: 0x465a447b
    e5e8:			; <UNDEFINED> instruction: 0xf0034650
    e5ec:	andls	pc, r5, r7, lsl #16
    e5f0:	ldmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e5f4:	movwcs	r9, #10248	; 0x2808
    e5f8:			; <UNDEFINED> instruction: 0xf7f59305
    e5fc:	strtmi	lr, [r0], -r2, asr #25
    e600:	andpl	pc, r0, r9, lsl #17
    e604:	blx	fec4c5fe <fputs@plt+0xfec482c6>
    e608:	stmialt	r5, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e60c:	ldrsbeq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    e610:	tsteq	ip, r2, asr #12	; <UNPREDICTABLE>
    e614:	ldrbmi	r4, [sl], -r6, ror #22
    e618:	mrscs	r9, (UNDEF: 17)
    e61c:	ldrbtmi	r9, [fp], #-1
    e620:			; <UNDEFINED> instruction: 0xf0024650
    e624:	andls	pc, r5, fp, ror #31
    e628:	stmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e62c:	strbmi	r4, [fp], -r1, ror #18
    e630:			; <UNDEFINED> instruction: 0x469b46d9
    e634:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    e638:	blx	114c632 <fputs@plt+0x11482fa>
    e63c:	strtmi	r9, [r0], -r8, lsl #22
    e640:	andcc	pc, r0, fp, lsl #17
    e644:	movwls	r2, #21250	; 0x5302
    e648:	blx	fe3cc642 <fputs@plt+0xfe3c830a>
    e64c:	stmialt	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e650:	ldrdeq	pc, [r4], #132	; 0x84
    e654:	bicsvc	pc, ip, r2, asr #4
    e658:			; <UNDEFINED> instruction: 0x465a4b57
    e65c:	mrscs	r9, (UNDEF: 17)
    e660:	ldrbtmi	r9, [fp], #-1
    e664:			; <UNDEFINED> instruction: 0xf0024650
    e668:	andls	pc, r5, r9, asr #31
    e66c:	ldmdblt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e670:	ldrdeq	pc, [ip], #132	; 0x84
    e674:	bicsvc	pc, lr, r2, asr #4
    e678:			; <UNDEFINED> instruction: 0x465a4b50
    e67c:	mrscs	r9, (UNDEF: 17)
    e680:	ldrbtmi	r9, [fp], #-1
    e684:			; <UNDEFINED> instruction: 0xf0024650
    e688:			; <UNDEFINED> instruction: 0x9005ffb9
    e68c:	stmdblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e690:	ldrsbeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    e694:	tsteq	fp, r2, asr #12	; <UNPREDICTABLE>
    e698:	ldrbmi	r4, [sl], -r9, asr #22
    e69c:	mrscs	r9, (UNDEF: 17)
    e6a0:	ldrbtmi	r9, [fp], #-1
    e6a4:			; <UNDEFINED> instruction: 0xf0024650
    e6a8:	andls	pc, r5, r9, lsr #31
    e6ac:	ldmdblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6b0:	ldrdeq	pc, [r8], #132	; 0x84
    e6b4:	bicsvc	pc, sp, r2, asr #4
    e6b8:	ldrbmi	r4, [sl], -r2, asr #22
    e6bc:	mrscs	r9, (UNDEF: 17)
    e6c0:	ldrbtmi	r9, [fp], #-1
    e6c4:			; <UNDEFINED> instruction: 0xf0024650
    e6c8:	mulls	r5, r9, pc	; <UNPREDICTABLE>
    e6cc:	ldmlt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6d0:	ldrsbeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    e6d4:	tsteq	sp, r2, asr #12	; <UNPREDICTABLE>
    e6d8:			; <UNDEFINED> instruction: 0x465a4b3b
    e6dc:	mrscs	r9, (UNDEF: 17)
    e6e0:	ldrbtmi	r9, [fp], #-1
    e6e4:			; <UNDEFINED> instruction: 0xf0024650
    e6e8:	andls	pc, r5, r9, lsl #31
    e6ec:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6f0:	rsbpl	pc, r8, #212, 16	; 0xd40000
    e6f4:	blmi	d57254 <fputs@plt+0xd52f1c>
    e6f8:	andls	r4, r0, #80, 12	; 0x5000000
    e6fc:	ldrbtmi	r4, [fp], #-1626	; 0xfffff9a6
    e700:			; <UNDEFINED> instruction: 0xf0029501
    e704:	andls	pc, r5, fp, ror pc	; <UNPREDICTABLE>
    e708:	cfstr32ls	mvfx14, [r5, #-324]	; 0xfffffebc
    e70c:	ldc	7, cr15, [r8], #-980	; 0xfffffc2c
    e710:	mrclt	7, 2, APSR_nzcv, cr12, cr13, {7}
    e714:			; <UNDEFINED> instruction: 0xf6449d04
    e718:	stmdami	sp!, {r0, r1, r3, r4, r5, r6, r7, sl, fp, sp, lr}
    e71c:	blmi	b6008c <fputs@plt+0xb5bd54>
    e720:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    e724:	andgt	pc, r0, sp, asr #17
    e728:	ldrbmi	r4, [r0], -r5, lsl #12
    e72c:			; <UNDEFINED> instruction: 0xf0029501
    e730:	strmi	pc, [r5], -r5, ror #30
    e734:	stcllt	7, cr15, [ip], #-1016	; 0xfffffc08
    e738:	bl	1fcc714 <fputs@plt+0x1fc83dc>
    e73c:	tstcs	fp, #40, 12	; 0x2800000
    e740:			; <UNDEFINED> instruction: 0xf7f59305
    e744:	stmdbmi	r4!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    e748:	ldrdeq	pc, [r8], -fp
    e74c:			; <UNDEFINED> instruction: 0xf7fc4479
    e750:			; <UNDEFINED> instruction: 0xf7fdfa7d
    e754:	strtmi	fp, [r2], r0, lsr #16
    e758:	strmi	r4, [r3], -fp, asr #13
    e75c:	bllt	120c758 <fputs@plt+0x1208420>
    e760:	tstcs	fp, #40, 12	; 0x2800000
    e764:			; <UNDEFINED> instruction: 0xf7f59305
    e768:	ldmdbmi	ip, {r2, r6, r7, r9, fp, sp, lr, pc}
    e76c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    e770:	blx	fea4c768 <fputs@plt+0xfea48430>
    e774:	stmdalt	pc, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e778:			; <UNDEFINED> instruction: 0x46584919
    e77c:			; <UNDEFINED> instruction: 0xf7fc4479
    e780:	strtmi	pc, [r0], -r1, lsr #21
    e784:	blx	ffc4c77c <fputs@plt+0xffc48444>
    e788:	movwls	r2, #21275	; 0x531b
    e78c:	stmdalt	r3, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e790:	andeq	r6, r0, r4, lsr r1
    e794:	andeq	r7, r1, r2, lsl #4
    e798:	andeq	r6, r0, r4, lsl r1
    e79c:	andeq	r7, r1, r2, ror #3
    e7a0:	strdeq	r6, [r0], -r4
    e7a4:	andeq	r7, r1, r2, asr #3
    e7a8:	andeq	r7, r1, sl, ror #15
    e7ac:	andeq	r7, r1, r8, lsr r8
    e7b0:	andeq	r7, r1, sl, asr #19
    e7b4:	andeq	r7, r1, r2, lsl #6
    e7b8:	andeq	r7, r1, r6, lsl r9
    e7bc:	andeq	r7, r1, lr, lsr #18
    e7c0:	andeq	r7, r1, r6, lsr #18
    e7c4:	ldrdeq	r7, [r1], -r2
    e7c8:	andeq	r7, r1, r6, lsr #18
    e7cc:	andeq	r7, r1, r6, ror r7
    e7d0:	andeq	r0, r0, r0, lsr r2
    e7d4:	andeq	r7, r1, sl, ror #6
    e7d8:	ldrdeq	r6, [r1], -ip
    e7dc:			; <UNDEFINED> instruction: 0x000167ba
    e7e0:	andeq	r6, r1, ip, lsr #15
    e7e4:	svcmi	0x00f0e92d
    e7e8:	ldmib	r1, {r0, r2, r4, r9, sl, lr}^
    e7ec:	strmi	r6, [ip], -r2, lsl #18
    e7f0:			; <UNDEFINED> instruction: 0x2678f8df
    e7f4:	blx	feda0078 <fputs@plt+0xfed9bd40>
    e7f8:			; <UNDEFINED> instruction: 0xf8dff186
    e7fc:	ldrbtmi	r3, [sl], #-1652	; 0xfffff98c
    e800:	stmdbeq	r9, {r0, r2, r3, r7, ip, sp, pc}^
    e804:			; <UNDEFINED> instruction: 0xf1b958d3
    e808:	svclt	0x00080f00
    e80c:	ldmdavs	fp, {r0, r8, sp}
    e810:			; <UNDEFINED> instruction: 0xf04f930b
    e814:	stmdbcs	r0, {r8, r9}
    e818:	orrhi	pc, r1, r0, asr #32
    e81c:			; <UNDEFINED> instruction: 0x46807039
    e820:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    e824:			; <UNDEFINED> instruction: 0xf0402b00
    e828:			; <UNDEFINED> instruction: 0xf8d680d7
    e82c:			; <UNDEFINED> instruction: 0xf10432a4
    e830:	blcs	11238 <fputs@plt+0xcf00>
    e834:	adchi	pc, r8, r0
    e838:			; <UNDEFINED> instruction: 0xf0402d00
    e83c:			; <UNDEFINED> instruction: 0xf89680be
    e840:			; <UNDEFINED> instruction: 0xf8d43274
    e844:	orrlt	r0, r3, r8, lsl #1
    e848:	umullcc	pc, r7, r4, r8	; <UNPREDICTABLE>
    e84c:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    e850:	mvnshi	pc, r0
    e854:	ldcl	7, cr15, [r8, #-980]	; 0xfffffc2c
    e858:	strbmi	r4, [r8], -r1, lsl #12
    e85c:			; <UNDEFINED> instruction: 0xf960f004
    e860:			; <UNDEFINED> instruction: 0xf0402800
    e864:			; <UNDEFINED> instruction: 0xf8d482c6
    e868:	stmdacs	r0, {r3, r7}
    e86c:	mvnhi	pc, r0
    e870:	umullpl	pc, r6, r4, r8	; <UNPREDICTABLE>
    e874:	bleq	8a9b8 <fputs@plt+0x86680>
    e878:			; <UNDEFINED> instruction: 0xf0402d00
    e87c:			; <UNDEFINED> instruction: 0xf7f581c8
    e880:	stmdacs	r0, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    e884:	uadd16mi	fp, r8, r4
    e888:	mrslt	r2, (UNDEF: 64)
    e88c:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e890:			; <UNDEFINED> instruction: 0xf8d82217
    e894:	ldrmi	r0, [r5], -r8
    e898:			; <UNDEFINED> instruction: 0xf7f54479
    e89c:			; <UNDEFINED> instruction: 0xf894ece6
    e8a0:	teqlt	fp, r5, lsl #1
    e8a4:	ldrdcc	pc, [r8], r4
    e8a8:			; <UNDEFINED> instruction: 0xf898b123
    e8ac:	blcs	1a8c4 <fputs@plt+0x1658c>
    e8b0:			; <UNDEFINED> instruction: 0x81aff000
    e8b4:	blcs	28d48 <fputs@plt+0x24a10>
    e8b8:	adchi	pc, sp, r0
    e8bc:	subcc	pc, ip, #14024704	; 0xd60000
    e8c0:			; <UNDEFINED> instruction: 0xf0402b00
    e8c4:			; <UNDEFINED> instruction: 0xf0258094
    e8c8:	svcne	0x006a0310
    e8cc:	svclt	0x00182b0c
    e8d0:	vpmax.s8	d2, d0, d1
    e8d4:			; <UNDEFINED> instruction: 0xf8d48158
    e8d8:			; <UNDEFINED> instruction: 0xf6449018
    e8dc:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    e8e0:	tstcs	r0, r2, ror #6
    e8e4:	stmib	sp, {sp}^
    e8e8:	blx	fe0ced0a <fputs@plt+0xfe0ca9d2>
    e8ec:			; <UNDEFINED> instruction: 0xf8df2309
    e8f0:	b	13d7f18 <fputs@plt+0x13d3be0>
    e8f4:	ldrbtmi	r7, [sl], #-489	; 0xfffffe17
    e8f8:			; <UNDEFINED> instruction: 0x11a3ebc1
    e8fc:	strmi	r6, [fp], -r5, lsr #18
    e900:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e904:	adcseq	pc, r4, #14024704	; 0xd60000
    e908:	strls	r4, [r0, #-1145]	; 0xfffffb87
    e90c:			; <UNDEFINED> instruction: 0xf968f7fc
    e910:	strbmi	r6, [r8], -r3, lsr #18
    e914:			; <UNDEFINED> instruction: 0x61233b01
    e918:			; <UNDEFINED> instruction: 0xff80f002
    e91c:	subcc	pc, r8, #14024704	; 0xd60000
    e920:	stmibvs	r3!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    e924:	andspl	pc, pc, #1325400064	; 0x4f000000
    e928:	andeq	pc, r9, #192, 4
    e92c:	addsmi	r0, r3, #91	; 0x5b
    e930:	ldrmi	fp, [r3], -r8, lsr #31
    e934:	ldmib	r4, {r0, r1, r5, r7, r8, sp, lr}^
    e938:	b	14975d0 <fputs@plt+0x1493298>
    e93c:			; <UNDEFINED> instruction: 0xf0000103
    e940:			; <UNDEFINED> instruction: 0xf8d48176
    e944:	stmdbcs	r0, {r7, ip}
    e948:	cmnhi	r1, r0	; <UNPREDICTABLE>
    e94c:	ldrdeq	pc, [r8], r4
    e950:			; <UNDEFINED> instruction: 0xf0002800
    e954:			; <UNDEFINED> instruction: 0xf898816c
    e958:	stmdbcs	r0, {r2, ip}
    e95c:	eorhi	pc, r3, #0
    e960:	bl	ff34c93c <fputs@plt+0xff348604>
    e964:	ldrdeq	pc, [r8], r4
    e968:	stcl	7, cr15, [lr], {245}	; 0xf5
    e96c:			; <UNDEFINED> instruction: 0x2326e9d4
    e970:	ldc	7, cr15, [sl], {245}	; 0xf5
    e974:			; <UNDEFINED> instruction: 0xf0002800
    e978:			; <UNDEFINED> instruction: 0xf8988199
    e97c:	blcs	1a994 <fputs@plt+0x1665c>
    e980:	eorshi	pc, r0, #0
    e984:	adcs	r2, ip, r7, lsl r0
    e988:			; <UNDEFINED> instruction: 0xf43f2d00
    e98c:			; <UNDEFINED> instruction: 0xf8d8af58
    e990:	orrslt	r3, r3, r0
    e994:			; <UNDEFINED> instruction: 0x3100f894
    e998:	ldrdlt	pc, [r8], -r8
    e99c:			; <UNDEFINED> instruction: 0xf0002b00
    e9a0:			; <UNDEFINED> instruction: 0xf504820b
    e9a4:			; <UNDEFINED> instruction: 0xf8df7380
    e9a8:			; <UNDEFINED> instruction: 0x465814d8
    e9ac:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e9b0:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    e9b4:			; <UNDEFINED> instruction: 0xf0002d3c
    e9b8:			; <UNDEFINED> instruction: 0xf89481d7
    e9bc:	blcs	1abdc <fputs@plt+0x168a4>
    e9c0:	svcge	0x006df47f
    e9c4:	ldrdeq	pc, [r8], r4
    e9c8:			; <UNDEFINED> instruction: 0xf43f2800
    e9cc:	blx	fed7a7a0 <fputs@plt+0xfed76468>
    e9d0:	b	140d7ec <fputs@plt+0x14094b4>
    e9d4:			; <UNDEFINED> instruction: 0xe7521b5b
    e9d8:			; <UNDEFINED> instruction: 0xf1046be0
    e9dc:			; <UNDEFINED> instruction: 0xf7f50a80
    e9e0:			; <UNDEFINED> instruction: 0xf8d6ead6
    e9e4:	blcs	1b47c <fputs@plt+0x17144>
    e9e8:	svcge	0x0026f47f
    e9ec:			; <UNDEFINED> instruction: 0xf10de7cc
    e9f0:	ldrbmi	r0, [r8], -r4, lsr #22
    e9f4:	stc2	0, cr15, [r4, #-12]
    e9f8:	movwcs	lr, #31188	; 0x79d4
    e9fc:	muleq	r3, fp, r8
    ea00:	ldc2	0, cr15, [ip, #-12]!
    ea04:	subcs	pc, ip, #14024704	; 0xd60000
    ea08:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    ea0c:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    ea10:			; <UNDEFINED> instruction: 0xf6ff4298
    ea14:			; <UNDEFINED> instruction: 0xf894af58
    ea18:	blcs	1aab0 <fputs@plt+0x16778>
    ea1c:	addhi	pc, r1, r0, asr #32
    ea20:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    ea24:			; <UNDEFINED> instruction: 0xf0002b01
    ea28:			; <UNDEFINED> instruction: 0xf8d6810d
    ea2c:			; <UNDEFINED> instruction: 0xb11a21bc
    ea30:	ldrbmi	r6, [r1], -r0, ror #17
    ea34:	stc2l	0, cr15, [r0, #-12]
    ea38:	umullcc	pc, r7, r4, r8	; <UNPREDICTABLE>
    ea3c:			; <UNDEFINED> instruction: 0xf8d4b16b
    ea40:	cmplt	r0, r8, lsl #1
    ea44:	ldmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea48:	svclt	0x00183800
    ea4c:	stccs	0, cr2, [r0, #-4]
    ea50:	andcs	fp, r0, r8, lsl pc
    ea54:			; <UNDEFINED> instruction: 0xf0402800
    ea58:	stmiblt	sp!, {r1, r2, r3, r4, r5, r8, pc}^
    ea5c:	bicslt	r7, fp, r3, lsr r8
    ea60:	umullcc	pc, r6, r4, r8	; <UNPREDICTABLE>
    ea64:			; <UNDEFINED> instruction: 0xf8d4b1c3
    ea68:			; <UNDEFINED> instruction: 0xb1ab3080
    ea6c:	strbmi	sl, [r8], -r6, lsl #20
    ea70:	vaddw.s8	q9, q0, d14
    ea74:			; <UNDEFINED> instruction: 0xf04f0160
    ea78:			; <UNDEFINED> instruction: 0xf04f38ff
    ea7c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}^
    ea80:			; <UNDEFINED> instruction: 0xf7f58906
    ea84:			; <UNDEFINED> instruction: 0xf8d6eb9c
    ea88:			; <UNDEFINED> instruction: 0xf8d432b4
    ea8c:	ldmib	sp, {r7, sp}^
    ea90:	ldmvs	fp, {r1, r2, r8}
    ea94:	blx	fe44ca78 <fputs@plt+0xfe448740>
    ea98:	umlalcc	pc, r7, r4, r8	; <UNPREDICTABLE>
    ea9c:			; <UNDEFINED> instruction: 0xf8d4b123
    eaa0:	smlatblt	r8, r8, r0, r0
    eaa4:	stmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eaa8:	umlalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    eaac:			; <UNDEFINED> instruction: 0xf0402b00
    eab0:			; <UNDEFINED> instruction: 0xf89480d2
    eab4:	smlawtlt	r3, r7, r0, r3
    eab8:	ldrdeq	pc, [r8], #132	; 0x84
    eabc:			; <UNDEFINED> instruction: 0xf7f5b108
    eac0:			; <UNDEFINED> instruction: 0xf894e97a
    eac4:	blcs	1addc <fputs@plt+0x16aa4>
    eac8:	sbcshi	pc, r2, r0, asr #32
    eacc:			; <UNDEFINED> instruction: 0xf7f568e0
    ead0:			; <UNDEFINED> instruction: 0xf894e94c
    ead4:	blcs	1acec <fputs@plt+0x169b4>
    ead8:	sbchi	pc, r5, r0, asr #32
    eadc:			; <UNDEFINED> instruction: 0xf7f56b20
    eae0:			; <UNDEFINED> instruction: 0xf8d4ea50
    eae4:			; <UNDEFINED> instruction: 0xf7f5022c
    eae8:			; <UNDEFINED> instruction: 0xf8d4ea4c
    eaec:			; <UNDEFINED> instruction: 0xf7f50230
    eaf0:	blvs	1849418 <fputs@plt+0x18450e0>
    eaf4:	b	114cad0 <fputs@plt+0x1148798>
    eaf8:	eorseq	pc, r4, #212, 16	; 0xd40000
    eafc:	b	104cad8 <fputs@plt+0x10487a0>
    eb00:	bmi	ff816b08 <fputs@plt+0xff8127d0>
    eb04:	ldrbtmi	r4, [sl], #-3034	; 0xfffff426
    eb08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb0c:	subsmi	r9, sl, fp, lsl #22
    eb10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb14:			; <UNDEFINED> instruction: 0x81a8f040
    eb18:	pop	{r0, r2, r3, ip, sp, pc}
    eb1c:	qsub8mi	r8, r8, r0
    eb20:	stccs	7, cr14, [r0, #-956]	; 0xfffffc44
    eb24:	adchi	pc, ip, r0, asr #32
    eb28:	tstcs	r1, r6, lsl #20
    eb2c:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    eb30:	strls	r0, [r6, #-272]	; 0xfffffef0
    eb34:	bl	10ccb10 <fputs@plt+0x10c87d8>
    eb38:	stmdacs	r0, {r1, r2, fp, ip, pc}
    eb3c:	svcge	0x0070f43f
    eb40:	andcs	r4, r4, #3424256	; 0x344000
    eb44:			; <UNDEFINED> instruction: 0xf7f54479
    eb48:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    eb4c:	svcge	0x0068f43f
    eb50:	tstcs	r2, r5, lsl #20
    eb54:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    eb58:			; <UNDEFINED> instruction: 0xf7f50120
    eb5c:	stmdals	r5, {r4, r5, r8, r9, fp, sp, lr, pc}
    eb60:	svclt	0x001828c8
    eb64:			; <UNDEFINED> instruction: 0xf43f28ce
    eb68:	bvs	fe8ba8dc <fputs@plt+0xfe8b65a4>
    eb6c:			; <UNDEFINED> instruction: 0xf8842101
    eb70:	stmibmi	r6, {r0, r2, r5, ip}^
    eb74:	ldmdavs	r2, {r0, r1, r5, r8, r9, fp, sp, lr}^
    eb78:	andls	r4, r0, r9, ror r4
    eb7c:	ldrdeq	pc, [r8], -r8
    eb80:	bl	1cccb5c <fputs@plt+0x1cc8824>
    eb84:			; <UNDEFINED> instruction: 0xf896e74c
    eb88:	sfmcs	f3, 4, [r7, #-272]	; 0xfffffef0
    eb8c:	movwcs	fp, #3860	; 0xf14
    eb90:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    eb94:			; <UNDEFINED> instruction: 0xf0402b00
    eb98:	stfcsd	f0, [r0, #-292]	; 0xfffffedc
    eb9c:	adchi	pc, r3, r0
    eba0:			; <UNDEFINED> instruction: 0x3101f896
    eba4:	svclt	0x00142d16
    eba8:			; <UNDEFINED> instruction: 0xf0032300
    ebac:	blcs	f7b8 <fputs@plt+0xb480>
    ebb0:	addshi	pc, r9, r0, asr #32
    ebb4:	tstcs	r2, r5, lsl #20
    ebb8:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    ebbc:			; <UNDEFINED> instruction: 0xf7f50120
    ebc0:	bge	1c97c0 <fputs@plt+0x1c5488>
    ebc4:			; <UNDEFINED> instruction: 0x46482130
    ebc8:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
    ebcc:	b	ffdccba8 <fputs@plt+0xffdc8870>
    ebd0:	blcc	1357f0 <fputs@plt+0x1314b8>
    ebd4:	movweq	pc, #16435	; 0x4033	; <UNPREDICTABLE>
    ebd8:	svcge	0x0022f47f
    ebdc:			; <UNDEFINED> instruction: 0xf5a39b05
    ebe0:	blcs	18ebb08 <fputs@plt+0x18e77d0>
    ebe4:	svcge	0x001cf63f
    ebe8:			; <UNDEFINED> instruction: 0x9018f8d4
    ebec:	bicspl	pc, r3, #68, 12	; 0x4400000
    ebf0:	msreq	SPSR_x, #268435468	; 0x1000000c
    ebf4:	andcs	r2, r0, r0, lsl #2
    ebf8:	smlabteq	r6, sp, r9, lr
    ebfc:	smlabbcc	r9, r3, fp, pc	; <UNPREDICTABLE>
    ec00:	b	13e1694 <fputs@plt+0x13dd35c>
    ec04:	ldrbtmi	r7, [sl], #-1001	; 0xfffffc17
    ec08:			; <UNDEFINED> instruction: 0x11a1ebc3
    ec0c:	strcs	lr, [r0, #-1654]	; 0xfffff98a
    ec10:			; <UNDEFINED> instruction: 0xf8d4e645
    ec14:	stmdbcs	r0, {r7, ip}
    ec18:	mcrge	4, 2, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    ec1c:	ldrbtmi	r4, [r8], #-2205	; 0xfffff763
    ec20:	ldmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec24:	andcs	lr, r0, #73400320	; 0x4600000
    ec28:	stmib	r4, {r8, r9, sp}^
    ec2c:	movwcs	r2, #4900	; 0x1324
    ec30:	eorsvc	r2, fp, r0
    ec34:	ldmib	r4, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    ec38:	tstmi	r3, #36, 6	; 0x90000000
    ec3c:	addshi	pc, lr, r0
    ec40:	ldrt	r2, [sl], r0, lsl #10
    ec44:	blcs	29ed8 <fputs@plt+0x25ba0>
    ec48:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    ec4c:	andcs	r6, sl, r1, ror #28
    ec50:	ldm	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec54:			; <UNDEFINED> instruction: 0xf8d4e6e9
    ec58:			; <UNDEFINED> instruction: 0xf7f500a0
    ec5c:	movwcs	lr, #2450	; 0x992
    ec60:	adccc	pc, r0, r4, asr #17
    ec64:			; <UNDEFINED> instruction: 0xf8d4e725
    ec68:			; <UNDEFINED> instruction: 0xf7f50080
    ec6c:	ldr	lr, [r5, -sl, lsl #19]!
    ec70:	ldrdeq	pc, [r0], #132	; 0x84
    ec74:	stmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ec78:			; <UNDEFINED> instruction: 0xf8c42300
    ec7c:	str	r3, [r5, -r0, asr #1]!
    ec80:	smlatbcs	r1, r2, sl, r6
    ec84:	strtmi	r6, [r8], -r3, lsr #22
    ec88:	ldrdvc	pc, [r8], -r8
    ec8c:			; <UNDEFINED> instruction: 0xf8846852
    ec90:	movwls	r1, #12325	; 0x3025
    ec94:			; <UNDEFINED> instruction: 0xf7f59202
    ec98:	ldmdbmi	pc!, {r4, r5, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    ec9c:	movwcs	lr, #10717	; 0x29dd
    eca0:	andls	r4, r0, r9, ror r4
    eca4:			; <UNDEFINED> instruction: 0xf7f54638
    eca8:	ldrt	lr, [r9], r0, ror #21
    ecac:	andcs	r4, r2, #1048576	; 0x100000
    ecb0:	ldrdeq	pc, [r8], r4
    ecb4:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecb8:	adcsle	r2, r4, r0, lsl #16
    ecbc:	mulcc	r4, r8, r8
    ecc0:			; <UNDEFINED> instruction: 0xf47f2b00
    ecc4:	ldmdbmi	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, pc}^
    ecc8:	ldrdeq	pc, [r8], -r8
    eccc:			; <UNDEFINED> instruction: 0xf7f54479
    ecd0:	andscs	lr, r7, ip, asr #21
    ecd4:	ldmdbmi	r2!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
    ecd8:			; <UNDEFINED> instruction: 0xf8d82217
    ecdc:	ldrbtmi	r0, [r9], #-8
    ece0:	b	ff0cccbc <fputs@plt+0xff0c8984>
    ece4:			; <UNDEFINED> instruction: 0xf10de6d8
    ece8:	teqcs	r0, r8, lsl fp
    ecec:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    ecf0:	ldrbmi	r0, [sl], -r0, lsr #2
    ecf4:	b	18cccd0 <fputs@plt+0x18c8998>
    ecf8:	blcc	75918 <fputs@plt+0x715e0>
    ecfc:			; <UNDEFINED> instruction: 0xf63f2b01
    ed00:	bge	17a744 <fputs@plt+0x17640c>
    ed04:	strbmi	r2, [r8], -r2, lsl #2
    ed08:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
    ed0c:	b	15ccce8 <fputs@plt+0x15c89b0>
    ed10:			; <UNDEFINED> instruction: 0xf5b39b05
    ed14:	strdle	r7, [r6], -sl
    ed18:	addhi	pc, r2, r0, lsl #6
    ed1c:	adcne	pc, sp, #64, 4
    ed20:			; <UNDEFINED> instruction: 0xf47f4293
    ed24:			; <UNDEFINED> instruction: 0x465aae7d
    ed28:	teqcs	r9, r8, asr #12
    ed2c:	msreq	(UNDEF: 96), r0
    ed30:			; <UNDEFINED> instruction: 0x9018f8d4
    ed34:	beq	4ae78 <fputs@plt+0x46b40>
    ed38:	bleq	4ae7c <fputs@plt+0x46b44>
    ed3c:	blge	1c9478 <fputs@plt+0x1c5140>
    ed40:	b	f4cd1c <fputs@plt+0xf489e4>
    ed44:	movwcs	lr, #27101	; 0x69dd
    ed48:	tsteq	r3, r2, asr sl
    ed4c:			; <UNDEFINED> instruction: 0xf644d139
    ed50:	vsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    ed54:	bmi	14cf2e4 <fputs@plt+0x14cafac>
    ed58:	mvnvc	lr, #323584	; 0x4f000
    ed5c:	smlabbeq	r9, r1, fp, pc	; <UNPREDICTABLE>
    ed60:	bl	ff0dff50 <fputs@plt+0xff0dbc18>
    ed64:	strb	r1, [r9, #417]	; 0x1a1
    ed68:	vadd.i8	q10, q0, <illegal reg q7.5>
    ed6c:			; <UNDEFINED> instruction: 0xf8d8120d
    ed70:	tstcs	r1, r8
    ed74:			; <UNDEFINED> instruction: 0xf7f44478
    ed78:			; <UNDEFINED> instruction: 0xe61eefd4
    ed7c:			; <UNDEFINED> instruction: 0x2123aa09
    ed80:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    ed84:	movwcs	r0, #288	; 0x120
    ed88:			; <UNDEFINED> instruction: 0xf7f59309
    ed8c:	blls	2895f4 <fputs@plt+0x2852bc>
    ed90:			; <UNDEFINED> instruction: 0xf47f2b00
    ed94:	usaxmi	sl, r0, r5
    ed98:			; <UNDEFINED> instruction: 0xf7f62517
    ed9c:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    eda0:	cfmvdhrge	mvd11, pc
    eda4:	stmdbmi	r1, {r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    eda8:	ldrdeq	pc, [r8], -r8
    edac:			; <UNDEFINED> instruction: 0xf7f54479
    edb0:			; <UNDEFINED> instruction: 0xf8d4ea5c
    edb4:	ldrb	r0, [r3, #136]	; 0x88
    edb8:			; <UNDEFINED> instruction: 0xf7f54628
    edbc:			; <UNDEFINED> instruction: 0x4603e89e
    edc0:	vqrshl.s8	q15, <illegal reg q8.5>, q14
    edc4:	vshr.s64	d20, d11, #64
    edc8:	addsmi	r0, r0, #32
    edcc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    edd0:	blle	71f43c <fputs@plt+0x71b104>
    edd4:	ldmdbvc	sl!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    edd8:	blx	260626 <fputs@plt+0x25c2ee>
    eddc:	bmi	d4d1ec <fputs@plt+0xd48eb4>
    ede0:	str	r4, [fp, #1146]	; 0x47a
    ede4:			; <UNDEFINED> instruction: 0xf8d84933
    ede8:	ldrbtmi	r0, [r9], #-8
    edec:	b	f4cdc8 <fputs@plt+0xf48a90>
    edf0:			; <UNDEFINED> instruction: 0xf7f5e5c8
    edf4:			; <UNDEFINED> instruction: 0xf8d6e87c
    edf8:	stmdavs	r0, {r2, r4, r5, r7, r9, ip, lr}
    edfc:	ldmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee00:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    ee04:	strtmi	r4, [r8], -r2, lsl #12
    ee08:	mcr2	7, 7, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    ee0c:	bmi	b082c0 <fputs@plt+0xb03f88>
    ee10:	orrsmi	pc, fp, ip, asr #4
    ee14:	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    ee18:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
    ee1c:	strb	r4, [sp, #-1146]!	; 0xfffffb86
    ee20:	mvnsvc	pc, #683671552	; 0x28c00000
    ee24:			; <UNDEFINED> instruction: 0xf63f2b02
    ee28:			; <UNDEFINED> instruction: 0xe77cadfb
    ee2c:	tstcs	r9, r6, lsl #20
    ee30:	vmlsl.s<illegal width 8>	q10, d0, d0[2]
    ee34:			; <UNDEFINED> instruction: 0xf7f50120
    ee38:	blls	1c9548 <fputs@plt+0x1c5210>
    ee3c:			; <UNDEFINED> instruction: 0xf47f2b6f
    ee40:			; <UNDEFINED> instruction: 0xf8d4adef
    ee44:			; <UNDEFINED> instruction: 0xf6449018
    ee48:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    ee4c:	tstcs	r0, r2, ror #6
    ee50:	stmib	sp, {sp}^
    ee54:	blx	fe0cf276 <fputs@plt+0xfe0caf3e>
    ee58:	bmi	65b284 <fputs@plt+0x656f4c>
    ee5c:	mvnvc	lr, #323584	; 0x4f000
    ee60:	bl	ff0e0050 <fputs@plt+0xff0dbd18>
    ee64:	strb	r1, [r9, #-417]	; 0xfffffe5f
    ee68:	svc	0x00e6f7f4
    ee6c:	andeq	fp, r2, lr, lsr r5
    ee70:	muleq	r0, r8, r2
    ee74:			; <UNDEFINED> instruction: 0x00017ab8
    ee78:	andeq	r6, r0, r2, asr #4
    ee7c:	andeq	r7, r1, r4, lsl #21
    ee80:	andeq	r7, r1, sl, asr r8
    ee84:	andeq	fp, r2, r6, lsr r2
    ee88:	andeq	r6, r1, r0, lsr r2
    ee8c:			; <UNDEFINED> instruction: 0x000178bc
    ee90:	ldrdeq	r7, [r1], -r6
    ee94:	andeq	r7, r1, lr, asr #14
    ee98:	ldrdeq	r7, [r1], -r8
    ee9c:	andeq	r7, r1, r0, asr #14
    eea0:	andeq	r7, r1, r2, ror r6
    eea4:	andeq	r7, r1, r8, lsl #9
    eea8:	andeq	r7, r1, r4, lsr #9
    eeac:	andeq	r7, r1, r4, lsr #12
    eeb0:	andeq	r7, r1, r8, lsl #8
    eeb4:	andeq	r7, r1, r2, lsl #12
    eeb8:	andeq	r7, r1, r6, lsr #10
    eebc:	andeq	r7, r1, ip, asr #7
    eec0:	muleq	r1, r4, r3
    eec4:			; <UNDEFINED> instruction: 0x460cb5f0
    eec8:	eorcs	pc, ip, #13697024	; 0xd10000
    eecc:	ldmdbmi	r9!, {r0, r5, r7, ip, sp, pc}
    eed0:	blmi	e606ec <fputs@plt+0xe5c3b4>
    eed4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    eed8:	tstls	pc, #1769472	; 0x1b0000
    eedc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eee0:	ldmdbmi	r6!, {r1, r5, r8, ip, sp, pc}
    eee4:	ldrbtmi	r6, [r9], #-2176	; 0xfffff780
    eee8:	ldmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eeec:	eorsne	pc, r0, #212, 16	; 0xd40000
    eef0:	ldmdami	r3!, {r0, r3, r4, r8, ip, sp, pc}
    eef4:			; <UNDEFINED> instruction: 0xf7f44478
    eef8:			; <UNDEFINED> instruction: 0xf8d4eff4
    eefc:	tstlt	r0, r4, lsr r2
    ef00:	blx	1d4af0a <fputs@plt+0x1d46bd2>
    ef04:	andcs	fp, r0, r0, ror #2
    ef08:	blmi	ae17c8 <fputs@plt+0xadd490>
    ef0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ef10:	blls	7e8f80 <fputs@plt+0x7e4c48>
    ef14:			; <UNDEFINED> instruction: 0xf04f405a
    ef18:	mrsle	r0, (UNDEF: 121)
    ef1c:	ldcllt	0, cr11, [r0, #132]!	; 0x84
    ef20:			; <UNDEFINED> instruction: 0xf8d44601
    ef24:			; <UNDEFINED> instruction: 0xf7f50234
    ef28:			; <UNDEFINED> instruction: 0x4601e9fc
    ef2c:	mcrrne	3, 14, r6, r8, cr0
    ef30:	bge	142f80 <fputs@plt+0x13ec48>
    ef34:			; <UNDEFINED> instruction: 0xf7f52003
    ef38:	stmdblt	r8!, {r2, r6, r7, fp, sp, lr, pc}^
    ef3c:	andcs	r9, r1, #8, 22	; 0x2000
    ef40:	eorscs	pc, r8, r4, lsl #17
    ef44:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ef48:	svcmi	0x0000f5b3
    ef4c:	andcs	sp, r0, r6, lsl r0
    ef50:			; <UNDEFINED> instruction: 0xf8c46be3
    ef54:	ldrb	r3, [r7, r0, ror #1]
    ef58:	stmiavs	r8!, {r0, r1, r3, r4, r8, fp, lr}
    ef5c:	eorscs	pc, r4, #212, 16	; 0xd40000
    ef60:			; <UNDEFINED> instruction: 0xf7fb4479
    ef64:	blvs	ff84e938 <fputs@plt+0xff84a600>
    ef68:	svclt	0x00081c42
    ef6c:	sbcle	r2, fp, sl, lsl r0
    ef70:	stmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef74:	andscs	r2, sl, r0, lsl #6
    ef78:	strb	r6, [r5, r3, ror #7]
    ef7c:			; <UNDEFINED> instruction: 0x6710e9dd
    ef80:	svclt	0x00081c7b
    ef84:	svccc	0x00fff1b6
    ef88:	vhadd.s8	<illegal reg q14.5>, <illegal reg q11.5>, <illegal reg q8.5>
    ef8c:			; <UNDEFINED> instruction: 0xf00250a3
    ef90:	stmdacs	r0, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
    ef94:	blmi	383708 <fputs@plt+0x37f3d0>
    ef98:	stmib	sp, {r0, r9, sl, lr}^
    ef9c:	vabd.s8	d22, d7, d2
    efa0:	ldrbtmi	r5, [fp], #-163	; 0xffffff5d
    efa4:	strtmi	r9, [sl], -r0
    efa8:			; <UNDEFINED> instruction: 0xf00268e0
    efac:	strb	pc, [pc, r7, lsr #22]	; <UNPREDICTABLE>
    efb0:	svc	0x0042f7f4
    efb4:	andeq	sl, r2, r8, ror #28
    efb8:	muleq	r0, r8, r2
    efbc:	andeq	r5, r0, lr, lsr #10
    efc0:	andeq	r5, r0, r0, lsr #10
    efc4:	andeq	sl, r2, r0, lsr lr
    efc8:	andeq	r6, r1, r4, lsr #1
    efcc:	andeq	r7, r1, r6, lsl #10
    efd0:	svcmi	0x00f0e92d
    efd4:	ldrmi	fp, [r6], -r7, lsl #1
    efd8:	movwls	r4, #10821	; 0x2a45
    efdc:	blmi	1160854 <fputs@plt+0x115c51c>
    efe0:	svcls	0x0010447a
    efe4:	ldrtmi	r4, [r1], -r9, lsl #13
    efe8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    efec:			; <UNDEFINED> instruction: 0xf8df463a
    eff0:	ldmdavs	fp, {r3, r8, ip, sp, pc}
    eff4:			; <UNDEFINED> instruction: 0xf04f9305
    eff8:	movwcs	r0, #768	; 0x300
    effc:	ldrbtmi	r7, [fp], #59	; 0x3b
    f000:			; <UNDEFINED> instruction: 0xf7fb7023
    f004:	ldrdls	pc, [r1], -r9
    f008:	cmple	r4, r0, lsl #16
    f00c:	movwls	r7, #14395	; 0x383b
    f010:	subsle	r2, r0, r0, lsl #22
    f014:			; <UNDEFINED> instruction: 0xf85b4b39
    f018:	ldmdavs	ip, {r0, r1, ip, sp}
    f01c:	subsle	r2, r8, r0, lsl #24
    f020:	ldrsbge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    f024:	ldrbtmi	r4, [sl], #1664	; 0x680
    f028:			; <UNDEFINED> instruction: 0xf894e03c
    f02c:			; <UNDEFINED> instruction: 0xf88d3200
    f030:	bllt	feaef084 <fputs@plt+0xfeaead4c>
    f034:	strtmi	r4, [r8], -r1, lsr #12
    f038:			; <UNDEFINED> instruction: 0xff44f7ff
    f03c:			; <UNDEFINED> instruction: 0xf895bbb8
    f040:	mvncs	r2, r4, lsr r0
    f044:			; <UNDEFINED> instruction: 0xf08268e0
    f048:			; <UNDEFINED> instruction: 0xf7f50201
    f04c:	strtmi	lr, [r2], -ip, asr #16
    f050:	cmnvc	r7, r2, asr #4	; <UNPREDICTABLE>
    f054:			; <UNDEFINED> instruction: 0xf7f568e0
    f058:	blmi	ac9178 <fputs@plt+0xac4e40>
    f05c:	mvnsvs	pc, r4, asr #12
    f060:			; <UNDEFINED> instruction: 0xf85b68e0
    f064:			; <UNDEFINED> instruction: 0xf7f52003
    f068:	vtst.8	d30, d2, d30
    f06c:	stmiavs	r0!, {r0, r3, r6, r8, ip, sp, lr}^
    f070:			; <UNDEFINED> instruction: 0xf7f54622
    f074:	stmiavs	r1!, {r3, r4, r5, fp, sp, lr, pc}^
    f078:			; <UNDEFINED> instruction: 0xf7f44648
    f07c:	bllt	1e4adac <fputs@plt+0x1e46a74>
    f080:	andseq	pc, r3, #1073741827	; 0x40000003
    f084:			; <UNDEFINED> instruction: 0x46284631
    f088:	mrc2	7, 4, pc, cr6, cr11, {7}
    f08c:			; <UNDEFINED> instruction: 0xf8dabb58
    f090:	andcs	r3, r1, #4
    f094:	andcs	pc, r0, #132, 16	; 0x840000
    f098:	eorsvc	r4, sl, r3, lsl r4
    f09c:	andcc	pc, r4, sl, asr #17
    f0a0:			; <UNDEFINED> instruction: 0xb1b46824
    f0a4:			; <UNDEFINED> instruction: 0xf8da6b2a
    f0a8:	addsmi	r3, sl, #4
    f0ac:	blls	c63a8 <fputs@plt+0xc2070>
    f0b0:	blls	e0920 <fputs@plt+0xdc5e8>
    f0b4:	bmi	52b108 <fputs@plt+0x526dd0>
    f0b8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    f0bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f0c0:	subsmi	r9, sl, r5, lsl #22
    f0c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f0c8:	stmdals	r1, {r0, r1, r2, r3, r8, ip, lr, pc}
    f0cc:	pop	{r0, r1, r2, ip, sp, pc}
    f0d0:	movwcs	r8, #4080	; 0xff0
    f0d4:	blls	b3ce8 <fputs@plt+0xaf9b0>
    f0d8:	blls	e0948 <fputs@plt+0xdc610>
    f0dc:			; <UNDEFINED> instruction: 0xe7ea7013
    f0e0:	movwls	r2, #4891	; 0x131b
    f0e4:	andls	lr, r1, r7, ror #15
    f0e8:			; <UNDEFINED> instruction: 0xf7f4e7e5
    f0ec:	svclt	0x0000eea6
    f0f0:	andeq	sl, r2, ip, asr sp
    f0f4:	muleq	r0, r8, r2
    f0f8:	andeq	sl, r2, lr, lsr sp
    f0fc:	andeq	r0, r0, ip, lsl #5
    f100:	strheq	fp, [r2], -r2
    f104:	andeq	r0, r0, ip, lsr #4
    f108:	andeq	sl, r2, r2, lsl #25
    f10c:	svcmi	0x00f0e92d
    f110:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    f114:	strmi	r8, [ip], -r2, lsl #22
    f118:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f11c:			; <UNDEFINED> instruction: 0xf8df4605
    f120:	andcs	r3, r6, r8, lsr r4
    f124:			; <UNDEFINED> instruction: 0xf8df447a
    f128:	addslt	r1, r3, r4, lsr r4
    f12c:	ldrtlt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f130:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    f134:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    f138:			; <UNDEFINED> instruction: 0xf04f9311
    f13c:			; <UNDEFINED> instruction: 0xf7f40300
    f140:	stccs	15, cr14, [r1], {240}	; 0xf0
    f144:	rschi	pc, r7, r0
    f148:	ldrne	pc, [r8], #-2271	; 0xfffff721
    f14c:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
    f150:	svc	0x0064f7f4
    f154:	eorsle	r2, r5, r0, lsl #16
    f158:			; <UNDEFINED> instruction: 0x46214632
    f15c:			; <UNDEFINED> instruction: 0xf7fb4628
    f160:			; <UNDEFINED> instruction: 0x4606f859
    f164:	bvs	feafd90c <fputs@plt+0xfeaf95d4>
    f168:	suble	r2, r1, r0, lsl #22
    f16c:	ldc2l	7, cr15, [ip, #-984]	; 0xfffffc28
    f170:	stmdacs	r0, {r2, r9, sl, lr}
    f174:	ldmibmi	ip!, {r2, r3, r4, r5, ip, lr, pc}^
    f178:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f17c:	stc2	7, cr15, [r2, #1004]!	; 0x3ec
    f180:	blmi	ffd61d70 <fputs@plt+0xffd5da38>
    f184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f188:	blls	4691f8 <fputs@plt+0x464ec0>
    f18c:			; <UNDEFINED> instruction: 0xf04f405a
    f190:			; <UNDEFINED> instruction: 0xf0400300
    f194:			; <UNDEFINED> instruction: 0x462081dd
    f198:	ldc	0, cr11, [sp], #76	; 0x4c
    f19c:	pop	{r1, r8, r9, fp, pc}
    f1a0:	stmdacs	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f1a4:	teqhi	r5, r0	; <UNPREDICTABLE>
    f1a8:			; <UNDEFINED> instruction: 0xf0002806
    f1ac:	stmdacs	r7, {r1, r2, r4, r5, r8, pc}
    f1b0:	teqhi	r7, r0	; <UNPREDICTABLE>
    f1b4:			; <UNDEFINED> instruction: 0xf0002808
    f1b8:	stmdacs	sp, {r1, r3, r5, r7, pc}
    f1bc:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    f1c0:	ldrb	r2, [sp, r2, lsl #8]
    f1c4:	ldmdavs	r0!, {r1, r3, r5, r6, r7, r8, fp, lr}^
    f1c8:			; <UNDEFINED> instruction: 0xf7f44479
    f1cc:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    f1d0:	strtmi	sp, [r9], -r2, asr #3
    f1d4:	cdp2	0, 14, cr15, cr10, cr0, {0}
    f1d8:	ldcle	12, cr2, [sp], #4
    f1dc:			; <UNDEFINED> instruction: 0xf8d36bab
    f1e0:	stmdbcs	r0, {r4, r8, ip}
    f1e4:	stmiavs	r8!, {r3, r4, r5, r7, r8, ip, lr, pc}
    f1e8:			; <UNDEFINED> instruction: 0xf7fb2402
    f1ec:	strb	pc, [r7, pc, lsr #26]	; <UNPREDICTABLE>
    f1f0:			; <UNDEFINED> instruction: 0xf7f46baf
    f1f4:	strmi	lr, [r0], r4, ror #28
    f1f8:			; <UNDEFINED> instruction: 0xf0002800
    f1fc:	andcs	r8, r2, #132, 2	; 0x21
    f200:			; <UNDEFINED> instruction: 0xf7f42101
    f204:	andcs	lr, r3, #152, 28	; 0x980
    f208:	strbmi	r2, [r0], -r1, lsl #2
    f20c:	mrc	7, 4, APSR_nzcv, cr2, cr4, {7}
    f210:	tstcs	r1, r4, lsl #4
    f214:			; <UNDEFINED> instruction: 0xf7f44640
    f218:	andcs	lr, r5, #2272	; 0x8e0
    f21c:	strbmi	r2, [r0], -r1, lsl #2
    f220:	mcr	7, 4, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    f224:	tstcs	r1, r6, lsl #4
    f228:			; <UNDEFINED> instruction: 0xf7f44640
    f22c:	ldrtmi	lr, [r1], -r4, lsl #29
    f230:			; <UNDEFINED> instruction: 0xf0004638
    f234:			; <UNDEFINED> instruction: 0xf8d7fdef
    f238:			; <UNDEFINED> instruction: 0x360172bc
    f23c:	svclt	0x00181e3b
    f240:	stmdacs	r0, {r0, r8, r9, sp}
    f244:	movwcs	fp, #3864	; 0xf18
    f248:	mvnsle	r2, r0, lsl #22
    f24c:	strmi	r7, [r4], -sl, ror #18
    f250:	andls	r6, r2, #175104	; 0x2ac00
    f254:	mvnvs	r7, #2785280	; 0x2a8000
    f258:	stmdacs	r0, {r0, r1, r9, ip, pc}
    f25c:	adchi	pc, pc, r0, asr #32
    f260:	mlacc	lr, r5, r8, pc	; <UNPREDICTABLE>
    f264:	blcs	33e80 <fputs@plt+0x2fb48>
    f268:			; <UNDEFINED> instruction: 0xf10dd160
    f26c:			; <UNDEFINED> instruction: 0x46410938
    f270:			; <UNDEFINED> instruction: 0xf88d4628
    f274:			; <UNDEFINED> instruction: 0x464a4038
    f278:	ldc2	7, cr15, [lr, #1004]	; 0x3ec
    f27c:			; <UNDEFINED> instruction: 0x46044bbd
    f280:			; <UNDEFINED> instruction: 0xf0402800
    f284:			; <UNDEFINED> instruction: 0xf85b8149
    f288:			; <UNDEFINED> instruction: 0xf89da003
    f28c:			; <UNDEFINED> instruction: 0xf8da2038
    f290:	bcs	27298 <fputs@plt+0x22f60>
    f294:	addshi	pc, r7, r0
    f298:			; <UNDEFINED> instruction: 0xf0002e00
    f29c:	svcge	0x000f80a9
    f2a0:			; <UNDEFINED> instruction: 0x46284631
    f2a4:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    f2a8:			; <UNDEFINED> instruction: 0xf0402800
    f2ac:	bvs	feaef7b0 <fputs@plt+0xfeaeb478>
    f2b0:			; <UNDEFINED> instruction: 0xf7f6b123
    f2b4:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    f2b8:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    f2bc:			; <UNDEFINED> instruction: 0xf7f468f0
    f2c0:	ldrtmi	lr, [fp], -r2, lsr #29
    f2c4:			; <UNDEFINED> instruction: 0x46024631
    f2c8:	strtmi	r4, [r8], -r4, lsl #12
    f2cc:	blx	fe2cd2d0 <fputs@plt+0xfe2c8f98>
    f2d0:	mlascc	ip, sp, r8, pc	; <UNPREDICTABLE>
    f2d4:	mvnle	r2, r0, lsl #22
    f2d8:			; <UNDEFINED> instruction: 0xf0402800
    f2dc:	stccs	0, cr8, [r2], {187}	; 0xbb
    f2e0:	adchi	pc, r3, r0
    f2e4:	tsteq	fp, #164, 2	; 0x29	; <UNPREDICTABLE>
    f2e8:	vpadd.i8	d2, d0, d5
    f2ec:	blcs	56f590 <fputs@plt+0x56b258>
    f2f0:	adchi	pc, r4, r0, lsl #4
    f2f4:			; <UNDEFINED> instruction: 0xf003e8df
    f2f8:	adcge	sl, r2, #-1879048183	; 0x90000009
    f2fc:	adcge	sl, r2, #536870922	; 0x2000000a
    f300:	adcge	sl, r2, #536870922	; 0x2000000a
    f304:	addsge	sl, r9, #536870922	; 0x2000000a
    f308:	adcge	sl, r2, #-1879048183	; 0x90000009
    f30c:			; <UNDEFINED> instruction: 0xf7fb99a2
    f310:	strcs	pc, [r0], #-2459	; 0xfffff665
    f314:			; <UNDEFINED> instruction: 0x4629e734
    f318:			; <UNDEFINED> instruction: 0xf0002000
    f31c:	blvs	feb0ec40 <fputs@plt+0xfeb0a908>
    f320:			; <UNDEFINED> instruction: 0x1110f8d3
    f324:			; <UNDEFINED> instruction: 0xf47f2900
    f328:	smmla	ip, r7, pc, sl	; <UNPREDICTABLE>
    f32c:	movwcs	sl, #7951	; 0x1f0f
    f330:	ldrcs	r9, [fp], #-780	; 0xfffffcf4
    f334:			; <UNDEFINED> instruction: 0xf0034638
    f338:			; <UNDEFINED> instruction: 0xf7f4f863
    f33c:	pkhbtmi	lr, r1, r4, lsl #28
    f340:	eorsle	r2, ip, r0, lsl #16
    f344:	eoreq	pc, lr, #1073741827	; 0x40000003
    f348:	msreq	CPSR_fsc, #1073741827	; 0x40000003
    f34c:	ldrmi	r9, [r1], -r9, lsl #4
    f350:	tstls	r0, r2, asr #12
    f354:	strtmi	r4, [r8], -r1, lsl #12
    f358:	bcc	fe44ab80 <fputs@plt+0xfe446848>
    f35c:	mrc2	7, 1, pc, cr8, cr15, {7}
    f360:	bllt	1220b78 <fputs@plt+0x121c840>
    f364:	pkhbtmi	r2, r2, r5, lsl #6
    f368:	blls	320bd8 <fputs@plt+0x31c8a0>
    f36c:	andseq	pc, r0, #192, 4
    f370:	bmi	fe073b90 <fputs@plt+0xfe06f858>
    f374:	andls	r4, r8, #2046820352	; 0x7a000000
    f378:			; <UNDEFINED> instruction: 0xf89db923
    f37c:	blcs	1b438 <fputs@plt+0x17100>
    f380:	sbchi	pc, lr, r0
    f384:	vst1.8	{d18-d21}, [pc], r0
    f388:			; <UNDEFINED> instruction: 0x4611737a
    f38c:			; <UNDEFINED> instruction: 0xf8cd4648
    f390:			; <UNDEFINED> instruction: 0xf7f4a000
    f394:			; <UNDEFINED> instruction: 0x4606ee7c
    f398:	rsble	r2, r3, r0, lsl #16
    f39c:	ldrtmi	r2, [r9], -r0, lsl #4
    f3a0:			; <UNDEFINED> instruction: 0xf0014628
    f3a4:	ldrtmi	pc, [r9], -sp, lsr #19	; <UNPREDICTABLE>
    f3a8:	strtmi	r2, [r8], -r1, lsl #4
    f3ac:			; <UNDEFINED> instruction: 0xf9a8f001
    f3b0:	svclt	0x000c2e03
    f3b4:	strtcs	r2, [fp], #-1051	; 0xfffffbe5
    f3b8:			; <UNDEFINED> instruction: 0xf7f44648
    f3bc:	blmi	1b8ab2c <fputs@plt+0x1b867f4>
    f3c0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f3c4:	orrslt	r6, lr, lr, lsl r8
    f3c8:	ldrtmi	sl, [r1], -pc, lsl #30
    f3cc:			; <UNDEFINED> instruction: 0x4622463b
    f3d0:			; <UNDEFINED> instruction: 0xf7ff4628
    f3d4:	strmi	pc, [r2], -r7, lsl #20
    f3d8:	stccs	8, cr6, [r0], {176}	; 0xb0
    f3dc:	ldrmi	fp, [r4], -r8, lsl #30
    f3e0:			; <UNDEFINED> instruction: 0xf8ccf000
    f3e4:			; <UNDEFINED> instruction: 0xf7fb4630
    f3e8:			; <UNDEFINED> instruction: 0x4606fc9f
    f3ec:	mvnle	r2, r0, lsl #16
    f3f0:	strbmi	r9, [r0], -r2, lsl #22
    f3f4:	blls	eb9a8 <fputs@plt+0xe7670>
    f3f8:			; <UNDEFINED> instruction: 0xf7f471ab
    f3fc:	bvs	feb0af3c <fputs@plt+0xfeb06c04>
    f400:			; <UNDEFINED> instruction: 0xf43f2b00
    f404:			; <UNDEFINED> instruction: 0xf7f6aebd
    f408:	strtmi	pc, [r8], -r5, lsr #25
    f40c:	stc2l	7, cr15, [r0], {246}	; 0xf6
    f410:			; <UNDEFINED> instruction: 0xf7fbe6b6
    f414:	strcs	pc, [r0], #-2117	; 0xfffff7bb
    f418:			; <UNDEFINED> instruction: 0xf7fbe6b2
    f41c:	strcs	pc, [r0], #-2735	; 0xfffff551
    f420:			; <UNDEFINED> instruction: 0xf7fbe6ae
    f424:	strcs	pc, [r0], #-2143	; 0xfffff7a1
    f428:	ldrtmi	lr, [r0], -sl, lsr #13
    f42c:	ldc2l	7, cr15, [ip], #-1004	; 0xfffffc14
    f430:			; <UNDEFINED> instruction: 0xf7fb6be8
    f434:			; <UNDEFINED> instruction: 0xf8dafc99
    f438:	strb	r6, [r4, r0]
    f43c:			; <UNDEFINED> instruction: 0xf895b11c
    f440:	blcs	1b4f8 <fputs@plt+0x171c0>
    f444:			; <UNDEFINED> instruction: 0x464ad1f1
    f448:	strtmi	r4, [r8], -r1, asr #12
    f44c:	ldc2	7, cr15, [r4], #1004	; 0x3ec
    f450:	suble	r2, lr, r0, lsl #16
    f454:	ldrtmi	r4, [r0], -r3, lsl #13
    f458:	stc2l	7, cr15, [r6], #-1004	; 0xfffffc14
    f45c:	svclt	0x00082c00
    f460:	ubfx	r4, ip, #12, #6
    f464:	strbmi	sl, [r8], -ip, lsl #18
    f468:	mrrc	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
    f46c:	ldrtmi	r2, [r9], -r0, lsl #4
    f470:	strtmi	r4, [r8], -r6, lsl #12
    f474:			; <UNDEFINED> instruction: 0xf944f001
    f478:	orrsle	r2, r4, r0, lsl #28
    f47c:	blge	379cbc <fputs@plt+0x375984>
    f480:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx7
    f484:			; <UNDEFINED> instruction: 0x461e2a10
    f488:			; <UNDEFINED> instruction: 0x46484631
    f48c:	mrc	7, 3, APSR_nzcv, cr8, cr4, {7}
    f490:	stmdavs	r4, {r3, r4, r6, r8, r9, ip, sp, pc}^
    f494:	cdp	8, 1, cr6, cr8, cr3, {4}
    f498:	stmdbls	r6, {r4, r9, fp, sp}
    f49c:	movwls	r4, #17952	; 0x4620
    f4a0:	mcr	7, 4, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    f4a4:	strbmi	r4, [r8], -r1, lsr #12
    f4a8:	mrc	7, 3, APSR_nzcv, cr12, cr4, {7}
    f4ac:	stmdbls	lr, {r2, r8, r9, fp, ip, pc}
    f4b0:	ldrmi	r4, [sl], -r8, lsr #12
    f4b4:	msreq	CPSR_fsxc, #1073741827	; 0x40000003
    f4b8:			; <UNDEFINED> instruction: 0xf994f7ff
    f4bc:	mlacc	pc, sp, r8, pc	; <UNPREDICTABLE>
    f4c0:	blcs	20cd8 <fputs@plt+0x1c9a0>
    f4c4:	blls	183c4c <fputs@plt+0x17f914>
    f4c8:	movwls	r9, #30734	; 0x780e
    f4cc:	blx	fe64b4da <fputs@plt+0xfe6471a2>
    f4d0:	stmdals	lr, {r3, r9, fp, ip, pc}
    f4d4:	blcc	69628 <fputs@plt+0x652f0>
    f4d8:			; <UNDEFINED> instruction: 0xf7fb6053
    f4dc:	ldrtmi	pc, [r1], -r5, lsr #24	; <UNPREDICTABLE>
    f4e0:			; <UNDEFINED> instruction: 0xf7f44648
    f4e4:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    f4e8:	blls	203c3c <fputs@plt+0x1ff904>
    f4ec:	blls	33e100 <fputs@plt+0x339dc8>
    f4f0:	ldrtmi	lr, [r0], -r2, asr #14
    f4f4:	ldc2	7, cr15, [r8], {251}	; 0xfb
    f4f8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f4fc:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
    f500:	orrsle	r2, r5, r0, lsl #24
    f504:	bvs	feb09368 <fputs@plt+0xfeb05030>
    f508:	blcs	1857c <fputs@plt+0x14244>
    f50c:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {1}
    f510:	stc2	7, cr15, [r0], #-984	; 0xfffffc28
    f514:			; <UNDEFINED> instruction: 0xe633241b
    f518:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f51c:	smmla	r2, lr, r8, r6
    f520:	andcs	r4, r1, #59768832	; 0x3900000
    f524:			; <UNDEFINED> instruction: 0xf0014628
    f528:	strb	pc, [r5, -fp, ror #17]	; <UNPREDICTABLE>
    f52c:	ldr	r4, [r5, r3, lsl #13]
    f530:	strbmi	r9, [r2], -r9, lsl #22
    f534:	strtmi	r4, [r8], -r9, asr #12
    f538:	cdp	3, 1, cr9, cr8, cr0, {0}
    f53c:			; <UNDEFINED> instruction: 0xf7ff3a90
    f540:			; <UNDEFINED> instruction: 0xf89dfd47
    f544:	blcs	1b604 <fputs@plt+0x172cc>
    f548:	movwcs	sp, #4305	; 0x10d1
    f54c:	ldr	r9, [r9, -ip, lsl #6]
    f550:	ldcl	7, cr15, [r2], #-976	; 0xfffffc30
    f554:	andeq	sl, r2, r8, lsl ip
    f558:	muleq	r0, r8, r2
    f55c:	andeq	r5, r1, sl, ror pc
    f560:	andeq	sl, r2, r8, lsl #24
    f564:	andeq	r7, r1, r6, ror r3
    f568:	andeq	r5, r1, lr, lsr #27
    f56c:			; <UNDEFINED> instruction: 0x0002abb8
    f570:	muleq	r0, r8, lr
    f574:	andeq	r0, r0, ip, lsl #5
    f578:	andeq	sl, r2, r4, ror #26
    f57c:	ldrblt	fp, [r0, #-448]!	; 0xfffffe40
    f580:			; <UNDEFINED> instruction: 0xf8d04606
    f584:	cmnlt	sp, r0, lsl r1
    f588:	stmdavs	sp!, {r2, r3, r5, r9, sl, lr}
    f58c:			; <UNDEFINED> instruction: 0xf7f46860
    f590:	stmiavs	r0!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    f594:	ldcl	7, cr15, [r4], #976	; 0x3d0
    f598:			; <UNDEFINED> instruction: 0xf7f468e0
    f59c:			; <UNDEFINED> instruction: 0x4620ecf2
    f5a0:	stcl	7, cr15, [lr], #976	; 0x3d0
    f5a4:	mvnle	r2, r0, lsl #26
    f5a8:			; <UNDEFINED> instruction: 0xf8c62300
    f5ac:	ldflte	f3, [r0, #-64]!	; 0xffffffc0
    f5b0:	svclt	0x00004770
    f5b4:	ldrlt	fp, [r0, #-417]	; 0xfffffe5f
    f5b8:	strmi	r4, [r4], -r1, lsl #12
    f5bc:	andcs	r4, r7, #589824	; 0x90000
    f5c0:			; <UNDEFINED> instruction: 0xf7f44478
    f5c4:	smlabtlt	r8, ip, fp, lr
    f5c8:	ldclt	0, cr2, [r0, #-4]
    f5cc:	strtmi	r4, [r1], -r6, lsl #16
    f5d0:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    f5d4:	bl	ff0cd5ac <fputs@plt+0xff0c9274>
    f5d8:	svclt	0x00183800
    f5dc:	ldclt	0, cr2, [r0, #-4]
    f5e0:	ldrbmi	r2, [r0, -r1]!
    f5e4:	andeq	r6, r1, r8, lsl #30
    f5e8:	strdeq	r6, [r1], -lr
    f5ec:	blcs	b6d600 <fputs@plt+0xb692c8>
    f5f0:	stmdavc	r2, {r0, r1, r8, ip, lr, pc}^
    f5f4:	andcs	fp, r1, sl, lsl #18
    f5f8:	blcc	ba13c0 <fputs@plt+0xb9d088>
    f5fc:	stmdavc	r3, {r3, r8, r9, sl, fp, ip, sp, pc}^
    f600:			; <UNDEFINED> instruction: 0xf083fab3
    f604:	ldrbmi	r0, [r0, -r0, asr #18]!
    f608:	mvnsmi	lr, sp, lsr #18
    f60c:	stmdbmi	r9!, {r1, r2, r3, r9, sl, lr}
    f610:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
    f614:	bl	febcd5ec <fputs@plt+0xfebc92b4>
    f618:			; <UNDEFINED> instruction: 0xf7f44604
    f61c:			; <UNDEFINED> instruction: 0x4605edd6
    f620:	suble	r2, r4, r0, lsl #16
    f624:	orrlt	r1, r4, #224, 24	; 0xe000
    f628:			; <UNDEFINED> instruction: 0xf7f4212f
    f62c:			; <UNDEFINED> instruction: 0x4604ee38
    f630:	stmdavc	r3, {r4, r8, ip, sp, pc}^
    f634:	strcc	fp, [r1], #-2875	; 0xfffff4c5
    f638:	ldrtmi	r2, [r0], -pc, lsr #2
    f63c:	mcr	7, 1, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    f640:			; <UNDEFINED> instruction: 0xb3204680
    f644:			; <UNDEFINED> instruction: 0xf7f4215c
    f648:	cmnlt	r8, #672	; 0x2a0
    f64c:	ldrtmi	r1, [r1], -r6, asr #24
    f650:	strtmi	r2, [r8], -r0, lsl #4
    f654:	ldc	7, cr15, [r4, #-976]	; 0xfffffc30
    f658:	lsllt	r4, r6, #12
    f65c:	ldrtmi	r4, [r9], -r2, lsl #12
    f660:	ldmdami	r5, {r2, r5, r6, r7, r8, ip, sp, pc}
    f664:			; <UNDEFINED> instruction: 0xf7f44478
    f668:			; <UNDEFINED> instruction: 0x4604ed92
    f66c:			; <UNDEFINED> instruction: 0xf7f44630
    f670:	tstlt	r4, r0, asr #22
    f674:			; <UNDEFINED> instruction: 0xf7f44638
    f678:	strtmi	lr, [r8], -r4, lsl #25
    f67c:	bl	1d4d654 <fputs@plt+0x1d4931c>
    f680:	pop	{r5, r9, sl, lr}
    f684:			; <UNDEFINED> instruction: 0x463c81f0
    f688:			; <UNDEFINED> instruction: 0x4638e7f7
    f68c:	cmpcs	ip, ip, asr #15
    f690:			; <UNDEFINED> instruction: 0xf7f44630
    f694:	stmdacs	r0, {r2, r9, sl, fp, sp, lr, pc}
    f698:			; <UNDEFINED> instruction: 0xe7d8d1d8
    f69c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    f6a0:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    f6a4:	strb	r4, [r1, r4, lsl #12]!
    f6a8:	streq	pc, [r1], -r8, lsl #2
    f6ac:	strmi	lr, [r4], -pc, asr #15
    f6b0:	svclt	0x0000e7e6
    f6b4:			; <UNDEFINED> instruction: 0x00016eba
    f6b8:	strdeq	r7, [r1], -r4
    f6bc:	andeq	r6, r1, lr, lsr lr
    f6c0:			; <UNDEFINED> instruction: 0x4605b538
    f6c4:	strmi	r4, [r8], -ip, lsl #12
    f6c8:	movwcs	r4, #2325	; 0x915
    f6cc:	ldrbtmi	r6, [r9], #-43	; 0xffffffd5
    f6d0:	bl	144d6a8 <fputs@plt+0x1449370>
    f6d4:	stfnep	f3, [r4], {0}
    f6d8:			; <UNDEFINED> instruction: 0x4620215c
    f6dc:	ldcl	7, cr15, [lr, #976]	; 0x3d0
    f6e0:	strmi	r2, [r3], -pc, lsr #2
    f6e4:	ldrmi	r4, [ip], -r0, lsr #12
    f6e8:	ldcl	7, cr15, [r8, #976]	; 0x3d0
    f6ec:	addmi	fp, r4, #148, 2	; 0x25
    f6f0:	andcs	fp, r0, #148, 30	; 0x250
    f6f4:	stmdacs	r0, {r0, r9, sp}
    f6f8:	andcs	fp, r1, #8, 30
    f6fc:	svclt	0x00182a00
    f700:	andcc	r4, r1, r0, lsr #12
    f704:	stcl	7, cr15, [sl], {244}	; 0xf4
    f708:	eorvs	r2, r8, r0, lsl #16
    f70c:	andscs	fp, fp, ip, lsl #30
    f710:	ldclt	0, cr2, [r8, #-0]
    f714:	mvnsle	r2, r0, lsl #16
    f718:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    f71c:	svclt	0x0000e7f2
    f720:	strdeq	r6, [r1], -lr
    f724:	muleq	r1, r2, r9
    f728:	svcmi	0x00f0e92d
    f72c:	bmi	1120f8c <fputs@plt+0x111cc54>
    f730:	ldmdavs	ip, {r0, r2, r3, r4, r9, sl, lr}
    f734:	cfstr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
    f738:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    f73c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f740:			; <UNDEFINED> instruction: 0xf04f9385
    f744:	teqlt	ip, r0, lsl #6
    f748:	strmi	r4, [pc], -r0, lsl #13
    f74c:	teqcs	sl, r0, lsr #12
    f750:	bl	ff04d728 <fputs@plt+0xff0493f0>
    f754:	cmnlt	r0, r3, lsl #12
    f758:	bmi	ed7760 <fputs@plt+0xed3428>
    f75c:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    f760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f764:	subsmi	r9, sl, r5, lsl #23
    f768:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f76c:			; <UNDEFINED> instruction: 0xf50dd165
    f770:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
    f774:	stmdavc	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f778:	rscle	r2, lr, fp, lsr sl
    f77c:			; <UNDEFINED> instruction: 0x4620213b
    f780:			; <UNDEFINED> instruction: 0xf7f49303
    f784:	blls	10a62c <fputs@plt+0x1062f4>
    f788:			; <UNDEFINED> instruction: 0xf10d22fc
    f78c:			; <UNDEFINED> instruction: 0x46190b14
    f790:	andcc	pc, r0, fp, asr #17
    f794:	stmdage	r6, {r0, r7, r9, sl, lr}
    f798:	stcl	7, cr15, [r0], #976	; 0x3d0
    f79c:			; <UNDEFINED> instruction: 0xf7f44620
    f7a0:	strmi	lr, [r2], r4, lsl #25
    f7a4:	svceq	0x0000f1b9
    f7a8:	blls	1037bc <fputs@plt+0xff484>
    f7ac:	andcc	pc, r0, r9, lsl #17
    f7b0:	svccs	0x0000682c
    f7b4:			; <UNDEFINED> instruction: 0x2600bf14
    f7b8:	streq	pc, [r1], -r6
    f7bc:	bmi	8fc5dc <fputs@plt+0x8f82a4>
    f7c0:	strbmi	sl, [r3], -r5, asr #28
    f7c4:	orrvc	pc, r0, pc, asr #8
    f7c8:			; <UNDEFINED> instruction: 0x4630447a
    f7cc:			; <UNDEFINED> instruction: 0xf7f49400
    f7d0:	ldrtmi	lr, [r0], -ip, asr #25
    f7d4:	addvc	pc, r0, #1325400064	; 0x4f000000
    f7d8:			; <UNDEFINED> instruction: 0xf7fa4659
    f7dc:			; <UNDEFINED> instruction: 0x4658fdf5
    f7e0:	stcl	7, cr15, [r2], #-976	; 0xfffffc30
    f7e4:			; <UNDEFINED> instruction: 0xf1b94606
    f7e8:	andle	r0, r2, r0, lsl #30
    f7ec:			; <UNDEFINED> instruction: 0xf889233b
    f7f0:			; <UNDEFINED> instruction: 0xf10a3000
    f7f4:	stmdavs	r8!, {r1, r8}
    f7f8:			; <UNDEFINED> instruction: 0xf7f44431
    f7fc:			; <UNDEFINED> instruction: 0x4604ed3c
    f800:	stccs	0, cr2, [r0], {27}
    f804:			; <UNDEFINED> instruction: 0xf10ad0a9
    f808:	teqcs	sl, #1
    f80c:	strtmi	r1, [r0], #-3186	; 0xfffff38e
    f810:			; <UNDEFINED> instruction: 0xf8044659
    f814:			; <UNDEFINED> instruction: 0xf7f4300a
    f818:	andcs	lr, r0, r6, asr #23
    f81c:	ldr	r6, [ip, ip, lsr #32]
    f820:	bmi	2fb13c <fputs@plt+0x2f6e04>
    f824:	strbmi	r3, [r3], -r1, lsl #14
    f828:			; <UNDEFINED> instruction: 0x4630447a
    f82c:	orrvc	pc, r0, pc, asr #8
    f830:	strls	r9, [r1, -r0, lsl #8]
    f834:	ldc	7, cr15, [r8], {244}	; 0xf4
    f838:			; <UNDEFINED> instruction: 0xf7f4e7cb
    f83c:	svclt	0x0000eafe
    f840:	andeq	sl, r2, r2, lsl #12
    f844:	muleq	r0, r8, r2
    f848:	ldrdeq	sl, [r2], -lr
    f84c:	andeq	r6, r1, ip, lsl sp
    f850:	andeq	r6, r1, r0, ror #25
    f854:	blmi	7620cc <fputs@plt+0x75dd94>
    f858:	push	{r1, r3, r4, r5, r6, sl, lr}
    f85c:	strdlt	r4, [r2], r0
    f860:			; <UNDEFINED> instruction: 0x460c58d3
    f864:	strcs	r4, [r0], -r7, lsl #12
    f868:	movwls	r6, #6171	; 0x181b
    f86c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f870:	bl	f4d848 <fputs@plt+0xf49510>
    f874:	strbtmi	r2, [r9], -sl, lsl #4
    f878:	strtmi	r4, [r0], -r5, lsl #12
    f87c:			; <UNDEFINED> instruction: 0xf7f4602e
    f880:	stmdavs	fp!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    f884:	svclt	0x00082b22
    f888:	andle	r2, lr, r1, lsl r0
    f88c:	ldrdhi	pc, [r0], -sp
    f890:	andle	r4, r9, r4, asr #10
    f894:	strtmi	r4, [r0], -r5, lsl #12
    f898:	stc	7, cr15, [r6], {244}	; 0xf4
    f89c:	strmi	r4, [r0, #1028]!	; 0x404
    f8a0:	eorsvs	fp, sp, r4, lsl #30
    f8a4:	andle	r4, r0, r0, lsr r6
    f8a8:	bmi	2578d8 <fputs@plt+0x2535a0>
    f8ac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    f8b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f8b4:	subsmi	r9, sl, r1, lsl #22
    f8b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f8bc:	andlt	sp, r2, r2, lsl #2
    f8c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f8c4:	b	fee4d89c <fputs@plt+0xfee49564>
    f8c8:	andeq	sl, r2, r4, ror #9
    f8cc:	muleq	r0, r8, r2
    f8d0:	andeq	sl, r2, lr, lsl #9
    f8d4:	tstcs	r4, r0, lsl r5
    f8d8:	andcs	r4, r1, r4, lsl #12
    f8dc:	ldc	7, cr15, [lr], #976	; 0x3d0
    f8e0:			; <UNDEFINED> instruction: 0x3114f8d4
    f8e4:	teqlt	r3, r0, lsr r1
    f8e8:			; <UNDEFINED> instruction: 0xf8d46018
    f8ec:			; <UNDEFINED> instruction: 0xf8c43270
    f8f0:	tstvs	r3, r4, lsl r1
    f8f4:			; <UNDEFINED> instruction: 0xf8c4bd10
    f8f8:			; <UNDEFINED> instruction: 0xe7f60110
    f8fc:	blmi	d221d0 <fputs@plt+0xd1de98>
    f900:	svcmi	0x00f0e92d
    f904:	sbclt	r4, r5, sl, ror r4
    f908:	andls	r4, r1, r9, lsl #13
    f90c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f910:			; <UNDEFINED> instruction: 0xf04f9343
    f914:	stmdbcs	r0, {r8, r9}
    f918:	vst4.16	{d29-d32}, [pc], r0
    f91c:	andcs	r7, r1, r0, lsl #2
    f920:	ldc	7, cr15, [ip], {244}	; 0xf4
    f924:	stmdacs	r0, {r7, r9, sl, lr}
    f928:	strcs	sp, [r0, -ip, asr #32]
    f92c:			; <UNDEFINED> instruction: 0xf44fac03
    f930:	ldrtmi	r7, [sl], r0, lsl #12
    f934:	tstcs	sp, r9, lsr #32
    f938:			; <UNDEFINED> instruction: 0xf7f44620
    f93c:	smlabtlt	r8, ip, sl, lr
    f940:	andge	pc, r0, r0, lsl #17
    f944:	strtmi	r2, [r0], -sl, lsl #2
    f948:	b	ff14d920 <fputs@plt+0xff1495e8>
    f94c:			; <UNDEFINED> instruction: 0xf880b108
    f950:	strtmi	sl, [r0], -r0
    f954:	bl	fea4d92c <fputs@plt+0xfea495f4>
    f958:	bleq	4a57c <fputs@plt+0x46244>
    f95c:			; <UNDEFINED> instruction: 0xf10b4605
    f960:	addsmi	r0, r6, #268435456	; 0x10000000
    f964:			; <UNDEFINED> instruction: 0xf06fd20a
    f968:	addsmi	r4, r6, #0, 4
    f96c:	rsbseq	sp, r6, r7, lsr #4
    f970:	ldrtmi	r4, [r1], -r0, asr #12
    f974:	ldcl	7, cr15, [lr], #-976	; 0xfffffc30
    f978:	strmi	fp, [r0], r8, lsl #6
    f97c:	andeq	lr, r7, r8, lsl #22
    f980:	strtmi	r1, [r1], -sl, ror #24
    f984:			; <UNDEFINED> instruction: 0xf7f4465f
    f988:	strbmi	lr, [sl], -lr, lsl #22
    f98c:	orrvc	pc, r0, pc, asr #8
    f990:			; <UNDEFINED> instruction: 0xf7f44620
    f994:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    f998:	strbmi	sp, [r1], sp, asr #3
    f99c:	andcs	r9, r0, r1, lsl #22
    f9a0:	andls	pc, r0, r3, asr #17
    f9a4:	blmi	2a21d8 <fputs@plt+0x29dea0>
    f9a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f9ac:	blls	10e9a1c <fputs@plt+0x10e56e4>
    f9b0:			; <UNDEFINED> instruction: 0xf04f405a
    f9b4:	mrsle	r0, SP_und
    f9b8:	pop	{r0, r2, r6, ip, sp, pc}
    f9bc:			; <UNDEFINED> instruction: 0x46408ff0
    f9c0:	b	ff7cd998 <fputs@plt+0xff7c9660>
    f9c4:	strb	r2, [sp, lr]!
    f9c8:	b	dcd9a0 <fputs@plt+0xdc9668>
    f9cc:	andeq	sl, r2, r8, lsr r4
    f9d0:	muleq	r0, r8, r2
    f9d4:	muleq	r2, r4, r3
    f9d8:	mvnsmi	lr, #737280	; 0xb4000
    f9dc:	strmi	r4, [r8], r7, lsl #12
    f9e0:	cmnlt	sl, #152043520	; 0x9100000
    f9e4:	vst3.8	{d18-d20}, [pc], r0
    f9e8:	strtmi	r7, [r6], -r0, lsl #10
    f9ec:	svclt	0x001842ac
    f9f0:	ldrtmi	r2, [r0], -r0, lsl #28
    f9f4:			; <UNDEFINED> instruction: 0xf115d10a
    f9f8:	b	13d3604 <fputs@plt+0x13cf2cc>
    f9fc:			; <UNDEFINED> instruction: 0xf1050545
    fa00:	strtle	r0, [r2], #-257	; 0xfffffeff
    fa04:	ldc	7, cr15, [r6], #-976	; 0xfffffc30
    fa08:			; <UNDEFINED> instruction: 0x4606b1f0
    fa0c:	ldmdbne	r0!, {r1, r3, r5, r8, r9, fp, ip}
    fa10:	tstcs	r1, fp, asr #12
    fa14:	bl	ffdcd9ec <fputs@plt+0xffdc96b4>
    fa18:	stmdacs	r0, {r2, sl, lr}
    fa1c:	adcmi	sp, r5, #-2147483591	; 0x80000039
    fa20:	svclt	0x00085530
    fa24:			; <UNDEFINED> instruction: 0xd00546b1
    fa28:	ldrtmi	r1, [r0], -r1, ror #24
    fa2c:	stc	7, cr15, [r2], #-976	; 0xfffffc30
    fa30:	smlalbblt	r4, r8, r1, r6
    fa34:			; <UNDEFINED> instruction: 0xf8c8b174
    fa38:	andcs	r4, r0, r0
    fa3c:	andls	pc, r0, r7, asr #17
    fa40:	mvnshi	lr, #12386304	; 0xbd0000
    fa44:			; <UNDEFINED> instruction: 0xe7f64614
    fa48:			; <UNDEFINED> instruction: 0xf7f44630
    fa4c:	mulcs	lr, sl, sl
    fa50:	mvnshi	lr, #12386304	; 0xbd0000
    fa54:	strtmi	r4, [r1], r8, asr #12
    fa58:	b	fe4cda30 <fputs@plt+0xfe4c96f8>
    fa5c:	svclt	0x0000e7eb
    fa60:	svclt	0x00004770
    fa64:	ldrbt	fp, [r5], r1, lsl #2
    fa68:	ldrbmi	r2, [r0, -sl]!
    fa6c:	ldrlt	fp, [r0, #-329]	; 0xfffffeb7
    fa70:			; <UNDEFINED> instruction: 0xf7ff4604
    fa74:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    fa78:	blcs	29b0c <fputs@plt+0x257d4>
    fa7c:			; <UNDEFINED> instruction: 0x200bbfb8
    fa80:	andcs	fp, sl, r0, lsl sp
    fa84:	svclt	0x00004770
    fa88:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
    fa8c:			; <UNDEFINED> instruction: 0x46044615
    fa90:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    fa94:	stmdavs	r3!, {r3, r4, r5, r8, fp, ip, sp, pc}
    fa98:	svclt	0x00b82b00
    fa9c:	blle	97ad0 <fputs@plt+0x93798>
    faa0:	svclt	0x00b8429d
    faa4:	ldclt	0, cr2, [r8, #-68]!	; 0xffffffbc
    faa8:	ldrbmi	r2, [r0, -sl]!
    faac:	cfstr32	mvfx11, [sp, #-960]!	; 0xfffffc40
    fab0:	blmi	9726c0 <fputs@plt+0x96e388>
    fab4:	andls	fp, r1, #133	; 0x85
    fab8:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    fabc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fac0:			; <UNDEFINED> instruction: 0xf04f9303
    fac4:	movwlt	r0, #37632	; 0x9300
    fac8:	strmi	r4, [r7], -ip, lsl #12
    facc:	b	3cdaa4 <fputs@plt+0x3c976c>
    fad0:	stmdbge	r2, {r8, sl, sp}
    fad4:	andvs	r4, r5, r6, lsl #12
    fad8:			; <UNDEFINED> instruction: 0xf7f44620
    fadc:	ldmdavs	r3!, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    fae0:			; <UNDEFINED> instruction: 0xeeb02b22
    fae4:	eorle	r8, r0, r0, asr #22
    fae8:	bvc	8b264 <fputs@plt+0x86f2c>
    faec:	blvc	ffa0b5d4 <fputs@plt+0xffa0729c>
    faf0:	bleq	ff20b5c8 <fputs@plt+0xff207290>
    faf4:	blx	44b6c0 <fputs@plt+0x447388>
    faf8:	mcrls	12, 0, sp, cr2, cr7, {0}
    fafc:			; <UNDEFINED> instruction: 0xd00542b4
    fb00:			; <UNDEFINED> instruction: 0xf7f44620
    fb04:	strmi	lr, [r4], #-2770	; 0xfffff52e
    fb08:	andsle	r4, r0, r6, lsr #5
    fb0c:	bmi	417b3c <fputs@plt+0x413804>
    fb10:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    fb14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb18:	subsmi	r9, sl, r3, lsl #22
    fb1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fb20:	andlt	sp, r5, r0, lsl r1
    fb24:	blhi	cae20 <fputs@plt+0xc6ae8>
    fb28:			; <UNDEFINED> instruction: 0x2011bdf0
    fb2c:	cdp	7, 11, cr14, cr5, cr15, {7}
    fb30:	vsqrt.f64	d24, d0
    fb34:	strle	pc, [r3], #-2576	; 0xfffff5f0
    fb38:	blhi	4b15c <fputs@plt+0x46e24>
    fb3c:	strb	r4, [r6, r8, lsr #12]!
    fb40:	strb	r2, [r4, fp]!
    fb44:	ldmdb	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fb48:	muleq	r0, r8, r2
    fb4c:	andeq	sl, r2, r2, lsl #5
    fb50:	andeq	sl, r2, sl, lsr #4
    fb54:	rsble	r2, r8, r0, lsl #20
    fb58:	ldrbmi	lr, [r0, sp, lsr #18]!
    fb5c:	ldrmi	r4, [r0], -r7, lsl #12
    fb60:			; <UNDEFINED> instruction: 0xf7f4460e
    fb64:			; <UNDEFINED> instruction: 0x4605ea9c
    fb68:	ldmdbmi	r6!, {r3, r4, r6, r7, r8, ip, sp, pc}
    fb6c:			; <UNDEFINED> instruction: 0xf7f44479
    fb70:	strmi	lr, [r4], -r0, asr #23
    fb74:	subsle	r2, r3, r0, lsl #16
    fb78:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fb7c:	beq	4bcc0 <fputs@plt+0x47988>
    fb80:			; <UNDEFINED> instruction: 0xf81446a1
    fb84:			; <UNDEFINED> instruction: 0xf0030b01
    fb88:	stmiblt	r8!, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    fb8c:	stccc	8, cr15, [r1], {20}
    fb90:	eorsle	r2, r5, sp, lsr #22
    fb94:	eorsle	r2, r0, sp, lsr fp
    fb98:	andle	r2, r5, fp, lsr #22
    fb9c:			; <UNDEFINED> instruction: 0xf7f44628
    fba0:	strdcs	lr, [r1], -r0
    fba4:			; <UNDEFINED> instruction: 0x87f0e8bd
    fba8:	strtmi	r4, [r1], r2, lsl #13
    fbac:	bleq	8dc04 <fputs@plt+0x898cc>
    fbb0:			; <UNDEFINED> instruction: 0xf916f003
    fbb4:	rscle	r2, r9, r0, lsl #16
    fbb8:	stmdbmi	r4!, {r0, r1, r5, sl, fp, lr}
    fbbc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    fbc0:			; <UNDEFINED> instruction: 0xf854e002
    fbc4:	orrslt	r1, r1, #8, 30
    fbc8:			; <UNDEFINED> instruction: 0xf7f44648
    fbcc:	stmdacs	r0, {r3, r5, r9, fp, sp, lr, pc}
    fbd0:			; <UNDEFINED> instruction: 0xf1bad0f7
    fbd4:	ldmib	r4, {r0, r8, r9, sl, fp}^
    fbd8:	eorle	r2, ip, r0, lsl #2
    fbdc:	svceq	0x0002f1ba
    fbe0:	eorsvs	sp, r1, r1, lsl r1
    fbe4:			; <UNDEFINED> instruction: 0xf8c6b9a2
    fbe8:	ldmdbmi	r9, {pc}
    fbec:			; <UNDEFINED> instruction: 0xf8d7464a
    fbf0:	ldrbtmi	r0, [r9], #-692	; 0xfffffd4c
    fbf4:			; <UNDEFINED> instruction: 0xfff4f7fa
    fbf8:			; <UNDEFINED> instruction: 0xf04fe00a
    fbfc:	ldr	r0, [pc, r2, lsl #20]!
    fc00:	beq	8bd44 <fputs@plt+0x87a0c>
    fc04:	ldmdavs	r3!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    fc08:	eorsvs	r4, r3, fp, lsl #6
    fc0c:	rscle	r2, ip, r0, lsl #20
    fc10:	andcs	r4, r0, r0, lsl r9
    fc14:			; <UNDEFINED> instruction: 0xf7f44479
    fc18:	strmi	lr, [r4], -ip, ror #22
    fc1c:			; <UNDEFINED> instruction: 0xd1ad2800
    fc20:			; <UNDEFINED> instruction: 0xf7f44628
    fc24:	andcs	lr, r0, lr, lsr #19
    fc28:			; <UNDEFINED> instruction: 0x2001e7bc
    fc2c:			; <UNDEFINED> instruction: 0xf1ba4770
    fc30:	bicsle	r0, sl, r2, lsl #30
    fc34:	ldmdavs	r3!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fc38:	movweq	lr, #6691	; 0x1a23
    fc3c:	bcs	27d10 <fputs@plt+0x239d8>
    fc40:	ldrb	sp, [r2, r6, ror #3]
    fc44:	andeq	r6, r1, ip, asr #19
    fc48:	andeq	r9, r2, r0, ror #22
    fc4c:	strdeq	r5, [r0], -r2
    fc50:	andeq	r6, r1, sl, asr #18
    fc54:	andeq	r6, r1, r4, lsr #18
    fc58:			; <UNDEFINED> instruction: 0x4605b538
    fc5c:			; <UNDEFINED> instruction: 0xf7f42005
    fc60:	ldrhlt	lr, [sp, #-170]!	; 0xffffff56
    fc64:	stmdavs	r0!, {r2, r9, fp, sp, lr}
    fc68:	and	fp, r9, r8, lsl r9
    fc6c:	svceq	0x0004f854
    fc70:			; <UNDEFINED> instruction: 0x4629b130
    fc74:	ldmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc78:	rscsle	r2, r7, r0, lsl #16
    fc7c:	ldclt	0, cr2, [r8, #-0]
    fc80:	ldclt	0, cr2, [r8, #-52]!	; 0xffffffcc
    fc84:	ldclt	0, cr2, [r8, #-12]!
    fc88:	ldmdami	fp, {r0, r1, r9, sl, lr}
    fc8c:			; <UNDEFINED> instruction: 0x460cb530
    fc90:	ldrbtmi	r7, [r8], #-2058	; 0xfffff7f6
    fc94:	addlt	r4, r3, r9, lsl r9
    fc98:	stmdapl	r1, {r0, r2, r3, r5, r9, fp, sp}^
    fc9c:	andcs	fp, fp, r8, lsl #30
    fca0:	tstls	r1, r9, lsl #16
    fca4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    fca8:	andcs	sp, r0, #19
    fcac:	strtmi	r4, [r0], -r9, ror #12
    fcb0:			; <UNDEFINED> instruction: 0xffecf002
    fcb4:	andsle	r2, sl, r1, lsl #16
    fcb8:	andsle	r2, r6, r2, lsl #16
    fcbc:	adcmi	r9, r5, #0, 26
    fcc0:			; <UNDEFINED> instruction: 0x4620d013
    fcc4:	ldmib	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fcc8:	addmi	r4, r5, #32, 8	; 0x20000000
    fccc:	andcs	fp, sl, r4, lsl pc
    fcd0:	bmi	2d7cd8 <fputs@plt+0x2d39a0>
    fcd4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    fcd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fcdc:	subsmi	r9, sl, r1, lsl #22
    fce0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fce4:	andlt	sp, r3, r5, lsl #2
    fce8:	andcs	fp, sl, r0, lsr sp
    fcec:			; <UNDEFINED> instruction: 0x2011e7f1
    fcf0:			; <UNDEFINED> instruction: 0xf7f4e7ef
    fcf4:	svclt	0x0000e8a2
    fcf8:	andeq	sl, r2, sl, lsr #1
    fcfc:	muleq	r0, r8, r2
    fd00:	andeq	sl, r2, r6, rrx
    fd04:			; <UNDEFINED> instruction: 0x4604b510
    fd08:			; <UNDEFINED> instruction: 0xf7f46800
    fd0c:	tstlt	r0, r6, ror r9
    fd10:	andcs	r6, r0, r0, lsr #32
    fd14:	andcs	fp, lr, r0, lsl sp
    fd18:	svclt	0x0000bd10
    fd1c:			; <UNDEFINED> instruction: 0x4605b538
    fd20:			; <UNDEFINED> instruction: 0x460c4810
    fd24:			; <UNDEFINED> instruction: 0xf7f44478
    fd28:	ldmiblt	r0!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    fd2c:	strtmi	r4, [r1], -lr, lsl #16
    fd30:			; <UNDEFINED> instruction: 0xf7f44478
    fd34:	ldmdblt	r0!, {r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    fd38:	strtmi	r4, [r1], -ip, lsl #16
    fd3c:			; <UNDEFINED> instruction: 0xf7f44478
    fd40:	stmdblt	r0!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    fd44:	strtmi	r4, [r2], -sl, lsl #18
    fd48:	adcseq	pc, r4, #13959168	; 0xd50000
    fd4c:			; <UNDEFINED> instruction: 0xf7fa4479
    fd50:	andcs	pc, r1, r7, asr #30
    fd54:	andcs	fp, r2, r8, lsr sp
    fd58:	andcs	fp, r3, r8, lsr sp
    fd5c:	andcs	fp, r1, r8, lsr sp
    fd60:	svclt	0x0000bd38
    fd64:	andeq	r6, r1, r4, lsr r8
    fd68:	andeq	r6, r1, r4, lsr r8
    fd6c:	andeq	r6, r1, r0, lsr r8
    fd70:	andeq	r6, r1, ip, lsr #16
    fd74:			; <UNDEFINED> instruction: 0x4605b538
    fd78:	strmi	r4, [ip], -ip, lsl #16
    fd7c:			; <UNDEFINED> instruction: 0xf7f44478
    fd80:	tstlt	r8, lr, asr #18
    fd84:	ldclt	0, cr2, [r8, #-4]!
    fd88:	strtmi	r4, [r1], -r9, lsl #16
    fd8c:			; <UNDEFINED> instruction: 0xf7f44478
    fd90:	stmdblt	r0, {r1, r2, r6, r8, fp, sp, lr, pc}^
    fd94:	strtmi	r4, [r2], -r7, lsl #18
    fd98:	adcseq	pc, r4, #13959168	; 0xd50000
    fd9c:			; <UNDEFINED> instruction: 0xf7fa4479
    fda0:	andcs	pc, r1, pc, lsl pc	; <UNPREDICTABLE>
    fda4:	andcs	fp, r2, r8, lsr sp
    fda8:	svclt	0x0000bd38
    fdac:	andeq	r6, r1, r0, lsr r8
    fdb0:	andeq	r6, r1, r8, lsr #16
    fdb4:	andeq	r6, r1, r0, lsr #16
    fdb8:			; <UNDEFINED> instruction: 0x4605b570
    fdbc:			; <UNDEFINED> instruction: 0x460c4811
    fdc0:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    fdc4:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdc8:	ldrtmi	fp, [r0], -r8, lsl #2
    fdcc:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    fdd0:	strcs	r4, [r1], -r1, lsr #12
    fdd4:			; <UNDEFINED> instruction: 0xf7f44478
    fdd8:	stmdacs	r0, {r1, r5, r8, fp, sp, lr, pc}
    fddc:	stmdami	fp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fde0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    fde4:	ldmdb	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fde8:	stmdblt	r0, {r1, r2, r9, sl, lr}^
    fdec:	strtmi	r4, [r2], -r8, lsl #18
    fdf0:	adcseq	pc, r4, #13959168	; 0xd50000
    fdf4:			; <UNDEFINED> instruction: 0xf7fa4479
    fdf8:			; <UNDEFINED> instruction: 0x4630fef3
    fdfc:			; <UNDEFINED> instruction: 0x2602bd70
    fe00:	svclt	0x0000e7e3
    fe04:	andeq	r6, r1, lr, lsr #16
    fe08:	andeq	r6, r1, r4, lsr #16
    fe0c:	andeq	r6, r1, lr, lsl r8
    fe10:	andeq	r6, r1, r4, lsl r8
    fe14:			; <UNDEFINED> instruction: 0x4604b570
    fe18:	adcspl	pc, ip, #208, 16	; 0xd00000
    fe1c:			; <UNDEFINED> instruction: 0xf8d0460e
    fe20:	blx	fed5c118 <fputs@plt+0xfed57de0>
    fe24:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    fe28:			; <UNDEFINED> instruction: 0xf8d0b113
    fe2c:	mvnslt	r3, r8, lsl #5
    fe30:	ldrsbcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    fe34:	ldmdami	r3, {r0, r1, r6, r8, ip, sp, pc}
    fe38:	bicseq	pc, ip, #4, 2
    fe3c:	ldrtmi	r4, [r1], -sl, lsr #12
    fe40:			; <UNDEFINED> instruction: 0xf7ff4478
    fe44:	ldmdblt	r0, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    fe48:	smlattlt	fp, r3, r8, r6
    fe4c:	ldcllt	0, cr2, [r0, #-0]
    fe50:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    fe54:	stmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe58:	stmdacs	r0, {r5, r6, r7, sp, lr}
    fe5c:	stmdbmi	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fe60:	adcseq	pc, r4, #212, 16	; 0xd40000
    fe64:			; <UNDEFINED> instruction: 0xf7fa4479
    fe68:	andscs	pc, fp, sp, lsr #30
    fe6c:			; <UNDEFINED> instruction: 0xf100bd70
    fe70:	stmdami	r7, {r2, r3, r4, r5, r7, r8, r9}
    fe74:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    fe78:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    fe7c:	sbcsle	r2, r7, r0, lsl #16
    fe80:	svclt	0x0000bd70
    fe84:	andeq	r7, r0, ip, lsl pc
    fe88:	strdeq	r6, [r1], -r2
    fe8c:	andeq	r5, r1, r4, asr #1
    fe90:	andeq	r6, r1, r6, asr #15
    fe94:	ldrblt	fp, [r8, #769]!	; 0x301
    fe98:	cfmsub32mi	mvax0, mvfx4, mvfx0, mvfx13
    fe9c:	ldmdbmi	r0, {r0, r1, r2, r9, sl, lr}
    fea0:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    fea4:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    fea8:			; <UNDEFINED> instruction: 0xf7f436c0
    feac:	cmplt	r8, ip, asr #18
    feb0:	cfstrscs	mvf3, [r5], {1}
    feb4:			; <UNDEFINED> instruction: 0xf856d00e
    feb8:			; <UNDEFINED> instruction: 0x46281034
    febc:	stmdb	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fec0:	mvnsle	r2, r0, lsl #16
    fec4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    fec8:	strbeq	lr, [r4], #2819	; 0xb03
    fecc:	ldrdcc	pc, [r4], #132	; 0x84
    fed0:	ldcllt	0, cr6, [r8, #236]!	; 0xec
    fed4:	ldcllt	0, cr2, [r8, #16]!
    fed8:	ldrbmi	r2, [r0, -r3]!
    fedc:	andeq	r9, r2, sl, ror r8
    fee0:	andeq	r6, r1, sl, lsr #15
    fee4:	andeq	r9, r2, r6, asr r8
    fee8:	bmi	ba23a4 <fputs@plt+0xb9e06c>
    feec:	mvnsmi	lr, sp, lsr #18
    fef0:			; <UNDEFINED> instruction: 0xf5ad4479
    fef4:	strmi	r5, [r7], -r0, lsl #27
    fef8:	stmpl	sl, {r1, r7, ip, sp, pc}
    fefc:	orrpl	pc, r0, #54525952	; 0x3400000
    ff00:	movwcc	sl, #19969	; 0x4e01
    ff04:	ldmdavs	r2, {sl, sp}
    ff08:			; <UNDEFINED> instruction: 0xf04f601a
    ff0c:	ands	r0, sl, r0, lsl #4
    ff10:			; <UNDEFINED> instruction: 0xf7f44620
    ff14:	strmi	lr, [r5], -sl, asr #17
    ff18:			; <UNDEFINED> instruction: 0xf7f44630
    ff1c:	stmdbne	r1, {r1, r2, r6, r7, fp, sp, lr, pc}^
    ff20:	smlabbcc	r1, r0, r6, r4
    ff24:			; <UNDEFINED> instruction: 0xf7f44620
    ff28:	strmi	lr, [r3], -r6, lsr #19
    ff2c:			; <UNDEFINED> instruction: 0xf108b380
    ff30:	strtmi	r0, [r8], #-513	; 0xfffffdff
    ff34:			; <UNDEFINED> instruction: 0x461c4631
    ff38:	ldmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff3c:	strtmi	r2, [r0], -sl, lsl #2
    ff40:	svc	0x00c8f7f3
    ff44:	ldrtmi	fp, [sl], -r8, lsl #22
    ff48:	orrpl	pc, r0, pc, asr #8
    ff4c:			; <UNDEFINED> instruction: 0xf7f44630
    ff50:	teqlt	r8, r2	; <illegal shifter operand>
    ff54:	bicsle	r2, fp, r0, lsl #24
    ff58:			; <UNDEFINED> instruction: 0xf7f44630
    ff5c:	strmi	lr, [r4], -r0, lsr #17
    ff60:	mvnle	r2, r0, lsl #16
    ff64:			; <UNDEFINED> instruction: 0xf50d4910
    ff68:	bmi	3a4d70 <fputs@plt+0x3a0a38>
    ff6c:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    ff70:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    ff74:	subsmi	r6, r1, sl, lsl r8
    ff78:	andeq	pc, r0, #79	; 0x4f
    ff7c:	strtmi	sp, [r0], -sp, lsl #2
    ff80:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    ff84:	pop	{r1, ip, sp, pc}
    ff88:	movwcs	r8, #496	; 0x1f0
    ff8c:	strb	r7, [r9, r3]!
    ff90:	ldrmi	r4, [ip], -r0, lsr #12
    ff94:	svc	0x00f4f7f3
    ff98:			; <UNDEFINED> instruction: 0xf7f3e7e4
    ff9c:	svclt	0x0000ef4e
    ffa0:	andeq	r9, r2, ip, asr #28
    ffa4:	muleq	r0, r8, r2
    ffa8:	andeq	r9, r2, lr, asr #27
    ffac:	svcmi	0x00f0e92d
    ffb0:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    ffb4:	andcs	r8, r0, r2, lsl #22
    ffb8:	bmi	ffea33a4 <fputs@plt+0xffe9f06c>
    ffbc:	blvs	fe2e11b4 <fputs@plt+0xfe2dce7c>
    ffc0:	cdp	0, 0, cr11, cr8, cr11, {4}
    ffc4:	stmiapl	r2!, {r4, r9, fp, ip}
    ffc8:	andls	r6, r9, #1179648	; 0x120000
    ffcc:	andeq	pc, r0, #79	; 0x4f
    ffd0:	blmi	ffd74be4 <fputs@plt+0xffd708ac>
    ffd4:	eoreq	pc, r3, sp, lsl #17
    ffd8:	movwls	r4, #21627	; 0x547b
    ffdc:	svceq	0x0000f1b9
    ffe0:	bichi	pc, r8, r0
    ffe4:	mulcc	r0, r9, r8
    ffe8:	cmnle	r7, r0, lsl #22
    ffec:	ldc2	7, cr15, [sl], {250}	; 0xfa
    fff0:	stmdacs	r0, {r2, ip, pc}
    fff4:	bmi	ffb84188 <fputs@plt+0xffb7fe50>
    fff8:	stmdbls	r4, {r0, r2, r3, r5, r6, r7, fp, lr}
    fffc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10000:	stmia	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10004:	stmdals	r4, {r0, r7, r9, sl, lr}
   10008:	svceq	0x0000f1b9
   1000c:			; <UNDEFINED> instruction: 0x81baf000
   10010:	andsls	pc, r0, sp, asr #17
   10014:	svc	0x00b4f7f3
   10018:	mulcc	r0, r9, r8
   1001c:	cmple	r2, sp, lsr #22
   10020:	mulcc	r1, r9, r8
   10024:	cmple	lr, r0, lsl #22
   10028:	bls	162fb8 <fputs@plt+0x15ec80>
   1002c:			; <UNDEFINED> instruction: 0xf8d358d3
   10030:			; <UNDEFINED> instruction: 0xf1baa000
   10034:	suble	r0, pc, r0, lsl #30
   10038:			; <UNDEFINED> instruction: 0x46d34bdf
   1003c:			; <UNDEFINED> instruction: 0xf04f4658
   10040:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
   10044:	blmi	ff774c68 <fputs@plt+0xff770930>
   10048:	mcr	4, 0, r4, cr8, cr11, {3}
   1004c:	blmi	ff71ea94 <fputs@plt+0xff71a75c>
   10050:	movwls	r4, #25723	; 0x647b
   10054:			; <UNDEFINED> instruction: 0xff48f7ff
   10058:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1005c:	adchi	pc, r9, r0
   10060:			; <UNDEFINED> instruction: 0xf1087838
   10064:	ldrtmi	r0, [sp], -r1, lsl #16
   10068:	adds	fp, r8, r8, lsr #18
   1006c:	svceq	0x0001f815
   10070:			; <UNDEFINED> instruction: 0xf0002800
   10074:			; <UNDEFINED> instruction: 0xf0028094
   10078:	stmdacs	r0, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1007c:			; <UNDEFINED> instruction: 0xf895d1f6
   10080:			; <UNDEFINED> instruction: 0xf1baa000
   10084:	stmdale	r9!, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
   10088:			; <UNDEFINED> instruction: 0xf00ae8df
   1008c:	stmdacs	r8!, {r0, r3, r7, fp, sp}
   10090:	stmdacs	r8!, {r3, r5, fp, sp}
   10094:	stmcs	r9, {r3, r5, fp, sp}
   10098:	stmdacs	r8!, {r3, r5, r8, fp, pc}
   1009c:	stmdacs	r8!, {r3, r5, fp, sp}
   100a0:	stmdacs	r8!, {r3, r5, fp, sp}
   100a4:	stmdacs	r8!, {r3, r5, fp, sp}
   100a8:	stmdacs	r8!, {r3, r5, fp, sp}
   100ac:	stmdbhi	r8!, {r3, r5, fp, sp}
   100b0:	stmdacs	r8!, {r3, r5, fp, sp}
   100b4:	stmcs	r9, {r3, r5, fp, sp}
   100b8:	stmdbhi	r8!, {r3, r5, fp, sp}
   100bc:			; <UNDEFINED> instruction: 0xf8999004
   100c0:	blcs	b5c0c8 <fputs@plt+0xb57d90>
   100c4:	ldmibmi	pc!, {r2, r3, r5, r7, ip, lr, pc}	; <UNPREDICTABLE>
   100c8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   100cc:	mrc	7, 0, APSR_nzcv, cr12, cr3, {7}
   100d0:			; <UNDEFINED> instruction: 0xf1ba4682
   100d4:			; <UNDEFINED> instruction: 0xd1af0f00
   100d8:	rsbs	r2, r4, r1, lsl #14
   100dc:	ldrbmi	r4, [r0], -lr, lsr #12
   100e0:			; <UNDEFINED> instruction: 0xf1bae00c
   100e4:	andle	r0, r4, sp, lsr #30
   100e8:	bcs	f6e1b8 <fputs@plt+0xf69e80>
   100ec:	bcs	ebfd54 <fputs@plt+0xebba1c>
   100f0:			; <UNDEFINED> instruction: 0xf816d009
   100f4:	stmdacs	r0, {r0, r8, r9, sl, fp}
   100f8:	teqhi	sl, r0	; <UNPREDICTABLE>
   100fc:	cdp2	0, 5, cr15, cr8, cr2, {0}
   10100:	rscle	r2, lr, r0, lsl #16
   10104:	bcs	2e1d4 <fputs@plt+0x29e9c>
   10108:	teqhi	r2, r0	; <UNPREDICTABLE>
   1010c:	andcs	r4, r0, #52, 12	; 0x3400000
   10110:	blcs	8e128 <fputs@plt+0x89df0>
   10114:	orrlt	r7, r0, r0, ror r8
   10118:	cdp2	0, 4, cr15, cr10, cr2, {0}
   1011c:			; <UNDEFINED> instruction: 0xf1bab948
   10120:	stmdavc	r0!, {r0, r2, r3, r5, r8, r9, sl, fp}
   10124:	addshi	pc, r1, r0
   10128:	svclt	0x0018283a
   1012c:			; <UNDEFINED> instruction: 0xf040283d
   10130:			; <UNDEFINED> instruction: 0xf814808c
   10134:	stmdacs	r0, {r0, r8, r9, sl, fp}
   10138:	stmdavc	r1!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1013c:	subsle	r2, r6, r0, lsl #18
   10140:	blls	d9948 <fputs@plt+0xd5610>
   10144:	eoreq	pc, r3, #1073741827	; 0x40000003
   10148:	strtmi	r4, [r8], -r1, lsr #12
   1014c:	cdp	3, 1, cr9, cr8, cr0, {0}
   10150:			; <UNDEFINED> instruction: 0xf7f73a10
   10154:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   10158:	stmdavc	r3!, {r2, r4, r6, r8, ip, lr, pc}
   1015c:			; <UNDEFINED> instruction: 0xf89db1db
   10160:	andcs	r3, r9, r3, lsr #32
   10164:			; <UNDEFINED> instruction: 0xf899b9bb
   10168:	blcs	b5c170 <fputs@plt+0xb57e38>
   1016c:			; <UNDEFINED> instruction: 0xf899d105
   10170:	blcs	1c17c <fputs@plt+0x17e44>
   10174:	svclt	0x00089b07
   10178:			; <UNDEFINED> instruction: 0xf7fa4699
   1017c:	blls	10ec48 <fputs@plt+0x10a910>
   10180:	bne	fe44b9e8 <fputs@plt+0xfe4476b0>
   10184:			; <UNDEFINED> instruction: 0xf8d34602
   10188:	andls	r0, r1, #180, 4	; 0x4000000b
   1018c:	strbmi	r4, [sl], -r3, asr #12
   10190:			; <UNDEFINED> instruction: 0xf7fa9500
   10194:	tstlt	r6, r5, lsr #26	; <UNPREDICTABLE>
   10198:			; <UNDEFINED> instruction: 0xf7f34620
   1019c:			; <UNDEFINED> instruction: 0x4638eef2
   101a0:	mcr	7, 7, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   101a4:			; <UNDEFINED> instruction: 0xf7ff4658
   101a8:			; <UNDEFINED> instruction: 0x4607fe9f
   101ac:			; <UNDEFINED> instruction: 0xf47f2800
   101b0:			; <UNDEFINED> instruction: 0x46daaf57
   101b4:	bls	162fb8 <fputs@plt+0x15ec80>
   101b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   101bc:	andle	r4, r2, r3, asr r5
   101c0:			; <UNDEFINED> instruction: 0xf7f34650
   101c4:	stmdals	r4, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   101c8:	ldc	7, cr15, [r2, #972]	; 0x3cc
   101cc:	blmi	1d62bcc <fputs@plt+0x1d5e894>
   101d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   101d4:	blls	26a244 <fputs@plt+0x265f0c>
   101d8:			; <UNDEFINED> instruction: 0xf04f405a
   101dc:			; <UNDEFINED> instruction: 0xf0400300
   101e0:			; <UNDEFINED> instruction: 0x463880dd
   101e4:	ldc	0, cr11, [sp], #44	; 0x2c
   101e8:	pop	{r1, r8, r9, fp, pc}
   101ec:	blls	f41b4 <fputs@plt+0xefe7c>
   101f0:	eoreq	pc, r3, #1073741827	; 0x40000003
   101f4:	strmi	r4, [ip], -r8, lsr #12
   101f8:	movwls	r4, #1574	; 0x626
   101fc:	bcc	44ba64 <fputs@plt+0x44772c>
   10200:	blx	124e1e4 <fputs@plt+0x1249eac>
   10204:			; <UNDEFINED> instruction: 0xf040280f
   10208:	bls	f0494 <fputs@plt+0xec15c>
   1020c:			; <UNDEFINED> instruction: 0x3110f8d2
   10210:	sbcle	r2, r0, r0, lsl #22
   10214:	blcs	2a388 <fputs@plt+0x26050>
   10218:	vst4.32	{d29-d32}, [pc :256]!
   1021c:			; <UNDEFINED> instruction: 0xf7f3703a
   10220:	stmdbls	r3, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   10224:	adcseq	pc, ip, #12648448	; 0xc10000
   10228:			; <UNDEFINED> instruction: 0xf0002800
   1022c:			; <UNDEFINED> instruction: 0xf7f580af
   10230:	vnmla.f16	s30, s17, s14
   10234:	bls	d6a7c <fputs@plt+0xd2744>
   10238:	adcscc	pc, ip, #13762560	; 0xd20000
   1023c:	bhi	feb8b850 <fputs@plt+0xfeb87518>
   10240:	strvs	r9, [fp], #-771	; 0xfffffcfd
   10244:	adcscs	pc, r8, #12779520	; 0xc30000
   10248:	stmdacs	r2!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1024c:	stfnep	f5, [r6], #-260	; 0xfffffefc
   10250:			; <UNDEFINED> instruction: 0xf7f34630
   10254:	andcc	lr, r1, sl, lsr #30
   10258:	mrc	7, 7, APSR_nzcv, cr8, cr3, {7}
   1025c:			; <UNDEFINED> instruction: 0xf0002800
   10260:	stmdavc	r3!, {r0, r1, r2, r4, r7, pc}^
   10264:	blcs	21c7c <fputs@plt+0x1d944>
   10268:	blcs	8bfed0 <fputs@plt+0x8bbb98>
   1026c:	eor	sp, r4, r8, lsl #2
   10270:	blcc	8e2a8 <fputs@plt+0x89f70>
   10274:			; <UNDEFINED> instruction: 0x46167873
   10278:	svclt	0x00182b00
   1027c:	andsle	r2, ip, r2, lsr #22
   10280:			; <UNDEFINED> instruction: 0xf1062b5c
   10284:	mvnsle	r0, r1, lsl #4
   10288:			; <UNDEFINED> instruction: 0xb1b27872
   1028c:	msreq	SPSR_fsx, #-2147483608	; 0x80000028
   10290:	stmdbcs	r8, {r0, r3, r4, r6, r7, r9, ip, sp, pc}
   10294:	blcs	2462c0 <fputs@plt+0x241f88>
   10298:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1029c:	ldreq	pc, [r8], -r3
   102a0:	ldreq	r0, [r6], -r6, lsl #12
   102a4:	andseq	r0, r4, r5, lsl #12
   102a8:			; <UNDEFINED> instruction: 0xf80c2209
   102ac:	strcc	r2, [r2], -r1, lsl #22
   102b0:	blcs	2e384 <fputs@plt+0x2a04c>
   102b4:	blcs	8bff1c <fputs@plt+0x8bbbe4>
   102b8:	movwcs	sp, #482	; 0x1e2
   102bc:	strcs	r4, [r1], -r4, lsl #12
   102c0:	andcc	pc, r0, ip, lsl #17
   102c4:	andcs	lr, fp, #15990784	; 0xf40000
   102c8:	andcs	lr, sp, #62652416	; 0x3bc0000
   102cc:	andcs	lr, sl, #62128128	; 0x3b40000
   102d0:	strtmi	lr, [r2], fp, ror #15
   102d4:	ldr	fp, [r0, -r8, lsr #18]!
   102d8:	svceq	0x0001f81a
   102dc:			; <UNDEFINED> instruction: 0xf43f2800
   102e0:			; <UNDEFINED> instruction: 0xf002af2c
   102e4:	stmdacs	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   102e8:			; <UNDEFINED> instruction: 0xf89ad0f6
   102ec:	blcs	1c2f4 <fputs@plt+0x17fbc>
   102f0:	svcge	0x0023f43f
   102f4:	andcs	r4, r0, #90177536	; 0x5600000
   102f8:	blcs	8e318 <fputs@plt+0x89fe0>
   102fc:	muleq	r1, sl, r8
   10300:	ldr	fp, [sl, -r8, lsr #18]
   10304:	svceq	0x0001f816
   10308:			; <UNDEFINED> instruction: 0xf43f2800
   1030c:			; <UNDEFINED> instruction: 0xf002af16
   10310:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   10314:	ldmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10318:			; <UNDEFINED> instruction: 0xf43f2b00
   1031c:	blcc	2bbf5c <fputs@plt+0x2b7c24>
   10320:	ldmdbcs	r9, {r0, r3, r4, r6, r7, r9, ip, sp, pc}
   10324:	movwcs	sp, #6151	; 0x1807
   10328:	addmi	r2, fp, r9, lsl #4
   1032c:	andcs	pc, r0, #192, 4
   10330:			; <UNDEFINED> instruction: 0xf47f4213
   10334:	blls	fbf44 <fputs@plt+0xf7c0c>
   10338:	stmdbmi	r4!, {r1, r3, r6, r9, sl, lr}
   1033c:	adcseq	pc, r4, #13828096	; 0xd30000
   10340:			; <UNDEFINED> instruction: 0x46434479
   10344:			; <UNDEFINED> instruction: 0xf7fa9500
   10348:	ldrbt	pc, [r6], fp, asr #24	; <UNPREDICTABLE>
   1034c:			; <UNDEFINED> instruction: 0xf43f2800
   10350:			; <UNDEFINED> instruction: 0xf899af22
   10354:	blcs	b5c35c <fputs@plt+0xb58024>
   10358:			; <UNDEFINED> instruction: 0xf899d105
   1035c:	blcs	1c368 <fputs@plt+0x18030>
   10360:	svclt	0x00089b06
   10364:	svcne	0x00434699
   10368:			; <UNDEFINED> instruction: 0xf67f2b03
   1036c:	smlad	r4, r4, pc, sl	; <UNPREDICTABLE>
   10370:			; <UNDEFINED> instruction: 0xe6e24634
   10374:	blx	ff5ce364 <fputs@plt+0xff5ca02c>
   10378:	stmdacs	r0, {r2, ip, pc}
   1037c:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
   10380:	str	r2, [r0, -r1, lsl #14]!
   10384:			; <UNDEFINED> instruction: 0xf7f32701
   10388:			; <UNDEFINED> instruction: 0xe71fedfc
   1038c:	strbt	r2, [sl], lr
   10390:			; <UNDEFINED> instruction: 0x46da4638
   10394:			; <UNDEFINED> instruction: 0xf7f32701
   10398:			; <UNDEFINED> instruction: 0xe70bedf4
   1039c:	stcl	7, cr15, [ip, #-972]	; 0xfffffc34
   103a0:	andeq	r9, r2, r0, lsl #27
   103a4:	muleq	r0, r8, r2
   103a8:	andeq	r9, r2, r4, ror #26
   103ac:	andeq	r3, r0, r0, ror #31
   103b0:	andeq	r6, r1, sl, asr r6
   103b4:	muleq	r0, r4, r2
   103b8:	andeq	r4, r0, lr, asr r6
   103bc:	andeq	r6, r1, r8, ror r6
   103c0:	andeq	r4, r0, r0, asr r6
   103c4:	andeq	r4, r0, r6, lsl sl
   103c8:	andeq	r9, r2, ip, ror #22
   103cc:	andeq	r6, r1, r4, lsr #6
   103d0:	push	{r0, r9, fp, sp}
   103d4:	ssub8mi	r4, sp, r0
   103d8:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   103dc:	strmi	fp, [r6], -r7, lsl #1
   103e0:	addshi	pc, r3, r0, asr #5
   103e4:			; <UNDEFINED> instruction: 0xf6474614
   103e8:	vmvn.i32	d22, #3840	; 0x00000f00
   103ec:	movwcs	r0, #517	; 0x205
   103f0:			; <UNDEFINED> instruction: 0x41ab42a2
   103f4:	movwcs	sp, #2624	; 0xa40
   103f8:	adcmi	pc, r3, #1325400064	; 0x4f000000
   103fc:	vsubhn.i16	d20, q0, q8
   10400:	strtmi	r0, [r9], -r1, lsl #4
   10404:			; <UNDEFINED> instruction: 0xf9a4f003
   10408:	ldmib	r3, {r0, r2, r6, r8, r9, sp, pc}^
   1040c:	adcmi	r2, r2, #0, 6
   10410:	strmi	r4, [r7], -fp, lsr #3
   10414:	ble	2a1e44 <fputs@plt+0x29db0c>
   10418:	andls	r4, r0, r3, asr #20
   1041c:	tstls	r1, r0, lsr r6
   10420:	tstcs	r9, sl, ror r4
   10424:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   10428:	pop	{r0, r1, r2, ip, sp, pc}
   1042c:	submi	r8, r3, #240, 30	; 0x3c0
   10430:	stmvs	r0, {r1, r3, r6, r9, sl, ip, sp, lr, pc}
   10434:	ldmvc	lr!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   10438:	rsbvs	pc, r1, #1325400064	; 0x4f000000
   1043c:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   10440:	movwcc	pc, #6920	; 0x1b08	; <UNPREDICTABLE>
   10444:	blx	fe82183a <fputs@plt+0xfe81d502>
   10448:	bl	632870 <fputs@plt+0x62e538>
   1044c:	ldrmi	r0, [r9], #4
   10450:	tsteq	r5, r9, asr #22
   10454:			; <UNDEFINED> instruction: 0xf0032300
   10458:	smusdxls	r0, fp, r9
   1045c:	andge	pc, r4, sp, asr #17
   10460:	strmi	r4, [r2], -fp, lsl #12
   10464:	stmib	sp, {r0, r3, r8, sp}^
   10468:	ldrtmi	r2, [r0], -r2, lsl #6
   1046c:			; <UNDEFINED> instruction: 0xf7f3465a
   10470:	andlt	lr, r7, ip, ror lr
   10474:	svchi	0x00f0e8bd
   10478:	rsbvs	pc, r1, #1325400064	; 0x4f000000
   1047c:	strtmi	r2, [r0], -r0, lsl #6
   10480:			; <UNDEFINED> instruction: 0xf0034629
   10484:	eorscs	pc, ip, #1654784	; 0x194000
   10488:	strmi	r2, [r7], -r0, lsl #6
   1048c:	b	13e1eb4 <fputs@plt+0x13ddb7c>
   10490:	sbceq	r0, r9, r0, asr #19
   10494:	stmdbeq	r9, {r0, r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   10498:	cmpvc	r7, r1, asr #20
   1049c:	tsteq	r1, r8, ror #22
   104a0:	subne	lr, r9, pc, asr #20
   104a4:	b	10509d0 <fputs@plt+0x104c698>
   104a8:	bl	fec28c14 <fputs@plt+0xfec248dc>
   104ac:	bl	18528d0 <fputs@plt+0x184e598>
   104b0:	b	13d08d8 <fputs@plt+0x13cc5a0>
   104b4:	tsteq	r9, r9
   104b8:	tstvc	r9, r1, asr #20
   104bc:	stmdbeq	r4, {r4, r8, r9, fp, sp, lr, pc}
   104c0:	streq	lr, [r5], #-2881	; 0xfffff4bf
   104c4:	strtmi	r4, [r1], -r8, asr #12
   104c8:			; <UNDEFINED> instruction: 0xf942f003
   104cc:			; <UNDEFINED> instruction: 0xf8cd9700
   104d0:	tsteq	r3, r4
   104d4:	bne	ff0d0904 <fputs@plt+0xff0cc5cc>
   104d8:	andsvc	lr, r0, #270336	; 0x42000
   104dc:	andeq	lr, r2, #99328	; 0x18400
   104e0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   104e4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   104e8:	movweq	lr, #39699	; 0x9b13
   104ec:	streq	lr, [r4], #-2882	; 0xfffff4be
   104f0:	andls	r4, r2, pc, lsl #20
   104f4:	tstls	r3, r0, lsr r6
   104f8:	tstcs	r9, sl, ror r4
   104fc:	strcc	lr, [r4], #-2509	; 0xfffff633
   10500:	mrc	7, 1, APSR_nzcv, cr2, cr3, {7}
   10504:	pop	{r0, r1, r2, ip, sp, pc}
   10508:	blmi	2b44d0 <fputs@plt+0x2b0198>
   1050c:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   10510:	strgt	r0, [r3], -r7
   10514:	andlt	r7, r7, r2, lsr r0
   10518:	svchi	0x00f0e8bd
   1051c:	andhi	pc, r0, pc, lsr #7
   10520:	streq	r5, [r6, #-3071]!	; 0xfffff401
   10524:	andeq	r0, r0, r0
   10528:	andeq	r6, r1, ip, ror #5
   1052c:			; <UNDEFINED> instruction: 0x000162b8
   10530:	strdeq	r6, [r1], -r0
   10534:	ldrdeq	r6, [r1], -r0
   10538:	mvnsmi	lr, #737280	; 0xb4000
   1053c:	ldmvs	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   10540:	stmdaeq	r1, {r6, r7, r9, ip, sp, lr, pc}
   10544:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10548:	addlt	r4, r5, r0, lsl #11
   1054c:	movweq	lr, #7033	; 0x1b79
   10550:	strmi	r4, [sp], -r4, lsl #12
   10554:	ble	10a1db4 <fputs@plt+0x109da7c>
   10558:	addmi	pc, r0, #1325400064	; 0x4f000000
   1055c:	addseq	pc, ip, #192, 4
   10560:			; <UNDEFINED> instruction: 0xf04f4290
   10564:	bl	1c5116c <fputs@plt+0x1c4ce34>
   10568:	blle	a1117c <fputs@plt+0xa0ce44>
   1056c:	svcvs	0x00c8f1b0
   10570:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   10574:			; <UNDEFINED> instruction: 0xf1b0db5c
   10578:			; <UNDEFINED> instruction: 0xf1714fe2
   1057c:	blle	1a9118c <fputs@plt+0x1a8ce54>
   10580:			; <UNDEFINED> instruction: 0xf1712800
   10584:	blle	d911f0 <fputs@plt+0xd8ceb8>
   10588:	rscscc	pc, pc, #79	; 0x4f
   1058c:			; <UNDEFINED> instruction: 0xf6404282
   10590:	orrmi	r1, fp, r3, asr #7
   10594:			; <UNDEFINED> instruction: 0xf04fda77
   10598:			; <UNDEFINED> instruction: 0xf64032ff
   1059c:	addmi	r7, r2, #-67108861	; 0xfc000003
   105a0:	msreq	CPSR_sxc, #192, 4
   105a4:	blle	18e0bd8 <fputs@plt+0x18dc8a0>
   105a8:	andls	r1, r0, #-1610612736	; 0xa0000000
   105ac:			; <UNDEFINED> instruction: 0x17cb4a3c
   105b0:	tstcs	r6, r0, lsr r6
   105b4:	movwls	r4, #5242	; 0x147a
   105b8:	ldcl	7, cr15, [r6, #972]	; 0x3cc
   105bc:	beq	fe1085f0 <fputs@plt+0xfe1042b8>
   105c0:	b	10d4ff0 <fputs@plt+0x10d0cb8>
   105c4:	stmib	sp, {r0, r7, r8, r9, ip, lr}^
   105c8:	bmi	d9cdd0 <fputs@plt+0xd98a98>
   105cc:	ldrtmi	r2, [r0], -r6, lsl #2
   105d0:			; <UNDEFINED> instruction: 0xf7f3447a
   105d4:	ldrtmi	lr, [r0], -sl, asr #27
   105d8:	pop	{r0, r2, ip, sp, pc}
   105dc:	bmi	cb15a4 <fputs@plt+0xcad26c>
   105e0:	ldrtmi	r2, [r0], -r6, lsl #2
   105e4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   105e8:			; <UNDEFINED> instruction: 0xf7f3447a
   105ec:			; <UNDEFINED> instruction: 0x4630edbe
   105f0:	pop	{r0, r2, ip, sp, pc}
   105f4:	movwcs	r8, #1008	; 0x3f0
   105f8:	submi	pc, r0, r0, lsr #32
   105fc:	rsbvs	pc, r6, #1610612740	; 0x60000004
   10600:	vaddw.s8	q9, q0, d0
   10604:	svcmi	0x00296266
   10608:			; <UNDEFINED> instruction: 0xf8a2f003
   1060c:	ldrbtmi	r0, [pc], #-4003	; 10614 <fputs@plt+0xc2dc>
   10610:	orreq	lr, r5, #274432	; 0x43000
   10614:	smlabteq	r2, sp, r9, lr
   10618:	smlatbls	r1, r9, r7, r1
   1061c:	tstcs	r6, sl, lsr r6
   10620:	movwls	r4, #1584	; 0x630
   10624:	stc	7, cr15, [r0, #972]!	; 0x3cc
   10628:	andlt	r4, r5, r0, lsr r6
   1062c:	mvnshi	lr, #12386304	; 0xbd0000
   10630:	vsubw.u8	q9, q0, d0
   10634:			; <UNDEFINED> instruction: 0xf6490013
   10638:			; <UNDEFINED> instruction: 0x21001299
   1063c:	andeq	pc, r1, #192, 4
   10640:			; <UNDEFINED> instruction: 0xf0034f1b
   10644:	stceq	8, cr15, [r3, #-532]!	; 0xfffffdec
   10648:	b	10e184c <fputs@plt+0x10dd514>
   1064c:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
   10650:	strne	r0, [r9, #-258]!	; 0xfffffefe
   10654:	stceq	7, cr14, [r3, #-900]	; 0xfffffc7c
   10658:	b	10d5a88 <fputs@plt+0x10d1750>
   1065c:	stmib	sp, {r0, r8, r9, ip, sp}^
   10660:	bmi	51ce68 <fputs@plt+0x518b30>
   10664:	ldrtmi	r2, [r0], -r6, lsl #2
   10668:			; <UNDEFINED> instruction: 0xf7f3447a
   1066c:			; <UNDEFINED> instruction: 0xe7b2ed7e
   10670:	andls	r1, r0, #-1979711488	; 0x8a000000
   10674:	bfine	r4, r0, (invalid: 20:11)
   10678:	tstcs	r6, r0, lsr r6
   1067c:	movwls	r4, #5242	; 0x147a
   10680:	ldcl	7, cr15, [r2, #-972]!	; 0xfffffc34
   10684:	svceq	0x0083e7a7
   10688:	b	10d64b8 <fputs@plt+0x10d2180>
   1068c:	stmib	sp, {r0, r7, r8, r9}^
   10690:	bmi	29ce98 <fputs@plt+0x298b60>
   10694:	ldrtmi	r2, [r0], -r6, lsl #2
   10698:			; <UNDEFINED> instruction: 0xf7f3447a
   1069c:	ldr	lr, [sl, r6, ror #26]
   106a0:	andeq	r6, r1, r0, lsr #3
   106a4:	andeq	r6, r1, ip, asr #2
   106a8:	andeq	r6, r1, ip, lsr #2
   106ac:	andeq	r6, r1, lr, lsr #2
   106b0:	ldrdeq	r6, [r1], -ip
   106b4:	andeq	r6, r1, ip, asr #1
   106b8:	andeq	r6, r1, r0, ror #1
   106bc:	strheq	r6, [r1], -r4
   106c0:	ldmib	sp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   106c4:			; <UNDEFINED> instruction: 0xf8d06706
   106c8:	ldmib	sp, {r2, r3, r7, ip}^
   106cc:	stmib	r0, {r3, r8, sl, lr}^
   106d0:	stmib	r0, {r2, r7, r8, r9, sl, sp, lr}^
   106d4:			; <UNDEFINED> instruction: 0xf8912382
   106d8:	ldmib	sp, {r1, r3, r5, r7, r8, sp, lr}^
   106dc:	stmib	r0, {r1, r3, r8, r9, sp}^
   106e0:	stmib	r0, {r1, r2, r7, r8, sl, lr}^
   106e4:	stmdblt	lr, {r3, r7, r8, r9, sp}
   106e8:	ldcllt	0, cr2, [r8]
   106ec:	stmiavs	r0, {r8, r9, sp}^
   106f0:			; <UNDEFINED> instruction: 0x31aaf881
   106f4:			; <UNDEFINED> instruction: 0xf7f34619
   106f8:	andcs	lr, r0, r4, lsr #27
   106fc:	svclt	0x0000bdf8
   10700:	svcmi	0x00f0e92d
   10704:	blhi	cbbc0 <fputs@plt+0xc7888>
   10708:			; <UNDEFINED> instruction: 0xf8df7943
   1070c:	umlalslt	r8, r5, ip, r4
   10710:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   10714:			; <UNDEFINED> instruction: 0xf8df210f
   10718:			; <UNDEFINED> instruction: 0xf8df1494
   1071c:	ldrbtmi	r2, [r9], #-1172	; 0xfffffb6c
   10720:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   10724:			; <UNDEFINED> instruction: 0xf04f9233
   10728:	orrslt	r0, fp, r0, lsl #4
   1072c:			; <UNDEFINED> instruction: 0xf8df2400
   10730:			; <UNDEFINED> instruction: 0xf8df2484
   10734:	ldrbtmi	r3, [sl], #-1148	; 0xfffffb84
   10738:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1073c:	subsmi	r9, sl, r3, lsr fp
   10740:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10744:	eorhi	pc, r8, #64	; 0x40
   10748:	eorslt	r4, r5, r0, lsr #12
   1074c:	blhi	cba48 <fputs@plt+0xc7710>
   10750:	svchi	0x00f0e8bd
   10754:	strbtvc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10758:	strmi	sl, [r5], -r1, lsr #28
   1075c:			; <UNDEFINED> instruction: 0x4630447f
   10760:	cdp2	0, 4, cr15, cr14, cr1, {0}
   10764:	muleq	r3, r6, r8
   10768:	muleq	ip, r7, r8
   1076c:	cdp2	0, 8, cr15, cr6, cr1, {0}
   10770:			; <UNDEFINED> instruction: 0x46047a3b
   10774:			; <UNDEFINED> instruction: 0xf0002b00
   10778:	blls	3f09d0 <fputs@plt+0x3ec698>
   1077c:	svcvc	0x00faf5b4
   10780:			; <UNDEFINED> instruction: 0xf043bfc8
   10784:	ldrmi	r0, [ip], -r1, lsl #6
   10788:	sbcle	r2, pc, r0, lsl #22
   1078c:			; <UNDEFINED> instruction: 0xf6449b10
   10790:	ldm	r6, {r0, r1, r4, r6, r7, r8, fp, ip, lr}
   10794:	vaddl.s8	q8, d1, d3
   10798:	blgt	312d28 <fputs@plt+0x30e9f0>
   1079c:	cdp2	0, 6, cr15, cr14, cr1, {0}
   107a0:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   107a4:	ldrgt	pc, [r8], #-2271	; 0xfffff721
   107a8:	cfmadda32pl	mvax2, mvax15, mvfx13, mvfx2
   107ac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   107b0:			; <UNDEFINED> instruction: 0xf8d2ee28
   107b4:			; <UNDEFINED> instruction: 0x4603a014
   107b8:	muleq	r3, r6, r8
   107bc:	blx	fe256742 <fputs@plt+0xfe25240a>
   107c0:	stm	r2, {r0, r1, r8, r9, ip, pc}
   107c4:			; <UNDEFINED> instruction: 0xf8580003
   107c8:			; <UNDEFINED> instruction: 0xf8d2100c
   107cc:	ldmib	r2, {r4, ip, pc}^
   107d0:	bl	ff1f33f0 <fputs@plt+0xff1ef0b8>
   107d4:	stmdavs	fp, {r0, r1, r5, r7, r8, r9, sl, ip}
   107d8:			; <UNDEFINED> instruction: 0x17f94638
   107dc:	tsteq	r8, sp, asr #19
   107e0:			; <UNDEFINED> instruction: 0xf0002b00
   107e4:	bvs	fe5f0e34 <fputs@plt+0xfe5ecafc>
   107e8:			; <UNDEFINED> instruction: 0xf8d22100
   107ec:			; <UNDEFINED> instruction: 0xf8d2e020
   107f0:	bvs	ff4c0888 <fputs@plt+0xff4bc550>
   107f4:			; <UNDEFINED> instruction: 0x460f9715
   107f8:	ldrmi	lr, [r2], #-2509	; 0xfffff633
   107fc:			; <UNDEFINED> instruction: 0x460c9414
   10800:			; <UNDEFINED> instruction: 0x460d951d
   10804:			; <UNDEFINED> instruction: 0x460e961f
   10808:	stmib	sp, {r1, r3, r4, r8, ip, pc}^
   1080c:	and	r2, r5, r6, lsl r1
   10810:			; <UNDEFINED> instruction: 0xf1463701
   10814:	ldmdavs	fp, {r9, sl}
   10818:	suble	r2, fp, r0, lsl #22
   1081c:	ldrdcs	lr, [r4, r3]
   10820:	eoreq	pc, r0, #13828096	; 0xd30000
   10824:	stmdbeq	r2, {r0, r3, r4, r8, r9, fp, sp, lr, pc}
   10828:	eorcs	pc, r4, #13828096	; 0xd30000
   1082c:	beq	8b55c <fputs@plt+0x87224>
   10830:	stmdaeq	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   10834:	ldrdeq	lr, [r2, r3]
   10838:	bleq	cb56c <fputs@plt+0xc7234>
   1083c:	andeq	lr, r1, #80, 20	; 0x50000
   10840:	andcs	fp, r0, #4, 30
   10844:	andle	r9, ip, r2, lsl r2
   10848:	eorcs	pc, r8, #9633792	; 0x930000
   1084c:			; <UNDEFINED> instruction: 0xf04fb94a
   10850:	bl	79105c <fputs@plt+0x78cd24>
   10854:			; <UNDEFINED> instruction: 0xf8830e00
   10858:	bl	1319100 <fputs@plt+0x1314dc8>
   1085c:	bls	513868 <fputs@plt+0x50f530>
   10860:	ldmib	r3, {r0, r1, r2, r4, r9, ip, pc}^
   10864:	b	1410e84 <fputs@plt+0x140cb4c>
   10868:	svclt	0x00040201
   1086c:	andsls	r2, r3, #0, 4
   10870:			; <UNDEFINED> instruction: 0xf893d00f
   10874:	stmdblt	r2!, {r0, r3, r5, r9, sp}^
   10878:	ldmdane	r2, {r0, r2, r4, r9, fp, ip, pc}
   1087c:			; <UNDEFINED> instruction: 0xf04f9215
   10880:			; <UNDEFINED> instruction: 0xf8830201
   10884:	bls	599130 <fputs@plt+0x594df8>
   10888:	andeq	lr, r2, #66560	; 0x10400
   1088c:	bls	5350ec <fputs@plt+0x530db4>
   10890:			; <UNDEFINED> instruction: 0xf893921a
   10894:	bcs	1909c <fputs@plt+0x14d64>
   10898:	strcc	sp, [r1], #-186	; 0xffffff46
   1089c:	streq	pc, [r0, #-325]	; 0xfffffebb
   108a0:	stmiami	r8, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   108a4:	stmiavs	fp!, {r0, r8, sp}
   108a8:	ldrbtmi	r2, [r8], #-583	; 0xfffffdb9
   108ac:			; <UNDEFINED> instruction: 0xf7f37239
   108b0:			; <UNDEFINED> instruction: 0xe762ea38
   108b4:	ldrls	r9, [fp], #-2839	; 0xfffff4e9
   108b8:			; <UNDEFINED> instruction: 0x961e951c
   108bc:	ldcls	13, cr9, [r4], {29}
   108c0:	mrcls	7, 0, r9, cr15, cr13, {0}
   108c4:	tstlt	fp, r3, lsl pc
   108c8:	ldrbtmi	r4, [fp], #-3007	; 0xfffff441
   108cc:			; <UNDEFINED> instruction: 0xec08e9c3
   108d0:			; <UNDEFINED> instruction: 0xb12b9b1a
   108d4:	bls	5637d0 <fputs@plt+0x55f498>
   108d8:	addsvs	r4, sl, #2063597568	; 0x7b000000
   108dc:	sbcsvs	r9, sl, #90112	; 0x16000
   108e0:	blcs	37530 <fputs@plt+0x331f8>
   108e4:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   108e8:	tstls	r4, #40, 22	; 0xa000
   108ec:	blmi	fee3d610 <fputs@plt+0xfee392d8>
   108f0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   108f4:	b	1499524 <fputs@plt+0x14951ec>
   108f8:	eorle	r0, r1, r3, lsl #2
   108fc:	tsteq	r8, r8, lsl fp
   10900:	bl	12e47d8 <fputs@plt+0x12e04a0>
   10904:	bl	453938 <fputs@plt+0x44f600>
   10908:	bl	1310d30 <fputs@plt+0x130c9f8>
   1090c:	ldrbtmi	r0, [pc], #-3083	; 10914 <fputs@plt+0xc5dc>
   10910:	b	13d0e38 <fputs@plt+0x13ccb00>
   10914:	stmdane	r8, {r2, r3, r6, r9, sl, fp, ip}
   10918:	vfnmavs.f32	s29, s2, s28
   1091c:	tstls	r5, r9, lsr #18
   10920:	tsteq	lr, ip, asr #22
   10924:	andeq	lr, r8, r0, lsl fp
   10928:	tsteq	fp, r1, asr #22
   1092c:			; <UNDEFINED> instruction: 0xff10f002
   10930:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   10934:	mrscs	r0, (UNDEF: 20)
   10938:			; <UNDEFINED> instruction: 0xf7f39815
   1093c:	and	lr, r1, r6, lsl ip
   10940:	tstls	r5, #41984	; 0xa400
   10944:			; <UNDEFINED> instruction: 0xf04f4fa4
   10948:	ldm	r6, {r3, r4, sl, fp}
   1094c:	ldrbtmi	r0, [pc], #-3	; 10954 <fputs@plt+0xc61c>
   10950:	vmovne	r6, sl, d27
   10954:	blx	329646 <fputs@plt+0x32530e>
   10958:	bcs	26d56c <fputs@plt+0x269234>
   1095c:	stfeqp	f7, [r8], {3}
   10960:	bls	3cb074 <fputs@plt+0x3c6d3c>
   10964:	blhi	44b078 <fputs@plt+0x446d40>
   10968:	andeq	lr, r3, ip, lsl #17
   1096c:	adchi	pc, fp, r0, lsl #4
   10970:	msrcc	CPSR_f, r7	; <illegal shifter operand>
   10974:			; <UNDEFINED> instruction: 0xf0402b00
   10978:	blls	430c2c <fputs@plt+0x42c8f4>
   1097c:	ldm	r6, {r0, r1, r2, r6, r9, sl, lr}
   10980:	blgt	310994 <fputs@plt+0x30c65c>
   10984:	ldc2l	0, cr15, [sl, #-4]!
   10988:			; <UNDEFINED> instruction: 0x4651465a
   1098c:	beq	44c1b0 <fputs@plt+0x447e78>
   10990:	cdp	6, 11, cr4, cr8, cr8, {2}
   10994:	andsls	r7, r0, #203776	; 0x31c00
   10998:	blvs	fe08c01c <fputs@plt+0xfe087ce4>
   1099c:	blhi	1cc3c0 <fputs@plt+0x1c8088>
   109a0:	cdp2	0, 10, cr15, cr8, cr2, {0}
   109a4:	bleq	60bab0 <fputs@plt+0x607778>
   109a8:	blvc	24c3cc <fputs@plt+0x248094>
   109ac:	bleq	60baf8 <fputs@plt+0x6077c0>
   109b0:			; <UNDEFINED> instruction: 0xff3cf002
   109b4:			; <UNDEFINED> instruction: 0x46039a10
   109b8:	ldrtmi	r4, [r8], -lr, lsl #12
   109bc:			; <UNDEFINED> instruction: 0x461f4611
   109c0:	cdp2	0, 9, cr15, cr8, cr2, {0}
   109c4:	bleq	60bad0 <fputs@plt+0x607798>
   109c8:	blvc	24c3ec <fputs@plt+0x2480b4>
   109cc:	bleq	60bb18 <fputs@plt+0x6077e0>
   109d0:			; <UNDEFINED> instruction: 0xff2cf002
   109d4:			; <UNDEFINED> instruction: 0x96119710
   109d8:	strmi	r4, [r2], -fp, lsl #12
   109dc:			; <UNDEFINED> instruction: 0x0110e9dd
   109e0:			; <UNDEFINED> instruction: 0x41994290
   109e4:	stmib	sp, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   109e8:	ldmib	sp, {r4, r8, r9, sp}^
   109ec:			; <UNDEFINED> instruction: 0x46336710
   109f0:	blls	4a16e4 <fputs@plt+0x49d3ac>
   109f4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   109f8:	movwcs	fp, #3848	; 0xf08
   109fc:			; <UNDEFINED> instruction: 0xf0002b00
   10a00:	ldmdbmi	r6!, {r0, r1, r3, r4, r5, r7, pc}^
   10a04:			; <UNDEFINED> instruction: 0x463b4632
   10a08:	ldrbtmi	sl, [r9], #-3629	; 0xfffff1d3
   10a0c:	stmdage	sl!, {r0, r1, r4, r9, sl, ip, pc}
   10a10:	ldmib	r1, {r1, r4, ip, pc}^
   10a14:	ldrtmi	r7, [r8], -r8, lsl #12
   10a18:			; <UNDEFINED> instruction: 0xf0024631
   10a1c:	ldmib	sp, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   10a20:	pkhbtmi	r2, r6, r0, lsl #6
   10a24:			; <UNDEFINED> instruction: 0x0009ebb7
   10a28:	bl	19a2460 <fputs@plt+0x199e128>
   10a2c:	ldrbtmi	r0, [r7], -sl, lsl #2
   10a30:			; <UNDEFINED> instruction: 0xf0024666
   10a34:	strmi	pc, [r2], -sp, lsl #29
   10a38:	ldmdals	r2, {r0, r1, r3, r9, sl, lr}
   10a3c:	stc2l	7, cr15, [r8], {255}	; 0xff
   10a40:			; <UNDEFINED> instruction: 0x463a9813
   10a44:			; <UNDEFINED> instruction: 0xf7ff4633
   10a48:	cdpge	12, 3, cr15, cr0, cr3, {6}
   10a4c:	tstcs	r8, #3620864	; 0x374000
   10a50:			; <UNDEFINED> instruction: 0xf7ff4630
   10a54:			; <UNDEFINED> instruction: 0x4651fcbd
   10a58:	strbmi	sl, [r8], -r3, lsr #20
   10a5c:			; <UNDEFINED> instruction: 0xf7ff68ad
   10a60:	ldrbmi	pc, [r9], -fp, ror #26	; <UNPREDICTABLE>
   10a64:	addseq	pc, r2, #1073741827	; 0x40000003
   10a68:	strbmi	r4, [r0], -r7, lsl #12
   10a6c:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   10a70:	bge	9a37e4 <fputs@plt+0x99f4ac>
   10a74:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10a78:	strmi	sl, [r0], ip, asr #22
   10a7c:			; <UNDEFINED> instruction: 0x0110e9dd
   10a80:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   10a84:	blcs	376c8 <fputs@plt+0x33390>
   10a88:	addhi	pc, r3, r0, asr #32
   10a8c:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
   10a90:	movwls	r9, #51474	; 0xc912
   10a94:	strtmi	r9, [r8], -fp
   10a98:	ldmdbls	r3, {r1, r3, r8, ip, pc}
   10a9c:	bls	5376f8 <fputs@plt+0x5333c0>
   10aa0:	ldmdbls	sp, {r3, r8, ip, pc}
   10aa4:	stmib	sp, {r0, r3, r9, sl, ip, pc}^
   10aa8:	tstls	r6, r2, lsl #22
   10aac:	stmib	sp, {r1, r2, r3, r4, r8, fp, ip, pc}^
   10ab0:	tstls	r7, r0, lsl #16
   10ab4:	tstls	r4, fp, lsl r9
   10ab8:	tstls	r5, ip, lsl r9
   10abc:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
   10ac0:	bl	ff4cea94 <fputs@plt+0xff4ca75c>
   10ac4:	andcs	lr, r0, #53477376	; 0x3300000
   10ac8:	teqvs	sl, #67108864	; 0x4000000
   10acc:	smlawbcc	r8, r7, r8, pc	; <UNPREDICTABLE>
   10ad0:	ldm	r6, {r1, r2, r6, r8, r9, sl, fp, lr}
   10ad4:	ldrcs	r0, [r8], -r3
   10ad8:	blx	1a1cde <fputs@plt+0x19d9a6>
   10adc:	ldmib	r2, {r1, r9, ip, sp, lr}^
   10ae0:			; <UNDEFINED> instruction: 0xf0012312
   10ae4:	blvs	f0fe18 <fputs@plt+0xf0bae0>
   10ae8:	movwvc	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   10aec:	mrrcvs	12, 1, r6, sl, cr15
   10af0:	beq	44c314 <fputs@plt+0x447fdc>
   10af4:	ldrdeq	lr, [lr, -r3]
   10af8:			; <UNDEFINED> instruction: 0x0000ebb9
   10afc:	tsteq	r1, sl, ror #22
   10b00:			; <UNDEFINED> instruction: 0x0707ebb8
   10b04:	andeq	lr, r2, #109568	; 0x1ac00
   10b08:	strtmi	lr, [r7], -r3, asr #14
   10b0c:	tstls	sp, #0, 6
   10b10:	stmib	sp, {r1, r2, r3, r4, r8, r9, ip, pc}^
   10b14:	blmi	d9d788 <fputs@plt+0xd99450>
   10b18:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10b1c:	b	1499744 <fputs@plt+0x149540c>
   10b20:	svclt	0x00020103
   10b24:	blge	a35b74 <fputs@plt+0xa3183c>
   10b28:			; <UNDEFINED> instruction: 0xf43f9314
   10b2c:	bl	67c6b0 <fputs@plt+0x678378>
   10b30:	ldrls	r0, [r2], #-265	; 0xfffffef7
   10b34:			; <UNDEFINED> instruction: 0x0c0aeb4a
   10b38:	tsteq	r9, r1, lsl fp
   10b3c:			; <UNDEFINED> instruction: 0x0c0aeb4c
   10b40:	b	13d1068 <fputs@plt+0x13ccd30>
   10b44:	stmdane	r8, {r2, r3, r6, r9, sl, fp, ip}
   10b48:	vfnmavs.f32	s29, s2, s28
   10b4c:	tstls	r4, r8, lsr #18
   10b50:	tsteq	lr, ip, asr #22
   10b54:	andeq	lr, r9, r0, lsl fp
   10b58:	tsteq	sl, r1, asr #22
   10b5c:	ldc2l	0, cr15, [r8, #8]!
   10b60:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
   10b64:	smlabteq	r0, sp, r9, lr
   10b68:	ldmdals	r4, {r2, r8, sp}
   10b6c:	b	fff4eb40 <fputs@plt+0xfff4a808>
   10b70:			; <UNDEFINED> instruction: 0xf47f2f00
   10b74:			; <UNDEFINED> instruction: 0xe6e3aebc
   10b78:	vmovge.32	d10[1], r4
   10b7c:	ldrls	sl, [r2], -sp, lsr #30
   10b80:			; <UNDEFINED> instruction: 0x9713447b
   10b84:	muleq	r7, r3, r8
   10b88:	strgt	ip, [r3, -r3, lsl #12]
   10b8c:	eorsvc	r7, sl, r2, lsr r0
   10b90:	blmi	6ca904 <fputs@plt+0x6c65cc>
   10b94:			; <UNDEFINED> instruction: 0xe77b447b
   10b98:	stmdb	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b9c:	andhi	pc, r0, pc, lsr #7
   10ba0:	andeq	r0, r0, r0
   10ba4:	addmi	r4, pc, r0
   10ba8:	andeq	r9, r2, ip, lsr #12
   10bac:	andeq	r9, r2, lr, lsl r6
   10bb0:	muleq	r0, r8, r2
   10bb4:	andeq	r9, r2, r6, lsl #12
   10bb8:	andeq	r9, r2, r8, lsl #19
   10bbc:	andeq	r9, r2, r8, lsr r9
   10bc0:	andeq	r0, r0, ip, lsl #5
   10bc4:			; <UNDEFINED> instruction: 0x00015eba
   10bc8:	andeq	r9, r2, sl, lsl r8
   10bcc:	andeq	r9, r2, ip, lsl #16
   10bd0:	strdeq	r9, [r2], -r4
   10bd4:	muleq	r1, lr, lr
   10bd8:	muleq	r2, r6, r7
   10bdc:	ldrdeq	r9, [r2], -sl
   10be0:	andeq	r9, r2, r0, ror r6
   10be4:	andeq	r4, r1, lr, lsl r6
   10be8:	strdeq	r5, [r1], -r2
   10bec:	andeq	r9, r2, ip, lsl #12
   10bf0:	andeq	r9, r2, ip, asr #11
   10bf4:	andeq	r5, r1, sl, asr #24
   10bf8:	andeq	r5, r1, ip, asr fp
   10bfc:	andeq	r4, r1, r0, lsl #9
   10c00:			; <UNDEFINED> instruction: 0xf8d04b0c
   10c04:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
   10c08:	ldmdbvs	r9, {r4, r5, sl, ip, sp, pc}
   10c0c:			; <UNDEFINED> instruction: 0xf8d0695d
   10c10:	ldmdane	r1, {r2, r4, r9, lr}^
   10c14:	ldrdcs	lr, [r8], r0
   10c18:	streq	lr, [r4], #-2885	; 0xfffff4bb
   10c1c:			; <UNDEFINED> instruction: 0x6119699d
   10c20:	ldmdbne	r2, {r0, r3, r4, r6, r7, r8, fp, sp, lr}^
   10c24:	andmi	lr, r5, #3194880	; 0x30c000
   10c28:	tsteq	r1, r0, asr #22
   10c2c:	ldflts	f6, [r0], #-868	; 0xfffffc9c
   10c30:	svclt	0x00004770
   10c34:	ldrdeq	r9, [r2], -lr
   10c38:	svclt	0x00004770
   10c3c:	svclt	0x00004770
   10c40:	svclt	0x00004770
   10c44:	svclt	0x00004770
   10c48:	svclt	0x00004770
   10c4c:	svclt	0x00004770
   10c50:	svclt	0x00004770
   10c54:	svclt	0x00004770
   10c58:	svclt	0x00004770
   10c5c:	svclt	0x00004770
   10c60:	svclt	0x00004770
   10c64:	svclt	0x00004770
   10c68:	svclt	0x00004770
   10c6c:	svclt	0x00004770
   10c70:	svclt	0x00004770
   10c74:	svclt	0x00004770
   10c78:	svclt	0x00004770
   10c7c:	svclt	0x00004770
   10c80:	svclt	0x00004770
   10c84:	svclt	0x00004770
   10c88:	svclt	0x00004770
   10c8c:	ldrbmi	lr, [r0, sp, lsr #18]!
   10c90:			; <UNDEFINED> instruction: 0xf7f34606
   10c94:			; <UNDEFINED> instruction: 0xf1b0ea0a
   10c98:	rsble	r4, r3, #128, 30	; 0x200
   10c9c:	andcc	r0, r1, r0, lsl #1
   10ca0:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ca4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10ca8:	ldmdavc	r4!, {r2, r3, r4, r6, ip, lr, pc}
   10cac:	subsle	r2, sp, r0, lsl #24
   10cb0:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
   10cb4:			; <UNDEFINED> instruction: 0xf8df4605
   10cb8:			; <UNDEFINED> instruction: 0xf8df90bc
   10cbc:	ldrbtmi	r8, [sl], #188	; 0xbc
   10cc0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   10cc4:	stccs	0, cr14, [sp], {20}
   10cc8:	stccs	0, cr13, [r9], {36}	; 0x24
   10ccc:	mrrccs	0, 2, sp, ip, cr10
   10cd0:	stccs	0, cr13, [r2], #-224	; 0xffffff20
   10cd4:			; <UNDEFINED> instruction: 0xf7f3d03e
   10cd8:	stmdavs	r3, {r7, fp, sp, lr, pc}
   10cdc:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   10ce0:	svclt	0x0048045b
   10ce4:	blmi	8ed00 <fputs@plt+0x8a9c8>
   10ce8:			; <UNDEFINED> instruction: 0xf816d524
   10cec:	cmnlt	r4, r1, lsl #30
   10cf0:	mvnle	r2, sl, lsl #24
   10cf4:			; <UNDEFINED> instruction: 0xf8164b21
   10cf8:	ldrbtmi	r4, [fp], #-3841	; 0xfffff0ff
   10cfc:	ldmvc	fp, {r1, r3, r4, fp, pc}
   10d00:			; <UNDEFINED> instruction: 0xf805802a
   10d04:	stccs	15, cr3, [r0], {2}
   10d08:	movwcs	sp, #498	; 0x1f2
   10d0c:	eorvc	r4, fp, r8, lsr r6
   10d10:			; <UNDEFINED> instruction: 0x87f0e8bd
   10d14:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   10d18:	ldmvc	fp, {r1, r3, r4, fp, pc}
   10d1c:			; <UNDEFINED> instruction: 0xf805802a
   10d20:	strb	r3, [r2, r2, lsl #30]!
   10d24:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   10d28:	ldmvc	fp, {r1, r3, r4, fp, pc}
   10d2c:			; <UNDEFINED> instruction: 0xf805802a
   10d30:	ldrb	r3, [sl, r2, lsl #30]
   10d34:	strtmi	r4, [r3], -r8, lsr #12
   10d38:	tstcs	r5, r2, asr r6
   10d3c:	b	54ed10 <fputs@plt+0x54a9d8>
   10d40:	ldrb	r3, [r2, r4, lsl #10]
   10d44:			; <UNDEFINED> instruction: 0x2000f8b8
   10d48:	mulcc	r2, r8, r8
   10d4c:			; <UNDEFINED> instruction: 0xf805802a
   10d50:	strb	r3, [sl, r2, lsl #30]
   10d54:			; <UNDEFINED> instruction: 0x2000f8b9
   10d58:	mulcc	r2, r9, r8
   10d5c:			; <UNDEFINED> instruction: 0xf805802a
   10d60:	strb	r3, [r2, r2, lsl #30]
   10d64:	ldrtmi	r2, [r8], -r0, lsl #14
   10d68:			; <UNDEFINED> instruction: 0x87f0e8bd
   10d6c:	strb	r4, [ip, r5, lsl #12]
   10d70:	andeq	r5, r1, sl, lsr fp
   10d74:	andeq	r5, r1, r4, lsr fp
   10d78:	andeq	r5, r1, lr, lsr #22
   10d7c:	andeq	r5, r1, sl, ror #21
   10d80:	ldrdeq	r5, [r1], -r2
   10d84:	andeq	r5, r1, r6, asr #21
   10d88:	mvnsmi	lr, #737280	; 0xb4000
   10d8c:			; <UNDEFINED> instruction: 0xf8df4605
   10d90:	strmi	r8, [lr], -r4, asr #1
   10d94:	addlt	r4, r3, r0, lsr sl
   10d98:	blmi	c22180 <fputs@plt+0xc1de48>
   10d9c:			; <UNDEFINED> instruction: 0xf8584930
   10da0:	ldrbtmi	r0, [r9], #-2
   10da4:	andcc	r6, r1, #131072	; 0x20000
   10da8:	eorsvs	r6, r2, r2
   10dac:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   10db0:	mrc2	7, 7, pc, cr14, cr4, {7}
   10db4:	strmi	fp, [r4], -r8, asr #2
   10db8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10dbc:			; <UNDEFINED> instruction: 0xf7f34640
   10dc0:	strtmi	lr, [r0], -r0, ror #17
   10dc4:	pop	{r0, r1, ip, sp, pc}
   10dc8:	blmi	9b1d90 <fputs@plt+0x9ada58>
   10dcc:			; <UNDEFINED> instruction: 0x9098f8df
   10dd0:			; <UNDEFINED> instruction: 0xf8586832
   10dd4:	ldrbtmi	r7, [r9], #3
   10dd8:	ldrtmi	r4, [r8], -r9, asr #12
   10ddc:	mcr2	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   10de0:	ldmdblt	r0, {r2, r9, sl, lr}^
   10de4:	stmdbmi	r2!, {r0, r5, r8, r9, fp, lr}
   10de8:			; <UNDEFINED> instruction: 0xf8586832
   10dec:	ldrbtmi	r8, [r9], #-3
   10df0:			; <UNDEFINED> instruction: 0xf7f44640
   10df4:			; <UNDEFINED> instruction: 0x4604fedd
   10df8:			; <UNDEFINED> instruction: 0xf04fb110
   10dfc:	ldrb	r0, [sp, r0, lsl #16]
   10e00:			; <UNDEFINED> instruction: 0x46496832
   10e04:			; <UNDEFINED> instruction: 0xf7f44640
   10e08:			; <UNDEFINED> instruction: 0x4604fed3
   10e0c:	mvnsle	r2, r0, lsl #16
   10e10:			; <UNDEFINED> instruction: 0xf8dfb1f5
   10e14:	strmi	r9, [r0], r0, rrx
   10e18:	strd	r4, [fp], -r9
   10e1c:			; <UNDEFINED> instruction: 0xf8cd6833
   10e20:	ldrmi	r8, [sl], -r0
   10e24:	mcr2	7, 6, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
   10e28:	stmdacs	r0, {r2, r9, sl, lr}
   10e2c:	stmdavs	sp!, {r1, r2, r6, r7, r8, ip, lr, pc}^
   10e30:	sbcle	r2, r3, r0, lsl #26
   10e34:			; <UNDEFINED> instruction: 0xf7f34640
   10e38:	stmdavs	r8!, {r2, r5, r7, fp, sp, lr, pc}
   10e3c:			; <UNDEFINED> instruction: 0xff26f7ff
   10e40:	strmi	r4, [r0], r9, asr #12
   10e44:			; <UNDEFINED> instruction: 0xf1b84638
   10e48:	mvnle	r0, r0, lsl #30
   10e4c:			; <UNDEFINED> instruction: 0xe7b8241b
   10e50:	ldr	r4, [r3, r0, lsl #13]!
   10e54:	andeq	r8, r2, r4, lsr #31
   10e58:	muleq	r0, r0, r2
   10e5c:			; <UNDEFINED> instruction: 0x000002b4
   10e60:	andeq	r5, r1, lr, asr sl
   10e64:	andeq	r0, r0, r0, ror #4
   10e68:	andeq	r5, r1, r6, asr #20
   10e6c:	andeq	r0, r0, r4, lsl #5
   10e70:	andeq	r5, r1, lr, lsr sl
   10e74:	andeq	r5, r1, r4, lsr sl
   10e78:	svcmi	0x00f0e92d
   10e7c:	mrcmi	6, 4, r4, cr6, cr5, {0}
   10e80:	ldcmi	0, cr11, [r6], {133}	; 0x85
   10e84:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   10e88:			; <UNDEFINED> instruction: 0xf8df6892
   10e8c:	pkhtbmi	sl, r8, r4, asr #4
   10e90:			; <UNDEFINED> instruction: 0x461e5934
   10e94:			; <UNDEFINED> instruction: 0xf8d544fa
   10e98:	stmdavs	r4!, {r2, r4, ip, pc}
   10e9c:			; <UNDEFINED> instruction: 0xf04f9403
   10ea0:	strcs	r0, [r0], #-1024	; 0xfffffc00
   10ea4:	tstlt	sl, r1, lsl #8
   10ea8:			; <UNDEFINED> instruction: 0xffe6f7ff
   10eac:	bllt	c226c4 <fputs@plt+0xc1e38c>
   10eb0:	ldrtmi	r4, [r3], -ip, lsl #17
   10eb4:	ldrtmi	r4, [r2], -ip, lsl #19
   10eb8:	andge	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   10ebc:			; <UNDEFINED> instruction: 0x46504479
   10ec0:	mrc2	7, 3, pc, cr6, cr4, {7}
   10ec4:	stmiblt	r8!, {r2, r9, sl, lr}
   10ec8:	blcc	6af7c <fputs@plt+0x66c44>
   10ecc:	vqdmulh.s<illegal width 8>	d2, d0, d5
   10ed0:	ldm	pc, {r2, r3, r5, r7, pc}^	; <UNPREDICTABLE>
   10ed4:	movwgt	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   10ed8:	bls	fe519b6c <fputs@plt+0xfe515834>
   10edc:	blge	627e8 <fputs@plt+0x5e4b0>
   10ee0:	eoreq	pc, r4, #1073741825	; 0x40000001
   10ee4:			; <UNDEFINED> instruction: 0xf0004638
   10ee8:	pkhbtmi	pc, r0, pc, lsl #18	; <UNPREDICTABLE>
   10eec:			; <UNDEFINED> instruction: 0xf0002800
   10ef0:	strbmi	r8, [r4], -lr, asr #1
   10ef4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10ef8:			; <UNDEFINED> instruction: 0xf7f34640
   10efc:	bmi	1f0b00c <fputs@plt+0x1f06cd4>
   10f00:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
   10f04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10f08:	subsmi	r9, sl, r3, lsl #22
   10f0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10f10:	sbcshi	pc, pc, r0, asr #32
   10f14:	andlt	r4, r5, r0, lsr #12
   10f18:	svchi	0x00f0e8bd
   10f1c:			; <UNDEFINED> instruction: 0xf7ff68e8
   10f20:			; <UNDEFINED> instruction: 0x4680feb5
   10f24:			; <UNDEFINED> instruction: 0xf0002800
   10f28:	ldmdbmi	r1!, {r0, r3, r5, r7, pc}^
   10f2c:	ldrtmi	r4, [r2], -r3, lsl #12
   10f30:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   10f34:	mrc2	7, 1, pc, cr12, cr4, {7}
   10f38:			; <UNDEFINED> instruction: 0xf0402800
   10f3c:	stmdavs	fp!, {r0, r2, r3, r4, r7, pc}
   10f40:	cmnle	r4, r4, lsl #22
   10f44:	svceq	0x0000f1b9
   10f48:	adcshi	pc, r7, r0
   10f4c:	blcs	2b700 <fputs@plt+0x273c8>
   10f50:	strbmi	sp, [r0], -pc, ror #2
   10f54:	ldmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f58:			; <UNDEFINED> instruction: 0xf7ff4648
   10f5c:	pkhbtmi	pc, r0, r7, lsl #29	; <UNPREDICTABLE>
   10f60:			; <UNDEFINED> instruction: 0xf0002800
   10f64:	stmdbmi	r3!, {r0, r1, r3, r7, pc}^
   10f68:	ldrtmi	r4, [r2], -r3, lsl #12
   10f6c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   10f70:	mrc2	7, 0, pc, cr14, cr4, {7}
   10f74:	cmnle	pc, r0, lsl #16
   10f78:	orrlt	r6, fp, fp, lsr #18
   10f7c:			; <UNDEFINED> instruction: 0xf7f34640
   10f80:	stmdbvs	r8!, {fp, sp, lr, pc}
   10f84:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   10f88:	stmdacs	r0, {r7, r9, sl, lr}
   10f8c:	ldmdbmi	sl, {r1, r2, r4, r5, r6, ip, lr, pc}^
   10f90:	ldrtmi	r4, [r2], -r3, lsl #12
   10f94:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   10f98:	mcr2	7, 0, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   10f9c:	cmnle	fp, r0, lsl #16
   10fa0:	orrlt	r6, fp, fp, lsr #19
   10fa4:			; <UNDEFINED> instruction: 0xf7f24640
   10fa8:	stmibvs	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   10fac:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   10fb0:	stmdacs	r0, {r7, r9, sl, lr}
   10fb4:	ldmdbmi	r1, {r1, r5, r6, ip, lr, pc}^
   10fb8:	ldrtmi	r4, [r2], -r3, lsl #12
   10fbc:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   10fc0:	ldc2l	7, cr15, [r6, #976]!	; 0x3d0
   10fc4:	cmple	r7, r0, lsl #16
   10fc8:	stmdacs	r0, {r3, r5, r9, fp, sp, lr}
   10fcc:	stmdbge	r2, {r2, r4, r7, ip, lr, pc}
   10fd0:	mrc2	7, 6, pc, cr10, cr15, {7}
   10fd4:	stmdacs	r0, {r2, r9, sl, lr}
   10fd8:	stmdbmi	r9, {r1, r2, r3, r7, r8, ip, lr, pc}^
   10fdc:	blls	a28ac <fputs@plt+0x9e574>
   10fe0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   10fe4:	stc2l	7, cr15, [r4, #976]!	; 0x3d0
   10fe8:	stmdacs	r0, {r2, r9, sl, lr}
   10fec:	stmdbmi	r5, {r2, r7, r8, ip, lr, pc}^
   10ff0:	bls	a2938 <fputs@plt+0x9e600>
   10ff4:			; <UNDEFINED> instruction: 0xf7f44479
   10ff8:			; <UNDEFINED> instruction: 0x4604fddb
   10ffc:			; <UNDEFINED> instruction: 0xf1b9e77c
   11000:	tstle	r2, r0, lsl #30
   11004:	ldrdls	pc, [r0, -pc]
   11008:	stmdbmi	r0, {r0, r3, r4, r5, r6, r7, sl, lr}^
   1100c:			; <UNDEFINED> instruction: 0x46504632
   11010:			; <UNDEFINED> instruction: 0xf7f44479
   11014:	strmi	pc, [r0], sp, asr #27
   11018:			; <UNDEFINED> instruction: 0xf47f2800
   1101c:	ldmdbmi	ip!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   11020:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   11024:	ldc2	7, cr15, [r6, #976]!	; 0x3d0
   11028:			; <UNDEFINED> instruction: 0xf04fbb30
   1102c:	stmibvs	fp!, {fp}^
   11030:	strbmi	fp, [r0], -r3, asr #6
   11034:	svc	0x00a4f7f2
   11038:			; <UNDEFINED> instruction: 0xf7ff69e8
   1103c:	strmi	pc, [r0], r7, lsr #28
   11040:	ldmdbmi	r4!, {r5, r6, r7, r8, ip, sp, pc}
   11044:	ldrtmi	r4, [r2], -r3, lsl #12
   11048:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   1104c:	ldc2	7, cr15, [r0, #976]!	; 0x3d0
   11050:			; <UNDEFINED> instruction: 0xf1b9b990
   11054:			; <UNDEFINED> instruction: 0xf47f0f00
   11058:			; <UNDEFINED> instruction: 0xe78daf7c
   1105c:			; <UNDEFINED> instruction: 0xf7ff68e8
   11060:	pkhbtmi	pc, r0, r5, lsl #28	; <UNPREDICTABLE>
   11064:	stmdbmi	ip!, {r4, r6, r8, ip, sp, pc}
   11068:	ldrtmi	r4, [r2], -r3, lsl #12
   1106c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   11070:	ldc2	7, cr15, [lr, #976]	; 0x3d0
   11074:	sbcsle	r2, sl, r0, lsl #16
   11078:	ldr	r4, [sp, -r4, lsl #12]!
   1107c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11080:			; <UNDEFINED> instruction: 0xe739241b
   11084:	svceq	0x0000f1b9
   11088:	svcge	0x0076f43f
   1108c:	stmdbmi	r3!, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   11090:	blls	62960 <fputs@plt+0x5e628>
   11094:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   11098:	stc2	7, cr15, [sl, #976]	; 0x3d0
   1109c:	ldmdblt	r0, {r0, r1, r7, r9, sl, lr}^
   110a0:			; <UNDEFINED> instruction: 0x4650491f
   110a4:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   110a8:	stc2	7, cr15, [r2, #976]	; 0x3d0
   110ac:	adcsle	r2, ip, r0, lsl #16
   110b0:	ldrbmi	r4, [r8], r4, lsl #12
   110b4:	strmi	lr, [r4], -r0, lsr #14
   110b8:	ldmdbmi	sl, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   110bc:			; <UNDEFINED> instruction: 0x46504632
   110c0:			; <UNDEFINED> instruction: 0xf7f44479
   110c4:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   110c8:	stmibvs	fp!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   110cc:	lslsle	r2, r0, #22
   110d0:			; <UNDEFINED> instruction: 0xf7f2e752
   110d4:	svclt	0x0000eeb2
   110d8:			; <UNDEFINED> instruction: 0x00028eb6
   110dc:	muleq	r0, r8, r2
   110e0:	andeq	r8, r2, r8, lsr #29
   110e4:	andeq	r0, r0, r0, asr #4
   110e8:			; <UNDEFINED> instruction: 0x000159bc
   110ec:	andeq	r8, r2, sl, lsr lr
   110f0:	ldrdeq	r5, [r1], -r2
   110f4:	andeq	r5, r1, sl, ror sl
   110f8:	andeq	r5, r1, r6, ror sl
   110fc:	andeq	r5, r1, lr, ror #20
   11100:	andeq	r5, r1, sl, ror #20
   11104:	andeq	r5, r1, r8, lsr #16
   11108:	andeq	r2, r0, r8, lsl #23
   1110c:	andeq	r5, r1, ip, lsr r9
   11110:	andeq	r5, r1, r6, ror #18
   11114:	andeq	r5, r1, sl, ror r9
   11118:	andeq	r5, r1, r2, ror #16
   1111c:	andeq	r5, r1, r6, lsl #16
   11120:	andeq	r5, r1, sl, lsl r8
   11124:	andeq	r5, r1, r8, ror #16
   11128:	ldrbmi	lr, [r0, sp, lsr #18]!
   1112c:	stcmi	6, cr4, [r8, #-112]!	; 0xffffff90
   11130:			; <UNDEFINED> instruction: 0xf8df4616
   11134:	strmi	ip, [r8], r0, lsr #1
   11138:	blmi	9e2334 <fputs@plt+0x9ddffc>
   1113c:	strmi	r4, [r7], -r7, lsr #18
   11140:	andgt	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   11144:			; <UNDEFINED> instruction: 0xf8dc4479
   11148:	andcc	r2, r1, #0
   1114c:	andcs	pc, r0, ip, asr #17
   11150:			; <UNDEFINED> instruction: 0xf8556022
   11154:	strbmi	r9, [r8], -r3
   11158:	stc2	7, cr15, [sl, #-976]!	; 0xfffffc30
   1115c:	pop	{r3, r8, ip, sp, pc}
   11160:			; <UNDEFINED> instruction: 0xf8df87f0
   11164:	blmi	7f935c <fputs@plt+0x7f5024>
   11168:	stmdavs	r2!, {r1, r3, r4, r5, r6, r7, sl, lr}
   1116c:	ldrbmi	r5, [r1], -r8, ror #17
   11170:	ldc2	7, cr15, [lr, #-976]	; 0xfffffc30
   11174:	mvnsle	r2, r0, lsl #16
   11178:	ldmdbmi	ip, {r0, r1, r3, r4, r8, r9, fp, lr}
   1117c:	stmiapl	r8!, {r1, r5, fp, sp, lr}^
   11180:			; <UNDEFINED> instruction: 0xf7f44479
   11184:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   11188:	blmi	685934 <fputs@plt+0x6815fc>
   1118c:	stmdavs	r2!, {r0, r3, r4, r8, fp, lr}
   11190:	ldrbtmi	r5, [r9], #-2285	; 0xfffff713
   11194:			; <UNDEFINED> instruction: 0xf7f44628
   11198:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
   1119c:	stmdavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   111a0:			; <UNDEFINED> instruction: 0x46284651
   111a4:	stc2	7, cr15, [r4, #-976]	; 0xfffffc30
   111a8:	bicsle	r2, r8, r0, lsl #16
   111ac:	blcs	2b280 <fputs@plt+0x26f48>
   111b0:	ldmdbmi	r1, {r0, r2, r4, r6, r7, ip, lr, pc}
   111b4:	stmdavs	r2!, {r3, r6, r9, sl, lr}
   111b8:			; <UNDEFINED> instruction: 0xf7f44479
   111bc:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   111c0:	stmdavs	r3!, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
   111c4:	ldmdavs	r2!, {r0, r6, r9, sl, lr}
   111c8:	pop	{r3, r4, r5, r9, sl, lr}
   111cc:			; <UNDEFINED> instruction: 0xe65347f0
   111d0:	andeq	r8, r2, r4, lsl #24
   111d4:	andeq	r0, r0, r8, ror #4
   111d8:			; <UNDEFINED> instruction: 0x000002b4
   111dc:	andeq	r5, r1, r0, lsr r9
   111e0:	andeq	r5, r1, r8, asr r7
   111e4:	andeq	r0, r0, r0, ror #4
   111e8:	andeq	r0, r0, r0, asr #4
   111ec:	andeq	r5, r1, r8, lsl #18
   111f0:	andeq	r0, r0, r4, lsl #5
   111f4:	andeq	r5, r1, r6, lsl r9
   111f8:	andeq	r5, r1, r8, lsl #18
   111fc:	mvnsmi	lr, sp, lsr #18
   11200:	stcls	6, cr4, [r7, #-60]	; 0xffffffc4
   11204:			; <UNDEFINED> instruction: 0x46194616
   11208:	strtmi	r9, [sl], -r6, lsl #24
   1120c:	svc	0x006af7f2
   11210:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   11214:			; <UNDEFINED> instruction: 0xb1b544fc
   11218:			; <UNDEFINED> instruction: 0xb1a36abb
   1121c:	stmdavs	r3!, {r3, r4, r7, r8, fp, ip, sp, pc}
   11220:			; <UNDEFINED> instruction: 0x4621b19b
   11224:			; <UNDEFINED> instruction: 0xf851e002
   11228:	cmnlt	r3, r8, lsl #30
   1122c:	adcmi	r6, r8, #72, 16	; 0x480000
   11230:	stmdami	ip, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   11234:	stmdbmi	ip, {r1, r4, r5, r9, sl, lr}
   11238:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1123c:			; <UNDEFINED> instruction: 0xf85c4479
   11240:			; <UNDEFINED> instruction: 0xf7f40000
   11244:	pop	{r0, r2, r4, r5, r7, sl, fp, ip, sp, pc}
   11248:	stmdami	r6, {r4, r5, r6, r7, r8, pc}
   1124c:	stmdbmi	r7, {r0, r1, r3, r5, r9, sl, lr}
   11250:	pop	{r1, r4, r5, r9, sl, lr}
   11254:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   11258:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   1125c:	stclt	7, cr15, [r8], #976	; 0x3d0
   11260:	andeq	r8, r2, r8, lsr #22
   11264:	andeq	r0, r0, r0, asr #4
   11268:	andeq	r5, r1, r0, asr #17
   1126c:	andeq	r5, r1, r2, lsl #17
   11270:	svcmi	0x00f0e92d
   11274:	mrcmi	0, 1, fp, cr15, cr9, {4}
   11278:	ldrmi	r4, [r9], -sp, lsl #12
   1127c:			; <UNDEFINED> instruction: 0x9c234b3e
   11280:			; <UNDEFINED> instruction: 0x4692447e
   11284:	ldrdls	pc, [r8], sp
   11288:			; <UNDEFINED> instruction: 0x462258f3
   1128c:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   11290:	tstls	r7, #1769472	; 0x1b0000
   11294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11298:	svc	0x0024f7f2
   1129c:			; <UNDEFINED> instruction: 0x460744f8
   112a0:	suble	r2, r8, r0, lsl #24
   112a4:	blcs	2bd58 <fputs@plt+0x27a20>
   112a8:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   112ac:	bmi	d457c0 <fputs@plt+0xd41488>
   112b0:	ldrbmi	sl, [r3], -r3, lsl #28
   112b4:	ldrbtmi	r2, [sl], #-336	; 0xfffffeb0
   112b8:			; <UNDEFINED> instruction: 0xf7f24630
   112bc:			; <UNDEFINED> instruction: 0xf8d9ef56
   112c0:	blcs	1d2c8 <fputs@plt+0x18f90>
   112c4:	bmi	c053e0 <fputs@plt+0xc010a8>
   112c8:			; <UNDEFINED> instruction: 0xf8df464d
   112cc:			; <UNDEFINED> instruction: 0xf8dfb0bc
   112d0:			; <UNDEFINED> instruction: 0xf8dfa0bc
   112d4:	ldrbtmi	r9, [fp], #188	; 0xbc
   112d8:	andhi	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   112dc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   112e0:			; <UNDEFINED> instruction: 0x4632e018
   112e4:			; <UNDEFINED> instruction: 0x46404659
   112e8:	andge	pc, r0, sp, asr #17
   112ec:	stc2l	7, cr15, [r0], #-976	; 0xfffffc30
   112f0:	ldrtmi	fp, [r0], -r0, lsl #22
   112f4:	mrc	7, 6, APSR_nzcv, cr8, cr2, {7}
   112f8:			; <UNDEFINED> instruction: 0xc098f8df
   112fc:	cmpcs	r0, sl, asr #12
   11300:			; <UNDEFINED> instruction: 0xf8cd44fc
   11304:	strmi	ip, [r3], -r0
   11308:			; <UNDEFINED> instruction: 0xf7f24630
   1130c:			; <UNDEFINED> instruction: 0xf855ef2e
   11310:	movwlt	r3, #48904	; 0xbf08
   11314:	b	cab4c4 <fputs@plt+0xca718c>
   11318:	mvnsle	r0, r4, lsl #2
   1131c:			; <UNDEFINED> instruction: 0xd1e04394
   11320:			; <UNDEFINED> instruction: 0x46324c1d
   11324:			; <UNDEFINED> instruction: 0x4640491d
   11328:	strls	r4, [r0], #-1148	; 0xfffffb84
   1132c:			; <UNDEFINED> instruction: 0xf7f44479
   11330:	tstlt	r0, pc, lsr ip	; <UNPREDICTABLE>
   11334:	bmi	6a2b58 <fputs@plt+0x69e820>
   11338:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1133c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11340:	subsmi	r9, sl, r7, lsl fp
   11344:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11348:			; <UNDEFINED> instruction: 0x4638d111
   1134c:	pop	{r0, r3, r4, ip, sp, pc}
   11350:	blmi	335318 <fputs@plt+0x330fe0>
   11354:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11358:			; <UNDEFINED> instruction: 0x46234912
   1135c:			; <UNDEFINED> instruction: 0x46404632
   11360:			; <UNDEFINED> instruction: 0xf7f44479
   11364:	stmdacs	r0, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
   11368:	strmi	sp, [r7], -r5, ror #1
   1136c:			; <UNDEFINED> instruction: 0xf7f2e7e3
   11370:	svclt	0x0000ed64
   11374:			; <UNDEFINED> instruction: 0x00028abc
   11378:	muleq	r0, r8, r2
   1137c:	andeq	r8, r2, r0, lsr #21
   11380:	andeq	r5, r1, lr, ror #16
   11384:	andeq	r0, r0, r0, asr #4
   11388:	andeq	r5, r1, sl, ror r8
   1138c:	andeq	r5, r1, r4, lsl #17
   11390:	andeq	r5, r1, r2, ror #16
   11394:	andeq	r3, r1, ip, lsr #27
   11398:	andeq	r5, r1, r8, asr #14
   1139c:	andeq	r5, r1, r4, lsr #16
   113a0:	andeq	r8, r2, r2, lsl #20
   113a4:	andeq	r5, r1, r4, ror #15
   113a8:	svcmi	0x00f0e92d
   113ac:	mrcmi	0, 1, fp, cr15, cr9, {4}
   113b0:	ldrmi	r4, [r9], -sp, lsl #12
   113b4:			; <UNDEFINED> instruction: 0x9c234b3e
   113b8:			; <UNDEFINED> instruction: 0x4692447e
   113bc:	ldrdls	pc, [r8], sp
   113c0:			; <UNDEFINED> instruction: 0x462258f3
   113c4:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   113c8:	tstls	r7, #1769472	; 0x1b0000
   113cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   113d0:	mcr	7, 4, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   113d4:			; <UNDEFINED> instruction: 0x460744f8
   113d8:	suble	r2, r8, r0, lsl #24
   113dc:	blcs	2be90 <fputs@plt+0x27b58>
   113e0:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   113e4:	bmi	d458f8 <fputs@plt+0xd415c0>
   113e8:	ldrbmi	sl, [r3], -r3, lsl #28
   113ec:	ldrbtmi	r2, [sl], #-336	; 0xfffffeb0
   113f0:			; <UNDEFINED> instruction: 0xf7f24630
   113f4:			; <UNDEFINED> instruction: 0xf8d9eeba
   113f8:	blcs	1d400 <fputs@plt+0x190c8>
   113fc:	bmi	c05518 <fputs@plt+0xc011e0>
   11400:			; <UNDEFINED> instruction: 0xf8df464d
   11404:			; <UNDEFINED> instruction: 0xf8dfb0bc
   11408:			; <UNDEFINED> instruction: 0xf8dfa0bc
   1140c:	ldrbtmi	r9, [fp], #188	; 0xbc
   11410:	andhi	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   11414:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   11418:			; <UNDEFINED> instruction: 0x4632e018
   1141c:			; <UNDEFINED> instruction: 0x46404659
   11420:	andge	pc, r0, sp, asr #17
   11424:	blx	ff14f3fe <fputs@plt+0xff14b0c6>
   11428:	ldrtmi	fp, [r0], -r0, lsl #22
   1142c:	mrc	7, 1, APSR_nzcv, cr12, cr2, {7}
   11430:			; <UNDEFINED> instruction: 0xc098f8df
   11434:	cmpcs	r0, sl, asr #12
   11438:			; <UNDEFINED> instruction: 0xf8cd44fc
   1143c:	strmi	ip, [r3], -r0
   11440:			; <UNDEFINED> instruction: 0xf7f24630
   11444:			; <UNDEFINED> instruction: 0xf855ee92
   11448:	movwlt	r3, #48904	; 0xbf08
   1144c:	b	cab5fc <fputs@plt+0xca72c4>
   11450:	mvnsle	r0, r4, lsl #2
   11454:			; <UNDEFINED> instruction: 0xd1e04394
   11458:			; <UNDEFINED> instruction: 0x46324c1d
   1145c:			; <UNDEFINED> instruction: 0x4640491d
   11460:	strls	r4, [r0], #-1148	; 0xfffffb84
   11464:			; <UNDEFINED> instruction: 0xf7f44479
   11468:	smlatblt	r0, r3, fp, pc	; <UNPREDICTABLE>
   1146c:	bmi	6a2c90 <fputs@plt+0x69e958>
   11470:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   11474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11478:	subsmi	r9, sl, r7, lsl fp
   1147c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11480:			; <UNDEFINED> instruction: 0x4638d111
   11484:	pop	{r0, r3, r4, ip, sp, pc}
   11488:	blmi	335450 <fputs@plt+0x331118>
   1148c:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11490:			; <UNDEFINED> instruction: 0x46234912
   11494:			; <UNDEFINED> instruction: 0x46404632
   11498:			; <UNDEFINED> instruction: 0xf7f44479
   1149c:	stmdacs	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   114a0:	strmi	sp, [r7], -r5, ror #1
   114a4:			; <UNDEFINED> instruction: 0xf7f2e7e3
   114a8:	svclt	0x0000ecc8
   114ac:	andeq	r8, r2, r4, lsl #19
   114b0:	muleq	r0, r8, r2
   114b4:	andeq	r8, r2, r8, ror #18
   114b8:	andeq	r5, r1, r6, lsr r7
   114bc:	andeq	r0, r0, r0, asr #4
   114c0:	andeq	r5, r1, r2, asr #14
   114c4:	andeq	r5, r1, ip, asr #14
   114c8:	andeq	r5, r1, sl, lsr #14
   114cc:	andeq	r3, r1, r4, ror ip
   114d0:	andeq	r5, r1, r0, lsl r6
   114d4:	andeq	r5, r1, ip, ror #13
   114d8:	andeq	r8, r2, sl, asr #17
   114dc:	andeq	r5, r1, ip, asr #13
   114e0:			; <UNDEFINED> instruction: 0x460cb5f0
   114e4:			; <UNDEFINED> instruction: 0x46194d1b
   114e8:	addlt	r4, r3, fp, lsl fp
   114ec:			; <UNDEFINED> instruction: 0x4616447d
   114f0:	stmiapl	fp!, {r3, r9, fp, ip, pc}^
   114f4:	svcmi	0x00194605
   114f8:	movwls	r6, #6171	; 0x181b
   114fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11500:	ldcl	7, cr15, [r0, #968]!	; 0x3c8
   11504:	movwcs	r4, #1151	; 0x47f
   11508:	ldmdblt	r8, {r8, r9, ip, pc}^
   1150c:	smlaltblt	r6, fp, r3, sl
   11510:	strtmi	r6, [r8], -r2, ror #23
   11514:	strbtmi	r4, [fp], -r1, lsr #12
   11518:	ldrsbcs	pc, [r0, #130]!	; 0x82	; <UNPREDICTABLE>
   1151c:			; <UNDEFINED> instruction: 0xf7ff3224
   11520:	cmplt	r8, r3, lsl #28	; <UNPREDICTABLE>
   11524:	blmi	323d64 <fputs@plt+0x31fa2c>
   11528:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1152c:	blls	6b59c <fputs@plt+0x67264>
   11530:			; <UNDEFINED> instruction: 0xf04f405a
   11534:	mrsle	r0, (UNDEF: 58)
   11538:	ldcllt	0, cr11, [r0, #12]!
   1153c:	ldrtmi	r4, [r2], -r9, lsl #16
   11540:	blls	2396c <fputs@plt+0x1f634>
   11544:	ldrbtmi	r5, [r9], #-2104	; 0xfffff7c8
   11548:	blx	ccf522 <fputs@plt+0xccb1ea>
   1154c:			; <UNDEFINED> instruction: 0xf7f2e7ea
   11550:	svclt	0x0000ec74
   11554:	andeq	r8, r2, r0, asr r8
   11558:	muleq	r0, r8, r2
   1155c:	andeq	r8, r2, r8, lsr r8
   11560:	andeq	r8, r2, r4, lsl r8
   11564:	andeq	r0, r0, r0, asr #4
   11568:	andeq	r5, r1, sl, lsr #12
   1156c:	addlt	fp, r4, r0, ror r5
   11570:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11574:	ldrmi	r4, [r9], -ip, lsl #12
   11578:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   1157c:	ldrmi	r9, [r5], -r8, lsl #28
   11580:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   11584:	ldmdavs	fp, {r1, r4, r5, r9, sl, lr}
   11588:			; <UNDEFINED> instruction: 0xf04f9303
   1158c:			; <UNDEFINED> instruction: 0xf7f20300
   11590:	bvs	fe90cc40 <fputs@plt+0xfe908908>
   11594:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
   11598:	blx	fec3da6c <fputs@plt+0xfec39734>
   1159c:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
   115a0:	svclt	0x00082e00
   115a4:	ldmdblt	fp, {r8, r9, sp}^
   115a8:	blmi	3e3df4 <fputs@plt+0x3dfabc>
   115ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   115b0:	blls	eb620 <fputs@plt+0xe72e8>
   115b4:			; <UNDEFINED> instruction: 0xf04f405a
   115b8:	tstle	r1, r0, lsl #6
   115bc:	ldcllt	0, cr11, [r0, #-16]!
   115c0:	ldrtmi	sl, [r0], -r2, lsl #18
   115c4:	blx	ff84f5ca <fputs@plt+0xff84b292>
   115c8:	mvnle	r2, r0, lsl #16
   115cc:	strtmi	r4, [sl], -r9, lsl #16
   115d0:	blls	a39fc <fputs@plt+0x9f6c4>
   115d4:	ldrbtmi	r5, [r9], #-2080	; 0xfffff7e0
   115d8:	blx	ffacf5b0 <fputs@plt+0xffacb278>
   115dc:	strb	r9, [r3, r1]!
   115e0:	stc	7, cr15, [sl], #-968	; 0xfffffc38
   115e4:	andeq	r8, r2, r2, asr #15
   115e8:	muleq	r0, r8, r2
   115ec:	andeq	r8, r2, r6, lsr #15
   115f0:	muleq	r2, r0, r7
   115f4:	andeq	r0, r0, r0, asr #4
   115f8:			; <UNDEFINED> instruction: 0x000155be
   115fc:	svcmi	0x00f0e92d
   11600:	bmi	1da2e64 <fputs@plt+0x1d9eb2c>
   11604:	ldrmi	fp, [ip], -r7, asr #1
   11608:			; <UNDEFINED> instruction: 0xf50d4b75
   1160c:	ldrbtmi	r7, [sl], #-3744	; 0xfffff160
   11610:	ldrsbge	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
   11614:	ldfeqd	f7, [r0], {13}
   11618:			; <UNDEFINED> instruction: 0x460558d3
   1161c:	blvs	14f79c <fputs@plt+0x14b464>
   11620:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   11624:			; <UNDEFINED> instruction: 0xf04f9345
   11628:	vcgt.s8	d16, d2, d0
   1162c:	addsmi	r7, lr, #1006632960	; 0x3c000000
   11630:	and	pc, r0, ip, asr #17
   11634:			; <UNDEFINED> instruction: 0xf8dfd85b
   11638:			; <UNDEFINED> instruction: 0xf10e81b0
   1163c:	stmdbmi	fp!, {r2, r8, r9}^
   11640:	ldrdls	pc, [r4, #-141]	; 0xffffff73
   11644:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   11648:	andcc	pc, r0, ip, asr #17
   1164c:			; <UNDEFINED> instruction: 0xf858e004
   11650:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
   11654:	addhi	pc, sp, r0
   11658:			; <UNDEFINED> instruction: 0xf7f24620
   1165c:	stmdacs	r0, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   11660:			; <UNDEFINED> instruction: 0xf8d8d1f5
   11664:	bmi	18b167c <fputs@plt+0x18ad344>
   11668:	bleq	54daa4 <fputs@plt+0x54976c>
   1166c:	vst1.16	{d20-d22}, [pc], fp
   11670:	ldrbtmi	r7, [sl], #-384	; 0xfffffe80
   11674:			; <UNDEFINED> instruction: 0xf7f24658
   11678:			; <UNDEFINED> instruction: 0x4628ed78
   1167c:	ldrtmi	r4, [r1], -sl, asr #12
   11680:	ldc	7, cr15, [r0, #-968]!	; 0xfffffc38
   11684:	strmi	r4, [r5], -r8, asr #11
   11688:			; <UNDEFINED> instruction: 0xf04fd071
   1168c:	strbmi	r0, [r1], r0, lsl #16
   11690:	bvs	fefa2fa4 <fputs@plt+0xfef9ec6c>
   11694:			; <UNDEFINED> instruction: 0xf089b1d6
   11698:	stccs	6, cr0, [r0, #-4]
   1169c:			; <UNDEFINED> instruction: 0x2600bf18
   116a0:	blcs	3dd40 <fputs@plt+0x39a08>
   116a4:			; <UNDEFINED> instruction: 0xf1b8d17c
   116a8:	rsble	r0, sp, r0, lsl #30
   116ac:	ldrcs	r4, [fp, #-1624]	; 0xfffff9a8
   116b0:	blx	ffb4f6b4 <fputs@plt+0xffb4b37c>
   116b4:	cmplt	r8, r6, lsl #12
   116b8:	strtmi	r4, [r2], -lr, asr #16
   116bc:	ldrtmi	r4, [r3], -lr, asr #18
   116c0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   116c4:			; <UNDEFINED> instruction: 0xf7f44479
   116c8:			; <UNDEFINED> instruction: 0x4605fa73
   116cc:			; <UNDEFINED> instruction: 0xf7f24630
   116d0:	bmi	12cc838 <fputs@plt+0x12c8500>
   116d4:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   116d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   116dc:	subsmi	r9, sl, r5, asr #22
   116e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   116e4:			; <UNDEFINED> instruction: 0x4628d178
   116e8:	pop	{r0, r1, r2, r6, ip, sp, pc}
   116ec:	vrecps.f32	q12, <illegal reg q11.5>, q8
   116f0:	addsmi	r5, lr, #-1140850688	; 0xbc000000
   116f4:			; <UNDEFINED> instruction: 0xf644d81d
   116f8:	addsmi	r6, lr, #2080374784	; 0x7c000000
   116fc:	ldrdcs	pc, [r0], -lr
   11700:	bcs	477ec <fputs@plt+0x434b4>
   11704:			; <UNDEFINED> instruction: 0xf04fbf0c
   11708:			; <UNDEFINED> instruction: 0xf0010800
   1170c:			; <UNDEFINED> instruction: 0xf1b80801
   11710:	cmple	r1, r0, lsl #30
   11714:	subsle	r2, sl, r0, lsl #20
   11718:	ldrdlt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   1171c:	movwcs	r4, #5825	; 0x16c1
   11720:			; <UNDEFINED> instruction: 0x462844fb
   11724:	movwls	r4, #13873	; 0x3631
   11728:	ldcl	7, cr15, [ip], {242}	; 0xf2
   1172c:	strmi	r9, [r5], -r3, lsl #22
   11730:	vabd.s8	d14, d29, d31
   11734:	bmi	cd6468 <fputs@plt+0xcd2130>
   11738:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   1173c:	bleq	54db78 <fputs@plt+0x549840>
   11740:	ldrbtmi	r3, [sl], #-776	; 0xfffffcf8
   11744:	stmdbhi	r2, {r0, r1, r4, r6, r8, fp, sp, lr, pc}
   11748:	orrvc	pc, r0, pc, asr #8
   1174c:	andcc	pc, r0, ip, asr #17
   11750:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   11754:			; <UNDEFINED> instruction: 0xf7f28900
   11758:	strbmi	lr, [fp], -r8, lsl #26
   1175c:	strbmi	r4, [r2], -r8, lsr #12
   11760:			; <UNDEFINED> instruction: 0xf7f24631
   11764:	b	164ca6c <fputs@plt+0x1648734>
   11768:	strmi	r0, [r5], -r9, lsl #6
   1176c:	strcs	sp, [r0], -sp, lsl #3
   11770:	strmi	lr, [r8], ip, lsr #15
   11774:			; <UNDEFINED> instruction: 0xb322e777
   11778:	ldrdlt	pc, [ip], pc	; <UNPREDICTABLE>
   1177c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11780:	strbmi	r2, [r1], r1, lsl #6
   11784:			; <UNDEFINED> instruction: 0xe7cc44fb
   11788:			; <UNDEFINED> instruction: 0x465b481a
   1178c:			; <UNDEFINED> instruction: 0x4622491f
   11790:			; <UNDEFINED> instruction: 0xf85a4646
   11794:	ldrbtmi	r0, [r9], #-0
   11798:	blx	2cf770 <fputs@plt+0x2cb438>
   1179c:	ldr	r4, [r5, r5, lsl #12]
   117a0:			; <UNDEFINED> instruction: 0x465b481b
   117a4:			; <UNDEFINED> instruction: 0x4622491b
   117a8:			; <UNDEFINED> instruction: 0xf85a2600
   117ac:	ldrbtmi	r0, [r9], #-0
   117b0:			; <UNDEFINED> instruction: 0xf9fef7f4
   117b4:	str	r4, [r9, r5, lsl #12]
   117b8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   117bc:			; <UNDEFINED> instruction: 0x464b4693
   117c0:	ldrmi	lr, [r3], pc, lsr #15
   117c4:			; <UNDEFINED> instruction: 0xf04f4690
   117c8:	ldrmi	r0, [r3], -r1, lsl #18
   117cc:	ldrmi	lr, [r3], -r9, lsr #15
   117d0:			; <UNDEFINED> instruction: 0xf04f4693
   117d4:	str	r0, [r4, r1, lsl #18]!
   117d8:	bl	bcf7a8 <fputs@plt+0xbcb470>
   117dc:	andeq	r8, r2, lr, lsr #14
   117e0:	muleq	r0, r8, r2
   117e4:	andeq	r8, r2, ip, lsl r7
   117e8:	andeq	r8, r2, r0, asr #3
   117ec:	ldrdeq	r4, [r1], -lr
   117f0:	andeq	r5, r1, r6, ror #10
   117f4:	andeq	r0, r0, r0, asr #4
   117f8:	andeq	r5, r1, r0, asr #10
   117fc:	andeq	r8, r2, r6, ror #12
   11800:	andeq	r5, r1, r8, lsr #9
   11804:	muleq	r1, lr, r4
   11808:	andeq	r5, r1, r4, lsr r4
   1180c:	muleq	r1, r2, r4
   11810:	andeq	r0, r0, ip, asr #4
   11814:	andeq	r5, r1, r6, asr #8
   11818:	ldrbmi	r2, [r0, -r0]!
   1181c:	strmi	r2, [r2], -r0, lsl #2
   11820:			; <UNDEFINED> instruction: 0xf7f24608
   11824:	svclt	0x0000bc25
   11828:	bcs	ffc4fb70 <fputs@plt+0xffc4b838>
   1182c:	mvnsmi	lr, sp, lsr #18
   11830:	strmi	r2, [r0], r0, lsl #12
   11834:	ldrtmi	r4, [r7], -r5, lsl #12
   11838:	ands	fp, lr, r2, lsr #18
   1183c:	ldrcc	r3, [ip, #-1537]	; 0xfffff9ff
   11840:	andsle	r4, sl, #1610612745	; 0x60000009
   11844:	blcs	6b8f8 <fputs@plt+0x675c0>
   11848:	stmiavs	r8!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1184c:	rscsle	r2, r5, r0, lsl #16
   11850:	stccc	8, cr6, [r1], {236}	; 0xec
   11854:			; <UNDEFINED> instruction: 0xf850d408
   11858:			; <UNDEFINED> instruction: 0xf7f20024
   1185c:	stmiavs	r8!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   11860:	eorvc	pc, r4, r0, asr #16
   11864:	rscsle	r3, r6, #256	; 0x100
   11868:	bl	fe2cf838 <fputs@plt+0xfe2cb500>
   1186c:			; <UNDEFINED> instruction: 0xf8d860af
   11870:			; <UNDEFINED> instruction: 0x36012af0
   11874:	addsmi	r3, r6, #28, 10	; 0x7000000
   11878:			; <UNDEFINED> instruction: 0xf8d8d3e4
   1187c:			; <UNDEFINED> instruction: 0xf7f20af8
   11880:	strbmi	lr, [r0], -r0, lsl #23
   11884:	ldrhmi	lr, [r0, #141]!	; 0x8d
   11888:	bllt	1e4f858 <fputs@plt+0x1e4b520>
   1188c:	svcmi	0x00f0e92d
   11890:	cfldr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
   11894:	sbfxpl	pc, pc, #17, #5
   11898:	andls	r4, fp, r4, lsl #12
   1189c:			; <UNDEFINED> instruction: 0xf8df2600
   118a0:	ldrbtmi	r0, [sp], #-1952	; 0xfffff860
   118a4:	stmdapl	r8!, {r1, r2, r8, ip, pc}
   118a8:	addsls	r6, r1, r0, lsl #16
   118ac:	andeq	pc, r0, pc, asr #32
   118b0:	strmi	r6, [r8], -r6, lsr #32
   118b4:	movwls	r9, #49674	; 0xc20a
   118b8:	bl	ffdcf888 <fputs@plt+0xffdcb550>
   118bc:	andcc	r4, r1, r4, lsl #12
   118c0:	bl	ff14f890 <fputs@plt+0xff14b558>
   118c4:			; <UNDEFINED> instruction: 0xf0002800
   118c8:	andvc	r8, r6, lr, lsl #7
   118cc:			; <UNDEFINED> instruction: 0xf6404605
   118d0:	andcs	r3, r1, r8, lsl #2
   118d4:	stcl	7, cr15, [r2], {242}	; 0xf2
   118d8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   118dc:	orrhi	pc, r6, #0
   118e0:	bmi	ffd4fbe8 <fputs@plt+0xffd4b8b0>
   118e4:	bleq	8da28 <fputs@plt+0x896f0>
   118e8:			; <UNDEFINED> instruction: 0xf8df9c06
   118ec:			; <UNDEFINED> instruction: 0x96043758
   118f0:			; <UNDEFINED> instruction: 0xf8c0447b
   118f4:			; <UNDEFINED> instruction: 0xf8cd5af8
   118f8:	movwls	fp, #53268	; 0xd014
   118fc:	blcs	2f990 <fputs@plt+0x2b658>
   11900:	mvnshi	pc, r0
   11904:	bcs	3811c <fputs@plt+0x33de4>
   11908:	orrhi	pc, sp, #64	; 0x40
   1190c:			; <UNDEFINED> instruction: 0xf8d92b7b
   11910:	svclt	0x00048af8
   11914:	andslt	pc, ip, sp, asr #17
   11918:	bpl	ffc4fc84 <fputs@plt+0xffc4b94c>
   1191c:	sbchi	pc, r5, r0
   11920:	blcs	16f9538 <fputs@plt+0x16f5200>
   11924:			; <UNDEFINED> instruction: 0xf003d047
   11928:	bcs	17524ac <fputs@plt+0x174e174>
   1192c:	cmphi	r9, r0	; <UNPREDICTABLE>
   11930:			; <UNDEFINED> instruction: 0xf1042b5c
   11934:			; <UNDEFINED> instruction: 0xf10b0101
   11938:	eorsle	r0, r0, r1
   1193c:	strcc	r7, [r1, -r3, lsr #16]
   11940:	strmi	r4, [ip], -r3, lsl #13
   11944:	blcc	8f96c <fputs@plt+0x8b634>
   11948:	blcs	2f9dc <fputs@plt+0x2b6a4>
   1194c:	blcs	1f015b4 <fputs@plt+0x1efd27c>
   11950:	svccs	0x0000d1e7
   11954:	stmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   11958:	bpl	ffc4fcc4 <fputs@plt+0xffc4b98c>
   1195c:			; <UNDEFINED> instruction: 0xf0002b5b
   11960:	blcs	1ef1d8c <fputs@plt+0x1eeda54>
   11964:	smladls	r4, r8, pc, fp	; <UNPREDICTABLE>
   11968:	addshi	pc, fp, r0
   1196c:			; <UNDEFINED> instruction: 0xf8c93501
   11970:	vstmdbcs	r3!, {s11-s250}
   11974:			; <UNDEFINED> instruction: 0xf8dfd9c2
   11978:			; <UNDEFINED> instruction: 0xf8c936d0
   1197c:	ldrbtmi	fp, [fp], #-2820	; 0xfffff4fc
   11980:	blcc	4fcac <fputs@plt+0x4b974>
   11984:	blcs	385bc <fputs@plt+0x34284>
   11988:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
   1198c:	movwls	r2, #17155	; 0x4303
   11990:			; <UNDEFINED> instruction: 0xf7ff4648
   11994:	bls	2d16c0 <fputs@plt+0x2cd388>
   11998:	andsvs	r2, r3, r1, lsl #6
   1199c:	stmdavc	r3!, {r0, r4, r5, r7, r8, sp, lr, pc}^
   119a0:	eoreq	pc, r0, #35	; 0x23
   119a4:			; <UNDEFINED> instruction: 0xf0123a5b
   119a8:	svclt	0x00040ffd
   119ac:			; <UNDEFINED> instruction: 0xf10b1ca1
   119b0:	sbcle	r0, r4, r2
   119b4:			; <UNDEFINED> instruction: 0xf1c4e7c2
   119b8:	strtmi	r0, [r2], r2, lsl #2
   119bc:	movwcs	r4, #1602	; 0x642
   119c0:	ldrtmi	r4, [r0], r8, lsl #12
   119c4:	strmi	r4, [r4], -r1, lsr #12
   119c8:	streq	lr, [sl], -r4, lsl #22
   119cc:	svcpl	0x0001f81a
   119d0:	smlabtcc	r8, sp, r9, lr
   119d4:	strtmi	r9, [r8], -r7, lsl #4
   119d8:	blx	cd9e4 <fputs@plt+0xc96ac>
   119dc:	movwcs	lr, #31197	; 0x79dd
   119e0:	stmdacs	r0, {r0, r3, r8, fp, ip, pc}
   119e4:	stfcsd	f5, [r5, #-960]!	; 0xfffffc40
   119e8:	stccs	15, cr11, [lr, #-96]!	; 0xffffffa0
   119ec:	ldccs	0, cr13, [sl, #-944]!	; 0xfffffc50
   119f0:	movwcc	sp, #4403	; 0x1133
   119f4:			; <UNDEFINED> instruction: 0xf04fe7e8
   119f8:			; <UNDEFINED> instruction: 0xf8880a00
   119fc:			; <UNDEFINED> instruction: 0xf8d9a000
   11a00:	andscs	r5, ip, #240, 20	; 0xf0000
   11a04:	bne	ffe4fd70 <fputs@plt+0xffe4ba38>
   11a08:			; <UNDEFINED> instruction: 0xf04f2301
   11a0c:	strdcs	r3, [r4], -pc	; <UNPREDICTABLE>
   11a10:	vqdmulh.s<illegal width 8>	d15, d5, d2
   11a14:	bl	275e38 <fputs@plt+0x271b00>
   11a18:			; <UNDEFINED> instruction: 0xf8490802
   11a1c:	stmib	r8, {r1, ip, sp}^
   11a20:			; <UNDEFINED> instruction: 0xf8c83a03
   11a24:			; <UNDEFINED> instruction: 0xf7f2c004
   11a28:	stmdbls	r7, {r1, r4, r8, r9, fp, sp, lr, pc}
   11a2c:	andeq	pc, r8, r8, asr #17
   11a30:			; <UNDEFINED> instruction: 0xf0002800
   11a34:	stmib	sp, {r0, r2, r3, r6, r7, r9, pc}^
   11a38:	ldclne	0, cr1, [r8], #-28	; 0xffffffe4
   11a3c:	bl	1cfa0c <fputs@plt+0x1cb6d4>
   11a40:	stmdbls	r7, {r3, r8, r9, fp, ip, pc}
   11a44:	andsvs	r4, r8, r0, lsl #13
   11a48:			; <UNDEFINED> instruction: 0xf0002800
   11a4c:			; <UNDEFINED> instruction: 0x463a82b8
   11a50:	b	fea4fa20 <fputs@plt+0xfea4b6e8>
   11a54:	andge	pc, r7, r8, lsl #16
   11a58:	ldclcs	7, cr14, [sp, #-544]	; 0xfffffde0
   11a5c:			; <UNDEFINED> instruction: 0x460c46b2
   11a60:	ldrmi	r4, [r0], r6, asr #12
   11a64:	stmdavc	fp, {r1, r2, r3, ip, lr, pc}^
   11a68:			; <UNDEFINED> instruction: 0xf47f2b5d
   11a6c:			; <UNDEFINED> instruction: 0xf04faf72
   11a70:	strtmi	r0, [r1], -r2, lsl #20
   11a74:	ldrbmi	r4, [r2], -r0, asr #12
   11a78:			; <UNDEFINED> instruction: 0xf7f24457
   11a7c:	ldrbmi	lr, [r4], #-2708	; 0xfffff56c
   11a80:			; <UNDEFINED> instruction: 0xe76144d0
   11a84:	stmdble	r4, {r0, r8, r9, fp, sp}
   11a88:	svceq	0x0000f1ba
   11a8c:	svcge	0x0061f43f
   11a90:	stmdavc	fp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   11a94:	rscle	r2, sl, sp, asr fp
   11a98:	svceq	0x0000f1ba
   11a9c:	svcge	0x0059f43f
   11aa0:			; <UNDEFINED> instruction: 0xf8d9e7e7
   11aa4:			; <UNDEFINED> instruction: 0xf8cd8af8
   11aa8:	tstcs	ip, #28
   11aac:	blx	deaba <fputs@plt+0xda782>
   11ab0:			; <UNDEFINED> instruction: 0xf10bf305
   11ab4:			; <UNDEFINED> instruction: 0xf1060b01
   11ab8:	strtmi	r0, [r5], -r1, lsl #20
   11abc:	bl	259ec8 <fputs@plt+0x255b90>
   11ac0:	ldrmi	r0, [r7], -r3, lsl #4
   11ac4:	andne	pc, r3, r9, asr #16
   11ac8:	subsvs	r2, r6, r0, lsl #2
   11acc:	smlabtne	r3, r2, r9, lr
   11ad0:	stmdavc	fp!, {r0, r4, r7, sp, lr}
   11ad4:	stmdale	r7, {r0, r2, r3, r4, r5, r6, r8, r9, fp, sp}^
   11ad8:	ldmdble	r7, {r1, r3, r4, r6, r8, r9, fp, sp}
   11adc:	subseq	pc, fp, #-1073741784	; 0xc0000028
   11ae0:	stmdale	r1, {r1, r5, r9, fp, sp}^
   11ae4:			; <UNDEFINED> instruction: 0xf002e8df
   11ae8:	ldrsbtmi	ip, [r8], r1
   11aec:	submi	r4, r0, r0, asr #32
   11af0:	submi	r4, r0, r0, asr #32
   11af4:	submi	r4, r0, r0, asr #32
   11af8:	submi	r4, r0, r0, asr #32
   11afc:	submi	r4, r0, r0, asr #32
   11b00:	submi	r4, r0, r0, asr #32
   11b04:	submi	r4, r0, r0, asr #32
   11b08:	ldrsbeq	r4, [r9], r1
   11b0c:			; <UNDEFINED> instruction: 0xf0002b00
   11b10:	blcs	b31f38 <fputs@plt+0xb2dc00>
   11b14:	movwcs	sp, #296	; 0x128
   11b18:	andcc	pc, r0, r8, lsl #17
   11b1c:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr}
   11b20:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   11b24:	strdcc	r6, [r1, -r9]
   11b28:			; <UNDEFINED> instruction: 0xf7f20089
   11b2c:	strmi	lr, [r0], r4, lsr #23
   11b30:			; <UNDEFINED> instruction: 0xf0002800
   11b34:	adcsvs	r8, r8, ip, ror #4
   11b38:	beq	ffe4fea4 <fputs@plt+0xffe4bb6c>
   11b3c:			; <UNDEFINED> instruction: 0xf7f268fe
   11b40:			; <UNDEFINED> instruction: 0xf848eaae
   11b44:	stmdacs	r0, {r1, r2, r5}
   11b48:	subshi	pc, r6, #0
   11b4c:	rscsvs	r3, lr, r1, lsl #12
   11b50:	blcc	8fbac <fputs@plt+0x8b874>
   11b54:			; <UNDEFINED> instruction: 0xf0002b7d
   11b58:	stmdavc	fp!, {r2, r5, r6, r8, pc}
   11b5c:	bleq	8df90 <fputs@plt+0x89c58>
   11b60:	bhi	ffe4fecc <fputs@plt+0xffe4bb94>
   11b64:	ldmible	r7!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   11b68:			; <UNDEFINED> instruction: 0xf10b3501
   11b6c:			; <UNDEFINED> instruction: 0xf8080b01
   11b70:	str	r3, [lr, r1, lsl #22]!
   11b74:			; <UNDEFINED> instruction: 0xf10b231c
   11b78:	blx	d4786 <fputs@plt+0xd044e>
   11b7c:			; <UNDEFINED> instruction: 0x1c73fa05
   11b80:	stclne	3, cr9, [r3], #-28	; 0xffffffe4
   11b84:	bl	27679c <fputs@plt+0x272464>
   11b88:			; <UNDEFINED> instruction: 0xf8c8080a
   11b8c:	stmdavc	r0!, {r2, sp, lr}^
   11b90:			; <UNDEFINED> instruction: 0xf95ef001
   11b94:	rsbsle	r2, fp, r0, lsl #16
   11b98:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   11b9c:	ldrteq	pc, [sp], -sp, lsl #2	; <UNPREDICTABLE>
   11ba0:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   11ba4:			; <UNDEFINED> instruction: 0xf10d2202
   11ba8:			; <UNDEFINED> instruction: 0xf849083f
   11bac:	ldrbtmi	r2, [r9], #-10
   11bb0:	ldrtmi	r1, [r2], -r0, ror #24
   11bb4:	andhi	pc, r0, sp, asr #17
   11bb8:			; <UNDEFINED> instruction: 0xf7f29308
   11bbc:	blls	24bed4 <fputs@plt+0x247b9c>
   11bc0:			; <UNDEFINED> instruction: 0xf0002803
   11bc4:			; <UNDEFINED> instruction: 0xf8df80d4
   11bc8:			; <UNDEFINED> instruction: 0xf8c93488
   11bcc:	ldrbtmi	fp, [fp], #-2820	; 0xfffff4fc
   11bd0:	blcc	4fefc <fputs@plt+0x4bbc4>
   11bd4:	movwcs	r9, #15364	; 0x3c04
   11bd8:			; <UNDEFINED> instruction: 0xf8d99e07
   11bdc:	movwls	r5, #19184	; 0x4af0
   11be0:			; <UNDEFINED> instruction: 0xf8dfe6c4
   11be4:			; <UNDEFINED> instruction: 0xf8c93470
   11be8:	ldrbtmi	fp, [fp], #-2820	; 0xfffff4fc
   11bec:	blcc	4ff18 <fputs@plt+0x4bbe0>
   11bf0:	blcs	38828 <fputs@plt+0x344f0>
   11bf4:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   11bf8:	blcc	4ff64 <fputs@plt+0x4bc2c>
   11bfc:	andls	r2, r4, #805306368	; 0x30000000
   11c00:	blcs	14ff6c <fputs@plt+0x14bc34>
   11c04:			; <UNDEFINED> instruction: 0xf0402a00
   11c08:			; <UNDEFINED> instruction: 0xf8df8113
   11c0c:	stmdals	ip, {r2, r3, r6, sl, ip}
   11c10:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   11c14:	bl	a4fbe4 <fputs@plt+0xa4b8ac>
   11c18:	adcmi	lr, ip, #195035136	; 0xba00000
   11c1c:	cmnhi	sp, r0	; <UNPREDICTABLE>
   11c20:	strdcc	r6, [r1, -r9]
   11c24:	adchi	pc, r1, r0
   11c28:	blx	f8846 <fputs@plt+0xf450e>
   11c2c:	ldrtmi	pc, [r0], -r1, lsl #12	; <UNPREDICTABLE>
   11c30:			; <UNDEFINED> instruction: 0xf93ef001
   11c34:	addsmi	r9, r8, #5120	; 0x1400
   11c38:	rscshi	pc, r8, r0
   11c3c:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   11c40:			; <UNDEFINED> instruction: 0xf8d92200
   11c44:			; <UNDEFINED> instruction: 0x46565af0
   11c48:			; <UNDEFINED> instruction: 0xf8c9447b
   11c4c:			; <UNDEFINED> instruction: 0xf8c92b04
   11c50:	andcs	r3, r3, #0, 22
   11c54:	str	r9, [r9], r4, lsl #4
   11c58:	strcc	pc, [r4], #-2271	; 0xfffff721
   11c5c:	andcs	r4, r3, #2063597568	; 0x7b000000
   11c60:	bpl	ffc4ffcc <fputs@plt+0xffc4bc94>
   11c64:			; <UNDEFINED> instruction: 0xf8c94656
   11c68:	andls	fp, r4, #4, 22	; 0x1000
   11c6c:	blcc	4ff98 <fputs@plt+0x4bc60>
   11c70:			; <UNDEFINED> instruction: 0x462ae67c
   11c74:	andeq	pc, r1, fp, lsl #2
   11c78:	svcne	0x0001f812
   11c7c:	subsle	r2, sp, r0, lsl #18
   11c80:			; <UNDEFINED> instruction: 0xf10b3502
   11c84:	strmi	r0, [fp], -r2, lsl #22
   11c88:	blmi	ffdcba54 <fputs@plt+0xffdc771c>
   11c8c:			; <UNDEFINED> instruction: 0xe7e6447b
   11c90:			; <UNDEFINED> instruction: 0xf0017860
   11c94:	stmdacs	r0, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
   11c98:	adcshi	pc, r6, r0
   11c9c:			; <UNDEFINED> instruction: 0xf8492303
   11ca0:			; <UNDEFINED> instruction: 0xf8c8300a
   11ca4:	stmdavc	r0!, {r4, ip, sp, lr}^
   11ca8:			; <UNDEFINED> instruction: 0xf0002830
   11cac:			; <UNDEFINED> instruction: 0xf7f2809f
   11cb0:			; <UNDEFINED> instruction: 0xf10de91e
   11cb4:	movwcs	r0, #2624	; 0xa40
   11cb8:	ldrbmi	r2, [r1], -sl, lsl #4
   11cbc:	andvs	r4, r3, r7, lsl #12
   11cc0:			; <UNDEFINED> instruction: 0xf7f29804
   11cc4:	ldmdavs	sl!, {r6, r7, fp, sp, lr, pc}
   11cc8:	stmdblt	r2, {r1, r2, r9, sl, lr}^
   11ccc:	ldrdne	pc, [r0], -sl
   11cd0:	addmi	r9, fp, #4, 22	; 0x1000
   11cd4:	stmdavc	fp, {r0, r1, ip, lr, pc}
   11cd8:			; <UNDEFINED> instruction: 0xf0002b2d
   11cdc:	blmi	ff8b1fd0 <fputs@plt+0xff8adc98>
   11ce0:	bllt	15000c <fputs@plt+0x14bcd4>
   11ce4:			; <UNDEFINED> instruction: 0xf8c9447b
   11ce8:	ldrb	r3, [r3, -r0, lsl #22]!
   11cec:	blcs	38904 <fputs@plt+0x345cc>
   11cf0:	orrshi	pc, r9, r0, asr #32
   11cf4:	ldrmi	r9, [sl], -sl, lsl #22
   11cf8:	andsvs	r9, r3, r5, lsl #22
   11cfc:			; <UNDEFINED> instruction: 0xf8c39b0b
   11d00:	bmi	ff6b5d08 <fputs@plt+0xff6b19d0>
   11d04:	ldrbtmi	r4, [sl], #-3022	; 0xfffff432
   11d08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d0c:			; <UNDEFINED> instruction: 0x405a9b91
   11d10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11d14:	msrhi	SPSR_sc, r0, asr #32
   11d18:			; <UNDEFINED> instruction: 0xf50d9804
   11d1c:	pop	{r0, r1, r4, r8, sl, fp, ip, sp, lr}
   11d20:	bls	1f5ce8 <fputs@plt+0x1f19b0>
   11d24:	blmi	ff4a3684 <fputs@plt+0xff49f34c>
   11d28:	bpl	ffc50094 <fputs@plt+0xffc4bd5c>
   11d2c:			; <UNDEFINED> instruction: 0xf8c9447b
   11d30:			; <UNDEFINED> instruction: 0xf8c92b04
   11d34:	andcs	r3, r3, #0, 22
   11d38:	ldr	r9, [r7], -r4, lsl #4
   11d3c:	ldrmi	r4, [r5], -r3, lsl #13
   11d40:	andcs	lr, r4, r5, lsl r7
   11d44:	stmib	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d48:	adcsvs	r4, r8, r0, lsl #13
   11d4c:			; <UNDEFINED> instruction: 0xf47f2800
   11d50:	blmi	ff23d924 <fputs@plt+0xff2395ec>
   11d54:			; <UNDEFINED> instruction: 0xf8d9221b
   11d58:			; <UNDEFINED> instruction: 0x46565af0
   11d5c:			; <UNDEFINED> instruction: 0xf8c9447b
   11d60:	andls	r0, r4, #4, 22	; 0x1000
   11d64:	blcc	50090 <fputs@plt+0x4bd58>
   11d68:	tstls	r5, r0, lsl #12
   11d6c:			; <UNDEFINED> instruction: 0xf898e6d3
   11d70:	bcs	e99d78 <fputs@plt+0xe95a40>
   11d74:	addshi	pc, pc, r0
   11d78:			; <UNDEFINED> instruction: 0xf47f2a5d
   11d7c:	ldmdavc	r2!, {r2, r5, r8, r9, sl, fp, sp, pc}
   11d80:	ldmdavc	fp, {r0, r2, sl, ip, sp}
   11d84:	addsmi	r9, r3, #4, 18	; 0x10000
   11d88:	smlatbeq	r1, r4, fp, lr
   11d8c:			; <UNDEFINED> instruction: 0xf000448b
   11d90:	smlabtcs	r1, r2, r0, r8
   11d94:	addsmi	r4, r3, #8, 12	; 0x800000
   11d98:	svcge	0x0015f4ff
   11d9c:	svccs	0x00191a9f
   11da0:			; <UNDEFINED> instruction: 0x2600bfd4
   11da4:	adcsmi	r2, r8, #1048576	; 0x100000
   11da8:	shadd8mi	fp, r0, r4
   11dac:	andeq	pc, r1, r6, asr #32
   11db0:			; <UNDEFINED> instruction: 0xf47f2800
   11db4:	andscs	sl, ip, r8, lsl #30
   11db8:	strls	pc, [r5, #-2816]	; 0xfffff500
   11dbc:	smlalvs	r1, r9, r8, sl
   11dc0:	adcvc	r7, sl, #-1610612734	; 0xa0000002
   11dc4:			; <UNDEFINED> instruction: 0xf001726b
   11dc8:	mcrrne	9, 10, pc, r1, cr15	; <UNPREDICTABLE>
   11dcc:	cdpls	0, 0, cr13, cr5, cr10, {3}
   11dd0:			; <UNDEFINED> instruction: 0xf501fb06
   11dd4:			; <UNDEFINED> instruction: 0xf0014628
   11dd8:	adcsmi	pc, r0, #7012352	; 0x6b0000
   11ddc:	blmi	fe9c5f88 <fputs@plt+0xfe9c1c50>
   11de0:	bllt	15010c <fputs@plt+0x14bdd4>
   11de4:			; <UNDEFINED> instruction: 0xf8c9447b
   11de8:	ldrbt	r3, [r3], r0, lsl #22
   11dec:	and	r9, r6, r4, lsl #24
   11df0:			; <UNDEFINED> instruction: 0x3010f8d8
   11df4:			; <UNDEFINED> instruction: 0xf8c83301
   11df8:			; <UNDEFINED> instruction: 0xf8143010
   11dfc:			; <UNDEFINED> instruction: 0xf0000f01
   11e00:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11e04:	smmlsr	r2, r4, r1, sp
   11e08:	andcs	r4, r3, #156, 22	; 0x27000
   11e0c:	ldrbtmi	r9, [fp], #-3076	; 0xfffff3fc
   11e10:			; <UNDEFINED> instruction: 0xf8d99e07
   11e14:			; <UNDEFINED> instruction: 0xf8c95af0
   11e18:	andls	fp, r4, #4, 22	; 0x1000
   11e1c:	blcc	50148 <fputs@plt+0x4be10>
   11e20:	strtmi	lr, [ip], -r4, lsr #11
   11e24:			; <UNDEFINED> instruction: 0xf8d94656
   11e28:	ldr	r5, [pc, #2800]	; 12920 <fputs@plt+0xe5e8>
   11e2c:	ldrbt	r9, [r2], -r5, lsl #12
   11e30:	ldcge	8, cr9, [r1], {6}
   11e34:	ldmibmi	r2, {r9, ip, pc}
   11e38:	cdpne	0, 5, cr9, cr0, cr1, {0}
   11e3c:	ldrbtmi	r4, [r9], #-2705	; 0xfffff56f
   11e40:	strtmi	r9, [r0], -r2
   11e44:	ldrbtmi	r9, [sl], #-259	; 0xfffffefd
   11e48:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   11e4c:	stmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11e50:	ldrb	r4, [sl], r3, lsr #12
   11e54:			; <UNDEFINED> instruction: 0xf101784b
   11e58:	ldmdblt	fp, {r0, fp}
   11e5c:			; <UNDEFINED> instruction: 0xf818e007
   11e60:			; <UNDEFINED> instruction: 0xb1233f01
   11e64:	svclt	0x00182b09
   11e68:	rscsle	r2, r8, r0, lsr #22
   11e6c:			; <UNDEFINED> instruction: 0x4610461a
   11e70:			; <UNDEFINED> instruction: 0xffaaf000
   11e74:	movwcs	fp, #384	; 0x180
   11e78:	eorsvs	r2, fp, sl, lsl #4
   11e7c:			; <UNDEFINED> instruction: 0x46404651
   11e80:	svc	0x00e0f7f1
   11e84:			; <UNDEFINED> instruction: 0x4603683a
   11e88:			; <UNDEFINED> instruction: 0xf8dab932
   11e8c:	stmdavc	r2!, {lr}
   11e90:	rsble	r2, sp, sl, lsr sl
   11e94:	suble	r2, r3, sp, asr sl
   11e98:	bl	fea38ab0 <fputs@plt+0xfea34778>
   11e9c:	strbmi	r0, [r3], #2051	; 0x803
   11ea0:			; <UNDEFINED> instruction: 0x4629e71d
   11ea4:	movwcs	r9, #261	; 0x105
   11ea8:			; <UNDEFINED> instruction: 0xf8d99e07
   11eac:	movwls	r5, #19184	; 0x4af0
   11eb0:	strls	lr, [r5, #-1372]	; 0xfffffaa4
   11eb4:			; <UNDEFINED> instruction: 0xf7f2e7f7
   11eb8:			; <UNDEFINED> instruction: 0xf104e81a
   11ebc:			; <UNDEFINED> instruction: 0xf10d0805
   11ec0:	andcs	r0, sl, #64, 20	; 0x40000
   11ec4:			; <UNDEFINED> instruction: 0x46044651
   11ec8:	eorvs	r4, r7, r0, asr #12
   11ecc:	svc	0x00baf7f1
   11ed0:	bcs	2bf60 <fputs@plt+0x27c28>
   11ed4:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   11ed8:	ldrdmi	pc, [r0], -sl
   11edc:			; <UNDEFINED> instruction: 0xf43f45a0
   11ee0:	stmdavc	r2!, {r1, r4, r5, r6, r9, sl, fp, sp, pc}
   11ee4:	bcs	1778b0c <fputs@plt+0x17747d4>
   11ee8:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   11eec:	strcc	r9, [r1], #-2564	; 0xfffff5fc
   11ef0:	bl	fe91bef8 <fputs@plt+0xfe917bc0>
   11ef4:	ldrmi	r0, [r3], #514	; 0x202
   11ef8:	mcrge	4, 3, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   11efc:			; <UNDEFINED> instruction: 0xf6ff4601
   11f00:	ldmdavc	r2!, {r1, r5, r6, r9, sl, fp, sp, pc}
   11f04:	addsmi	r7, sl, #1769472	; 0x1b0000
   11f08:	svcge	0x0045f47f
   11f0c:			; <UNDEFINED> instruction: 0xf47f2801
   11f10:	tstcs	r1, sl, asr lr
   11f14:	ldrmi	lr, [sl], -pc, asr #14
   11f18:	blmi	170bf0c <fputs@plt+0x1707bd4>
   11f1c:			; <UNDEFINED> instruction: 0xe69e447b
   11f20:	strcc	r9, [r1], #-2564	; 0xfffff5fc
   11f24:	bne	fe89a330 <fputs@plt+0xfe895ff8>
   11f28:	addsmi	r4, lr, #-1828716544	; 0x93000000
   11f2c:			; <UNDEFINED> instruction: 0xf63fd005
   11f30:	blne	fe6bda90 <fputs@plt+0xfe6b9758>
   11f34:			; <UNDEFINED> instruction: 0xf4ff428a
   11f38:	andscs	sl, ip, #3360	; 0xd20
   11f3c:	blx	98da6 <fputs@plt+0x94a6e>
   11f40:			; <UNDEFINED> instruction: 0x61a99505
   11f44:	cmnvs	lr, lr, lsr #1
   11f48:			; <UNDEFINED> instruction: 0xf00060eb
   11f4c:	mcrrne	15, 11, pc, r1, cr1	; <UNPREDICTABLE>
   11f50:	cdpls	0, 0, cr13, cr5, cr8, {5}
   11f54:			; <UNDEFINED> instruction: 0xf501fb06
   11f58:			; <UNDEFINED> instruction: 0xf0004628
   11f5c:	adcsmi	pc, r0, #676	; 0x2a4
   11f60:	blmi	12c61e4 <fputs@plt+0x12c1eac>
   11f64:	bllt	150290 <fputs@plt+0x14bf58>
   11f68:			; <UNDEFINED> instruction: 0xf8c9447b
   11f6c:	ldrt	r3, [r1], -r0, lsl #22
   11f70:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   11f74:	ldrbmi	r2, [r1], -sl, lsl #4
   11f78:	strbmi	r9, [r0], -r8
   11f7c:	svc	0x0062f7f1
   11f80:			; <UNDEFINED> instruction: 0x4601683a
   11f84:	orrle	r2, r7, r0, lsl #20
   11f88:	ldrdmi	pc, [r0], -sl
   11f8c:	addle	r2, r3, r0, lsl #24
   11f90:	blls	230020 <fputs@plt+0x22bce8>
   11f94:			; <UNDEFINED> instruction: 0xf47f2a5d
   11f98:	bls	13dd9c <fputs@plt+0x139a64>
   11f9c:	bne	fe89efa8 <fputs@plt+0xfe89ac70>
   11fa0:	stmdacs	r0, {r0, r1, r4, r7, sl, lr}
   11fa4:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
   11fa8:	stmdacs	r1, {r1, r4, r5, r6, r7, r9, fp, ip}
   11fac:			; <UNDEFINED> instruction: 0xf282fab2
   11fb0:	subsne	lr, r2, #323584	; 0x4f000
   11fb4:	andcs	fp, r0, #8, 30
   11fb8:	adcsle	r2, r6, r0, lsl #20
   11fbc:	blmi	d4ba00 <fputs@plt+0xd476c8>
   11fc0:			; <UNDEFINED> instruction: 0xf8c9221b
   11fc4:	ldrbtmi	r0, [fp], #-2820	; 0xfffff4fc
   11fc8:			; <UNDEFINED> instruction: 0xf8c99204
   11fcc:	strb	r3, [sp], #2816	; 0xb00
   11fd0:	tstcs	fp, #48, 20	; 0x30000
   11fd4:	bleq	150300 <fputs@plt+0x14bfc8>
   11fd8:	movwls	r4, #17530	; 0x447a
   11fdc:	blcs	50308 <fputs@plt+0x4bfd0>
   11fe0:			; <UNDEFINED> instruction: 0xf7f1e4c4
   11fe4:	tstcs	fp, #42, 30	; 0xa8
   11fe8:	str	r9, [sl], r4, lsl #6
   11fec:	tstcs	fp, #40, 12	; 0x2800000
   11ff0:			; <UNDEFINED> instruction: 0xf7f19304
   11ff4:	str	lr, [r4], r6, asr #31
   11ff8:	ldrbmi	r9, [r6], -sp, lsl #22
   11ffc:	bpl	ffc50368 <fputs@plt+0xffc4c030>
   12000:	bleq	15032c <fputs@plt+0x14bff4>
   12004:	blcc	50330 <fputs@plt+0x4bff8>
   12008:	movwls	r2, #17179	; 0x431b
   1200c:	blmi	8cb2cc <fputs@plt+0x8c6f94>
   12010:			; <UNDEFINED> instruction: 0xf8d9221b
   12014:			; <UNDEFINED> instruction: 0x46565af0
   12018:			; <UNDEFINED> instruction: 0xf8c9447b
   1201c:	andls	r0, r4, #4, 22	; 0x1000
   12020:	blcc	5034c <fputs@plt+0x4c014>
   12024:	blls	34b2b4 <fputs@plt+0x346f7c>
   12028:			; <UNDEFINED> instruction: 0xf43f2b00
   1202c:			; <UNDEFINED> instruction: 0xf8d9acb1
   12030:	blcs	20c38 <fputs@plt+0x1c900>
   12034:	cfstrsge	mvf15, [ip], #252	; 0xfc
   12038:	svclt	0x0000e5e2
   1203c:	muleq	r2, sl, r4
   12040:	muleq	r0, r8, r2
   12044:	andeq	r7, r0, r8, lsl #12
   12048:	strdeq	r5, [r1], -r6
   1204c:	muleq	r1, sl, r6
   12050:	andeq	r5, r1, r2, lsl #13
   12054:	ldrdeq	r5, [r1], -r6
   12058:	strdeq	r4, [r1], -r6
   1205c:	ldrdeq	r5, [r1], -r4
   12060:	ldrdeq	r5, [r1], -r0
   12064:	andeq	r5, r1, r4, ror #10
   12068:	andeq	r5, r1, ip, ror #10
   1206c:	andeq	r8, r2, r6, lsr r0
   12070:			; <UNDEFINED> instruction: 0x000154b4
   12074:	muleq	r0, ip, r1
   12078:	andeq	r5, r1, r8, lsr r4
   1207c:	andeq	r5, r1, lr, asr #8
   12080:	andeq	r3, r1, sl, lsr r0
   12084:	andeq	r5, r1, lr, lsr r4
   12088:	andeq	r5, r1, r4, ror #5
   1208c:			; <UNDEFINED> instruction: 0x000152b4
   12090:	andeq	r6, r0, r2, lsr pc
   12094:	andeq	r6, r0, r0, lsr #30
   12098:	andeq	r6, r0, r0, ror #29
   1209c:			; <UNDEFINED> instruction: 0xf7ffb108
   120a0:	ldrbmi	fp, [r0, -r3, asr #23]!
   120a4:	svcmi	0x00f0e92d
   120a8:			; <UNDEFINED> instruction: 0xf8d12200
   120ac:	strdlt	r5, [r5], r4
   120b0:	bvs	ffe503fc <fputs@plt+0xffe4c0c4>
   120b4:	andvs	r4, r2, ip, lsl #12
   120b8:			; <UNDEFINED> instruction: 0xf8913501
   120bc:			; <UNDEFINED> instruction: 0x46073afc
   120c0:	b	ffc5040c <fputs@plt+0xffc4c0d4>
   120c4:			; <UNDEFINED> instruction: 0xf1beb1c3
   120c8:	subsle	r0, r0, r0, lsl #30
   120cc:			; <UNDEFINED> instruction: 0x4694231c
   120d0:	movwne	pc, #60163	; 0xeb03	; <UNPREDICTABLE>
   120d4:			; <UNDEFINED> instruction: 0xf8534690
   120d8:	stmdbcs	r2, {r2, r3, r4, sl, fp, ip}
   120dc:	addhi	pc, lr, r0
   120e0:	rsbsle	r2, fp, r3, lsl #18
   120e4:	rsble	r2, r9, r1, lsl #18
   120e8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
   120ec:	mrc	7, 7, APSR_nzcv, cr8, cr1, {7}
   120f0:	andlt	r2, r5, r2
   120f4:	svchi	0x00f0e8bd
   120f8:			; <UNDEFINED> instruction: 0xf8812301
   120fc:			; <UNDEFINED> instruction: 0xf1be3afc
   12100:	eorle	r0, sp, r0, lsl #30
   12104:	teqlt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   12108:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1210c:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
   12110:	ldrbtmi	r4, [fp], #1696	; 0x6a0
   12114:	ldrbtmi	r9, [sl], #1795	; 0x703
   12118:	ldrdne	pc, [r0], -r8
   1211c:	andle	r2, fp, r2, lsl #18
   12120:	eorsle	r2, fp, r3, lsl #18
   12124:	eorle	r2, r6, r1, lsl #18
   12128:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   1212c:	mrc	7, 6, APSR_nzcv, cr8, cr1, {7}
   12130:	andlt	r2, r5, r2
   12134:	svchi	0x00f0e8bd
   12138:	cmplt	r5, r3, lsr r6
   1213c:	mulcs	sl, r8, r8
   12140:			; <UNDEFINED> instruction: 0xf8033d01
   12144:			; <UNDEFINED> instruction: 0xf04f2b01
   12148:	rsbsvc	r0, r2, r0, lsl #4
   1214c:			; <UNDEFINED> instruction: 0xf8d4461e
   12150:			; <UNDEFINED> instruction: 0xf1093af0
   12154:			; <UNDEFINED> instruction: 0xf1080901
   12158:	strbmi	r0, [fp, #-2076]	; 0xfffff7e4
   1215c:	svcls	0x0003d8dc
   12160:	beq	ffe504b8 <fputs@plt+0xffe4c180>
   12164:	svc	0x009af7f1
   12168:	stmdacs	r0, {r3, r4, r5, sp, lr}
   1216c:	andcs	sp, r0, pc, asr r0
   12170:	pop	{r0, r2, ip, sp, pc}
   12174:			; <UNDEFINED> instruction: 0xf8d88ff0
   12178:	strtmi	r3, [r9], -r8
   1217c:			; <UNDEFINED> instruction: 0x46304652
   12180:	rscle	r2, r4, r0, lsl #22
   12184:			; <UNDEFINED> instruction: 0x7010f8d8
   12188:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1218c:	svc	0x00ecf7f1
   12190:			; <UNDEFINED> instruction: 0xf7f14630
   12194:	strmi	lr, [r6], #-3978	; 0xfffff076
   12198:	ldrb	r1, [r8, sp, lsr #20]
   1219c:			; <UNDEFINED> instruction: 0x7014f8d8
   121a0:			; <UNDEFINED> instruction: 0xf8d84629
   121a4:			; <UNDEFINED> instruction: 0x465a3010
   121a8:	smladxls	r0, r0, r6, r4
   121ac:	svc	0x00dcf7f1
   121b0:			; <UNDEFINED> instruction: 0xf7f14630
   121b4:	strmi	lr, [r6], #-3962	; 0xfffff086
   121b8:	strb	r1, [r8, sp, lsr #20]
   121bc:	ldccs	8, cr15, [r4], {83}	; 0x53
   121c0:	addsle	r2, pc, r0, lsl #20
   121c4:	andne	lr, r4, #1359872	; 0x14c000
   121c8:			; <UNDEFINED> instruction: 0xf8433201
   121cc:	addmi	r2, sl, #12, 24	; 0xc00
   121d0:			; <UNDEFINED> instruction: 0xf10cd198
   121d4:			; <UNDEFINED> instruction: 0xf8430c01
   121d8:	eor	r8, r2, ip, lsl #24
   121dc:	andcs	lr, r2, r3, asr r9
   121e0:	ldcne	8, cr15, [r0], {83}	; 0x53
   121e4:			; <UNDEFINED> instruction: 0xf8434402
   121e8:	addmi	r2, sl, #8, 24	; 0x800
   121ec:			; <UNDEFINED> instruction: 0xf853d98a
   121f0:			; <UNDEFINED> instruction: 0xf10c2c14
   121f4:			; <UNDEFINED> instruction: 0xf8430c01
   121f8:	ands	r2, r2, r8, lsl #24
   121fc:	ldceq	8, cr15, [r2], {19}
   12200:	ldccs	8, cr15, [r0], {83}	; 0x53
   12204:	ldcne	8, cr15, [r3], {19}
   12208:	sbcslt	r4, r2, #33554432	; 0x2000000
   1220c:	ldccs	8, cr15, [r2], {3}
   12210:			; <UNDEFINED> instruction: 0xf4bf4291
   12214:			; <UNDEFINED> instruction: 0xf813af77
   12218:			; <UNDEFINED> instruction: 0xf10c2c14
   1221c:			; <UNDEFINED> instruction: 0xf8030c01
   12220:	ldrbmi	r2, [r4, #3090]!	; 0xc12
   12224:	tsteq	ip, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   12228:	svcge	0x0055f4ff
   1222c:	mulscs	fp, pc, r7	; <UNPREDICTABLE>
   12230:	svclt	0x0000e75f
   12234:			; <UNDEFINED> instruction: 0x000151ba
   12238:			; <UNDEFINED> instruction: 0x000151be
   1223c:	andeq	r4, r1, sl, ror #21
   12240:	andeq	r5, r1, sl, ror r1
   12244:	svcmi	0x00f0e92d
   12248:	stclmi	0, cr11, [r5, #-572]!	; 0xfffffdc4
   1224c:	andls	r4, r4, r4, lsl #12
   12250:	stmdami	r4!, {r1, r4, r7, r9, sl, lr}^
   12254:	stmdapl	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   12258:	stmdavs	r0, {r8, sl, sp}
   1225c:			; <UNDEFINED> instruction: 0xf04f900d
   12260:	strmi	r0, [r8], -r0
   12264:	tstls	r3, r5, lsr #32
   12268:			; <UNDEFINED> instruction: 0xf7f19107
   1226c:	blmi	17cdeec <fputs@plt+0x17c9bb4>
   12270:	movwls	r4, #21627	; 0x547b
   12274:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   12278:			; <UNDEFINED> instruction: 0xf7f14648
   1227c:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   12280:	adchi	pc, r9, r0
   12284:	strmi	r9, [r0], r3, lsl #22
   12288:	bcs	302f8 <fputs@plt+0x2bfc0>
   1228c:	addshi	pc, ip, r0
   12290:			; <UNDEFINED> instruction: 0xf10d4f56
   12294:	ldmdbmi	r6, {r2, r3, r4, r8, r9, fp}^
   12298:	ldrbtmi	r4, [pc], #-1582	; 122a0 <fputs@plt+0xdf68>
   1229c:	tstls	r6, r9, ror r4
   122a0:	svcls	0x0007e01b
   122a4:	ldmibne	fp!, {r0, r9, sl, sp}
   122a8:	ldmdbne	r4!, {r0, r1, r2, r8, r9, ip, pc}^
   122ac:	movwle	r4, #42316	; 0xa54c
   122b0:	stmdbeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   122b4:			; <UNDEFINED> instruction: 0xf1094640
   122b8:			; <UNDEFINED> instruction: 0xf7f10101
   122bc:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   122c0:	addhi	pc, r4, r0
   122c4:	ldrtmi	r4, [r2], -r0, lsl #13
   122c8:	andeq	lr, r5, r8, lsl #22
   122cc:			; <UNDEFINED> instruction: 0xf7f14639
   122d0:	blls	20dc80 <fputs@plt+0x209948>
   122d4:	biclt	r7, r2, sl, lsl r8
   122d8:	bcs	8e3b74 <fputs@plt+0x8df83c>
   122dc:	ldmdavc	r8, {r0, r5, r6, r7, r8, ip, lr, pc}^
   122e0:	ldc2l	0, cr15, [r2, #-0]
   122e4:	sbcsle	r2, ip, r0, lsl #16
   122e8:	andcs	r9, sl, #1792	; 0x700
   122ec:	stclne	6, cr4, [r3], #-356	; 0xfffffe9c
   122f0:	ldrmi	r9, [r8], -r3, lsl #6
   122f4:	stc	7, cr15, [r6, #964]!	; 0x3c4
   122f8:	b	ffc50668 <fputs@plt+0xffc4c330>
   122fc:	strmi	r9, [r6, #2819]	; 0xb03
   12300:			; <UNDEFINED> instruction: 0x4627d816
   12304:	movwls	r2, #30209	; 0x7601
   12308:	strbmi	lr, [r4], #-1999	; 0xfffff831
   1230c:	andcs	r9, r0, r4, lsl #22
   12310:			; <UNDEFINED> instruction: 0xf8c37020
   12314:	bmi	df231c <fputs@plt+0xdedfe4>
   12318:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   1231c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12320:	subsmi	r9, sl, sp, lsl #22
   12324:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12328:	andlt	sp, pc, r7, asr r1	; <UNPREDICTABLE>
   1232c:	svchi	0x00f0e8bd
   12330:	ldfccp	f7, [pc]	; 12338 <fputs@plt+0xe000>
   12334:	svceq	0x0000f1be
   12338:	ldrbmi	sp, [r1], -r3, ror #1
   1233c:	and	r2, r3, r0, lsl #4
   12340:	tstcc	ip, r1, lsl #4
   12344:	smullsle	r4, ip, r6, r5
   12348:	strmi	r6, [r4, #2120]	; 0x848
   1234c:	tstcs	ip, #248, 2	; 0x3e
   12350:	vqdmulh.s<illegal width 8>	d15, d2, d3
   12354:	movweq	lr, #11018	; 0x2b0a
   12358:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   1235c:	andsle	r2, r0, r2, lsl #20
   12360:	eorle	r2, r2, r3, lsl #20
   12364:	andsle	r2, r5, r1, lsl #20
   12368:	blmi	8f8384 <fputs@plt+0x8f404c>
   1236c:	stmiapl	r3, {r0, r1, r5, r8, fp, lr}^
   12370:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   12374:	svc	0x0078f7f1
   12378:			; <UNDEFINED> instruction: 0xf7f14640
   1237c:	andcs	lr, r2, r2, lsl #28
   12380:	bvc	fe70c2ac <fputs@plt+0xfe707f74>
   12384:	svcge	0x00082200
   12388:			; <UNDEFINED> instruction: 0xf88d2601
   1238c:			; <UNDEFINED> instruction: 0xf88d2021
   12390:	str	r3, [sl, r0, lsr #32]
   12394:	bcs	2c604 <fputs@plt+0x282cc>
   12398:	ldmdbvs	fp, {r0, r1, r2, r7, ip, lr, pc}
   1239c:	eorvc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   123a0:			; <UNDEFINED> instruction: 0xf7f14638
   123a4:	strmi	lr, [r6], -r2, lsl #29
   123a8:	ldmib	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   123ac:	stcge	6, cr3, [r8], {4}
   123b0:	tstcs	r2, r6, lsl #20
   123b4:	strtmi	r4, [r7], -r0, lsr #12
   123b8:			; <UNDEFINED> instruction: 0xf7f19600
   123bc:			; <UNDEFINED> instruction: 0x4620eed6
   123c0:	mrc	7, 3, APSR_nzcv, cr2, cr1, {7}
   123c4:	ldrb	r4, [r0, -r6, lsl #12]!
   123c8:	ldr	r4, [pc, r4, lsl #12]
   123cc:			; <UNDEFINED> instruction: 0xf7f14640
   123d0:			; <UNDEFINED> instruction: 0x201bedd8
   123d4:	mulscs	fp, pc, r7	; <UNPREDICTABLE>
   123d8:			; <UNDEFINED> instruction: 0xf7f1e79d
   123dc:	svclt	0x0000ed2e
   123e0:	andeq	r7, r2, r8, ror #21
   123e4:	muleq	r0, r8, r2
   123e8:	andeq	r7, r2, ip, asr #21
   123ec:	andeq	r2, r1, r2, lsl lr
   123f0:	andeq	r5, r1, r4, lsr r0
   123f4:	andeq	r7, r2, r2, lsr #20
   123f8:	andeq	r0, r0, r8, lsr #5
   123fc:	andeq	r4, r1, r4, lsr pc
   12400:	blmi	724c74 <fputs@plt+0x72093c>
   12404:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   12408:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1240c:	stmdbge	r3, {r2, r9, sl, lr}
   12410:	ldmdavs	fp, {r0, sp}
   12414:			; <UNDEFINED> instruction: 0xf04f9305
   12418:			; <UNDEFINED> instruction: 0xf7f10300
   1241c:	ldmiblt	r0!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   12420:			; <UNDEFINED> instruction: 0xf6449b04
   12424:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   12428:	stmdbls	r3, {r1, r5, r6, r9}
   1242c:	blx	fe0bd83a <fputs@plt+0xfe0b9502>
   12430:	ldrbne	r0, [fp, r3, lsl #4]
   12434:	bl	ff0f6840 <fputs@plt+0xff0f2508>
   12438:	movwls	r1, #9122	; 0x23a2
   1243c:	ldm	r5, {r1, r2, r3, r9, fp, lr}
   12440:	blmi	312454 <fputs@plt+0x30e11c>
   12444:	stm	r4, {r1, r3, r4, r5, r6, sl, lr}
   12448:	ldmpl	r3, {r0, r1}^
   1244c:	blls	16c4bc <fputs@plt+0x168184>
   12450:			; <UNDEFINED> instruction: 0xf04f405a
   12454:	mrsle	r0, (UNDEF: 56)
   12458:	andlt	r4, r7, r0, lsr #12
   1245c:	stcge	13, cr11, [r1, #-192]	; 0xffffff40
   12460:	strtmi	r2, [r8], -r0, lsl #2
   12464:	stcl	7, cr15, [r6, #964]!	; 0x3c4
   12468:			; <UNDEFINED> instruction: 0xf7f1e7e8
   1246c:	svclt	0x0000ece6
   12470:	andeq	r7, r2, r8, lsr r9
   12474:	muleq	r0, r8, r2
   12478:	strdeq	r7, [r2], -r8
   1247c:	addlt	fp, r4, r0, lsr r4
   12480:	ldrmi	sl, [r5], -r4, lsl #24
   12484:	andeq	lr, r3, r4, lsl #18
   12488:	stmdbls	r3, {r3, r5, r6, r9, sl, lr}
   1248c:	ldrbpl	pc, [r3], #1604	; 0x644	; <UNPREDICTABLE>
   12490:	andeq	lr, ip, r0, lsl #17
   12494:	strbteq	pc, [r2], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   12498:	bls	98fcc <fputs@plt+0x94c94>
   1249c:	rsbsvc	pc, sl, pc, asr #8
   124a0:	strne	pc, [r3], #-2948	; 0xfffff47c
   124a4:	blne	1498418 <fputs@plt+0x14940e0>
   124a8:			; <UNDEFINED> instruction: 0x13a4ebc3
   124ac:	andcc	pc, r2, r0, lsl #22
   124b0:	ldclt	0, cr11, [r0], #-16
   124b4:	svclt	0x00004770
   124b8:	svcmi	0x00f0e92d
   124bc:			; <UNDEFINED> instruction: 0xf8dfb08b
   124c0:			; <UNDEFINED> instruction: 0xf8df45a0
   124c4:	ldrbtmi	r3, [ip], #-1440	; 0xfffffa60
   124c8:	ldrls	pc, [ip, #2271]	; 0x8df
   124cc:	ldrbtmi	r5, [r9], #2275	; 0x8e3
   124d0:	movwls	r6, #38939	; 0x981b
   124d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   124d8:	ldrcc	pc, [r0, #2271]	; 0x8df
   124dc:			; <UNDEFINED> instruction: 0xf8599101
   124e0:	movwcs	r1, #3
   124e4:	stmdavs	sp, {r2, r8, r9, ip, pc}
   124e8:	tstlt	sl, #-2147483648	; 0x80000000
   124ec:	strge	pc, [r0, #2271]	; 0x8df
   124f0:			; <UNDEFINED> instruction: 0xf8df4680
   124f4:	ldrmi	r7, [r4], -r0, lsl #11
   124f8:	ldrbtmi	r4, [pc], #-1274	; 12500 <fputs@plt+0xe1c8>
   124fc:	biclt	r7, r8, r0, lsr #16
   12500:	eorle	r2, ip, r5, lsr #16
   12504:			; <UNDEFINED> instruction: 0xd125285c
   12508:	tstlt	fp, #6488064	; 0x630000
   1250c:			; <UNDEFINED> instruction: 0xf0002b72
   12510:	blcs	1d32770 <fputs@plt+0x1d2e438>
   12514:	addhi	pc, lr, r0
   12518:			; <UNDEFINED> instruction: 0xf0002b6e
   1251c:	strtmi	r8, [r9], -r6, lsl #1
   12520:	ldcl	7, cr15, [r2], #-964	; 0xfffffc3c
   12524:	strtmi	r7, [r9], -r0, ror #16
   12528:	stcl	7, cr15, [lr], #-964	; 0xfffffc3c
   1252c:	strcc	r7, [r2], #-2208	; 0xfffff760
   12530:	mvnle	r2, r0, lsl #16
   12534:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   12538:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   1253c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12540:	blls	26c5b0 <fputs@plt+0x268278>
   12544:			; <UNDEFINED> instruction: 0xf04f405a
   12548:			; <UNDEFINED> instruction: 0xf0400300
   1254c:	andlt	r8, fp, r6, lsl #5
   12550:	svchi	0x00f0e8bd
   12554:	strcc	r4, [r1], #-1577	; 0xfffff9d7
   12558:	mrrc	7, 15, pc, r6, cr1	; <UNPREDICTABLE>
   1255c:	stmdavc	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   12560:	rscsle	r2, r7, r0, lsl #22
   12564:			; <UNDEFINED> instruction: 0xf1042b25
   12568:	rsble	r0, sp, r2, lsl #22
   1256c:	hvcle	8891	; 0x22bb
   12570:	cmncs	sp, r0, lsr #12
   12574:	stc	7, cr15, [lr], #964	; 0x3c4
   12578:	stmdacs	r0, {r2, r9, sl, lr}
   1257c:	stmdavc	r2, {r1, r3, r5, r6, ip, lr, pc}
   12580:	ldrbmi	r2, [r1], -r0, lsl #6
   12584:	andvc	r4, r3, lr, lsl r6
   12588:	and	r9, r4, r3, lsl #4
   1258c:			; <UNDEFINED> instruction: 0xf8573601
   12590:	stmdbcs	r0, {r1, r2, r4, r5, ip}
   12594:	ldrbmi	sp, [r8], -r8, rrx
   12598:	stcl	7, cr15, [r0, #-964]	; 0xfffffc3c
   1259c:	rscsle	r2, r5, r0, lsl #16
   125a0:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   125a4:	bl	e3798 <fputs@plt+0xdf460>
   125a8:	ldmdavs	r3!, {r1, r2, r6, r7, r9, sl}^
   125ac:	blcs	7e11b8 <fputs@plt+0x7dce80>
   125b0:	ldm	pc, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   125b4:	rsbeq	pc, sp, r3, lsl r0	; <UNPREDICTABLE>
   125b8:	addeq	r0, pc, lr, ror r0	; <UNPREDICTABLE>
   125bc:	adcseq	r0, r1, r0, lsr #1
   125c0:	sbcseq	r0, r5, r3, asr #1
   125c4:	rscseq	r0, r9, r7, ror #1
   125c8:	tsteq	sp, fp, lsl #2
   125cc:	teqeq	pc, lr, lsr #2
   125d0:	eoreq	r0, r9, r0, asr r1
   125d4:	cmneq	r3, r1, ror #2
   125d8:	orreq	r0, r6, r4, ror r1
   125dc:			; <UNDEFINED> instruction: 0x019a0198
   125e0:			; <UNDEFINED> instruction: 0x01ad019c
   125e4:	strheq	r0, [r9, #30]
   125e8:	ldrdeq	r0, [fp, #26]!
   125ec:	andeq	r0, sp, #252, 2	; 0x3f
   125f0:	eorseq	r0, sp, #44, 4	; 0xc0000002
   125f4:	strtmi	r0, [r9], -r8, rrx
   125f8:	stc	7, cr15, [r6], {241}	; 0xf1
   125fc:	strtmi	r7, [r9], -r0, ror #16
   12600:			; <UNDEFINED> instruction: 0xf7f1465c
   12604:	ldrb	lr, [r9, -r2, lsl #24]!
   12608:	bge	11aa14 <fputs@plt+0x1166dc>
   1260c:	tsteq	r0, r0, asr #5	; <UNPREDICTABLE>
   12610:			; <UNDEFINED> instruction: 0xf7f14640
   12614:	stmdblt	r0!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   12618:	tstlt	r0, r4, lsl #16
   1261c:			; <UNDEFINED> instruction: 0xf7f14629
   12620:	blls	10e058 <fputs@plt+0x109d20>
   12624:	blcc	9063c <fputs@plt+0x8c304>
   12628:	strtmi	lr, [r9], -r8, ror #14
   1262c:			; <UNDEFINED> instruction: 0xf7f1200a
   12630:	ldrb	lr, [fp, -ip, ror #23]!
   12634:	andcs	r4, r9, r9, lsr #12
   12638:	bl	ff9d0604 <fputs@plt+0xff9cc2cc>
   1263c:			; <UNDEFINED> instruction: 0x4629e776
   12640:			; <UNDEFINED> instruction: 0xf7f1200d
   12644:	ldrb	lr, [r1, -r2, ror #23]!
   12648:			; <UNDEFINED> instruction: 0x46294618
   1264c:			; <UNDEFINED> instruction: 0xf7f1465c
   12650:	smmls	r3, ip, fp, lr
   12654:	strteq	pc, [r8], #-2271	; 0xfffff721
   12658:	andcs	r4, r2, #45088768	; 0x2b00000
   1265c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   12660:			; <UNDEFINED> instruction: 0xf7f1465c
   12664:	smlsld	lr, r9, lr, fp
   12668:	ldrcc	pc, [r8], #-2271	; 0xfffff721
   1266c:			; <UNDEFINED> instruction: 0xf8df465a
   12670:			; <UNDEFINED> instruction: 0xf8591418
   12674:	ldrbtmi	r3, [r9], #-3
   12678:			; <UNDEFINED> instruction: 0xf7f16818
   1267c:	blls	10de5c <fputs@plt+0x109b24>
   12680:	blcc	90698 <fputs@plt+0x8c360>
   12684:	blmi	c374 <fputs@plt+0x803c>
   12688:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1268c:	bfi	r6, sp, (invalid: 16:8)
   12690:	bge	19aaa4 <fputs@plt+0x19676c>
   12694:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   12698:			; <UNDEFINED> instruction: 0xf7f14640
   1269c:	stmdacs	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
   126a0:	ldmibmi	sl!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   126a4:	ldmib	sp, {r3, r5, r9, sl, lr}^
   126a8:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
   126ac:	ldcl	7, cr15, [ip, #964]	; 0x3c4
   126b0:			; <UNDEFINED> instruction: 0x2104e7b7
   126b4:	vmlsl.s8	q13, d0, d6
   126b8:			; <UNDEFINED> instruction: 0x46400130
   126bc:	ldcl	7, cr15, [lr, #-964]!	; 0xfffffc3c
   126c0:			; <UNDEFINED> instruction: 0xd1ae2800
   126c4:			; <UNDEFINED> instruction: 0x462849f2
   126c8:	movwcs	lr, #27101	; 0x69dd
   126cc:			; <UNDEFINED> instruction: 0xf7f14479
   126d0:	str	lr, [r6, ip, asr #27]!
   126d4:	bge	19aaf0 <fputs@plt+0x1967b8>
   126d8:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   126dc:			; <UNDEFINED> instruction: 0xf7f14640
   126e0:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   126e4:	stmibmi	fp!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}^
   126e8:	ldmib	sp, {r3, r5, r9, sl, lr}^
   126ec:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
   126f0:	ldc	7, cr15, [sl, #964]!	; 0x3c4
   126f4:			; <UNDEFINED> instruction: 0x2121e795
   126f8:	vmlsl.s8	q13, d0, d6
   126fc:			; <UNDEFINED> instruction: 0x46400130
   12700:	ldcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   12704:	orrle	r2, ip, r0, lsl #16
   12708:	strtmi	r4, [r8], -r3, ror #19
   1270c:	movwcs	lr, #27101	; 0x69dd
   12710:			; <UNDEFINED> instruction: 0xf7f14479
   12714:	str	lr, [r4, sl, lsr #27]
   12718:	bge	19ab38 <fputs@plt+0x196800>
   1271c:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   12720:			; <UNDEFINED> instruction: 0xf7f14640
   12724:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   12728:	svcge	0x007bf47f
   1272c:			; <UNDEFINED> instruction: 0x462849db
   12730:	movwcs	lr, #27101	; 0x69dd
   12734:			; <UNDEFINED> instruction: 0xf7f14479
   12738:			; <UNDEFINED> instruction: 0xe772ed98
   1273c:	bge	19ab88 <fputs@plt+0x196850>
   12740:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   12744:			; <UNDEFINED> instruction: 0xf7f14640
   12748:	stmdacs	r0, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   1274c:	svcge	0x0069f47f
   12750:			; <UNDEFINED> instruction: 0x462849d3
   12754:	movwcs	lr, #27101	; 0x69dd
   12758:			; <UNDEFINED> instruction: 0xf7f14479
   1275c:	strb	lr, [r0, -r6, lsl #27]!
   12760:	bge	19ab88 <fputs@plt+0x196850>
   12764:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   12768:			; <UNDEFINED> instruction: 0xf7f14640
   1276c:	stmdacs	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
   12770:	svcge	0x0057f47f
   12774:	strtmi	r4, [r8], -fp, asr #19
   12778:	movwcs	lr, #27101	; 0x69dd
   1277c:			; <UNDEFINED> instruction: 0xf7f14479
   12780:	smlsldx	lr, lr, r4, sp	; <UNPREDICTABLE>
   12784:	bge	19aba8 <fputs@plt+0x196870>
   12788:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   1278c:			; <UNDEFINED> instruction: 0xf7f14640
   12790:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
   12794:	svcge	0x0045f47f
   12798:	strtmi	r4, [r8], -r3, asr #19
   1279c:	movwcs	lr, #27101	; 0x69dd
   127a0:			; <UNDEFINED> instruction: 0xf7f14479
   127a4:	ldr	lr, [ip, -r2, ror #26]!
   127a8:	bge	19abd4 <fputs@plt+0x19689c>
   127ac:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   127b0:			; <UNDEFINED> instruction: 0xf7f14640
   127b4:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
   127b8:	svcge	0x0033f47f
   127bc:			; <UNDEFINED> instruction: 0x462849bb
   127c0:	movwcs	lr, #27101	; 0x69dd
   127c4:			; <UNDEFINED> instruction: 0xf7f14479
   127c8:			; <UNDEFINED> instruction: 0xe72aed50
   127cc:	bge	19abfc <fputs@plt+0x1968c4>
   127d0:	teqeq	r0, r0, asr #5	; <UNPREDICTABLE>
   127d4:			; <UNDEFINED> instruction: 0xf7f14640
   127d8:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   127dc:	svcge	0x0021f47f
   127e0:			; <UNDEFINED> instruction: 0x462849b3
   127e4:	movwcs	lr, #27101	; 0x69dd
   127e8:			; <UNDEFINED> instruction: 0xf7f14479
   127ec:			; <UNDEFINED> instruction: 0xe718ed3e
   127f0:	bge	15ac00 <fputs@plt+0x1568c8>
   127f4:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   127f8:			; <UNDEFINED> instruction: 0xf7f14640
   127fc:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   12800:	svcge	0x000ff47f
   12804:	strtmi	r4, [r8], -fp, lsr #19
   12808:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   1280c:	stc	7, cr15, [ip, #-964]!	; 0xfffffc3c
   12810:	tstcs	r6, r7, lsl #14
   12814:	vmlsl.s8	q13, d0, d5
   12818:	strbmi	r0, [r0], -r0, lsr #2
   1281c:	stcl	7, cr15, [lr], {241}	; 0xf1
   12820:			; <UNDEFINED> instruction: 0xf47f2800
   12824:	stmibmi	r4!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   12828:	bls	1640d0 <fputs@plt+0x15fd98>
   1282c:			; <UNDEFINED> instruction: 0xf7f14479
   12830:	usat	lr, #22, ip, lsl #26
   12834:	bge	15ac68 <fputs@plt+0x156930>
   12838:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   1283c:			; <UNDEFINED> instruction: 0xf7f14640
   12840:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   12844:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   12848:			; <UNDEFINED> instruction: 0x4628499c
   1284c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   12850:	stc	7, cr15, [sl, #-964]	; 0xfffffc3c
   12854:	smlattcs	ip, r5, r6, lr
   12858:	vmlsl.s8	q13, d0, d5
   1285c:	strbmi	r0, [r0], -r0, lsr #2
   12860:	stc	7, cr15, [ip], #964	; 0x3c4
   12864:			; <UNDEFINED> instruction: 0xf47f2800
   12868:	ldmibmi	r5, {r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   1286c:	bls	164114 <fputs@plt+0x15fddc>
   12870:			; <UNDEFINED> instruction: 0xf7f14479
   12874:			; <UNDEFINED> instruction: 0xe6d4ecfa
   12878:			; <UNDEFINED> instruction: 0xe6c62112
   1287c:	bge	15acec <fputs@plt+0x1569b4>
   12880:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   12884:			; <UNDEFINED> instruction: 0xf7f14640
   12888:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
   1288c:	mcrge	4, 6, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   12890:	strtmi	r4, [r8], -ip, lsl #19
   12894:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   12898:	stcl	7, cr15, [r6], #964	; 0x3c4
   1289c:	tstcs	r3, r1, asr #13
   128a0:	vmlsl.s8	q13, d0, d6
   128a4:			; <UNDEFINED> instruction: 0x46400130
   128a8:	stc	7, cr15, [r8], {241}	; 0xf1
   128ac:			; <UNDEFINED> instruction: 0xf47f2800
   128b0:	stmibmi	r5, {r3, r4, r5, r7, r9, sl, fp, sp, pc}
   128b4:	ldmib	sp, {r3, r5, r9, sl, lr}^
   128b8:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
   128bc:	ldcl	7, cr15, [r4], {241}	; 0xf1
   128c0:	tstcs	r4, pc, lsr #13
   128c4:	bl	3641cc <fputs@plt+0x35fe94>
   128c8:	vsubl.s8	q8, d0, d1
   128cc:			; <UNDEFINED> instruction: 0xf7f10120
   128d0:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   128d4:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   128d8:			; <UNDEFINED> instruction: 0x4628497c
   128dc:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   128e0:	stcl	7, cr15, [r2], {241}	; 0xf1
   128e4:			; <UNDEFINED> instruction: 0x211ee69d
   128e8:	tstcs	pc, pc, lsl #13
   128ec:	smlabbcs	sp, sp, r6, lr
   128f0:	vmlsl.s8	q13, d0, d5
   128f4:	strbmi	r0, [r0], -r0, lsr #2
   128f8:	stcl	7, cr15, [r0], #-964	; 0xfffffc3c
   128fc:			; <UNDEFINED> instruction: 0xf47f2800
   12900:	ldmdbmi	r3!, {r4, r7, r9, sl, fp, sp, pc}^
   12904:	bls	1641ac <fputs@plt+0x15fe74>
   12908:			; <UNDEFINED> instruction: 0xf7f14479
   1290c:	str	lr, [r8], lr, lsr #25
   12910:	bge	15add4 <fputs@plt+0x156a9c>
   12914:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   12918:			; <UNDEFINED> instruction: 0xf7f14640
   1291c:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   12920:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
   12924:	strtmi	r4, [r8], -fp, ror #18
   12928:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   1292c:	ldc	7, cr15, [ip], {241}	; 0xf1
   12930:	blls	8c314 <fputs@plt+0x87fdc>
   12934:	bcs	2c9a4 <fputs@plt+0x2866c>
   12938:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
   1293c:	strtmi	r4, [r8], -r6, ror #18
   12940:			; <UNDEFINED> instruction: 0xf7f14479
   12944:			; <UNDEFINED> instruction: 0xe66cec92
   12948:	bge	11add0 <fputs@plt+0x116a98>
   1294c:	tsteq	r0, r0, asr #5	; <UNPREDICTABLE>
   12950:			; <UNDEFINED> instruction: 0xf7f14640
   12954:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
   12958:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1295c:			; <UNDEFINED> instruction: 0x4628495f
   12960:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   12964:	stc	7, cr15, [r0], {241}	; 0xf1
   12968:			; <UNDEFINED> instruction: 0x2128e65b
   1296c:	vmlsl.s8	q13, d0, d5
   12970:	strbmi	r0, [r0], -r0, lsr #2
   12974:	stc	7, cr15, [r2], #-964	; 0xfffffc3c
   12978:			; <UNDEFINED> instruction: 0xf47f2800
   1297c:	ldmdbmi	r8, {r1, r4, r6, r9, sl, fp, sp, pc}^
   12980:	bls	164228 <fputs@plt+0x15fef0>
   12984:			; <UNDEFINED> instruction: 0xf7f14479
   12988:			; <UNDEFINED> instruction: 0xe64aec70
   1298c:	bge	11ae38 <fputs@plt+0x116b00>
   12990:	tsteq	r0, r0, asr #5	; <UNPREDICTABLE>
   12994:			; <UNDEFINED> instruction: 0xf7f14640
   12998:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
   1299c:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   129a0:			; <UNDEFINED> instruction: 0x46284950
   129a4:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   129a8:	mrrc	7, 15, pc, lr, cr1	; <UNPREDICTABLE>
   129ac:			; <UNDEFINED> instruction: 0x212ae639
   129b0:	vmlsl.s8	q13, d0, d5
   129b4:	strbmi	r0, [r0], -r0, lsr #2
   129b8:	stc	7, cr15, [r0], {241}	; 0xf1
   129bc:			; <UNDEFINED> instruction: 0xf47f2800
   129c0:	stmdbmi	r9, {r4, r5, r9, sl, fp, sp, pc}^
   129c4:	bls	16426c <fputs@plt+0x15ff34>
   129c8:			; <UNDEFINED> instruction: 0xf7f14479
   129cc:	strt	lr, [r8], -lr, asr #24
   129d0:	bge	15ae90 <fputs@plt+0x156b58>
   129d4:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   129d8:			; <UNDEFINED> instruction: 0xf7f14640
   129dc:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   129e0:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {3}
   129e4:	blcc	79600 <fputs@plt+0x752c8>
   129e8:	stmdale	r4!, {r0, r2, r3, r4, r8, r9, fp, sp}
   129ec:			; <UNDEFINED> instruction: 0xf003e8df
   129f0:			; <UNDEFINED> instruction: 0x232c2f32
   129f4:			; <UNDEFINED> instruction: 0x23232323
   129f8:			; <UNDEFINED> instruction: 0x23232323
   129fc:			; <UNDEFINED> instruction: 0x23232323
   12a00:			; <UNDEFINED> instruction: 0x23232323
   12a04:			; <UNDEFINED> instruction: 0x23232323
   12a08:			; <UNDEFINED> instruction: 0x23232323
   12a0c:	teqcs	r1, r3, lsr #18
   12a10:	vmlsl.s8	q13, d0, d4
   12a14:			; <UNDEFINED> instruction: 0x46400110
   12a18:	bl	ff4509e4 <fputs@plt+0xff44c6ac>
   12a1c:			; <UNDEFINED> instruction: 0xf47f2800
   12a20:	ldmdbmi	r2!, {r9, sl, fp, sp, pc}
   12a24:	bls	1242cc <fputs@plt+0x11ff94>
   12a28:			; <UNDEFINED> instruction: 0xf7f14479
   12a2c:	ldrb	lr, [r8, #3102]!	; 0xc1e
   12a30:	ldmdavs	sp, {r1, r8, r9, fp, ip, pc}
   12a34:	stmdbmi	lr!, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   12a38:			; <UNDEFINED> instruction: 0x46284479
   12a3c:	ldc	7, cr15, [r4], {241}	; 0xf1
   12a40:	stmdbmi	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   12a44:			; <UNDEFINED> instruction: 0xe7f84479
   12a48:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
   12a4c:	stmdbmi	fp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12a50:			; <UNDEFINED> instruction: 0xe7f24479
   12a54:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   12a58:			; <UNDEFINED> instruction: 0xf7f1e7ef
   12a5c:	svclt	0x0000e9ee
   12a60:	andeq	r7, r2, r6, ror r8
   12a64:	muleq	r0, r8, r2
   12a68:	andeq	r7, r2, lr, ror #16
   12a6c:	andeq	r0, r0, ip, ror r2
   12a70:	andeq	r4, r1, r0, ror #27
   12a74:	andeq	r7, r2, r2, lsl #12
   12a78:	andeq	r7, r2, r0, lsl #16
   12a7c:	andeq	r7, r2, r8, asr r5
   12a80:	andeq	r4, r1, sl, lsl #25
   12a84:	andeq	r0, r0, r8, lsr #5
   12a88:	muleq	r1, sl, ip
   12a8c:	andeq	r4, r1, lr, asr #24
   12a90:	andeq	r4, r1, ip, lsr #24
   12a94:	andeq	r4, r1, sl, lsl #24
   12a98:	andeq	r4, r1, r8, ror #23
   12a9c:	andeq	r4, r1, r4, asr #23
   12aa0:	andeq	r4, r1, r0, lsr #23
   12aa4:	andeq	r4, r1, r4, lsl #23
   12aa8:	andeq	r4, r1, r0, ror #22
   12aac:	andeq	r4, r1, r4, asr #22
   12ab0:	andeq	r4, r1, r0, lsr #22
   12ab4:	andeq	r4, r1, r2, ror #21
   12ab8:	andeq	r4, r1, r0, asr #21
   12abc:	andeq	r4, r1, r6, lsr #21
   12ac0:	andeq	r4, r1, r4, lsl #21
   12ac4:	andeq	r4, r1, lr, asr sl
   12ac8:	andeq	r4, r1, lr, lsr sl
   12acc:	andeq	r4, r1, r6, lsl sl
   12ad0:	andeq	r4, r1, ip, ror #19
   12ad4:	andeq	r4, r1, sl, asr #19
   12ad8:	andeq	r4, r1, r0, asr #5
   12adc:	muleq	r1, lr, r2
   12ae0:	andeq	r4, r1, r0, ror r9
   12ae4:	andeq	r4, r1, sl, asr r2
   12ae8:	andeq	r4, r1, ip, lsr #18
   12aec:	ldrdeq	r4, [r1], -r8
   12af0:	andeq	r3, r0, r0, asr #30
   12af4:	andeq	r6, r0, r8
   12af8:	ldrdeq	r5, [r0], -sl
   12afc:	andeq	r2, r0, r0, lsl #14
   12b00:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   12b04:	svclt	0x00004770
   12b08:	svclt	0x00004770
   12b0c:	svclt	0x00004770
   12b10:	svclt	0x00004770
   12b14:	svclt	0x00004770
   12b18:	svclt	0x00004770
   12b1c:	svclt	0x00004770
   12b20:	svcmi	0x00f0e92d
   12b24:	stc	6, cr2, [sp, #-0]
   12b28:	strmi	r8, [r1], r2, lsl #22
   12b2c:			; <UNDEFINED> instruction: 0xf04f4b51
   12b30:	bmi	145533c <fputs@plt+0x1451004>
   12b34:	beq	44f63c <fputs@plt+0x44b304>
   12b38:	cfldrdmi	mvd4, [r0, #-492]	; 0xfffffe14
   12b3c:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   12b40:			; <UNDEFINED> instruction: 0xf10d447d
   12b44:	movwls	r0, #22556	; 0x581c
   12b48:	bne	44e370 <fputs@plt+0x44a038>
   12b4c:	ldmpl	r3, {r2, r3, r6, r8, r9, fp, lr}^
   12b50:	movwls	r6, #38939	; 0x981b
   12b54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12b58:	andsge	pc, r0, sp, asr #17
   12b5c:	strcs	r9, [r0, -r5, lsl #22]
   12b60:	strbeq	lr, [r6], #2819	; 0xb03
   12b64:	ldrdge	pc, [r4], -r4
   12b68:	strbmi	r4, [r8], -r2, asr #12
   12b6c:	strls	r3, [r7, -r1, lsl #12]
   12b70:			; <UNDEFINED> instruction: 0xf7f14651
   12b74:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
   12b78:	blls	2070bc <fputs@plt+0x202d84>
   12b7c:	suble	r2, ip, r0, lsl #22
   12b80:	strmi	r9, [sl, #2308]	; 0x904
   12b84:	andls	sp, r3, r0, lsr #32
   12b88:			; <UNDEFINED> instruction: 0x469b4618
   12b8c:	b	fe350b58 <fputs@plt+0xfe34c820>
   12b90:	strtmi	r9, [r9], -r3, lsl #20
   12b94:	ldrbmi	r9, [sl], -r0, lsl #4
   12b98:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   12b9c:			; <UNDEFINED> instruction: 0xf7f10a10
   12ba0:			; <UNDEFINED> instruction: 0x4604e958
   12ba4:	subsle	r2, fp, r0, lsl #24
   12ba8:	blmi	d65488 <fputs@plt+0xd61150>
   12bac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12bb0:	blls	26cc20 <fputs@plt+0x2688e8>
   12bb4:			; <UNDEFINED> instruction: 0xf04f405a
   12bb8:	cmple	r8, r0, lsl #6
   12bbc:	andlt	r4, fp, r0, lsr #12
   12bc0:	blhi	cdebc <fputs@plt+0xc9b84>
   12bc4:	svchi	0x00f0e8bd
   12bc8:			; <UNDEFINED> instruction: 0xf7f19003
   12bcc:	pkhbtmi	lr, r2, r6, lsl #22
   12bd0:	bls	ff8f8 <fputs@plt+0xfb5c0>
   12bd4:			; <UNDEFINED> instruction: 0x46114613
   12bd8:			; <UNDEFINED> instruction: 0xf7f19a07
   12bdc:	bllt	44cfc4 <fputs@plt+0x448c8c>
   12be0:	strmi	r4, [r2], -r3, lsl #12
   12be4:	ldrbmi	r2, [r0], -r2, lsl #2
   12be8:	ldm	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bec:			; <UNDEFINED> instruction: 0x4603b9d8
   12bf0:	tstcs	r3, r2, lsl #12
   12bf4:			; <UNDEFINED> instruction: 0xf7f14650
   12bf8:	stmiblt	r0!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
   12bfc:	strmi	r4, [r1], -r3, lsl #12
   12c00:	ldrbmi	sl, [r0], -r8, lsl #20
   12c04:	b	18d0bd0 <fputs@plt+0x18cc898>
   12c08:	ldrbmi	fp, [r0], -r8, ror #18
   12c0c:	bleq	8ed50 <fputs@plt+0x8aa18>
   12c10:	ldmdb	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c14:	andls	r9, r7, #8, 20	; 0x8000
   12c18:			; <UNDEFINED> instruction: 0xf854b96a
   12c1c:	stccs	15, cr5, [r0, #-32]	; 0xffffffe0
   12c20:	strcs	sp, [r0], #-416	; 0xfffffe60
   12c24:	ldrbmi	lr, [r0], -r0, asr #15
   12c28:	bleq	4ed6c <fputs@plt+0x4aa34>
   12c2c:	stmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c30:	bcs	39454 <fputs@plt+0x3511c>
   12c34:			; <UNDEFINED> instruction: 0x4610d0f1
   12c38:			; <UNDEFINED> instruction: 0xf7f19203
   12c3c:	bls	10d51c <fputs@plt+0x1091e4>
   12c40:	strmi	r4, [r3], -r9, lsr #12
   12c44:	andls	r2, r0, r0
   12c48:	beq	44e4b0 <fputs@plt+0x44a178>
   12c4c:	stmdb	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c50:			; <UNDEFINED> instruction: 0xf1bb4604
   12c54:	adcle	r0, r5, r0, lsl #30
   12c58:			; <UNDEFINED> instruction: 0xf7f19807
   12c5c:	str	lr, [r1, sl, asr #16]!
   12c60:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   12c64:	eorspl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   12c68:	sbcsle	r2, sl, r0, lsl #26
   12c6c:			; <UNDEFINED> instruction: 0xf7f1e776
   12c70:	svclt	0x0000e8e4
   12c74:	ldrdeq	r7, [r2], -r4
   12c78:	strdeq	r7, [r2], -lr
   12c7c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12c80:	muleq	r0, r8, r2
   12c84:	muleq	r2, r0, r1
   12c88:	andeq	r6, r2, sl, lsr #31
   12c8c:	mvnsmi	lr, sp, lsr #18
   12c90:	bmi	9246d8 <fputs@plt+0x9203a0>
   12c94:	blmi	924510 <fputs@plt+0x9201d8>
   12c98:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   12c9c:	strmi	r4, [pc], -r4, lsl #12
   12ca0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   12ca4:			; <UNDEFINED> instruction: 0xf04f9301
   12ca8:			; <UNDEFINED> instruction: 0xf7f10300
   12cac:	tstcs	r0, r0, lsr #18
   12cb0:	movwcs	r2, #512	; 0x200
   12cb4:	strmi	r6, [r6], -r1
   12cb8:	movwcs	lr, #2501	; 0x9c5
   12cbc:	ldmdblt	r8, {r5, fp, ip, sp, lr}
   12cc0:			; <UNDEFINED> instruction: 0xf814e00d
   12cc4:	cmplt	r0, r1, lsl #30
   12cc8:			; <UNDEFINED> instruction: 0xf872f000
   12ccc:	mvnsle	r2, r0, lsl #16
   12cd0:	blcs	b70d64 <fputs@plt+0xb6ca2c>
   12cd4:	tstlt	r7, r3, lsl #2
   12cd8:	andcs	r6, r2, ip, lsr r0
   12cdc:			; <UNDEFINED> instruction: 0x4642e012
   12ce0:	strtmi	r4, [r0], -r9, ror #12
   12ce4:	b	5d0cb0 <fputs@plt+0x5cc978>
   12ce8:	blls	3f12c <fputs@plt+0x3adf4>
   12cec:	ldmdavs	r3!, {r0, r1, r3, r4, r5, sp, lr}
   12cf0:	svclt	0x00082b22
   12cf4:	andle	r2, r5, r1
   12cf8:	addsmi	r9, ip, #0, 22
   12cfc:	eorvs	sp, r8, sp, ror #1
   12d00:	rsbvs	r2, r9, r0
   12d04:	blmi	225530 <fputs@plt+0x2211f8>
   12d08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12d0c:	blls	6cd7c <fputs@plt+0x68a44>
   12d10:			; <UNDEFINED> instruction: 0xf04f405a
   12d14:	mrsle	r0, LR_svc
   12d18:	pop	{r1, ip, sp, pc}
   12d1c:			; <UNDEFINED> instruction: 0xf7f181f0
   12d20:	svclt	0x0000e88c
   12d24:	andeq	r7, r2, r2, lsr #1
   12d28:	muleq	r0, r8, r2
   12d2c:	andeq	r7, r2, r4, lsr r0
   12d30:	andcs	fp, r0, #56, 10	; 0xe000000
   12d34:	tstcs	r3, sp, lsl #12
   12d38:			; <UNDEFINED> instruction: 0xf7f14604
   12d3c:	ldmdblt	sp!, {r1, r3, r5, fp, sp, lr, pc}
   12d40:	andvs	pc, r0, #32, 8	; 0x20000000
   12d44:	strtmi	r2, [r0], -r4, lsl #2
   12d48:	ldrhtmi	lr, [r8], -sp
   12d4c:	ldmdalt	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d50:	andvs	pc, r0, #64, 8	; 0x40000000
   12d54:	strtmi	r2, [r0], -r4, lsl #2
   12d58:	ldrhtmi	lr, [r8], -sp
   12d5c:	ldmdalt	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d60:	ldrbmi	fp, [r0, -r0, lsl #5]!
   12d64:	ldrbmi	fp, [r0, -r0, asr #5]!
   12d68:	andmi	pc, r0, r0, lsr #32
   12d6c:	svclt	0x00004770
   12d70:	ldrbmi	r2, [r0, -r0, lsl #2]!
   12d74:	andmi	pc, r0, r0, lsr #32
   12d78:	svclt	0x00004770
   12d7c:	svclt	0x00004770
   12d80:	svclt	0x00004770
   12d84:	andmi	pc, r0, r0, lsr #32
   12d88:	svclt	0x00004770
   12d8c:	svclt	0x00004770
   12d90:	ldrbmi	fp, [r0, -r0, lsl #5]!
   12d94:	andmi	pc, r0, r0, lsr #32
   12d98:	svclt	0x00004770
   12d9c:	svclt	0x00004770
   12da0:	andmi	pc, r0, r0, lsr #32
   12da4:	svclt	0x00004770
   12da8:	ldrbmi	fp, [r0, -r0, lsl #5]!
   12dac:	svclt	0x00004770
   12db0:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12db4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12db8:			; <UNDEFINED> instruction: 0xf0005c18
   12dbc:	ldrbmi	r0, [r0, -r8]!
   12dc0:	ldrbmi	r2, [r0, -r0]!
   12dc4:	andeq	r4, r1, r2, lsl #15
   12dc8:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12dcc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12dd0:			; <UNDEFINED> instruction: 0xf0005c18
   12dd4:	ldrbmi	r0, [r0, -r4]!
   12dd8:	ldrbmi	r2, [r0, -r0]!
   12ddc:	andeq	r4, r1, sl, ror #14
   12de0:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12de4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12de8:			; <UNDEFINED> instruction: 0xf0005c18
   12dec:	ldrbmi	r0, [r0, -r7]!
   12df0:	ldrbmi	r2, [r0, -r0]!
   12df4:	andeq	r4, r1, r2, asr r7
   12df8:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12dfc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e00:			; <UNDEFINED> instruction: 0xf0005c18
   12e04:	ldrbmi	r0, [r0, -r4, asr #32]!
   12e08:	ldrbmi	r2, [r0, -r0]!
   12e0c:	andeq	r4, r1, sl, lsr r7
   12e10:	msreq	CPSR_, #160, 2	; 0x28
   12e14:			; <UNDEFINED> instruction: 0xf383fab3
   12e18:	ldmdacs	pc!, {r0, r1, r3, r4, r6, r8, fp}^	; <UNPREDICTABLE>
   12e1c:			; <UNDEFINED> instruction: 0xf043bf88
   12e20:	stmdblt	fp!, {r0, r8, r9}
   12e24:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e28:			; <UNDEFINED> instruction: 0xf0005c18
   12e2c:			; <UNDEFINED> instruction: 0x4770005f
   12e30:	ldrbmi	r2, [r0, -r0]!
   12e34:	andeq	r4, r1, r2, lsl r7
   12e38:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12e3c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e40:			; <UNDEFINED> instruction: 0xf0005c18
   12e44:			; <UNDEFINED> instruction: 0x4770005f
   12e48:	ldrbmi	r2, [r0, -r0]!
   12e4c:	strdeq	r4, [r1], -sl
   12e50:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12e54:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e58:			; <UNDEFINED> instruction: 0xf0005c18
   12e5c:	ldrbmi	r0, [r0, -r3]!
   12e60:	ldrbmi	r2, [r0, -r0]!
   12e64:	andeq	r4, r1, r2, ror #13
   12e68:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12e6c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e70:			; <UNDEFINED> instruction: 0xf0005c18
   12e74:	ldrbmi	r0, [r0, -r1]!
   12e78:	ldrbmi	r2, [r0, -r0]!
   12e7c:	andeq	r4, r1, sl, asr #13
   12e80:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12e84:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12e88:			; <UNDEFINED> instruction: 0xf0005c18
   12e8c:	ldrbmi	r0, [r0, -r2]!
   12e90:	ldrbmi	r2, [r0, -r0]!
   12e94:			; <UNDEFINED> instruction: 0x000146b2
   12e98:	stmdale	r5, {r0, r1, r2, r3, r4, r5, r6, fp, sp}
   12e9c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   12ea0:			; <UNDEFINED> instruction: 0xf0005c18
   12ea4:	ldrbmi	r0, [r0, -r0, lsr #32]!
   12ea8:	ldrbmi	r2, [r0, -r0]!
   12eac:	muleq	r1, sl, r6
   12eb0:	svclt	0x00081e4a
   12eb4:			; <UNDEFINED> instruction: 0xf0c04770
   12eb8:	addmi	r8, r8, #36, 2
   12ebc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   12ec0:			; <UNDEFINED> instruction: 0xf0004211
   12ec4:	blx	fec33328 <fputs@plt+0xfec2eff0>
   12ec8:	blx	fec8fcd0 <fputs@plt+0xfec8b998>
   12ecc:	bl	fe8cf8d8 <fputs@plt+0xfe8cb5a0>
   12ed0:			; <UNDEFINED> instruction: 0xf1c30303
   12ed4:	andge	r0, r4, #2080374784	; 0x7c000000
   12ed8:	movwne	lr, #15106	; 0x3b02
   12edc:	andeq	pc, r0, #79	; 0x4f
   12ee0:	svclt	0x0000469f
   12ee4:	andhi	pc, r0, pc, lsr #7
   12ee8:	svcvc	0x00c1ebb0
   12eec:	bl	10c2af4 <fputs@plt+0x10be7bc>
   12ef0:	svclt	0x00280202
   12ef4:	sbcvc	lr, r1, r0, lsr #23
   12ef8:	svcvc	0x0081ebb0
   12efc:	bl	10c2b04 <fputs@plt+0x10be7cc>
   12f00:	svclt	0x00280202
   12f04:	addvc	lr, r1, r0, lsr #23
   12f08:	svcvc	0x0041ebb0
   12f0c:	bl	10c2b14 <fputs@plt+0x10be7dc>
   12f10:	svclt	0x00280202
   12f14:	subvc	lr, r1, r0, lsr #23
   12f18:	svcvc	0x0001ebb0
   12f1c:	bl	10c2b24 <fputs@plt+0x10be7ec>
   12f20:	svclt	0x00280202
   12f24:	andvc	lr, r1, r0, lsr #23
   12f28:	svcvs	0x00c1ebb0
   12f2c:	bl	10c2b34 <fputs@plt+0x10be7fc>
   12f30:	svclt	0x00280202
   12f34:	sbcvs	lr, r1, r0, lsr #23
   12f38:	svcvs	0x0081ebb0
   12f3c:	bl	10c2b44 <fputs@plt+0x10be80c>
   12f40:	svclt	0x00280202
   12f44:	addvs	lr, r1, r0, lsr #23
   12f48:	svcvs	0x0041ebb0
   12f4c:	bl	10c2b54 <fputs@plt+0x10be81c>
   12f50:	svclt	0x00280202
   12f54:	subvs	lr, r1, r0, lsr #23
   12f58:	svcvs	0x0001ebb0
   12f5c:	bl	10c2b64 <fputs@plt+0x10be82c>
   12f60:	svclt	0x00280202
   12f64:	andvs	lr, r1, r0, lsr #23
   12f68:	svcpl	0x00c1ebb0
   12f6c:	bl	10c2b74 <fputs@plt+0x10be83c>
   12f70:	svclt	0x00280202
   12f74:	sbcpl	lr, r1, r0, lsr #23
   12f78:	svcpl	0x0081ebb0
   12f7c:	bl	10c2b84 <fputs@plt+0x10be84c>
   12f80:	svclt	0x00280202
   12f84:	addpl	lr, r1, r0, lsr #23
   12f88:	svcpl	0x0041ebb0
   12f8c:	bl	10c2b94 <fputs@plt+0x10be85c>
   12f90:	svclt	0x00280202
   12f94:	subpl	lr, r1, r0, lsr #23
   12f98:	svcpl	0x0001ebb0
   12f9c:	bl	10c2ba4 <fputs@plt+0x10be86c>
   12fa0:	svclt	0x00280202
   12fa4:	andpl	lr, r1, r0, lsr #23
   12fa8:	svcmi	0x00c1ebb0
   12fac:	bl	10c2bb4 <fputs@plt+0x10be87c>
   12fb0:	svclt	0x00280202
   12fb4:	sbcmi	lr, r1, r0, lsr #23
   12fb8:	svcmi	0x0081ebb0
   12fbc:	bl	10c2bc4 <fputs@plt+0x10be88c>
   12fc0:	svclt	0x00280202
   12fc4:	addmi	lr, r1, r0, lsr #23
   12fc8:	svcmi	0x0041ebb0
   12fcc:	bl	10c2bd4 <fputs@plt+0x10be89c>
   12fd0:	svclt	0x00280202
   12fd4:	submi	lr, r1, r0, lsr #23
   12fd8:	svcmi	0x0001ebb0
   12fdc:	bl	10c2be4 <fputs@plt+0x10be8ac>
   12fe0:	svclt	0x00280202
   12fe4:	andmi	lr, r1, r0, lsr #23
   12fe8:	svccc	0x00c1ebb0
   12fec:	bl	10c2bf4 <fputs@plt+0x10be8bc>
   12ff0:	svclt	0x00280202
   12ff4:	sbccc	lr, r1, r0, lsr #23
   12ff8:	svccc	0x0081ebb0
   12ffc:	bl	10c2c04 <fputs@plt+0x10be8cc>
   13000:	svclt	0x00280202
   13004:	addcc	lr, r1, r0, lsr #23
   13008:	svccc	0x0041ebb0
   1300c:	bl	10c2c14 <fputs@plt+0x10be8dc>
   13010:	svclt	0x00280202
   13014:	subcc	lr, r1, r0, lsr #23
   13018:	svccc	0x0001ebb0
   1301c:	bl	10c2c24 <fputs@plt+0x10be8ec>
   13020:	svclt	0x00280202
   13024:	andcc	lr, r1, r0, lsr #23
   13028:	svccs	0x00c1ebb0
   1302c:	bl	10c2c34 <fputs@plt+0x10be8fc>
   13030:	svclt	0x00280202
   13034:	sbccs	lr, r1, r0, lsr #23
   13038:	svccs	0x0081ebb0
   1303c:	bl	10c2c44 <fputs@plt+0x10be90c>
   13040:	svclt	0x00280202
   13044:	addcs	lr, r1, r0, lsr #23
   13048:	svccs	0x0041ebb0
   1304c:	bl	10c2c54 <fputs@plt+0x10be91c>
   13050:	svclt	0x00280202
   13054:	subcs	lr, r1, r0, lsr #23
   13058:	svccs	0x0001ebb0
   1305c:	bl	10c2c64 <fputs@plt+0x10be92c>
   13060:	svclt	0x00280202
   13064:	andcs	lr, r1, r0, lsr #23
   13068:	svcne	0x00c1ebb0
   1306c:	bl	10c2c74 <fputs@plt+0x10be93c>
   13070:	svclt	0x00280202
   13074:	sbcne	lr, r1, r0, lsr #23
   13078:	svcne	0x0081ebb0
   1307c:	bl	10c2c84 <fputs@plt+0x10be94c>
   13080:	svclt	0x00280202
   13084:	addne	lr, r1, r0, lsr #23
   13088:	svcne	0x0041ebb0
   1308c:	bl	10c2c94 <fputs@plt+0x10be95c>
   13090:	svclt	0x00280202
   13094:	subne	lr, r1, r0, lsr #23
   13098:	svcne	0x0001ebb0
   1309c:	bl	10c2ca4 <fputs@plt+0x10be96c>
   130a0:	svclt	0x00280202
   130a4:	andne	lr, r1, r0, lsr #23
   130a8:	svceq	0x00c1ebb0
   130ac:	bl	10c2cb4 <fputs@plt+0x10be97c>
   130b0:	svclt	0x00280202
   130b4:	sbceq	lr, r1, r0, lsr #23
   130b8:	svceq	0x0081ebb0
   130bc:	bl	10c2cc4 <fputs@plt+0x10be98c>
   130c0:	svclt	0x00280202
   130c4:	addeq	lr, r1, r0, lsr #23
   130c8:	svceq	0x0041ebb0
   130cc:	bl	10c2cd4 <fputs@plt+0x10be99c>
   130d0:	svclt	0x00280202
   130d4:	subeq	lr, r1, r0, lsr #23
   130d8:	svceq	0x0001ebb0
   130dc:	bl	10c2ce4 <fputs@plt+0x10be9ac>
   130e0:	svclt	0x00280202
   130e4:	andeq	lr, r1, r0, lsr #23
   130e8:			; <UNDEFINED> instruction: 0x47704610
   130ec:	andcs	fp, r1, ip, lsl #30
   130f0:	ldrbmi	r2, [r0, -r0]!
   130f4:			; <UNDEFINED> instruction: 0xf281fab1
   130f8:	andseq	pc, pc, #-2147483600	; 0x80000030
   130fc:			; <UNDEFINED> instruction: 0xf002fa20
   13100:	tstlt	r8, r0, ror r7
   13104:	rscscc	pc, pc, pc, asr #32
   13108:	bllt	fe2cf110 <fputs@plt+0xfe2cadd8>
   1310c:	rscsle	r2, r8, r0, lsl #18
   13110:	andmi	lr, r3, sp, lsr #18
   13114:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   13118:			; <UNDEFINED> instruction: 0x4006e8bd
   1311c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   13120:	smlatbeq	r3, r1, fp, lr
   13124:	svclt	0x00004770
   13128:			; <UNDEFINED> instruction: 0xf0002900
   1312c:	b	fe03362c <fputs@plt+0xfe02f2f4>
   13130:	svclt	0x00480c01
   13134:	cdpne	2, 4, cr4, cr10, cr9, {2}
   13138:	tsthi	pc, r0	; <UNPREDICTABLE>
   1313c:	svclt	0x00480003
   13140:	addmi	r4, fp, #805306372	; 0x30000004
   13144:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   13148:			; <UNDEFINED> instruction: 0xf0004211
   1314c:	blx	fecf35e0 <fputs@plt+0xfecef2a8>
   13150:	blx	fec8fb64 <fputs@plt+0xfec8b82c>
   13154:	bl	fe84f360 <fputs@plt+0xfe84b028>
   13158:			; <UNDEFINED> instruction: 0xf1c20202
   1315c:	andge	r0, r4, pc, lsl r2
   13160:	andne	lr, r2, #0, 22
   13164:	andeq	pc, r0, pc, asr #32
   13168:	svclt	0x00004697
   1316c:	andhi	pc, r0, pc, lsr #7
   13170:	svcvc	0x00c1ebb3
   13174:	bl	1042d7c <fputs@plt+0x103ea44>
   13178:	svclt	0x00280000
   1317c:	bicvc	lr, r1, #166912	; 0x28c00
   13180:	svcvc	0x0081ebb3
   13184:	bl	1042d8c <fputs@plt+0x103ea54>
   13188:	svclt	0x00280000
   1318c:	orrvc	lr, r1, #166912	; 0x28c00
   13190:	svcvc	0x0041ebb3
   13194:	bl	1042d9c <fputs@plt+0x103ea64>
   13198:	svclt	0x00280000
   1319c:	movtvc	lr, #7075	; 0x1ba3
   131a0:	svcvc	0x0001ebb3
   131a4:	bl	1042dac <fputs@plt+0x103ea74>
   131a8:	svclt	0x00280000
   131ac:	movwvc	lr, #7075	; 0x1ba3
   131b0:	svcvs	0x00c1ebb3
   131b4:	bl	1042dbc <fputs@plt+0x103ea84>
   131b8:	svclt	0x00280000
   131bc:	bicvs	lr, r1, #166912	; 0x28c00
   131c0:	svcvs	0x0081ebb3
   131c4:	bl	1042dcc <fputs@plt+0x103ea94>
   131c8:	svclt	0x00280000
   131cc:	orrvs	lr, r1, #166912	; 0x28c00
   131d0:	svcvs	0x0041ebb3
   131d4:	bl	1042ddc <fputs@plt+0x103eaa4>
   131d8:	svclt	0x00280000
   131dc:	movtvs	lr, #7075	; 0x1ba3
   131e0:	svcvs	0x0001ebb3
   131e4:	bl	1042dec <fputs@plt+0x103eab4>
   131e8:	svclt	0x00280000
   131ec:	movwvs	lr, #7075	; 0x1ba3
   131f0:	svcpl	0x00c1ebb3
   131f4:	bl	1042dfc <fputs@plt+0x103eac4>
   131f8:	svclt	0x00280000
   131fc:	bicpl	lr, r1, #166912	; 0x28c00
   13200:	svcpl	0x0081ebb3
   13204:	bl	1042e0c <fputs@plt+0x103ead4>
   13208:	svclt	0x00280000
   1320c:	orrpl	lr, r1, #166912	; 0x28c00
   13210:	svcpl	0x0041ebb3
   13214:	bl	1042e1c <fputs@plt+0x103eae4>
   13218:	svclt	0x00280000
   1321c:	movtpl	lr, #7075	; 0x1ba3
   13220:	svcpl	0x0001ebb3
   13224:	bl	1042e2c <fputs@plt+0x103eaf4>
   13228:	svclt	0x00280000
   1322c:	movwpl	lr, #7075	; 0x1ba3
   13230:	svcmi	0x00c1ebb3
   13234:	bl	1042e3c <fputs@plt+0x103eb04>
   13238:	svclt	0x00280000
   1323c:	bicmi	lr, r1, #166912	; 0x28c00
   13240:	svcmi	0x0081ebb3
   13244:	bl	1042e4c <fputs@plt+0x103eb14>
   13248:	svclt	0x00280000
   1324c:	orrmi	lr, r1, #166912	; 0x28c00
   13250:	svcmi	0x0041ebb3
   13254:	bl	1042e5c <fputs@plt+0x103eb24>
   13258:	svclt	0x00280000
   1325c:	movtmi	lr, #7075	; 0x1ba3
   13260:	svcmi	0x0001ebb3
   13264:	bl	1042e6c <fputs@plt+0x103eb34>
   13268:	svclt	0x00280000
   1326c:	movwmi	lr, #7075	; 0x1ba3
   13270:	svccc	0x00c1ebb3
   13274:	bl	1042e7c <fputs@plt+0x103eb44>
   13278:	svclt	0x00280000
   1327c:	biccc	lr, r1, #166912	; 0x28c00
   13280:	svccc	0x0081ebb3
   13284:	bl	1042e8c <fputs@plt+0x103eb54>
   13288:	svclt	0x00280000
   1328c:	orrcc	lr, r1, #166912	; 0x28c00
   13290:	svccc	0x0041ebb3
   13294:	bl	1042e9c <fputs@plt+0x103eb64>
   13298:	svclt	0x00280000
   1329c:	movtcc	lr, #7075	; 0x1ba3
   132a0:	svccc	0x0001ebb3
   132a4:	bl	1042eac <fputs@plt+0x103eb74>
   132a8:	svclt	0x00280000
   132ac:	movwcc	lr, #7075	; 0x1ba3
   132b0:	svccs	0x00c1ebb3
   132b4:	bl	1042ebc <fputs@plt+0x103eb84>
   132b8:	svclt	0x00280000
   132bc:	biccs	lr, r1, #166912	; 0x28c00
   132c0:	svccs	0x0081ebb3
   132c4:	bl	1042ecc <fputs@plt+0x103eb94>
   132c8:	svclt	0x00280000
   132cc:	orrcs	lr, r1, #166912	; 0x28c00
   132d0:	svccs	0x0041ebb3
   132d4:	bl	1042edc <fputs@plt+0x103eba4>
   132d8:	svclt	0x00280000
   132dc:	movtcs	lr, #7075	; 0x1ba3
   132e0:	svccs	0x0001ebb3
   132e4:	bl	1042eec <fputs@plt+0x103ebb4>
   132e8:	svclt	0x00280000
   132ec:	movwcs	lr, #7075	; 0x1ba3
   132f0:	svcne	0x00c1ebb3
   132f4:	bl	1042efc <fputs@plt+0x103ebc4>
   132f8:	svclt	0x00280000
   132fc:	bicne	lr, r1, #166912	; 0x28c00
   13300:	svcne	0x0081ebb3
   13304:	bl	1042f0c <fputs@plt+0x103ebd4>
   13308:	svclt	0x00280000
   1330c:	orrne	lr, r1, #166912	; 0x28c00
   13310:	svcne	0x0041ebb3
   13314:	bl	1042f1c <fputs@plt+0x103ebe4>
   13318:	svclt	0x00280000
   1331c:	movtne	lr, #7075	; 0x1ba3
   13320:	svcne	0x0001ebb3
   13324:	bl	1042f2c <fputs@plt+0x103ebf4>
   13328:	svclt	0x00280000
   1332c:	movwne	lr, #7075	; 0x1ba3
   13330:	svceq	0x00c1ebb3
   13334:	bl	1042f3c <fputs@plt+0x103ec04>
   13338:	svclt	0x00280000
   1333c:	biceq	lr, r1, #166912	; 0x28c00
   13340:	svceq	0x0081ebb3
   13344:	bl	1042f4c <fputs@plt+0x103ec14>
   13348:	svclt	0x00280000
   1334c:	orreq	lr, r1, #166912	; 0x28c00
   13350:	svceq	0x0041ebb3
   13354:	bl	1042f5c <fputs@plt+0x103ec24>
   13358:	svclt	0x00280000
   1335c:	movteq	lr, #7075	; 0x1ba3
   13360:	svceq	0x0001ebb3
   13364:	bl	1042f6c <fputs@plt+0x103ec34>
   13368:	svclt	0x00280000
   1336c:	movweq	lr, #7075	; 0x1ba3
   13370:	svceq	0x0000f1bc
   13374:	submi	fp, r0, #72, 30	; 0x120
   13378:	b	fe725140 <fputs@plt+0xfe720e08>
   1337c:	svclt	0x00480f00
   13380:	ldrbmi	r4, [r0, -r0, asr #4]!
   13384:	andcs	fp, r0, r8, lsr pc
   13388:	b	1402fa0 <fputs@plt+0x13fec68>
   1338c:			; <UNDEFINED> instruction: 0xf04070ec
   13390:	ldrbmi	r0, [r0, -r1]!
   13394:			; <UNDEFINED> instruction: 0xf281fab1
   13398:	andseq	pc, pc, #-2147483600	; 0x80000030
   1339c:	svceq	0x0000f1bc
   133a0:			; <UNDEFINED> instruction: 0xf002fa23
   133a4:	submi	fp, r0, #72, 30	; 0x120
   133a8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   133ac:			; <UNDEFINED> instruction: 0xf06fbfc8
   133b0:	svclt	0x00b84000
   133b4:	andmi	pc, r0, pc, asr #32
   133b8:	blt	ccf3c0 <fputs@plt+0xccb088>
   133bc:	rscsle	r2, r4, r0, lsl #18
   133c0:	andmi	lr, r3, sp, lsr #18
   133c4:	mrc2	7, 5, pc, cr3, cr15, {7}
   133c8:			; <UNDEFINED> instruction: 0x4006e8bd
   133cc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   133d0:	smlatbeq	r3, r1, fp, lr
   133d4:	svclt	0x00004770
   133d8:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   133dc:	svclt	0x0000e002
   133e0:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   133e4:	b	14008ac <fputs@plt+0x13fc574>
   133e8:	b	13d44f4 <fputs@plt+0x13d01bc>
   133ec:	b	fe514900 <fputs@plt+0xfe5105c8>
   133f0:	svclt	0x00080f05
   133f4:	svceq	0x0002ea90
   133f8:	b	154307c <fputs@plt+0x153ed44>
   133fc:	b	1556404 <fputs@plt+0x15520cc>
   13400:	b	1fd6410 <fputs@plt+0x1fd20d8>
   13404:	b	1fea59c <fputs@plt+0x1fe6264>
   13408:			; <UNDEFINED> instruction: 0xf0005c65
   1340c:	b	13f379c <fputs@plt+0x13ef464>
   13410:	bl	ff528568 <fputs@plt+0xff524230>
   13414:	svclt	0x00b85555
   13418:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   1341c:	b	fe0244d4 <fputs@plt+0xfe02019c>
   13420:	b	fe053c30 <fputs@plt+0xfe04f8f8>
   13424:	b	fe094038 <fputs@plt+0xfe08fd00>
   13428:	b	fe0d3430 <fputs@plt+0xfe0cf0f8>
   1342c:	b	fe013838 <fputs@plt+0xfe00f500>
   13430:	b	fe053c40 <fputs@plt+0xfe04f908>
   13434:	ldccs	3, cr0, [r6, #-12]!
   13438:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   1343c:	svcmi	0x0000f011
   13440:	tstcc	r1, pc, asr #20
   13444:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   13448:	tstcc	r1, ip, asr #20
   1344c:	submi	sp, r0, #2
   13450:	cmpeq	r1, r1, ror #22
   13454:	svcmi	0x0000f013
   13458:	movwcc	lr, #14927	; 0x3a4f
   1345c:	tstcc	r3, #76, 20	; 0x4c000
   13460:	subsmi	sp, r2, #2
   13464:	movteq	lr, #15203	; 0x3b63
   13468:	svceq	0x0005ea94
   1346c:	adchi	pc, r7, r0
   13470:	streq	pc, [r1], #-420	; 0xfffffe5c
   13474:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   13478:	blx	ca0b4 <fputs@plt+0xc5d7c>
   1347c:	blx	8d24bc <fputs@plt+0x8ce184>
   13480:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   13484:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   13488:	vpmax.s8	d15, d14, d3
   1348c:	blx	10d9694 <fputs@plt+0x10d535c>
   13490:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   13494:			; <UNDEFINED> instruction: 0xf1a5e00e
   13498:			; <UNDEFINED> instruction: 0xf10e0520
   1349c:	bcs	56d24 <fputs@plt+0x529ec>
   134a0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   134a4:			; <UNDEFINED> instruction: 0xf04cbf28
   134a8:	blx	10d64b8 <fputs@plt+0x10d2180>
   134ac:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   134b0:	mvnvc	lr, r1, asr fp
   134b4:	strmi	pc, [r0, #-1]
   134b8:			; <UNDEFINED> instruction: 0xf04fd507
   134bc:			; <UNDEFINED> instruction: 0xf1dc0e00
   134c0:	bl	1f964c8 <fputs@plt+0x1f92190>
   134c4:	bl	1b934cc <fputs@plt+0x1b8f194>
   134c8:			; <UNDEFINED> instruction: 0xf5b10101
   134cc:	tstle	fp, #128, 30	; 0x200
   134d0:	svcne	0x0000f5b1
   134d4:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   134d8:	eorseq	lr, r0, pc, asr sl
   134dc:			; <UNDEFINED> instruction: 0x0c3cea4f
   134e0:	streq	pc, [r1], #-260	; 0xfffffefc
   134e4:	subpl	lr, r4, #323584	; 0x4f000
   134e8:	svceq	0x0080f512
   134ec:	addshi	pc, sl, r0, lsl #1
   134f0:	svcmi	0x0000f1bc
   134f4:	b	180311c <fputs@plt+0x17fede4>
   134f8:			; <UNDEFINED> instruction: 0xf1500c50
   134fc:	bl	1053504 <fputs@plt+0x104f1cc>
   13500:	b	1067918 <fputs@plt+0x10635e0>
   13504:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   13508:	mcrreq	10, 5, lr, ip, cr15
   1350c:	bl	1063a14 <fputs@plt+0x105f6dc>
   13510:	stfccs	f0, [r1], {1}
   13514:			; <UNDEFINED> instruction: 0xf5b1bf28
   13518:	rscle	r1, r9, #128, 30	; 0x200
   1351c:	svceq	0x0000f091
   13520:	strmi	fp, [r1], -r4, lsl #30
   13524:	blx	fec5b52c <fputs@plt+0xfec571f4>
   13528:	svclt	0x0008f381
   1352c:			; <UNDEFINED> instruction: 0xf1a33320
   13530:			; <UNDEFINED> instruction: 0xf1b3030b
   13534:	ble	313dbc <fputs@plt+0x30fa84>
   13538:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   1353c:	ldfeqd	f7, [r4], {2}
   13540:	andeq	pc, ip, #-2147483600	; 0x80000030
   13544:			; <UNDEFINED> instruction: 0xf00cfa01
   13548:			; <UNDEFINED> instruction: 0xf102fa21
   1354c:			; <UNDEFINED> instruction: 0xf102e00c
   13550:	svclt	0x00d80214
   13554:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   13558:			; <UNDEFINED> instruction: 0xf102fa01
   1355c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   13560:	b	10834d8 <fputs@plt+0x107f1a0>
   13564:	addsmi	r0, r0, ip, lsl #2
   13568:	svclt	0x00a21ae4
   1356c:	tstpl	r4, r1, lsl #22
   13570:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   13574:	streq	lr, [r4], #-2671	; 0xfffff591
   13578:	ble	7225fc <fputs@plt+0x71e2c4>
   1357c:	cfstrsle	mvf3, [lr], {12}
   13580:	ldreq	pc, [r4], #-260	; 0xfffffefc
   13584:	eoreq	pc, r0, #196, 2	; 0x31
   13588:			; <UNDEFINED> instruction: 0xf004fa20
   1358c:	vpmax.u8	d15, d2, d1
   13590:	andeq	lr, r3, r0, asr #20
   13594:	vpmax.u8	d15, d4, d17
   13598:	tsteq	r3, r5, asr #20
   1359c:			; <UNDEFINED> instruction: 0xf1c4bd30
   135a0:			; <UNDEFINED> instruction: 0xf1c4040c
   135a4:	blx	813e2c <fputs@plt+0x80faf4>
   135a8:	blx	8f5b8 <fputs@plt+0x8b280>
   135ac:	b	10501c4 <fputs@plt+0x104be8c>
   135b0:	strtmi	r0, [r9], -r3
   135b4:	blx	882a7c <fputs@plt+0x87e744>
   135b8:	strtmi	pc, [r9], -r4
   135bc:			; <UNDEFINED> instruction: 0xf094bd30
   135c0:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   135c4:	svclt	0x00061380
   135c8:	orrne	pc, r0, r1, lsl #9
   135cc:	cfstrscc	mvf3, [r1, #-4]
   135d0:	b	200d310 <fputs@plt+0x2008fd8>
   135d4:	svclt	0x00185c64
   135d8:			; <UNDEFINED> instruction: 0x5c65ea7f
   135dc:	b	fe547688 <fputs@plt+0xfe543350>
   135e0:	svclt	0x00080f05
   135e4:	svceq	0x0002ea90
   135e8:	b	1547604 <fputs@plt+0x15432cc>
   135ec:	svclt	0x00040c00
   135f0:			; <UNDEFINED> instruction: 0x46104619
   135f4:	b	fe482abc <fputs@plt+0xfe47e784>
   135f8:	svclt	0x001e0f03
   135fc:	andcs	r2, r0, r0, lsl #2
   13600:	b	1802ac8 <fputs@plt+0x17fe790>
   13604:	tstle	r5, r4, asr ip
   13608:	cmpmi	r9, r0, asr #32
   1360c:			; <UNDEFINED> instruction: 0xf041bf28
   13610:	ldflts	f4, [r0, #-0]
   13614:	streq	pc, [r0], #1300	; 0x514
   13618:			; <UNDEFINED> instruction: 0xf501bf3c
   1361c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   13620:	strmi	pc, [r0, #-1]
   13624:	mvnsmi	pc, r5, asr #32
   13628:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   1362c:	andeq	pc, r0, pc, asr #32
   13630:	b	2002af8 <fputs@plt+0x1ffe7c0>
   13634:	svclt	0x001a5c64
   13638:			; <UNDEFINED> instruction: 0x46104619
   1363c:			; <UNDEFINED> instruction: 0x5c65ea7f
   13640:			; <UNDEFINED> instruction: 0x460bbf1c
   13644:	b	1424e54 <fputs@plt+0x1420b1c>
   13648:	svclt	0x00063401
   1364c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   13650:	svceq	0x0003ea91
   13654:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   13658:	svclt	0x0000bd30
   1365c:	svceq	0x0000f090
   13660:	tstcs	r0, r4, lsl #30
   13664:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   13668:	strvs	pc, [r0], #1103	; 0x44f
   1366c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   13670:	streq	pc, [r0, #-79]	; 0xffffffb1
   13674:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   13678:	svclt	0x0000e750
   1367c:	svceq	0x0000f090
   13680:	tstcs	r0, r4, lsl #30
   13684:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   13688:	strvs	pc, [r0], #1103	; 0x44f
   1368c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   13690:	strmi	pc, [r0, #-16]
   13694:	submi	fp, r0, #72, 30	; 0x120
   13698:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1369c:	svclt	0x0000e73e
   136a0:	b	13d37b0 <fputs@plt+0x13cf478>
   136a4:	b	13d3e34 <fputs@plt+0x13cfafc>
   136a8:	b	13d3b74 <fputs@plt+0x13cf83c>
   136ac:	svclt	0x001f7002
   136b0:	cmnmi	pc, #18	; <UNPREDICTABLE>
   136b4:	svcmi	0x007ff093
   136b8:	msrpl	SPSR_, r1, lsl #1
   136bc:			; <UNDEFINED> instruction: 0xf0324770
   136c0:	svclt	0x0008427f
   136c4:			; <UNDEFINED> instruction: 0xf0934770
   136c8:	svclt	0x00044f7f
   136cc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   136d0:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   136d4:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   136d8:	strmi	pc, [r0, #-1]
   136dc:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   136e0:	svclt	0x0000e71c
   136e4:	andeq	lr, r1, #80, 20	; 0x50000
   136e8:	ldrbmi	fp, [r0, -r8, lsl #30]!
   136ec:			; <UNDEFINED> instruction: 0xf04fb530
   136f0:	and	r0, sl, r0, lsl #10
   136f4:	andeq	lr, r1, #80, 20	; 0x50000
   136f8:	ldrbmi	fp, [r0, -r8, lsl #30]!
   136fc:			; <UNDEFINED> instruction: 0xf011b530
   13700:	strle	r4, [r2, #-1280]	; 0xfffffb00
   13704:	bl	186400c <fputs@plt+0x185fcd4>
   13708:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   1370c:			; <UNDEFINED> instruction: 0xf1046480
   13710:	b	17d47e0 <fputs@plt+0x17d04a8>
   13714:			; <UNDEFINED> instruction: 0xf43f5c91
   13718:			; <UNDEFINED> instruction: 0xf04faed8
   1371c:	b	17d3f30 <fputs@plt+0x17cfbf8>
   13720:	svclt	0x00180cdc
   13724:	b	17dff38 <fputs@plt+0x17dbc00>
   13728:	svclt	0x00180cdc
   1372c:	bl	9ff40 <fputs@plt+0x9bc08>
   13730:			; <UNDEFINED> instruction: 0xf1c202dc
   13734:	blx	143bc <fputs@plt+0x10084>
   13738:	blx	85274c <fputs@plt+0x84e414>
   1373c:	blx	8f74c <fputs@plt+0x8b414>
   13740:	b	1052f54 <fputs@plt+0x104ec1c>
   13744:	blx	853784 <fputs@plt+0x84f44c>
   13748:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   1374c:	svclt	0x0000e6bd
   13750:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   13754:	svclt	0x00be2900
   13758:			; <UNDEFINED> instruction: 0xf04f2000
   1375c:	and	r4, r6, r0, lsl #2
   13760:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   13764:			; <UNDEFINED> instruction: 0xf06fbf1c
   13768:			; <UNDEFINED> instruction: 0xf04f4100
   1376c:			; <UNDEFINED> instruction: 0xf00030ff
   13770:			; <UNDEFINED> instruction: 0xf1adb857
   13774:	stmdb	sp!, {r3, sl, fp}^
   13778:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   1377c:	blcs	4a3a8 <fputs@plt+0x46070>
   13780:			; <UNDEFINED> instruction: 0xf000db1a
   13784:			; <UNDEFINED> instruction: 0xf8ddf88d
   13788:	ldmib	sp, {r2, sp, lr, pc}^
   1378c:	andlt	r2, r4, r2, lsl #6
   13790:	submi	r4, r0, #112, 14	; 0x1c00000
   13794:	cmpeq	r1, r1, ror #22
   13798:	blle	6de3a0 <fputs@plt+0x6da068>
   1379c:			; <UNDEFINED> instruction: 0xf880f000
   137a0:	ldrd	pc, [r4], -sp
   137a4:	movwcs	lr, #10717	; 0x29dd
   137a8:	submi	fp, r0, #4
   137ac:	cmpeq	r1, r1, ror #22
   137b0:	bl	18e4100 <fputs@plt+0x18dfdc8>
   137b4:	ldrbmi	r0, [r0, -r3, asr #6]!
   137b8:	bl	18e4108 <fputs@plt+0x18dfdd0>
   137bc:			; <UNDEFINED> instruction: 0xf0000343
   137c0:			; <UNDEFINED> instruction: 0xf8ddf86f
   137c4:	ldmib	sp, {r2, sp, lr, pc}^
   137c8:	andlt	r2, r4, r2, lsl #6
   137cc:	bl	18640d4 <fputs@plt+0x185fd9c>
   137d0:	ldrbmi	r0, [r0, -r1, asr #2]!
   137d4:	bl	18e4124 <fputs@plt+0x18dfdec>
   137d8:			; <UNDEFINED> instruction: 0xf0000343
   137dc:			; <UNDEFINED> instruction: 0xf8ddf861
   137e0:	ldmib	sp, {r2, sp, lr, pc}^
   137e4:	andlt	r2, r4, r2, lsl #6
   137e8:	bl	18e4138 <fputs@plt+0x18dfe00>
   137ec:	ldrbmi	r0, [r0, -r3, asr #6]!
   137f0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   137f4:	svclt	0x00082900
   137f8:	svclt	0x001c2800
   137fc:	mvnscc	pc, pc, asr #32
   13800:	rscscc	pc, pc, pc, asr #32
   13804:	stmdalt	ip, {ip, sp, lr, pc}
   13808:	stfeqd	f7, [r8], {173}	; 0xad
   1380c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   13810:			; <UNDEFINED> instruction: 0xf846f000
   13814:	ldrd	pc, [r4], -sp
   13818:	movwcs	lr, #10717	; 0x29dd
   1381c:	ldrbmi	fp, [r0, -r4]!
   13820:			; <UNDEFINED> instruction: 0xf04fb502
   13824:			; <UNDEFINED> instruction: 0xf7f00008
   13828:	vstrlt	d14, [r2, #-904]	; 0xfffffc78
   1382c:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
   13830:	mcrr	6, 0, r4, r3, cr11
   13834:	vmov.32	r2, d5[1]
   13838:	vsqrt.f64	d23, d0
   1383c:	strle	pc, [r3], #-2576	; 0xfffff5f0
   13840:			; <UNDEFINED> instruction: 0x4008e8bd
   13844:	stmdalt	ip, {ip, sp, lr, pc}
   13848:	blvc	120f314 <fputs@plt+0x120afdc>
   1384c:	bleq	60e998 <fputs@plt+0x60a660>
   13850:			; <UNDEFINED> instruction: 0xf806f000
   13854:	bl	186415c <fputs@plt+0x185fe24>
   13858:	stflts	f0, [r8, #-260]	; 0xfffffefc
   1385c:	andeq	r0, r0, r0
   13860:	blvs	30eee4 <fputs@plt+0x30abac>
   13864:	bleq	60e970 <fputs@plt+0x60a638>
   13868:	blvs	1cf10c <fputs@plt+0x1cadd4>
   1386c:	blpl	2ceef0 <fputs@plt+0x2cabb8>
   13870:	blvs	ff1cf368 <fputs@plt+0xff1cb030>
   13874:	blmi	11cf35c <fputs@plt+0x11cb024>
   13878:	bne	44f0d8 <fputs@plt+0x44ada0>
   1387c:	blvc	118f094 <fputs@plt+0x118ad5c>
   13880:	blvc	ff20f478 <fputs@plt+0xff20b140>
   13884:	beq	fe44f0e8 <fputs@plt+0xfe44adb0>
   13888:	svclt	0x00004770
   1388c:	andhi	pc, r0, pc, lsr #7
   13890:	andeq	r0, r0, r0
   13894:	ldclcc	0, cr0, [r0]
   13898:	andeq	r0, r0, r0
   1389c:	mvnsmi	r0, r0
   138a0:	svclt	0x00084299
   138a4:	push	{r4, r7, r9, lr}
   138a8:			; <UNDEFINED> instruction: 0x46044ff0
   138ac:	andcs	fp, r0, r8, lsr pc
   138b0:			; <UNDEFINED> instruction: 0xf8dd460d
   138b4:	svclt	0x0038c024
   138b8:	cmnle	fp, #1048576	; 0x100000
   138bc:			; <UNDEFINED> instruction: 0x46994690
   138c0:			; <UNDEFINED> instruction: 0xf283fab3
   138c4:	rsbsle	r2, r0, r0, lsl #22
   138c8:			; <UNDEFINED> instruction: 0xf385fab5
   138cc:	rsble	r2, r8, r0, lsl #26
   138d0:			; <UNDEFINED> instruction: 0xf1a21ad2
   138d4:	blx	25715c <fputs@plt+0x252e24>
   138d8:	blx	2524e8 <fputs@plt+0x24e1b0>
   138dc:			; <UNDEFINED> instruction: 0xf1c2f30e
   138e0:	b	12d5568 <fputs@plt+0x12d1230>
   138e4:	blx	a164f8 <fputs@plt+0xa121c0>
   138e8:	b	131050c <fputs@plt+0x130c1d4>
   138ec:	blx	216500 <fputs@plt+0x2121c8>
   138f0:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   138f4:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   138f8:	andcs	fp, r0, ip, lsr pc
   138fc:	movwle	r4, #42497	; 0xa601
   13900:	bl	fed1b90c <fputs@plt+0xfed175d4>
   13904:	blx	14934 <fputs@plt+0x105fc>
   13908:	blx	84fd48 <fputs@plt+0x84ba10>
   1390c:	bl	1990530 <fputs@plt+0x198c1f8>
   13910:	tstmi	r9, #46137344	; 0x2c00000
   13914:	bcs	23b5c <fputs@plt+0x1f824>
   13918:	b	1407a10 <fputs@plt+0x14036d8>
   1391c:	b	13d5a8c <fputs@plt+0x13d1754>
   13920:	b	1215e94 <fputs@plt+0x1211b5c>
   13924:	ldrmi	r7, [r6], -fp, asr #17
   13928:	bl	fed4b95c <fputs@plt+0xfed47624>
   1392c:	bl	1954554 <fputs@plt+0x195021c>
   13930:	ldmne	fp, {r0, r3, r9, fp}^
   13934:	beq	2ce664 <fputs@plt+0x2ca32c>
   13938:			; <UNDEFINED> instruction: 0xf14a1c5c
   1393c:	cfsh32cc	mvfx0, mvfx1, #0
   13940:	strbmi	sp, [sp, #-7]
   13944:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   13948:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   1394c:	adfccsz	f4, f1, #5.0
   13950:	blx	188134 <fputs@plt+0x183dfc>
   13954:	blx	951578 <fputs@plt+0x94d240>
   13958:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   1395c:	vseleq.f32	s30, s28, s11
   13960:	blx	959d68 <fputs@plt+0x955a30>
   13964:	b	1111974 <fputs@plt+0x110d63c>
   13968:			; <UNDEFINED> instruction: 0xf1a2040e
   1396c:			; <UNDEFINED> instruction: 0xf1c20720
   13970:	blx	2151f8 <fputs@plt+0x210ec0>
   13974:	blx	150584 <fputs@plt+0x14c24c>
   13978:	blx	15159c <fputs@plt+0x14d264>
   1397c:	b	111018c <fputs@plt+0x110be54>
   13980:	blx	9145a4 <fputs@plt+0x91026c>
   13984:	bl	11911a4 <fputs@plt+0x118ce6c>
   13988:	teqmi	r3, #1073741824	; 0x40000000
   1398c:	strbmi	r1, [r5], -r0, lsl #21
   13990:	tsteq	r3, r1, ror #22
   13994:	svceq	0x0000f1bc
   13998:	stmib	ip, {r0, ip, lr, pc}^
   1399c:	pop	{r8, sl, lr}
   139a0:	blx	fed37968 <fputs@plt+0xfed33630>
   139a4:	msrcc	CPSR_, #132, 6	; 0x10000002
   139a8:	blx	fee4d7f8 <fputs@plt+0xfee494c0>
   139ac:	blx	fed903d4 <fputs@plt+0xfed8c09c>
   139b0:	eorcc	pc, r0, #335544322	; 0x14000002
   139b4:	orrle	r2, fp, r0, lsl #26
   139b8:	svclt	0x0000e7f3
   139bc:	mvnsmi	lr, #737280	; 0xb4000
   139c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   139c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   139c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   139cc:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   139d0:	blne	1da4bcc <fputs@plt+0x1da0894>
   139d4:	strhle	r1, [sl], -r6
   139d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   139dc:	svccc	0x0004f855
   139e0:	strbmi	r3, [sl], -r1, lsl #8
   139e4:	ldrtmi	r4, [r8], -r1, asr #12
   139e8:	adcmi	r4, r6, #152, 14	; 0x2600000
   139ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   139f0:	svclt	0x000083f8
   139f4:	andeq	r4, r2, r2, lsr #18
   139f8:	andeq	r4, r2, r8, lsl r9
   139fc:	svclt	0x00004770

Disassembly of section .fini:

00013a00 <.fini>:
   13a00:	push	{r3, lr}
   13a04:	pop	{r3, pc}
