Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 10 21:07:26 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file codelock_alt_timing_summary_routed.rpt -pb codelock_alt_timing_summary_routed.pb -rpx codelock_alt_timing_summary_routed.rpx -warn_on_violation
| Design       : codelock_alt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.796        0.000                      0                   62        0.243        0.000                      0                   62        9.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            16.796        0.000                      0                   62        0.243        0.000                      0                   62        9.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 key_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.467ns (46.340%)  route 1.699ns (53.660%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.798     5.618    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     6.074 r  key_in_reg[10]/Q
                         net (fo=1, routed)           1.098     7.172    key_in_reg_n_0_[10]
    SLICE_X4Y134         LUT6 (Prop_lut6_I3_O)        0.124     7.296 r  state[2]_i_7/O
                         net (fo=1, routed)           0.000     7.296    state[2]_i_7_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.697 r  state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.697    state_reg[2]_i_4_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.854 r  state_reg[2]_i_3/CO[1]
                         net (fo=2, routed)           0.601     8.454    eqOp
    SLICE_X3Y135         LUT6 (Prop_lut6_I4_O)        0.329     8.783 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.783    state[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.282    25.583    
                         clock uncertainty           -0.035    25.547    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)        0.032    25.579    state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.579    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 key_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.467ns (46.384%)  route 1.696ns (53.616%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.798     5.618    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     6.074 r  key_in_reg[10]/Q
                         net (fo=1, routed)           1.098     7.172    key_in_reg_n_0_[10]
    SLICE_X4Y134         LUT6 (Prop_lut6_I3_O)        0.124     7.296 r  state[2]_i_7/O
                         net (fo=1, routed)           0.000     7.296    state[2]_i_7_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.697 r  state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.697    state_reg[2]_i_4_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.854 r  state_reg[2]_i_3/CO[1]
                         net (fo=2, routed)           0.598     8.451    eqOp
    SLICE_X3Y135         LUT6 (Prop_lut6_I5_O)        0.329     8.780 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.780    state[2]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.282    25.583    
                         clock uncertainty           -0.035    25.547    
    SLICE_X3Y135         FDRE (Setup_fdre_C_D)        0.031    25.578    state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.578    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             17.060ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.608ns (23.344%)  route 1.997ns (76.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 f  state_reg[2]/Q
                         net (fo=19, routed)          1.044     7.122    digit_OBUF[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.152     7.274 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.953     8.226    p_2_in[3]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.674    25.300    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[15]/C
                         clock pessimism              0.282    25.582    
                         clock uncertainty           -0.035    25.546    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)       -0.260    25.286    key_in_reg[15]
  -------------------------------------------------------------------
                         required time                         25.286    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 17.060    

Slack (MET) :             17.135ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.608ns (24.280%)  route 1.896ns (75.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 25.298 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 f  state_reg[2]/Q
                         net (fo=19, routed)          1.044     7.122    digit_OBUF[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.152     7.274 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.852     8.126    p_2_in[3]
    SLICE_X4Y133         FDRE                                         r  key_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    25.298    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[11]/C
                         clock pessimism              0.282    25.580    
                         clock uncertainty           -0.035    25.544    
    SLICE_X4Y133         FDRE (Setup_fdre_C_D)       -0.283    25.261    key_in_reg[11]
  -------------------------------------------------------------------
                         required time                         25.261    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 17.135    

Slack (MET) :             17.199ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.608ns (24.669%)  route 1.857ns (75.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 25.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 f  state_reg[2]/Q
                         net (fo=19, routed)          1.044     7.122    digit_OBUF[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.152     7.274 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.813     8.086    p_2_in[3]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673    25.299    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/C
                         clock pessimism              0.282    25.581    
                         clock uncertainty           -0.035    25.545    
    SLICE_X5Y134         FDRE (Setup_fdre_C_D)       -0.260    25.285    key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         25.285    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 17.199    

Slack (MET) :             17.236ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.580ns (22.240%)  route 2.028ns (77.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 f  state_reg[2]/Q
                         net (fo=19, routed)          1.021     7.099    digit_OBUF[0]
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.124     7.223 r  key_in[13]_i_1/O
                         net (fo=4, routed)           1.007     8.230    p_2_in[1]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.674    25.300    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/C
                         clock pessimism              0.282    25.582    
                         clock uncertainty           -0.035    25.546    
    SLICE_X5Y135         FDRE (Setup_fdre_C_D)       -0.081    25.465    key_in_reg[13]
  -------------------------------------------------------------------
                         required time                         25.465    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                 17.236    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.609ns (27.471%)  route 1.608ns (72.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.978     7.056    digit_OBUF[0]
    SLICE_X3Y133         LUT5 (Prop_lut5_I1_O)        0.153     7.209 r  cnt[3]_i_1/O
                         net (fo=7, routed)           0.630     7.839    cnt
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.321    25.622    
                         clock uncertainty           -0.035    25.586    
    SLICE_X3Y135         FDRE (Setup_fdre_C_CE)      -0.408    25.178    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.609ns (27.471%)  route 1.608ns (72.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.978     7.056    digit_OBUF[0]
    SLICE_X3Y133         LUT5 (Prop_lut5_I1_O)        0.153     7.209 r  cnt[3]_i_1/O
                         net (fo=7, routed)           0.630     7.839    cnt
    SLICE_X3Y135         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.321    25.622    
                         clock uncertainty           -0.035    25.586    
    SLICE_X3Y135         FDRE (Setup_fdre_C_CE)      -0.408    25.178    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.609ns (27.471%)  route 1.608ns (72.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.978     7.056    digit_OBUF[0]
    SLICE_X3Y133         LUT5 (Prop_lut5_I1_O)        0.153     7.209 r  cnt[3]_i_1/O
                         net (fo=7, routed)           0.630     7.839    cnt
    SLICE_X3Y135         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.321    25.622    
                         clock uncertainty           -0.035    25.586    
    SLICE_X3Y135         FDRE (Setup_fdre_C_CE)      -0.408    25.178    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.609ns (27.471%)  route 1.608ns (72.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.978     7.056    digit_OBUF[0]
    SLICE_X3Y133         LUT5 (Prop_lut5_I1_O)        0.153     7.209 r  cnt[3]_i_1/O
                         net (fo=7, routed)           0.630     7.839    cnt
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675    25.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.321    25.622    
                         clock uncertainty           -0.035    25.586    
    SLICE_X3Y135         FDRE (Setup_fdre_C_CE)      -0.408    25.178    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 17.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.167     2.023    cnt_reg_n_0_[0]
    SLICE_X3Y135         LUT3 (Prop_lut3_I1_O)        0.042     2.065 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    cnt[1]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107     1.822    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.169     2.025    cnt_reg_n_0_[0]
    SLICE_X3Y135         LUT4 (Prop_lut4_I0_O)        0.043     2.068 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.068    cnt[3]_i_2_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107     1.822    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.128     1.843 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.116     1.959    p_0_in
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.098     2.057 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    state[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.092     1.807    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.128     1.843 f  cnt_reg[3]/Q
                         net (fo=3, routed)           0.116     1.959    p_0_in
    SLICE_X3Y135         LUT6 (Prop_lut6_I0_O)        0.098     2.057 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.057    state[2]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.092     1.807    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 strobe_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.171%)  route 0.177ns (48.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  strobe_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.856 f  strobe_old_reg/Q
                         net (fo=9, routed)           0.177     2.033    strobe_old
    SLICE_X3Y133         LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.078    state[1]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.941     2.241    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.513     1.728    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091     1.819    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 f  cnt_reg[0]/Q
                         net (fo=4, routed)           0.167     2.023    cnt_reg_n_0_[0]
    SLICE_X3Y135         LUT2 (Prop_lut2_I1_O)        0.045     2.068 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    cnt[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.091     1.806    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  cnt_reg[0]/Q
                         net (fo=4, routed)           0.169     2.025    cnt_reg_n_0_[0]
    SLICE_X3Y135         LUT4 (Prop_lut4_I2_O)        0.045     2.070 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.070    cnt[2]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.243    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.528     1.715    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.092     1.807    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.370%)  route 0.400ns (68.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 f  state_reg[2]/Q
                         net (fo=19, routed)          0.400     2.256    digit_OBUF[0]
    SLICE_X5Y133         LUT2 (Prop_lut2_I1_O)        0.042     2.298 r  key_in[12]_i_1/O
                         net (fo=4, routed)           0.000     2.298    p_2_in[0]
    SLICE_X5Y133         FDRE                                         r  key_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.939     2.239    clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  key_in_reg[4]/C
                         clock pessimism             -0.492     1.747    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.101     1.848    key_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 strobe_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.222%)  route 0.288ns (60.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  strobe_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  strobe_old_reg/Q
                         net (fo=9, routed)           0.145     2.001    strobe_old
    SLICE_X3Y134         LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  key_in[15]_i_1/O
                         net (fo=16, routed)          0.143     2.189    key_in[15]_i_1_n_0
    SLICE_X5Y134         FDRE                                         r  key_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[0]/C
                         clock pessimism             -0.492     1.748    
    SLICE_X5Y134         FDRE (Hold_fdre_C_R)        -0.018     1.730    key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 strobe_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.222%)  route 0.288ns (60.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  strobe_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  strobe_old_reg/Q
                         net (fo=9, routed)           0.145     2.001    strobe_old
    SLICE_X3Y134         LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  key_in[15]_i_1/O
                         net (fo=16, routed)          0.143     2.189    key_in[15]_i_1_n_0
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/C
                         clock pessimism             -0.492     1.748    
    SLICE_X5Y134         FDRE (Hold_fdre_C_R)        -0.018     1.730    key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y135    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y135    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y135    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y135    cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y134    key_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y133    key_in_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y133    key_in_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y135    key_in_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y135    key_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y134    key_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y134    key_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y135    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y134    key_in_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y134    key_in_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 4.324ns (36.395%)  route 7.556ns (63.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          1.215     7.293    digit_OBUF[0]
    SLICE_X3Y133         LUT2 (Prop_lut2_I1_O)        0.152     7.445 r  digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.342    13.786    digit_OBUF[2]
    U1                   OBUF (Prop_obuf_I_O)         3.716    17.502 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.502    digit[2]
    U1                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 4.333ns (37.046%)  route 7.364ns (62.954%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.960     7.038    digit_OBUF[0]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.150     7.188 r  digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.404    13.592    digit_OBUF[3]
    W2                   OBUF (Prop_obuf_I_O)         3.727    17.319 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.319    digit[3]
    W2                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 4.313ns (40.447%)  route 6.351ns (59.553%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          1.213     7.291    digit_OBUF[0]
    SLICE_X3Y133         LUT3 (Prop_lut3_I2_O)        0.152     7.443 r  digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.138    12.581    digit_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.705    16.286 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.286    digit[1]
    J3                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.105ns (59.298%)  route 2.818ns (40.702%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          0.960     7.038    digit_OBUF[0]
    SLICE_X2Y133         LUT3 (Prop_lut3_I1_O)        0.124     7.162 r  lock_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.857     9.019    lock_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    12.544 r  lock_OBUF_inst/O
                         net (fo=0)                   0.000    12.544    lock
    B15                                                               r  lock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.976ns (69.434%)  route 1.750ns (30.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.802     5.622    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     6.078 r  state_reg[2]/Q
                         net (fo=19, routed)          1.750     7.828    digit_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.348 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.348    digit[0]
    A14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.362ns (78.129%)  route 0.381ns (21.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.669     1.715    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.856 r  state_reg[2]/Q
                         net (fo=19, routed)          0.381     2.237    digit_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.458 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.458    digit[0]
    A14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.412ns (72.909%)  route 0.525ns (27.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.668     1.714    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.855 f  state_reg[1]/Q
                         net (fo=14, routed)          0.121     1.976    state_reg_n_0_[1]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.045     2.021 r  lock_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.403     2.425    lock_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.650 r  lock_OBUF_inst/O
                         net (fo=0)                   0.000     3.650    lock
    B15                                                               r  lock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.599ns  (logic 1.450ns (40.276%)  route 2.150ns (59.724%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.668     1.714    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.855 r  state_reg[1]/Q
                         net (fo=14, routed)          0.190     2.045    state_reg_n_0_[1]
    SLICE_X3Y133         LUT3 (Prop_lut3_I1_O)        0.042     2.087 r  digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.959     4.047    digit_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.267     5.313 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.313    digit[1]
    J3                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.136ns  (logic 1.479ns (35.766%)  route 2.657ns (64.234%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.668     1.714    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.855 r  state_reg[1]/Q
                         net (fo=14, routed)          0.121     1.976    state_reg_n_0_[1]
    SLICE_X2Y133         LUT3 (Prop_lut3_I1_O)        0.048     2.024 r  digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.536     4.560    digit_OBUF[3]
    W2                   OBUF (Prop_obuf_I_O)         1.290     5.850 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.850    digit[3]
    W2                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.165ns  (logic 1.460ns (35.051%)  route 2.705ns (64.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.668     1.714    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.855 r  state_reg[1]/Q
                         net (fo=14, routed)          0.192     2.047    state_reg_n_0_[1]
    SLICE_X3Y133         LUT2 (Prop_lut2_I0_O)        0.043     2.090 r  digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.513     4.603    digit_OBUF[2]
    U1                   OBUF (Prop_obuf_I_O)         1.276     5.879 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.879    digit[2]
    U1                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code[13]
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 2.366ns (28.180%)  route 6.030ns (71.820%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  code[13] (IN)
                         net (fo=0)                   0.000     0.000    code[13]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  code_IBUF[13]_inst/O
                         net (fo=1, routed)           5.430     6.886    code_IBUF[13]
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.010 r  state[2]_i_6/O
                         net (fo=1, routed)           0.000     7.010    state[2]_i_6_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.467 r  state_reg[2]_i_3/CO[1]
                         net (fo=2, routed)           0.601     8.068    eqOp
    SLICE_X3Y135         LUT6 (Prop_lut6_I4_O)        0.329     8.397 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.397    state[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 code[13]
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.394ns  (logic 2.366ns (28.190%)  route 6.027ns (71.810%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  code[13] (IN)
                         net (fo=0)                   0.000     0.000    code[13]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  code_IBUF[13]_inst/O
                         net (fo=1, routed)           5.430     6.886    code_IBUF[13]
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.124     7.010 r  state[2]_i_6/O
                         net (fo=1, routed)           0.000     7.010    state[2]_i_6_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.467 r  state_reg[2]_i_3/CO[1]
                         net (fo=2, routed)           0.598     8.065    eqOp
    SLICE_X3Y135         LUT6 (Prop_lut6_I5_O)        0.329     8.394 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.394    state[2]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.675     5.301    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.572ns (21.870%)  route 5.618ns (78.130%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IBUF[1]_inst/O
                         net (fo=1, routed)           4.611     6.060    key_IBUF[1]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.184 r  key_in[13]_i_1/O
                         net (fo=4, routed)           1.007     7.190    p_2_in[1]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.674     5.300    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.572ns (22.523%)  route 5.409ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IBUF[1]_inst/O
                         net (fo=1, routed)           4.611     6.060    key_IBUF[1]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.184 r  key_in[13]_i_1/O
                         net (fo=4, routed)           0.798     6.982    p_2_in[1]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673     5.299    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.890ns  (logic 1.572ns (22.821%)  route 5.318ns (77.179%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IBUF[1]_inst/O
                         net (fo=1, routed)           4.611     6.060    key_IBUF[1]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.184 r  key_in[13]_i_1/O
                         net (fo=4, routed)           0.707     6.890    p_2_in[1]
    SLICE_X5Y133         FDRE                                         r  key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672     5.298    clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  key_in_reg[5]/C

Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            key_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 1.574ns (23.312%)  route 5.177ns (76.688%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  key[3] (IN)
                         net (fo=0)                   0.000     0.000    key[3]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  key_IBUF[3]_inst/O
                         net (fo=1, routed)           4.224     5.679    key_IBUF[3]
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.118     5.797 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.953     6.750    p_2_in[3]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.674     5.300    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[15]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.572ns (23.456%)  route 5.132ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  key_IBUF[1]_inst/O
                         net (fo=1, routed)           4.611     6.060    key_IBUF[1]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.124     6.184 r  key_in[13]_i_1/O
                         net (fo=4, routed)           0.521     6.704    p_2_in[1]
    SLICE_X4Y133         FDRE                                         r  key_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672     5.298    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[9]/C

Slack:                    inf
  Source:                 key[0]
                            (input port)
  Destination:            key_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.695ns  (logic 1.609ns (24.038%)  route 5.086ns (75.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  key[0] (IN)
                         net (fo=0)                   0.000     0.000    key[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  key_IBUF[0]_inst/O
                         net (fo=1, routed)           4.598     6.056    key_IBUF[0]
    SLICE_X5Y133         LUT2 (Prop_lut2_I0_O)        0.152     6.208 r  key_in[12]_i_1/O
                         net (fo=4, routed)           0.488     6.695    p_2_in[0]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.674     5.300    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[12]/C

Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            key_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.650ns  (logic 1.574ns (23.664%)  route 5.076ns (76.336%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  key[3] (IN)
                         net (fo=0)                   0.000     0.000    key[3]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  key_IBUF[3]_inst/O
                         net (fo=1, routed)           4.224     5.679    key_IBUF[3]
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.118     5.797 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.852     6.650    p_2_in[3]
    SLICE_X4Y133         FDRE                                         r  key_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672     5.298    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[11]/C

Slack:                    inf
  Source:                 key[3]
                            (input port)
  Destination:            key_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 1.574ns (23.805%)  route 5.037ns (76.195%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  key[3] (IN)
                         net (fo=0)                   0.000     0.000    key[3]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  key_IBUF[3]_inst/O
                         net (fo=1, routed)           4.224     5.679    key_IBUF[3]
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.118     5.797 r  key_in[15]_i_3/O
                         net (fo=4, routed)           0.813     6.610    p_2_in[3]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673     5.299    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            strobe_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.216ns (35.407%)  route 0.395ns (64.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.395     0.611    strobe_IBUF
    SLICE_X3Y134         FDRE                                         r  strobe_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.942     2.242    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  strobe_old_reg/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.264ns (32.980%)  route 0.537ns (67.020%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.048     0.685 r  key_in[3]_i_1/O
                         net (fo=4, routed)           0.117     0.802    key_in__0[2]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[0]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.264ns (32.980%)  route 0.537ns (67.020%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.048     0.685 r  key_in[3]_i_1/O
                         net (fo=4, routed)           0.117     0.802    key_in__0[2]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[1]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.264ns (32.980%)  route 0.537ns (67.020%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.048     0.685 r  key_in[3]_i_1/O
                         net (fo=4, routed)           0.117     0.802    key_in__0[2]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[2]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.264ns (32.980%)  route 0.537ns (67.020%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.048     0.685 r  key_in[3]_i_1/O
                         net (fo=4, routed)           0.117     0.802    key_in__0[2]
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.940     2.240    clk_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  key_in_reg[3]/C

Slack:                    inf
  Source:                 key[2]
                            (input port)
  Destination:            key_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.270ns (33.128%)  route 0.545ns (66.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  key[2] (IN)
                         net (fo=0)                   0.000     0.000    key[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_IBUF[2]_inst/O
                         net (fo=1, routed)           0.545     0.770    key_IBUF[2]
    SLICE_X4Y133         LUT2 (Prop_lut2_I0_O)        0.045     0.815 r  key_in[14]_i_1/O
                         net (fo=4, routed)           0.000     0.815    p_2_in[2]
    SLICE_X4Y133         FDRE                                         r  key_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.939     2.239    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  key_in_reg[10]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.261ns (31.430%)  route 0.570ns (68.570%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.570     0.787    strobe_IBUF
    SLICE_X3Y133         LUT5 (Prop_lut5_I3_O)        0.045     0.832 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    state[1]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.941     2.241    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.261ns (30.607%)  route 0.593ns (69.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.045     0.682 r  key_in[15]_i_2/O
                         net (fo=4, routed)           0.172     0.854    key_in__0[14]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.941     2.241    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[12]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.261ns (30.607%)  route 0.593ns (69.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.045     0.682 r  key_in[15]_i_2/O
                         net (fo=4, routed)           0.172     0.854    key_in__0[14]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.941     2.241    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[13]/C

Slack:                    inf
  Source:                 strobe
                            (input port)
  Destination:            key_in_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.261ns (30.607%)  route 0.593ns (69.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  strobe (IN)
                         net (fo=0)                   0.000     0.000    strobe
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  strobe_IBUF_inst/O
                         net (fo=10, routed)          0.421     0.637    strobe_IBUF
    SLICE_X3Y134         LUT5 (Prop_lut5_I3_O)        0.045     0.682 r  key_in[15]_i_2/O
                         net (fo=4, routed)           0.172     0.854    key_in__0[14]
    SLICE_X5Y135         FDRE                                         r  key_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.941     2.241    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  key_in_reg[14]/C





