$date
	Thu Oct 28 18:43:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add_ter $end
$var wire 2 ! x [1:0] $end
$var wire 2 " y [1:0] $end
$var wire 2 # z [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#1000
b1 #
b1 "
#2000
b11 #
b11 "
#3000
b1 #
b1 !
b0 "
#4000
b11 #
b1 "
#5000
b0 #
b11 "
#6000
b11 #
b11 !
b0 "
#7000
b0 #
b1 "
#8000
b1 #
b11 "
#9001
