Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 14:54:51 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  543         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (326)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (326)
--------------------------------
 There are 326 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.211      -30.396                    413                  953        0.055        0.000                      0                  953        0.225        0.000                       0                  1279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.211      -30.396                    413                  953        0.055        0.000                      0                  953        0.225        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          413  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation      -30.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[70]_fret__0/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.607ns (50.923%)  route 0.585ns (49.077%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X71Y347        FDRE                                         r  layer0_reg/data_out_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y347        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer0_reg/data_out_reg[177]/Q
                         net (fo=3, routed)           0.120     0.228    layer0_reg/data_out_reg_n_0_[177]
    SLICE_X71Y347        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     0.376 f  layer0_reg/g0_b1__75/O
                         net (fo=57, routed)          0.306     0.682    layer1_inst/layer1_N26_inst/M1[8]
    SLICE_X72Y346        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     0.827 r  layer1_inst/layer1_N26_inst/data_out[70]_fret__0_i_12/O
                         net (fo=1, routed)           0.099     0.926    layer1_inst/layer1_N26_inst/data_out[70]_fret__0_i_12_n_0
    SLICE_X72Y347        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     1.071 r  layer1_inst/layer1_N26_inst/data_out[70]_fret__0_i_5/O
                         net (fo=1, routed)           0.021     1.092    layer1_inst/layer1_N26_inst/data_out[70]_fret__0_i_5_n_0
    SLICE_X72Y347        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     1.153 r  layer1_inst/layer1_N26_inst/data_out_reg[70]_fret__0_i_2/O
                         net (fo=1, routed)           0.000     1.153    layer1_inst/layer1_N26_inst/data_out_reg[70]_fret__0_i_2_n_0
    SLICE_X72Y347        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     1.183 r  layer1_inst/layer1_N26_inst/data_out_reg[70]_fret__0_i_1/O
                         net (fo=1, routed)           0.039     1.222    layer1_reg/data_out_reg[70]_fret__0_1
    SLICE_X72Y347        FDSE                                         r  layer1_reg/data_out_reg[70]_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X72Y347        FDSE                                         r  layer1_reg/data_out_reg[70]_fret__0/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X72Y347        FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[70]_fret__0
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.478ns (40.304%)  route 0.708ns (59.696%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X73Y339        FDRE                                         r  layer1_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y339        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[1]/Q
                         net (fo=39, routed)          0.217     0.324    layer1_inst/layer1_N31_inst/M1w[1]
    SLICE_X73Y338        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.422 r  layer1_inst/layer1_N31_inst/data_out[63]_i_18/O
                         net (fo=1, routed)           0.133     0.555    layer1_inst/layer1_N31_inst/data_out[63]_i_18_n_0
    SLICE_X75Y338        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     0.651 r  layer1_inst/layer1_N31_inst/data_out[63]_i_9/O
                         net (fo=1, routed)           0.137     0.788    layer1_inst/layer1_N31_inst/data_out[63]_i_9_n_0
    SLICE_X72Y338        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     0.887 r  layer1_inst/layer1_N31_inst/data_out[63]_i_4/O
                         net (fo=1, routed)           0.025     0.912    layer1_inst/layer1_N31_inst/data_out[63]_i_4_n_0
    SLICE_X72Y338        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     0.974 r  layer1_inst/layer1_N31_inst/data_out_reg[63]_i_2/O
                         net (fo=1, routed)           0.000     0.974    layer1_inst/layer1_N31_inst/data_out_reg[63]_i_2_n_0
    SLICE_X72Y338        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.044     1.018 r  layer1_inst/layer1_N31_inst/data_out_reg[63]_i_1/O
                         net (fo=4, routed)           0.196     1.214    layer2_reg/M2[63]
    SLICE_X73Y338        FDRE                                         r  layer2_reg/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X73Y338        FDRE                                         r  layer2_reg/data_out_reg[63]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X73Y338        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[194]_fret__7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.564ns (47.555%)  route 0.622ns (52.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X67Y340        FDRE                                         r  layer0_reg/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y340        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer0_reg/data_out_reg[27]/Q
                         net (fo=2, routed)           0.150     0.257    layer0_reg/data_out_reg_n_0_[27]
    SLICE_X70Y340        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     0.403 r  layer0_reg/g0_b0/O
                         net (fo=29, routed)          0.257     0.660    layer1_inst/layer1_N31_inst/M1[0]
    SLICE_X72Y341        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.808 r  layer1_inst/layer1_N31_inst/data_out[194]_fret__7_i_5/O
                         net (fo=1, routed)           0.162     0.970    layer1_inst/layer1_N31_inst/data_out[194]_fret__7_i_5_n_0
    SLICE_X72Y341        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     1.093 r  layer1_inst/layer1_N31_inst/data_out[194]_fret__7_i_3/O
                         net (fo=1, routed)           0.021     1.114    layer1_inst/layer1_N31_inst/data_out[194]_fret__7_i_3_n_0
    SLICE_X72Y341        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     1.182 r  layer1_inst/layer1_N31_inst/data_out_reg[194]_fret__7_i_1/O
                         net (fo=1, routed)           0.032     1.214    layer1_reg/data_out_reg[194]_fret__7_1
    SLICE_X72Y341        FDRE                                         r  layer1_reg/data_out_reg[194]_fret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X72Y341        FDRE                                         r  layer1_reg/data_out_reg[194]_fret__7/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X72Y341        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[194]_fret__7
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[63]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.478ns (40.474%)  route 0.703ns (59.526%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer1_reg/clk
    SLICE_X73Y339        FDRE                                         r  layer1_reg/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y339        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[1]/Q
                         net (fo=39, routed)          0.217     0.324    layer1_inst/layer1_N31_inst/M1w[1]
    SLICE_X73Y338        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.422 r  layer1_inst/layer1_N31_inst/data_out[63]_i_18/O
                         net (fo=1, routed)           0.133     0.555    layer1_inst/layer1_N31_inst/data_out[63]_i_18_n_0
    SLICE_X75Y338        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     0.651 r  layer1_inst/layer1_N31_inst/data_out[63]_i_9/O
                         net (fo=1, routed)           0.137     0.788    layer1_inst/layer1_N31_inst/data_out[63]_i_9_n_0
    SLICE_X72Y338        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     0.887 r  layer1_inst/layer1_N31_inst/data_out[63]_i_4/O
                         net (fo=1, routed)           0.025     0.912    layer1_inst/layer1_N31_inst/data_out[63]_i_4_n_0
    SLICE_X72Y338        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     0.974 r  layer1_inst/layer1_N31_inst/data_out_reg[63]_i_2/O
                         net (fo=1, routed)           0.000     0.974    layer1_inst/layer1_N31_inst/data_out_reg[63]_i_2_n_0
    SLICE_X72Y338        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.044     1.018 r  layer1_inst/layer1_N31_inst/data_out_reg[63]_i_1/O
                         net (fo=4, routed)           0.191     1.209    layer2_reg/M2[63]
    SLICE_X73Y338        FDRE                                         r  layer2_reg/data_out_reg[63]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X73Y338        FDRE                                         r  layer2_reg/data_out_reg[63]_rep__0/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X73Y338        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[63]_rep__0
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.515ns (44.055%)  route 0.654ns (55.945%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer1_reg/clk
    SLICE_X79Y341        FDRE                                         r  layer1_reg/data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y341        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer1_reg/data_out_reg[29]/Q
                         net (fo=37, routed)          0.323     0.431    layer1_inst/layer1_N26_inst/M1w[1]
    SLICE_X81Y338        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     0.521 r  layer1_inst/layer1_N26_inst/data_out[53]_i_23/O
                         net (fo=1, routed)           0.049     0.570    layer1_inst/layer1_N26_inst/data_out[53]_i_23_n_0
    SLICE_X81Y338        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     0.695 r  layer1_inst/layer1_N26_inst/data_out[53]_i_8/O
                         net (fo=1, routed)           0.087     0.782    layer1_inst/layer1_N26_inst/data_out[53]_i_8_n_0
    SLICE_X82Y338        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     0.880 r  layer1_inst/layer1_N26_inst/data_out[53]_i_2/O
                         net (fo=1, routed)           0.145     1.025    layer1_inst/layer1_N26_inst/data_out[53]_i_2_n_0
    SLICE_X82Y337        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.148 r  layer1_inst/layer1_N26_inst/data_out[53]_i_1/O
                         net (fo=1, routed)           0.050     1.198    layer2_reg/M2[53]
    SLICE_X82Y337        FDRE                                         r  layer2_reg/data_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X82Y337        FDRE                                         r  layer2_reg/data_out_reg[53]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X82Y337        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[53]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.495ns (42.344%)  route 0.674ns (57.656%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer1_reg/clk
    SLICE_X78Y350        FDRE                                         r  layer1_reg/data_out_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y350        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer1_reg/data_out_reg[65]/Q
                         net (fo=59, routed)          0.306     0.414    layer1_inst/layer1_N2_inst/M1w[3]
    SLICE_X76Y351        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     0.564 r  layer1_inst/layer1_N2_inst/data_out[4]_i_24/O
                         net (fo=1, routed)           0.105     0.669    layer1_inst/layer1_N2_inst/data_out[4]_i_24_n_0
    SLICE_X76Y351        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     0.814 r  layer1_inst/layer1_N2_inst/data_out[4]_i_10/O
                         net (fo=1, routed)           0.025     0.839    layer1_inst/layer1_N2_inst/data_out[4]_i_10_n_0
    SLICE_X76Y351        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     0.908 r  layer1_inst/layer1_N2_inst/data_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.181     1.089    layer1_inst/layer1_N2_inst/data_out_reg[4]_i_4_n_0
    SLICE_X76Y350        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     1.141 r  layer1_inst/layer1_N2_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.057     1.198    layer2_reg/M2[4]
    SLICE_X76Y350        FDRE                                         r  layer2_reg/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X76Y350        FDRE                                         r  layer2_reg/data_out_reg[4]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X76Y350        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[440]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[202]_fret__12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.310ns (26.632%)  route 0.854ns (73.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X81Y347        FDRE                                         r  layer0_reg/data_out_reg[440]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y347        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer0_reg/data_out_reg[440]/Q
                         net (fo=4, routed)           0.465     0.571    layer0_reg/data_out_reg_n_0_[440]
    SLICE_X70Y355        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     0.660 f  layer0_reg/g0_b1__60/O
                         net (fo=61, routed)          0.317     0.977    layer1_inst/layer1_N6_inst/M1[6]
    SLICE_X65Y353        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     1.122 r  layer1_inst/layer1_N6_inst/data_out[202]_fret__12_i_1/O
                         net (fo=1, routed)           0.072     1.194    layer1_reg/data_out_reg[202]_fret__12_1
    SLICE_X65Y353        FDRE                                         r  layer1_reg/data_out_reg[202]_fret__12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X65Y353        FDRE                                         r  layer1_reg/data_out_reg[202]_fret__12/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X65Y353        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[202]_fret__12
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[21]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.482ns (41.373%)  route 0.683ns (58.627%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer1_reg/clk
    SLICE_X78Y338        FDRE                                         r  layer1_reg/data_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer1_reg/data_out_reg[51]/Q
                         net (fo=50, routed)          0.232     0.340    layer1_inst/layer1_N10_inst/M1w[3]
    SLICE_X78Y335        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     0.430 r  layer1_inst/layer1_N10_inst/data_out[21]_i_18/O
                         net (fo=2, routed)           0.092     0.522    layer1_inst/layer1_N10_inst/data_out[21]_i_18_n_0
    SLICE_X77Y335        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     0.622 r  layer1_inst/layer1_N10_inst/data_out[21]_i_11/O
                         net (fo=1, routed)           0.154     0.776    layer1_inst/layer1_N10_inst/data_out[21]_i_11_n_0
    SLICE_X77Y336        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     0.901 r  layer1_inst/layer1_N10_inst/data_out[21]_i_3/O
                         net (fo=3, routed)           0.139     1.040    layer1_inst/layer1_N10_inst/data_out[21]_i_3_n_0
    SLICE_X77Y335        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     1.128 r  layer1_inst/layer1_N10_inst/data_out[21]_rep_i_1/O
                         net (fo=1, routed)           0.066     1.194    layer2_reg/data_out_reg[21]_rep_1
    SLICE_X77Y335        FDRE                                         r  layer2_reg/data_out_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X77Y335        FDRE                                         r  layer2_reg/data_out_reg[21]_rep/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X77Y335        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[21]_rep
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.558ns (48.062%)  route 0.603ns (51.938%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer1_reg/clk
    SLICE_X76Y343        FDRE                                         r  layer1_reg/data_out_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y343        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer1_reg/data_out_reg[209]/Q
                         net (fo=44, routed)          0.268     0.377    layer1_inst/layer1_N18_inst/M1w[11]
    SLICE_X78Y343        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.527 r  layer1_inst/layer1_N18_inst/data_out[36]_i_19/O
                         net (fo=1, routed)           0.089     0.616    layer1_inst/layer1_N18_inst/data_out[36]_i_19_n_0
    SLICE_X79Y343        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     0.706 r  layer1_inst/layer1_N18_inst/data_out[36]_i_9/O
                         net (fo=1, routed)           0.108     0.814    layer1_inst/layer1_N18_inst/data_out[36]_i_9_n_0
    SLICE_X79Y343        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.963 r  layer1_inst/layer1_N18_inst/data_out[36]_i_3/O
                         net (fo=1, routed)           0.089     1.052    layer1_inst/layer1_N18_inst/data_out[36]_i_3_n_0
    SLICE_X79Y343        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.142 r  layer1_inst/layer1_N18_inst/data_out[36]_i_1/O
                         net (fo=1, routed)           0.049     1.191    layer2_reg/M2[36]
    SLICE_X79Y343        FDRE                                         r  layer2_reg/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X79Y343        FDRE                                         r  layer2_reg/data_out_reg[36]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X79Y343        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[36]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.504ns (43.373%)  route 0.658ns (56.627%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer1_reg/clk
    SLICE_X76Y335        FDRE                                         r  layer1_reg/data_out_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y335        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 f  layer1_reg/data_out_reg[247]/Q
                         net (fo=34, routed)          0.326     0.435    layer1_inst/layer1_N25_inst/M1w[11]
    SLICE_X72Y343        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     0.574 r  layer1_inst/layer1_N25_inst/data_out[50]_i_8/O
                         net (fo=1, routed)           0.157     0.731    layer1_inst/layer1_N25_inst/data_out[50]_i_8_n_0
    SLICE_X72Y343        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     0.782 r  layer1_inst/layer1_N25_inst/data_out[50]_i_6/O
                         net (fo=1, routed)           0.051     0.833    layer1_inst/layer1_N25_inst/data_out[50]_i_6_n_0
    SLICE_X72Y343        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     0.958 r  layer1_inst/layer1_N25_inst/data_out[50]_i_2/O
                         net (fo=1, routed)           0.094     1.052    layer1_inst/layer1_N25_inst/data_out[50]_i_2_n_0
    SLICE_X72Y343        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     1.162 r  layer1_inst/layer1_N25_inst/data_out[50]_i_1/O
                         net (fo=1, routed)           0.030     1.192    layer2_reg/M2[50]
    SLICE_X72Y343        FDRE                                         r  layer2_reg/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X72Y343        FDRE                                         r  layer2_reg/data_out_reg[50]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X72Y343        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.061ns (57.547%)  route 0.045ns (42.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X68Y338        FDRE                                         r  layer0_reg/data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y338        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[89]/Q
                         net (fo=3, routed)           0.029     0.081    layer0_reg/data_out_reg_n_0_[89]
    SLICE_X68Y338        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.103 r  layer0_reg/g0_b1__70/O
                         net (fo=1, routed)           0.016     0.119    layer1_reg/M1[169]
    SLICE_X68Y338        FDRE                                         r  layer1_reg/data_out_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X68Y338        FDRE                                         r  layer1_reg/data_out_reg[229]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y338        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[229]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X66Y350        FDRE                                         r  layer0_reg/data_out_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y350        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[511]/Q
                         net (fo=5, routed)           0.030     0.082    layer0_reg/data_out_reg_n_0_[511]
    SLICE_X66Y350        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.104 r  layer0_reg/g0_b0__54/O
                         net (fo=1, routed)           0.016     0.120    layer1_reg/M1[107]
    SLICE_X66Y350        FDRE                                         r  layer1_reg/data_out_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X66Y350        FDRE                                         r  layer1_reg/data_out_reg[142]/C
                         clock pessimism              0.000     0.018    
    SLICE_X66Y350        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[142]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[346]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X71Y345        FDRE                                         r  layer0_reg/data_out_reg[346]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y345        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[346]/Q
                         net (fo=1, routed)           0.025     0.077    layer0_reg/data_out_reg_n_0_[346]
    SLICE_X71Y345        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.099 r  layer0_reg/g0_b0__12/O
                         net (fo=1, routed)           0.026     0.125    layer1_reg/M1[27]
    SLICE_X71Y345        FDRE                                         r  layer1_reg/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X71Y345        FDRE                                         r  layer1_reg/data_out_reg[34]/C
                         clock pessimism              0.000     0.019    
    SLICE_X71Y345        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[459]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X65Y346        FDRE                                         r  layer0_reg/data_out_reg[459]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y346        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[459]/Q
                         net (fo=2, routed)           0.029     0.081    layer0_reg/data_out_reg_n_0_[459]
    SLICE_X65Y346        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     0.103 r  layer0_reg/g0_b0__36/O
                         net (fo=1, routed)           0.026     0.129    layer1_reg/M1[74]
    SLICE_X65Y346        FDRE                                         r  layer1_reg/data_out_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X65Y346        FDRE                                         r  layer1_reg/data_out_reg[98]/C
                         clock pessimism              0.000     0.019    
    SLICE_X65Y346        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[98]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[421]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.061ns (51.261%)  route 0.058ns (48.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X72Y348        FDRE                                         r  layer0_reg/data_out_reg[421]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y348        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[421]/Q
                         net (fo=4, routed)           0.032     0.084    layer0_reg/data_out_reg_n_0_[421]
    SLICE_X72Y348        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     0.106 r  layer0_reg/g0_b0__43/O
                         net (fo=1, routed)           0.026     0.132    layer1_reg/M1[88]
    SLICE_X72Y348        FDRE                                         r  layer1_reg/data_out_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X72Y348        FDRE                                         r  layer1_reg/data_out_reg[114]/C
                         clock pessimism              0.000     0.019    
    SLICE_X72Y348        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X84Y343        FDRE                                         r  layer1_reg/data_out_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y343        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[92]/Q
                         net (fo=3, routed)           0.052     0.103    layer1_inst/layer1_N19_inst/M1w[6]
    SLICE_X82Y343        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.117 r  layer1_inst/layer1_N19_inst/data_out[38]_i_1/O
                         net (fo=1, routed)           0.016     0.133    layer2_reg/M2[38]
    SLICE_X82Y343        FDRE                                         r  layer2_reg/data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X82Y343        FDRE                                         r  layer2_reg/data_out_reg[38]/C
                         clock pessimism              0.000     0.018    
    SLICE_X82Y343        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X84Y343        FDRE                                         r  layer0_reg/data_out_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y343        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[139]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/data_out_reg_n_0_[139]
    SLICE_X84Y343        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.119 r  layer0_reg/g0_b0__33/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/M1[70]
    SLICE_X84Y343        FDRE                                         r  layer1_reg/data_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X84Y343        FDRE                                         r  layer1_reg/data_out_reg[92]/C
                         clock pessimism              0.000     0.018    
    SLICE_X84Y343        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X69Y343        FDRE                                         r  layer1_reg/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y343        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[3]/Q
                         net (fo=12, routed)          0.054     0.105    layer1_inst/layer1_N24_inst/M1w[1]
    SLICE_X69Y341        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.014     0.119 r  layer1_inst/layer1_N24_inst/data_out[48]_i_1/O
                         net (fo=1, routed)           0.016     0.135    layer2_reg/M2[48]
    SLICE_X69Y341        FDRE                                         r  layer2_reg/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X69Y341        FDRE                                         r  layer2_reg/data_out_reg[48]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y341        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.054ns (43.902%)  route 0.069ns (56.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X69Y337        FDRE                                         r  layer0_reg/data_out_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y337        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[130]/Q
                         net (fo=4, routed)           0.054     0.106    layer0_reg/data_out_reg_n_0_[130]
    SLICE_X69Y337        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.121 r  layer0_reg/g0_b0__83/O
                         net (fo=1, routed)           0.015     0.136    layer1_reg/M1[164]
    SLICE_X69Y337        FDRE                                         r  layer1_reg/data_out_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X69Y337        FDRE                                         r  layer1_reg/data_out_reg[224]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y337        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[224]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[322]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.054ns (43.902%)  route 0.069ns (56.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X69Y349        FDRE                                         r  layer0_reg/data_out_reg[322]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y349        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[322]/Q
                         net (fo=2, routed)           0.054     0.106    layer0_reg/data_out_reg_n_0_[322]
    SLICE_X69Y349        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.121 r  layer0_reg/g0_b1__76/O
                         net (fo=1, routed)           0.015     0.136    layer1_reg/M1[182]
    SLICE_X69Y349        FDRE                                         r  layer1_reg/data_out_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X69Y349        FDRE                                         r  layer1_reg/data_out_reg[253]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y349        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[253]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X73Y336  layer0_reg/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X81Y333  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X72Y331  layer0_reg/data_out_reg[101]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X71Y353  layer0_reg/data_out_reg[102]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X69Y347  layer0_reg/data_out_reg[108]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X73Y348  layer0_reg/data_out_reg[110]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X74Y332  layer0_reg/data_out_reg[113]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X80Y341  layer0_reg/data_out_reg[117]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X76Y347  layer0_reg/data_out_reg[119]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X84Y340  layer0_reg/data_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X73Y336  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X73Y336  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X81Y333  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X81Y333  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y331  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y331  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X71Y353  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X71Y353  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y347  layer0_reg/data_out_reg[108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y347  layer0_reg/data_out_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X73Y336  layer0_reg/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X73Y336  layer0_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X81Y333  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X81Y333  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y331  layer0_reg/data_out_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y331  layer0_reg/data_out_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X71Y353  layer0_reg/data_out_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X71Y353  layer0_reg/data_out_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y347  layer0_reg/data_out_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y347  layer0_reg/data_out_reg[108]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.407ns  (logic 0.597ns (17.523%)  route 2.810ns (82.477%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X73Y334        FDRE                                         r  layer2_reg/data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y334        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[41]/Q
                         net (fo=131, routed)         2.035     2.143    layer2_inst/layer2_N14_inst/M2w[5]
    SLICE_X62Y367        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.233 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_69/O
                         net (fo=5, routed)           0.303     2.536    layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_69_n_0
    SLICE_X60Y366        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     2.626 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_30/O
                         net (fo=3, routed)           0.253     2.879    layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_30_n_0
    SLICE_X60Y366        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.024 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_13/O
                         net (fo=1, routed)           0.025     3.049    layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_13_n_0
    SLICE_X60Y366        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     3.111 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.111    layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_5_n_0
    SLICE_X60Y366        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.141 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.194     3.335    layer2_inst/layer2_N14_inst/M3[29]_INST_0_i_1_n_0
    SLICE_X60Y367        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.436 r  layer2_inst/layer2_N14_inst/M3[29]_INST_0/O
                         net (fo=0)                   0.000     3.436    M3[29]
                                                                      r  M3[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.219ns  (logic 0.703ns (21.839%)  route 2.516ns (78.161%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X77Y351        FDRE                                         r  layer2_reg/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y351        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  layer2_reg/data_out_reg[5]/Q
                         net (fo=145, routed)         1.643     1.753    layer2_inst/layer2_N5_inst/M2w[1]
    SLICE_X64Y378        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.804 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_88/O
                         net (fo=9, routed)           0.210     2.014    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_88_n_0
    SLICE_X63Y376        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     2.137 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_31/O
                         net (fo=2, routed)           0.323     2.460    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_31_n_0
    SLICE_X65Y377        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.612 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.119     2.731    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_10_n_0
    SLICE_X65Y378        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.883 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.221     3.104    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_2_n_0
    SLICE_X65Y375        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.249 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.000     3.249    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.217ns  (logic 0.548ns (17.035%)  route 2.669ns (82.965%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X73Y334        FDRE                                         r  layer2_reg/data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y334        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[41]/Q
                         net (fo=131, routed)         1.604     1.712    layer2_inst/layer2_N14_inst/M2w[5]
    SLICE_X59Y359        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.861 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_76/O
                         net (fo=15, routed)          0.452     2.313    layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_76_n_0
    SLICE_X61Y364        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.352 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_43/O
                         net (fo=4, routed)           0.414     2.766    layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_43_n_0
    SLICE_X59Y360        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     2.912 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_25/O
                         net (fo=1, routed)           0.009     2.921    layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_25_n_0
    SLICE_X59Y360        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.977 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.977    layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_11_n_0
    SLICE_X59Y360        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     3.003 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_4/O
                         net (fo=1, routed)           0.190     3.193    layer2_inst/layer2_N14_inst/M3[28]_INST_0_i_4_n_0
    SLICE_X60Y362        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.246 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0/O
                         net (fo=0)                   0.000     3.246    M3[28]
                                                                      r  M3[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 0.551ns (17.387%)  route 2.618ns (82.613%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X75Y334        FDRE                                         r  layer2_reg/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y334        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer2_reg/data_out_reg[14]/Q
                         net (fo=130, routed)         1.865     1.972    layer2_inst/layer2_N13_inst/M2w[4]
    SLICE_X66Y393        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     2.069 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_89/O
                         net (fo=6, routed)           0.362     2.431    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_89_n_0
    SLICE_X64Y397        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.553 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_99/O
                         net (fo=1, routed)           0.009     2.562    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_99_n_0
    SLICE_X64Y397        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.618 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_39/O
                         net (fo=1, routed)           0.000     2.618    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_39_n_0
    SLICE_X64Y397        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.644 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_14/O
                         net (fo=1, routed)           0.332     2.976    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_14_n_0
    SLICE_X66Y394        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     3.064 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_4/O
                         net (fo=1, routed)           0.010     3.074    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_4_n_0
    SLICE_X66Y394        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     3.131 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.131    layer2_inst/layer2_N13_inst/M3[26]_INST_0_i_1_n_0
    SLICE_X66Y394        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     3.157 r  layer2_inst/layer2_N13_inst/M3[26]_INST_0/O
                         net (fo=0)                   0.040     3.197    M3[26]
                                                                      r  M3[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.109ns  (logic 0.686ns (22.065%)  route 2.423ns (77.935%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X73Y335        FDRE                                         r  layer2_reg/data_out_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y335        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer2_reg/data_out_reg[14]_rep/Q
                         net (fo=123, routed)         1.766     1.873    layer2_inst/layer2_N13_inst/data_out_reg[14]_rep_0_alias
    SLICE_X75Y392        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     1.997 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_106/O
                         net (fo=4, routed)           0.227     2.224    layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_106_n_0
    SLICE_X75Y390        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.372 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_36/O
                         net (fo=3, routed)           0.185     2.557    layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_36_n_0
    SLICE_X74Y392        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     2.655 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_16/O
                         net (fo=1, routed)           0.183     2.838    layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_16_n_0
    SLICE_X74Y391        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     2.987 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.017     3.004    layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_5_n_0
    SLICE_X74Y391        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     3.064 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.064    layer2_inst/layer2_N13_inst/M3[27]_INST_0_i_2_n_0
    SLICE_X74Y391        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.092 r  layer2_inst/layer2_N13_inst/M3[27]_INST_0/O
                         net (fo=0)                   0.045     3.137    M3[27]
                                                                      r  M3[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.064ns  (logic 0.720ns (23.499%)  route 2.344ns (76.501%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X73Y352        FDRE                                         r  layer2_reg/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y352        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[2]/Q
                         net (fo=143, routed)         1.302     1.411    layer2_inst/layer2_N8_inst/M2w[0]
    SLICE_X76Y380        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.556 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_70/O
                         net (fo=22, routed)          0.310     1.866    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_70_n_0
    SLICE_X78Y378        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.014 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_30/O
                         net (fo=9, routed)           0.501     2.515    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_30_n_0
    SLICE_X76Y379        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.567 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_14/O
                         net (fo=1, routed)           0.117     2.684    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_14_n_0
    SLICE_X76Y379        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     2.834 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.114     2.948    layer2_inst/layer2_N8_inst/M3[16]_INST_0_i_4_n_0
    SLICE_X77Y379        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.093 r  layer2_inst/layer2_N8_inst/M3[16]_INST_0/O
                         net (fo=0)                   0.000     3.093    M3[16]
                                                                      r  M3[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.949ns  (logic 0.554ns (18.786%)  route 2.395ns (81.214%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X80Y330        FDRE                                         r  layer2_reg/data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y330        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[47]/Q
                         net (fo=187, routed)         1.503     1.611    layer2_inst/layer2_N6_inst/M2w[9]
    SLICE_X68Y377        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.710 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_65/O
                         net (fo=9, routed)           0.383     2.093    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_65_n_0
    SLICE_X70Y376        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.143 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_34/O
                         net (fo=5, routed)           0.308     2.451    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_34_n_0
    SLICE_X71Y375        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     2.601 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_20/O
                         net (fo=1, routed)           0.011     2.612    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_20_n_0
    SLICE_X71Y375        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.670 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.670    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_8_n_0
    SLICE_X71Y375        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.698 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.190     2.888    layer2_inst/layer2_N6_inst/M3[13]_INST_0_i_2_n_0
    SLICE_X70Y376        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.978 r  layer2_inst/layer2_N6_inst/M3[13]_INST_0/O
                         net (fo=0)                   0.000     2.978    M3[13]
                                                                      r  M3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.924ns  (logic 0.704ns (24.077%)  route 2.220ns (75.923%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X79Y333        FDRE                                         r  layer2_reg/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y333        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer2_reg/data_out_reg[25]/Q
                         net (fo=102, routed)         1.421     1.528    layer2_inst/layer2_N10_inst/M2w[9]
    SLICE_X64Y369        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     1.650 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_49/O
                         net (fo=14, routed)          0.378     2.028    layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_49_n_0
    SLICE_X67Y368        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     2.174 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_46/O
                         net (fo=1, routed)           0.160     2.334    layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_46_n_0
    SLICE_X67Y369        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.484 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_18/O
                         net (fo=1, routed)           0.212     2.696    layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_18_n_0
    SLICE_X67Y369        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.820 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.009     2.829    layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_6_n_0
    SLICE_X67Y369        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.886 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.886    layer2_inst/layer2_N10_inst/M3[20]_INST_0_i_2_n_0
    SLICE_X67Y369        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.912 r  layer2_inst/layer2_N10_inst/M3[20]_INST_0/O
                         net (fo=0)                   0.040     2.952    M3[20]
                                                                      r  M3[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[63]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.850ns  (logic 0.633ns (22.211%)  route 2.217ns (77.789%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X72Y338        FDRE                                         r  layer2_reg/data_out_reg[63]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y338        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  layer2_reg/data_out_reg[63]_rep__1/Q
                         net (fo=113, routed)         1.465     1.572    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_108_2
    SLICE_X82Y372        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.696 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_80/O
                         net (fo=12, routed)          0.189     1.885    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_80_n_0
    SLICE_X80Y375        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.035 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_29/O
                         net (fo=2, routed)           0.284     2.319    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_29_n_0
    SLICE_X83Y375        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.418 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.009     2.427    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_13_n_0
    SLICE_X83Y375        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.483 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.483    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_5_n_0
    SLICE_X83Y375        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.509 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.270     2.779    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_1_n_0
    SLICE_X81Y374        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.880 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.000     2.880    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.841ns  (logic 0.576ns (20.275%)  route 2.265ns (79.725%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X80Y330        FDRE                                         r  layer2_reg/data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y330        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[47]/Q
                         net (fo=187, routed)         1.286     1.394    layer2_inst/layer2_N6_inst/M2w[9]
    SLICE_X70Y381        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.517 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_80/O
                         net (fo=8, routed)           0.411     1.928    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_80_n_0
    SLICE_X72Y382        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     2.028 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_34/O
                         net (fo=5, routed)           0.197     2.225    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_34_n_0
    SLICE_X72Y380        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.325 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_24/O
                         net (fo=1, routed)           0.011     2.336    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_24_n_0
    SLICE_X72Y380        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.394 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.394    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_10_n_0
    SLICE_X72Y380        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.422 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.360     2.782    layer2_inst/layer2_N6_inst/M3[12]_INST_0_i_3_n_0
    SLICE_X72Y383        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.870 r  layer2_inst/layer2_N6_inst/M3[12]_INST_0/O
                         net (fo=0)                   0.000     2.870    M3[12]
                                                                      r  M3[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.052ns (25.121%)  route 0.155ns (74.879%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X70Y353        FDRE                                         r  layer2_reg/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y353        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[6]/Q
                         net (fo=94, routed)          0.141     0.193    layer2_inst/layer2_N2_inst/M2w[0]
    SLICE_X70Y361        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.013     0.206 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0/O
                         net (fo=0)                   0.014     0.220    M3[5]
                                                                      r  M3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.081ns (34.914%)  route 0.151ns (65.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X82Y345        FDRE                                         r  layer2_reg/data_out_reg[27]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y345        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer2_reg/data_out_reg[27]_rep__0/Q
                         net (fo=125, routed)         0.151     0.204    layer2_inst/layer2_N9_inst/M3[18]
    SLICE_X82Y363        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.245 r  layer2_inst/layer2_N9_inst/M3[19]_INST_0/O
                         net (fo=0)                   0.000     0.245    M3[19]
                                                                      r  M3[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.053ns (21.285%)  route 0.196ns (78.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X67Y343        FDRE                                         r  layer2_reg/data_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y343        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[59]/Q
                         net (fo=80, routed)          0.196     0.247    layer2_inst/layer2_N2_inst/M2w[9]
    SLICE_X71Y363        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.261 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0/O
                         net (fo=0)                   0.000     0.261    M3[4]
                                                                      r  M3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.080ns (29.091%)  route 0.195ns (70.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X68Y351        FDRE                                         r  layer2_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y351        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 f  layer2_reg/data_out_reg[9]/Q
                         net (fo=81, routed)          0.195     0.247    layer2_inst/layer2_N7_inst/M2w[3]
    SLICE_X67Y381        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     0.288 r  layer2_inst/layer2_N7_inst/M3[14]_INST_0/O
                         net (fo=0)                   0.000     0.288    M3[14]
                                                                      r  M3[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[27]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.100ns (34.364%)  route 0.191ns (65.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X82Y345        FDRE                                         r  layer2_reg/data_out_reg[27]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y345        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer2_reg/data_out_reg[27]_rep__0/Q
                         net (fo=125, routed)         0.191     0.244    layer2_inst/layer2_N9_inst/M3[18]
    SLICE_X80Y359        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.304 r  layer2_inst/layer2_N9_inst/M3[18]_INST_0/O
                         net (fo=0)                   0.000     0.304    M3[18]
                                                                      r  M3[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.079ns (26.159%)  route 0.223ns (73.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X69Y351        FDRE                                         r  layer2_reg/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y351        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[8]/Q
                         net (fo=152, routed)         0.223     0.275    layer2_inst/layer2_N7_inst/M2w[2]
    SLICE_X69Y382        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     0.315 r  layer2_inst/layer2_N7_inst/M3[15]_INST_0/O
                         net (fo=0)                   0.000     0.315    M3[15]
                                                                      r  M3[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.055ns (17.915%)  route 0.252ns (82.085%))
  Logic Levels:           1  (MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X73Y338        FDRE                                         r  layer2_reg/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y338        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer2_reg/data_out_reg[63]/Q
                         net (fo=16, routed)          0.237     0.290    layer2_inst/layer2_N4_inst/M2w[11]
    SLICE_X68Y366        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.015     0.305 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.015     0.320    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.080ns (24.024%)  route 0.253ns (75.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X69Y343        FDRE                                         r  layer2_reg/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y343        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[18]/Q
                         net (fo=102, routed)         0.253     0.305    layer2_inst/layer2_N14_inst/M2w[0]
    SLICE_X60Y362        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     0.346 r  layer2_inst/layer2_N14_inst/M3[28]_INST_0/O
                         net (fo=0)                   0.000     0.346    M3[28]
                                                                      r  M3[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.012     0.012    layer2_reg/clk
    SLICE_X67Y339        FDRE                                         r  layer2_reg/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y339        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[16]/Q
                         net (fo=69, routed)          0.259     0.310    layer2_inst/layer2_N1_inst/M2w[6]
    SLICE_X79Y365        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.350 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.000     0.350    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.077ns (22.319%)  route 0.268ns (77.681%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.013     0.013    layer2_reg/clk
    SLICE_X69Y351        FDRE                                         r  layer2_reg/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y351        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[8]/Q
                         net (fo=152, routed)         0.182     0.234    layer2_inst/layer2_N5_inst/M2w[2]
    SLICE_X70Y369        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.015     0.249 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.086     0.335    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_4_n_0
    SLICE_X70Y370        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.358 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0/O
                         net (fo=0)                   0.000     0.358    M3[11]
                                                                      r  M3[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1605 Endpoints
Min Delay          1605 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[67]
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[68]
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[69]
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[70]
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X73Y336        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[67]
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X81Y333        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[68]
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y331        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[69]
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X71Y353        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[70]
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1278, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1278, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X69Y347        FDRE                                         r  layer0_reg/data_out_reg[108]/C





