System-level PVT variation-aware power exploration of on-chip communication architectures