// Seed: 402170184
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    output wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri id_6,
    input wire id_7,
    output tri1 id_8,
    output uwire id_9
);
  timeunit 1ps;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
