#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Mar 15 15:27:03 2018
# Process ID: 11427
# Current directory: /home/rene/Documents/Projects/BaseLine_CB
# Command line: vivado
# Log file: /home/rene/Documents/Projects/BaseLine_CB/vivado.log
# Journal file: /home/rene/Documents/Projects/BaseLine_CB/vivado.jou
#-----------------------------------------------------------
start_gui
create_project VIV_BASELINE /home/rene/Documents/VIV_BASELINE -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5878.203 ; gain = 27.844 ; free physical = 11414 ; free virtual = 16209
add_files -norecurse {/home/rene/Documents/Projects/BaseLine_CB/Packages/TB_Package_32_bit_credit_based.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_in.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/flit_tracker.vhd /home/rene/Documents/Projects/BaseLine_CB/Packages/TB_Package_32_bit_credit_based_vc_NI.vhd /home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/allocator.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/NI.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/xbar.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_out.vhd /home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack_vc.vhd /home/rene/Documents/Projects/BaseLine_CB/Packages/TB_Package_32_bit_credit_based_vc.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Router_32_bit_credit_based.vhd /home/rene/Documents/Projects/BaseLine_CB/Packages/TB_Package_32_bit_credit_based_NI.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/LBDR.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Parity_checker_for_router_links.vhd /home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/FIFO_one_hot_credit_based.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
file mkdir /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/router_bubble_TB.v w ]
add_files -fileset sim_1 /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/router_bubble_TB.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/router_bubble_TB.v
file delete -force /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/router_bubble_TB.v
set_property target_language VHDL [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd w ]
add_files -fileset sim_1 /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd
update_compile_order -fileset sim_1
set_property top bubble_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad/x_16/Vivado/2016.1/bin/unwrapped/lnx64.o/xelab -wto d6124457474144ae87a8e2ba372df0a4 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bubble_tb_behav xil_defaultlib.bubble_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.router_pack
Compiling architecture behavioral of entity xil_defaultlib.bubble_tb
Built simulation snapshot bubble_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xsim.dir/bubble_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 15:38:35 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bubble_tb_behav -key {Behavioral:sim_1:Functional:bubble_tb} -tclbatch {bubble_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source bubble_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bubble_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5965.160 ; gain = 64.598 ; free physical = 11223 ; free virtual = 16148
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_out
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/allocator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity allocator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/xbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XBAR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/LBDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LBDR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Parity_checker_for_router_links.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_checker_for_router_links
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/FIFO_one_hot_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Router_32_bit_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity router_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
ERROR: [VRFC 10-91] data_width is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:73]
ERROR: [VRFC 10-1412] syntax error near constant [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:88]
ERROR: [VRFC 10-91] clk_period is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:93]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:93]
ERROR: [VRFC 10-91] clk_period is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:94]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:94]
ERROR: [VRFC 10-91] tx_n is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:113]
ERROR: [VRFC 10-283] actual of formal out port tx_n cannot be an expression [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:113]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_out
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/allocator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity allocator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/xbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XBAR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/LBDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LBDR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Parity_checker_for_router_links.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_checker_for_router_links
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/FIFO_one_hot_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Router_32_bit_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity router_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
ERROR: [VRFC 10-91] data_width is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:73]
ERROR: [VRFC 10-91] data_width is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:86]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
ERROR: [VRFC 10-91] data_width is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:73]
ERROR: [VRFC 10-91] data_width is not declared [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:86]
ERROR: [VRFC 10-1412] syntax error near ( [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:97]
ERROR: [VRFC 10-1412] syntax error near port [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:104]
ERROR: [VRFC 10-1412] syntax error near ; [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
ERROR: [VRFC 10-1412] syntax error near ( [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:104]
ERROR: [VRFC 10-1412] syntax error near port [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:111]
ERROR: [VRFC 10-1412] syntax error near ; [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:129]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd:47]
INFO: [VRFC 10-240] VHDL file /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bubble_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
xvhdl -m64 --relax -prj bubble_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_in
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/arbiter_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter_out
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/Packages/router_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/allocator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity allocator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/xbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XBAR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/LBDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LBDR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Parity_checker_for_router_links.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_checker_for_router_links
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/FIFO_one_hot_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/Projects/BaseLine_CB/RTL/base_line/Router_32_bit_credit_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity router_credit_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.srcs/sim_1/new/bubble_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad/x_16/Vivado/2016.1/bin/unwrapped/lnx64.o/xelab -wto d6124457474144ae87a8e2ba372df0a4 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bubble_tb_behav xil_defaultlib.bubble_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.router_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.math_real
Compiling architecture behavior of entity xil_defaultlib.parity_checker_for_router_links [parity_checker_for_router_links_...]
Compiling architecture behavior of entity xil_defaultlib.FIFO_credit_based [fifo_credit_based_default]
Compiling architecture behavior of entity xil_defaultlib.LBDR [\LBDR(rxy_rst=10,cx_rst=10)\]
Compiling architecture behavior of entity xil_defaultlib.arbiter_in [arbiter_in_default]
Compiling architecture behavior of entity xil_defaultlib.arbiter_out [arbiter_out_default]
Compiling architecture behavior of entity xil_defaultlib.allocator [allocator_default]
Compiling architecture behavior of entity xil_defaultlib.XBAR [\XBAR(data_width=32)\]
Compiling architecture behavior of entity xil_defaultlib.router_credit_based [router_credit_based_default]
Compiling architecture behavioral of entity xil_defaultlib.bubble_tb
Built simulation snapshot bubble_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav/xsim.dir/bubble_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 15:49:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rene/Documents/VIV_BASELINE/VIV_BASELINE.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bubble_tb_behav -key {Behavioral:sim_1:Functional:bubble_tb} -tclbatch {bubble_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source bubble_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bubble_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 15:50:22 2018...
