# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 23 2017 18:12:15

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for servo_tester|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (servo_tester|CLK:R vs. servo_tester|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: switch_dn
			6.1.2::Path details for port: switch_up
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: CONTROL_PIN
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: switch_dn
			6.4.2::Path details for port: switch_up
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: CONTROL_PIN
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: servo_tester|CLK  | Frequency: 122.70 MHz  | Target: 71.89 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
servo_tester|CLK  servo_tester|CLK  13910            5760        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
switch_dn  CLK         1216         servo_tester|CLK:R     
switch_up  CLK         1118         servo_tester|CLK:R     


                       3.2::Clock to Out
                       -----------------

Data Port    Clock Port  Clock to Out  Clock Reference:Phase  
-----------  ----------  ------------  ---------------------  
CONTROL_PIN  CLK         10698         servo_tester|CLK:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
switch_dn  CLK         -830        servo_tester|CLK:R     
switch_up  CLK         -774        servo_tester|CLK:R     


               3.5::Minimum Clock to Out
               -------------------------

Data Port    Clock Port  Minimum Clock to Out  Clock Reference:Phase  
-----------  ----------  --------------------  ---------------------  
CONTROL_PIN  CLK         10152                 servo_tester|CLK:R     


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for servo_tester|CLK
**********************************************
Clock: servo_tester|CLK
Frequency: 122.70 MHz | Target: 71.89 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_15_LC_7_9_5/in3
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 5761p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7336
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
pulse_len_12_LC_7_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             10153   5760  RISE       1
pulse_len_12_LC_7_9_2/carryout       LogicCell40_SEQ_MODE_1000    126             10279   5760  RISE       2
pulse_len_13_LC_7_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             10279   5760  RISE       1
pulse_len_13_LC_7_9_3/carryout       LogicCell40_SEQ_MODE_1000    126             10406   5760  RISE       2
pulse_len_14_LC_7_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             10406   5760  RISE       1
pulse_len_14_LC_7_9_4/carryout       LogicCell40_SEQ_MODE_1000    126             10532   5760  RISE       1
I__431/I                             InMux                          0             10532   5760  RISE       1
I__431/O                             InMux                        259             10791   5760  RISE       1
pulse_len_15_LC_7_9_5/in3            LogicCell40_SEQ_MODE_1000      0             10791   5760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (servo_tester|CLK:R vs. servo_tester|CLK:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_15_LC_7_9_5/in3
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 5761p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7336
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
pulse_len_12_LC_7_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             10153   5760  RISE       1
pulse_len_12_LC_7_9_2/carryout       LogicCell40_SEQ_MODE_1000    126             10279   5760  RISE       2
pulse_len_13_LC_7_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             10279   5760  RISE       1
pulse_len_13_LC_7_9_3/carryout       LogicCell40_SEQ_MODE_1000    126             10406   5760  RISE       2
pulse_len_14_LC_7_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             10406   5760  RISE       1
pulse_len_14_LC_7_9_4/carryout       LogicCell40_SEQ_MODE_1000    126             10532   5760  RISE       1
I__431/I                             InMux                          0             10532   5760  RISE       1
I__431/O                             InMux                        259             10791   5760  RISE       1
pulse_len_15_LC_7_9_5/in3            LogicCell40_SEQ_MODE_1000      0             10791   5760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: switch_dn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_dn
Clock Port        : CLK
Clock Reference   : servo_tester|CLK:R
Setup Time        : 1216


Data Path Delay                3858
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1216

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_dn                           servo_tester               0      0                  RISE  1       
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_dn_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__821/I                            Odrv12                     0      1207               RISE  1       
I__821/O                            Odrv12                     491    1698               RISE  1       
I__822/I                            Span12Mux_h                0      1698               RISE  1       
I__822/O                            Span12Mux_h                491    2189               RISE  1       
I__823/I                            Sp12to4                    0      2189               RISE  1       
I__823/O                            Sp12to4                    428    2617               RISE  1       
I__824/I                            Span4Mux_h                 0      2617               RISE  1       
I__824/O                            Span4Mux_h                 302    2918               RISE  1       
I__825/I                            Span4Mux_v                 0      2918               RISE  1       
I__825/O                            Span4Mux_v                 351    3269               RISE  1       
I__826/I                            LocalMux                   0      3269               RISE  1       
I__826/O                            LocalMux                   330    3599               RISE  1       
I__827/I                            InMux                      0      3599               RISE  1       
I__827/O                            InMux                      259    3858               RISE  1       
d2.sync_0_LC_9_4_0/in3              LogicCell40_SEQ_MODE_1000  0      3858               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1043/I                                         ClkMux                     0      2607               RISE  1       
I__1043/O                                         ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: switch_up 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_up
Clock Port        : CLK
Clock Reference   : servo_tester|CLK:R
Setup Time        : 1118


Data Path Delay                3760
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1118

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_up                           servo_tester               0      0                  RISE  1       
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_up_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1049/I                           Odrv12                     0      1207               RISE  1       
I__1049/O                           Odrv12                     491    1698               RISE  1       
I__1050/I                           Span12Mux_h                0      1698               RISE  1       
I__1050/O                           Span12Mux_h                491    2189               RISE  1       
I__1051/I                           Span12Mux_v                0      2189               RISE  1       
I__1051/O                           Span12Mux_v                491    2680               RISE  1       
I__1052/I                           Span12Mux_h                0      2680               RISE  1       
I__1052/O                           Span12Mux_h                491    3171               RISE  1       
I__1053/I                           LocalMux                   0      3171               RISE  1       
I__1053/O                           LocalMux                   330    3501               RISE  1       
I__1054/I                           InMux                      0      3501               RISE  1       
I__1054/O                           InMux                      259    3760               RISE  1       
d1.sync_0_LC_10_9_3/in3             LogicCell40_SEQ_MODE_1000  0      3760               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1028/I                                         ClkMux                     0      2607               RISE  1       
I__1028/O                                         ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: CONTROL_PIN
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CONTROL_PIN
Clock Port         : CLK
Clock Reference    : servo_tester|CLK:R
Clock to Out Delay : 10698


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7243
---------------------------- ------
Clock To Out Delay            10698

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1029/I                                         ClkMux                     0      2607               RISE  1       
I__1029/O                                         ClkMux                     309    2915               RISE  1       
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
p.CONTROL_PIN_LC_7_11_6/lcout          LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__513/I                               Odrv12                     0      3455               FALL  1       
I__513/O                               Odrv12                     540    3995               FALL  1       
I__514/I                               Span12Mux_v                0      3995               FALL  1       
I__514/O                               Span12Mux_v                540    4535               FALL  1       
I__515/I                               Span12Mux_h                0      4535               FALL  1       
I__515/O                               Span12Mux_h                540    5075               FALL  1       
I__516/I                               Sp12to4                    0      5075               FALL  1       
I__516/O                               Sp12to4                    449    5524               FALL  1       
I__517/I                               IoSpan4Mux                 0      5524               FALL  1       
I__517/O                               IoSpan4Mux                 323    5847               FALL  1       
I__518/I                               LocalMux                   0      5847               FALL  1       
I__518/O                               LocalMux                   309    6155               FALL  1       
I__519/I                               IoInMux                    0      6155               FALL  1       
I__519/O                               IoInMux                    217    6373               FALL  1       
CONTROL_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6373               FALL  1       
CONTROL_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8610               FALL  1       
CONTROL_PIN_obuf_iopad/DIN             IO_PAD                     0      8610               FALL  1       
CONTROL_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   10698              FALL  1       
CONTROL_PIN                            servo_tester               0      10698              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: switch_dn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_dn
Clock Port        : CLK
Clock Reference   : servo_tester|CLK:R
Hold Time         : -830


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3745
---------------------------- ------
Hold Time                      -830

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_dn                           servo_tester               0      0                  FALL  1       
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_dn_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__821/I                            Odrv12                     0      1003               FALL  1       
I__821/O                            Odrv12                     540    1543               FALL  1       
I__822/I                            Span12Mux_h                0      1543               FALL  1       
I__822/O                            Span12Mux_h                540    2083               FALL  1       
I__823/I                            Sp12to4                    0      2083               FALL  1       
I__823/O                            Sp12to4                    449    2532               FALL  1       
I__824/I                            Span4Mux_h                 0      2532               FALL  1       
I__824/O                            Span4Mux_h                 316    2847               FALL  1       
I__825/I                            Span4Mux_v                 0      2847               FALL  1       
I__825/O                            Span4Mux_v                 372    3219               FALL  1       
I__826/I                            LocalMux                   0      3219               FALL  1       
I__826/O                            LocalMux                   309    3528               FALL  1       
I__827/I                            InMux                      0      3528               FALL  1       
I__827/O                            InMux                      217    3745               FALL  1       
d2.sync_0_LC_9_4_0/in3              LogicCell40_SEQ_MODE_1000  0      3745               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1043/I                                         ClkMux                     0      2607               RISE  1       
I__1043/O                                         ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: switch_up 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_up
Clock Port        : CLK
Clock Reference   : servo_tester|CLK:R
Hold Time         : -774


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3689
---------------------------- ------
Hold Time                      -774

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_up                           servo_tester               0      0                  FALL  1       
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_up_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__1049/I                           Odrv12                     0      1003               FALL  1       
I__1049/O                           Odrv12                     540    1543               FALL  1       
I__1050/I                           Span12Mux_h                0      1543               FALL  1       
I__1050/O                           Span12Mux_h                540    2083               FALL  1       
I__1051/I                           Span12Mux_v                0      2083               FALL  1       
I__1051/O                           Span12Mux_v                540    2623               FALL  1       
I__1052/I                           Span12Mux_h                0      2623               FALL  1       
I__1052/O                           Span12Mux_h                540    3163               FALL  1       
I__1053/I                           LocalMux                   0      3163               FALL  1       
I__1053/O                           LocalMux                   309    3472               FALL  1       
I__1054/I                           InMux                      0      3472               FALL  1       
I__1054/O                           InMux                      217    3689               FALL  1       
d1.sync_0_LC_10_9_3/in3             LogicCell40_SEQ_MODE_1000  0      3689               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1028/I                                         ClkMux                     0      2607               RISE  1       
I__1028/O                                         ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: CONTROL_PIN
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CONTROL_PIN
Clock Port         : CLK
Clock Reference    : servo_tester|CLK:R
Clock to Out Delay : 10152


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6697
---------------------------- ------
Clock To Out Delay            10152

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               servo_tester               0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__1019/I                                         gio2CtrlBuf                0      2452               RISE  1       
I__1019/O                                         gio2CtrlBuf                0      2452               RISE  1       
I__1020/I                                         GlobalMux                  0      2452               RISE  1       
I__1020/O                                         GlobalMux                  154    2607               RISE  1       
I__1029/I                                         ClkMux                     0      2607               RISE  1       
I__1029/O                                         ClkMux                     309    2915               RISE  1       
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
p.CONTROL_PIN_LC_7_11_6/lcout          LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__513/I                               Odrv12                     0      3455               RISE  1       
I__513/O                               Odrv12                     491    3946               RISE  1       
I__514/I                               Span12Mux_v                0      3946               RISE  1       
I__514/O                               Span12Mux_v                491    4437               RISE  1       
I__515/I                               Span12Mux_h                0      4437               RISE  1       
I__515/O                               Span12Mux_h                491    4928               RISE  1       
I__516/I                               Sp12to4                    0      4928               RISE  1       
I__516/O                               Sp12to4                    428    5356               RISE  1       
I__517/I                               IoSpan4Mux                 0      5356               RISE  1       
I__517/O                               IoSpan4Mux                 288    5643               RISE  1       
I__518/I                               LocalMux                   0      5643               RISE  1       
I__518/O                               LocalMux                   330    5973               RISE  1       
I__519/I                               IoInMux                    0      5973               RISE  1       
I__519/O                               IoInMux                    259    6233               RISE  1       
CONTROL_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6233               RISE  1       
CONTROL_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8238               RISE  1       
CONTROL_PIN_obuf_iopad/DIN             IO_PAD                     0      8238               RISE  1       
CONTROL_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   10152              RISE  1       
CONTROL_PIN                            servo_tester               0      10152              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_15_LC_7_9_5/in3
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 5761p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7336
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
pulse_len_12_LC_7_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             10153   5760  RISE       1
pulse_len_12_LC_7_9_2/carryout       LogicCell40_SEQ_MODE_1000    126             10279   5760  RISE       2
pulse_len_13_LC_7_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             10279   5760  RISE       1
pulse_len_13_LC_7_9_3/carryout       LogicCell40_SEQ_MODE_1000    126             10406   5760  RISE       2
pulse_len_14_LC_7_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             10406   5760  RISE       1
pulse_len_14_LC_7_9_4/carryout       LogicCell40_SEQ_MODE_1000    126             10532   5760  RISE       1
I__431/I                             InMux                          0             10532   5760  RISE       1
I__431/O                             InMux                        259             10791   5760  RISE       1
pulse_len_15_LC_7_9_5/in3            LogicCell40_SEQ_MODE_1000      0             10791   5760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_14_LC_7_9_4/in3
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Setup Constraint : 13910p
Path slack       : 5887p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7210
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10665
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
pulse_len_12_LC_7_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             10153   5760  RISE       1
pulse_len_12_LC_7_9_2/carryout       LogicCell40_SEQ_MODE_1000    126             10279   5760  RISE       2
pulse_len_13_LC_7_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             10279   5760  RISE       1
pulse_len_13_LC_7_9_3/carryout       LogicCell40_SEQ_MODE_1000    126             10406   5760  RISE       2
I__378/I                             InMux                          0             10406   5887  RISE       1
I__378/O                             InMux                        259             10665   5887  RISE       1
pulse_len_14_LC_7_9_4/in3            LogicCell40_SEQ_MODE_1000      0             10665   5887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_13_LC_7_9_3/in3
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Setup Constraint : 13910p
Path slack       : 6013p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7084
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10539
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
pulse_len_12_LC_7_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             10153   5760  RISE       1
pulse_len_12_LC_7_9_2/carryout       LogicCell40_SEQ_MODE_1000    126             10279   5760  RISE       2
I__379/I                             InMux                          0             10279   6013  RISE       1
I__379/O                             InMux                        259             10539   6013  RISE       1
pulse_len_13_LC_7_9_3/in3            LogicCell40_SEQ_MODE_1000      0             10539   6013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_12_LC_7_9_2/in3
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Setup Constraint : 13910p
Path slack       : 6139p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   6958
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10413
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
pulse_len_11_LC_7_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             10027   5760  RISE       1
pulse_len_11_LC_7_9_1/carryout       LogicCell40_SEQ_MODE_1000    126             10153   5760  RISE       2
I__380/I                             InMux                          0             10153   6139  RISE       1
I__380/O                             InMux                        259             10413   6139  RISE       1
pulse_len_12_LC_7_9_2/in3            LogicCell40_SEQ_MODE_1000      0             10413   6139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_11_LC_7_9_1/in3
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Setup Constraint : 13910p
Path slack       : 6266p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   6831
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10286
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
pulse_len_10_LC_7_9_0/carryin        LogicCell40_SEQ_MODE_1000      0              9901   5760  RISE       1
pulse_len_10_LC_7_9_0/carryout       LogicCell40_SEQ_MODE_1000    126             10027   5760  RISE       2
I__381/I                             InMux                          0             10027   6265  RISE       1
I__381/O                             InMux                        259             10286   6265  RISE       1
pulse_len_11_LC_7_9_1/in3            LogicCell40_SEQ_MODE_1000      0             10286   6265  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_10_LC_7_9_0/in3
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Setup Constraint : 13910p
Path slack       : 6392p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   6705
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10160
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
pulse_len_9_LC_7_8_7/carryin         LogicCell40_SEQ_MODE_1000      0              9578   5760  RISE       1
pulse_len_9_LC_7_8_7/carryout        LogicCell40_SEQ_MODE_1000    126              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitin        ICE_CARRY_IN_MUX               0              9704   5760  RISE       1
IN_MUX_bfv_7_9_0_/carryinitout       ICE_CARRY_IN_MUX             196              9901   5760  RISE       2
I__382/I                             InMux                          0              9901   6392  RISE       1
I__382/O                             InMux                        259             10160   6392  RISE       1
pulse_len_10_LC_7_9_0/in3            LogicCell40_SEQ_MODE_1000      0             10160   6392  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_6_LC_3_11_5/in0
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Setup Constraint : 13910p
Path slack       : 6440p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6460
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9915
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__912/I                                           Glb2LocalMux                   0              8877   6441  RISE       1
I__912/O                                           Glb2LocalMux                 449              9325   6441  RISE       1
I__918/I                                           LocalMux                       0              9325   6441  RISE       1
I__918/O                                           LocalMux                     330              9655   6441  RISE       1
I__921/I                                           InMux                          0              9655   6441  RISE       1
I__921/O                                           InMux                        259              9915   6441  RISE       1
p.prescaler_6_LC_3_11_5/in0                        LogicCell40_SEQ_MODE_1000      0              9915   6441  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_2_LC_1_12_1/in3
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Setup Constraint : 13910p
Path slack       : 6637p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6460
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9915
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__911/I                                           Glb2LocalMux                   0              8877   6637  RISE       1
I__911/O                                           Glb2LocalMux                 449              9325   6637  RISE       1
I__917/I                                           LocalMux                       0              9325   6637  RISE       1
I__917/O                                           LocalMux                     330              9655   6637  RISE       1
I__919/I                                           InMux                          0              9655   6637  RISE       1
I__919/O                                           InMux                        259              9915   6637  RISE       1
p.prescaler_2_LC_1_12_1/in3                        LogicCell40_SEQ_MODE_1000      0              9915   6637  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_5_LC_3_11_6/in3
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Setup Constraint : 13910p
Path slack       : 6637p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6460
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9915
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__912/I                                           Glb2LocalMux                   0              8877   6441  RISE       1
I__912/O                                           Glb2LocalMux                 449              9325   6441  RISE       1
I__918/I                                           LocalMux                       0              9325   6441  RISE       1
I__918/O                                           LocalMux                     330              9655   6441  RISE       1
I__920/I                                           InMux                          0              9655   6637  RISE       1
I__920/O                                           InMux                        259              9915   6637  RISE       1
p.prescaler_5_LC_3_11_6/in3                        LogicCell40_SEQ_MODE_1000      0              9915   6637  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_9_LC_7_8_7/in3
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Setup Constraint : 13910p
Path slack       : 6715p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6382
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9837
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
pulse_len_8_LC_7_8_6/carryin         LogicCell40_SEQ_MODE_1000      0              9452   5760  RISE       1
pulse_len_8_LC_7_8_6/carryout        LogicCell40_SEQ_MODE_1000    126              9578   5760  RISE       2
I__383/I                             InMux                          0              9578   6714  RISE       1
I__383/O                             InMux                        259              9837   6714  RISE       1
pulse_len_9_LC_7_8_7/in3             LogicCell40_SEQ_MODE_1000      0              9837   6714  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_8_LC_7_8_6/in3
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Setup Constraint : 13910p
Path slack       : 6841p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6256
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9711
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
pulse_len_7_LC_7_8_5/carryin         LogicCell40_SEQ_MODE_1000      0              9325   5760  RISE       1
pulse_len_7_LC_7_8_5/carryout        LogicCell40_SEQ_MODE_1000    126              9452   5760  RISE       2
I__384/I                             InMux                          0              9452   6840  RISE       1
I__384/O                             InMux                        259              9711   6840  RISE       1
pulse_len_8_LC_7_8_6/in3             LogicCell40_SEQ_MODE_1000      0              9711   6840  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_7_LC_7_8_5/in3
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Setup Constraint : 13910p
Path slack       : 6967p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6130
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9585
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
pulse_len_6_LC_7_8_4/carryin         LogicCell40_SEQ_MODE_1000      0              9199   5760  RISE       1
pulse_len_6_LC_7_8_4/carryout        LogicCell40_SEQ_MODE_1000    126              9325   5760  RISE       2
I__387/I                             InMux                          0              9325   6967  RISE       1
I__387/O                             InMux                        259              9585   6967  RISE       1
pulse_len_7_LC_7_8_5/in3             LogicCell40_SEQ_MODE_1000      0              9585   6967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_6_LC_7_8_4/in3
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Setup Constraint : 13910p
Path slack       : 7093p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6004
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9459
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/carryout        LogicCell40_SEQ_MODE_1000    231              9199   5760  RISE       2
I__388/I                             InMux                          0              9199   7093  RISE       1
I__388/O                             InMux                        259              9459   7093  RISE       1
pulse_len_6_LC_7_8_4/in3             LogicCell40_SEQ_MODE_1000      0              9459   7093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_5_LC_7_8_3/in3
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Setup Constraint : 13910p
Path slack       : 7283p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5814
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9269
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__580/I                             LocalMux                       0              7130   5823  RISE       1
I__580/O                             LocalMux                     330              7460   5823  RISE       1
I__585/I                             InMux                          0              7460   5823  RISE       1
I__585/O                             InMux                        259              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              8035   5823  RISE       1
I__348/I                             LocalMux                       0              8035   5823  RISE       1
I__348/O                             LocalMux                     330              8365   5823  RISE       1
I__349/I                             InMux                          0              8365   5823  RISE       1
I__349/O                             InMux                        259              8624   5823  RISE       1
pulse_len_3_LC_7_8_1/in1             LogicCell40_SEQ_MODE_1000      0              8624   5823  RISE       1
pulse_len_3_LC_7_8_1/carryout        LogicCell40_SEQ_MODE_1000    259              8884   5823  RISE       2
pulse_len_4_LC_7_8_2/carryin         LogicCell40_SEQ_MODE_1000      0              8884   5823  RISE       1
pulse_len_4_LC_7_8_2/carryout        LogicCell40_SEQ_MODE_1000    126              9010   5823  RISE       2
I__345/I                             InMux                          0              9010   7282  RISE       1
I__345/O                             InMux                        259              9269   7282  RISE       1
pulse_len_5_LC_7_8_3/in3             LogicCell40_SEQ_MODE_1000      0              9269   7282  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.CONTROL_PIN_LC_7_11_6/ce
Capture Clock    : p.CONTROL_PIN_LC_7_11_6/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__913/I                                           CEMux                          0              8877   7345  RISE       1
I__913/O                                           CEMux                        603              9480   7345  RISE       1
p.CONTROL_PIN_LC_7_11_6/ce                         LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_8_LC_7_12_7/ce
Capture Clock    : p.count_8_LC_7_12_7/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_8_LC_7_12_7/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_7_LC_7_12_6/ce
Capture Clock    : p.count_7_LC_7_12_6/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_7_LC_7_12_6/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_6_LC_7_12_5/ce
Capture Clock    : p.count_6_LC_7_12_5/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_6_LC_7_12_5/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_5_LC_7_12_4/ce
Capture Clock    : p.count_5_LC_7_12_4/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_5_LC_7_12_4/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_4_LC_7_12_3/ce
Capture Clock    : p.count_4_LC_7_12_3/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_4_LC_7_12_3/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_3_LC_7_12_2/ce
Capture Clock    : p.count_3_LC_7_12_2/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_3_LC_7_12_2/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_2_LC_7_12_1/ce
Capture Clock    : p.count_2_LC_7_12_1/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__914/I                                           CEMux                          0              8877   7345  RISE       1
I__914/O                                           CEMux                        603              9480   7345  RISE       1
p.count_2_LC_7_12_1/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_15_LC_7_13_6/ce
Capture Clock    : p.count_15_LC_7_13_6/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_15_LC_7_13_6/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_14_LC_7_13_5/ce
Capture Clock    : p.count_14_LC_7_13_5/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_14_LC_7_13_5/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_13_LC_7_13_4/ce
Capture Clock    : p.count_13_LC_7_13_4/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_13_LC_7_13_4/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_12_LC_7_13_3/ce
Capture Clock    : p.count_12_LC_7_13_3/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_12_LC_7_13_3/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_11_LC_7_13_2/ce
Capture Clock    : p.count_11_LC_7_13_2/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_11_LC_7_13_2/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_10_LC_7_13_1/ce
Capture Clock    : p.count_10_LC_7_13_1/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_10_LC_7_13_1/ce                            LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_9_LC_7_13_0/ce
Capture Clock    : p.count_9_LC_7_13_0/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__915/I                                           CEMux                          0              8877   7345  RISE       1
I__915/O                                           CEMux                        603              9480   7345  RISE       1
p.count_9_LC_7_13_0/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_0_LC_9_12_4/ce
Capture Clock    : p.count_0_LC_9_12_4/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__916/I                                           CEMux                          0              8877   7345  RISE       1
I__916/O                                           CEMux                        603              9480   7345  RISE       1
p.count_0_LC_9_12_4/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.count_1_LC_9_12_3/ce
Capture Clock    : p.count_1_LC_9_12_3/clk
Setup Constraint : 13910p
Path slack       : 7345p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16825

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6025
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                                           LocalMux                       0              3455   6441  RISE       1
I__362/O                                           LocalMux                     330              3785   6441  RISE       1
I__364/I                                           InMux                          0              3785   6441  RISE       1
I__364/O                                           InMux                        259              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/in0                LogicCell40_SEQ_MODE_0000      0              4044   6441  RISE       1
p.prescaler12_0_c_RNO_LC_3_11_3/lcout              LogicCell40_SEQ_MODE_0000    449              4493   6441  RISE       1
I__300/I                                           Odrv4                          0              4493   6441  RISE       1
I__300/O                                           Odrv4                        351              4844   6441  RISE       1
I__301/I                                           LocalMux                       0              4844   6441  RISE       1
I__301/O                                           LocalMux                     330              5174   6441  RISE       1
I__302/I                                           InMux                          0              5174   6441  RISE       1
I__302/O                                           InMux                        259              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/in1                    LogicCell40_SEQ_MODE_0000      0              5433   6441  RISE       1
p.prescaler12_0_c_LC_1_11_0/carryout               LogicCell40_SEQ_MODE_0000    259              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryin                LogicCell40_SEQ_MODE_0000      0              5693   6441  RISE       1
p.prescaler12_1_c_LC_1_11_1/carryout               LogicCell40_SEQ_MODE_0000    126              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryin                LogicCell40_SEQ_MODE_0000      0              5819   6441  RISE       1
p.prescaler12_2_c_LC_1_11_2/carryout               LogicCell40_SEQ_MODE_0000    126              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryin                LogicCell40_SEQ_MODE_0000      0              5945   6441  RISE       1
p.prescaler12_3_c_LC_1_11_3/carryout               LogicCell40_SEQ_MODE_0000    126              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryin                LogicCell40_SEQ_MODE_0000      0              6071   6441  RISE       1
p.prescaler12_4_c_LC_1_11_4/carryout               LogicCell40_SEQ_MODE_0000    126              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryin                LogicCell40_SEQ_MODE_0000      0              6197   6441  RISE       1
p.prescaler12_5_c_LC_1_11_5/carryout               LogicCell40_SEQ_MODE_0000    126              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryin                LogicCell40_SEQ_MODE_0000      0              6324   6441  RISE       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    126              6450   6441  RISE       1
I__200/I                                           InMux                          0              6450   6441  RISE       1
I__200/O                                           InMux                        259              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              6709   6441  RISE       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    316              7025   6441  RISE       1
I__197/I                                           Odrv12                         0              7025   6441  RISE       1
I__197/O                                           Odrv12                       491              7516   6441  RISE       1
I__198/I                                           LocalMux                       0              7516   6441  RISE       1
I__198/O                                           LocalMux                     330              7846   6441  RISE       1
I__199/I                                           IoInMux                        0              7846   6441  RISE       1
I__199/O                                           IoInMux                      259              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8105   6441  RISE       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       617              8722   6441  RISE      20
I__909/I                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__909/O                                           gio2CtrlBuf                    0              8722   6441  RISE       1
I__910/I                                           GlobalMux                      0              8722   6441  RISE       1
I__910/O                                           GlobalMux                    154              8877   6441  RISE       1
I__916/I                                           CEMux                          0              8877   7345  RISE       1
I__916/O                                           CEMux                        603              9480   7345  RISE       1
p.count_1_LC_9_12_3/ce                             LogicCell40_SEQ_MODE_1000      0              9480   7345  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_4_LC_7_8_2/in3
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Setup Constraint : 13910p
Path slack       : 7409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5688
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9143
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__580/I                             LocalMux                       0              7130   5823  RISE       1
I__580/O                             LocalMux                     330              7460   5823  RISE       1
I__585/I                             InMux                          0              7460   5823  RISE       1
I__585/O                             InMux                        259              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              8035   5823  RISE       1
I__348/I                             LocalMux                       0              8035   5823  RISE       1
I__348/O                             LocalMux                     330              8365   5823  RISE       1
I__349/I                             InMux                          0              8365   5823  RISE       1
I__349/O                             InMux                        259              8624   5823  RISE       1
pulse_len_3_LC_7_8_1/in1             LogicCell40_SEQ_MODE_1000      0              8624   5823  RISE       1
pulse_len_3_LC_7_8_1/carryout        LogicCell40_SEQ_MODE_1000    259              8884   5823  RISE       2
I__346/I                             InMux                          0              8884   7409  RISE       1
I__346/O                             InMux                        259              9143   7409  RISE       1
pulse_len_4_LC_7_8_2/in3             LogicCell40_SEQ_MODE_1000      0              9143   7409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_5_LC_7_8_3/in2
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Setup Constraint : 13910p
Path slack       : 7485p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5513
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8968
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__565/I                             LocalMux                       0              7474   5760  RISE       1
I__565/O                             LocalMux                     330              7804   5760  RISE       1
I__567/I                             InMux                          0              7804   5760  RISE       1
I__567/O                             InMux                        259              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/in3     LogicCell40_SEQ_MODE_0000      0              8063   5760  RISE       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8379   5760  RISE       1
I__562/I                             LocalMux                       0              8379   5760  RISE       1
I__562/O                             LocalMux                     330              8708   5760  RISE       1
I__563/I                             InMux                          0              8708   5760  RISE       1
I__563/O                             InMux                        259              8968   5760  RISE       1
I__564/I                             CascadeMux                     0              8968   5760  RISE       1
I__564/O                             CascadeMux                     0              8968   5760  RISE       1
pulse_len_5_LC_7_8_3/in2             LogicCell40_SEQ_MODE_1000      0              8968   7486  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_6_LC_7_8_4/in2
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Setup Constraint : 13910p
Path slack       : 7485p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5513
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8968
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__566/I                             LocalMux                       0              7474   5887  RISE       1
I__566/O                             LocalMux                     330              7804   5887  RISE       1
I__568/I                             InMux                          0              7804   5887  RISE       1
I__568/O                             InMux                        259              8063   5887  RISE       1
d2.state_RNIU5D07_LC_8_8_7/in3       LogicCell40_SEQ_MODE_0000      0              8063   5887  RISE       1
d2.state_RNIU5D07_LC_8_8_7/lcout     LogicCell40_SEQ_MODE_0000    316              8379   5887  RISE       1
I__601/I                             LocalMux                       0              8379   5887  RISE       1
I__601/O                             LocalMux                     330              8708   5887  RISE       1
I__602/I                             InMux                          0              8708   5887  RISE       1
I__602/O                             InMux                        259              8968   5887  RISE       1
I__603/I                             CascadeMux                     0              8968   5887  RISE       1
I__603/O                             CascadeMux                     0              8968   5887  RISE       1
pulse_len_6_LC_7_8_4/in2             LogicCell40_SEQ_MODE_1000      0              8968   7486  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_3_LC_7_8_1/in3
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Setup Constraint : 13910p
Path slack       : 7654p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5443
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8898
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                                 LocalMux                       0              3455   5760  RISE       1
I__1083/O                                 LocalMux                     330              3785   5760  RISE       1
I__1085/I                                 InMux                          0              3785   5760  RISE       1
I__1085/O                                 InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0          LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout        LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                                  Odrv4                          0              4493   5760  RISE       1
I__828/O                                  Odrv4                        351              4844   5760  RISE       1
I__829/I                                  Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                                  Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                                  Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                                  Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                                  LocalMux                       0              5545   5760  RISE       1
I__831/O                                  LocalMux                     330              5875   5760  RISE       1
I__832/I                                  InMux                          0              5875   5760  RISE       1
I__832/O                                  InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3           LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout         LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                                  CascadeMux                     0              6408   5760  FALL       1
I__557/O                                  CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2           LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout         LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                                  CascadeMux                     0              6752   5760  FALL       1
I__556/O                                  CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2         LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout       LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                                  CascadeMux                     0              7095   5760  FALL       1
I__555/O                                  CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2          LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/ltout        LogicCell40_SEQ_MODE_0000    344              7439   5943  FALL       1
I__544/I                                  CascadeMux                     0              7439   5943  FALL       1
I__544/O                                  CascadeMux                     0              7439   5943  FALL       1
un1_pulse_len_cry_2_c_RNO_LC_8_8_5/in2    LogicCell40_SEQ_MODE_0000      0              7439   5943  FALL       1
un1_pulse_len_cry_2_c_RNO_LC_8_8_5/lcout  LogicCell40_SEQ_MODE_0000    379              7818   5943  RISE       1
I__541/I                                  LocalMux                       0              7818   5943  RISE       1
I__541/O                                  LocalMux                     330              8147   5943  RISE       1
I__542/I                                  InMux                          0              8147   5943  RISE       1
I__542/O                                  InMux                        259              8407   5943  RISE       1
I__543/I                                  CascadeMux                     0              8407   5943  RISE       1
I__543/O                                  CascadeMux                     0              8407   5943  RISE       1
un1_pulse_len_cry_2_c_LC_7_8_0/in2        LogicCell40_SEQ_MODE_0000      0              8407   5943  RISE       1
un1_pulse_len_cry_2_c_LC_7_8_0/carryout   LogicCell40_SEQ_MODE_0000    231              8638   5943  RISE       2
I__347/I                                  InMux                          0              8638   7654  RISE       1
I__347/O                                  InMux                        259              8898   7654  RISE       1
pulse_len_3_LC_7_8_1/in3                  LogicCell40_SEQ_MODE_1000      0              8898   7654  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_9_LC_7_8_7/in1
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Setup Constraint : 13910p
Path slack       : 7668p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5302
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8757
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__581/I                             LocalMux                       0              7130   5950  RISE       1
I__581/O                             LocalMux                     330              7460   5950  RISE       1
I__588/I                             InMux                          0              7460   6448  RISE       1
I__588/O                             InMux                        259              7719   6448  RISE       1
d2.state_RNIPC4P3_2_LC_8_7_4/in0     LogicCell40_SEQ_MODE_0000      0              7719   6448  RISE       1
d2.state_RNIPC4P3_2_LC_8_7_4/lcout   LogicCell40_SEQ_MODE_0000    449              8168   6448  RISE       1
I__558/I                             LocalMux                       0              8168   6448  RISE       1
I__558/O                             LocalMux                     330              8498   6448  RISE       1
I__559/I                             InMux                          0              8498   6448  RISE       1
I__559/O                             InMux                        259              8757   6448  RISE       1
pulse_len_9_LC_7_8_7/in1             LogicCell40_SEQ_MODE_1000      0              8757   7668  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_14_LC_7_9_4/in1
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Setup Constraint : 13910p
Path slack       : 7668p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5302
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8757
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__583/I                             LocalMux                       0              7130   6904  RISE       1
I__583/O                             LocalMux                     330              7460   6904  RISE       1
I__593/I                             InMux                          0              7460   7275  RISE       1
I__593/O                             InMux                        259              7719   7275  RISE       1
d2.state_RNIPC4P3_8_LC_8_9_1/in0     LogicCell40_SEQ_MODE_0000      0              7719   7275  RISE       1
d2.state_RNIPC4P3_8_LC_8_9_1/lcout   LogicCell40_SEQ_MODE_0000    449              8168   7275  RISE       1
I__597/I                             LocalMux                       0              8168   7275  RISE       1
I__597/O                             LocalMux                     330              8498   7275  RISE       1
I__598/I                             InMux                          0              8498   7275  RISE       1
I__598/O                             InMux                        259              8757   7275  RISE       1
pulse_len_14_LC_7_9_4/in1            LogicCell40_SEQ_MODE_1000      0              8757   7668  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_13_LC_7_9_3/in1
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Setup Constraint : 13910p
Path slack       : 7668p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5302
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8757
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__584/I                             LocalMux                       0              7130   7149  RISE       1
I__584/O                             LocalMux                     330              7460   7149  RISE       1
I__595/I                             InMux                          0              7460   7149  RISE       1
I__595/O                             InMux                        259              7719   7149  RISE       1
d2.state_RNIPC4P3_4_LC_7_9_6/in0     LogicCell40_SEQ_MODE_0000      0              7719   7149  RISE       1
d2.state_RNIPC4P3_4_LC_7_9_6/lcout   LogicCell40_SEQ_MODE_0000    449              8168   7149  RISE       1
I__429/I                             LocalMux                       0              8168   7149  RISE       1
I__429/O                             LocalMux                     330              8498   7149  RISE       1
I__430/I                             InMux                          0              8498   7149  RISE       1
I__430/O                             InMux                        259              8757   7149  RISE       1
pulse_len_13_LC_7_9_3/in1            LogicCell40_SEQ_MODE_1000      0              8757   7668  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_8_LC_7_8_6/in1
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Setup Constraint : 13910p
Path slack       : 7668p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5302
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8757
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__580/I                             LocalMux                       0              7130   5823  RISE       1
I__580/O                             LocalMux                     330              7460   5823  RISE       1
I__586/I                             InMux                          0              7460   6321  RISE       1
I__586/O                             InMux                        259              7719   6321  RISE       1
d2.state_RNIPC4P3_6_LC_7_7_5/in0     LogicCell40_SEQ_MODE_0000      0              7719   6321  RISE       1
d2.state_RNIPC4P3_6_LC_7_7_5/lcout   LogicCell40_SEQ_MODE_0000    449              8168   6321  RISE       1
I__385/I                             LocalMux                       0              8168   6321  RISE       1
I__385/O                             LocalMux                     330              8498   6321  RISE       1
I__386/I                             InMux                          0              8498   6321  RISE       1
I__386/O                             InMux                        259              8757   6321  RISE       1
pulse_len_8_LC_7_8_6/in1             LogicCell40_SEQ_MODE_1000      0              8757   7668  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_3_LC_7_8_1/in1
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__580/I                             LocalMux                       0              7130   5823  RISE       1
I__580/O                             LocalMux                     330              7460   5823  RISE       1
I__585/I                             InMux                          0              7460   5823  RISE       1
I__585/O                             InMux                        259              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/in3       LogicCell40_SEQ_MODE_0000      0              7719   5823  RISE       1
d2.state_RNIPC4P3_LC_7_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              8035   5823  RISE       1
I__348/I                             LocalMux                       0              8035   5823  RISE       1
I__348/O                             LocalMux                     330              8365   5823  RISE       1
I__349/I                             InMux                          0              8365   5823  RISE       1
I__349/O                             InMux                        259              8624   5823  RISE       1
pulse_len_3_LC_7_8_1/in1             LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_7_LC_7_8_5/in1
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__582/I                             LocalMux                       0              7130   6328  RISE       1
I__582/O                             LocalMux                     330              7460   6328  RISE       1
I__590/I                             InMux                          0              7460   6328  RISE       1
I__590/O                             InMux                        259              7719   6328  RISE       1
d2.state_RNIPC4P3_3_LC_8_8_6/in3     LogicCell40_SEQ_MODE_0000      0              7719   6328  RISE       1
d2.state_RNIPC4P3_3_LC_8_8_6/lcout   LogicCell40_SEQ_MODE_0000    316              8035   6328  RISE       1
I__539/I                             LocalMux                       0              8035   6328  RISE       1
I__539/O                             LocalMux                     330              8365   6328  RISE       1
I__540/I                             InMux                          0              8365   6328  RISE       1
I__540/O                             InMux                        259              8624   6328  RISE       1
pulse_len_7_LC_7_8_5/in1             LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_4_LC_7_8_2/in1
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__581/I                             LocalMux                       0              7130   5950  RISE       1
I__581/O                             LocalMux                     330              7460   5950  RISE       1
I__587/I                             InMux                          0              7460   5950  RISE       1
I__587/O                             InMux                        259              7719   5950  RISE       1
d2.state_RNIPC4P3_0_LC_8_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7719   5950  RISE       1
d2.state_RNIPC4P3_0_LC_8_7_3/lcout   LogicCell40_SEQ_MODE_0000    316              8035   5950  RISE       1
I__560/I                             LocalMux                       0              8035   5950  RISE       1
I__560/O                             LocalMux                     330              8365   5950  RISE       1
I__561/I                             InMux                          0              8365   5950  RISE       1
I__561/O                             InMux                        259              8624   5950  RISE       1
pulse_len_4_LC_7_8_2/in1             LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_10_LC_7_9_0/in1
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__583/I                             LocalMux                       0              7130   6904  RISE       1
I__583/O                             LocalMux                     330              7460   6904  RISE       1
I__591/I                             InMux                          0              7460   6904  RISE       1
I__591/O                             InMux                        259              7719   6904  RISE       1
d2.state_RNIPC4P3_1_LC_8_9_0/in3     LogicCell40_SEQ_MODE_0000      0              7719   6904  RISE       1
d2.state_RNIPC4P3_1_LC_8_9_0/lcout   LogicCell40_SEQ_MODE_0000    316              8035   6904  RISE       1
I__599/I                             LocalMux                       0              8035   6904  RISE       1
I__599/O                             LocalMux                     330              8365   6904  RISE       1
I__600/I                             InMux                          0              8365   6904  RISE       1
I__600/O                             InMux                        259              8624   6904  RISE       1
pulse_len_10_LC_7_9_0/in1            LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_11_LC_7_9_1/in1
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__583/I                             LocalMux                       0              7130   6904  RISE       1
I__583/O                             LocalMux                     330              7460   6904  RISE       1
I__592/I                             InMux                          0              7460   7030  RISE       1
I__592/O                             InMux                        259              7719   7030  RISE       1
d2.state_RNIPC4P3_5_LC_8_9_2/in3     LogicCell40_SEQ_MODE_0000      0              7719   7030  RISE       1
d2.state_RNIPC4P3_5_LC_8_9_2/lcout   LogicCell40_SEQ_MODE_0000    316              8035   7030  RISE       1
I__578/I                             LocalMux                       0              8035   7030  RISE       1
I__578/O                             LocalMux                     330              8365   7030  RISE       1
I__579/I                             InMux                          0              8365   7030  RISE       1
I__579/O                             InMux                        259              8624   7030  RISE       1
pulse_len_11_LC_7_9_1/in1            LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_12_LC_7_9_2/in1
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Setup Constraint : 13910p
Path slack       : 7801p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  5169
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__584/I                             LocalMux                       0              7130   7149  RISE       1
I__584/O                             LocalMux                     330              7460   7149  RISE       1
I__594/I                             InMux                          0              7460   7156  RISE       1
I__594/O                             InMux                        259              7719   7156  RISE       1
d2.state_RNIPC4P3_7_LC_7_9_7/in3     LogicCell40_SEQ_MODE_0000      0              7719   7156  RISE       1
d2.state_RNIPC4P3_7_LC_7_9_7/lcout   LogicCell40_SEQ_MODE_0000    316              8035   7156  RISE       1
I__427/I                             LocalMux                       0              8035   7156  RISE       1
I__427/O                             LocalMux                     330              8365   7156  RISE       1
I__428/I                             InMux                          0              8365   7156  RISE       1
I__428/O                             InMux                        259              8624   7156  RISE       1
pulse_len_12_LC_7_9_2/in1            LogicCell40_SEQ_MODE_1000      0              8624   7801  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_16_LC_9_15_7/sr
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_16_LC_9_15_7/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_15_LC_9_15_6/sr
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_15_LC_9_15_6/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_14_LC_9_15_5/sr
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_14_LC_9_15_5/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_13_LC_9_15_4/sr
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_13_LC_9_15_4/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_12_LC_9_15_3/sr
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_12_LC_9_15_3/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_11_LC_9_15_2/sr
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_11_LC_9_15_2/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_10_LC_9_15_1/sr
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_10_LC_9_15_1/sr                      LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_9_LC_9_15_0/sr
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1057/I                                     SRMux                          0              7909   8250  RISE       1
I__1057/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_9_LC_9_15_0/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_8_LC_9_14_7/sr
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_8_LC_9_14_7/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_7_LC_9_14_6/sr
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_7_LC_9_14_6/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_6_LC_9_14_5/sr
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_6_LC_9_14_5/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_5_LC_9_14_4/sr
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_5_LC_9_14_4/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_4_LC_9_14_3/sr
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_4_LC_9_14_3/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_3_LC_9_14_2/sr
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_3_LC_9_14_2/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_2_LC_9_14_1/sr
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1058/I                                     SRMux                          0              7909   8250  RISE       1
I__1058/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_2_LC_9_14_1/sr                       LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_1_LC_9_8_7/sr
Capture Clock    : d2.count_1_LC_9_8_7/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1059/I                                     SRMux                          0              7909   8250  RISE       1
I__1059/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_1_LC_9_8_7/sr                        LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_9_7_3/lcout
Path End         : d2.count_0_LC_9_8_1/sr
Capture Clock    : d2.count_0_LC_9_8_1/clk
Setup Constraint : 13910p
Path slack       : 8250p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4917
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_9_7_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   8082  RISE       2
I__815/I                                      LocalMux                       0              3455   8250  RISE       1
I__815/O                                      LocalMux                     330              3785   8250  RISE       1
I__817/I                                      InMux                          0              3785   8250  RISE       1
I__817/O                                      InMux                        259              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/in1                LogicCell40_SEQ_MODE_0000      0              4044   8250  RISE       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    400              4444   8250  RISE       1
I__778/I                                      Odrv12                         0              4444   8250  RISE       1
I__778/O                                      Odrv12                       491              4935   8250  RISE       1
I__779/I                                      Span12Mux_v                    0              4935   8250  RISE       1
I__779/O                                      Span12Mux_v                  491              5426   8250  RISE       1
I__780/I                                      Span12Mux_h                    0              5426   8250  RISE       1
I__780/O                                      Span12Mux_h                  491              5917   8250  RISE       1
I__781/I                                      Sp12to4                        0              5917   8250  RISE       1
I__781/O                                      Sp12to4                      428              6345   8250  RISE       1
I__782/I                                      Span4Mux_s1_v                  0              6345   8250  RISE       1
I__782/O                                      Span4Mux_s1_v                203              6548   8250  RISE       1
I__783/I                                      LocalMux                       0              6548   8250  RISE       1
I__783/O                                      LocalMux                     330              6878   8250  RISE       1
I__784/I                                      IoInMux                        0              6878   8250  RISE       1
I__784/O                                      IoInMux                      259              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7137   8250  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7754   8250  RISE      17
I__1055/I                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1055/O                                     gio2CtrlBuf                    0              7754   8250  RISE       1
I__1056/I                                     GlobalMux                      0              7754   8250  RISE       1
I__1056/O                                     GlobalMux                    154              7909   8250  RISE       1
I__1059/I                                     SRMux                          0              7909   8250  RISE       1
I__1059/O                                     SRMux                        463              8372   8250  RISE       1
d2.count_0_LC_9_8_1/sr                        LogicCell40_SEQ_MODE_1000      0              8372   8250  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_2_LC_8_8_0/in0
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Setup Constraint : 13910p
Path slack       : 8292p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4608
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8063
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/ltout  LogicCell40_SEQ_MODE_0000    344              7095   5760  FALL       1
I__555/I                             CascadeMux                     0              7095   5760  FALL       1
I__555/O                             CascadeMux                     0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in2     LogicCell40_SEQ_MODE_0000      0              7095   5760  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout   LogicCell40_SEQ_MODE_0000    379              7474   5760  RISE       3
I__566/I                             LocalMux                       0              7474   5887  RISE       1
I__566/O                             LocalMux                     330              7804   5887  RISE       1
I__569/I                             InMux                          0              7804   8292  RISE       1
I__569/O                             InMux                        259              8063   8292  RISE       1
pulse_len_2_LC_8_8_0/in0             LogicCell40_SEQ_MODE_1000      0              8063   8292  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_26_LC_2_14_1/in3
Capture Clock    : p.prescaler_26_LC_2_14_1/clk
Setup Constraint : 13910p
Path slack       : 8370p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4727
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8182
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
p.prescaler_21_LC_2_13_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7095   8369  RISE       1
p.prescaler_21_LC_2_13_4/carryout                   LogicCell40_SEQ_MODE_1000    126              7221   8369  RISE       2
p.prescaler_22_LC_2_13_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7221   8369  RISE       1
p.prescaler_22_LC_2_13_5/carryout                   LogicCell40_SEQ_MODE_1000    126              7348   8369  RISE       2
p.prescaler_23_LC_2_13_6/carryin                    LogicCell40_SEQ_MODE_1000      0              7348   8369  RISE       1
p.prescaler_23_LC_2_13_6/carryout                   LogicCell40_SEQ_MODE_1000    126              7474   8369  RISE       2
p.prescaler_24_LC_2_13_7/carryin                    LogicCell40_SEQ_MODE_1000      0              7474   8369  RISE       1
p.prescaler_24_LC_2_13_7/carryout                   LogicCell40_SEQ_MODE_1000    126              7600   8369  RISE       1
IN_MUX_bfv_2_14_0_/carryinitin                      ICE_CARRY_IN_MUX               0              7600   8369  RISE       1
IN_MUX_bfv_2_14_0_/carryinitout                     ICE_CARRY_IN_MUX             196              7797   8369  RISE       2
p.prescaler_25_LC_2_14_0/carryin                    LogicCell40_SEQ_MODE_1000      0              7797   8369  RISE       1
p.prescaler_25_LC_2_14_0/carryout                   LogicCell40_SEQ_MODE_1000    126              7923   8369  RISE       1
I__308/I                                            InMux                          0              7923   8369  RISE       1
I__308/O                                            InMux                        259              8182   8369  RISE       1
p.prescaler_26_LC_2_14_1/in3                        LogicCell40_SEQ_MODE_1000      0              8182   8369  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_25_LC_2_14_0/in3
Capture Clock    : p.prescaler_25_LC_2_14_0/clk
Setup Constraint : 13910p
Path slack       : 8496p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
p.prescaler_21_LC_2_13_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7095   8369  RISE       1
p.prescaler_21_LC_2_13_4/carryout                   LogicCell40_SEQ_MODE_1000    126              7221   8369  RISE       2
p.prescaler_22_LC_2_13_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7221   8369  RISE       1
p.prescaler_22_LC_2_13_5/carryout                   LogicCell40_SEQ_MODE_1000    126              7348   8369  RISE       2
p.prescaler_23_LC_2_13_6/carryin                    LogicCell40_SEQ_MODE_1000      0              7348   8369  RISE       1
p.prescaler_23_LC_2_13_6/carryout                   LogicCell40_SEQ_MODE_1000    126              7474   8369  RISE       2
p.prescaler_24_LC_2_13_7/carryin                    LogicCell40_SEQ_MODE_1000      0              7474   8369  RISE       1
p.prescaler_24_LC_2_13_7/carryout                   LogicCell40_SEQ_MODE_1000    126              7600   8369  RISE       1
IN_MUX_bfv_2_14_0_/carryinitin                      ICE_CARRY_IN_MUX               0              7600   8369  RISE       1
IN_MUX_bfv_2_14_0_/carryinitout                     ICE_CARRY_IN_MUX             196              7797   8369  RISE       2
I__309/I                                            InMux                          0              7797   8496  RISE       1
I__309/O                                            InMux                        259              8056   8496  RISE       1
p.prescaler_25_LC_2_14_0/in3                        LogicCell40_SEQ_MODE_1000      0              8056   8496  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.state_LC_8_7_0/in0
Capture Clock    : d2.state_LC_8_7_0/clk
Setup Constraint : 13910p
Path slack       : 8636p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4264
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7719
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__581/I                             LocalMux                       0              7130   5950  RISE       1
I__581/O                             LocalMux                     330              7460   5950  RISE       1
I__589/I                             InMux                          0              7460   8636  RISE       1
I__589/O                             InMux                        259              7719   8636  RISE       1
d2.state_LC_8_7_0/in0                LogicCell40_SEQ_MODE_1000      0              7719   8636  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : pulse_len_15_LC_7_9_5/in1
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 8706p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4264
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7719
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1083/I                            LocalMux                       0              3455   5760  RISE       1
I__1083/O                            LocalMux                     330              3785   5760  RISE       1
I__1085/I                            InMux                          0              3785   5760  RISE       1
I__1085/O                            InMux                        259              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/in0     LogicCell40_SEQ_MODE_0000      0              4044   5760  RISE       1
d2.count_RNI237_11_LC_8_16_5/lcout   LogicCell40_SEQ_MODE_0000    449              4493   5760  RISE       1
I__828/I                             Odrv4                          0              4493   5760  RISE       1
I__828/O                             Odrv4                        351              4844   5760  RISE       1
I__829/I                             Span4Mux_v                     0              4844   5760  RISE       1
I__829/O                             Span4Mux_v                   351              5195   5760  RISE       1
I__830/I                             Span4Mux_v                     0              5195   5760  RISE       1
I__830/O                             Span4Mux_v                   351              5545   5760  RISE       1
I__831/I                             LocalMux                       0              5545   5760  RISE       1
I__831/O                             LocalMux                     330              5875   5760  RISE       1
I__832/I                             InMux                          0              5875   5760  RISE       1
I__832/O                             InMux                        259              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/in3      LogicCell40_SEQ_MODE_0000      0              6134   5760  RISE       1
d2.count_RNINDU8_0_LC_8_8_1/ltout    LogicCell40_SEQ_MODE_0000    274              6408   5760  FALL       1
I__557/I                             CascadeMux                     0              6408   5760  FALL       1
I__557/O                             CascadeMux                     0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in2      LogicCell40_SEQ_MODE_0000      0              6408   5760  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    344              6752   5760  FALL       1
I__556/I                             CascadeMux                     0              6752   5760  FALL       1
I__556/O                             CascadeMux                     0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              6752   5760  FALL       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    379              7130   5823  RISE      12
I__584/I                             LocalMux                       0              7130   7149  RISE       1
I__584/O                             LocalMux                     330              7460   7149  RISE       1
I__596/I                             InMux                          0              7460   8706  RISE       1
I__596/O                             InMux                        259              7719   8706  RISE       1
pulse_len_15_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              7719   8706  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_24_LC_2_13_7/in3
Capture Clock    : p.prescaler_24_LC_2_13_7/clk
Setup Constraint : 13910p
Path slack       : 8819p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4278
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7733
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
p.prescaler_21_LC_2_13_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7095   8369  RISE       1
p.prescaler_21_LC_2_13_4/carryout                   LogicCell40_SEQ_MODE_1000    126              7221   8369  RISE       2
p.prescaler_22_LC_2_13_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7221   8369  RISE       1
p.prescaler_22_LC_2_13_5/carryout                   LogicCell40_SEQ_MODE_1000    126              7348   8369  RISE       2
p.prescaler_23_LC_2_13_6/carryin                    LogicCell40_SEQ_MODE_1000      0              7348   8369  RISE       1
p.prescaler_23_LC_2_13_6/carryout                   LogicCell40_SEQ_MODE_1000    126              7474   8369  RISE       2
I__316/I                                            InMux                          0              7474   8818  RISE       1
I__316/O                                            InMux                        259              7733   8818  RISE       1
p.prescaler_24_LC_2_13_7/in3                        LogicCell40_SEQ_MODE_1000      0              7733   8818  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_7_12_1/lcout
Path End         : p.CONTROL_PIN_LC_7_11_6/in3
Capture Clock    : p.CONTROL_PIN_LC_7_11_6/clk
Setup Constraint : 13910p
Path slack       : 8896p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4201
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7656
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_7_12_1/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   8895  RISE       3
I__642/I                                         Odrv4                          0              3455   8895  RISE       1
I__642/O                                         Odrv4                        351              3806   8895  RISE       1
I__645/I                                         LocalMux                       0              3806   8895  RISE       1
I__645/O                                         LocalMux                     330              4136   8895  RISE       1
I__648/I                                         InMux                          0              4136   8895  RISE       1
I__648/O                                         InMux                        259              4395   8895  RISE       1
p.CONTROL_PIN_2_cry_2_c_inv_LC_7_10_0/in3        LogicCell40_SEQ_MODE_0000      0              4395   8895  RISE       1
p.CONTROL_PIN_2_cry_2_c_inv_LC_7_10_0/lcout      LogicCell40_SEQ_MODE_0000    316              4711   8895  RISE       1
I__425/I                                         LocalMux                       0              4711   8895  RISE       1
I__425/O                                         LocalMux                     330              5040   8895  RISE       1
I__426/I                                         InMux                          0              5040   8895  RISE       1
I__426/O                                         InMux                        259              5300   8895  RISE       1
p.CONTROL_PIN_2_cry_2_c_inv_LC_7_10_0/in1        LogicCell40_SEQ_MODE_0000      0              5300   8895  RISE       1
p.CONTROL_PIN_2_cry_2_c_inv_LC_7_10_0/carryout   LogicCell40_SEQ_MODE_0000    259              5559   8895  RISE       1
p.CONTROL_PIN_2_cry_3_c_inv_LC_7_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              5559   8895  RISE       1
p.CONTROL_PIN_2_cry_3_c_inv_LC_7_10_1/carryout   LogicCell40_SEQ_MODE_0000    126              5685   8895  RISE       1
p.CONTROL_PIN_2_cry_4_c_inv_LC_7_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              5685   8895  RISE       1
p.CONTROL_PIN_2_cry_4_c_inv_LC_7_10_2/carryout   LogicCell40_SEQ_MODE_0000    126              5812   8895  RISE       1
p.CONTROL_PIN_2_cry_5_c_inv_LC_7_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5812   8895  RISE       1
p.CONTROL_PIN_2_cry_5_c_inv_LC_7_10_3/carryout   LogicCell40_SEQ_MODE_0000    126              5938   8895  RISE       1
p.CONTROL_PIN_2_cry_6_c_inv_LC_7_10_4/carryin    LogicCell40_SEQ_MODE_0000      0              5938   8895  RISE       1
p.CONTROL_PIN_2_cry_6_c_inv_LC_7_10_4/carryout   LogicCell40_SEQ_MODE_0000    126              6064   8895  RISE       1
p.CONTROL_PIN_2_cry_7_c_inv_LC_7_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              6064   8895  RISE       1
p.CONTROL_PIN_2_cry_7_c_inv_LC_7_10_5/carryout   LogicCell40_SEQ_MODE_0000    126              6190   8895  RISE       1
p.CONTROL_PIN_2_cry_8_c_inv_LC_7_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              6190   8895  RISE       1
p.CONTROL_PIN_2_cry_8_c_inv_LC_7_10_6/carryout   LogicCell40_SEQ_MODE_0000    126              6317   8895  RISE       1
p.CONTROL_PIN_2_cry_9_c_inv_LC_7_10_7/carryin    LogicCell40_SEQ_MODE_0000      0              6317   8895  RISE       1
p.CONTROL_PIN_2_cry_9_c_inv_LC_7_10_7/carryout   LogicCell40_SEQ_MODE_0000    126              6443   8895  RISE       1
IN_MUX_bfv_7_11_0_/carryinitin                   ICE_CARRY_IN_MUX               0              6443   8895  RISE       1
IN_MUX_bfv_7_11_0_/carryinitout                  ICE_CARRY_IN_MUX             196              6639   8895  RISE       1
p.CONTROL_PIN_2_cry_10_c_inv_LC_7_11_0/carryin   LogicCell40_SEQ_MODE_0000      0              6639   8895  RISE       1
p.CONTROL_PIN_2_cry_10_c_inv_LC_7_11_0/carryout  LogicCell40_SEQ_MODE_0000    126              6766   8895  RISE       1
p.CONTROL_PIN_2_cry_11_c_inv_LC_7_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              6766   8895  RISE       1
p.CONTROL_PIN_2_cry_11_c_inv_LC_7_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              6892   8895  RISE       1
p.CONTROL_PIN_2_cry_12_c_inv_LC_7_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              6892   8895  RISE       1
p.CONTROL_PIN_2_cry_12_c_inv_LC_7_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              7018   8895  RISE       1
p.CONTROL_PIN_2_cry_13_c_inv_LC_7_11_3/carryin   LogicCell40_SEQ_MODE_0000      0              7018   8895  RISE       1
p.CONTROL_PIN_2_cry_13_c_inv_LC_7_11_3/carryout  LogicCell40_SEQ_MODE_0000    126              7144   8895  RISE       1
p.CONTROL_PIN_2_cry_14_c_inv_LC_7_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              7144   8895  RISE       1
p.CONTROL_PIN_2_cry_14_c_inv_LC_7_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              7271   8895  RISE       1
p.CONTROL_PIN_2_cry_15_c_inv_LC_7_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              7271   8895  RISE       1
p.CONTROL_PIN_2_cry_15_c_inv_LC_7_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              7397   8895  RISE       1
I__520/I                                         InMux                          0              7397   8895  RISE       1
I__520/O                                         InMux                        259              7656   8895  RISE       1
p.CONTROL_PIN_LC_7_11_6/in3                      LogicCell40_SEQ_MODE_1000      0              7656   8895  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_23_LC_2_13_6/in3
Capture Clock    : p.prescaler_23_LC_2_13_6/clk
Setup Constraint : 13910p
Path slack       : 8945p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4152
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7607
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
p.prescaler_21_LC_2_13_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7095   8369  RISE       1
p.prescaler_21_LC_2_13_4/carryout                   LogicCell40_SEQ_MODE_1000    126              7221   8369  RISE       2
p.prescaler_22_LC_2_13_5/carryin                    LogicCell40_SEQ_MODE_1000      0              7221   8369  RISE       1
p.prescaler_22_LC_2_13_5/carryout                   LogicCell40_SEQ_MODE_1000    126              7348   8369  RISE       2
I__323/I                                            InMux                          0              7348   8944  RISE       1
I__323/O                                            InMux                        259              7607   8944  RISE       1
p.prescaler_23_LC_2_13_6/in3                        LogicCell40_SEQ_MODE_1000      0              7607   8944  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_22_LC_2_13_5/in3
Capture Clock    : p.prescaler_22_LC_2_13_5/clk
Setup Constraint : 13910p
Path slack       : 9071p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4026
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7481
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
p.prescaler_21_LC_2_13_4/carryin                    LogicCell40_SEQ_MODE_1000      0              7095   8369  RISE       1
p.prescaler_21_LC_2_13_4/carryout                   LogicCell40_SEQ_MODE_1000    126              7221   8369  RISE       2
I__329/I                                            InMux                          0              7221   9071  RISE       1
I__329/O                                            InMux                        259              7481   9071  RISE       1
p.prescaler_22_LC_2_13_5/in3                        LogicCell40_SEQ_MODE_1000      0              7481   9071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_21_LC_2_13_4/in3
Capture Clock    : p.prescaler_21_LC_2_13_4/clk
Setup Constraint : 13910p
Path slack       : 9197p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3900
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
p.prescaler_20_LC_2_13_3/carryin                    LogicCell40_SEQ_MODE_1000      0              6969   8369  RISE       1
p.prescaler_20_LC_2_13_3/carryout                   LogicCell40_SEQ_MODE_1000    126              7095   8369  RISE       2
I__335/I                                            InMux                          0              7095   9197  RISE       1
I__335/O                                            InMux                        259              7355   9197  RISE       1
p.prescaler_21_LC_2_13_4/in3                        LogicCell40_SEQ_MODE_1000      0              7355   9197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_20_LC_2_13_3/in3
Capture Clock    : p.prescaler_20_LC_2_13_3/clk
Setup Constraint : 13910p
Path slack       : 9324p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3773
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7228
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
p.prescaler_19_LC_2_13_2/carryin                    LogicCell40_SEQ_MODE_1000      0              6843   8369  RISE       1
p.prescaler_19_LC_2_13_2/carryout                   LogicCell40_SEQ_MODE_1000    126              6969   8369  RISE       2
I__340/I                                            InMux                          0              6969   9323  RISE       1
I__340/O                                            InMux                        259              7228   9323  RISE       1
p.prescaler_20_LC_2_13_3/in3                        LogicCell40_SEQ_MODE_1000      0              7228   9323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_19_LC_2_13_2/in3
Capture Clock    : p.prescaler_19_LC_2_13_2/clk
Setup Constraint : 13910p
Path slack       : 9450p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3647
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7102
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
p.prescaler_18_LC_2_13_1/carryin                    LogicCell40_SEQ_MODE_1000      0              6716   8369  RISE       1
p.prescaler_18_LC_2_13_1/carryout                   LogicCell40_SEQ_MODE_1000    126              6843   8369  RISE       2
I__259/I                                            InMux                          0              6843   9449  RISE       1
I__259/O                                            InMux                        259              7102   9449  RISE       1
p.prescaler_19_LC_2_13_2/in3                        LogicCell40_SEQ_MODE_1000      0              7102   9449  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_16_LC_9_10_7/sr
Capture Clock    : d1.count_16_LC_9_10_7/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_16_LC_9_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_15_LC_9_10_6/sr
Capture Clock    : d1.count_15_LC_9_10_6/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_15_LC_9_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_14_LC_9_10_5/sr
Capture Clock    : d1.count_14_LC_9_10_5/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_14_LC_9_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_13_LC_9_10_4/sr
Capture Clock    : d1.count_13_LC_9_10_4/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_13_LC_9_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_12_LC_9_10_3/sr
Capture Clock    : d1.count_12_LC_9_10_3/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_12_LC_9_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_11_LC_9_10_2/sr
Capture Clock    : d1.count_11_LC_9_10_2/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_11_LC_9_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_10_LC_9_10_1/sr
Capture Clock    : d1.count_10_LC_9_10_1/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_10_LC_9_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_9_LC_9_10_0/sr
Capture Clock    : d1.count_9_LC_9_10_0/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__941/I                                      SRMux                          0              6688   9470  RISE       1
I__941/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_9_LC_9_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_0_LC_8_11_5/sr
Capture Clock    : d1.count_0_LC_8_11_5/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__942/I                                      SRMux                          0              6688   9470  RISE       1
I__942/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_0_LC_8_11_5/sr                       LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_1_LC_8_11_1/sr
Capture Clock    : d1.count_1_LC_8_11_1/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__942/I                                      SRMux                          0              6688   9470  RISE       1
I__942/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_1_LC_8_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_8_LC_9_9_7/sr
Capture Clock    : d1.count_8_LC_9_9_7/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_8_LC_9_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_7_LC_9_9_6/sr
Capture Clock    : d1.count_7_LC_9_9_6/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_7_LC_9_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_6_LC_9_9_5/sr
Capture Clock    : d1.count_6_LC_9_9_5/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_6_LC_9_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_5_LC_9_9_4/sr
Capture Clock    : d1.count_5_LC_9_9_4/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_5_LC_9_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_4_LC_9_9_3/sr
Capture Clock    : d1.count_4_LC_9_9_3/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_4_LC_9_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_3_LC_9_9_2/sr
Capture Clock    : d1.count_3_LC_9_9_2/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_3_LC_9_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.count_2_LC_9_9_1/sr
Capture Clock    : d1.count_2_LC_9_9_1/clk
Setup Constraint : 13910p
Path slack       : 9471p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -203
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16622

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3696
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                                      LocalMux                       0              3455   7373  RISE       1
I__613/O                                      LocalMux                     330              3785   7373  RISE       1
I__616/I                                      InMux                          0              3785   9470  RISE       1
I__616/O                                      InMux                        259              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/in0               LogicCell40_SEQ_MODE_0000      0              4044   9470  RISE       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    449              4493   9470  RISE       1
I__604/I                                      Odrv12                         0              4493   9470  RISE       1
I__604/O                                      Odrv12                       491              4984   9470  RISE       1
I__605/I                                      Span12Mux_s8_h                 0              4984   9470  RISE       1
I__605/O                                      Span12Mux_s8_h               344              5328   9470  RISE       1
I__606/I                                      LocalMux                       0              5328   9470  RISE       1
I__606/O                                      LocalMux                     330              5657   9470  RISE       1
I__607/I                                      IoInMux                        0              5657   9470  RISE       1
I__607/O                                      IoInMux                      259              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5917   9470  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6534   9470  RISE      17
I__939/I                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__939/O                                      gio2CtrlBuf                    0              6534   9470  RISE       1
I__940/I                                      GlobalMux                      0              6534   9470  RISE       1
I__940/O                                      GlobalMux                    154              6688   9470  RISE       1
I__943/I                                      SRMux                          0              6688   9470  RISE       1
I__943/O                                      SRMux                        463              7151   9470  RISE       1
d1.count_2_LC_9_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              7151   9470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_16_LC_9_15_7/in3
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 13910p
Path slack       : 9534p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3563
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7018
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              6127   9534  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              6254   9534  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              6254   9534  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              6380   9534  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              6380   9534  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6506   9534  RISE       2
d2.count_14_LC_9_15_5/carryin            LogicCell40_SEQ_MODE_1000      0              6506   9534  RISE       1
d2.count_14_LC_9_15_5/carryout           LogicCell40_SEQ_MODE_1000    126              6632   9534  RISE       2
d2.count_15_LC_9_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              6632   9534  RISE       1
d2.count_15_LC_9_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              6759   9534  RISE       1
I__1065/I                                InMux                          0              6759   9534  RISE       1
I__1065/O                                InMux                        259              7018   9534  RISE       1
d2.count_16_LC_9_15_7/in3                LogicCell40_SEQ_MODE_1000      0              7018   9534  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_18_LC_2_13_1/in3
Capture Clock    : p.prescaler_18_LC_2_13_1/clk
Setup Constraint : 13910p
Path slack       : 9576p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3521
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
p.prescaler_17_LC_2_13_0/carryin                    LogicCell40_SEQ_MODE_1000      0              6590   8369  RISE       1
p.prescaler_17_LC_2_13_0/carryout                   LogicCell40_SEQ_MODE_1000    126              6716   8369  RISE       2
I__264/I                                            InMux                          0              6716   9576  RISE       1
I__264/O                                            InMux                        259              6976   9576  RISE       1
p.prescaler_18_LC_2_13_1/in3                        LogicCell40_SEQ_MODE_1000      0              6976   9576  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_15_LC_9_15_6/in3
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 13910p
Path slack       : 9660p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3437
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6892
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              6127   9534  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              6254   9534  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              6254   9534  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              6380   9534  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              6380   9534  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6506   9534  RISE       2
d2.count_14_LC_9_15_5/carryin            LogicCell40_SEQ_MODE_1000      0              6506   9534  RISE       1
d2.count_14_LC_9_15_5/carryout           LogicCell40_SEQ_MODE_1000    126              6632   9534  RISE       2
I__1066/I                                InMux                          0              6632   9660  RISE       1
I__1066/O                                InMux                        259              6892   9660  RISE       1
d2.count_15_LC_9_15_6/in3                LogicCell40_SEQ_MODE_1000      0              6892   9660  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_16_LC_9_10_7/in3
Capture Clock    : d1.count_16_LC_9_10_7/clk
Setup Constraint : 13910p
Path slack       : 9674p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3423
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6878
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
d1.count_11_LC_9_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5987   9674  RISE       1
d1.count_11_LC_9_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              6113   9674  RISE       2
d1.count_12_LC_9_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              6113   9674  RISE       1
d1.count_12_LC_9_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              6240   9674  RISE       2
d1.count_13_LC_9_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              6240   9674  RISE       1
d1.count_13_LC_9_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6366   9674  RISE       2
d1.count_14_LC_9_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6366   9674  RISE       1
d1.count_14_LC_9_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6492   9674  RISE       2
d1.count_15_LC_9_10_6/carryin           LogicCell40_SEQ_MODE_1000      0              6492   9674  RISE       1
d1.count_15_LC_9_10_6/carryout          LogicCell40_SEQ_MODE_1000    126              6618   9674  RISE       1
I__949/I                                InMux                          0              6618   9674  RISE       1
I__949/O                                InMux                        259              6878   9674  RISE       1
d1.count_16_LC_9_10_7/in3               LogicCell40_SEQ_MODE_1000      0              6878   9674  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_17_LC_2_13_0/in3
Capture Clock    : p.prescaler_17_LC_2_13_0/clk
Setup Constraint : 13910p
Path slack       : 9702p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3395
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
p.prescaler_16_LC_2_12_7/carryin                    LogicCell40_SEQ_MODE_1000      0              6268   8369  RISE       1
p.prescaler_16_LC_2_12_7/carryout                   LogicCell40_SEQ_MODE_1000    126              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin                      ICE_CARRY_IN_MUX               0              6394   8369  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout                     ICE_CARRY_IN_MUX             196              6590   8369  RISE       2
I__270/I                                            InMux                          0              6590   9702  RISE       1
I__270/O                                            InMux                        259              6850   9702  RISE       1
p.prescaler_17_LC_2_13_0/in3                        LogicCell40_SEQ_MODE_1000      0              6850   9702  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_14_LC_9_15_5/in3
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 13910p
Path slack       : 9786p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3311
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6766
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              6127   9534  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              6254   9534  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              6254   9534  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              6380   9534  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              6380   9534  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6506   9534  RISE       2
I__1071/I                                InMux                          0              6506   9786  RISE       1
I__1071/O                                InMux                        259              6766   9786  RISE       1
d2.count_14_LC_9_15_5/in3                LogicCell40_SEQ_MODE_1000      0              6766   9786  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_15_LC_7_13_6/in3
Capture Clock    : p.count_15_LC_7_13_6/clk
Setup Constraint : 13910p
Path slack       : 9800p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3297
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6752
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
p.count_10_LC_7_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              5861   9800  RISE       1
p.count_10_LC_7_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5987   9800  RISE       2
p.count_11_LC_7_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5987   9800  RISE       1
p.count_11_LC_7_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              6113   9800  RISE       2
p.count_12_LC_7_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              6113   9800  RISE       1
p.count_12_LC_7_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              6240   9800  RISE       2
p.count_13_LC_7_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              6240   9800  RISE       1
p.count_13_LC_7_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              6366   9800  RISE       2
p.count_14_LC_7_13_5/carryin          LogicCell40_SEQ_MODE_1000      0              6366   9800  RISE       1
p.count_14_LC_7_13_5/carryout         LogicCell40_SEQ_MODE_1000    126              6492   9800  RISE       1
I__531/I                              InMux                          0              6492   9800  RISE       1
I__531/O                              InMux                        259              6752   9800  RISE       1
p.count_15_LC_7_13_6/in3              LogicCell40_SEQ_MODE_1000      0              6752   9800  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_15_LC_9_10_6/in3
Capture Clock    : d1.count_15_LC_9_10_6/clk
Setup Constraint : 13910p
Path slack       : 9800p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3297
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6752
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
d1.count_11_LC_9_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5987   9674  RISE       1
d1.count_11_LC_9_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              6113   9674  RISE       2
d1.count_12_LC_9_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              6113   9674  RISE       1
d1.count_12_LC_9_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              6240   9674  RISE       2
d1.count_13_LC_9_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              6240   9674  RISE       1
d1.count_13_LC_9_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6366   9674  RISE       2
d1.count_14_LC_9_10_5/carryin           LogicCell40_SEQ_MODE_1000      0              6366   9674  RISE       1
d1.count_14_LC_9_10_5/carryout          LogicCell40_SEQ_MODE_1000    126              6492   9674  RISE       2
I__950/I                                InMux                          0              6492   9800  RISE       1
I__950/O                                InMux                        259              6752   9800  RISE       1
d1.count_15_LC_9_10_6/in3               LogicCell40_SEQ_MODE_1000      0              6752   9800  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_13_LC_9_15_4/in3
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 13910p
Path slack       : 9913p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3184
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6639
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              6127   9534  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              6254   9534  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              6254   9534  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              6380   9534  RISE       2
I__1076/I                                InMux                          0              6380   9912  RISE       1
I__1076/O                                InMux                        259              6639   9912  RISE       1
d2.count_13_LC_9_15_4/in3                LogicCell40_SEQ_MODE_1000      0              6639   9912  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_14_LC_7_13_5/in3
Capture Clock    : p.count_14_LC_7_13_5/clk
Setup Constraint : 13910p
Path slack       : 9927p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3170
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6625
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
p.count_10_LC_7_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              5861   9800  RISE       1
p.count_10_LC_7_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5987   9800  RISE       2
p.count_11_LC_7_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5987   9800  RISE       1
p.count_11_LC_7_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              6113   9800  RISE       2
p.count_12_LC_7_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              6113   9800  RISE       1
p.count_12_LC_7_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              6240   9800  RISE       2
p.count_13_LC_7_13_4/carryin          LogicCell40_SEQ_MODE_1000      0              6240   9800  RISE       1
p.count_13_LC_7_13_4/carryout         LogicCell40_SEQ_MODE_1000    126              6366   9800  RISE       2
I__532/I                              InMux                          0              6366   9926  RISE       1
I__532/O                              InMux                        259              6625   9926  RISE       1
p.count_14_LC_7_13_5/in3              LogicCell40_SEQ_MODE_1000      0              6625   9926  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_14_LC_9_10_5/in3
Capture Clock    : d1.count_14_LC_9_10_5/clk
Setup Constraint : 13910p
Path slack       : 9927p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3170
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6625
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
d1.count_11_LC_9_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5987   9674  RISE       1
d1.count_11_LC_9_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              6113   9674  RISE       2
d1.count_12_LC_9_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              6113   9674  RISE       1
d1.count_12_LC_9_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              6240   9674  RISE       2
d1.count_13_LC_9_10_4/carryin           LogicCell40_SEQ_MODE_1000      0              6240   9674  RISE       1
d1.count_13_LC_9_10_4/carryout          LogicCell40_SEQ_MODE_1000    126              6366   9674  RISE       2
I__955/I                                InMux                          0              6366   9926  RISE       1
I__955/O                                InMux                        259              6625   9926  RISE       1
d1.count_14_LC_9_10_5/in3               LogicCell40_SEQ_MODE_1000      0              6625   9926  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_9_1/lcout
Path End         : pulse_len_2_LC_8_8_0/in2
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Setup Constraint : 13910p
Path slack       : 10024p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2974
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6429
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_9_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7016  RISE       2
I__757/I                             LocalMux                       0              3455   7016  RISE       1
I__757/O                             LocalMux                     330              3785   7016  RISE       1
I__759/I                             InMux                          0              3785   7016  RISE       1
I__759/O                             InMux                        259              4044   7016  RISE       1
d1.count_RNI0AFK_16_LC_8_10_0/in0    LogicCell40_SEQ_MODE_0000      0              4044   7016  RISE       1
d1.count_RNI0AFK_16_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7016  RISE       1
I__630/I                             LocalMux                       0              4493   7016  RISE       1
I__630/O                             LocalMux                     330              4823   7016  RISE       1
I__631/I                             InMux                          0              4823   7016  RISE       1
I__631/O                             InMux                        259              5082   7016  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/in1     LogicCell40_SEQ_MODE_0000      0              5082   7016  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/ltout   LogicCell40_SEQ_MODE_0000    379              5461   7016  FALL       1
I__576/I                             CascadeMux                     0              5461   7016  FALL       1
I__576/O                             CascadeMux                     0              5461   7016  FALL       1
d1.count_RNI5P873_7_LC_8_9_6/in2     LogicCell40_SEQ_MODE_0000      0              5461   7016  FALL       1
d1.count_RNI5P873_7_LC_8_9_6/lcout   LogicCell40_SEQ_MODE_0000    379              5840   7016  RISE       3
I__571/I                             LocalMux                       0              5840   7016  RISE       1
I__571/O                             LocalMux                     330              6169   7016  RISE       1
I__574/I                             InMux                          0              6169  10025  RISE       1
I__574/O                             InMux                        259              6429  10025  RISE       1
I__575/I                             CascadeMux                     0              6429  10025  RISE       1
I__575/O                             CascadeMux                     0              6429  10025  RISE       1
pulse_len_2_LC_8_8_0/in2             LogicCell40_SEQ_MODE_1000      0              6429  10025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_16_LC_2_12_7/in3
Capture Clock    : p.prescaler_16_LC_2_12_7/clk
Setup Constraint : 13910p
Path slack       : 10025p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3072
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
p.prescaler_15_LC_2_12_6/carryin                    LogicCell40_SEQ_MODE_1000      0              6141   8369  RISE       1
p.prescaler_15_LC_2_12_6/carryout                   LogicCell40_SEQ_MODE_1000    126              6268   8369  RISE       2
I__275/I                                            InMux                          0              6268  10025  RISE       1
I__275/O                                            InMux                        259              6527  10025  RISE       1
p.prescaler_16_LC_2_12_7/in3                        LogicCell40_SEQ_MODE_1000      0              6527  10025  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_12_LC_9_15_3/in3
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 13910p
Path slack       : 10039p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3058
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              6127   9534  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              6254   9534  RISE       2
I__1082/I                                InMux                          0              6254  10039  RISE       1
I__1082/O                                InMux                        259              6513  10039  RISE       1
d2.count_12_LC_9_15_3/in3                LogicCell40_SEQ_MODE_1000      0              6513  10039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_13_LC_7_13_4/in3
Capture Clock    : p.count_13_LC_7_13_4/clk
Setup Constraint : 13910p
Path slack       : 10053p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3044
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
p.count_10_LC_7_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              5861   9800  RISE       1
p.count_10_LC_7_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5987   9800  RISE       2
p.count_11_LC_7_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5987   9800  RISE       1
p.count_11_LC_7_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              6113   9800  RISE       2
p.count_12_LC_7_13_3/carryin          LogicCell40_SEQ_MODE_1000      0              6113   9800  RISE       1
p.count_12_LC_7_13_3/carryout         LogicCell40_SEQ_MODE_1000    126              6240   9800  RISE       2
I__533/I                              InMux                          0              6240  10053  RISE       1
I__533/O                              InMux                        259              6499  10053  RISE       1
p.count_13_LC_7_13_4/in3              LogicCell40_SEQ_MODE_1000      0              6499  10053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_13_LC_9_10_4/in3
Capture Clock    : d1.count_13_LC_9_10_4/clk
Setup Constraint : 13910p
Path slack       : 10053p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3044
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
d1.count_11_LC_9_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5987   9674  RISE       1
d1.count_11_LC_9_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              6113   9674  RISE       2
d1.count_12_LC_9_10_3/carryin           LogicCell40_SEQ_MODE_1000      0              6113   9674  RISE       1
d1.count_12_LC_9_10_3/carryout          LogicCell40_SEQ_MODE_1000    126              6240   9674  RISE       2
I__960/I                                InMux                          0              6240  10053  RISE       1
I__960/O                                InMux                        259              6499  10053  RISE       1
d1.count_13_LC_9_10_4/in3               LogicCell40_SEQ_MODE_1000      0              6499  10053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_15_LC_2_12_6/in3
Capture Clock    : p.prescaler_15_LC_2_12_6/clk
Setup Constraint : 13910p
Path slack       : 10151p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2946
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
p.prescaler_14_LC_2_12_5/carryin                    LogicCell40_SEQ_MODE_1000      0              6015   8369  RISE       1
p.prescaler_14_LC_2_12_5/carryout                   LogicCell40_SEQ_MODE_1000    126              6141   8369  RISE       2
I__280/I                                            InMux                          0              6141  10151  RISE       1
I__280/O                                            InMux                        259              6401  10151  RISE       1
p.prescaler_15_LC_2_12_6/in3                        LogicCell40_SEQ_MODE_1000      0              6401  10151  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_11_LC_9_15_2/in3
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 13910p
Path slack       : 10165p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2932
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6387
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              6001   9534  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              6127   9534  RISE       2
I__1087/I                                InMux                          0              6127  10165  RISE       1
I__1087/O                                InMux                        259              6387  10165  RISE       1
d2.count_11_LC_9_15_2/in3                LogicCell40_SEQ_MODE_1000      0              6387  10165  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_12_LC_7_13_3/in3
Capture Clock    : p.count_12_LC_7_13_3/clk
Setup Constraint : 13910p
Path slack       : 10179p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2918
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6373
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
p.count_10_LC_7_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              5861   9800  RISE       1
p.count_10_LC_7_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5987   9800  RISE       2
p.count_11_LC_7_13_2/carryin          LogicCell40_SEQ_MODE_1000      0              5987   9800  RISE       1
p.count_11_LC_7_13_2/carryout         LogicCell40_SEQ_MODE_1000    126              6113   9800  RISE       2
I__534/I                              InMux                          0              6113  10179  RISE       1
I__534/O                              InMux                        259              6373  10179  RISE       1
p.count_12_LC_7_13_3/in3              LogicCell40_SEQ_MODE_1000      0              6373  10179  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_12_LC_9_10_3/in3
Capture Clock    : d1.count_12_LC_9_10_3/clk
Setup Constraint : 13910p
Path slack       : 10179p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2918
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6373
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
d1.count_11_LC_9_10_2/carryin           LogicCell40_SEQ_MODE_1000      0              5987   9674  RISE       1
d1.count_11_LC_9_10_2/carryout          LogicCell40_SEQ_MODE_1000    126              6113   9674  RISE       2
I__965/I                                InMux                          0              6113  10179  RISE       1
I__965/O                                InMux                        259              6373  10179  RISE       1
d1.count_12_LC_9_10_3/in3               LogicCell40_SEQ_MODE_1000      0              6373  10179  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_11_LC_7_13_2/in0
Capture Clock    : p.count_11_LC_7_13_2/clk
Setup Constraint : 13910p
Path slack       : 10235p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__749/I                             LocalMux                       0              3455  10235  RISE       1
I__749/O                             LocalMux                     330              3785  10235  RISE       1
I__752/I                             InMux                          0              3785  10235  RISE       1
I__752/O                             InMux                        259              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493  10235  RISE       1
I__667/I                             LocalMux                       0              4493  10235  RISE       1
I__667/O                             LocalMux                     330              4823  10235  RISE       1
I__668/I                             InMux                          0              4823  10235  RISE       1
I__668/O                             InMux                        259              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in0    LogicCell40_SEQ_MODE_0000      0              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              5531  10235  RISE       5
I__656/I                             LocalMux                       0              5531  10235  RISE       1
I__656/O                             LocalMux                     330              5861  10235  RISE       1
I__659/I                             InMux                          0              5861  10235  RISE       1
I__659/O                             InMux                        259              6120  10235  RISE       1
p.count_11_LC_7_13_2/in0             LogicCell40_SEQ_MODE_1000      0              6120  10235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_5_LC_7_12_4/in0
Capture Clock    : p.count_5_LC_7_12_4/clk
Setup Constraint : 13910p
Path slack       : 10235p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__749/I                             LocalMux                       0              3455  10235  RISE       1
I__749/O                             LocalMux                     330              3785  10235  RISE       1
I__752/I                             InMux                          0              3785  10235  RISE       1
I__752/O                             InMux                        259              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493  10235  RISE       1
I__667/I                             LocalMux                       0              4493  10235  RISE       1
I__667/O                             LocalMux                     330              4823  10235  RISE       1
I__668/I                             InMux                          0              4823  10235  RISE       1
I__668/O                             InMux                        259              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in0    LogicCell40_SEQ_MODE_0000      0              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              5531  10235  RISE       5
I__657/I                             LocalMux                       0              5531  10235  RISE       1
I__657/O                             LocalMux                     330              5861  10235  RISE       1
I__661/I                             InMux                          0              5861  10235  RISE       1
I__661/O                             InMux                        259              6120  10235  RISE       1
p.count_5_LC_7_12_4/in0              LogicCell40_SEQ_MODE_1000      0              6120  10235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_10_LC_7_13_1/in0
Capture Clock    : p.count_10_LC_7_13_1/clk
Setup Constraint : 13910p
Path slack       : 10235p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__749/I                             LocalMux                       0              3455  10235  RISE       1
I__749/O                             LocalMux                     330              3785  10235  RISE       1
I__752/I                             InMux                          0              3785  10235  RISE       1
I__752/O                             InMux                        259              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493  10235  RISE       1
I__667/I                             LocalMux                       0              4493  10235  RISE       1
I__667/O                             LocalMux                     330              4823  10235  RISE       1
I__668/I                             InMux                          0              4823  10235  RISE       1
I__668/O                             InMux                        259              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in0    LogicCell40_SEQ_MODE_0000      0              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              5531  10235  RISE       5
I__658/I                             LocalMux                       0              5531  10235  RISE       1
I__658/O                             LocalMux                     330              5861  10235  RISE       1
I__662/I                             InMux                          0              5861  10235  RISE       1
I__662/O                             InMux                        259              6120  10235  RISE       1
p.count_10_LC_7_13_1/in0             LogicCell40_SEQ_MODE_1000      0              6120  10235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_9_LC_7_13_0/in0
Capture Clock    : p.count_9_LC_7_13_0/clk
Setup Constraint : 13910p
Path slack       : 10235p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__749/I                             LocalMux                       0              3455  10235  RISE       1
I__749/O                             LocalMux                     330              3785  10235  RISE       1
I__752/I                             InMux                          0              3785  10235  RISE       1
I__752/O                             InMux                        259              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493  10235  RISE       1
I__667/I                             LocalMux                       0              4493  10235  RISE       1
I__667/O                             LocalMux                     330              4823  10235  RISE       1
I__668/I                             InMux                          0              4823  10235  RISE       1
I__668/O                             InMux                        259              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in0    LogicCell40_SEQ_MODE_0000      0              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              5531  10235  RISE       5
I__656/I                             LocalMux                       0              5531  10235  RISE       1
I__656/O                             LocalMux                     330              5861  10235  RISE       1
I__660/I                             InMux                          0              5861  10235  RISE       1
I__660/O                             InMux                        259              6120  10235  RISE       1
p.count_9_LC_7_13_0/in0              LogicCell40_SEQ_MODE_1000      0              6120  10235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_14_LC_7_13_5/in0
Capture Clock    : p.count_14_LC_7_13_5/clk
Setup Constraint : 13910p
Path slack       : 10235p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__749/I                             LocalMux                       0              3455  10235  RISE       1
I__749/O                             LocalMux                     330              3785  10235  RISE       1
I__752/I                             InMux                          0              3785  10235  RISE       1
I__752/O                             InMux                        259              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044  10235  RISE       1
p.count_RNIL0L01_15_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493  10235  RISE       1
I__667/I                             LocalMux                       0              4493  10235  RISE       1
I__667/O                             LocalMux                     330              4823  10235  RISE       1
I__668/I                             InMux                          0              4823  10235  RISE       1
I__668/O                             InMux                        259              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in0    LogicCell40_SEQ_MODE_0000      0              5082  10235  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              5531  10235  RISE       5
I__658/I                             LocalMux                       0              5531  10235  RISE       1
I__658/O                             LocalMux                     330              5861  10235  RISE       1
I__663/I                             InMux                          0              5861  10235  RISE       1
I__663/O                             InMux                        259              6120  10235  RISE       1
p.count_14_LC_7_13_5/in0             LogicCell40_SEQ_MODE_1000      0              6120  10235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_14_LC_2_12_5/in3
Capture Clock    : p.prescaler_14_LC_2_12_5/clk
Setup Constraint : 13910p
Path slack       : 10277p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2820
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
p.prescaler_13_LC_2_12_4/carryin                    LogicCell40_SEQ_MODE_1000      0              5889   8369  RISE       1
p.prescaler_13_LC_2_12_4/carryout                   LogicCell40_SEQ_MODE_1000    126              6015   8369  RISE       2
I__285/I                                            InMux                          0              6015  10277  RISE       1
I__285/O                                            InMux                        259              6275  10277  RISE       1
p.prescaler_14_LC_2_12_5/in3                        LogicCell40_SEQ_MODE_1000      0              6275  10277  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_9_1/lcout
Path End         : d1.state_LC_8_10_4/in0
Capture Clock    : d1.state_LC_8_10_4/clk
Setup Constraint : 13910p
Path slack       : 10284p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2616
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_9_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7016  RISE       2
I__757/I                             LocalMux                       0              3455   7016  RISE       1
I__757/O                             LocalMux                     330              3785   7016  RISE       1
I__759/I                             InMux                          0              3785   7016  RISE       1
I__759/O                             InMux                        259              4044   7016  RISE       1
d1.count_RNI0AFK_16_LC_8_10_0/in0    LogicCell40_SEQ_MODE_0000      0              4044   7016  RISE       1
d1.count_RNI0AFK_16_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7016  RISE       1
I__630/I                             LocalMux                       0              4493   7016  RISE       1
I__630/O                             LocalMux                     330              4823   7016  RISE       1
I__631/I                             InMux                          0              4823   7016  RISE       1
I__631/O                             InMux                        259              5082   7016  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/in1     LogicCell40_SEQ_MODE_0000      0              5082   7016  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/lcout   LogicCell40_SEQ_MODE_0000    400              5482  10284  RISE       1
I__627/I                             LocalMux                       0              5482  10284  RISE       1
I__627/O                             LocalMux                     330              5812  10284  RISE       1
I__628/I                             InMux                          0              5812  10284  RISE       1
I__628/O                             InMux                        259              6071  10284  RISE       1
d1.state_LC_8_10_4/in0               LogicCell40_SEQ_MODE_1000      0              6071  10284  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_10_LC_9_15_1/in3
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 13910p
Path slack       : 10291p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2806
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6261
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5875   9534  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              6001   9534  RISE       2
I__1092/I                                InMux                          0              6001  10291  RISE       1
I__1092/O                                InMux                        259              6261  10291  RISE       1
d2.count_10_LC_9_15_1/in3                LogicCell40_SEQ_MODE_1000      0              6261  10291  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_11_LC_7_13_2/in3
Capture Clock    : p.count_11_LC_7_13_2/clk
Setup Constraint : 13910p
Path slack       : 10305p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2792
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
p.count_10_LC_7_13_1/carryin          LogicCell40_SEQ_MODE_1000      0              5861   9800  RISE       1
p.count_10_LC_7_13_1/carryout         LogicCell40_SEQ_MODE_1000    126              5987   9800  RISE       2
I__535/I                              InMux                          0              5987  10305  RISE       1
I__535/O                              InMux                        259              6247  10305  RISE       1
p.count_11_LC_7_13_2/in3              LogicCell40_SEQ_MODE_1000      0              6247  10305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_11_LC_9_10_2/in3
Capture Clock    : d1.count_11_LC_9_10_2/clk
Setup Constraint : 13910p
Path slack       : 10305p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2792
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
d1.count_10_LC_9_10_1/carryin           LogicCell40_SEQ_MODE_1000      0              5861   9674  RISE       1
d1.count_10_LC_9_10_1/carryout          LogicCell40_SEQ_MODE_1000    126              5987   9674  RISE       2
I__837/I                                InMux                          0              5987  10305  RISE       1
I__837/O                                InMux                        259              6247  10305  RISE       1
d1.count_11_LC_9_10_2/in3               LogicCell40_SEQ_MODE_1000      0              6247  10305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_13_LC_2_12_4/in3
Capture Clock    : p.prescaler_13_LC_2_12_4/clk
Setup Constraint : 13910p
Path slack       : 10404p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2693
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
p.prescaler_12_LC_2_12_3/carryin                    LogicCell40_SEQ_MODE_1000      0              5763   8369  RISE       1
p.prescaler_12_LC_2_12_3/carryout                   LogicCell40_SEQ_MODE_1000    126              5889   8369  RISE       2
I__290/I                                            InMux                          0              5889  10403  RISE       1
I__290/O                                            InMux                        259              6148  10403  RISE       1
p.prescaler_13_LC_2_12_4/in3                        LogicCell40_SEQ_MODE_1000      0              6148  10403  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_9_LC_9_15_0/in3
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 13910p
Path slack       : 10418p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2679
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6134
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5552   9534  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5678   9534  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5875   9534  RISE       2
I__978/I                                 InMux                          0              5875  10417  RISE       1
I__978/O                                 InMux                        259              6134  10417  RISE       1
d2.count_9_LC_9_15_0/in3                 LogicCell40_SEQ_MODE_1000      0              6134  10417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_10_LC_7_13_1/in3
Capture Clock    : p.count_10_LC_7_13_1/clk
Setup Constraint : 13910p
Path slack       : 10432p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
p.count_9_LC_7_13_0/carryin           LogicCell40_SEQ_MODE_1000      0              5735   9800  RISE       1
p.count_9_LC_7_13_0/carryout          LogicCell40_SEQ_MODE_1000    126              5861   9800  RISE       2
I__536/I                              InMux                          0              5861  10431  RISE       1
I__536/O                              InMux                        259              6120  10431  RISE       1
p.count_10_LC_7_13_1/in3              LogicCell40_SEQ_MODE_1000      0              6120  10431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_10_LC_9_10_1/in3
Capture Clock    : d1.count_10_LC_9_10_1/clk
Setup Constraint : 13910p
Path slack       : 10432p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2665
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
d1.count_9_LC_9_10_0/carryin            LogicCell40_SEQ_MODE_1000      0              5735   9674  RISE       1
d1.count_9_LC_9_10_0/carryout           LogicCell40_SEQ_MODE_1000    126              5861   9674  RISE       2
I__843/I                                InMux                          0              5861  10431  RISE       1
I__843/O                                InMux                        259              6120  10431  RISE       1
d1.count_10_LC_9_10_1/in3               LogicCell40_SEQ_MODE_1000      0              6120  10431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_5_LC_3_11_6/in0
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Setup Constraint : 13910p
Path slack       : 10508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2392
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
I__248/I                                            InMux                          0              4683  10508  RISE       1
I__248/O                                            InMux                        259              4942  10508  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/in3       LogicCell40_SEQ_MODE_0000      0              4942  10508  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_0000    316              5258  10508  RISE       1
I__367/I                                            LocalMux                       0              5258  10508  RISE       1
I__367/O                                            LocalMux                     330              5587  10508  RISE       1
I__368/I                                            InMux                          0              5587  10508  RISE       1
I__368/O                                            InMux                        259              5847  10508  RISE       1
p.prescaler_5_LC_3_11_6/in0                         LogicCell40_SEQ_MODE_1000      0              5847  10508  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_12_LC_2_12_3/in3
Capture Clock    : p.prescaler_12_LC_2_12_3/clk
Setup Constraint : 13910p
Path slack       : 10530p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2567
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
p.prescaler_11_LC_2_12_2/carryin                    LogicCell40_SEQ_MODE_1000      0              5636   8369  RISE       1
p.prescaler_11_LC_2_12_2/carryout                   LogicCell40_SEQ_MODE_1000    126              5763   8369  RISE       2
I__295/I                                            InMux                          0              5763  10530  RISE       1
I__295/O                                            InMux                        259              6022  10530  RISE       1
p.prescaler_12_LC_2_12_3/in3                        LogicCell40_SEQ_MODE_1000      0              6022  10530  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_9_LC_7_13_0/in3
Capture Clock    : p.count_9_LC_7_13_0/clk
Setup Constraint : 13910p
Path slack       : 10558p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2539
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
p.count_8_LC_7_12_7/carryin           LogicCell40_SEQ_MODE_1000      0              5412   9800  RISE       1
p.count_8_LC_7_12_7/carryout          LogicCell40_SEQ_MODE_1000    126              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitin        ICE_CARRY_IN_MUX               0              5538   9800  RISE       1
IN_MUX_bfv_7_13_0_/carryinitout       ICE_CARRY_IN_MUX             196              5735   9800  RISE       2
I__537/I                              InMux                          0              5735  10558  RISE       1
I__537/O                              InMux                        259              5994  10558  RISE       1
p.count_9_LC_7_13_0/in3               LogicCell40_SEQ_MODE_1000      0              5994  10558  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_9_LC_9_10_0/in3
Capture Clock    : d1.count_9_LC_9_10_0/clk
Setup Constraint : 13910p
Path slack       : 10558p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2539
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
d1.count_8_LC_9_9_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   9674  RISE       1
d1.count_8_LC_9_9_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5538   9674  RISE       1
IN_MUX_bfv_9_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              5735   9674  RISE       2
I__853/I                                InMux                          0              5735  10558  RISE       1
I__853/O                                InMux                        259              5994  10558  RISE       1
d1.count_9_LC_9_10_0/in3                LogicCell40_SEQ_MODE_1000      0              5994  10558  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_6_LC_3_11_5/in3
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Setup Constraint : 13910p
Path slack       : 10579p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2518
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5973
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
I__247/I                                            InMux                          0              4809  10579  RISE       1
I__247/O                                            InMux                        259              5068  10579  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              5068  10579  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    316              5384  10579  RISE       1
I__376/I                                            LocalMux                       0              5384  10579  RISE       1
I__376/O                                            LocalMux                     330              5714  10579  RISE       1
I__377/I                                            InMux                          0              5714  10579  RISE       1
I__377/O                                            InMux                        259              5973  10579  RISE       1
p.prescaler_6_LC_3_11_5/in3                         LogicCell40_SEQ_MODE_1000      0              5973  10579  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_11_LC_2_12_2/in3
Capture Clock    : p.prescaler_11_LC_2_12_2/clk
Setup Constraint : 13910p
Path slack       : 10656p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2441
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
p.prescaler_10_LC_2_12_1/carryin                    LogicCell40_SEQ_MODE_1000      0              5510   8369  RISE       1
p.prescaler_10_LC_2_12_1/carryout                   LogicCell40_SEQ_MODE_1000    126              5636   8369  RISE       2
I__222/I                                            InMux                          0              5636  10656  RISE       1
I__222/O                                            InMux                        259              5896  10656  RISE       1
p.prescaler_11_LC_2_12_2/in3                        LogicCell40_SEQ_MODE_1000      0              5896  10656  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_8_LC_9_14_7/in3
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 13910p
Path slack       : 10740p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2357
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5812
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              5426   9534  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5552   9534  RISE       2
I__983/I                                 InMux                          0              5552  10740  RISE       1
I__983/O                                 InMux                        259              5812  10740  RISE       1
d2.count_8_LC_9_14_7/in3                 LogicCell40_SEQ_MODE_1000      0              5812  10740  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_10_LC_2_12_1/in3
Capture Clock    : p.prescaler_10_LC_2_12_1/clk
Setup Constraint : 13910p
Path slack       : 10782p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2315
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
p.prescaler_9_LC_2_12_0/carryin                     LogicCell40_SEQ_MODE_1000      0              5384   8369  RISE       1
p.prescaler_9_LC_2_12_0/carryout                    LogicCell40_SEQ_MODE_1000    126              5510   8369  RISE       2
I__227/I                                            InMux                          0              5510  10782  RISE       1
I__227/O                                            InMux                        259              5770  10782  RISE       1
p.prescaler_10_LC_2_12_1/in3                        LogicCell40_SEQ_MODE_1000      0              5770  10782  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_7_LC_9_14_6/in3
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 13910p
Path slack       : 10867p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2230
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5685
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              5300   9534  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              5426   9534  RISE       2
I__988/I                                 InMux                          0              5426  10866  RISE       1
I__988/O                                 InMux                        259              5685  10866  RISE       1
d2.count_7_LC_9_14_6/in3                 LogicCell40_SEQ_MODE_1000      0              5685  10866  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_8_LC_7_12_7/in3
Capture Clock    : p.count_8_LC_7_12_7/clk
Setup Constraint : 13910p
Path slack       : 10881p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
p.count_7_LC_7_12_6/carryin           LogicCell40_SEQ_MODE_1000      0              5286   9800  RISE       1
p.count_7_LC_7_12_6/carryout          LogicCell40_SEQ_MODE_1000    126              5412   9800  RISE       2
I__538/I                              InMux                          0              5412  10880  RISE       1
I__538/O                              InMux                        259              5671  10880  RISE       1
p.count_8_LC_7_12_7/in3               LogicCell40_SEQ_MODE_1000      0              5671  10880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_8_LC_9_9_7/in3
Capture Clock    : d1.count_8_LC_9_9_7/clk
Setup Constraint : 13910p
Path slack       : 10881p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
d1.count_7_LC_9_9_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   9674  RISE       1
d1.count_7_LC_9_9_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   9674  RISE       2
I__859/I                                InMux                          0              5412  10880  RISE       1
I__859/O                                InMux                        259              5671  10880  RISE       1
d1.count_8_LC_9_9_7/in3                 LogicCell40_SEQ_MODE_1000      0              5671  10880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_2_LC_1_12_1/in0
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Setup Constraint : 13910p
Path slack       : 10887p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2013
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5468
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                         LocalMux                       0              3455   8369  RISE       1
I__357/O                                         LocalMux                     330              3785   8369  RISE       1
I__361/I                                         InMux                          0              3785   8369  RISE       1
I__361/O                                         InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1              LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout         LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
I__201/I                                         InMux                          0              4304  10887  RISE       1
I__201/O                                         InMux                        259              4563  10887  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4563  10887  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              4879  10887  RISE       1
I__202/I                                         LocalMux                       0              4879  10887  RISE       1
I__202/O                                         LocalMux                     330              5209  10887  RISE       1
I__203/I                                         InMux                          0              5209  10887  RISE       1
I__203/O                                         InMux                        259              5468  10887  RISE       1
p.prescaler_2_LC_1_12_1/in0                      LogicCell40_SEQ_MODE_1000      0              5468  10887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_9_LC_2_12_0/in3
Capture Clock    : p.prescaler_9_LC_2_12_0/clk
Setup Constraint : 13910p
Path slack       : 10909p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2188
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
p.prescaler_8_LC_2_11_7/carryin                     LogicCell40_SEQ_MODE_1000      0              5061   8369  RISE       1
p.prescaler_8_LC_2_11_7/carryout                    LogicCell40_SEQ_MODE_1000    126              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitin                      ICE_CARRY_IN_MUX               0              5188   8369  RISE       1
IN_MUX_bfv_2_12_0_/carryinitout                     ICE_CARRY_IN_MUX             196              5384   8369  RISE       2
I__232/I                                            InMux                          0              5384  10908  RISE       1
I__232/O                                            InMux                        259              5643  10908  RISE       1
p.prescaler_9_LC_2_12_0/in3                         LogicCell40_SEQ_MODE_1000      0              5643  10908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_6_LC_9_14_5/in3
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 13910p
Path slack       : 10993p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2104
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5559
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              5174   9534  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              5300   9534  RISE       2
I__993/I                                 InMux                          0              5300  10992  RISE       1
I__993/O                                 InMux                        259              5559  10992  RISE       1
d2.count_6_LC_9_14_5/in3                 LogicCell40_SEQ_MODE_1000      0              5559  10992  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_7_LC_7_12_6/in3
Capture Clock    : p.count_7_LC_7_12_6/clk
Setup Constraint : 13910p
Path slack       : 11007p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2090
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5545
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
p.count_6_LC_7_12_5/carryin           LogicCell40_SEQ_MODE_1000      0              5159   9800  RISE       1
p.count_6_LC_7_12_5/carryout          LogicCell40_SEQ_MODE_1000    126              5286   9800  RISE       2
I__507/I                              InMux                          0              5286  11006  RISE       1
I__507/O                              InMux                        259              5545  11006  RISE       1
p.count_7_LC_7_12_6/in3               LogicCell40_SEQ_MODE_1000      0              5545  11006  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_7_LC_9_9_6/in3
Capture Clock    : d1.count_7_LC_9_9_6/clk
Setup Constraint : 13910p
Path slack       : 11007p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2090
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5545
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
d1.count_6_LC_9_9_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   9674  RISE       1
d1.count_6_LC_9_9_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   9674  RISE       2
I__866/I                                InMux                          0              5286  11006  RISE       1
I__866/O                                InMux                        259              5545  11006  RISE       1
d1.count_7_LC_9_9_6/in3                 LogicCell40_SEQ_MODE_1000      0              5545  11006  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_5_LC_9_14_4/in3
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 13910p
Path slack       : 11119p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1978
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              5047   9534  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              5174   9534  RISE       2
I__999/I                                 InMux                          0              5174  11119  RISE       1
I__999/O                                 InMux                        259              5433  11119  RISE       1
d2.count_5_LC_9_14_4/in3                 LogicCell40_SEQ_MODE_1000      0              5433  11119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_6_LC_7_12_5/in3
Capture Clock    : p.count_6_LC_7_12_5/clk
Setup Constraint : 13910p
Path slack       : 11133p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1964
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
p.count_5_LC_7_12_4/carryin           LogicCell40_SEQ_MODE_1000      0              5033   9800  RISE       1
p.count_5_LC_7_12_4/carryout          LogicCell40_SEQ_MODE_1000    126              5159   9800  RISE       2
I__508/I                              InMux                          0              5159  11133  RISE       1
I__508/O                              InMux                        259              5419  11133  RISE       1
p.count_6_LC_7_12_5/in3               LogicCell40_SEQ_MODE_1000      0              5419  11133  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_6_LC_9_9_5/in3
Capture Clock    : d1.count_6_LC_9_9_5/clk
Setup Constraint : 13910p
Path slack       : 11133p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1964
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
d1.count_5_LC_9_9_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   9674  RISE       1
d1.count_5_LC_9_9_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   9674  RISE       2
I__872/I                                InMux                          0              5159  11133  RISE       1
I__872/O                                InMux                        259              5419  11133  RISE       1
d1.count_6_LC_9_9_5/in3                 LogicCell40_SEQ_MODE_1000      0              5419  11133  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_8_LC_2_11_7/in3
Capture Clock    : p.prescaler_8_LC_2_11_7/clk
Setup Constraint : 13910p
Path slack       : 11231p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1866
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
p.prescaler_7_LC_2_11_6/carryin                     LogicCell40_SEQ_MODE_1000      0              4935   8369  RISE       1
p.prescaler_7_LC_2_11_6/carryout                    LogicCell40_SEQ_MODE_1000    126              5061   8369  RISE       2
I__237/I                                            InMux                          0              5061  11231  RISE       1
I__237/O                                            InMux                        259              5321  11231  RISE       1
p.prescaler_8_LC_2_11_7/in3                         LogicCell40_SEQ_MODE_1000      0              5321  11231  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_4_LC_9_14_3/in3
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 13910p
Path slack       : 11245p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1852
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5307
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4921   9534  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              5047   9534  RISE       2
I__1004/I                                InMux                          0              5047  11245  RISE       1
I__1004/O                                InMux                        259              5307  11245  RISE       1
d2.count_4_LC_9_14_3/in3                 LogicCell40_SEQ_MODE_1000      0              5307  11245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_5_LC_7_12_4/in3
Capture Clock    : p.count_5_LC_7_12_4/clk
Setup Constraint : 13910p
Path slack       : 11259p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1838
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5293
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
p.count_4_LC_7_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4907   9800  RISE       1
p.count_4_LC_7_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              5033   9800  RISE       2
I__509/I                              InMux                          0              5033  11259  RISE       1
I__509/O                              InMux                        259              5293  11259  RISE       1
p.count_5_LC_7_12_4/in3               LogicCell40_SEQ_MODE_1000      0              5293  11259  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_5_LC_9_9_4/in3
Capture Clock    : d1.count_5_LC_9_9_4/clk
Setup Constraint : 13910p
Path slack       : 11259p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1838
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5293
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
d1.count_4_LC_9_9_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   9674  RISE       1
d1.count_4_LC_9_9_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   9674  RISE       2
I__878/I                                InMux                          0              5033  11259  RISE       1
I__878/O                                InMux                        259              5293  11259  RISE       1
d1.count_5_LC_9_9_4/in3                 LogicCell40_SEQ_MODE_1000      0              5293  11259  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_7_LC_2_11_6/in3
Capture Clock    : p.prescaler_7_LC_2_11_6/clk
Setup Constraint : 13910p
Path slack       : 11357p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1740
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
p.prescaler_4_LC_2_11_3/carryin                     LogicCell40_SEQ_MODE_1000      0              4556   8369  RISE       1
p.prescaler_4_LC_2_11_3/carryout                    LogicCell40_SEQ_MODE_1000    126              4683   8369  RISE       2
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4683   8369  RISE       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4809   8369  RISE       2
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4809   8369  RISE       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              4935   8369  RISE       2
I__242/I                                            InMux                          0              4935  11357  RISE       1
I__242/O                                            InMux                        259              5195  11357  RISE       1
p.prescaler_7_LC_2_11_6/in3                         LogicCell40_SEQ_MODE_1000      0              5195  11357  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_3_LC_9_14_2/in3
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 13910p
Path slack       : 11371p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1726
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4795   9534  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4921   9534  RISE       2
I__1009/I                                InMux                          0              4921  11371  RISE       1
I__1009/O                                InMux                        259              5181  11371  RISE       1
d2.count_3_LC_9_14_2/in3                 LogicCell40_SEQ_MODE_1000      0              5181  11371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_4_LC_7_12_3/in3
Capture Clock    : p.count_4_LC_7_12_3/clk
Setup Constraint : 13910p
Path slack       : 11386p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1711
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
p.count_3_LC_7_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4781   9800  RISE       1
p.count_3_LC_7_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4907   9800  RISE       2
I__510/I                              InMux                          0              4907  11385  RISE       1
I__510/O                              InMux                        259              5166  11385  RISE       1
p.count_4_LC_7_12_3/in3               LogicCell40_SEQ_MODE_1000      0              5166  11385  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_4_LC_9_9_3/in3
Capture Clock    : d1.count_4_LC_9_9_3/clk
Setup Constraint : 13910p
Path slack       : 11386p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1711
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
d1.count_3_LC_9_9_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   9674  RISE       1
d1.count_3_LC_9_9_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   9674  RISE       2
I__883/I                                InMux                          0              4907  11385  RISE       1
I__883/O                                InMux                        259              5166  11385  RISE       1
d1.count_4_LC_9_9_3/in3                 LogicCell40_SEQ_MODE_1000      0              5166  11385  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.state_LC_8_10_4/in3
Capture Clock    : d1.state_LC_8_10_4/clk
Setup Constraint : 13910p
Path slack       : 11470p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1627
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                           LocalMux                       0              3455   7373  RISE       1
I__613/O                           LocalMux                     330              3785   7373  RISE       1
I__614/I                           InMux                          0              3785   7373  RISE       1
I__614/O                           InMux                        259              4044   7373  RISE       1
d1.sync_1_RNI5IAP_LC_8_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   7373  RISE       1
d1.sync_1_RNI5IAP_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7373  RISE       2
I__623/I                           LocalMux                       0              4493  11469  RISE       1
I__623/O                           LocalMux                     330              4823  11469  RISE       1
I__625/I                           InMux                          0              4823  11469  RISE       1
I__625/O                           InMux                        259              5082  11469  RISE       1
d1.state_LC_8_10_4/in3             LogicCell40_SEQ_MODE_1000      0              5082  11469  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_2_LC_9_14_1/in3
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 13910p
Path slack       : 11498p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1599
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5054
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout                LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__902/I                                 Odrv12                         0              3455   9534  RISE       1
I__902/O                                 Odrv12                       491              3946   9534  RISE       1
I__905/I                                 LocalMux                       0              3946   9534  RISE       1
I__905/O                                 LocalMux                     330              4276   9534  RISE       1
I__908/I                                 InMux                          0              4276   9534  RISE       1
I__908/O                                 InMux                        259              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4535   9534  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4795   9534  RISE       2
I__1014/I                                InMux                          0              4795  11497  RISE       1
I__1014/O                                InMux                        259              5054  11497  RISE       1
d2.count_2_LC_9_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              5054  11497  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_3_LC_7_12_2/in3
Capture Clock    : p.count_3_LC_7_12_2/clk
Setup Constraint : 13910p
Path slack       : 11512p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1585
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
p.count_2_LC_7_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4655   9800  RISE       1
p.count_2_LC_7_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4781   9800  RISE       2
I__511/I                              InMux                          0              4781  11511  RISE       1
I__511/O                              InMux                        259              5040  11511  RISE       1
p.count_3_LC_7_12_2/in3               LogicCell40_SEQ_MODE_1000      0              5040  11511  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_3_LC_9_9_2/in3
Capture Clock    : d1.count_3_LC_9_9_2/clk
Setup Constraint : 13910p
Path slack       : 11512p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1585
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
d1.count_2_LC_9_9_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   9674  RISE       1
d1.count_2_LC_9_9_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   9674  RISE       2
I__888/I                                InMux                          0              4781  11511  RISE       1
I__888/O                                InMux                        259              5040  11511  RISE       1
d1.count_3_LC_9_9_2/in3                 LogicCell40_SEQ_MODE_1000      0              5040  11511  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_2_LC_7_12_1/in3
Capture Clock    : p.count_2_LC_7_12_1/clk
Setup Constraint : 13910p
Path slack       : 11638p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1459
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4914
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__923/I                              Odrv4                          0              3455   9800  RISE       1
I__923/O                              Odrv4                        351              3806   9800  RISE       1
I__926/I                              LocalMux                       0              3806   9800  RISE       1
I__926/O                              LocalMux                     330              4136   9800  RISE       1
I__929/I                              InMux                          0              4136   9800  RISE       1
I__929/O                              InMux                        259              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9800  RISE       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9800  RISE       2
I__512/I                              InMux                          0              4655  11638  RISE       1
I__512/O                              InMux                        259              4914  11638  RISE       1
p.count_2_LC_7_12_1/in3               LogicCell40_SEQ_MODE_1000      0              4914  11638  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_2_LC_9_9_1/in3
Capture Clock    : d1.count_2_LC_9_9_1/clk
Setup Constraint : 13910p
Path slack       : 11638p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1459
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4914
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__772/I                                Odrv4                          0              3455   9674  RISE       1
I__772/O                                Odrv4                        351              3806   9674  RISE       1
I__775/I                                LocalMux                       0              3806   9674  RISE       1
I__775/O                                LocalMux                     330              4136   9674  RISE       1
I__777/I                                InMux                          0              4136   9674  RISE       1
I__777/O                                InMux                        259              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   9674  RISE       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   9674  RISE       2
I__756/I                                InMux                          0              4655  11638  RISE       1
I__756/O                                InMux                        259              4914  11638  RISE       1
d1.count_2_LC_9_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4914  11638  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_15_LC_7_9_5/in0
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 11658p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1242
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout    LogicCell40_SEQ_MODE_1000    540              3455   8194  RISE      15
I__789/I                   Odrv4                          0              3455  10144  RISE       1
I__789/O                   Odrv4                        351              3806  10144  RISE       1
I__801/I                   Span4Mux_h                     0              3806  11659  RISE       1
I__801/O                   Span4Mux_h                   302              4107  11659  RISE       1
I__810/I                   LocalMux                       0              4107  11659  RISE       1
I__810/O                   LocalMux                     330              4437  11659  RISE       1
I__813/I                   InMux                          0              4437  11659  RISE       1
I__813/O                   InMux                        259              4697  11659  RISE       1
pulse_len_15_LC_7_9_5/in0  LogicCell40_SEQ_MODE_1000      0              4697  11659  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_9_6/lcout
Path End         : d1.state_LC_8_10_4/in2
Capture Clock    : d1.state_LC_8_10_4/clk
Setup Constraint : 13910p
Path slack       : 11714p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1284
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_9_6/lcout       LogicCell40_SEQ_MODE_1000    540              3455   7591  RISE       3
I__867/I                        LocalMux                       0              3455   7591  RISE       1
I__867/O                        LocalMux                     330              3785   7591  RISE       1
I__870/I                        InMux                          0              3785  11715  RISE       1
I__870/O                        InMux                        259              4044  11715  RISE       1
d1.state_RNO_1_LC_8_10_2/in0    LogicCell40_SEQ_MODE_0000      0              4044  11715  RISE       1
d1.state_RNO_1_LC_8_10_2/ltout  LogicCell40_SEQ_MODE_0000    386              4430  11715  FALL       1
I__629/I                        CascadeMux                     0              4430  11715  FALL       1
I__629/O                        CascadeMux                     0              4430  11715  FALL       1
d1.state_RNO_0_LC_8_10_3/in2    LogicCell40_SEQ_MODE_0000      0              4430  11715  FALL       1
d1.state_RNO_0_LC_8_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              4739  11715  RISE       1
I__626/I                        CascadeMux                     0              4739  11715  RISE       1
I__626/O                        CascadeMux                     0              4739  11715  RISE       1
d1.state_LC_8_10_4/in2          LogicCell40_SEQ_MODE_1000      0              4739  11715  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_4_LC_2_11_3/in3
Capture Clock    : p.prescaler_4_LC_2_11_3/clk
Setup Constraint : 13910p
Path slack       : 11736p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1361
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
p.prescaler_3_LC_2_11_2/carryin                     LogicCell40_SEQ_MODE_1000      0              4430   8369  RISE       1
p.prescaler_3_LC_2_11_2/carryout                    LogicCell40_SEQ_MODE_1000    126              4556   8369  RISE       2
I__249/I                                            InMux                          0              4556  11736  RISE       1
I__249/O                                            InMux                        259              4816  11736  RISE       1
p.prescaler_4_LC_2_11_3/in3                         LogicCell40_SEQ_MODE_1000      0              4816  11736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_3_LC_2_11_2/in3
Capture Clock    : p.prescaler_3_LC_2_11_2/clk
Setup Constraint : 13910p
Path slack       : 11862p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1235
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__357/I                                            LocalMux                       0              3455   8369  RISE       1
I__357/O                                            LocalMux                     330              3785   8369  RISE       1
I__361/I                                            InMux                          0              3785   8369  RISE       1
I__361/O                                            InMux                        259              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   8369  RISE       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   8369  RISE       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4304   8369  RISE       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4430   8369  RISE       2
I__254/I                                            InMux                          0              4430  11862  RISE       1
I__254/O                                            InMux                        259              4690  11862  RISE       1
p.prescaler_3_LC_2_11_2/in3                         LogicCell40_SEQ_MODE_1000      0              4690  11862  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_10_9_3/lcout
Path End         : d1.sync_1_LC_8_9_3/in3
Capture Clock    : d1.sync_1_LC_8_9_3/clk
Setup Constraint : 13910p
Path slack       : 12017p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1080
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4535
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1028/I                                         ClkMux                         0              2607  RISE       1
I__1028/O                                         ClkMux                       309              2915  RISE       1
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_10_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  12016  RISE       1
I__1046/I                  Odrv12                         0              3455  12016  RISE       1
I__1046/O                  Odrv12                       491              3946  12016  RISE       1
I__1047/I                  LocalMux                       0              3946  12016  RISE       1
I__1047/O                  LocalMux                     330              4276  12016  RISE       1
I__1048/I                  InMux                          0              4276  12016  RISE       1
I__1048/O                  InMux                        259              4535  12016  RISE       1
d1.sync_1_LC_8_9_3/in3     LogicCell40_SEQ_MODE_1000      0              4535  12016  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_9_4_0/lcout
Path End         : d2.sync_1_LC_9_7_3/in3
Capture Clock    : d2.sync_1_LC_9_7_3/clk
Setup Constraint : 13910p
Path slack       : 12017p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1080
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4535
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1043/I                                         ClkMux                         0              2607  RISE       1
I__1043/O                                         ClkMux                       309              2915  RISE       1
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_9_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455  12016  RISE       1
I__818/I                  Odrv12                         0              3455  12016  RISE       1
I__818/O                  Odrv12                       491              3946  12016  RISE       1
I__819/I                  LocalMux                       0              3946  12016  RISE       1
I__819/O                  LocalMux                     330              4276  12016  RISE       1
I__820/I                  InMux                          0              4276  12016  RISE       1
I__820/O                  InMux                        259              4535  12016  RISE       1
d2.sync_1_LC_9_7_3/in3    LogicCell40_SEQ_MODE_1000      0              4535  12016  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_8_LC_7_8_6/lcout
Path End         : pulse_len_8_LC_7_8_6/in2
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Setup Constraint : 13910p
Path slack       : 12058p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   940
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_8_LC_7_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10284  RISE       2
I__489/I                    Odrv4                          0              3455  10284  RISE       1
I__489/O                    Odrv4                        351              3806  10284  RISE       1
I__491/I                    LocalMux                       0              3806  10712  RISE       1
I__491/O                    LocalMux                     330              4136  10712  RISE       1
I__493/I                    InMux                          0              4136  10712  RISE       1
I__493/O                    InMux                        259              4395  10712  RISE       1
I__495/I                    CascadeMux                     0              4395  10712  RISE       1
I__495/O                    CascadeMux                     0              4395  10712  RISE       1
pulse_len_8_LC_7_8_6/in2    LogicCell40_SEQ_MODE_1000      0              4395  12058  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_2_LC_8_8_0/lcout
Path End         : pulse_len_2_LC_8_8_0/in3
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Setup Constraint : 13910p
Path slack       : 12157p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   940
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_2_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9527  RISE       4
I__545/I                    Odrv4                          0              3455   9527  RISE       1
I__545/O                    Odrv4                        351              3806   9527  RISE       1
I__548/I                    LocalMux                       0              3806  12157  RISE       1
I__548/O                    LocalMux                     330              4136  12157  RISE       1
I__551/I                    InMux                          0              4136  12157  RISE       1
I__551/O                    InMux                        259              4395  12157  RISE       1
pulse_len_2_LC_8_8_0/in3    LogicCell40_SEQ_MODE_1000      0              4395  12157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_0_LC_3_11_2/in0
Capture Clock    : p.prescaler_0_LC_3_11_2/clk
Setup Constraint : 13910p
Path slack       : 12311p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__356/I                       LocalMux                       0              3455   6574  RISE       1
I__356/O                       LocalMux                     330              3785   6574  RISE       1
I__359/I                       InMux                          0              3785  12311  RISE       1
I__359/O                       InMux                        259              4044  12311  RISE       1
p.prescaler_0_LC_3_11_2/in0    LogicCell40_SEQ_MODE_1000      0              4044  12311  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_1_LC_9_12_3/in0
Capture Clock    : p.count_1_LC_9_12_3/clk
Setup Constraint : 13910p
Path slack       : 12311p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16355

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__924/I                   LocalMux                       0              3455  12311  RISE       1
I__924/O                   LocalMux                     330              3785  12311  RISE       1
I__928/I                   InMux                          0              3785  12311  RISE       1
I__928/O                   InMux                        259              4044  12311  RISE       1
p.count_1_LC_9_12_3/in0    LogicCell40_SEQ_MODE_1000      0              4044  12311  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_9_15_7/lcout
Path End         : d2.count_16_LC_9_15_7/in1
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_9_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6335  RISE       2
I__1061/I                    LocalMux                       0              3455  12381  RISE       1
I__1061/O                    LocalMux                     330              3785  12381  RISE       1
I__1063/I                    InMux                          0              3785  12381  RISE       1
I__1063/O                    InMux                        259              4044  12381  RISE       1
d2.count_16_LC_9_15_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_15_LC_9_15_6/in1
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6735  RISE       2
I__1068/I                    LocalMux                       0              3455  11988  RISE       1
I__1068/O                    LocalMux                     330              3785  11988  RISE       1
I__1070/I                    InMux                          0              3785  11988  RISE       1
I__1070/O                    InMux                        259              4044  11988  RISE       1
d2.count_15_LC_9_15_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_14_LC_9_15_5/in1
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5894  RISE       2
I__1073/I                    LocalMux                       0              3455  11862  RISE       1
I__1073/O                    LocalMux                     330              3785  11862  RISE       1
I__1075/I                    InMux                          0              3785  11862  RISE       1
I__1075/O                    InMux                        259              4044  11862  RISE       1
d2.count_14_LC_9_15_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_13_LC_9_15_4/in1
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5830  RISE       2
I__1078/I                    LocalMux                       0              3455  11736  RISE       1
I__1078/O                    LocalMux                     330              3785  11736  RISE       1
I__1080/I                    InMux                          0              3785  11736  RISE       1
I__1080/O                    InMux                        259              4044  11736  RISE       1
d2.count_13_LC_9_15_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_11_LC_9_15_2/in1
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5809  RISE       2
I__1089/I                    LocalMux                       0              3455  11483  RISE       1
I__1089/O                    LocalMux                     330              3785  11483  RISE       1
I__1091/I                    InMux                          0              3785  11483  RISE       1
I__1091/O                    InMux                        259              4044  11483  RISE       1
d2.count_11_LC_9_15_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_10_LC_9_15_1/in1
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6518  RISE       2
I__973/I                     LocalMux                       0              3455  11357  RISE       1
I__973/O                     LocalMux                     330              3785  11357  RISE       1
I__975/I                     InMux                          0              3785  11357  RISE       1
I__975/O                     InMux                        259              4044  11357  RISE       1
d2.count_10_LC_9_15_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_9_LC_9_15_0/in1
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6798  RISE       2
I__980/I                    LocalMux                       0              3455  11231  RISE       1
I__980/O                    LocalMux                     330              3785  11231  RISE       1
I__982/I                    InMux                          0              3785  11231  RISE       1
I__982/O                    InMux                        259              4044  11231  RISE       1
d2.count_9_LC_9_15_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_8_LC_9_14_7/in1
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6847  RISE       2
I__985/I                    LocalMux                       0              3455  10908  RISE       1
I__985/O                    LocalMux                     330              3785  10908  RISE       1
I__987/I                    InMux                          0              3785  10908  RISE       1
I__987/O                    InMux                        259              4044  10908  RISE       1
d2.count_8_LC_9_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_7_LC_9_14_6/in1
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6932  RISE       2
I__990/I                    LocalMux                       0              3455  10782  RISE       1
I__990/O                    LocalMux                     330              3785  10782  RISE       1
I__992/I                    InMux                          0              3785  10782  RISE       1
I__992/O                    InMux                        259              4044  10782  RISE       1
d2.count_7_LC_9_14_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_6_LC_9_14_5/in1
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6763  RISE       2
I__995/I                    LocalMux                       0              3455  10656  RISE       1
I__995/O                    LocalMux                     330              3785  10656  RISE       1
I__997/I                    InMux                          0              3785  10656  RISE       1
I__997/O                    InMux                        259              4044  10656  RISE       1
d2.count_6_LC_9_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_5_LC_9_14_4/in1
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6693  RISE       2
I__1001/I                   LocalMux                       0              3455  10530  RISE       1
I__1001/O                   LocalMux                     330              3785  10530  RISE       1
I__1003/I                   InMux                          0              3785  10530  RISE       1
I__1003/O                   InMux                        259              4044  10530  RISE       1
d2.count_5_LC_9_14_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_4_LC_9_14_3/in1
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6742  RISE       2
I__1006/I                   LocalMux                       0              3455  10403  RISE       1
I__1006/O                   LocalMux                     330              3785  10403  RISE       1
I__1008/I                   InMux                          0              3785  10403  RISE       1
I__1008/O                   InMux                        259              4044  10403  RISE       1
d2.count_4_LC_9_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_3_LC_9_14_2/in1
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6826  RISE       2
I__1011/I                   LocalMux                       0              3455  10277  RISE       1
I__1011/O                   LocalMux                     330              3785  10277  RISE       1
I__1013/I                   InMux                          0              3785  10277  RISE       1
I__1013/O                   InMux                        259              4044  10277  RISE       1
d2.count_3_LC_9_14_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.count_2_LC_9_14_1/in1
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6819  RISE       2
I__1016/I                   LocalMux                       0              3455  10151  RISE       1
I__1016/O                   LocalMux                     330              3785  10151  RISE       1
I__1018/I                   InMux                          0              3785  10151  RISE       1
I__1018/O                   InMux                        259              4044  10151  RISE       1
d2.count_2_LC_9_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_9_10_7/lcout
Path End         : d1.count_16_LC_9_10_7/in1
Capture Clock    : d1.count_16_LC_9_10_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_9_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7086  RISE       2
I__945/I                     LocalMux                       0              3455  12381  RISE       1
I__945/O                     LocalMux                     330              3785  12381  RISE       1
I__947/I                     InMux                          0              3785  12381  RISE       1
I__947/O                     InMux                        259              4044  12381  RISE       1
d1.count_16_LC_9_10_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_10_6/lcout
Path End         : d1.count_15_LC_9_10_6/in1
Capture Clock    : d1.count_15_LC_9_10_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7149  RISE       2
I__952/I                     LocalMux                       0              3455  11988  RISE       1
I__952/O                     LocalMux                     330              3785  11988  RISE       1
I__954/I                     InMux                          0              3785  11988  RISE       1
I__954/O                     InMux                        259              4044  11988  RISE       1
d1.count_15_LC_9_10_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_10_5/lcout
Path End         : d1.count_14_LC_9_10_5/in1
Capture Clock    : d1.count_14_LC_9_10_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7423  RISE       2
I__957/I                     LocalMux                       0              3455  11862  RISE       1
I__957/O                     LocalMux                     330              3785  11862  RISE       1
I__959/I                     InMux                          0              3785  11862  RISE       1
I__959/O                     InMux                        259              4044  11862  RISE       1
d1.count_14_LC_9_10_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_10_4/lcout
Path End         : d1.count_13_LC_9_10_4/in1
Capture Clock    : d1.count_13_LC_9_10_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7507  RISE       2
I__962/I                     LocalMux                       0              3455  11736  RISE       1
I__962/O                     LocalMux                     330              3785  11736  RISE       1
I__964/I                     InMux                          0              3785  11736  RISE       1
I__964/O                     InMux                        259              4044  11736  RISE       1
d1.count_13_LC_9_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_10_3/lcout
Path End         : d1.count_12_LC_9_10_3/in1
Capture Clock    : d1.count_12_LC_9_10_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7394  RISE       3
I__967/I                     LocalMux                       0              3455  11610  RISE       1
I__967/O                     LocalMux                     330              3785  11610  RISE       1
I__970/I                     InMux                          0              3785  11610  RISE       1
I__970/O                     InMux                        259              4044  11610  RISE       1
d1.count_12_LC_9_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_10_2/lcout
Path End         : d1.count_11_LC_9_10_2/in1
Capture Clock    : d1.count_11_LC_9_10_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7324  RISE       3
I__839/I                     LocalMux                       0              3455  11483  RISE       1
I__839/O                     LocalMux                     330              3785  11483  RISE       1
I__842/I                     InMux                          0              3785  11483  RISE       1
I__842/O                     InMux                        259              4044  11483  RISE       1
d1.count_11_LC_9_10_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_10_1/lcout
Path End         : d1.count_10_LC_9_10_1/in1
Capture Clock    : d1.count_10_LC_9_10_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7177  RISE       3
I__846/I                     LocalMux                       0              3455  11357  RISE       1
I__846/O                     LocalMux                     330              3785  11357  RISE       1
I__849/I                     InMux                          0              3785  11357  RISE       1
I__849/O                     InMux                        259              4044  11357  RISE       1
d1.count_10_LC_9_10_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_10_0/lcout
Path End         : d1.count_9_LC_9_10_0/in1
Capture Clock    : d1.count_9_LC_9_10_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7458  RISE       3
I__855/I                    LocalMux                       0              3455  11231  RISE       1
I__855/O                    LocalMux                     330              3785  11231  RISE       1
I__858/I                    InMux                          0              3785  11231  RISE       1
I__858/O                    InMux                        259              4044  11231  RISE       1
d1.count_9_LC_9_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_9_7/lcout
Path End         : d1.count_8_LC_9_9_7/in1
Capture Clock    : d1.count_8_LC_9_9_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7507  RISE       3
I__862/I                   LocalMux                       0              3455  10908  RISE       1
I__862/O                   LocalMux                     330              3785  10908  RISE       1
I__865/I                   InMux                          0              3785  10908  RISE       1
I__865/O                   InMux                        259              4044  10908  RISE       1
d1.count_8_LC_9_9_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_9_5/lcout
Path End         : d1.count_6_LC_9_9_5/in1
Capture Clock    : d1.count_6_LC_9_9_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       2
I__874/I                   LocalMux                       0              3455  10656  RISE       1
I__874/O                   LocalMux                     330              3785  10656  RISE       1
I__876/I                   InMux                          0              3785  10656  RISE       1
I__876/O                   InMux                        259              4044  10656  RISE       1
d1.count_6_LC_9_9_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_9_4/lcout
Path End         : d1.count_5_LC_9_9_4/in1
Capture Clock    : d1.count_5_LC_9_9_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7703  RISE       2
I__880/I                   LocalMux                       0              3455  10530  RISE       1
I__880/O                   LocalMux                     330              3785  10530  RISE       1
I__882/I                   InMux                          0              3785  10530  RISE       1
I__882/O                   InMux                        259              4044  10530  RISE       1
d1.count_5_LC_9_9_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_9_3/lcout
Path End         : d1.count_4_LC_9_9_3/in1
Capture Clock    : d1.count_4_LC_9_9_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7710  RISE       2
I__885/I                   LocalMux                       0              3455  10403  RISE       1
I__885/O                   LocalMux                     330              3785  10403  RISE       1
I__887/I                   InMux                          0              3785  10403  RISE       1
I__887/O                   InMux                        259              4044  10403  RISE       1
d1.count_4_LC_9_9_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_9_2/lcout
Path End         : d1.count_3_LC_9_9_2/in1
Capture Clock    : d1.count_3_LC_9_9_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7815  RISE       2
I__890/I                   LocalMux                       0              3455  10277  RISE       1
I__890/O                   LocalMux                     330              3785  10277  RISE       1
I__892/I                   InMux                          0              3785  10277  RISE       1
I__892/O                   InMux                        259              4044  10277  RISE       1
d1.count_3_LC_9_9_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_9_8_7/lcout
Path End         : d2.count_1_LC_9_8_7/in1
Capture Clock    : d2.count_1_LC_9_8_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8089  RISE       3
I__895/I                   LocalMux                       0              3455  12381  RISE       1
I__895/O                   LocalMux                     330              3785  12381  RISE       1
I__898/I                   InMux                          0              3785  12381  RISE       1
I__898/O                   InMux                        259              4044  12381  RISE       1
d2.count_1_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_5/lcout
Path End         : d1.count_1_LC_8_11_1/in1
Capture Clock    : d1.count_1_LC_8_11_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       5
I__763/I                    LocalMux                       0              3455  12381  RISE       1
I__763/O                    LocalMux                     330              3785  12381  RISE       1
I__768/I                    InMux                          0              3785  12381  RISE       1
I__768/O                    InMux                        259              4044  12381  RISE       1
d1.count_1_LC_8_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_15_LC_7_13_6/lcout
Path End         : p.count_15_LC_7_13_6/in1
Capture Clock    : p.count_15_LC_7_13_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_15_LC_7_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10305  RISE       3
I__736/I                    LocalMux                       0              3455  12381  RISE       1
I__736/O                    LocalMux                     330              3785  12381  RISE       1
I__739/I                    InMux                          0              3785  12381  RISE       1
I__739/O                    InMux                        259              4044  12381  RISE       1
p.count_15_LC_7_13_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_13_LC_7_13_4/lcout
Path End         : p.count_13_LC_7_13_4/in1
Capture Clock    : p.count_13_LC_7_13_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_13_LC_7_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10354  RISE       3
I__707/I                    LocalMux                       0              3455  11862  RISE       1
I__707/O                    LocalMux                     330              3785  11862  RISE       1
I__710/I                    InMux                          0              3785  11862  RISE       1
I__710/O                    InMux                        259              4044  11862  RISE       1
p.count_13_LC_7_13_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_12_LC_7_13_3/lcout
Path End         : p.count_12_LC_7_13_3/in1
Capture Clock    : p.count_12_LC_7_13_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_12_LC_7_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10284  RISE       3
I__722/I                    LocalMux                       0              3455  11736  RISE       1
I__722/O                    LocalMux                     330              3785  11736  RISE       1
I__725/I                    InMux                          0              3785  11736  RISE       1
I__725/O                    InMux                        259              4044  11736  RISE       1
p.count_12_LC_7_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_11_LC_7_13_2/lcout
Path End         : p.count_11_LC_7_13_2/in1
Capture Clock    : p.count_11_LC_7_13_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_11_LC_7_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10228  RISE       3
I__678/I                    LocalMux                       0              3455  11610  RISE       1
I__678/O                    LocalMux                     330              3785  11610  RISE       1
I__681/I                    InMux                          0              3785  11610  RISE       1
I__681/O                    InMux                        259              4044  11610  RISE       1
p.count_11_LC_7_13_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_10_LC_7_13_1/lcout
Path End         : p.count_10_LC_7_13_1/in1
Capture Clock    : p.count_10_LC_7_13_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_10_LC_7_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10102  RISE       3
I__693/I                    LocalMux                       0              3455  11483  RISE       1
I__693/O                    LocalMux                     330              3785  11483  RISE       1
I__696/I                    InMux                          0              3785  11483  RISE       1
I__696/O                    InMux                        259              4044  11483  RISE       1
p.count_10_LC_7_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_9_LC_7_13_0/lcout
Path End         : p.count_9_LC_7_13_0/in1
Capture Clock    : p.count_9_LC_7_13_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_9_LC_7_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9807  RISE       3
I__686/I                   LocalMux                       0              3455  11357  RISE       1
I__686/O                   LocalMux                     330              3785  11357  RISE       1
I__689/I                   InMux                          0              3785  11357  RISE       1
I__689/O                   InMux                        259              4044  11357  RISE       1
p.count_9_LC_7_13_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_8_LC_7_12_7/lcout
Path End         : p.count_8_LC_7_12_7/in1
Capture Clock    : p.count_8_LC_7_12_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_8_LC_7_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9653  RISE       3
I__744/I                   LocalMux                       0              3455  11034  RISE       1
I__744/O                   LocalMux                     330              3785  11034  RISE       1
I__747/I                   InMux                          0              3785  11034  RISE       1
I__747/O                   InMux                        259              4044  11034  RISE       1
p.count_8_LC_7_12_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_7_LC_7_12_6/lcout
Path End         : p.count_7_LC_7_12_6/in1
Capture Clock    : p.count_7_LC_7_12_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_7_LC_7_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9393  RISE       3
I__715/I                   LocalMux                       0              3455  10908  RISE       1
I__715/O                   LocalMux                     330              3785  10908  RISE       1
I__718/I                   InMux                          0              3785  10908  RISE       1
I__718/O                   InMux                        259              4044  10908  RISE       1
p.count_7_LC_7_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_7_12_5/lcout
Path End         : p.count_6_LC_7_12_5/in1
Capture Clock    : p.count_6_LC_7_12_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_7_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9400  RISE       3
I__729/I                   LocalMux                       0              3455  10782  RISE       1
I__729/O                   LocalMux                     330              3785  10782  RISE       1
I__732/I                   InMux                          0              3785  10782  RISE       1
I__732/O                   InMux                        259              4044  10782  RISE       1
p.count_6_LC_7_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_7_12_4/lcout
Path End         : p.count_5_LC_7_12_4/in1
Capture Clock    : p.count_5_LC_7_12_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_7_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9274  RISE       3
I__700/I                   LocalMux                       0              3455  10656  RISE       1
I__700/O                   LocalMux                     330              3785  10656  RISE       1
I__703/I                   InMux                          0              3785  10656  RISE       1
I__703/O                   InMux                        259              4044  10656  RISE       1
p.count_5_LC_7_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_4_LC_7_12_3/in1
Capture Clock    : p.count_4_LC_7_12_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9148  RISE       3
I__671/I                   LocalMux                       0              3455  10530  RISE       1
I__671/O                   LocalMux                     330              3785  10530  RISE       1
I__674/I                   InMux                          0              3785  10530  RISE       1
I__674/O                   InMux                        259              4044  10530  RISE       1
p.count_4_LC_7_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_7_12_2/lcout
Path End         : p.count_3_LC_7_12_2/in1
Capture Clock    : p.count_3_LC_7_12_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_7_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9022  RISE       3
I__651/I                   LocalMux                       0              3455  10403  RISE       1
I__651/O                   LocalMux                     330              3785  10403  RISE       1
I__654/I                   InMux                          0              3785  10403  RISE       1
I__654/O                   InMux                        259              4044  10403  RISE       1
p.count_3_LC_7_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_6_LC_7_8_4/lcout
Path End         : pulse_len_6_LC_7_8_4/in1
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_6_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10333  RISE       2
I__392/I                    LocalMux                       0              3455  10782  RISE       1
I__392/O                    LocalMux                     330              3785  10782  RISE       1
I__394/I                    InMux                          0              3785  10782  RISE       1
I__394/O                    InMux                        259              4044  10782  RISE       1
pulse_len_6_LC_7_8_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_5_LC_7_8_3/lcout
Path End         : pulse_len_5_LC_7_8_3/in1
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_5_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9856  RISE       2
I__400/I                    LocalMux                       0              3455  10656  RISE       1
I__400/O                    LocalMux                     330              3785  10656  RISE       1
I__402/I                    InMux                          0              3785  10656  RISE       1
I__402/O                    InMux                        259              4044  10656  RISE       1
pulse_len_5_LC_7_8_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_1_LC_3_11_7/lcout
Path End         : p.prescaler_1_LC_3_11_7/in1
Capture Clock    : p.prescaler_1_LC_3_11_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_1_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6490  RISE       3
I__350/I                       LocalMux                       0              3455   6490  RISE       1
I__350/O                       LocalMux                     330              3785   6490  RISE       1
I__353/I                       InMux                          0              3785  12381  RISE       1
I__353/O                       InMux                        259              4044  12381  RISE       1
p.prescaler_1_LC_3_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_26_LC_2_14_1/lcout
Path End         : p.prescaler_26_LC_2_14_1/in1
Capture Clock    : p.prescaler_26_LC_2_14_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_26_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6637  RISE       2
I__304/I                        LocalMux                       0              3455  12381  RISE       1
I__304/O                        LocalMux                     330              3785  12381  RISE       1
I__306/I                        InMux                          0              3785  12381  RISE       1
I__306/O                        InMux                        259              4044  12381  RISE       1
p.prescaler_26_LC_2_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_25_LC_2_14_0/lcout
Path End         : p.prescaler_25_LC_2_14_0/in1
Capture Clock    : p.prescaler_25_LC_2_14_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_25_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6763  RISE       2
I__311/I                        LocalMux                       0              3455  11988  RISE       1
I__311/O                        LocalMux                     330              3785  11988  RISE       1
I__313/I                        InMux                          0              3785  11988  RISE       1
I__313/O                        InMux                        259              4044  11988  RISE       1
p.prescaler_25_LC_2_14_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_24_LC_2_13_7/lcout
Path End         : p.prescaler_24_LC_2_13_7/in1
Capture Clock    : p.prescaler_24_LC_2_13_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_24_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7142  RISE       2
I__318/I                        LocalMux                       0              3455  11666  RISE       1
I__318/O                        LocalMux                     330              3785  11666  RISE       1
I__320/I                        InMux                          0              3785  11666  RISE       1
I__320/O                        InMux                        259              4044  11666  RISE       1
p.prescaler_24_LC_2_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_23_LC_2_13_6/lcout
Path End         : p.prescaler_23_LC_2_13_6/in1
Capture Clock    : p.prescaler_23_LC_2_13_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_23_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7240  RISE       2
I__325/I                        LocalMux                       0              3455  11539  RISE       1
I__325/O                        LocalMux                     330              3785  11539  RISE       1
I__327/I                        InMux                          0              3785  11539  RISE       1
I__327/O                        InMux                        259              4044  11539  RISE       1
p.prescaler_23_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_22_LC_2_13_5/lcout
Path End         : p.prescaler_22_LC_2_13_5/in1
Capture Clock    : p.prescaler_22_LC_2_13_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_22_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7366  RISE       2
I__331/I                        LocalMux                       0              3455  11413  RISE       1
I__331/O                        LocalMux                     330              3785  11413  RISE       1
I__333/I                        InMux                          0              3785  11413  RISE       1
I__333/O                        InMux                        259              4044  11413  RISE       1
p.prescaler_22_LC_2_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_21_LC_2_13_4/lcout
Path End         : p.prescaler_21_LC_2_13_4/in1
Capture Clock    : p.prescaler_21_LC_2_13_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_21_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6567  RISE       2
I__337/I                        LocalMux                       0              3455  11287  RISE       1
I__337/O                        LocalMux                     330              3785  11287  RISE       1
I__339/I                        InMux                          0              3785  11287  RISE       1
I__339/O                        InMux                        259              4044  11287  RISE       1
p.prescaler_21_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_20_LC_2_13_3/lcout
Path End         : p.prescaler_20_LC_2_13_3/in1
Capture Clock    : p.prescaler_20_LC_2_13_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_20_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6616  RISE       2
I__342/I                        LocalMux                       0              3455  11161  RISE       1
I__342/O                        LocalMux                     330              3785  11161  RISE       1
I__344/I                        InMux                          0              3785  11161  RISE       1
I__344/O                        InMux                        259              4044  11161  RISE       1
p.prescaler_20_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_19_LC_2_13_2/lcout
Path End         : p.prescaler_19_LC_2_13_2/in1
Capture Clock    : p.prescaler_19_LC_2_13_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_19_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7549  RISE       2
I__261/I                        LocalMux                       0              3455  11034  RISE       1
I__261/O                        LocalMux                     330              3785  11034  RISE       1
I__263/I                        InMux                          0              3785  11034  RISE       1
I__263/O                        InMux                        259              4044  11034  RISE       1
p.prescaler_19_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_18_LC_2_13_1/lcout
Path End         : p.prescaler_18_LC_2_13_1/in1
Capture Clock    : p.prescaler_18_LC_2_13_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_18_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6868  RISE       2
I__266/I                        LocalMux                       0              3455  10908  RISE       1
I__266/O                        LocalMux                     330              3785  10908  RISE       1
I__268/I                        InMux                          0              3785  10908  RISE       1
I__268/O                        InMux                        259              4044  10908  RISE       1
p.prescaler_18_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_17_LC_2_13_0/lcout
Path End         : p.prescaler_17_LC_2_13_0/in1
Capture Clock    : p.prescaler_17_LC_2_13_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_17_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7044  RISE       2
I__272/I                        LocalMux                       0              3455  10782  RISE       1
I__272/O                        LocalMux                     330              3785  10782  RISE       1
I__274/I                        InMux                          0              3785  10782  RISE       1
I__274/O                        InMux                        259              4044  10782  RISE       1
p.prescaler_17_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_16_LC_2_12_7/lcout
Path End         : p.prescaler_16_LC_2_12_7/in1
Capture Clock    : p.prescaler_16_LC_2_12_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_16_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7598  RISE       2
I__277/I                        LocalMux                       0              3455  10459  RISE       1
I__277/O                        LocalMux                     330              3785  10459  RISE       1
I__279/I                        InMux                          0              3785  10459  RISE       1
I__279/O                        InMux                        259              4044  10459  RISE       1
p.prescaler_16_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_15_LC_2_12_6/lcout
Path End         : p.prescaler_15_LC_2_12_6/in1
Capture Clock    : p.prescaler_15_LC_2_12_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_15_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7423  RISE       2
I__282/I                        LocalMux                       0              3455  10333  RISE       1
I__282/O                        LocalMux                     330              3785  10333  RISE       1
I__284/I                        InMux                          0              3785  10333  RISE       1
I__284/O                        InMux                        259              4044  10333  RISE       1
p.prescaler_15_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_14_LC_2_12_5/lcout
Path End         : p.prescaler_14_LC_2_12_5/in1
Capture Clock    : p.prescaler_14_LC_2_12_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_14_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6700  RISE       2
I__287/I                        LocalMux                       0              3455  10207  RISE       1
I__287/O                        LocalMux                     330              3785  10207  RISE       1
I__289/I                        InMux                          0              3785  10207  RISE       1
I__289/O                        InMux                        259              4044  10207  RISE       1
p.prescaler_14_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_13_LC_2_12_4/lcout
Path End         : p.prescaler_13_LC_2_12_4/in1
Capture Clock    : p.prescaler_13_LC_2_12_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_13_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7093  RISE       2
I__292/I                        LocalMux                       0              3455  10081  RISE       1
I__292/O                        LocalMux                     330              3785  10081  RISE       1
I__294/I                        InMux                          0              3785  10081  RISE       1
I__294/O                        InMux                        259              4044  10081  RISE       1
p.prescaler_13_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_12_LC_2_12_3/lcout
Path End         : p.prescaler_12_LC_2_12_3/in1
Capture Clock    : p.prescaler_12_LC_2_12_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_12_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7177  RISE       2
I__297/I                        LocalMux                       0              3455   9954  RISE       1
I__297/O                        LocalMux                     330              3785   9954  RISE       1
I__299/I                        InMux                          0              3785   9954  RISE       1
I__299/O                        InMux                        259              4044   9954  RISE       1
p.prescaler_12_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_11_LC_2_12_2/lcout
Path End         : p.prescaler_11_LC_2_12_2/in1
Capture Clock    : p.prescaler_11_LC_2_12_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_11_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7345  RISE       2
I__224/I                        LocalMux                       0              3455   9828  RISE       1
I__224/O                        LocalMux                     330              3785   9828  RISE       1
I__226/I                        InMux                          0              3785   9828  RISE       1
I__226/O                        InMux                        259              4044   9828  RISE       1
p.prescaler_11_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_10_LC_2_12_1/lcout
Path End         : p.prescaler_10_LC_2_12_1/in1
Capture Clock    : p.prescaler_10_LC_2_12_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_10_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7170  RISE       2
I__229/I                        LocalMux                       0              3455   9702  RISE       1
I__229/O                        LocalMux                     330              3785   9702  RISE       1
I__231/I                        InMux                          0              3785   9702  RISE       1
I__231/O                        InMux                        259              4044   9702  RISE       1
p.prescaler_10_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_9_LC_2_12_0/lcout
Path End         : p.prescaler_9_LC_2_12_0/in1
Capture Clock    : p.prescaler_9_LC_2_12_0/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_9_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7296  RISE       2
I__234/I                       LocalMux                       0              3455   9576  RISE       1
I__234/O                       LocalMux                     330              3785   9576  RISE       1
I__236/I                       InMux                          0              3785   9576  RISE       1
I__236/O                       InMux                        259              4044   9576  RISE       1
p.prescaler_9_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_8_LC_2_11_7/lcout
Path End         : p.prescaler_8_LC_2_11_7/in1
Capture Clock    : p.prescaler_8_LC_2_11_7/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_8_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7472  RISE       2
I__239/I                       LocalMux                       0              3455   9253  RISE       1
I__239/O                       LocalMux                     330              3785   9253  RISE       1
I__241/I                       InMux                          0              3785   9253  RISE       1
I__241/O                       InMux                        259              4044   9253  RISE       1
p.prescaler_8_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_7_LC_2_11_6/in1
Capture Clock    : p.prescaler_7_LC_2_11_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7682  RISE       2
I__244/I                       LocalMux                       0              3455   9127  RISE       1
I__244/O                       LocalMux                     330              3785   9127  RISE       1
I__246/I                       InMux                          0              3785   9127  RISE       1
I__246/O                       InMux                        259              4044   9127  RISE       1
p.prescaler_7_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_4_LC_2_11_3/lcout
Path End         : p.prescaler_4_LC_2_11_3/in1
Capture Clock    : p.prescaler_4_LC_2_11_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_4_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7556  RISE       2
I__251/I                       LocalMux                       0              3455   8748  RISE       1
I__251/O                       LocalMux                     330              3785   8748  RISE       1
I__253/I                       InMux                          0              3785   8748  RISE       1
I__253/O                       InMux                        259              4044   8748  RISE       1
p.prescaler_4_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_3_LC_2_11_2/lcout
Path End         : p.prescaler_3_LC_2_11_2/in1
Capture Clock    : p.prescaler_3_LC_2_11_2/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_3_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7430  RISE       2
I__256/I                       LocalMux                       0              3455   8622  RISE       1
I__256/O                       LocalMux                     330              3785   8622  RISE       1
I__258/I                       InMux                          0              3785   8622  RISE       1
I__258/O                       InMux                        259              4044   8622  RISE       1
p.prescaler_3_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_2_LC_1_12_1/lcout
Path End         : p.prescaler_2_LC_1_12_1/in1
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_2_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7303  RISE       3
I__204/I                       LocalMux                       0              3455   7303  RISE       1
I__204/O                       LocalMux                     330              3785   7303  RISE       1
I__207/I                       InMux                          0              3785  12381  RISE       1
I__207/O                       InMux                        259              4044  12381  RISE       1
p.prescaler_2_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_5_LC_3_11_6/in1
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6441  RISE       3
I__362/I                       LocalMux                       0              3455   6441  RISE       1
I__362/O                       LocalMux                     330              3785   6441  RISE       1
I__365/I                       InMux                          0              3785  12381  RISE       1
I__365/O                       InMux                        259              4044  12381  RISE       1
p.prescaler_5_LC_3_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.state_LC_8_10_4/in1
Capture Clock    : d1.state_LC_8_10_4/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       4
I__613/I                  LocalMux                       0              3455   7373  RISE       1
I__613/O                  LocalMux                     330              3785   7373  RISE       1
I__617/I                  InMux                          0              3785  12381  RISE       1
I__617/O                  InMux                        259              4044  12381  RISE       1
d1.state_LC_8_10_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_7_12_1/lcout
Path End         : p.count_2_LC_7_12_1/in1
Capture Clock    : p.count_2_LC_7_12_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_7_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8895  RISE       3
I__644/I                   LocalMux                       0              3455  10277  RISE       1
I__644/O                   LocalMux                     330              3785  10277  RISE       1
I__647/I                   InMux                          0              3785  10277  RISE       1
I__647/O                   InMux                        259              4044  10277  RISE       1
p.count_2_LC_7_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_14_LC_7_13_5/in1
Capture Clock    : p.count_14_LC_7_13_5/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10235  RISE       3
I__751/I                    LocalMux                       0              3455  11988  RISE       1
I__751/O                    LocalMux                     330              3785  11988  RISE       1
I__754/I                    InMux                          0              3785  11988  RISE       1
I__754/O                    InMux                        259              4044  11988  RISE       1
p.count_14_LC_7_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_9_1/lcout
Path End         : d1.count_2_LC_9_9_1/in1
Capture Clock    : d1.count_2_LC_9_9_1/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7016  RISE       2
I__758/I                   LocalMux                       0              3455  10151  RISE       1
I__758/O                   LocalMux                     330              3785  10151  RISE       1
I__760/I                   InMux                          0              3785  10151  RISE       1
I__760/O                   InMux                        259              4044  10151  RISE       1
d1.count_2_LC_9_9_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_9_6/lcout
Path End         : d1.count_7_LC_9_9_6/in1
Capture Clock    : d1.count_7_LC_9_9_6/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7591  RISE       3
I__868/I                   LocalMux                       0              3455  10782  RISE       1
I__868/O                   LocalMux                     330              3785  10782  RISE       1
I__871/I                   InMux                          0              3785  10782  RISE       1
I__871/O                   InMux                        259              4044  10782  RISE       1
d1.count_7_LC_9_9_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_12_LC_9_15_3/in1
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 13910p
Path slack       : 12381p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -400
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16425

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5760  RISE       2
I__1084/I                    LocalMux                       0              3455  11610  RISE       1
I__1084/O                    LocalMux                     330              3785  11610  RISE       1
I__1086/I                    InMux                          0              3785  11610  RISE       1
I__1086/O                    InMux                        259              4044  11610  RISE       1
d2.count_12_LC_9_15_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  12381  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_15_LC_7_9_5/lcout
Path End         : pulse_len_15_LC_7_9_5/in2
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_15_LC_7_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11364  RISE       2
I__524/I                     LocalMux                       0              3455  12409  RISE       1
I__524/O                     LocalMux                     330              3785  12409  RISE       1
I__526/I                     InMux                          0              3785  12409  RISE       1
I__526/O                     InMux                        259              4044  12409  RISE       1
I__528/I                     CascadeMux                     0              4044  12409  RISE       1
I__528/O                     CascadeMux                     0              4044  12409  RISE       1
pulse_len_15_LC_7_9_5/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_14_LC_7_9_4/lcout
Path End         : pulse_len_14_LC_7_9_4/in2
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_14_LC_7_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11539  RISE       2
I__435/I                     LocalMux                       0              3455  12016  RISE       1
I__435/O                     LocalMux                     330              3785  12016  RISE       1
I__437/I                     InMux                          0              3785  12016  RISE       1
I__437/O                     InMux                        259              4044  12016  RISE       1
I__439/I                     CascadeMux                     0              4044  12016  RISE       1
I__439/O                     CascadeMux                     0              4044  12016  RISE       1
pulse_len_14_LC_7_9_4/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_13_LC_7_9_3/lcout
Path End         : pulse_len_13_LC_7_9_3/in2
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_13_LC_7_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11413  RISE       2
I__444/I                     LocalMux                       0              3455  11890  RISE       1
I__444/O                     LocalMux                     330              3785  11890  RISE       1
I__446/I                     InMux                          0              3785  11890  RISE       1
I__446/O                     InMux                        259              4044  11890  RISE       1
I__448/I                     CascadeMux                     0              4044  11890  RISE       1
I__448/O                     CascadeMux                     0              4044  11890  RISE       1
pulse_len_13_LC_7_9_3/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_12_LC_7_9_2/lcout
Path End         : pulse_len_12_LC_7_9_2/in2
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_12_LC_7_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11287  RISE       2
I__453/I                     LocalMux                       0              3455  11764  RISE       1
I__453/O                     LocalMux                     330              3785  11764  RISE       1
I__455/I                     InMux                          0              3785  11764  RISE       1
I__455/O                     InMux                        259              4044  11764  RISE       1
I__457/I                     CascadeMux                     0              4044  11764  RISE       1
I__457/O                     CascadeMux                     0              4044  11764  RISE       1
pulse_len_12_LC_7_9_2/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_11_LC_7_9_1/lcout
Path End         : pulse_len_11_LC_7_9_1/in2
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_11_LC_7_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10859  RISE       2
I__462/I                     LocalMux                       0              3455  11638  RISE       1
I__462/O                     LocalMux                     330              3785  11638  RISE       1
I__464/I                     InMux                          0              3785  11638  RISE       1
I__464/O                     InMux                        259              4044  11638  RISE       1
I__466/I                     CascadeMux                     0              4044  11638  RISE       1
I__466/O                     CascadeMux                     0              4044  11638  RISE       1
pulse_len_11_LC_7_9_1/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_10_LC_7_9_0/lcout
Path End         : pulse_len_10_LC_7_9_0/in2
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_10_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11034  RISE       2
I__472/I                     LocalMux                       0              3455  11511  RISE       1
I__472/O                     LocalMux                     330              3785  11511  RISE       1
I__474/I                     InMux                          0              3785  11511  RISE       1
I__474/O                     InMux                        259              4044  11511  RISE       1
I__476/I                     CascadeMux                     0              4044  11511  RISE       1
I__476/O                     CascadeMux                     0              4044  11511  RISE       1
pulse_len_10_LC_7_9_0/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_9_LC_7_8_7/lcout
Path End         : pulse_len_9_LC_7_8_7/in2
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_9_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10684  RISE       2
I__482/I                    LocalMux                       0              3455  11189  RISE       1
I__482/O                    LocalMux                     330              3785  11189  RISE       1
I__484/I                    InMux                          0              3785  11189  RISE       1
I__484/O                    InMux                        259              4044  11189  RISE       1
I__486/I                    CascadeMux                     0              4044  11189  RISE       1
I__486/O                    CascadeMux                     0              4044  11189  RISE       1
pulse_len_9_LC_7_8_7/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_7_LC_7_8_5/lcout
Path End         : pulse_len_7_LC_7_8_5/in2
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10158  RISE       2
I__500/I                    LocalMux                       0              3455  10936  RISE       1
I__500/O                    LocalMux                     330              3785  10936  RISE       1
I__502/I                    InMux                          0              3785  10936  RISE       1
I__502/O                    InMux                        259              4044  10936  RISE       1
I__504/I                    CascadeMux                     0              4044  10936  RISE       1
I__504/O                    CascadeMux                     0              4044  10936  RISE       1
pulse_len_7_LC_7_8_5/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_4_LC_7_8_2/lcout
Path End         : pulse_len_4_LC_7_8_2/in2
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_4_LC_7_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10081  RISE       2
I__409/I                    LocalMux                       0              3455  10558  RISE       1
I__409/O                    LocalMux                     330              3785  10558  RISE       1
I__411/I                    InMux                          0              3785  10558  RISE       1
I__411/O                    InMux                        259              4044  10558  RISE       1
I__413/I                    CascadeMux                     0              4044  10558  RISE       1
I__413/O                    CascadeMux                     0              4044  10558  RISE       1
pulse_len_4_LC_7_8_2/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_3_LC_7_8_1/lcout
Path End         : pulse_len_3_LC_7_8_1/in2
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_3_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9653  RISE       2
I__418/I                    LocalMux                       0              3455  10431  RISE       1
I__418/O                    LocalMux                     330              3785  10431  RISE       1
I__420/I                    InMux                          0              3785  10431  RISE       1
I__420/O                    InMux                        259              4044  10431  RISE       1
I__422/I                    CascadeMux                     0              4044  10431  RISE       1
I__422/O                    CascadeMux                     0              4044  10431  RISE       1
pulse_len_3_LC_7_8_1/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_6_LC_3_11_5/lcout
Path End         : p.prescaler_6_LC_3_11_5/in2
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_6_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6511  RISE       3
I__369/I                       LocalMux                       0              3455   6511  RISE       1
I__369/O                       LocalMux                     330              3785   6511  RISE       1
I__372/I                       InMux                          0              3785  12409  RISE       1
I__372/O                       InMux                        259              4044  12409  RISE       1
I__375/I                       CascadeMux                     0              4044  12409  RISE       1
I__375/O                       CascadeMux                     0              4044  12409  RISE       1
p.prescaler_6_LC_3_11_5/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.state_LC_8_7_0/in2
Capture Clock    : d2.state_LC_8_7_0/clk
Setup Constraint : 13910p
Path slack       : 12409p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -372
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16453

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8194  RISE      15
I__787/I                 LocalMux                       0              3455   9541  RISE       1
I__787/O                 LocalMux                     330              3785   9541  RISE       1
I__797/I                 InMux                          0              3785  12409  RISE       1
I__797/O                 InMux                        259              4044  12409  RISE       1
I__804/I                 CascadeMux                     0              4044  12409  RISE       1
I__804/O                 CascadeMux                     0              4044  12409  RISE       1
d2.state_LC_8_7_0/in2    LogicCell40_SEQ_MODE_1000      0              4044  12409  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_9_12_3/lcout
Path End         : p.count_1_LC_9_12_3/in3
Capture Clock    : p.count_1_LC_9_12_3/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_9_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9828  RISE       3
I__932/I                   LocalMux                       0              3455  12507  RISE       1
I__932/O                   LocalMux                     330              3785  12507  RISE       1
I__935/I                   InMux                          0              3785  12507  RISE       1
I__935/O                   InMux                        259              4044  12507  RISE       1
p.count_1_LC_9_12_3/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_1_LC_3_11_7/in3
Capture Clock    : p.prescaler_1_LC_3_11_7/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6574  RISE       4
I__356/I                       LocalMux                       0              3455   6574  RISE       1
I__356/O                       LocalMux                     330              3785   6574  RISE       1
I__360/I                       InMux                          0              3785  12507  RISE       1
I__360/O                       InMux                        259              4044  12507  RISE       1
p.prescaler_1_LC_3_11_7/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_5/lcout
Path End         : d1.count_0_LC_8_11_5/in3
Capture Clock    : d1.count_0_LC_8_11_5/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7373  RISE       5
I__763/I                    LocalMux                       0              3455  12381  RISE       1
I__763/O                    LocalMux                     330              3785  12381  RISE       1
I__767/I                    InMux                          0              3785  12507  RISE       1
I__767/O                    InMux                        259              4044  12507  RISE       1
d1.count_0_LC_8_11_5/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_1_LC_8_11_1/in3
Capture Clock    : d1.count_1_LC_8_11_1/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7065  RISE       3
I__773/I                    LocalMux                       0              3455  12507  RISE       1
I__773/O                    LocalMux                     330              3785  12507  RISE       1
I__776/I                    InMux                          0              3785  12507  RISE       1
I__776/O                    InMux                        259              4044  12507  RISE       1
d1.count_1_LC_8_11_1/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_0_LC_9_8_1/in3
Capture Clock    : d2.count_0_LC_9_8_1/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__903/I                   LocalMux                       0              3455  12507  RISE       1
I__903/O                   LocalMux                     330              3785  12507  RISE       1
I__906/I                   InMux                          0              3785  12507  RISE       1
I__906/O                   InMux                        259              4044  12507  RISE       1
d2.count_0_LC_9_8_1/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_1_LC_9_8_7/in3
Capture Clock    : d2.count_1_LC_9_8_7/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7745  RISE       4
I__903/I                   LocalMux                       0              3455  12507  RISE       1
I__903/O                   LocalMux                     330              3785  12507  RISE       1
I__907/I                   InMux                          0              3785  12507  RISE       1
I__907/O                   InMux                        259              4044  12507  RISE       1
d2.count_1_LC_9_8_7/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_0_LC_9_12_4/in3
Capture Clock    : p.count_0_LC_9_12_4/clk
Setup Constraint : 13910p
Path slack       : 12508p

Capture Clock Arrival Time (servo_tester|CLK:R#2)   13910
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -274
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16552

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   589
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9800  RISE       4
I__924/I                   LocalMux                       0              3455  12311  RISE       1
I__924/O                   LocalMux                     330              3785  12311  RISE       1
I__927/I                   InMux                          0              3785  12507  RISE       1
I__927/O                   InMux                        259              4044  12507  RISE       1
p.count_0_LC_9_12_4/in3    LogicCell40_SEQ_MODE_1000      0              4044  12507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_dn
Path End         : d2.sync_0_LC_9_4_0/in3
Capture Clock    : d2.sync_0_LC_9_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (servo_tester|CLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -217
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_dn                           servo_tester                   0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__821/I                            Odrv12                         0              1053   +INF  FALL       1
I__821/O                            Odrv12                       540              1593   +INF  FALL       1
I__822/I                            Span12Mux_h                    0              1593   +INF  FALL       1
I__822/O                            Span12Mux_h                  540              2133   +INF  FALL       1
I__823/I                            Sp12to4                        0              2133   +INF  FALL       1
I__823/O                            Sp12to4                      449              2582   +INF  FALL       1
I__824/I                            Span4Mux_h                     0              2582   +INF  FALL       1
I__824/O                            Span4Mux_h                   316              2897   +INF  FALL       1
I__825/I                            Span4Mux_v                     0              2897   +INF  FALL       1
I__825/O                            Span4Mux_v                   372              3269   +INF  FALL       1
I__826/I                            LocalMux                       0              3269   +INF  FALL       1
I__826/O                            LocalMux                     309              3578   +INF  FALL       1
I__827/I                            InMux                          0              3578   +INF  FALL       1
I__827/O                            InMux                        217              3795   +INF  FALL       1
d2.sync_0_LC_9_4_0/in3              LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1043/I                                         ClkMux                         0              2607  RISE       1
I__1043/O                                         ClkMux                       309              2915  RISE       1
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_up
Path End         : d1.sync_0_LC_10_9_3/in3
Capture Clock    : d1.sync_0_LC_10_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (servo_tester|CLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                         -217
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3739
---------------------------------------   ---- 
End-of-path arrival time (ps)             3739
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_up                           servo_tester                   0                 0   +INF  RISE       1
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_up_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1049/I                           Odrv12                         0              1053   +INF  FALL       1
I__1049/O                           Odrv12                       540              1593   +INF  FALL       1
I__1050/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__1050/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__1051/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__1051/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__1052/I                           Span12Mux_h                    0              2673   +INF  FALL       1
I__1052/O                           Span12Mux_h                  540              3213   +INF  FALL       1
I__1053/I                           LocalMux                       0              3213   +INF  FALL       1
I__1053/O                           LocalMux                     309              3522   +INF  FALL       1
I__1054/I                           InMux                          0              3522   +INF  FALL       1
I__1054/O                           InMux                        217              3739   +INF  FALL       1
d1.sync_0_LC_10_9_3/in3             LogicCell40_SEQ_MODE_1000      0              3739   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1028/I                                         ClkMux                         0              2607  RISE       1
I__1028/O                                         ClkMux                       309              2915  RISE       1
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.CONTROL_PIN_LC_7_11_6/lcout
Path End         : CONTROL_PIN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7103
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10558
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.CONTROL_PIN_LC_7_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__513/I                               Odrv12                         0              3455   +INF  RISE       1
I__513/O                               Odrv12                       491              3946   +INF  RISE       1
I__514/I                               Span12Mux_v                    0              3946   +INF  RISE       1
I__514/O                               Span12Mux_v                  491              4437   +INF  RISE       1
I__515/I                               Span12Mux_h                    0              4437   +INF  RISE       1
I__515/O                               Span12Mux_h                  491              4928   +INF  RISE       1
I__516/I                               Sp12to4                        0              4928   +INF  RISE       1
I__516/O                               Sp12to4                      428              5356   +INF  RISE       1
I__517/I                               IoSpan4Mux                     0              5356   +INF  RISE       1
I__517/O                               IoSpan4Mux                   288              5643   +INF  RISE       1
I__518/I                               LocalMux                       0              5643   +INF  RISE       1
I__518/O                               LocalMux                     330              5973   +INF  RISE       1
I__519/I                               IoInMux                        0              5973   +INF  RISE       1
I__519/O                               IoInMux                      259              6233   +INF  RISE       1
CONTROL_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6233   +INF  RISE       1
CONTROL_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8470   +INF  FALL       1
CONTROL_PIN_obuf_iopad/DIN             IO_PAD                         0              8470   +INF  FALL       1
CONTROL_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10558   +INF  FALL       1
CONTROL_PIN                            servo_tester                   0             10558   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_9_15_7/lcout
Path End         : d2.count_16_LC_9_15_7/in1
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_9_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1061/I                    LocalMux                       0              3455   1066  FALL       1
I__1061/O                    LocalMux                     309              3764   1066  FALL       1
I__1063/I                    InMux                          0              3764   1066  FALL       1
I__1063/O                    InMux                        217              3981   1066  FALL       1
d2.count_16_LC_9_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_15_LC_9_15_6/in1
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1068/I                    LocalMux                       0              3455   1066  FALL       1
I__1068/O                    LocalMux                     309              3764   1066  FALL       1
I__1070/I                    InMux                          0              3764   1066  FALL       1
I__1070/O                    InMux                        217              3981   1066  FALL       1
d2.count_15_LC_9_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_14_LC_9_15_5/in1
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1073/I                    LocalMux                       0              3455   1066  FALL       1
I__1073/O                    LocalMux                     309              3764   1066  FALL       1
I__1075/I                    InMux                          0              3764   1066  FALL       1
I__1075/O                    InMux                        217              3981   1066  FALL       1
d2.count_14_LC_9_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_13_LC_9_15_4/in1
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1078/I                    LocalMux                       0              3455   1066  FALL       1
I__1078/O                    LocalMux                     309              3764   1066  FALL       1
I__1080/I                    InMux                          0              3764   1066  FALL       1
I__1080/O                    InMux                        217              3981   1066  FALL       1
d2.count_13_LC_9_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_12_LC_9_15_3/in1
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1084/I                    LocalMux                       0              3455   1066  FALL       1
I__1084/O                    LocalMux                     309              3764   1066  FALL       1
I__1086/I                    InMux                          0              3764   1066  FALL       1
I__1086/O                    InMux                        217              3981   1066  FALL       1
d2.count_12_LC_9_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_11_LC_9_15_2/in1
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1089/I                    LocalMux                       0              3455   1066  FALL       1
I__1089/O                    LocalMux                     309              3764   1066  FALL       1
I__1091/I                    InMux                          0              3764   1066  FALL       1
I__1091/O                    InMux                        217              3981   1066  FALL       1
d2.count_11_LC_9_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_10_LC_9_15_1/in1
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__973/I                     LocalMux                       0              3455   1066  FALL       1
I__973/O                     LocalMux                     309              3764   1066  FALL       1
I__975/I                     InMux                          0              3764   1066  FALL       1
I__975/O                     InMux                        217              3981   1066  FALL       1
d2.count_10_LC_9_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_9_LC_9_15_0/in1
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__980/I                    LocalMux                       0              3455   1066  FALL       1
I__980/O                    LocalMux                     309              3764   1066  FALL       1
I__982/I                    InMux                          0              3764   1066  FALL       1
I__982/O                    InMux                        217              3981   1066  FALL       1
d2.count_9_LC_9_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_8_LC_9_14_7/in1
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__985/I                    LocalMux                       0              3455   1066  FALL       1
I__985/O                    LocalMux                     309              3764   1066  FALL       1
I__987/I                    InMux                          0              3764   1066  FALL       1
I__987/O                    InMux                        217              3981   1066  FALL       1
d2.count_8_LC_9_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_7_LC_9_14_6/in1
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__990/I                    LocalMux                       0              3455   1066  FALL       1
I__990/O                    LocalMux                     309              3764   1066  FALL       1
I__992/I                    InMux                          0              3764   1066  FALL       1
I__992/O                    InMux                        217              3981   1066  FALL       1
d2.count_7_LC_9_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_6_LC_9_14_5/in1
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__995/I                    LocalMux                       0              3455   1066  FALL       1
I__995/O                    LocalMux                     309              3764   1066  FALL       1
I__997/I                    InMux                          0              3764   1066  FALL       1
I__997/O                    InMux                        217              3981   1066  FALL       1
d2.count_6_LC_9_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_5_LC_9_14_4/in1
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1001/I                   LocalMux                       0              3455   1066  FALL       1
I__1001/O                   LocalMux                     309              3764   1066  FALL       1
I__1003/I                   InMux                          0              3764   1066  FALL       1
I__1003/O                   InMux                        217              3981   1066  FALL       1
d2.count_5_LC_9_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_4_LC_9_14_3/in1
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1006/I                   LocalMux                       0              3455   1066  FALL       1
I__1006/O                   LocalMux                     309              3764   1066  FALL       1
I__1008/I                   InMux                          0              3764   1066  FALL       1
I__1008/O                   InMux                        217              3981   1066  FALL       1
d2.count_4_LC_9_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_3_LC_9_14_2/in1
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1011/I                   LocalMux                       0              3455   1066  FALL       1
I__1011/O                   LocalMux                     309              3764   1066  FALL       1
I__1013/I                   InMux                          0              3764   1066  FALL       1
I__1013/O                   InMux                        217              3981   1066  FALL       1
d2.count_3_LC_9_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.count_2_LC_9_14_1/in1
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1016/I                   LocalMux                       0              3455   1066  FALL       1
I__1016/O                   LocalMux                     309              3764   1066  FALL       1
I__1018/I                   InMux                          0              3764   1066  FALL       1
I__1018/O                   InMux                        217              3981   1066  FALL       1
d2.count_2_LC_9_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_0_LC_9_12_4/in3
Capture Clock    : p.count_0_LC_9_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__924/I                   LocalMux                       0              3455   1066  FALL       1
I__924/O                   LocalMux                     309              3764   1066  FALL       1
I__927/I                   InMux                          0              3764   1066  FALL       1
I__927/O                   InMux                        217              3981   1066  FALL       1
p.count_0_LC_9_12_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_9_12_3/lcout
Path End         : p.count_1_LC_9_12_3/in3
Capture Clock    : p.count_1_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_9_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__932/I                   LocalMux                       0              3455   1066  FALL       1
I__932/O                   LocalMux                     309              3764   1066  FALL       1
I__935/I                   InMux                          0              3764   1066  FALL       1
I__935/O                   InMux                        217              3981   1066  FALL       1
p.count_1_LC_9_12_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_9_10_7/lcout
Path End         : d1.count_16_LC_9_10_7/in1
Capture Clock    : d1.count_16_LC_9_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_9_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__945/I                     LocalMux                       0              3455   1066  FALL       1
I__945/O                     LocalMux                     309              3764   1066  FALL       1
I__947/I                     InMux                          0              3764   1066  FALL       1
I__947/O                     InMux                        217              3981   1066  FALL       1
d1.count_16_LC_9_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_10_6/lcout
Path End         : d1.count_15_LC_9_10_6/in1
Capture Clock    : d1.count_15_LC_9_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__952/I                     LocalMux                       0              3455   1066  FALL       1
I__952/O                     LocalMux                     309              3764   1066  FALL       1
I__954/I                     InMux                          0              3764   1066  FALL       1
I__954/O                     InMux                        217              3981   1066  FALL       1
d1.count_15_LC_9_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_10_5/lcout
Path End         : d1.count_14_LC_9_10_5/in1
Capture Clock    : d1.count_14_LC_9_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__957/I                     LocalMux                       0              3455   1066  FALL       1
I__957/O                     LocalMux                     309              3764   1066  FALL       1
I__959/I                     InMux                          0              3764   1066  FALL       1
I__959/O                     InMux                        217              3981   1066  FALL       1
d1.count_14_LC_9_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_10_4/lcout
Path End         : d1.count_13_LC_9_10_4/in1
Capture Clock    : d1.count_13_LC_9_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__962/I                     LocalMux                       0              3455   1066  FALL       1
I__962/O                     LocalMux                     309              3764   1066  FALL       1
I__964/I                     InMux                          0              3764   1066  FALL       1
I__964/O                     InMux                        217              3981   1066  FALL       1
d1.count_13_LC_9_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_10_3/lcout
Path End         : d1.count_12_LC_9_10_3/in1
Capture Clock    : d1.count_12_LC_9_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__967/I                     LocalMux                       0              3455   1066  FALL       1
I__967/O                     LocalMux                     309              3764   1066  FALL       1
I__970/I                     InMux                          0              3764   1066  FALL       1
I__970/O                     InMux                        217              3981   1066  FALL       1
d1.count_12_LC_9_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_10_2/lcout
Path End         : d1.count_11_LC_9_10_2/in1
Capture Clock    : d1.count_11_LC_9_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__839/I                     LocalMux                       0              3455   1066  FALL       1
I__839/O                     LocalMux                     309              3764   1066  FALL       1
I__842/I                     InMux                          0              3764   1066  FALL       1
I__842/O                     InMux                        217              3981   1066  FALL       1
d1.count_11_LC_9_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_10_1/lcout
Path End         : d1.count_10_LC_9_10_1/in1
Capture Clock    : d1.count_10_LC_9_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__846/I                     LocalMux                       0              3455   1066  FALL       1
I__846/O                     LocalMux                     309              3764   1066  FALL       1
I__849/I                     InMux                          0              3764   1066  FALL       1
I__849/O                     InMux                        217              3981   1066  FALL       1
d1.count_10_LC_9_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_10_0/lcout
Path End         : d1.count_9_LC_9_10_0/in1
Capture Clock    : d1.count_9_LC_9_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__855/I                    LocalMux                       0              3455   1066  FALL       1
I__855/O                    LocalMux                     309              3764   1066  FALL       1
I__858/I                    InMux                          0              3764   1066  FALL       1
I__858/O                    InMux                        217              3981   1066  FALL       1
d1.count_9_LC_9_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_9_7/lcout
Path End         : d1.count_8_LC_9_9_7/in1
Capture Clock    : d1.count_8_LC_9_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__862/I                   LocalMux                       0              3455   1066  FALL       1
I__862/O                   LocalMux                     309              3764   1066  FALL       1
I__865/I                   InMux                          0              3764   1066  FALL       1
I__865/O                   InMux                        217              3981   1066  FALL       1
d1.count_8_LC_9_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_9_6/lcout
Path End         : d1.count_7_LC_9_9_6/in1
Capture Clock    : d1.count_7_LC_9_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__868/I                   LocalMux                       0              3455   1066  FALL       1
I__868/O                   LocalMux                     309              3764   1066  FALL       1
I__871/I                   InMux                          0              3764   1066  FALL       1
I__871/O                   InMux                        217              3981   1066  FALL       1
d1.count_7_LC_9_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_9_5/lcout
Path End         : d1.count_6_LC_9_9_5/in1
Capture Clock    : d1.count_6_LC_9_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__874/I                   LocalMux                       0              3455   1066  FALL       1
I__874/O                   LocalMux                     309              3764   1066  FALL       1
I__876/I                   InMux                          0              3764   1066  FALL       1
I__876/O                   InMux                        217              3981   1066  FALL       1
d1.count_6_LC_9_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_9_4/lcout
Path End         : d1.count_5_LC_9_9_4/in1
Capture Clock    : d1.count_5_LC_9_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__880/I                   LocalMux                       0              3455   1066  FALL       1
I__880/O                   LocalMux                     309              3764   1066  FALL       1
I__882/I                   InMux                          0              3764   1066  FALL       1
I__882/O                   InMux                        217              3981   1066  FALL       1
d1.count_5_LC_9_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_9_3/lcout
Path End         : d1.count_4_LC_9_9_3/in1
Capture Clock    : d1.count_4_LC_9_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__885/I                   LocalMux                       0              3455   1066  FALL       1
I__885/O                   LocalMux                     309              3764   1066  FALL       1
I__887/I                   InMux                          0              3764   1066  FALL       1
I__887/O                   InMux                        217              3981   1066  FALL       1
d1.count_4_LC_9_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_9_2/lcout
Path End         : d1.count_3_LC_9_9_2/in1
Capture Clock    : d1.count_3_LC_9_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__890/I                   LocalMux                       0              3455   1066  FALL       1
I__890/O                   LocalMux                     309              3764   1066  FALL       1
I__892/I                   InMux                          0              3764   1066  FALL       1
I__892/O                   InMux                        217              3981   1066  FALL       1
d1.count_3_LC_9_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_9_1/lcout
Path End         : d1.count_2_LC_9_9_1/in1
Capture Clock    : d1.count_2_LC_9_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__758/I                   LocalMux                       0              3455   1066  FALL       1
I__758/O                   LocalMux                     309              3764   1066  FALL       1
I__760/I                   InMux                          0              3764   1066  FALL       1
I__760/O                   InMux                        217              3981   1066  FALL       1
d1.count_2_LC_9_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_9_8_7/lcout
Path End         : d2.count_1_LC_9_8_7/in1
Capture Clock    : d2.count_1_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_9_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__895/I                   LocalMux                       0              3455   1066  FALL       1
I__895/O                   LocalMux                     309              3764   1066  FALL       1
I__898/I                   InMux                          0              3764   1066  FALL       1
I__898/O                   InMux                        217              3981   1066  FALL       1
d2.count_1_LC_9_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_0_LC_9_8_1/in3
Capture Clock    : d2.count_0_LC_9_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__903/I                   LocalMux                       0              3455   1066  FALL       1
I__903/O                   LocalMux                     309              3764   1066  FALL       1
I__906/I                   InMux                          0              3764   1066  FALL       1
I__906/O                   InMux                        217              3981   1066  FALL       1
d2.count_0_LC_9_8_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_5/lcout
Path End         : d1.count_0_LC_8_11_5/in3
Capture Clock    : d1.count_0_LC_8_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__763/I                    LocalMux                       0              3455   1066  FALL       1
I__763/O                    LocalMux                     309              3764   1066  FALL       1
I__767/I                    InMux                          0              3764   1066  FALL       1
I__767/O                    InMux                        217              3981   1066  FALL       1
d1.count_0_LC_8_11_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_1/lcout
Path End         : d1.count_1_LC_8_11_1/in3
Capture Clock    : d1.count_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__773/I                    LocalMux                       0              3455   1066  FALL       1
I__773/O                    LocalMux                     309              3764   1066  FALL       1
I__776/I                    InMux                          0              3764   1066  FALL       1
I__776/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_8_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_8_10_4/lcout
Path End         : d1.state_LC_8_10_4/in1
Capture Clock    : d1.state_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__613/I                  LocalMux                       0              3455   1066  FALL       1
I__613/O                  LocalMux                     309              3764   1066  FALL       1
I__617/I                  InMux                          0              3764   1066  FALL       1
I__617/O                  InMux                        217              3981   1066  FALL       1
d1.state_LC_8_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.state_LC_8_7_0/in2
Capture Clock    : d2.state_LC_8_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__787/I                 LocalMux                       0              3455   1066  FALL       1
I__787/O                 LocalMux                     309              3764   1066  FALL       1
I__797/I                 InMux                          0              3764   1066  FALL       1
I__797/O                 InMux                        217              3981   1066  FALL       1
I__804/I                 CascadeMux                     0              3981   1066  FALL       1
I__804/O                 CascadeMux                     0              3981   1066  FALL       1
d2.state_LC_8_7_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_15_LC_7_13_6/lcout
Path End         : p.count_15_LC_7_13_6/in1
Capture Clock    : p.count_15_LC_7_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_15_LC_7_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__736/I                    LocalMux                       0              3455   1066  FALL       1
I__736/O                    LocalMux                     309              3764   1066  FALL       1
I__739/I                    InMux                          0              3764   1066  FALL       1
I__739/O                    InMux                        217              3981   1066  FALL       1
p.count_15_LC_7_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_14_LC_7_13_5/in1
Capture Clock    : p.count_14_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__751/I                    LocalMux                       0              3455   1066  FALL       1
I__751/O                    LocalMux                     309              3764   1066  FALL       1
I__754/I                    InMux                          0              3764   1066  FALL       1
I__754/O                    InMux                        217              3981   1066  FALL       1
p.count_14_LC_7_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_13_LC_7_13_4/lcout
Path End         : p.count_13_LC_7_13_4/in1
Capture Clock    : p.count_13_LC_7_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_13_LC_7_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__707/I                    LocalMux                       0              3455   1066  FALL       1
I__707/O                    LocalMux                     309              3764   1066  FALL       1
I__710/I                    InMux                          0              3764   1066  FALL       1
I__710/O                    InMux                        217              3981   1066  FALL       1
p.count_13_LC_7_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_12_LC_7_13_3/lcout
Path End         : p.count_12_LC_7_13_3/in1
Capture Clock    : p.count_12_LC_7_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_12_LC_7_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__722/I                    LocalMux                       0              3455   1066  FALL       1
I__722/O                    LocalMux                     309              3764   1066  FALL       1
I__725/I                    InMux                          0              3764   1066  FALL       1
I__725/O                    InMux                        217              3981   1066  FALL       1
p.count_12_LC_7_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_11_LC_7_13_2/lcout
Path End         : p.count_11_LC_7_13_2/in1
Capture Clock    : p.count_11_LC_7_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_11_LC_7_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__678/I                    LocalMux                       0              3455   1066  FALL       1
I__678/O                    LocalMux                     309              3764   1066  FALL       1
I__681/I                    InMux                          0              3764   1066  FALL       1
I__681/O                    InMux                        217              3981   1066  FALL       1
p.count_11_LC_7_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_10_LC_7_13_1/lcout
Path End         : p.count_10_LC_7_13_1/in1
Capture Clock    : p.count_10_LC_7_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_10_LC_7_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__693/I                    LocalMux                       0              3455   1066  FALL       1
I__693/O                    LocalMux                     309              3764   1066  FALL       1
I__696/I                    InMux                          0              3764   1066  FALL       1
I__696/O                    InMux                        217              3981   1066  FALL       1
p.count_10_LC_7_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_9_LC_7_13_0/lcout
Path End         : p.count_9_LC_7_13_0/in1
Capture Clock    : p.count_9_LC_7_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_9_LC_7_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__686/I                   LocalMux                       0              3455   1066  FALL       1
I__686/O                   LocalMux                     309              3764   1066  FALL       1
I__689/I                   InMux                          0              3764   1066  FALL       1
I__689/O                   InMux                        217              3981   1066  FALL       1
p.count_9_LC_7_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_8_LC_7_12_7/lcout
Path End         : p.count_8_LC_7_12_7/in1
Capture Clock    : p.count_8_LC_7_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_8_LC_7_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__744/I                   LocalMux                       0              3455   1066  FALL       1
I__744/O                   LocalMux                     309              3764   1066  FALL       1
I__747/I                   InMux                          0              3764   1066  FALL       1
I__747/O                   InMux                        217              3981   1066  FALL       1
p.count_8_LC_7_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_7_LC_7_12_6/lcout
Path End         : p.count_7_LC_7_12_6/in1
Capture Clock    : p.count_7_LC_7_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_7_LC_7_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__715/I                   LocalMux                       0              3455   1066  FALL       1
I__715/O                   LocalMux                     309              3764   1066  FALL       1
I__718/I                   InMux                          0              3764   1066  FALL       1
I__718/O                   InMux                        217              3981   1066  FALL       1
p.count_7_LC_7_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_7_12_5/lcout
Path End         : p.count_6_LC_7_12_5/in1
Capture Clock    : p.count_6_LC_7_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_7_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__729/I                   LocalMux                       0              3455   1066  FALL       1
I__729/O                   LocalMux                     309              3764   1066  FALL       1
I__732/I                   InMux                          0              3764   1066  FALL       1
I__732/O                   InMux                        217              3981   1066  FALL       1
p.count_6_LC_7_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_7_12_4/lcout
Path End         : p.count_5_LC_7_12_4/in1
Capture Clock    : p.count_5_LC_7_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_7_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__700/I                   LocalMux                       0              3455   1066  FALL       1
I__700/O                   LocalMux                     309              3764   1066  FALL       1
I__703/I                   InMux                          0              3764   1066  FALL       1
I__703/O                   InMux                        217              3981   1066  FALL       1
p.count_5_LC_7_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_4_LC_7_12_3/in1
Capture Clock    : p.count_4_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__671/I                   LocalMux                       0              3455   1066  FALL       1
I__671/O                   LocalMux                     309              3764   1066  FALL       1
I__674/I                   InMux                          0              3764   1066  FALL       1
I__674/O                   InMux                        217              3981   1066  FALL       1
p.count_4_LC_7_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_7_12_2/lcout
Path End         : p.count_3_LC_7_12_2/in1
Capture Clock    : p.count_3_LC_7_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_7_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__651/I                   LocalMux                       0              3455   1066  FALL       1
I__651/O                   LocalMux                     309              3764   1066  FALL       1
I__654/I                   InMux                          0              3764   1066  FALL       1
I__654/O                   InMux                        217              3981   1066  FALL       1
p.count_3_LC_7_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_7_12_1/lcout
Path End         : p.count_2_LC_7_12_1/in1
Capture Clock    : p.count_2_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_7_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__644/I                   LocalMux                       0              3455   1066  FALL       1
I__644/O                   LocalMux                     309              3764   1066  FALL       1
I__647/I                   InMux                          0              3764   1066  FALL       1
I__647/O                   InMux                        217              3981   1066  FALL       1
p.count_2_LC_7_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_15_LC_7_9_5/lcout
Path End         : pulse_len_15_LC_7_9_5/in2
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_15_LC_7_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__524/I                     LocalMux                       0              3455   1066  FALL       1
I__524/O                     LocalMux                     309              3764   1066  FALL       1
I__526/I                     InMux                          0              3764   1066  FALL       1
I__526/O                     InMux                        217              3981   1066  FALL       1
I__528/I                     CascadeMux                     0              3981   1066  FALL       1
I__528/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_15_LC_7_9_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_14_LC_7_9_4/lcout
Path End         : pulse_len_14_LC_7_9_4/in2
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_14_LC_7_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__435/I                     LocalMux                       0              3455   1066  FALL       1
I__435/O                     LocalMux                     309              3764   1066  FALL       1
I__437/I                     InMux                          0              3764   1066  FALL       1
I__437/O                     InMux                        217              3981   1066  FALL       1
I__439/I                     CascadeMux                     0              3981   1066  FALL       1
I__439/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_14_LC_7_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_13_LC_7_9_3/lcout
Path End         : pulse_len_13_LC_7_9_3/in2
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_13_LC_7_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__444/I                     LocalMux                       0              3455   1066  FALL       1
I__444/O                     LocalMux                     309              3764   1066  FALL       1
I__446/I                     InMux                          0              3764   1066  FALL       1
I__446/O                     InMux                        217              3981   1066  FALL       1
I__448/I                     CascadeMux                     0              3981   1066  FALL       1
I__448/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_13_LC_7_9_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_12_LC_7_9_2/lcout
Path End         : pulse_len_12_LC_7_9_2/in2
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_12_LC_7_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__453/I                     LocalMux                       0              3455   1066  FALL       1
I__453/O                     LocalMux                     309              3764   1066  FALL       1
I__455/I                     InMux                          0              3764   1066  FALL       1
I__455/O                     InMux                        217              3981   1066  FALL       1
I__457/I                     CascadeMux                     0              3981   1066  FALL       1
I__457/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_12_LC_7_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_11_LC_7_9_1/lcout
Path End         : pulse_len_11_LC_7_9_1/in2
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_11_LC_7_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__462/I                     LocalMux                       0              3455   1066  FALL       1
I__462/O                     LocalMux                     309              3764   1066  FALL       1
I__464/I                     InMux                          0              3764   1066  FALL       1
I__464/O                     InMux                        217              3981   1066  FALL       1
I__466/I                     CascadeMux                     0              3981   1066  FALL       1
I__466/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_11_LC_7_9_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_10_LC_7_9_0/lcout
Path End         : pulse_len_10_LC_7_9_0/in2
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_10_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__472/I                     LocalMux                       0              3455   1066  FALL       1
I__472/O                     LocalMux                     309              3764   1066  FALL       1
I__474/I                     InMux                          0              3764   1066  FALL       1
I__474/O                     InMux                        217              3981   1066  FALL       1
I__476/I                     CascadeMux                     0              3981   1066  FALL       1
I__476/O                     CascadeMux                     0              3981   1066  FALL       1
pulse_len_10_LC_7_9_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_9_LC_7_8_7/lcout
Path End         : pulse_len_9_LC_7_8_7/in2
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_9_LC_7_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__482/I                    LocalMux                       0              3455   1066  FALL       1
I__482/O                    LocalMux                     309              3764   1066  FALL       1
I__484/I                    InMux                          0              3764   1066  FALL       1
I__484/O                    InMux                        217              3981   1066  FALL       1
I__486/I                    CascadeMux                     0              3981   1066  FALL       1
I__486/O                    CascadeMux                     0              3981   1066  FALL       1
pulse_len_9_LC_7_8_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_7_LC_7_8_5/lcout
Path End         : pulse_len_7_LC_7_8_5/in2
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__500/I                    LocalMux                       0              3455   1066  FALL       1
I__500/O                    LocalMux                     309              3764   1066  FALL       1
I__502/I                    InMux                          0              3764   1066  FALL       1
I__502/O                    InMux                        217              3981   1066  FALL       1
I__504/I                    CascadeMux                     0              3981   1066  FALL       1
I__504/O                    CascadeMux                     0              3981   1066  FALL       1
pulse_len_7_LC_7_8_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_6_LC_7_8_4/lcout
Path End         : pulse_len_6_LC_7_8_4/in1
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_6_LC_7_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__392/I                    LocalMux                       0              3455   1066  FALL       1
I__392/O                    LocalMux                     309              3764   1066  FALL       1
I__394/I                    InMux                          0              3764   1066  FALL       1
I__394/O                    InMux                        217              3981   1066  FALL       1
pulse_len_6_LC_7_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_5_LC_7_8_3/lcout
Path End         : pulse_len_5_LC_7_8_3/in1
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_5_LC_7_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__400/I                    LocalMux                       0              3455   1066  FALL       1
I__400/O                    LocalMux                     309              3764   1066  FALL       1
I__402/I                    InMux                          0              3764   1066  FALL       1
I__402/O                    InMux                        217              3981   1066  FALL       1
pulse_len_5_LC_7_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_4_LC_7_8_2/lcout
Path End         : pulse_len_4_LC_7_8_2/in2
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_4_LC_7_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__409/I                    LocalMux                       0              3455   1066  FALL       1
I__409/O                    LocalMux                     309              3764   1066  FALL       1
I__411/I                    InMux                          0              3764   1066  FALL       1
I__411/O                    InMux                        217              3981   1066  FALL       1
I__413/I                    CascadeMux                     0              3981   1066  FALL       1
I__413/O                    CascadeMux                     0              3981   1066  FALL       1
pulse_len_4_LC_7_8_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_3_LC_7_8_1/lcout
Path End         : pulse_len_3_LC_7_8_1/in2
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_3_LC_7_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__418/I                    LocalMux                       0              3455   1066  FALL       1
I__418/O                    LocalMux                     309              3764   1066  FALL       1
I__420/I                    InMux                          0              3764   1066  FALL       1
I__420/O                    InMux                        217              3981   1066  FALL       1
I__422/I                    CascadeMux                     0              3981   1066  FALL       1
I__422/O                    CascadeMux                     0              3981   1066  FALL       1
pulse_len_3_LC_7_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_1_LC_3_11_7/lcout
Path End         : p.prescaler_1_LC_3_11_7/in1
Capture Clock    : p.prescaler_1_LC_3_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_1_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__350/I                       LocalMux                       0              3455   1066  FALL       1
I__350/O                       LocalMux                     309              3764   1066  FALL       1
I__353/I                       InMux                          0              3764   1066  FALL       1
I__353/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_1_LC_3_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_5_LC_3_11_6/in1
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__362/I                       LocalMux                       0              3455   1066  FALL       1
I__362/O                       LocalMux                     309              3764   1066  FALL       1
I__365/I                       InMux                          0              3764   1066  FALL       1
I__365/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_5_LC_3_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_6_LC_3_11_5/lcout
Path End         : p.prescaler_6_LC_3_11_5/in2
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_6_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__369/I                       LocalMux                       0              3455   1066  FALL       1
I__369/O                       LocalMux                     309              3764   1066  FALL       1
I__372/I                       InMux                          0              3764   1066  FALL       1
I__372/O                       InMux                        217              3981   1066  FALL       1
I__375/I                       CascadeMux                     0              3981   1066  FALL       1
I__375/O                       CascadeMux                     0              3981   1066  FALL       1
p.prescaler_6_LC_3_11_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_0_LC_3_11_2/in0
Capture Clock    : p.prescaler_0_LC_3_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__356/I                       LocalMux                       0              3455   1066  FALL       1
I__356/O                       LocalMux                     309              3764   1066  FALL       1
I__359/I                       InMux                          0              3764   1066  FALL       1
I__359/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_0_LC_3_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_26_LC_2_14_1/lcout
Path End         : p.prescaler_26_LC_2_14_1/in1
Capture Clock    : p.prescaler_26_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_26_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__304/I                        LocalMux                       0              3455   1066  FALL       1
I__304/O                        LocalMux                     309              3764   1066  FALL       1
I__306/I                        InMux                          0              3764   1066  FALL       1
I__306/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_26_LC_2_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_25_LC_2_14_0/lcout
Path End         : p.prescaler_25_LC_2_14_0/in1
Capture Clock    : p.prescaler_25_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_25_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__311/I                        LocalMux                       0              3455   1066  FALL       1
I__311/O                        LocalMux                     309              3764   1066  FALL       1
I__313/I                        InMux                          0              3764   1066  FALL       1
I__313/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_25_LC_2_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_24_LC_2_13_7/lcout
Path End         : p.prescaler_24_LC_2_13_7/in1
Capture Clock    : p.prescaler_24_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_24_LC_2_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__318/I                        LocalMux                       0              3455   1066  FALL       1
I__318/O                        LocalMux                     309              3764   1066  FALL       1
I__320/I                        InMux                          0              3764   1066  FALL       1
I__320/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_24_LC_2_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_23_LC_2_13_6/lcout
Path End         : p.prescaler_23_LC_2_13_6/in1
Capture Clock    : p.prescaler_23_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_23_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__325/I                        LocalMux                       0              3455   1066  FALL       1
I__325/O                        LocalMux                     309              3764   1066  FALL       1
I__327/I                        InMux                          0              3764   1066  FALL       1
I__327/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_23_LC_2_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_22_LC_2_13_5/lcout
Path End         : p.prescaler_22_LC_2_13_5/in1
Capture Clock    : p.prescaler_22_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_22_LC_2_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__331/I                        LocalMux                       0              3455   1066  FALL       1
I__331/O                        LocalMux                     309              3764   1066  FALL       1
I__333/I                        InMux                          0              3764   1066  FALL       1
I__333/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_22_LC_2_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_21_LC_2_13_4/lcout
Path End         : p.prescaler_21_LC_2_13_4/in1
Capture Clock    : p.prescaler_21_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_21_LC_2_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__337/I                        LocalMux                       0              3455   1066  FALL       1
I__337/O                        LocalMux                     309              3764   1066  FALL       1
I__339/I                        InMux                          0              3764   1066  FALL       1
I__339/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_21_LC_2_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_20_LC_2_13_3/lcout
Path End         : p.prescaler_20_LC_2_13_3/in1
Capture Clock    : p.prescaler_20_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_20_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__342/I                        LocalMux                       0              3455   1066  FALL       1
I__342/O                        LocalMux                     309              3764   1066  FALL       1
I__344/I                        InMux                          0              3764   1066  FALL       1
I__344/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_20_LC_2_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_19_LC_2_13_2/lcout
Path End         : p.prescaler_19_LC_2_13_2/in1
Capture Clock    : p.prescaler_19_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_19_LC_2_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__261/I                        LocalMux                       0              3455   1066  FALL       1
I__261/O                        LocalMux                     309              3764   1066  FALL       1
I__263/I                        InMux                          0              3764   1066  FALL       1
I__263/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_19_LC_2_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_18_LC_2_13_1/lcout
Path End         : p.prescaler_18_LC_2_13_1/in1
Capture Clock    : p.prescaler_18_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_18_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__266/I                        LocalMux                       0              3455   1066  FALL       1
I__266/O                        LocalMux                     309              3764   1066  FALL       1
I__268/I                        InMux                          0              3764   1066  FALL       1
I__268/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_18_LC_2_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_17_LC_2_13_0/lcout
Path End         : p.prescaler_17_LC_2_13_0/in1
Capture Clock    : p.prescaler_17_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_17_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__272/I                        LocalMux                       0              3455   1066  FALL       1
I__272/O                        LocalMux                     309              3764   1066  FALL       1
I__274/I                        InMux                          0              3764   1066  FALL       1
I__274/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_17_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_16_LC_2_12_7/lcout
Path End         : p.prescaler_16_LC_2_12_7/in1
Capture Clock    : p.prescaler_16_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_16_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__277/I                        LocalMux                       0              3455   1066  FALL       1
I__277/O                        LocalMux                     309              3764   1066  FALL       1
I__279/I                        InMux                          0              3764   1066  FALL       1
I__279/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_16_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_15_LC_2_12_6/lcout
Path End         : p.prescaler_15_LC_2_12_6/in1
Capture Clock    : p.prescaler_15_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_15_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__282/I                        LocalMux                       0              3455   1066  FALL       1
I__282/O                        LocalMux                     309              3764   1066  FALL       1
I__284/I                        InMux                          0              3764   1066  FALL       1
I__284/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_15_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_14_LC_2_12_5/lcout
Path End         : p.prescaler_14_LC_2_12_5/in1
Capture Clock    : p.prescaler_14_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_14_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__287/I                        LocalMux                       0              3455   1066  FALL       1
I__287/O                        LocalMux                     309              3764   1066  FALL       1
I__289/I                        InMux                          0              3764   1066  FALL       1
I__289/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_14_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_13_LC_2_12_4/lcout
Path End         : p.prescaler_13_LC_2_12_4/in1
Capture Clock    : p.prescaler_13_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_13_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__292/I                        LocalMux                       0              3455   1066  FALL       1
I__292/O                        LocalMux                     309              3764   1066  FALL       1
I__294/I                        InMux                          0              3764   1066  FALL       1
I__294/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_13_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_12_LC_2_12_3/lcout
Path End         : p.prescaler_12_LC_2_12_3/in1
Capture Clock    : p.prescaler_12_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_12_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__297/I                        LocalMux                       0              3455   1066  FALL       1
I__297/O                        LocalMux                     309              3764   1066  FALL       1
I__299/I                        InMux                          0              3764   1066  FALL       1
I__299/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_12_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_11_LC_2_12_2/lcout
Path End         : p.prescaler_11_LC_2_12_2/in1
Capture Clock    : p.prescaler_11_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_11_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__224/I                        LocalMux                       0              3455   1066  FALL       1
I__224/O                        LocalMux                     309              3764   1066  FALL       1
I__226/I                        InMux                          0              3764   1066  FALL       1
I__226/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_11_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_10_LC_2_12_1/lcout
Path End         : p.prescaler_10_LC_2_12_1/in1
Capture Clock    : p.prescaler_10_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_10_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__229/I                        LocalMux                       0              3455   1066  FALL       1
I__229/O                        LocalMux                     309              3764   1066  FALL       1
I__231/I                        InMux                          0              3764   1066  FALL       1
I__231/O                        InMux                        217              3981   1066  FALL       1
p.prescaler_10_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_9_LC_2_12_0/lcout
Path End         : p.prescaler_9_LC_2_12_0/in1
Capture Clock    : p.prescaler_9_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_9_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__234/I                       LocalMux                       0              3455   1066  FALL       1
I__234/O                       LocalMux                     309              3764   1066  FALL       1
I__236/I                       InMux                          0              3764   1066  FALL       1
I__236/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_9_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_8_LC_2_11_7/lcout
Path End         : p.prescaler_8_LC_2_11_7/in1
Capture Clock    : p.prescaler_8_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_8_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__239/I                       LocalMux                       0              3455   1066  FALL       1
I__239/O                       LocalMux                     309              3764   1066  FALL       1
I__241/I                       InMux                          0              3764   1066  FALL       1
I__241/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_8_LC_2_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_7_LC_2_11_6/in1
Capture Clock    : p.prescaler_7_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__244/I                       LocalMux                       0              3455   1066  FALL       1
I__244/O                       LocalMux                     309              3764   1066  FALL       1
I__246/I                       InMux                          0              3764   1066  FALL       1
I__246/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_7_LC_2_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_4_LC_2_11_3/lcout
Path End         : p.prescaler_4_LC_2_11_3/in1
Capture Clock    : p.prescaler_4_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_4_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__251/I                       LocalMux                       0              3455   1066  FALL       1
I__251/O                       LocalMux                     309              3764   1066  FALL       1
I__253/I                       InMux                          0              3764   1066  FALL       1
I__253/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_4_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_3_LC_2_11_2/lcout
Path End         : p.prescaler_3_LC_2_11_2/in1
Capture Clock    : p.prescaler_3_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_3_LC_2_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                       LocalMux                       0              3455   1066  FALL       1
I__256/O                       LocalMux                     309              3764   1066  FALL       1
I__258/I                       InMux                          0              3764   1066  FALL       1
I__258/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_3_LC_2_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_2_LC_1_12_1/lcout
Path End         : p.prescaler_2_LC_1_12_1/in1
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_2_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__204/I                       LocalMux                       0              3455   1066  FALL       1
I__204/O                       LocalMux                     309              3764   1066  FALL       1
I__207/I                       InMux                          0              3764   1066  FALL       1
I__207/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_2_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_0_LC_3_11_2/lcout
Path End         : p.prescaler_1_LC_3_11_7/in3
Capture Clock    : p.prescaler_1_LC_3_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_0_LC_3_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__356/I                       LocalMux                       0              3455   1066  FALL       1
I__356/O                       LocalMux                     309              3764   1066  FALL       1
I__360/I                       InMux                          0              3764   1066  FALL       1
I__360/O                       InMux                        217              3981   1066  FALL       1
p.prescaler_1_LC_3_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_5/lcout
Path End         : d1.count_1_LC_8_11_1/in1
Capture Clock    : d1.count_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__763/I                    LocalMux                       0              3455   1066  FALL       1
I__763/O                    LocalMux                     309              3764   1066  FALL       1
I__768/I                    InMux                          0              3764   1066  FALL       1
I__768/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_8_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_9_8_1/lcout
Path End         : d2.count_1_LC_9_8_7/in3
Capture Clock    : d2.count_1_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_9_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__903/I                   LocalMux                       0              3455   1066  FALL       1
I__903/O                   LocalMux                     309              3764   1066  FALL       1
I__907/I                   InMux                          0              3764   1066  FALL       1
I__907/O                   InMux                        217              3981   1066  FALL       1
d2.count_1_LC_9_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_9_12_4/lcout
Path End         : p.count_1_LC_9_12_3/in0
Capture Clock    : p.count_1_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   526
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__924/I                   LocalMux                       0              3455   1066  FALL       1
I__924/O                   LocalMux                     309              3764   1066  FALL       1
I__928/I                   InMux                          0              3764   1066  FALL       1
I__928/O                   InMux                        217              3981   1066  FALL       1
p.count_1_LC_9_12_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_10_2/lcout
Path End         : d1.state_LC_8_10_4/in2
Capture Clock    : d1.state_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   793
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__838/I                        LocalMux                       0              3455   1333  FALL       1
I__838/O                        LocalMux                     309              3764   1333  FALL       1
I__841/I                        InMux                          0              3764   1333  FALL       1
I__841/O                        InMux                        217              3981   1333  FALL       1
d1.state_RNO_0_LC_8_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
d1.state_RNO_0_LC_8_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__626/I                        CascadeMux                     0              4248   1333  RISE       1
I__626/O                        CascadeMux                     0              4248   1333  RISE       1
d1.state_LC_8_10_4/in2          LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_14_LC_7_9_4/lcout
Path End         : pulse_len_15_LC_7_9_5/in3
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_14_LC_7_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__435/I                        LocalMux                       0              3455   1066  FALL       1
I__435/O                        LocalMux                     309              3764   1066  FALL       1
I__437/I                        InMux                          0              3764   1066  FALL       1
I__437/O                        InMux                        217              3981   1066  FALL       1
I__439/I                        CascadeMux                     0              3981   1066  FALL       1
I__439/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_14_LC_7_9_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_14_LC_7_9_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       1
I__431/I                        InMux                          0              4114   1417  FALL       1
I__431/O                        InMux                        217              4332   1417  FALL       1
pulse_len_15_LC_7_9_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_13_LC_7_9_3/lcout
Path End         : pulse_len_14_LC_7_9_4/in3
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_13_LC_7_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__444/I                        LocalMux                       0              3455   1066  FALL       1
I__444/O                        LocalMux                     309              3764   1066  FALL       1
I__446/I                        InMux                          0              3764   1066  FALL       1
I__446/O                        InMux                        217              3981   1066  FALL       1
I__448/I                        CascadeMux                     0              3981   1066  FALL       1
I__448/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_13_LC_7_9_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_13_LC_7_9_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__378/I                        InMux                          0              4114   1417  FALL       1
I__378/O                        InMux                        217              4332   1417  FALL       1
pulse_len_14_LC_7_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_12_LC_7_9_2/lcout
Path End         : pulse_len_13_LC_7_9_3/in3
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_12_LC_7_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__453/I                        LocalMux                       0              3455   1066  FALL       1
I__453/O                        LocalMux                     309              3764   1066  FALL       1
I__455/I                        InMux                          0              3764   1066  FALL       1
I__455/O                        InMux                        217              3981   1066  FALL       1
I__457/I                        CascadeMux                     0              3981   1066  FALL       1
I__457/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_12_LC_7_9_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_12_LC_7_9_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__379/I                        InMux                          0              4114   1417  FALL       1
I__379/O                        InMux                        217              4332   1417  FALL       1
pulse_len_13_LC_7_9_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_11_LC_7_9_1/lcout
Path End         : pulse_len_12_LC_7_9_2/in3
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_11_LC_7_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__462/I                        LocalMux                       0              3455   1066  FALL       1
I__462/O                        LocalMux                     309              3764   1066  FALL       1
I__464/I                        InMux                          0              3764   1066  FALL       1
I__464/O                        InMux                        217              3981   1066  FALL       1
I__466/I                        CascadeMux                     0              3981   1066  FALL       1
I__466/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_11_LC_7_9_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_11_LC_7_9_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__380/I                        InMux                          0              4114   1417  FALL       1
I__380/O                        InMux                        217              4332   1417  FALL       1
pulse_len_12_LC_7_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_10_LC_7_9_0/lcout
Path End         : pulse_len_11_LC_7_9_1/in3
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_10_LC_7_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__472/I                        LocalMux                       0              3455   1066  FALL       1
I__472/O                        LocalMux                     309              3764   1066  FALL       1
I__474/I                        InMux                          0              3764   1066  FALL       1
I__474/O                        InMux                        217              3981   1066  FALL       1
I__476/I                        CascadeMux                     0              3981   1066  FALL       1
I__476/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_10_LC_7_9_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_10_LC_7_9_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__381/I                        InMux                          0              4114   1417  FALL       1
I__381/O                        InMux                        217              4332   1417  FALL       1
pulse_len_11_LC_7_9_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_7_LC_7_8_5/lcout
Path End         : pulse_len_8_LC_7_8_6/in3
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_7_LC_7_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__500/I                       LocalMux                       0              3455   1066  FALL       1
I__500/O                       LocalMux                     309              3764   1066  FALL       1
I__502/I                       InMux                          0              3764   1066  FALL       1
I__502/O                       InMux                        217              3981   1066  FALL       1
I__504/I                       CascadeMux                     0              3981   1066  FALL       1
I__504/O                       CascadeMux                     0              3981   1066  FALL       1
pulse_len_7_LC_7_8_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_7_LC_7_8_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__384/I                       InMux                          0              4114   1417  FALL       1
I__384/O                       InMux                        217              4332   1417  FALL       1
pulse_len_8_LC_7_8_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_4_LC_7_8_2/lcout
Path End         : pulse_len_5_LC_7_8_3/in3
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_4_LC_7_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__409/I                       LocalMux                       0              3455   1066  FALL       1
I__409/O                       LocalMux                     309              3764   1066  FALL       1
I__411/I                       InMux                          0              3764   1066  FALL       1
I__411/O                       InMux                        217              3981   1066  FALL       1
I__413/I                       CascadeMux                     0              3981   1066  FALL       1
I__413/O                       CascadeMux                     0              3981   1066  FALL       1
pulse_len_4_LC_7_8_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_4_LC_7_8_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__345/I                       InMux                          0              4114   1417  FALL       1
I__345/O                       InMux                        217              4332   1417  FALL       1
pulse_len_5_LC_7_8_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_3_LC_7_8_1/lcout
Path End         : pulse_len_4_LC_7_8_2/in3
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   877
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_3_LC_7_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__418/I                       LocalMux                       0              3455   1066  FALL       1
I__418/O                       LocalMux                     309              3764   1066  FALL       1
I__420/I                       InMux                          0              3764   1066  FALL       1
I__420/O                       InMux                        217              3981   1066  FALL       1
I__422/I                       CascadeMux                     0              3981   1066  FALL       1
I__422/O                       CascadeMux                     0              3981   1066  FALL       1
pulse_len_3_LC_7_8_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_3_LC_7_8_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__346/I                       InMux                          0              4114   1417  FALL       1
I__346/O                       InMux                        217              4332   1417  FALL       1
pulse_len_4_LC_7_8_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_2_LC_8_8_0/lcout
Path End         : pulse_len_2_LC_8_8_0/in3
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   898
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_2_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__545/I                    Odrv4                          0              3455   1438  FALL       1
I__545/O                    Odrv4                        372              3827   1438  FALL       1
I__548/I                    LocalMux                       0              3827   1438  FALL       1
I__548/O                    LocalMux                     309              4136   1438  FALL       1
I__551/I                    InMux                          0              4136   1438  FALL       1
I__551/O                    InMux                        217              4353   1438  FALL       1
pulse_len_2_LC_8_8_0/in3    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_8_LC_7_8_6/lcout
Path End         : pulse_len_8_LC_7_8_6/in2
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   898
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_8_LC_7_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       2
I__489/I                    Odrv4                          0              3455   1438  FALL       1
I__489/O                    Odrv4                        372              3827   1438  FALL       1
I__491/I                    LocalMux                       0              3827   1438  FALL       1
I__491/O                    LocalMux                     309              4136   1438  FALL       1
I__493/I                    InMux                          0              4136   1438  FALL       1
I__493/O                    InMux                        217              4353   1438  FALL       1
I__495/I                    CascadeMux                     0              4353   1438  FALL       1
I__495/O                    CascadeMux                     0              4353   1438  FALL       1
pulse_len_8_LC_7_8_6/in2    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_1_LC_3_11_7/lcout
Path End         : p.prescaler_3_LC_2_11_2/in3
Capture Clock    : p.prescaler_3_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   982
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_1_LC_3_11_7/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__351/I                                            LocalMux                       0              3455   1522  FALL       1
I__351/O                                            LocalMux                     309              3764   1522  FALL       1
I__354/I                                            InMux                          0              3764   1522  FALL       1
I__354/O                                            InMux                        217              3981   1522  FALL       1
I__355/I                                            CascadeMux                     0              3981   1522  FALL       1
I__355/O                                            CascadeMux                     0              3981   1522  FALL       1
p.prescaler_1_cry_1_c_LC_2_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              3981   1522  FALL       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout            LogicCell40_SEQ_MODE_0000    133              4114   1522  FALL       2
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4114   1522  FALL       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/carryout  LogicCell40_SEQ_MODE_0000    105              4220   1522  FALL       2
I__254/I                                            InMux                          0              4220   1522  FALL       1
I__254/O                                            InMux                        217              4437   1522  FALL       1
p.prescaler_3_LC_2_11_2/in3                         LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_7_LC_7_8_5/lcout
Path End         : pulse_len_9_LC_7_8_7/in3
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   982
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_7_LC_7_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__500/I                       LocalMux                       0              3455   1066  FALL       1
I__500/O                       LocalMux                     309              3764   1066  FALL       1
I__502/I                       InMux                          0              3764   1066  FALL       1
I__502/O                       InMux                        217              3981   1066  FALL       1
I__504/I                       CascadeMux                     0              3981   1066  FALL       1
I__504/O                       CascadeMux                     0              3981   1066  FALL       1
pulse_len_7_LC_7_8_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_7_LC_7_8_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
pulse_len_8_LC_7_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
pulse_len_8_LC_7_8_6/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__383/I                       InMux                          0              4220   1522  FALL       1
I__383/O                       InMux                        217              4437   1522  FALL       1
pulse_len_9_LC_7_8_7/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_4_LC_7_8_2/lcout
Path End         : pulse_len_6_LC_7_8_4/in3
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   982
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_4_LC_7_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__409/I                       LocalMux                       0              3455   1066  FALL       1
I__409/O                       LocalMux                     309              3764   1066  FALL       1
I__411/I                       InMux                          0              3764   1066  FALL       1
I__411/O                       InMux                        217              3981   1066  FALL       1
I__413/I                       CascadeMux                     0              3981   1066  FALL       1
I__413/O                       CascadeMux                     0              3981   1066  FALL       1
pulse_len_4_LC_7_8_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
pulse_len_4_LC_7_8_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
pulse_len_5_LC_7_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
pulse_len_5_LC_7_8_3/carryout  LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__388/I                       InMux                          0              4220   1522  FALL       1
I__388/O                       InMux                        217              4437   1522  FALL       1
pulse_len_6_LC_7_8_4/in3       LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_6_LC_3_11_5/lcout
Path End         : p.prescaler_7_LC_2_11_6/in3
Capture Clock    : p.prescaler_7_LC_2_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_6_LC_3_11_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__370/I                                            LocalMux                       0              3455   1529  FALL       1
I__370/O                                            LocalMux                     309              3764   1529  FALL       1
I__373/I                                            InMux                          0              3764   1529  FALL       1
I__373/O                                            InMux                        217              3981   1529  FALL       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__242/I                                            InMux                          0              4227   1529  FALL       1
I__242/O                                            InMux                        217              4444   1529  FALL       1
p.prescaler_7_LC_2_11_6/in3                         LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_2_LC_8_8_0/lcout
Path End         : pulse_len_3_LC_7_8_1/in3
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_2_LC_8_8_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__546/I                                 LocalMux                       0              3455   1529  FALL       1
I__546/O                                 LocalMux                     309              3764   1529  FALL       1
I__549/I                                 InMux                          0              3764   1529  FALL       1
I__549/O                                 InMux                        217              3981   1529  FALL       1
un1_pulse_len_cry_2_c_LC_7_8_0/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
un1_pulse_len_cry_2_c_LC_7_8_0/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__347/I                                 InMux                          0              4227   1529  FALL       1
I__347/O                                 InMux                        217              4444   1529  FALL       1
pulse_len_3_LC_7_8_1/in3                 LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_16_LC_9_15_7/in3
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1068/I                       LocalMux                       0              3455   1066  FALL       1
I__1068/O                       LocalMux                     309              3764   1066  FALL       1
I__1070/I                       InMux                          0              3764   1066  FALL       1
I__1070/O                       InMux                        217              3981   1066  FALL       1
d2.count_15_LC_9_15_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_15_LC_9_15_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__1065/I                       InMux                          0              4227   1529  FALL       1
I__1065/O                       InMux                        217              4444   1529  FALL       1
d2.count_16_LC_9_15_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_15_LC_9_15_6/in3
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1073/I                       LocalMux                       0              3455   1066  FALL       1
I__1073/O                       LocalMux                     309              3764   1066  FALL       1
I__1075/I                       InMux                          0              3764   1066  FALL       1
I__1075/O                       InMux                        217              3981   1066  FALL       1
d2.count_14_LC_9_15_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_14_LC_9_15_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1066/I                       InMux                          0              4227   1529  FALL       1
I__1066/O                       InMux                        217              4444   1529  FALL       1
d2.count_15_LC_9_15_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_14_LC_9_15_5/in3
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1078/I                       LocalMux                       0              3455   1066  FALL       1
I__1078/O                       LocalMux                     309              3764   1066  FALL       1
I__1080/I                       InMux                          0              3764   1066  FALL       1
I__1080/O                       InMux                        217              3981   1066  FALL       1
d2.count_13_LC_9_15_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_13_LC_9_15_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1071/I                       InMux                          0              4227   1529  FALL       1
I__1071/O                       InMux                        217              4444   1529  FALL       1
d2.count_14_LC_9_15_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_13_LC_9_15_4/in3
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1084/I                       LocalMux                       0              3455   1066  FALL       1
I__1084/O                       LocalMux                     309              3764   1066  FALL       1
I__1086/I                       InMux                          0              3764   1066  FALL       1
I__1086/O                       InMux                        217              3981   1066  FALL       1
d2.count_12_LC_9_15_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_12_LC_9_15_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1076/I                       InMux                          0              4227   1529  FALL       1
I__1076/O                       InMux                        217              4444   1529  FALL       1
d2.count_13_LC_9_15_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_12_LC_9_15_3/in3
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1089/I                       LocalMux                       0              3455   1066  FALL       1
I__1089/O                       LocalMux                     309              3764   1066  FALL       1
I__1091/I                       InMux                          0              3764   1066  FALL       1
I__1091/O                       InMux                        217              3981   1066  FALL       1
d2.count_11_LC_9_15_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_11_LC_9_15_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1082/I                       InMux                          0              4227   1529  FALL       1
I__1082/O                       InMux                        217              4444   1529  FALL       1
d2.count_12_LC_9_15_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_11_LC_9_15_2/in3
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__973/I                        LocalMux                       0              3455   1066  FALL       1
I__973/O                        LocalMux                     309              3764   1066  FALL       1
I__975/I                        InMux                          0              3764   1066  FALL       1
I__975/O                        InMux                        217              3981   1066  FALL       1
d2.count_10_LC_9_15_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_10_LC_9_15_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1087/I                       InMux                          0              4227   1529  FALL       1
I__1087/O                       InMux                        217              4444   1529  FALL       1
d2.count_11_LC_9_15_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_10_LC_9_15_1/in3
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__980/I                       LocalMux                       0              3455   1066  FALL       1
I__980/O                       LocalMux                     309              3764   1066  FALL       1
I__982/I                       InMux                          0              3764   1066  FALL       1
I__982/O                       InMux                        217              3981   1066  FALL       1
d2.count_9_LC_9_15_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_9_LC_9_15_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1092/I                      InMux                          0              4227   1529  FALL       1
I__1092/O                      InMux                        217              4444   1529  FALL       1
d2.count_10_LC_9_15_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_8_LC_9_14_7/in3
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__990/I                       LocalMux                       0              3455   1066  FALL       1
I__990/O                       LocalMux                     309              3764   1066  FALL       1
I__992/I                       InMux                          0              3764   1066  FALL       1
I__992/O                       InMux                        217              3981   1066  FALL       1
d2.count_7_LC_9_14_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_7_LC_9_14_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__983/I                       InMux                          0              4227   1529  FALL       1
I__983/O                       InMux                        217              4444   1529  FALL       1
d2.count_8_LC_9_14_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_7_LC_9_14_6/in3
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__995/I                       LocalMux                       0              3455   1066  FALL       1
I__995/O                       LocalMux                     309              3764   1066  FALL       1
I__997/I                       InMux                          0              3764   1066  FALL       1
I__997/O                       InMux                        217              3981   1066  FALL       1
d2.count_6_LC_9_14_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_6_LC_9_14_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__988/I                       InMux                          0              4227   1529  FALL       1
I__988/O                       InMux                        217              4444   1529  FALL       1
d2.count_7_LC_9_14_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_6_LC_9_14_5/in3
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1001/I                      LocalMux                       0              3455   1066  FALL       1
I__1001/O                      LocalMux                     309              3764   1066  FALL       1
I__1003/I                      InMux                          0              3764   1066  FALL       1
I__1003/O                      InMux                        217              3981   1066  FALL       1
d2.count_5_LC_9_14_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_5_LC_9_14_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__993/I                       InMux                          0              4227   1529  FALL       1
I__993/O                       InMux                        217              4444   1529  FALL       1
d2.count_6_LC_9_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_5_LC_9_14_4/in3
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1006/I                      LocalMux                       0              3455   1066  FALL       1
I__1006/O                      LocalMux                     309              3764   1066  FALL       1
I__1008/I                      InMux                          0              3764   1066  FALL       1
I__1008/O                      InMux                        217              3981   1066  FALL       1
d2.count_4_LC_9_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_4_LC_9_14_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__999/I                       InMux                          0              4227   1529  FALL       1
I__999/O                       InMux                        217              4444   1529  FALL       1
d2.count_5_LC_9_14_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_4_LC_9_14_3/in3
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1011/I                      LocalMux                       0              3455   1066  FALL       1
I__1011/O                      LocalMux                     309              3764   1066  FALL       1
I__1013/I                      InMux                          0              3764   1066  FALL       1
I__1013/O                      InMux                        217              3981   1066  FALL       1
d2.count_3_LC_9_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_3_LC_9_14_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1004/I                      InMux                          0              4227   1529  FALL       1
I__1004/O                      InMux                        217              4444   1529  FALL       1
d2.count_4_LC_9_14_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.count_3_LC_9_14_2/in3
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__1016/I                      LocalMux                       0              3455   1066  FALL       1
I__1016/O                      LocalMux                     309              3764   1066  FALL       1
I__1018/I                      InMux                          0              3764   1066  FALL       1
I__1018/O                      InMux                        217              3981   1066  FALL       1
d2.count_2_LC_9_14_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_2_LC_9_14_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__1009/I                      InMux                          0              4227   1529  FALL       1
I__1009/O                      InMux                        217              4444   1529  FALL       1
d2.count_3_LC_9_14_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_10_6/lcout
Path End         : d1.count_16_LC_9_10_7/in3
Capture Clock    : d1.count_16_LC_9_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__952/I                        LocalMux                       0              3455   1066  FALL       1
I__952/O                        LocalMux                     309              3764   1066  FALL       1
I__954/I                        InMux                          0              3764   1066  FALL       1
I__954/O                        InMux                        217              3981   1066  FALL       1
d1.count_15_LC_9_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_15_LC_9_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__949/I                        InMux                          0              4227   1529  FALL       1
I__949/O                        InMux                        217              4444   1529  FALL       1
d1.count_16_LC_9_10_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_10_5/lcout
Path End         : d1.count_15_LC_9_10_6/in3
Capture Clock    : d1.count_15_LC_9_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__957/I                        LocalMux                       0              3455   1066  FALL       1
I__957/O                        LocalMux                     309              3764   1066  FALL       1
I__959/I                        InMux                          0              3764   1066  FALL       1
I__959/O                        InMux                        217              3981   1066  FALL       1
d1.count_14_LC_9_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_14_LC_9_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__950/I                        InMux                          0              4227   1529  FALL       1
I__950/O                        InMux                        217              4444   1529  FALL       1
d1.count_15_LC_9_10_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_10_4/lcout
Path End         : d1.count_14_LC_9_10_5/in3
Capture Clock    : d1.count_14_LC_9_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__962/I                        LocalMux                       0              3455   1066  FALL       1
I__962/O                        LocalMux                     309              3764   1066  FALL       1
I__964/I                        InMux                          0              3764   1066  FALL       1
I__964/O                        InMux                        217              3981   1066  FALL       1
d1.count_13_LC_9_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_13_LC_9_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__955/I                        InMux                          0              4227   1529  FALL       1
I__955/O                        InMux                        217              4444   1529  FALL       1
d1.count_14_LC_9_10_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_10_3/lcout
Path End         : d1.count_13_LC_9_10_4/in3
Capture Clock    : d1.count_13_LC_9_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__967/I                        LocalMux                       0              3455   1066  FALL       1
I__967/O                        LocalMux                     309              3764   1066  FALL       1
I__970/I                        InMux                          0              3764   1066  FALL       1
I__970/O                        InMux                        217              3981   1066  FALL       1
d1.count_12_LC_9_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_12_LC_9_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__960/I                        InMux                          0              4227   1529  FALL       1
I__960/O                        InMux                        217              4444   1529  FALL       1
d1.count_13_LC_9_10_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_10_2/lcout
Path End         : d1.count_12_LC_9_10_3/in3
Capture Clock    : d1.count_12_LC_9_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__839/I                        LocalMux                       0              3455   1066  FALL       1
I__839/O                        LocalMux                     309              3764   1066  FALL       1
I__842/I                        InMux                          0              3764   1066  FALL       1
I__842/O                        InMux                        217              3981   1066  FALL       1
d1.count_11_LC_9_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_11_LC_9_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__965/I                        InMux                          0              4227   1529  FALL       1
I__965/O                        InMux                        217              4444   1529  FALL       1
d1.count_12_LC_9_10_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_10_1/lcout
Path End         : d1.count_11_LC_9_10_2/in3
Capture Clock    : d1.count_11_LC_9_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__846/I                        LocalMux                       0              3455   1066  FALL       1
I__846/O                        LocalMux                     309              3764   1066  FALL       1
I__849/I                        InMux                          0              3764   1066  FALL       1
I__849/O                        InMux                        217              3981   1066  FALL       1
d1.count_10_LC_9_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_10_LC_9_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__837/I                        InMux                          0              4227   1529  FALL       1
I__837/O                        InMux                        217              4444   1529  FALL       1
d1.count_11_LC_9_10_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_10_0/lcout
Path End         : d1.count_10_LC_9_10_1/in3
Capture Clock    : d1.count_10_LC_9_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__855/I                       LocalMux                       0              3455   1066  FALL       1
I__855/O                       LocalMux                     309              3764   1066  FALL       1
I__858/I                       InMux                          0              3764   1066  FALL       1
I__858/O                       InMux                        217              3981   1066  FALL       1
d1.count_9_LC_9_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_9_LC_9_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__843/I                       InMux                          0              4227   1529  FALL       1
I__843/O                       InMux                        217              4444   1529  FALL       1
d1.count_10_LC_9_10_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_9_6/lcout
Path End         : d1.count_8_LC_9_9_7/in3
Capture Clock    : d1.count_8_LC_9_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__868/I                      LocalMux                       0              3455   1066  FALL       1
I__868/O                      LocalMux                     309              3764   1066  FALL       1
I__871/I                      InMux                          0              3764   1066  FALL       1
I__871/O                      InMux                        217              3981   1066  FALL       1
d1.count_7_LC_9_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_7_LC_9_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__859/I                      InMux                          0              4227   1529  FALL       1
I__859/O                      InMux                        217              4444   1529  FALL       1
d1.count_8_LC_9_9_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_9_5/lcout
Path End         : d1.count_7_LC_9_9_6/in3
Capture Clock    : d1.count_7_LC_9_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__874/I                      LocalMux                       0              3455   1066  FALL       1
I__874/O                      LocalMux                     309              3764   1066  FALL       1
I__876/I                      InMux                          0              3764   1066  FALL       1
I__876/O                      InMux                        217              3981   1066  FALL       1
d1.count_6_LC_9_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_6_LC_9_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__866/I                      InMux                          0              4227   1529  FALL       1
I__866/O                      InMux                        217              4444   1529  FALL       1
d1.count_7_LC_9_9_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_9_4/lcout
Path End         : d1.count_6_LC_9_9_5/in3
Capture Clock    : d1.count_6_LC_9_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__880/I                      LocalMux                       0              3455   1066  FALL       1
I__880/O                      LocalMux                     309              3764   1066  FALL       1
I__882/I                      InMux                          0              3764   1066  FALL       1
I__882/O                      InMux                        217              3981   1066  FALL       1
d1.count_5_LC_9_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_5_LC_9_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__872/I                      InMux                          0              4227   1529  FALL       1
I__872/O                      InMux                        217              4444   1529  FALL       1
d1.count_6_LC_9_9_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_9_3/lcout
Path End         : d1.count_5_LC_9_9_4/in3
Capture Clock    : d1.count_5_LC_9_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__885/I                      LocalMux                       0              3455   1066  FALL       1
I__885/O                      LocalMux                     309              3764   1066  FALL       1
I__887/I                      InMux                          0              3764   1066  FALL       1
I__887/O                      InMux                        217              3981   1066  FALL       1
d1.count_4_LC_9_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_4_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__878/I                      InMux                          0              4227   1529  FALL       1
I__878/O                      InMux                        217              4444   1529  FALL       1
d1.count_5_LC_9_9_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_9_2/lcout
Path End         : d1.count_4_LC_9_9_3/in3
Capture Clock    : d1.count_4_LC_9_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__890/I                      LocalMux                       0              3455   1066  FALL       1
I__890/O                      LocalMux                     309              3764   1066  FALL       1
I__892/I                      InMux                          0              3764   1066  FALL       1
I__892/O                      InMux                        217              3981   1066  FALL       1
d1.count_3_LC_9_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_3_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__883/I                      InMux                          0              4227   1529  FALL       1
I__883/O                      InMux                        217              4444   1529  FALL       1
d1.count_4_LC_9_9_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_9_1/lcout
Path End         : d1.count_3_LC_9_9_2/in3
Capture Clock    : d1.count_3_LC_9_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__758/I                      LocalMux                       0              3455   1066  FALL       1
I__758/O                      LocalMux                     309              3764   1066  FALL       1
I__760/I                      InMux                          0              3764   1066  FALL       1
I__760/O                      InMux                        217              3981   1066  FALL       1
d1.count_2_LC_9_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_2_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__888/I                      InMux                          0              4227   1529  FALL       1
I__888/O                      InMux                        217              4444   1529  FALL       1
d1.count_3_LC_9_9_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_14_LC_7_13_5/lcout
Path End         : p.count_15_LC_7_13_6/in3
Capture Clock    : p.count_15_LC_7_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_14_LC_7_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__751/I                       LocalMux                       0              3455   1066  FALL       1
I__751/O                       LocalMux                     309              3764   1066  FALL       1
I__754/I                       InMux                          0              3764   1066  FALL       1
I__754/O                       InMux                        217              3981   1066  FALL       1
p.count_14_LC_7_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_14_LC_7_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__531/I                       InMux                          0              4227   1529  FALL       1
I__531/O                       InMux                        217              4444   1529  FALL       1
p.count_15_LC_7_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_13_LC_7_13_4/lcout
Path End         : p.count_14_LC_7_13_5/in3
Capture Clock    : p.count_14_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_13_LC_7_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__707/I                       LocalMux                       0              3455   1066  FALL       1
I__707/O                       LocalMux                     309              3764   1066  FALL       1
I__710/I                       InMux                          0              3764   1066  FALL       1
I__710/O                       InMux                        217              3981   1066  FALL       1
p.count_13_LC_7_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_13_LC_7_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__532/I                       InMux                          0              4227   1529  FALL       1
I__532/O                       InMux                        217              4444   1529  FALL       1
p.count_14_LC_7_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_12_LC_7_13_3/lcout
Path End         : p.count_13_LC_7_13_4/in3
Capture Clock    : p.count_13_LC_7_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_12_LC_7_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__722/I                       LocalMux                       0              3455   1066  FALL       1
I__722/O                       LocalMux                     309              3764   1066  FALL       1
I__725/I                       InMux                          0              3764   1066  FALL       1
I__725/O                       InMux                        217              3981   1066  FALL       1
p.count_12_LC_7_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_12_LC_7_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__533/I                       InMux                          0              4227   1529  FALL       1
I__533/O                       InMux                        217              4444   1529  FALL       1
p.count_13_LC_7_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_11_LC_7_13_2/lcout
Path End         : p.count_12_LC_7_13_3/in3
Capture Clock    : p.count_12_LC_7_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_11_LC_7_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__678/I                       LocalMux                       0              3455   1066  FALL       1
I__678/O                       LocalMux                     309              3764   1066  FALL       1
I__681/I                       InMux                          0              3764   1066  FALL       1
I__681/O                       InMux                        217              3981   1066  FALL       1
p.count_11_LC_7_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_11_LC_7_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__534/I                       InMux                          0              4227   1529  FALL       1
I__534/O                       InMux                        217              4444   1529  FALL       1
p.count_12_LC_7_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_10_LC_7_13_1/lcout
Path End         : p.count_11_LC_7_13_2/in3
Capture Clock    : p.count_11_LC_7_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_10_LC_7_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__693/I                       LocalMux                       0              3455   1066  FALL       1
I__693/O                       LocalMux                     309              3764   1066  FALL       1
I__696/I                       InMux                          0              3764   1066  FALL       1
I__696/O                       InMux                        217              3981   1066  FALL       1
p.count_10_LC_7_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_10_LC_7_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__535/I                       InMux                          0              4227   1529  FALL       1
I__535/O                       InMux                        217              4444   1529  FALL       1
p.count_11_LC_7_13_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_9_LC_7_13_0/lcout
Path End         : p.count_10_LC_7_13_1/in3
Capture Clock    : p.count_10_LC_7_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_9_LC_7_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__686/I                      LocalMux                       0              3455   1066  FALL       1
I__686/O                      LocalMux                     309              3764   1066  FALL       1
I__689/I                      InMux                          0              3764   1066  FALL       1
I__689/O                      InMux                        217              3981   1066  FALL       1
p.count_9_LC_7_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_9_LC_7_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__536/I                      InMux                          0              4227   1529  FALL       1
I__536/O                      InMux                        217              4444   1529  FALL       1
p.count_10_LC_7_13_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_7_LC_7_12_6/lcout
Path End         : p.count_8_LC_7_12_7/in3
Capture Clock    : p.count_8_LC_7_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_7_LC_7_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__715/I                      LocalMux                       0              3455   1066  FALL       1
I__715/O                      LocalMux                     309              3764   1066  FALL       1
I__718/I                      InMux                          0              3764   1066  FALL       1
I__718/O                      InMux                        217              3981   1066  FALL       1
p.count_7_LC_7_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_7_LC_7_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__538/I                      InMux                          0              4227   1529  FALL       1
I__538/O                      InMux                        217              4444   1529  FALL       1
p.count_8_LC_7_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_7_12_5/lcout
Path End         : p.count_7_LC_7_12_6/in3
Capture Clock    : p.count_7_LC_7_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_7_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__729/I                      LocalMux                       0              3455   1066  FALL       1
I__729/O                      LocalMux                     309              3764   1066  FALL       1
I__732/I                      InMux                          0              3764   1066  FALL       1
I__732/O                      InMux                        217              3981   1066  FALL       1
p.count_6_LC_7_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_6_LC_7_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__507/I                      InMux                          0              4227   1529  FALL       1
I__507/O                      InMux                        217              4444   1529  FALL       1
p.count_7_LC_7_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_7_12_4/lcout
Path End         : p.count_6_LC_7_12_5/in3
Capture Clock    : p.count_6_LC_7_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_7_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__700/I                      LocalMux                       0              3455   1066  FALL       1
I__700/O                      LocalMux                     309              3764   1066  FALL       1
I__703/I                      InMux                          0              3764   1066  FALL       1
I__703/O                      InMux                        217              3981   1066  FALL       1
p.count_5_LC_7_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_5_LC_7_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__508/I                      InMux                          0              4227   1529  FALL       1
I__508/O                      InMux                        217              4444   1529  FALL       1
p.count_6_LC_7_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_5_LC_7_12_4/in3
Capture Clock    : p.count_5_LC_7_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__671/I                      LocalMux                       0              3455   1066  FALL       1
I__671/O                      LocalMux                     309              3764   1066  FALL       1
I__674/I                      InMux                          0              3764   1066  FALL       1
I__674/O                      InMux                        217              3981   1066  FALL       1
p.count_4_LC_7_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_4_LC_7_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__509/I                      InMux                          0              4227   1529  FALL       1
I__509/O                      InMux                        217              4444   1529  FALL       1
p.count_5_LC_7_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_7_12_2/lcout
Path End         : p.count_4_LC_7_12_3/in3
Capture Clock    : p.count_4_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_7_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__651/I                      LocalMux                       0              3455   1066  FALL       1
I__651/O                      LocalMux                     309              3764   1066  FALL       1
I__654/I                      InMux                          0              3764   1066  FALL       1
I__654/O                      InMux                        217              3981   1066  FALL       1
p.count_3_LC_7_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_3_LC_7_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__510/I                      InMux                          0              4227   1529  FALL       1
I__510/O                      InMux                        217              4444   1529  FALL       1
p.count_4_LC_7_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_7_12_1/lcout
Path End         : p.count_3_LC_7_12_2/in3
Capture Clock    : p.count_3_LC_7_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_7_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__644/I                      LocalMux                       0              3455   1066  FALL       1
I__644/O                      LocalMux                     309              3764   1066  FALL       1
I__647/I                      InMux                          0              3764   1066  FALL       1
I__647/O                      InMux                        217              3981   1066  FALL       1
p.count_2_LC_7_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_2_LC_7_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__511/I                      InMux                          0              4227   1529  FALL       1
I__511/O                      InMux                        217              4444   1529  FALL       1
p.count_3_LC_7_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_6_LC_7_8_4/lcout
Path End         : pulse_len_7_LC_7_8_5/in3
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_6_LC_7_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__392/I                       LocalMux                       0              3455   1066  FALL       1
I__392/O                       LocalMux                     309              3764   1066  FALL       1
I__394/I                       InMux                          0              3764   1066  FALL       1
I__394/O                       InMux                        217              3981   1066  FALL       1
pulse_len_6_LC_7_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
pulse_len_6_LC_7_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__387/I                       InMux                          0              4227   1529  FALL       1
I__387/O                       InMux                        217              4444   1529  FALL       1
pulse_len_7_LC_7_8_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_25_LC_2_14_0/lcout
Path End         : p.prescaler_26_LC_2_14_1/in3
Capture Clock    : p.prescaler_26_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_25_LC_2_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__311/I                           LocalMux                       0              3455   1066  FALL       1
I__311/O                           LocalMux                     309              3764   1066  FALL       1
I__313/I                           InMux                          0              3764   1066  FALL       1
I__313/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_25_LC_2_14_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_25_LC_2_14_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__308/I                           InMux                          0              4227   1529  FALL       1
I__308/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_26_LC_2_14_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_26_LC_2_14_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_23_LC_2_13_6/lcout
Path End         : p.prescaler_24_LC_2_13_7/in3
Capture Clock    : p.prescaler_24_LC_2_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_23_LC_2_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__325/I                           LocalMux                       0              3455   1066  FALL       1
I__325/O                           LocalMux                     309              3764   1066  FALL       1
I__327/I                           InMux                          0              3764   1066  FALL       1
I__327/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_23_LC_2_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_23_LC_2_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__316/I                           InMux                          0              4227   1529  FALL       1
I__316/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_24_LC_2_13_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_22_LC_2_13_5/lcout
Path End         : p.prescaler_23_LC_2_13_6/in3
Capture Clock    : p.prescaler_23_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_22_LC_2_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__331/I                           LocalMux                       0              3455   1066  FALL       1
I__331/O                           LocalMux                     309              3764   1066  FALL       1
I__333/I                           InMux                          0              3764   1066  FALL       1
I__333/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_22_LC_2_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_22_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__323/I                           InMux                          0              4227   1529  FALL       1
I__323/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_23_LC_2_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_23_LC_2_13_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_21_LC_2_13_4/lcout
Path End         : p.prescaler_22_LC_2_13_5/in3
Capture Clock    : p.prescaler_22_LC_2_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_21_LC_2_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__337/I                           LocalMux                       0              3455   1066  FALL       1
I__337/O                           LocalMux                     309              3764   1066  FALL       1
I__339/I                           InMux                          0              3764   1066  FALL       1
I__339/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_21_LC_2_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_21_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__329/I                           InMux                          0              4227   1529  FALL       1
I__329/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_22_LC_2_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_22_LC_2_13_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_20_LC_2_13_3/lcout
Path End         : p.prescaler_21_LC_2_13_4/in3
Capture Clock    : p.prescaler_21_LC_2_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_20_LC_2_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__342/I                           LocalMux                       0              3455   1066  FALL       1
I__342/O                           LocalMux                     309              3764   1066  FALL       1
I__344/I                           InMux                          0              3764   1066  FALL       1
I__344/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_20_LC_2_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_20_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__335/I                           InMux                          0              4227   1529  FALL       1
I__335/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_21_LC_2_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_21_LC_2_13_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_19_LC_2_13_2/lcout
Path End         : p.prescaler_20_LC_2_13_3/in3
Capture Clock    : p.prescaler_20_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_19_LC_2_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__261/I                           LocalMux                       0              3455   1066  FALL       1
I__261/O                           LocalMux                     309              3764   1066  FALL       1
I__263/I                           InMux                          0              3764   1066  FALL       1
I__263/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_19_LC_2_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_19_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__340/I                           InMux                          0              4227   1529  FALL       1
I__340/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_20_LC_2_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_20_LC_2_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_18_LC_2_13_1/lcout
Path End         : p.prescaler_19_LC_2_13_2/in3
Capture Clock    : p.prescaler_19_LC_2_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_18_LC_2_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__266/I                           LocalMux                       0              3455   1066  FALL       1
I__266/O                           LocalMux                     309              3764   1066  FALL       1
I__268/I                           InMux                          0              3764   1066  FALL       1
I__268/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_18_LC_2_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_18_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__259/I                           InMux                          0              4227   1529  FALL       1
I__259/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_19_LC_2_13_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_19_LC_2_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_17_LC_2_13_0/lcout
Path End         : p.prescaler_18_LC_2_13_1/in3
Capture Clock    : p.prescaler_18_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_17_LC_2_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__272/I                           LocalMux                       0              3455   1066  FALL       1
I__272/O                           LocalMux                     309              3764   1066  FALL       1
I__274/I                           InMux                          0              3764   1066  FALL       1
I__274/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_17_LC_2_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_17_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__264/I                           InMux                          0              4227   1529  FALL       1
I__264/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_18_LC_2_13_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_18_LC_2_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_15_LC_2_12_6/lcout
Path End         : p.prescaler_16_LC_2_12_7/in3
Capture Clock    : p.prescaler_16_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_15_LC_2_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__282/I                           LocalMux                       0              3455   1066  FALL       1
I__282/O                           LocalMux                     309              3764   1066  FALL       1
I__284/I                           InMux                          0              3764   1066  FALL       1
I__284/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_15_LC_2_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_15_LC_2_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__275/I                           InMux                          0              4227   1529  FALL       1
I__275/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_16_LC_2_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_14_LC_2_12_5/lcout
Path End         : p.prescaler_15_LC_2_12_6/in3
Capture Clock    : p.prescaler_15_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_14_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__287/I                           LocalMux                       0              3455   1066  FALL       1
I__287/O                           LocalMux                     309              3764   1066  FALL       1
I__289/I                           InMux                          0              3764   1066  FALL       1
I__289/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_14_LC_2_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_14_LC_2_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__280/I                           InMux                          0              4227   1529  FALL       1
I__280/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_15_LC_2_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_15_LC_2_12_6/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_13_LC_2_12_4/lcout
Path End         : p.prescaler_14_LC_2_12_5/in3
Capture Clock    : p.prescaler_14_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_13_LC_2_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__292/I                           LocalMux                       0              3455   1066  FALL       1
I__292/O                           LocalMux                     309              3764   1066  FALL       1
I__294/I                           InMux                          0              3764   1066  FALL       1
I__294/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_13_LC_2_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_13_LC_2_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__285/I                           InMux                          0              4227   1529  FALL       1
I__285/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_14_LC_2_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_14_LC_2_12_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_12_LC_2_12_3/lcout
Path End         : p.prescaler_13_LC_2_12_4/in3
Capture Clock    : p.prescaler_13_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_12_LC_2_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__297/I                           LocalMux                       0              3455   1066  FALL       1
I__297/O                           LocalMux                     309              3764   1066  FALL       1
I__299/I                           InMux                          0              3764   1066  FALL       1
I__299/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_12_LC_2_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_12_LC_2_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__290/I                           InMux                          0              4227   1529  FALL       1
I__290/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_13_LC_2_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_13_LC_2_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_11_LC_2_12_2/lcout
Path End         : p.prescaler_12_LC_2_12_3/in3
Capture Clock    : p.prescaler_12_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_11_LC_2_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__224/I                           LocalMux                       0              3455   1066  FALL       1
I__224/O                           LocalMux                     309              3764   1066  FALL       1
I__226/I                           InMux                          0              3764   1066  FALL       1
I__226/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_11_LC_2_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_11_LC_2_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__295/I                           InMux                          0              4227   1529  FALL       1
I__295/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_12_LC_2_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_12_LC_2_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_10_LC_2_12_1/lcout
Path End         : p.prescaler_11_LC_2_12_2/in3
Capture Clock    : p.prescaler_11_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_10_LC_2_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__229/I                           LocalMux                       0              3455   1066  FALL       1
I__229/O                           LocalMux                     309              3764   1066  FALL       1
I__231/I                           InMux                          0              3764   1066  FALL       1
I__231/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_10_LC_2_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_10_LC_2_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__222/I                           InMux                          0              4227   1529  FALL       1
I__222/O                           InMux                        217              4444   1529  FALL       1
p.prescaler_11_LC_2_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_11_LC_2_12_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_9_LC_2_12_0/lcout
Path End         : p.prescaler_10_LC_2_12_1/in3
Capture Clock    : p.prescaler_10_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_9_LC_2_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__234/I                          LocalMux                       0              3455   1066  FALL       1
I__234/O                          LocalMux                     309              3764   1066  FALL       1
I__236/I                          InMux                          0              3764   1066  FALL       1
I__236/O                          InMux                        217              3981   1066  FALL       1
p.prescaler_9_LC_2_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_9_LC_2_12_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__227/I                          InMux                          0              4227   1529  FALL       1
I__227/O                          InMux                        217              4444   1529  FALL       1
p.prescaler_10_LC_2_12_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_10_LC_2_12_1/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_8_LC_2_11_7/in3
Capture Clock    : p.prescaler_8_LC_2_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__244/I                          LocalMux                       0              3455   1066  FALL       1
I__244/O                          LocalMux                     309              3764   1066  FALL       1
I__246/I                          InMux                          0              3764   1066  FALL       1
I__246/O                          InMux                        217              3981   1066  FALL       1
p.prescaler_7_LC_2_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_7_LC_2_11_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__237/I                          InMux                          0              4227   1529  FALL       1
I__237/O                          InMux                        217              4444   1529  FALL       1
p.prescaler_8_LC_2_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_3_LC_2_11_2/lcout
Path End         : p.prescaler_4_LC_2_11_3/in3
Capture Clock    : p.prescaler_4_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                   989
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_3_LC_2_11_2/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_3_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                          LocalMux                       0              3455   1066  FALL       1
I__256/O                          LocalMux                     309              3764   1066  FALL       1
I__258/I                          InMux                          0              3764   1066  FALL       1
I__258/O                          InMux                        217              3981   1066  FALL       1
p.prescaler_3_LC_2_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.prescaler_3_LC_2_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__249/I                          InMux                          0              4227   1529  FALL       1
I__249/O                          InMux                        217              4444   1529  FALL       1
p.prescaler_4_LC_2_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_9_LC_7_8_7/lcout
Path End         : pulse_len_10_LC_7_9_0/in3
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1052
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_9_LC_7_8_7/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__482/I                        LocalMux                       0              3455   1066  FALL       1
I__482/O                        LocalMux                     309              3764   1066  FALL       1
I__484/I                        InMux                          0              3764   1066  FALL       1
I__484/O                        InMux                        217              3981   1066  FALL       1
I__486/I                        CascadeMux                     0              3981   1066  FALL       1
I__486/O                        CascadeMux                     0              3981   1066  FALL       1
pulse_len_9_LC_7_8_7/in2        LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
pulse_len_9_LC_7_8_7/carryout   LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_7_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_7_9_0_/carryinitout  ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__382/I                        InMux                          0              4290   1592  FALL       1
I__382/O                        InMux                        217              4507   1592  FALL       1
pulse_len_10_LC_7_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_10_9_3/lcout
Path End         : d1.sync_1_LC_8_9_3/in3
Capture Clock    : d1.sync_1_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1066
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1028/I                                         ClkMux                         0              2607  RISE       1
I__1028/O                                         ClkMux                       309              2915  RISE       1
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_10_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1606  FALL       1
I__1046/I                  Odrv12                         0              3455   1606  FALL       1
I__1046/O                  Odrv12                       540              3995   1606  FALL       1
I__1047/I                  LocalMux                       0              3995   1606  FALL       1
I__1047/O                  LocalMux                     309              4304   1606  FALL       1
I__1048/I                  InMux                          0              4304   1606  FALL       1
I__1048/O                  InMux                        217              4521   1606  FALL       1
d1.sync_1_LC_8_9_3/in3     LogicCell40_SEQ_MODE_1000      0              4521   1606  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_9_4_0/lcout
Path End         : d2.sync_1_LC_9_7_3/in3
Capture Clock    : d2.sync_1_LC_9_7_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1066
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1043/I                                         ClkMux                         0              2607  RISE       1
I__1043/O                                         ClkMux                       309              2915  RISE       1
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_9_4_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1606  FALL       1
I__818/I                  Odrv12                         0              3455   1606  FALL       1
I__818/O                  Odrv12                       540              3995   1606  FALL       1
I__819/I                  LocalMux                       0              3995   1606  FALL       1
I__819/O                  LocalMux                     309              4304   1606  FALL       1
I__820/I                  InMux                          0              4304   1606  FALL       1
I__820/O                  InMux                        217              4521   1606  FALL       1
d2.sync_1_LC_9_7_3/in3    LogicCell40_SEQ_MODE_1000      0              4521   1606  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1036/I                                         ClkMux                         0              2607  RISE       1
I__1036/O                                         ClkMux                       309              2915  RISE       1
d2.sync_1_LC_9_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_9_LC_9_15_0/in3
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__985/I                         LocalMux                       0              3455   1066  FALL       1
I__985/O                         LocalMux                     309              3764   1066  FALL       1
I__987/I                         InMux                          0              3764   1066  FALL       1
I__987/O                         InMux                        217              3981   1066  FALL       1
d2.count_8_LC_9_14_7/in1         LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d2.count_8_LC_9_14_7/carryout    LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_9_15_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_9_15_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__978/I                         InMux                          0              4402   1704  FALL       1
I__978/O                         InMux                        217              4619   1704  FALL       1
d2.count_9_LC_9_15_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_9_7/lcout
Path End         : d1.count_9_LC_9_10_0/in3
Capture Clock    : d1.count_9_LC_9_10_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_9_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__862/I                         LocalMux                       0              3455   1066  FALL       1
I__862/O                         LocalMux                     309              3764   1066  FALL       1
I__865/I                         InMux                          0              3764   1066  FALL       1
I__865/O                         InMux                        217              3981   1066  FALL       1
d1.count_8_LC_9_9_7/in1          LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d1.count_8_LC_9_9_7/carryout     LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_9_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_9_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__853/I                         InMux                          0              4402   1704  FALL       1
I__853/O                         InMux                        217              4619   1704  FALL       1
d1.count_9_LC_9_10_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_8_LC_7_12_7/lcout
Path End         : p.count_9_LC_7_13_0/in3
Capture Clock    : p.count_9_LC_7_13_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_8_LC_7_12_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__744/I                         LocalMux                       0              3455   1066  FALL       1
I__744/O                         LocalMux                     309              3764   1066  FALL       1
I__747/I                         InMux                          0              3764   1066  FALL       1
I__747/O                         InMux                        217              3981   1066  FALL       1
p.count_8_LC_7_12_7/in1          LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
p.count_8_LC_7_12_7/carryout     LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_7_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_7_13_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__537/I                         InMux                          0              4402   1704  FALL       1
I__537/O                         InMux                        217              4619   1704  FALL       1
p.count_9_LC_7_13_0/in3          LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_24_LC_2_13_7/lcout
Path End         : p.prescaler_25_LC_2_14_0/in3
Capture Clock    : p.prescaler_25_LC_2_14_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_24_LC_2_13_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_24_LC_2_13_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__318/I                           LocalMux                       0              3455   1066  FALL       1
I__318/O                           LocalMux                     309              3764   1066  FALL       1
I__320/I                           InMux                          0              3764   1066  FALL       1
I__320/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_24_LC_2_13_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
p.prescaler_24_LC_2_13_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_2_14_0_/carryinitin     ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_2_14_0_/carryinitout    ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__309/I                           InMux                          0              4402   1704  FALL       1
I__309/O                           InMux                        217              4619   1704  FALL       1
p.prescaler_25_LC_2_14_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1037/I                                         ClkMux                         0              2607  RISE       1
I__1037/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_25_LC_2_14_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_16_LC_2_12_7/lcout
Path End         : p.prescaler_17_LC_2_13_0/in3
Capture Clock    : p.prescaler_17_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_16_LC_2_12_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_16_LC_2_12_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__277/I                           LocalMux                       0              3455   1066  FALL       1
I__277/O                           LocalMux                     309              3764   1066  FALL       1
I__279/I                           InMux                          0              3764   1066  FALL       1
I__279/O                           InMux                        217              3981   1066  FALL       1
p.prescaler_16_LC_2_12_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
p.prescaler_16_LC_2_12_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin     ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout    ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__270/I                           InMux                          0              4402   1704  FALL       1
I__270/O                           InMux                        217              4619   1704  FALL       1
p.prescaler_17_LC_2_13_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1040/I                                         ClkMux                         0              2607  RISE       1
I__1040/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_17_LC_2_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_8_LC_2_11_7/lcout
Path End         : p.prescaler_9_LC_2_12_0/in3
Capture Clock    : p.prescaler_9_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_8_LC_2_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_8_LC_2_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__239/I                          LocalMux                       0              3455   1066  FALL       1
I__239/O                          LocalMux                     309              3764   1066  FALL       1
I__241/I                          InMux                          0              3764   1066  FALL       1
I__241/O                          InMux                        217              3981   1066  FALL       1
p.prescaler_8_LC_2_11_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
p.prescaler_8_LC_2_11_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_2_12_0_/carryinitin    ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_2_12_0_/carryinitout   ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__232/I                          InMux                          0              4402   1704  FALL       1
I__232/O                          InMux                        217              4619   1704  FALL       1
p.prescaler_9_LC_2_12_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1041/I                                         ClkMux                         0              2607  RISE       1
I__1041/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_9_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_15_LC_7_9_5/in0
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1214
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                   Odrv4                          0              3455   1753  FALL       1
I__789/O                   Odrv4                        372              3827   1753  FALL       1
I__801/I                   Span4Mux_h                     0              3827   1753  FALL       1
I__801/O                   Span4Mux_h                   316              4143   1753  FALL       1
I__810/I                   LocalMux                       0              4143   1753  FALL       1
I__810/O                   LocalMux                     309              4451   1753  FALL       1
I__813/I                   InMux                          0              4451   1753  FALL       1
I__813/O                   InMux                        217              4669   1753  FALL       1
pulse_len_15_LC_7_9_5/in0  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_5/lcout
Path End         : d1.count_2_LC_9_9_1/in3
Capture Clock    : d1.count_2_LC_9_9_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1249
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4704
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_5/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__762/I                                Odrv4                          0              3455   1788  FALL       1
I__762/O                                Odrv4                        372              3827   1788  FALL       1
I__766/I                                LocalMux                       0              3827   1788  FALL       1
I__766/O                                LocalMux                     309              4136   1788  FALL       1
I__769/I                                InMux                          0              4136   1788  FALL       1
I__769/O                                InMux                        217              4353   1788  FALL       1
I__770/I                                CascadeMux                     0              4353   1788  FALL       1
I__770/O                                CascadeMux                     0              4353   1788  FALL       1
d1.un3_count_cry_1_c_LC_9_9_0/in2       LogicCell40_SEQ_MODE_0000      0              4353   1788  FALL       1
d1.un3_count_cry_1_c_LC_9_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              4486   1788  FALL       2
I__756/I                                InMux                          0              4486   1788  FALL       1
I__756/O                                InMux                        217              4704   1788  FALL       1
d1.count_2_LC_9_9_1/in3                 LogicCell40_SEQ_MODE_1000      0              4704   1788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_9_12_3/lcout
Path End         : p.count_2_LC_7_12_1/in3
Capture Clock    : p.count_2_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1249
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4704
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_9_12_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__931/I                              Odrv4                          0              3455   1788  FALL       1
I__931/O                              Odrv4                        372              3827   1788  FALL       1
I__934/I                              LocalMux                       0              3827   1788  FALL       1
I__934/O                              LocalMux                     309              4136   1788  FALL       1
I__937/I                              InMux                          0              4136   1788  FALL       1
I__937/O                              InMux                        217              4353   1788  FALL       1
I__938/I                              CascadeMux                     0              4353   1788  FALL       1
I__938/O                              CascadeMux                     0              4353   1788  FALL       1
p.count_1_cry_1_c_LC_7_12_0/in2       LogicCell40_SEQ_MODE_0000      0              4353   1788  FALL       1
p.count_1_cry_1_c_LC_7_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              4486   1788  FALL       2
I__512/I                              InMux                          0              4486   1788  FALL       1
I__512/O                              InMux                        217              4704   1788  FALL       1
p.count_2_LC_7_12_1/in3               LogicCell40_SEQ_MODE_1000      0              4704   1788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_2_LC_8_8_0/in0
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1340
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                            LocalMux                       0              3455   1880  FALL       1
I__785/O                            LocalMux                     309              3764   1880  FALL       1
I__792/I                            InMux                          0              3764   1880  FALL       1
I__792/O                            InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       3
I__566/I                            LocalMux                       0              4269   1880  FALL       1
I__566/O                            LocalMux                     309              4577   1880  FALL       1
I__569/I                            InMux                          0              4577   1880  FALL       1
I__569/O                            InMux                        217              4795   1880  FALL       1
pulse_len_2_LC_8_8_0/in0            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_8_LC_7_8_6/in1
Capture Clock    : pulse_len_8_LC_7_8_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1340
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__788/I                            LocalMux                       0              3455   1880  FALL       1
I__788/O                            LocalMux                     309              3764   1880  FALL       1
I__798/I                            InMux                          0              3764   1880  FALL       1
I__798/O                            InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_6_LC_7_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_6_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__385/I                            LocalMux                       0              4269   1880  FALL       1
I__385/O                            LocalMux                     309              4577   1880  FALL       1
I__386/I                            InMux                          0              4577   1880  FALL       1
I__386/O                            InMux                        217              4795   1880  FALL       1
pulse_len_8_LC_7_8_6/in1            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_8_LC_7_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_10_4/lcout
Path End         : d1.state_LC_8_10_4/in3
Capture Clock    : d1.state_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1340
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_10_4/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__961/I                           LocalMux                       0              3455   1880  FALL       1
I__961/O                           LocalMux                     309              3764   1880  FALL       1
I__963/I                           InMux                          0              3764   1880  FALL       1
I__963/O                           InMux                        217              3981   1880  FALL       1
d1.sync_1_RNI5IAP_LC_8_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d1.sync_1_RNI5IAP_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__623/I                           LocalMux                       0              4269   1880  FALL       1
I__623/O                           LocalMux                     309              4577   1880  FALL       1
I__625/I                           InMux                          0              4577   1880  FALL       1
I__625/O                           InMux                        217              4795   1880  FALL       1
d1.state_LC_8_10_4/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_len_14_LC_7_9_4/lcout
Path End         : p.CONTROL_PIN_LC_7_11_6/in3
Capture Clock    : p.CONTROL_PIN_LC_7_11_6/clk
Hold Constraint  : 0p
Path slack       : 1894p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1354
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_len_14_LC_7_9_4/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__434/I                                         Odrv4                          0              3455   1894  FALL       1
I__434/O                                         Odrv4                        372              3827   1894  FALL       1
I__436/I                                         LocalMux                       0              3827   1894  FALL       1
I__436/O                                         LocalMux                     309              4136   1894  FALL       1
I__438/I                                         InMux                          0              4136   1894  FALL       1
I__438/O                                         InMux                        217              4353   1894  FALL       1
I__440/I                                         CascadeMux                     0              4353   1894  FALL       1
I__440/O                                         CascadeMux                     0              4353   1894  FALL       1
p.CONTROL_PIN_2_cry_14_c_inv_LC_7_11_4/in2       LogicCell40_SEQ_MODE_0000      0              4353   1894  FALL       1
p.CONTROL_PIN_2_cry_14_c_inv_LC_7_11_4/carryout  LogicCell40_SEQ_MODE_0000    133              4486   1894  FALL       1
p.CONTROL_PIN_2_cry_15_c_inv_LC_7_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              4486   1894  FALL       1
p.CONTROL_PIN_2_cry_15_c_inv_LC_7_11_5/carryout  LogicCell40_SEQ_MODE_0000    105              4591   1894  FALL       1
I__520/I                                         InMux                          0              4591   1894  FALL       1
I__520/O                                         InMux                        217              4809   1894  FALL       1
p.CONTROL_PIN_LC_7_11_6/in3                      LogicCell40_SEQ_MODE_1000      0              4809   1894  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_9_LC_7_8_7/in1
Capture Clock    : pulse_len_9_LC_7_8_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1403
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__787/I                            LocalMux                       0              3455   1066  FALL       1
I__787/O                            LocalMux                     309              3764   1066  FALL       1
I__796/I                            InMux                          0              3764   1943  FALL       1
I__796/O                            InMux                        217              3981   1943  FALL       1
I__803/I                            CascadeMux                     0              3981   1943  FALL       1
I__803/O                            CascadeMux                     0              3981   1943  FALL       1
d2.state_RNIPC4P3_2_LC_8_7_4/in2    LogicCell40_SEQ_MODE_0000      0              3981   1943  FALL       1
d2.state_RNIPC4P3_2_LC_8_7_4/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       1
I__558/I                            LocalMux                       0              4332   1943  FALL       1
I__558/O                            LocalMux                     309              4640   1943  FALL       1
I__559/I                            InMux                          0              4640   1943  FALL       1
I__559/O                            InMux                        217              4858   1943  FALL       1
pulse_len_9_LC_7_8_7/in1            LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_9_LC_7_8_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_9_8_7/lcout
Path End         : d2.count_2_LC_9_14_1/in3
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 1957p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1417
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4872
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_9_8_7/lcout                LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__894/I                                 Odrv12                         0              3455   1957  FALL       1
I__894/O                                 Odrv12                       540              3995   1957  FALL       1
I__897/I                                 LocalMux                       0              3995   1957  FALL       1
I__897/O                                 LocalMux                     309              4304   1957  FALL       1
I__899/I                                 InMux                          0              4304   1957  FALL       1
I__899/O                                 InMux                        217              4521   1957  FALL       1
I__900/I                                 CascadeMux                     0              4521   1957  FALL       1
I__900/O                                 CascadeMux                     0              4521   1957  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/in2       LogicCell40_SEQ_MODE_0000      0              4521   1957  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    133              4655   1957  FALL       2
I__1014/I                                InMux                          0              4655   1957  FALL       1
I__1014/O                                InMux                        217              4872   1957  FALL       1
d2.count_2_LC_9_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              4872   1957  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_3_LC_7_8_1/in1
Capture Clock    : pulse_len_3_LC_7_8_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1431
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__786/I                          LocalMux                       0              3455   1971  FALL       1
I__786/O                          LocalMux                     309              3764   1971  FALL       1
I__794/I                          InMux                          0              3764   1971  FALL       1
I__794/O                          InMux                        217              3981   1971  FALL       1
d2.state_RNIPC4P3_LC_7_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
d2.state_RNIPC4P3_LC_7_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__348/I                          LocalMux                       0              4360   1971  FALL       1
I__348/O                          LocalMux                     309              4669   1971  FALL       1
I__349/I                          InMux                          0              4669   1971  FALL       1
I__349/O                          InMux                        217              4886   1971  FALL       1
pulse_len_3_LC_7_8_1/in1          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_3_LC_7_8_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_7_LC_7_8_5/in1
Capture Clock    : pulse_len_7_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1431
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                            LocalMux                       0              3455   1880  FALL       1
I__785/O                            LocalMux                     309              3764   1880  FALL       1
I__793/I                            InMux                          0              3764   1971  FALL       1
I__793/O                            InMux                        217              3981   1971  FALL       1
d2.state_RNIPC4P3_3_LC_8_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
d2.state_RNIPC4P3_3_LC_8_8_6/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__539/I                            LocalMux                       0              4360   1971  FALL       1
I__539/O                            LocalMux                     309              4669   1971  FALL       1
I__540/I                            InMux                          0              4669   1971  FALL       1
I__540/O                            InMux                        217              4886   1971  FALL       1
pulse_len_7_LC_7_8_5/in1            LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_7_LC_7_8_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_4_LC_7_8_2/in1
Capture Clock    : pulse_len_4_LC_7_8_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1431
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__787/I                            LocalMux                       0              3455   1066  FALL       1
I__787/O                            LocalMux                     309              3764   1066  FALL       1
I__795/I                            InMux                          0              3764   1971  FALL       1
I__795/O                            InMux                        217              3981   1971  FALL       1
d2.state_RNIPC4P3_0_LC_8_7_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
d2.state_RNIPC4P3_0_LC_8_7_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__560/I                            LocalMux                       0              4360   1971  FALL       1
I__560/O                            LocalMux                     309              4669   1971  FALL       1
I__561/I                            InMux                          0              4669   1971  FALL       1
I__561/O                            InMux                        217              4886   1971  FALL       1
pulse_len_4_LC_7_8_2/in1            LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_4_LC_7_8_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_11_LC_7_13_2/in0
Capture Clock    : p.count_11_LC_7_13_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   2209  FALL       1
I__670/O                             LocalMux                     309              3764   2209  FALL       1
I__673/I                             InMux                          0              3764   2209  FALL       1
I__673/O                             InMux                        217              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__664/I                             CascadeMux                     0              4248   2209  RISE       1
I__664/O                             CascadeMux                     0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__656/I                             LocalMux                       0              4598   2209  FALL       1
I__656/O                             LocalMux                     309              4907   2209  FALL       1
I__659/I                             InMux                          0              4907   2209  FALL       1
I__659/O                             InMux                        217              5124   2209  FALL       1
p.count_11_LC_7_13_2/in0             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.state_LC_8_7_0/in0
Capture Clock    : d2.state_LC_8_7_0/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                             LocalMux                       0              3455   1880  FALL       1
I__785/O                             LocalMux                     309              3764   1880  FALL       1
I__791/I                             InMux                          0              3764   2209  FALL       1
I__791/O                             InMux                        217              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in3      LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__556/I                             CascadeMux                     0              4248   2209  RISE       1
I__556/O                             CascadeMux                     0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL      12
I__581/I                             LocalMux                       0              4598   2209  FALL       1
I__581/O                             LocalMux                     309              4907   2209  FALL       1
I__589/I                             InMux                          0              4907   2209  FALL       1
I__589/O                             InMux                        217              5124   2209  FALL       1
d2.state_LC_8_7_0/in0                LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_9_2/lcout
Path End         : d1.state_LC_8_10_4/in0
Capture Clock    : d1.state_LC_8_10_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__889/I                            LocalMux                       0              3455   2209  FALL       1
I__889/O                            LocalMux                     309              3764   2209  FALL       1
I__891/I                            InMux                          0              3764   2209  FALL       1
I__891/O                            InMux                        217              3981   2209  FALL       1
d1.count_RNI2PCE_3_LC_8_9_4/in3     LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d1.count_RNI2PCE_3_LC_8_9_4/ltout   LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__577/I                            CascadeMux                     0              4248   2209  RISE       1
I__577/O                            CascadeMux                     0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       1
I__627/I                            LocalMux                       0              4598   2209  FALL       1
I__627/O                            LocalMux                     309              4907   2209  FALL       1
I__628/I                            InMux                          0              4907   2209  FALL       1
I__628/O                            InMux                        217              5124   2209  FALL       1
d1.state_LC_8_10_4/in0              LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1030/I                                         ClkMux                         0              2607  RISE       1
I__1030/O                                         ClkMux                       309              2915  RISE       1
d1.state_LC_8_10_4/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_15_LC_7_9_5/in1
Capture Clock    : pulse_len_15_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                             LocalMux                       0              3455   1880  FALL       1
I__785/O                             LocalMux                     309              3764   1880  FALL       1
I__791/I                             InMux                          0              3764   2209  FALL       1
I__791/O                             InMux                        217              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/in3      LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_8_8_2/ltout    LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__556/I                             CascadeMux                     0              4248   2209  RISE       1
I__556/O                             CascadeMux                     0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_8_8_3/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL      12
I__584/I                             LocalMux                       0              4598   2209  FALL       1
I__584/O                             LocalMux                     309              4907   2209  FALL       1
I__596/I                             InMux                          0              4907   2209  FALL       1
I__596/O                             InMux                        217              5124   2209  FALL       1
pulse_len_15_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_15_LC_7_9_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_5_LC_7_12_4/in0
Capture Clock    : p.count_5_LC_7_12_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   2209  FALL       1
I__670/O                             LocalMux                     309              3764   2209  FALL       1
I__673/I                             InMux                          0              3764   2209  FALL       1
I__673/O                             InMux                        217              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__664/I                             CascadeMux                     0              4248   2209  RISE       1
I__664/O                             CascadeMux                     0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__657/I                             LocalMux                       0              4598   2209  FALL       1
I__657/O                             LocalMux                     309              4907   2209  FALL       1
I__661/I                             InMux                          0              4907   2209  FALL       1
I__661/O                             InMux                        217              5124   2209  FALL       1
p.count_5_LC_7_12_4/in0              LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_10_LC_7_13_1/in0
Capture Clock    : p.count_10_LC_7_13_1/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   2209  FALL       1
I__670/O                             LocalMux                     309              3764   2209  FALL       1
I__673/I                             InMux                          0              3764   2209  FALL       1
I__673/O                             InMux                        217              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__664/I                             CascadeMux                     0              4248   2209  RISE       1
I__664/O                             CascadeMux                     0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__658/I                             LocalMux                       0              4598   2209  FALL       1
I__658/O                             LocalMux                     309              4907   2209  FALL       1
I__662/I                             InMux                          0              4907   2209  FALL       1
I__662/O                             InMux                        217              5124   2209  FALL       1
p.count_10_LC_7_13_1/in0             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_9_LC_7_13_0/in0
Capture Clock    : p.count_9_LC_7_13_0/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   2209  FALL       1
I__670/O                             LocalMux                     309              3764   2209  FALL       1
I__673/I                             InMux                          0              3764   2209  FALL       1
I__673/O                             InMux                        217              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__664/I                             CascadeMux                     0              4248   2209  RISE       1
I__664/O                             CascadeMux                     0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__656/I                             LocalMux                       0              4598   2209  FALL       1
I__656/O                             LocalMux                     309              4907   2209  FALL       1
I__660/I                             InMux                          0              4907   2209  FALL       1
I__660/O                             InMux                        217              5124   2209  FALL       1
p.count_9_LC_7_13_0/in0              LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_7_12_3/lcout
Path End         : p.count_14_LC_7_13_5/in0
Capture Clock    : p.count_14_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1669
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_7_12_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__670/I                             LocalMux                       0              3455   2209  FALL       1
I__670/O                             LocalMux                     309              3764   2209  FALL       1
I__673/I                             InMux                          0              3764   2209  FALL       1
I__673/O                             InMux                        217              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
p.count_RNICNK01_10_LC_8_12_5/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__664/I                             CascadeMux                     0              4248   2209  RISE       1
I__664/O                             CascadeMux                     0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
p.count_RNIIMK74_10_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       5
I__658/I                             LocalMux                       0              4598   2209  FALL       1
I__658/O                             LocalMux                     309              4907   2209  FALL       1
I__663/I                             InMux                          0              4907   2209  FALL       1
I__663/O                             InMux                        217              5124   2209  FALL       1
p.count_14_LC_7_13_5/in0             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_1_LC_3_11_7/lcout
Path End         : p.prescaler_2_LC_1_12_1/in0
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 2230p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1690
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_1_LC_3_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_1_LC_3_11_7/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__351/I                                         LocalMux                       0              3455   1522  FALL       1
I__351/O                                         LocalMux                     309              3764   1522  FALL       1
I__354/I                                         InMux                          0              3764   1522  FALL       1
I__354/O                                         InMux                        217              3981   1522  FALL       1
I__355/I                                         CascadeMux                     0              3981   1522  FALL       1
I__355/O                                         CascadeMux                     0              3981   1522  FALL       1
p.prescaler_1_cry_1_c_LC_2_11_0/in2              LogicCell40_SEQ_MODE_0000      0              3981   1522  FALL       1
p.prescaler_1_cry_1_c_LC_2_11_0/carryout         LogicCell40_SEQ_MODE_0000    133              4114   1522  FALL       2
I__201/I                                         InMux                          0              4114   2230  FALL       1
I__201/O                                         InMux                        217              4332   2230  FALL       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4332   2230  FALL       1
p.prescaler_1_cry_1_THRU_LUT4_0_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4619   2230  FALL       1
I__202/I                                         LocalMux                       0              4619   2230  FALL       1
I__202/O                                         LocalMux                     309              4928   2230  FALL       1
I__203/I                                         InMux                          0              4928   2230  FALL       1
I__203/O                                         InMux                        217              5145   2230  FALL       1
p.prescaler_2_LC_1_12_1/in0                      LogicCell40_SEQ_MODE_1000      0              5145   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_14_LC_7_9_4/in1
Capture Clock    : pulse_len_14_LC_7_9_4/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                            Odrv4                          0              3455   1753  FALL       1
I__789/O                            Odrv4                        372              3827   1753  FALL       1
I__799/I                            LocalMux                       0              3827   2314  FALL       1
I__799/O                            LocalMux                     309              4136   2314  FALL       1
I__807/I                            InMux                          0              4136   2314  FALL       1
I__807/O                            InMux                        217              4353   2314  FALL       1
I__811/I                            CascadeMux                     0              4353   2314  FALL       1
I__811/O                            CascadeMux                     0              4353   2314  FALL       1
d2.state_RNIPC4P3_8_LC_8_9_1/in2    LogicCell40_SEQ_MODE_0000      0              4353   2314  FALL       1
d2.state_RNIPC4P3_8_LC_8_9_1/lcout  LogicCell40_SEQ_MODE_0000    351              4704   2314  FALL       1
I__597/I                            LocalMux                       0              4704   2314  FALL       1
I__597/O                            LocalMux                     309              5012   2314  FALL       1
I__598/I                            InMux                          0              5012   2314  FALL       1
I__598/O                            InMux                        217              5230   2314  FALL       1
pulse_len_14_LC_7_9_4/in1           LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_14_LC_7_9_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_13_LC_7_9_3/in1
Capture Clock    : pulse_len_13_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                            Odrv4                          0              3455   1753  FALL       1
I__789/O                            Odrv4                        372              3827   1753  FALL       1
I__800/I                            LocalMux                       0              3827   2314  FALL       1
I__800/O                            LocalMux                     309              4136   2314  FALL       1
I__809/I                            InMux                          0              4136   2314  FALL       1
I__809/O                            InMux                        217              4353   2314  FALL       1
I__812/I                            CascadeMux                     0              4353   2314  FALL       1
I__812/O                            CascadeMux                     0              4353   2314  FALL       1
d2.state_RNIPC4P3_4_LC_7_9_6/in2    LogicCell40_SEQ_MODE_0000      0              4353   2314  FALL       1
d2.state_RNIPC4P3_4_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_0000    351              4704   2314  FALL       1
I__429/I                            LocalMux                       0              4704   2314  FALL       1
I__429/O                            LocalMux                     309              5012   2314  FALL       1
I__430/I                            InMux                          0              5012   2314  FALL       1
I__430/O                            InMux                        217              5230   2314  FALL       1
pulse_len_13_LC_7_9_3/in1           LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_13_LC_7_9_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_5_LC_3_11_6/lcout
Path End         : p.prescaler_6_LC_3_11_5/in3
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1803
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_5_LC_3_11_6/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__363/I                                            LocalMux                       0              3455   1634  FALL       1
I__363/O                                            LocalMux                     309              3764   1634  FALL       1
I__366/I                                            InMux                          0              3764   1634  FALL       1
I__366/O                                            InMux                        217              3981   1634  FALL       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/in1       LogicCell40_SEQ_MODE_0000      0              3981   1634  FALL       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1634  FALL       2
I__247/I                                            InMux                          0              4227   2342  FALL       1
I__247/O                                            InMux                        217              4444   2342  FALL       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/in3       LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
p.prescaler_1_cry_5_THRU_LUT4_0_LC_2_11_5/lcout     LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__376/I                                            LocalMux                       0              4732   2342  FALL       1
I__376/O                                            LocalMux                     309              5040   2342  FALL       1
I__377/I                                            InMux                          0              5040   2342  FALL       1
I__377/O                                            InMux                        217              5258   2342  FALL       1
p.prescaler_6_LC_3_11_5/in3                         LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_4_LC_2_11_3/lcout
Path End         : p.prescaler_5_LC_3_11_6/in0
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1803
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_4_LC_2_11_3/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_4_LC_2_11_3/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__251/I                                         LocalMux                       0              3455   1066  FALL       1
I__251/O                                         LocalMux                     309              3764   1066  FALL       1
I__253/I                                         InMux                          0              3764   1066  FALL       1
I__253/O                                         InMux                        217              3981   1066  FALL       1
p.prescaler_4_LC_2_11_3/in1                      LogicCell40_SEQ_MODE_1000      0              3981   1739  FALL       1
p.prescaler_4_LC_2_11_3/carryout                 LogicCell40_SEQ_MODE_1000    245              4227   1739  FALL       2
I__248/I                                         InMux                          0              4227   2342  FALL       1
I__248/O                                         InMux                        217              4444   2342  FALL       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/in3    LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
p.prescaler_1_cry_4_THRU_LUT4_0_LC_2_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__367/I                                         LocalMux                       0              4732   2342  FALL       1
I__367/O                                         LocalMux                     309              5040   2342  FALL       1
I__368/I                                         InMux                          0              5040   2342  FALL       1
I__368/O                                         InMux                        217              5258   2342  FALL       1
p.prescaler_5_LC_3_11_6/in0                      LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_10_LC_7_9_0/in1
Capture Clock    : pulse_len_10_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1803
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                            Odrv4                          0              3455   1753  FALL       1
I__789/O                            Odrv4                        372              3827   1753  FALL       1
I__799/I                            LocalMux                       0              3827   2314  FALL       1
I__799/O                            LocalMux                     309              4136   2314  FALL       1
I__805/I                            InMux                          0              4136   2342  FALL       1
I__805/O                            InMux                        217              4353   2342  FALL       1
d2.state_RNIPC4P3_1_LC_8_9_0/in1    LogicCell40_SEQ_MODE_0000      0              4353   2342  FALL       1
d2.state_RNIPC4P3_1_LC_8_9_0/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL       1
I__599/I                            LocalMux                       0              4732   2342  FALL       1
I__599/O                            LocalMux                     309              5040   2342  FALL       1
I__600/I                            InMux                          0              5040   2342  FALL       1
I__600/O                            InMux                        217              5258   2342  FALL       1
pulse_len_10_LC_7_9_0/in1           LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_10_LC_7_9_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_11_LC_7_9_1/in1
Capture Clock    : pulse_len_11_LC_7_9_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1803
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                            Odrv4                          0              3455   1753  FALL       1
I__789/O                            Odrv4                        372              3827   1753  FALL       1
I__799/I                            LocalMux                       0              3827   2314  FALL       1
I__799/O                            LocalMux                     309              4136   2314  FALL       1
I__806/I                            InMux                          0              4136   2342  FALL       1
I__806/O                            InMux                        217              4353   2342  FALL       1
d2.state_RNIPC4P3_5_LC_8_9_2/in1    LogicCell40_SEQ_MODE_0000      0              4353   2342  FALL       1
d2.state_RNIPC4P3_5_LC_8_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL       1
I__578/I                            LocalMux                       0              4732   2342  FALL       1
I__578/O                            LocalMux                     309              5040   2342  FALL       1
I__579/I                            InMux                          0              5040   2342  FALL       1
I__579/O                            InMux                        217              5258   2342  FALL       1
pulse_len_11_LC_7_9_1/in1           LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_11_LC_7_9_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_12_LC_7_9_2/in1
Capture Clock    : pulse_len_12_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1803
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__789/I                            Odrv4                          0              3455   1753  FALL       1
I__789/O                            Odrv4                        372              3827   1753  FALL       1
I__800/I                            LocalMux                       0              3827   2314  FALL       1
I__800/O                            LocalMux                     309              4136   2314  FALL       1
I__808/I                            InMux                          0              4136   2342  FALL       1
I__808/O                            InMux                        217              4353   2342  FALL       1
d2.state_RNIPC4P3_7_LC_7_9_7/in1    LogicCell40_SEQ_MODE_0000      0              4353   2342  FALL       1
d2.state_RNIPC4P3_7_LC_7_9_7/lcout  LogicCell40_SEQ_MODE_0000    379              4732   2342  FALL       1
I__427/I                            LocalMux                       0              4732   2342  FALL       1
I__427/O                            LocalMux                     309              5040   2342  FALL       1
I__428/I                            InMux                          0              5040   2342  FALL       1
I__428/O                            InMux                        217              5258   2342  FALL       1
pulse_len_12_LC_7_9_2/in1           LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1034/I                                         ClkMux                         0              2607  RISE       1
I__1034/O                                         ClkMux                       309              2915  RISE       1
pulse_len_12_LC_7_9_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_9_2/lcout
Path End         : pulse_len_2_LC_8_8_0/in2
Capture Clock    : pulse_len_2_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  1978
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__889/I                            LocalMux                       0              3455   2209  FALL       1
I__889/O                            LocalMux                     309              3764   2209  FALL       1
I__891/I                            InMux                          0              3764   2209  FALL       1
I__891/O                            InMux                        217              3981   2209  FALL       1
d1.count_RNI2PCE_3_LC_8_9_4/in3     LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d1.count_RNI2PCE_3_LC_8_9_4/ltout   LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__577/I                            CascadeMux                     0              4248   2209  RISE       1
I__577/O                            CascadeMux                     0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_8_9_5/ltout  LogicCell40_SEQ_MODE_0000    309              4556   2518  RISE       1
I__576/I                            CascadeMux                     0              4556   2518  RISE       1
I__576/O                            CascadeMux                     0              4556   2518  RISE       1
d1.count_RNI5P873_7_LC_8_9_6/in2    LogicCell40_SEQ_MODE_0000      0              4556   2518  RISE       1
d1.count_RNI5P873_7_LC_8_9_6/lcout  LogicCell40_SEQ_MODE_0000    351              4907   2518  FALL       3
I__571/I                            LocalMux                       0              4907   2518  FALL       1
I__571/O                            LocalMux                     309              5216   2518  FALL       1
I__574/I                            InMux                          0              5216   2518  FALL       1
I__574/O                            InMux                        217              5433   2518  FALL       1
I__575/I                            CascadeMux                     0              5433   2518  FALL       1
I__575/O                            CascadeMux                     0              5433   2518  FALL       1
pulse_len_2_LC_8_8_0/in2            LogicCell40_SEQ_MODE_1000      0              5433   2518  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1035/I                                         ClkMux                         0              2607  RISE       1
I__1035/O                                         ClkMux                       309              2915  RISE       1
pulse_len_2_LC_8_8_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_5_LC_7_8_3/in2
Capture Clock    : pulse_len_5_LC_7_8_3/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2153
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5608
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                            LocalMux                       0              3455   1880  FALL       1
I__785/O                            LocalMux                     309              3764   1880  FALL       1
I__792/I                            InMux                          0              3764   1880  FALL       1
I__792/O                            InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       3
I__565/I                            LocalMux                       0              4269   2693  FALL       1
I__565/O                            LocalMux                     309              4577   2693  FALL       1
I__567/I                            InMux                          0              4577   2693  FALL       1
I__567/O                            InMux                        217              4795   2693  FALL       1
d2.state_RNIU5D07_0_LC_8_9_7/in3    LogicCell40_SEQ_MODE_0000      0              4795   2693  FALL       1
d2.state_RNIU5D07_0_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              5082   2693  FALL       1
I__562/I                            LocalMux                       0              5082   2693  FALL       1
I__562/O                            LocalMux                     309              5391   2693  FALL       1
I__563/I                            InMux                          0              5391   2693  FALL       1
I__563/O                            InMux                        217              5608   2693  FALL       1
I__564/I                            CascadeMux                     0              5608   2693  FALL       1
I__564/O                            CascadeMux                     0              5608   2693  FALL       1
pulse_len_5_LC_7_8_3/in2            LogicCell40_SEQ_MODE_1000      0              5608   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_5_LC_7_8_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : pulse_len_6_LC_7_8_4/in2
Capture Clock    : pulse_len_6_LC_7_8_4/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  2153
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5608
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__785/I                            LocalMux                       0              3455   1880  FALL       1
I__785/O                            LocalMux                     309              3764   1880  FALL       1
I__792/I                            InMux                          0              3764   1880  FALL       1
I__792/O                            InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_9_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       3
I__566/I                            LocalMux                       0              4269   1880  FALL       1
I__566/O                            LocalMux                     309              4577   1880  FALL       1
I__568/I                            InMux                          0              4577   2693  FALL       1
I__568/O                            InMux                        217              4795   2693  FALL       1
d2.state_RNIU5D07_LC_8_8_7/in3      LogicCell40_SEQ_MODE_0000      0              4795   2693  FALL       1
d2.state_RNIU5D07_LC_8_8_7/lcout    LogicCell40_SEQ_MODE_0000    288              5082   2693  FALL       1
I__601/I                            LocalMux                       0              5082   2693  FALL       1
I__601/O                            LocalMux                     309              5391   2693  FALL       1
I__602/I                            InMux                          0              5391   2693  FALL       1
I__602/O                            InMux                        217              5608   2693  FALL       1
I__603/I                            CascadeMux                     0              5608   2693  FALL       1
I__603/O                            CascadeMux                     0              5608   2693  FALL       1
pulse_len_6_LC_7_8_4/in2            LogicCell40_SEQ_MODE_1000      0              5608   2693  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1038/I                                         ClkMux                         0              2607  RISE       1
I__1038/O                                         ClkMux                       309              2915  RISE       1
pulse_len_6_LC_7_8_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_16_LC_9_10_7/sr
Capture Clock    : d1.count_16_LC_9_10_7/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_16_LC_9_10_7/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_10_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_15_LC_9_10_6/sr
Capture Clock    : d1.count_15_LC_9_10_6/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_15_LC_9_10_6/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_10_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_14_LC_9_10_5/sr
Capture Clock    : d1.count_14_LC_9_10_5/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_14_LC_9_10_5/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_10_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_13_LC_9_10_4/sr
Capture Clock    : d1.count_13_LC_9_10_4/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_13_LC_9_10_4/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_10_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_12_LC_9_10_3/sr
Capture Clock    : d1.count_12_LC_9_10_3/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_12_LC_9_10_3/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_11_LC_9_10_2/sr
Capture Clock    : d1.count_11_LC_9_10_2/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_11_LC_9_10_2/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_10_LC_9_10_1/sr
Capture Clock    : d1.count_10_LC_9_10_1/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_10_LC_9_10_1/sr                      LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_9_LC_9_10_0/sr
Capture Clock    : d1.count_9_LC_9_10_0/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__941/I                                      SRMux                          0              6359   3999  FALL       1
I__941/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_9_LC_9_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1027/I                                         ClkMux                         0              2607  RISE       1
I__1027/O                                         ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_0_LC_8_11_5/sr
Capture Clock    : d1.count_0_LC_8_11_5/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__942/I                                      SRMux                          0              6359   3999  FALL       1
I__942/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_0_LC_8_11_5/sr                       LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_1_LC_8_11_1/sr
Capture Clock    : d1.count_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__942/I                                      SRMux                          0              6359   3999  FALL       1
I__942/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_1_LC_8_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1026/I                                         ClkMux                         0              2607  RISE       1
I__1026/O                                         ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_8_LC_9_9_7/sr
Capture Clock    : d1.count_8_LC_9_9_7/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_8_LC_9_9_7/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_9_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_7_LC_9_9_6/sr
Capture Clock    : d1.count_7_LC_9_9_6/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_7_LC_9_9_6/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_9_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_6_LC_9_9_5/sr
Capture Clock    : d1.count_6_LC_9_9_5/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_6_LC_9_9_5/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_9_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_5_LC_9_9_4/sr
Capture Clock    : d1.count_5_LC_9_9_4/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_5_LC_9_9_4/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_9_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_4_LC_9_9_3/sr
Capture Clock    : d1.count_4_LC_9_9_3/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_4_LC_9_9_3/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_3_LC_9_9_2/sr
Capture Clock    : d1.count_3_LC_9_9_2/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_3_LC_9_9_2/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_9_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_8_9_3/lcout
Path End         : d1.count_2_LC_9_9_1/sr
Capture Clock    : d1.count_2_LC_9_9_1/clk
Hold Constraint  : 0p
Path slack       : 3998p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  3261
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6716
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1032/I                                         ClkMux                         0              2607  RISE       1
I__1032/O                                         ClkMux                       309              2915  RISE       1
d1.sync_1_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_8_9_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1943  FALL       2
I__609/I                                      LocalMux                       0              3455   3999  FALL       1
I__609/O                                      LocalMux                     309              3764   3999  FALL       1
I__611/I                                      InMux                          0              3764   3999  FALL       1
I__611/O                                      InMux                        217              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/in3               LogicCell40_SEQ_MODE_0000      0              3981   3999  FALL       1
d1.sync_1_RNIKI1C_LC_8_10_7/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3999  FALL       1
I__604/I                                      Odrv12                         0              4269   3999  FALL       1
I__604/O                                      Odrv12                       540              4809   3999  FALL       1
I__605/I                                      Span12Mux_s8_h                 0              4809   3999  FALL       1
I__605/O                                      Span12Mux_s8_h               386              5195   3999  FALL       1
I__606/I                                      LocalMux                       0              5195   3999  FALL       1
I__606/O                                      LocalMux                     309              5503   3999  FALL       1
I__607/I                                      IoInMux                        0              5503   3999  FALL       1
I__607/O                                      IoInMux                      217              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5721   3999  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6282   3999  FALL      17
I__939/I                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__939/O                                      gio2CtrlBuf                    0              6282   3999  FALL       1
I__940/I                                      GlobalMux                      0              6282   3999  FALL       1
I__940/O                                      GlobalMux                     77              6359   3999  FALL       1
I__943/I                                      SRMux                          0              6359   3999  FALL       1
I__943/O                                      SRMux                        358              6716   3999  FALL       1
d1.count_2_LC_9_9_1/sr                        LogicCell40_SEQ_MODE_1000      0              6716   3999  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1031/I                                         ClkMux                         0              2607  RISE       1
I__1031/O                                         ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_9_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.CONTROL_PIN_LC_7_11_6/ce
Capture Clock    : p.CONTROL_PIN_LC_7_11_6/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__913/I                                           CEMux                          0              7249   4888  FALL       1
I__913/O                                           CEMux                        554              7804   4888  FALL       1
p.CONTROL_PIN_LC_7_11_6/ce                         LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_8_LC_7_12_7/ce
Capture Clock    : p.count_8_LC_7_12_7/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_8_LC_7_12_7/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_8_LC_7_12_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_7_LC_7_12_6/ce
Capture Clock    : p.count_7_LC_7_12_6/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_7_LC_7_12_6/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_7_LC_7_12_6/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_6_LC_7_12_5/ce
Capture Clock    : p.count_6_LC_7_12_5/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_6_LC_7_12_5/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_6_LC_7_12_5/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_5_LC_7_12_4/ce
Capture Clock    : p.count_5_LC_7_12_4/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_5_LC_7_12_4/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_5_LC_7_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_4_LC_7_12_3/ce
Capture Clock    : p.count_4_LC_7_12_3/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_4_LC_7_12_3/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_4_LC_7_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_3_LC_7_12_2/ce
Capture Clock    : p.count_3_LC_7_12_2/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_3_LC_7_12_2/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_3_LC_7_12_2/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_2_LC_7_12_1/ce
Capture Clock    : p.count_2_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__914/I                                           CEMux                          0              7249   4888  FALL       1
I__914/O                                           CEMux                        554              7804   4888  FALL       1
p.count_2_LC_7_12_1/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1025/I                                         ClkMux                         0              2607  RISE       1
I__1025/O                                         ClkMux                       309              2915  RISE       1
p.count_2_LC_7_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_15_LC_7_13_6/ce
Capture Clock    : p.count_15_LC_7_13_6/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_15_LC_7_13_6/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_15_LC_7_13_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_14_LC_7_13_5/ce
Capture Clock    : p.count_14_LC_7_13_5/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_14_LC_7_13_5/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_14_LC_7_13_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_13_LC_7_13_4/ce
Capture Clock    : p.count_13_LC_7_13_4/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_13_LC_7_13_4/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_13_LC_7_13_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_12_LC_7_13_3/ce
Capture Clock    : p.count_12_LC_7_13_3/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_12_LC_7_13_3/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_12_LC_7_13_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_11_LC_7_13_2/ce
Capture Clock    : p.count_11_LC_7_13_2/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_11_LC_7_13_2/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_11_LC_7_13_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_10_LC_7_13_1/ce
Capture Clock    : p.count_10_LC_7_13_1/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_10_LC_7_13_1/ce                            LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_10_LC_7_13_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_9_LC_7_13_0/ce
Capture Clock    : p.count_9_LC_7_13_0/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__915/I                                           CEMux                          0              7249   4888  FALL       1
I__915/O                                           CEMux                        554              7804   4888  FALL       1
p.count_9_LC_7_13_0/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1024/I                                         ClkMux                         0              2607  RISE       1
I__1024/O                                         ClkMux                       309              2915  RISE       1
p.count_9_LC_7_13_0/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_0_LC_9_12_4/ce
Capture Clock    : p.count_0_LC_9_12_4/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__916/I                                           CEMux                          0              7249   4888  FALL       1
I__916/O                                           CEMux                        554              7804   4888  FALL       1
p.count_0_LC_9_12_4/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_0_LC_9_12_4/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.count_1_LC_9_12_3/ce
Capture Clock    : p.count_1_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 4889p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__916/I                                           CEMux                          0              7249   4888  FALL       1
I__916/O                                           CEMux                        554              7804   4888  FALL       1
p.count_1_LC_9_12_3/ce                             LogicCell40_SEQ_MODE_1000      0              7804   4888  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1023/I                                         ClkMux                         0              2607  RISE       1
I__1023/O                                         ClkMux                       309              2915  RISE       1
p.count_1_LC_9_12_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_2_LC_1_12_1/in3
Capture Clock    : p.prescaler_2_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4678
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8133
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__911/I                                           Glb2LocalMux                   0              7249   5218  FALL       1
I__911/O                                           Glb2LocalMux                 358              7607   5218  FALL       1
I__917/I                                           LocalMux                       0              7607   5218  FALL       1
I__917/O                                           LocalMux                     309              7916   5218  FALL       1
I__919/I                                           InMux                          0              7916   5218  FALL       1
I__919/O                                           InMux                        217              8133   5218  FALL       1
p.prescaler_2_LC_1_12_1/in3                        LogicCell40_SEQ_MODE_1000      0              8133   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1044/I                                         ClkMux                         0              2607  RISE       1
I__1044/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_2_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_5_LC_3_11_6/in3
Capture Clock    : p.prescaler_5_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4678
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8133
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__912/I                                           Glb2LocalMux                   0              7249   5218  FALL       1
I__912/O                                           Glb2LocalMux                 358              7607   5218  FALL       1
I__918/I                                           LocalMux                       0              7607   5218  FALL       1
I__918/O                                           LocalMux                     309              7916   5218  FALL       1
I__920/I                                           InMux                          0              7916   5218  FALL       1
I__920/O                                           InMux                        217              8133   5218  FALL       1
p.prescaler_5_LC_3_11_6/in3                        LogicCell40_SEQ_MODE_1000      0              8133   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_5_LC_3_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.prescaler_7_LC_2_11_6/lcout
Path End         : p.prescaler_6_LC_3_11_5/in0
Capture Clock    : p.prescaler_6_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2915

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4678
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8133
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1045/I                                         ClkMux                         0              2607  RISE       1
I__1045/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_7_LC_2_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.prescaler_7_LC_2_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__243/I                                           LocalMux                       0              3455   4888  FALL       1
I__243/O                                           LocalMux                     309              3764   4888  FALL       1
I__245/I                                           InMux                          0              3764   4888  FALL       1
I__245/O                                           InMux                        217              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/in3                LogicCell40_SEQ_MODE_0000      0              3981   4888  FALL       1
p.prescaler12_6_c_RNO_LC_1_12_4/lcout              LogicCell40_SEQ_MODE_0000    288              4269   4888  FALL       1
I__216/I                                           LocalMux                       0              4269   4888  FALL       1
I__216/O                                           LocalMux                     309              4577   4888  FALL       1
I__217/I                                           InMux                          0              4577   4888  FALL       1
I__217/O                                           InMux                        217              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/in1                    LogicCell40_SEQ_MODE_0000      0              4795   4888  FALL       1
p.prescaler12_6_c_LC_1_11_6/carryout               LogicCell40_SEQ_MODE_0000    245              5040   4888  FALL       1
I__200/I                                           InMux                          0              5040   4888  FALL       1
I__200/O                                           InMux                        217              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              5258   4888  FALL       1
p.prescaler12_THRU_LUT4_0_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              5545   4888  FALL       1
I__197/I                                           Odrv12                         0              5545   4888  FALL       1
I__197/O                                           Odrv12                       540              6085   4888  FALL       1
I__198/I                                           LocalMux                       0              6085   4888  FALL       1
I__198/O                                           LocalMux                     309              6394   4888  FALL       1
I__199/I                                           IoInMux                        0              6394   4888  FALL       1
I__199/O                                           IoInMux                      217              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6611   4888  FALL       1
p.prescaler12_6_c_RNIPKT/GLOBALBUFFEROUTPUT        ICE_GB                       561              7172   4888  FALL      20
I__909/I                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__909/O                                           gio2CtrlBuf                    0              7172   4888  FALL       1
I__910/I                                           GlobalMux                      0              7172   4888  FALL       1
I__910/O                                           GlobalMux                     77              7249   4888  FALL       1
I__912/I                                           Glb2LocalMux                   0              7249   5218  FALL       1
I__912/O                                           Glb2LocalMux                 358              7607   5218  FALL       1
I__918/I                                           LocalMux                       0              7607   5218  FALL       1
I__918/O                                           LocalMux                     309              7916   5218  FALL       1
I__921/I                                           InMux                          0              7916   5218  FALL       1
I__921/O                                           InMux                        217              8133   5218  FALL       1
p.prescaler_6_LC_3_11_5/in0                        LogicCell40_SEQ_MODE_1000      0              8133   5218  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1042/I                                         ClkMux                         0              2607  RISE       1
I__1042/O                                         ClkMux                       309              2915  RISE       1
p.prescaler_6_LC_3_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_16_LC_9_15_7/sr
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_16_LC_9_15_7/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_15_LC_9_15_6/sr
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_15_LC_9_15_6/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_14_LC_9_15_5/sr
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_14_LC_9_15_5/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_13_LC_9_15_4/sr
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_13_LC_9_15_4/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_12_LC_9_15_3/sr
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_12_LC_9_15_3/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_11_LC_9_15_2/sr
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_11_LC_9_15_2/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_10_LC_9_15_1/sr
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_10_LC_9_15_1/sr                      LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_9_LC_9_15_0/sr
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1057/I                                     SRMux                          0              7698   5338  FALL       1
I__1057/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_9_LC_9_15_0/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1021/I                                         ClkMux                         0              2607  RISE       1
I__1021/O                                         ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_8_LC_9_14_7/sr
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_8_LC_9_14_7/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_7_LC_9_14_6/sr
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_7_LC_9_14_6/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_6_LC_9_14_5/sr
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_6_LC_9_14_5/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_5_LC_9_14_4/sr
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_5_LC_9_14_4/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_4_LC_9_14_3/sr
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_4_LC_9_14_3/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_3_LC_9_14_2/sr
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_3_LC_9_14_2/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_2_LC_9_14_1/sr
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1058/I                                     SRMux                          0              7698   5338  FALL       1
I__1058/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_2_LC_9_14_1/sr                       LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1022/I                                         ClkMux                         0              2607  RISE       1
I__1022/O                                         ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_1_LC_9_8_7/sr
Capture Clock    : d2.count_1_LC_9_8_7/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1059/I                                     SRMux                          0              7698   5338  FALL       1
I__1059/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_1_LC_9_8_7/sr                        LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_1_LC_9_8_7/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_8_7_0/lcout
Path End         : d2.count_0_LC_9_8_1/sr
Capture Clock    : d2.count_0_LC_9_8_1/clk
Hold Constraint  : 0p
Path slack       : 5338p

Capture Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2718

Launch Clock Arrival Time (servo_tester|CLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  4601
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1039/I                                         ClkMux                         0              2607  RISE       1
I__1039/O                                         ClkMux                       309              2915  RISE       1
d2.state_LC_8_7_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_8_7_0/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      15
I__790/I                                      LocalMux                       0              3455   5338  FALL       1
I__790/O                                      LocalMux                     309              3764   5338  FALL       1
I__802/I                                      InMux                          0              3764   5338  FALL       1
I__802/O                                      InMux                        217              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/in3                LogicCell40_SEQ_MODE_0000      0              3981   5338  FALL       1
d2.sync_1_RNIMV5K_LC_9_7_6/lcout              LogicCell40_SEQ_MODE_0000    288              4269   5338  FALL       1
I__778/I                                      Odrv12                         0              4269   5338  FALL       1
I__778/O                                      Odrv12                       540              4809   5338  FALL       1
I__779/I                                      Span12Mux_v                    0              4809   5338  FALL       1
I__779/O                                      Span12Mux_v                  540              5349   5338  FALL       1
I__780/I                                      Span12Mux_h                    0              5349   5338  FALL       1
I__780/O                                      Span12Mux_h                  540              5889   5338  FALL       1
I__781/I                                      Sp12to4                        0              5889   5338  FALL       1
I__781/O                                      Sp12to4                      449              6338   5338  FALL       1
I__782/I                                      Span4Mux_s1_v                  0              6338   5338  FALL       1
I__782/O                                      Span4Mux_s1_v                196              6534   5338  FALL       1
I__783/I                                      LocalMux                       0              6534   5338  FALL       1
I__783/O                                      LocalMux                     309              6843   5338  FALL       1
I__784/I                                      IoInMux                        0              6843   5338  FALL       1
I__784/O                                      IoInMux                      217              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7060   5338  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              7621   5338  FALL      17
I__1055/I                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1055/O                                     gio2CtrlBuf                    0              7621   5338  FALL       1
I__1056/I                                     GlobalMux                      0              7621   5338  FALL       1
I__1056/O                                     GlobalMux                     77              7698   5338  FALL       1
I__1059/I                                     SRMux                          0              7698   5338  FALL       1
I__1059/O                                     SRMux                        358              8056   5338  FALL       1
d2.count_0_LC_9_8_1/sr                        LogicCell40_SEQ_MODE_1000      0              8056   5338  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1033/I                                         ClkMux                         0              2607  RISE       1
I__1033/O                                         ClkMux                       309              2915  RISE       1
d2.count_0_LC_9_8_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_dn
Path End         : d2.sync_0_LC_9_4_0/in3
Capture Clock    : d2.sync_0_LC_9_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (servo_tester|CLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_dn                           servo_tester                   0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__821/I                            Odrv12                         0              1053   +INF  FALL       1
I__821/O                            Odrv12                       540              1593   +INF  FALL       1
I__822/I                            Span12Mux_h                    0              1593   +INF  FALL       1
I__822/O                            Span12Mux_h                  540              2133   +INF  FALL       1
I__823/I                            Sp12to4                        0              2133   +INF  FALL       1
I__823/O                            Sp12to4                      449              2582   +INF  FALL       1
I__824/I                            Span4Mux_h                     0              2582   +INF  FALL       1
I__824/O                            Span4Mux_h                   316              2897   +INF  FALL       1
I__825/I                            Span4Mux_v                     0              2897   +INF  FALL       1
I__825/O                            Span4Mux_v                   372              3269   +INF  FALL       1
I__826/I                            LocalMux                       0              3269   +INF  FALL       1
I__826/O                            LocalMux                     309              3578   +INF  FALL       1
I__827/I                            InMux                          0              3578   +INF  FALL       1
I__827/O                            InMux                        217              3795   +INF  FALL       1
d2.sync_0_LC_9_4_0/in3              LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1043/I                                         ClkMux                         0              2607  RISE       1
I__1043/O                                         ClkMux                       309              2915  RISE       1
d2.sync_0_LC_9_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_up
Path End         : d1.sync_0_LC_10_9_3/in3
Capture Clock    : d1.sync_0_LC_10_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (servo_tester|CLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2915
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3739
---------------------------------------   ---- 
End-of-path arrival time (ps)             3739
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_up                           servo_tester                   0                 0   +INF  RISE       1
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_up_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1049/I                           Odrv12                         0              1053   +INF  FALL       1
I__1049/O                           Odrv12                       540              1593   +INF  FALL       1
I__1050/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__1050/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__1051/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__1051/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__1052/I                           Span12Mux_h                    0              2673   +INF  FALL       1
I__1052/O                           Span12Mux_h                  540              3213   +INF  FALL       1
I__1053/I                           LocalMux                       0              3213   +INF  FALL       1
I__1053/O                           LocalMux                     309              3522   +INF  FALL       1
I__1054/I                           InMux                          0              3522   +INF  FALL       1
I__1054/O                           InMux                        217              3739   +INF  FALL       1
d1.sync_0_LC_10_9_3/in3             LogicCell40_SEQ_MODE_1000      0              3739   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1028/I                                         ClkMux                         0              2607  RISE       1
I__1028/O                                         ClkMux                       309              2915  RISE       1
d1.sync_0_LC_10_9_3/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.CONTROL_PIN_LC_7_11_6/lcout
Path End         : CONTROL_PIN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (servo_tester|CLK:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2915
+ Clock To Q                                         540
+ Data Path Delay                                   7103
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10558
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               servo_tester                   0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__1019/I                                         gio2CtrlBuf                    0              2452  RISE       1
I__1019/O                                         gio2CtrlBuf                    0              2452  RISE       1
I__1020/I                                         GlobalMux                      0              2452  RISE       1
I__1020/O                                         GlobalMux                    154              2607  RISE       1
I__1029/I                                         ClkMux                         0              2607  RISE       1
I__1029/O                                         ClkMux                       309              2915  RISE       1
p.CONTROL_PIN_LC_7_11_6/clk                       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.CONTROL_PIN_LC_7_11_6/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__513/I                               Odrv12                         0              3455   +INF  RISE       1
I__513/O                               Odrv12                       491              3946   +INF  RISE       1
I__514/I                               Span12Mux_v                    0              3946   +INF  RISE       1
I__514/O                               Span12Mux_v                  491              4437   +INF  RISE       1
I__515/I                               Span12Mux_h                    0              4437   +INF  RISE       1
I__515/O                               Span12Mux_h                  491              4928   +INF  RISE       1
I__516/I                               Sp12to4                        0              4928   +INF  RISE       1
I__516/O                               Sp12to4                      428              5356   +INF  RISE       1
I__517/I                               IoSpan4Mux                     0              5356   +INF  RISE       1
I__517/O                               IoSpan4Mux                   288              5643   +INF  RISE       1
I__518/I                               LocalMux                       0              5643   +INF  RISE       1
I__518/O                               LocalMux                     330              5973   +INF  RISE       1
I__519/I                               IoInMux                        0              5973   +INF  RISE       1
I__519/O                               IoInMux                      259              6233   +INF  RISE       1
CONTROL_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6233   +INF  RISE       1
CONTROL_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8470   +INF  FALL       1
CONTROL_PIN_obuf_iopad/DIN             IO_PAD                         0              8470   +INF  FALL       1
CONTROL_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10558   +INF  FALL       1
CONTROL_PIN                            servo_tester                   0             10558   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

