<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — core stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="multi.html">multi</a></span> (179)
<br/><span class="tag"><a href="system.html">system</a></span> (96)
<br/><span class="tag"><a href="mani.html">mani</a></span> (73)
<br/><span class="tag"><a href="processor.html">processor</a></span> (65)
<br/><span class="tag"><a href="base.html">base</a></span> (61)
</div>
<h2><span class="ttl">Stem</span> core$ (<a href="../words.html">all stems</a>)</h2>
<h3>524 papers:</h3>
<dl class="toc"><dt><img src="../stuff/cbse.png" alt="CBSE"/><a href="../CBSE-2015-WahlerOM.html">CBSE-2015-WahlerOM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time Multi-core Components for Cyber-physical Systems (<abbr title="Michael Wahler">MW</abbr>, <abbr title="Manuel Oriol">MO</abbr>, <abbr title="Aurelien Monot">AM</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-CampbellVPC.html">DAC-2015-CampbellVPC</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths (<abbr title="Keith A. Campbell">KAC</abbr>, <abbr title="Pranay Vissa">PV</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Deming Chen">DC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ChengZZ0SI.html">DAC-2015-ChengZZ0SI</a></dt><dd>Core vs. uncore: the heart of darkness (<abbr title="Hsiang-Yun Cheng">HYC</abbr>, <abbr title="Jia Zhan">JZ</abbr>, <abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Jack Sampson">JS</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LeeHLP.html">DAC-2015-LeeHLP</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient dynamic information flow tracking on a processor with core debug interface (<abbr title="Jinyong Lee">JL</abbr>, <abbr title="Ingoo Heo">IH</abbr>, <abbr title="Yongje Lee">YL</abbr>, <abbr title="Yunheung Paek">YP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-RajendranVK.html">DAC-2015-RajendranVK</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Detecting malicious modifications of data in third-party intellectual property cores (<abbr title="Jeyavijayan Rajendran">JR</abbr>, <abbr title="Vivekananda Vedula">VV</abbr>, <abbr title="Ramesh Karri">RK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-TavanaHPSH.html">DAC-2015-TavanaHPSH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling (<abbr title="Mohammad Khavari Tavana">MKT</abbr>, <abbr title="Mohammad Hossein Hajkazemi">MHH</abbr>, <abbr title="Divya Pathak">DP</abbr>, <abbr title="Ioannis Savidis">IS</abbr>, <abbr title="Houman Homayoun">HH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CastrillonTSSJA.html">DATE-2015-CastrillonTSSJA</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Multi/many-core programming: where are we standing? (<abbr title="Jerónimo Castrillón">JC</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Lars Schor">LS</abbr>, <abbr title="Weihua Sheng">WS</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>, <abbr title="Mauricio Alvarez Mesa">MAM</abbr>, <abbr title="Angela Pohl">AP</abbr>, <abbr title="Ralph Jessenberger">RJ</abbr>, <abbr title="Víctor Reyes">VR</abbr>, <abbr title="Rainer Leupers">RL</abbr>), pp. 1708–1717.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenM.html">DATE-2015-ChenM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Distributed reinforcement learning for power limited many-core system performance optimization (<abbr title="Zhuo Chen">ZC</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 1521–1526.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenZWWWZ.html">DATE-2015-ChenZWWWZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation (<abbr title="Xinke Chen">XC</abbr>, <abbr title="Guangfei Zhang">GZ</abbr>, <abbr title="Huandong Wang">HW</abbr>, <abbr title="Ruiyang Wu">RW</abbr>, <abbr title="Peng Wu">PW</abbr>, <abbr title="Longbing Zhang">LZ</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-FuZLX.html">DATE-2015-FuZLX</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Maximizing common idle time on multi-core processors with shared memory (<abbr title="Chenchen Fu">CF</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GerumBR.html">DATE-2015-GerumBR</a> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Source level performance simulation of GPU cores (<abbr title="Christoph Gerum">CG</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 217–222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GorevUD.html">DATE-2015-GorevUD</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fault simulation with parallel exact critical path tracing in multiple core environment (<abbr title="Maksim Gorev">MG</abbr>, <abbr title="Raimund Ubar">RU</abbr>, <abbr title="Sergei Devadze">SD</abbr>), pp. 1180–1185.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KhanSH.html">DATE-2015-KhanSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient accelerator allocation in adaptive dark silicon many-core systems (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 916–919.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KimKKC.html">DATE-2015-KimKKC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-DTM: migration-based dynamic thermal management for heterogeneous mobile multi-core processors (<abbr title="Young Geun Kim">YGK</abbr>, <abbr title="Minyong Kim">MK</abbr>, <abbr title="Jae Min Kim">JMK</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 1533–1538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KobbeBH.html">DATE-2015-KobbeBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Adaptive on-the-fly application performance modeling for many cores (<abbr title="Sebastian Kobbe">SK</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiaoWC.html">DATE-2015-LiaoWC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>An online thermal-constrained task scheduler for 3D multi-core processors (<abbr title="Chien-Hui Liao">CHL</abbr>, <abbr title="Charles H.-P. Wen">CHPW</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MaHJ.html">DATE-2015-MaHJ</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>A packet-switched interconnect for many-core systems with BE and RT service (<abbr title="Runan Ma">RM</abbr>, <abbr title="Zhida Hui">ZH</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 980–983.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MajumderPK.html">DATE-2015-MajumderPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>On-chip network-enabled many-core architectures for computational biology applications (<abbr title="Turbo Majumder">TM</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Ananth Kalyanaraman">AK</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MunchPHH.html">DATE-2015-MunchPHH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>MPIOV: scaling hardware-based I/O virtualization for mixed-criticality embedded real-time systems using non transparent bridges to (multi-core) multi-processor systems (<abbr title="Daniel Münch">DM</abbr>, <abbr title="Michael Paulitsch">MP</abbr>, <abbr title="Oliver Hanka">OH</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RosenMH.html">DATE-2015-RosenMH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores (<abbr title="Julius von Rosen">JvR</abbr>, <abbr title="Markus Meissner">MM</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 912–915.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShafiqueGGH.html">DATE-2015-ShafiqueGGH</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware dark silicon management in on-chip many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Dennis Gnad">DG</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WangNRQ.html">DATE-2015-WangNRQ</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee (<abbr title="Tianyi Wang">TW</abbr>, <abbr title="Linwei Niu">LN</abbr>, <abbr title="Shaolei Ren">SR</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 1335–1340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-YallaHK.html">DATE-2015-YallaHK</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Comparison of multi-purpose cores of Keccak and AES (<abbr title="Panasayya Yalla">PY</abbr>, <abbr title="Ekawat Homsirikamol">EH</abbr>, <abbr title="Jens-Peter Kaps">JPK</abbr>), pp. 585–588.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-YaoWGMCZ.html">DATE-2015-YaoWGMCZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SelectDirectory: a selective directory for cache coherence in many-core architectures (<abbr title="Yuan Yao">YY</abbr>, <abbr title="Guanhua Wang">GW</abbr>, <abbr title="Zhiguo Ge">ZG</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Wenzhi Chen">WC</abbr>, <abbr title="Naxin Zhang">NZ</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhangJSPHP.html">DATE-2015-ZhangJSPHP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>E-pipeline: elastic hardware/software pipelines on a many-core fabric (<abbr title="Xi Zhang">XZ</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 363–368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhuCPP.html">DATE-2015-ZhuCPP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TAPP: temperature-aware application mapping for NoC-based many-core processors (<abbr title="Di Zhu">DZ</abbr>, <abbr title="Lizhong Chen">LC</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1241–1244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2015-Kimura.html">SIGMOD-2015-Kimura</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FOEDUS: OLTP Engine for a Thousand Cores and NVRAM (<abbr title="Hideaki Kimura">HK</abbr>), pp. 691–706.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2015-CastagnaI0B.html">ESOP-2015-CastagnaI0B</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/xquery.html" title="xquery">#xquery</a></span></dt><dd>A Core Calculus for XQuery 3.0 — Combining Navigational and Pattern Matching Approaches (<abbr title="Giuseppe Castagna">GC</abbr>, <abbr title="Hyeonseung Im">HI</abbr>, <abbr title="Kim Nguyen">KN</abbr>, <abbr title="Véronique Benzaken">VB</abbr>), pp. 232–256.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2015-DijkP.html">TACAS-2015-DijkP</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Sylvan: Multi-Core Decision Diagrams (<abbr title="Tom van Dijk">TvD</abbr>, <abbr title="Jaco van de Pol">JvdP</abbr>), pp. 677–691.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LidburyLCD.html">PLDI-2015-LidburyLCD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/fuzzing.html" title="fuzzing">#fuzzing</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Many-core compiler fuzzing (<abbr title="Christopher Lidbury">CL</abbr>, <abbr title="Andrei Lascu">AL</abbr>, <abbr title="Nathan Chong">NC</abbr>, <abbr title="Alastair F. Donaldson">AFD</abbr>), pp. 65–76.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-MirrokniZ.html">STOC-2015-MirrokniZ</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Randomized Composable Core-sets for Distributed Submodular Maximization (<abbr title="Vahab S. Mirrokni">VSM</abbr>, <abbr title="Morteza Zadimoghaddam">MZ</abbr>), pp. 153–162.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2015-AvinLNP.html">ICALP-v2-2015-AvinLNP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Core Size and Densification in Preferential Attachment Networks (<abbr title="Chen Avin">CA</abbr>, <abbr title="Zvi Lotker">ZL</abbr>, <abbr title="Yinon Nahum">YN</abbr>, <abbr title="David Peleg">DP</abbr>), pp. 492–503.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2015-Rossberg.html">ICFP-2015-Rossberg</a> <span class="tag"><a href="../tag/ml.html" title="ml">#ml</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>1ML — core and modules united (F-ing first-class modules) (<abbr title="Andreas Rossberg">AR</abbr>), pp. 35–47.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2015-MendoncaMSS.html">ICEIS-v1-2015-MendoncaMSS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>CORE — A Context-based Approach for Rewriting User Queries (<abbr title="Antônio Mendonça">AM</abbr>, <abbr title="Paulo Maciel">PM</abbr>, <abbr title="Damires Souza">DS</abbr>, <abbr title="Ana Carolina Salgado">ACS</abbr>), pp. 391–398.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2015-RousseauV.html">ECIR-2015-RousseauV</a> <span class="tag"><a href="../tag/keyword.html" title="keyword">#keyword</a></span></dt><dd>Main Core Retention on Graph-of-Words for Single-Document Keyword Extraction (<abbr title="François Rousseau">FR</abbr>, <abbr title="Michalis Vazirgiannis">MV</abbr>), pp. 382–393.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PPDP-2015-Schmidt-Schauss.html">PPDP-2015-Schmidt-Schauss</a> <span class="tag"><a href="../tag/call-by.html" title="call-by">#call-by</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Improvements in a functional core language with call-by-need operational semantics (<abbr title="Manfred Schmidt-Schauß">MSS</abbr>, <abbr title="David Sabel">DS</abbr>), pp. 220–231.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-HamataniUH.html">SAC-2015-HamataniUH</a> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Estimating core body temperature based on human thermal model using wearable sensors (<abbr title="Takashi Hamatani">TH</abbr>, <abbr title="Akira Uchiyama">AU</abbr>, <abbr title="Teruo Higashino">TH</abbr>), pp. 521–526.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-JinPSCSZ.html">HPCA-2015-JinPSCSZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FTXen: Making hypervisor resilient to hardware faults on relaxed cores (<abbr title="Xinxin Jin">XJ</abbr>, <abbr title="Soyeon Park">SP</abbr>, <abbr title="Tianwei Sheng">TS</abbr>, <abbr title="Rishan Chen">RC</abbr>, <abbr title="Zhiyong Shan">ZS</abbr>, <abbr title="Yuanyuan Zhou">YZ</abbr>), pp. 451–462.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2015-LonsingE.html">SAT-2015-LonsingE</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Incrementally Computing Minimal Unsatisfiable Cores of QBFs via a Clause Group Solver API (<abbr title="Florian Lonsing">FL</abbr>, <abbr title="Uwe Egly">UE</abbr>), pp. 191–198.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/qosa.png" alt="QoSA"/><a href="../QoSA-2014-GooijerH.html">QoSA-2014-GooijerH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Experiences with modeling memory contention for multi-core industrial real-time systems (<abbr title="Thijmen de Gooijer">TdG</abbr>, <abbr title="K. Eric Harper">KEH</abbr>), pp. 43–52.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-FattahPLPT.html">DAC-2014-FattahPLPT</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems (<abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Maurizio Palesi">MP</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KontorinisTHTH.html">DAC-2014-KontorinisTHTH</a></dt><dd>Enabling Dynamic Heterogeneity Through Core-on-Core Stacking (<abbr title="Vasileios Kontorinis">VK</abbr>, <abbr title="Mohammad Khavari Tavana">MKT</abbr>, <abbr title="Mohammad Hossein Hajkazemi">MHH</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>, <abbr title="Houman Homayoun">HH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-TsengHPK.html">DAC-2014-TsengHPK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices (<abbr title="Po-Hsien Tseng">PHT</abbr>, <abbr title="Pi-Cheng Hsiu">PCH</abbr>, <abbr title="Chin-Chiang Pan">CCP</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BortolottiBWRB.html">DATE-2014-BortolottiBWRB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors (<abbr title="Daniele Bortolotti">DB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BraojosDBAA.html">DATE-2014-BraojosDBAA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hardware/software approach for code synchronization in low-power multi-core sensor nodes (<abbr title="Ruben Braojos">RB</abbr>, <abbr title="Ahmed Yasir Dogan">AYD</abbr>, <abbr title="Ivan Beretta">IB</abbr>, <abbr title="Giovanni Ansaloni">GA</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CilardoFGM.html">DATE-2014-CilardoFGM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Luca Gallo">LG</abbr>, <abbr title="Antonino Mazzeo">AM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DuricPSUCVB.html">DATE-2014-DuricPSUCVB</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>EVX: Vector execution on low power EDGE cores (<abbr title="Milovan Duric">MD</abbr>, <abbr title="Oscar Palomar">OP</abbr>, <abbr title="Aaron Smith">AS</abbr>, <abbr title="Osman S. Ünsal">OSÜ</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Mateo Valero">MV</abbr>, <abbr title="Doug Burger">DB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GiannopoulouSHT.html">DATE-2014-GiannopoulouSHT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Mapping mixed-criticality applications on multi-core architectures (<abbr title="Georgia Giannopoulou">GG</abbr>, <abbr title="Nikolay Stoimenov">NS</abbr>, <abbr title="Pengcheng Huang">PH</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KangYKBHT.html">DATE-2014-KangYKBHT</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Reliability-aware mapping optimization of multi-core systems with mixed-criticality (<abbr title="Shin-Haeng Kang">SHK</abbr>, <abbr title="Hoeseok Yang">HY</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Iuliana Bacivarov">IB</abbr>, <abbr title="Soonhoi Ha">SH</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KhanSH.html">DATE-2014-KhanSH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NathanS.html">DATE-2014-NathanS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Nostradamus: Low-cost hardware-only error detection for processor cores (<abbr title="Ralph Nathan">RN</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NoursPB.html">DATE-2014-NoursPB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A dynamic computation method for fast and accurate performance evaluation of multi-core architectures (<abbr title="Sebastien Le Nours">SLN</abbr>, <abbr title="Adam Postula">AP</abbr>, <abbr title="Neil W. Bergmann">NWB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NowotschPHPS.html">DATE-2014-NowotschPHPS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span></dt><dd>Monitoring and WCET analysis in COTS multi-core-SoC-based mixed-criticality systems (<abbr title="Jan Nowotsch">JN</abbr>, <abbr title="Michael Paulitsch">MP</abbr>, <abbr title="Arne Henrichsen">AH</abbr>, <abbr title="Werner Pongratz">WP</abbr>, <abbr title="Andreas Schacht">AS</abbr>), pp. 1–5.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangXWCWW.html">DATE-2014-WangXWCWW</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Zhe Wang">ZW</abbr>, <abbr title="Kevin J. Chen">KJC</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangZMYJDP.html">DATE-2014-WangZMYJDP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Adaptive power allocation for many-core systems inspired from multiagent auction model (<abbr title="Xiaohang Wang">XW</abbr>, <abbr title="Baoxin Zhao">BZ</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Mei Yang">MY</abbr>, <abbr title="Yingtao Jiang">YJ</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Maurizio Palesi">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WildermannGT.html">DATE-2014-WildermannGT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Multi-objective distributed run-time resource management for many-cores (<abbr title="Stefan Wildermann">SW</abbr>, <abbr title="Michael Glaß">MG</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WuWDHYY.html">DATE-2014-WuWDHYY</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os (<abbr title="Sih-Sian Wu">SSW</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Mingbin Yu">MY</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-YasinSE.html">DATE-2014-YasinSE</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Unified, ultra compact, quadratic power proxies for multi-core processors (<abbr title="Muhammad Yasin">MY</abbr>, <abbr title="Anas Shahrour">AS</abbr>, <abbr title="Ibrahim Abe M. Elfadel">IAME</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-2014-IndykMMM.html">PODS-2014-IndykMMM</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>Composable core-sets for diversity and coverage maximization (<abbr title="Piotr Indyk">PI</abbr>, <abbr title="Sepideh Mahabadi">SM</abbr>, <abbr title="Mohammad Mahdian">MM</abbr>, <abbr title="Vahab S. Mirrokni">VSM</abbr>), pp. 100–108.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2014-LeisBK0.html">SIGMOD-2014-LeisBK0</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Morsel-driven parallelism: a NUMA-aware query evaluation framework for the many-core age (<abbr title="Viktor Leis">VL</abbr>, <abbr title="Peter A. Boncz">PAB</abbr>, <abbr title="Alfons Kemper">AK</abbr>, <abbr title="Thomas Neumann">TN</abbr>), pp. 743–754.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2015-YuBPDS14.html">VLDB-2015-YuBPDS14</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Staring into the Abyss: An Evaluation of Concurrency Control with One Thousand Cores (<abbr title="Xiangyao Yu">XY</abbr>, <abbr title="George Bezerra">GB</abbr>, <abbr title="Andrew Pavlo">AP</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Michael Stonebraker">MS</abbr>), pp. 209–220.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2014-BrunelGMZ.html">ESOP-2014-BrunelGMZ</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span></dt><dd>A Core Quantitative Coeffect Calculus (<abbr title="Aloïs Brunel">AB</abbr>, <abbr title="Marco Gaboardi">MG</abbr>, <abbr title="Damiano Mazza">DM</abbr>, <abbr title="Steve Zdancewic">SZ</abbr>), pp. 351–370.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2014-HeizmannCDHLMSWP.html">TACAS-2014-HeizmannCDHLMSWP</a> <span class="tag"><a href="../tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Ultimate Automizer with Unsatisfiable Cores — (Competition Contribution) (<abbr title="Matthias Heizmann">MH</abbr>, <abbr title="Jürgen Christ">JC</abbr>, <abbr title="Daniel Dietsch">DD</abbr>, <abbr title="Jochen Hoenicke">JH</abbr>, <abbr title="Markus Lindenmann">ML</abbr>, <abbr title="Betim Musa">BM</abbr>, <abbr title="Christian Schilling">CS</abbr>, <abbr title="Stefan Wissert">SW</abbr>, <abbr title="Andreas Podelski">AP</abbr>), pp. 418–420.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2014-WijsB.html">TACAS-2014-WijsB</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>GPUexplore: Many-Core On-the-Fly State Space Exploration Using GPUs (<abbr title="Anton Wijs">AW</abbr>, <abbr title="Dragan Bošnački">DB</abbr>), pp. 233–247.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2014-AvinBLP.html">ICALP-v2-2014-AvinBLP</a> <span class="tag"><a href="../tag/axiom.html" title="axiom">#axiom</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Distributed Computing on Core-Periphery Networks: Axiom-Based Design (<abbr title="Chen Avin">CA</abbr>, <abbr title="Michael Borokhovich">MB</abbr>, <abbr title="Zvi Lotker">ZL</abbr>, <abbr title="David Peleg">DP</abbr>), pp. 399–410.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifm.png" alt="IFM"/><a href="../IFM-2014-FathabadiSB.html">IFM-2014-FathabadiSB</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Applying an Integrated Modelling Process to Run-time Management of Many-Core Systems (<abbr title="Asieh Salehi Fathabadi">ASF</abbr>, <abbr title="Colin F. Snook">CFS</abbr>, <abbr title="Michael J. Butler">MJB</abbr>), pp. 120–135.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2014-SchlesingerGW.html">ICFP-2014-SchlesingerGW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Concurrent NetCore: from policies to pipelines (<abbr title="Cole Schlesinger">CS</abbr>, <abbr title="Michael Greenberg">MG</abbr>, <abbr title="David Walker">DW</abbr>), pp. 11–24.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2014-ArendtHRT.html">ICGT-2014-ArendtHRT</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/ocl.html" title="ocl">#ocl</a></span></dt><dd>From Core OCL Invariants to Nested Graph Constraints (<abbr title="Thorsten Arendt">TA</abbr>, <abbr title="Annegret Habel">AH</abbr>, <abbr title="Hendrik Radke">HR</abbr>, <abbr title="Gabriele Täntzer">GT</abbr>), pp. 97–112.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-KihmGKM.html">CHI-2014-KihmGKM</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using asymmetric cores to reduce power consumption for interactive devices with bi-stable displays (<abbr title="Jaeyeon Kihm">JK</abbr>, <abbr title="François Guimbretière">FG</abbr>, <abbr title="Julia Karl">JK</abbr>, <abbr title="Rajit Manohar">RM</abbr>), pp. 1059–1062.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2014-RibeiroFVO.html">ICEIS-v2-2014-RibeiroFVO</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/design%20pattern.html" title="design pattern">#design pattern</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DC2DP: A Dublin Core Application Profile to Design Patterns (<abbr title="Angélica Aparecida de Almeida Ribeiro">AAdAR</abbr>, <abbr title="Jugurta Lisboa Filho">JLF</abbr>, <abbr title="Lucas Francisco da Matta Vegi">LFdMV</abbr>, <abbr title="Alcione de Paiva Oliveira">AdPO</abbr>), pp. 209–216.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v3-2014-GonzalezAY.html">ICEIS-v3-2014-GonzalezAY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolving a Core Banking Enterprise Architecture — Leveraging Business Events Exploitation (<abbr title="Beatriz San Miguel González">BSMG</abbr>, <abbr title="José M. del Álamo">JMdÁ</abbr>, <abbr title="Juan C. Yelmo">JCY</abbr>), pp. 181–189.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2014-AkibaMK.html">KDD-2014-AkibaMK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Network structural analysis via core-tree-decomposition Publication of this article pending inquiry (<abbr title="Takuya Akiba">TA</abbr>, <abbr title="Takanori Maehara">TM</abbr>, <abbr title="Ken-ichi Kawarabayashi">KiK</abbr>), pp. 1476–1485.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2014-BonchiGKV.html">KDD-2014-BonchiGKV</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Core decomposition of uncertain graphs (<abbr title="Francesco Bonchi">FB</abbr>, <abbr title="Francesco Gullo">FG</abbr>, <abbr title="Andreas Kaltenbrunner">AK</abbr>, <abbr title="Yana Volkovich">YV</abbr>), pp. 1316–1325.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2014-GrieblerAF.html">SEKE-2014-GrieblerAF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>Performance and Usability Evaluation of a Pattern-Oriented Parallel Programming Interface for Multi-Core Architectures (<abbr title="Dalvan Griebler">DG</abbr>, <abbr title="Daniel Adornes">DA</abbr>, <abbr title="Luiz Gustavo Fernandes">LGF</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2014-LeeKZ.html">ECOOP-2014-LeeKZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Infrastructure-Free Logging and Replay of Concurrent Execution on Multiple Cores (<abbr title="Kyu Hyung Lee">KHL</abbr>, <abbr title="Dohyeong Kim">DK</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>), pp. 232–256.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2014-KempfLM.html">QAPL-2014-KempfLM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Formal and Informal Methods for Multi-Core Design Space Exploration (<abbr title="Jean-Francois Kempf">JFK</abbr>, <abbr title="Olivier Lebeltel">OL</abbr>, <abbr title="Oded Maler">OM</abbr>), pp. 78–92.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-EyermanE.html">ASPLOS-2014-EyermanE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>The benefit of SMT in the multi-core era: flexibility towards degrees of thread-level parallelism (<abbr title="Stijn Eyerman">SE</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>), pp. 591–606.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-MuthukaruppanPM.html">ASPLOS-2014-MuthukaruppanPM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Price theory based power management for heterogeneous multi-cores (<abbr title="Thannirmalai Somu Muthukaruppan">TSM</abbr>, <abbr title="Anuj Pathania">AP</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 161–176.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-ZhangRZGBXZ.html">ASPLOS-2014-ZhangRZGBXZ</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EnCore: exploiting system environment and correlation information for misconfiguration detection (<abbr title="Jiaqi Zhang">JZ</abbr>, <abbr title="Lakshminarayanan Renganarayana">LR</abbr>, <abbr title="Xiaolan Zhang">XZ</abbr>, <abbr title="Niyu Ge">NG</abbr>, <abbr title="Vasanth Bala">VB</abbr>, <abbr title="Tianyin Xu">TX</abbr>, <abbr title="Yuanyuan Zhou">YZ</abbr>), pp. 687–700.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2014-ZhouW.html">ASPLOS-2014-ZhouW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/as%20a%20service.html" title="as a service">#as a service</a></span></dt><dd>The sharing architecture: sub-core configurability for IaaS clouds (<abbr title="Yanqi Zhou">YZ</abbr>, <abbr title="David Wentzlaff">DW</abbr>), pp. 559–574.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-DemetriadesC.html">HPCA-2014-DemetriadesC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Stash directory: A scalable directory for many-core coherence (<abbr title="Socrates Demetriades">SD</abbr>, <abbr title="Sangyeun Cho">SC</abbr>), pp. 177–188.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-LoK.html">HPCA-2014-LoK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Dynamic management of TurboMode in modern multi-core chips (<abbr title="David Lo">DL</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 603–613.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-El-HelwHB.html">HPDC-2014-El-HelwHB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Glasswing: accelerating mapreduce on multi-core and many-core clusters (<abbr title="Ismail El-Helw">IEH</abbr>, <abbr title="Rutger F. H. Hofman">RFHH</abbr>, <abbr title="Henri E. Bal">HEB</abbr>), pp. 295–298.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-GerofiSHTI.html">HPDC-2014-GerofiSHTI</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>CMCP: a novel page replacement policy for system level hierarchical memory management on many-cores (<abbr title="Balazs Gerofi">BG</abbr>, <abbr title="Akio Shimada">AS</abbr>, <abbr title="Atsushi Hori">AH</abbr>, <abbr title="Masamichi Takagi">MT</abbr>, <abbr title="Yutaka Ishikawa">YI</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-RajachandrasekarPVHWP.html">HPDC-2014-RajachandrasekarPVHWP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MIC-Check: a distributed check pointing framework for the intel many integrated cores architecture (<abbr title="Raghunath Rajachandrasekar">RR</abbr>, <abbr title="Sreeram Potluri">SP</abbr>, <abbr title="Akshay Venkatesh">AV</abbr>, <abbr title="Khaled Hamidouche">KH</abbr>, <abbr title="Md. Wasi-ur-Rahman">MWuR</abbr>, <abbr title="Dhabaleswar K. Panda">DKP</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-BebelisFG.html">LCTES-2014-BebelisFG</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A framework to schedule parametric dataflow applications on many-core platforms (<abbr title="Vagelis Bebelis">VB</abbr>, <abbr title="Pascal Fradet">PF</abbr>, <abbr title="Alain Girault">AG</abbr>), pp. 125–134.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2014-MullerAAC.html">OSDI-2014-MullerAAC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Pydron: Semi-Automatic Parallelization for Multi-Core and the Cloud (<abbr title="Stefan C. Müller">SCM</abbr>, <abbr title="Gustavo Alonso">GA</abbr>, <abbr title="Adam Amara">AA</abbr>, <abbr title="André Csillaghy">AC</abbr>), pp. 645–659.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2014-ZellwegerGKR.html">OSDI-2014-ZellwegerGKR</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Decoupling Cores, Kernels, and Operating Systems (<abbr title="Gerd Zellweger">GZ</abbr>, <abbr title="Simon Gerber">SG</abbr>, <abbr title="Kornilios Kourtis">KK</abbr>, <abbr title="Timothy Roscoe">TR</abbr>), pp. 17–31.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2014-LeeKZ.html">PPoPP-2014-LeeKZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Infrastructure-free logging and replay of concurrent execution on multiple cores (<abbr title="Kyu Hyung Lee">KHL</abbr>, <abbr title="Dohyeong Kim">DK</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>), pp. 371–372.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2014-LuoLHKP.html">PPoPP-2014-LuoLHKP</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Initial study of multi-endpoint runtime for MPI+OpenMP hybrid programming model on multi-core systems (<abbr title="Miao Luo">ML</abbr>, <abbr title="Xiaoyi Lu">XL</abbr>, <abbr title="Khaled Hamidouche">KH</abbr>, <abbr title="Krishna Chaitanya Kandalla">KCK</abbr>, <abbr title="Dhabaleswar K. Panda">DKP</abbr>), pp. 395–396.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2014-MaAC.html">PPoPP-2014-MaAC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Theoretical analysis of classic algorithms on highly-threaded many-core GPUs (<abbr title="Lin Ma">LM</abbr>, <abbr title="Kunal Agrawal">KA</abbr>, <abbr title="Roger D. Chamberlain">RDC</abbr>), pp. 391–392.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2014-BacchusN.html">SAT-2014-BacchusN</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Cores in Core Based MaxSat Algorithms: An Analysis (<abbr title="Fahiem Bacchus">FB</abbr>, <abbr title="Nina Narodytska">NN</abbr>), pp. 7–15.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AnagnostopoulosTBS.html">DAC-2013-AnagnostopoulosTBS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Distributed run-time resource management for malleable applications on many-core platforms (<abbr title="Iraklis Anagnostopoulos">IA</abbr>, <abbr title="Vasileios Tsoutsouras">VT</abbr>, <abbr title="Alexandros Bartzas">AB</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-DinakarraoWY.html">DAC-2013-DinakarraoWY</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor (<abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-FattahDLP.html">DAC-2013-FattahDLP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Smart hill climbing for agile dynamic mapping in many-core systems (<abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-JahnPKCH.html">DAC-2013-JahnPKCH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Optimizations for configuring and mapping software pipelines in many core systems (<abbr title="Janmartin Jahn">JJ</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Sebastian Kobbe">SK</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MuthukaruppanPVMV.html">DAC-2013-MuthukaruppanPVMV</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Hierarchical power management for asymmetric multi-core in dark silicon era (<abbr title="Thannirmalai Somu Muthukaruppan">TSM</abbr>, <abbr title="Mihai Pricopi">MP</abbr>, <abbr title="Vanchinathan Venkataramani">VV</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Sanjay Vishin">SV</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-SinghSKH.html">DAC-2013-SinghSKH</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Mapping on multi/many-core systems: survey of current and emerging trends (<abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Belov0MM.html">DATE-2013-Belov0MM</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Core minimization in SAT-based abstraction (<abbr title="Anton Belov">AB</abbr>, <abbr title="Huan Chen">HC</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="João Marques-Silva">JMS</abbr>), pp. 1411–1416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BernardiBSRB.html">DATE-2013-BernardiBSRB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>On-line functionally untestable fault identification in embedded processor cores (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Michele Bonazza">MB</abbr>, <abbr title="Ernesto Sánchez">ES</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Oscar Ballan">OB</abbr>), pp. 1462–1467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-CoppolaFGK.html">DATE-2013-CoppolaFGK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>From embedded multi-core SoCs to scale-out processors (<abbr title="Marcello Coppola">MC</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="John Goodacre">JG</abbr>, <abbr title="George Kornaros">GK</abbr>), pp. 947–951.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ElbayoumiHE.html">DATE-2013-ElbayoumiHE</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms (<abbr title="Mahmoud Elbayoumi">ME</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Mustafa Y. ElNainay">MYE</abbr>), pp. 1427–1430.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ElfadelMA.html">DATE-2013-ElfadelMA</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Closed-loop control for power and thermal management in multi-core processors: formal methods and industrial practice (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1879–1881.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HameedBH.html">DATE-2013-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JahnH.html">DATE-2013-JahnH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Pipelets: self-organizing software pipelines for many-core architectures (<abbr title="Janmartin Jahn">JJ</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1516–1521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KimYIBS.html">DATE-2013-KimYIBS</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems (<abbr title="Jung-Eun Kim">JEK</abbr>, <abbr title="Man-Ki Yoon">MKY</abbr>, <abbr title="Sungjin Im">SI</abbr>, <abbr title="Richard M. Bradford">RMB</abbr>, <abbr title="Lui Sha">LS</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KodakaTSYKTXSUTMM.html">DATE-2013-KodakaTSYKTXSUTMM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A near-future prediction method for low power consumption on a many-core processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Akira Takeda">AT</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Akira Yokosawa">AY</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Hui Xu">HX</abbr>, <abbr title="Toru Sano">TS</abbr>, <abbr title="Hiroyuki Usui">HU</abbr>, <abbr title="Jun Tanabe">JT</abbr>, <abbr title="Takashi Miyamori">TM</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1058–1059.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ManiatakosMM.html">DATE-2013-ManiatakosMM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>AVF-driven parity optimization for MBU protection of in-core memory arrays (<abbr title="Michail Maniatakos">MM</abbr>, <abbr title="Maria K. Michael">MKM</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1480–1485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MittalBKDKP.html">DATE-2013-MittalBKDKP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards adaptive test of multi-core RF SoCs (<abbr title="Rajesh Mittal">RM</abbr>, <abbr title="Lakshmanan Balasubramanian">LB</abbr>, <abbr title="Y. B. Chethan Kumar">YBCK</abbr>, <abbr title="V. R. Devanathan">VRD</abbr>, <abbr title="Mudasir Kawoosa">MK</abbr>, <abbr title="Rubin A. Parekhji">RAP</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MiyamoriXKUST.html">DATE-2013-MiyamoriXKUST</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Development of low power many-core SoC for multimedia applications (<abbr title="Takashi Miyamori">TM</abbr>, <abbr title="Hui Xu">HX</abbr>, <abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Hiroyuki Usui">HU</abbr>, <abbr title="Toru Sano">TS</abbr>, <abbr title="Jun Tanabe">JT</abbr>), pp. 773–777.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-NegreanKE.html">DATE-2013-NegreanKE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Timing analysis of multi-mode applications on AUTOSAR conform multi-core systems (<abbr title="Mircea Negrean">MN</abbr>, <abbr title="Sebastian Klawitter">SK</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 302–307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-OjailDLG.html">DATE-2013-OjailDLG</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ARTM: a lightweight fork-join framework for many-core embedded systems (<abbr title="Maroun Ojail">MO</abbr>, <abbr title="Raphaël David">RD</abbr>, <abbr title="Yves Lhuillier">YL</abbr>, <abbr title="Alexandre Guerre">AG</abbr>), pp. 1510–1515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PaoneVZSMHL.html">DATE-2013-PaoneVZSMHL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improving simulation speed and accuracy for many-core embedded platforms with ensemble models (<abbr title="Edoardo Paone">EP</abbr>, <abbr title="N. Vahabi">NV</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Diego Melpignano">DM</abbr>, <abbr title="Germain Haugou">GH</abbr>, <abbr title="Thierry Lepley">TL</abbr>), pp. 671–676.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ShafiqueVH.html">DATE-2013-ShafiqueVH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-adaptive hybrid dynamic power management for many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Benjamin Vogel">BV</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ThabetLAPD.html">DATE-2013-ThabetLAPD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture (<abbr title="Farhat Thabet">FT</abbr>, <abbr title="Yves Lhuillier">YL</abbr>, <abbr title="Caaliph Andriamisaina">CA</abbr>, <abbr title="Jean-Marc Philippe">JMP</abbr>, <abbr title="Raphaël David">RD</abbr>), pp. 531–534.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangYWZ.html">DATE-2013-WangYWZ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors (<abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Benfei Wang">BW</abbr>, <abbr title="Chun Zhang">CZ</abbr>), pp. 1643–1648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WildermannZT.html">DATE-2013-WildermannZT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Game-theoretic analysis of decentralized core allocation schemes on many-core systems (<abbr title="Stefan Wildermann">SW</abbr>, <abbr title="Tobias Ziermann">TZ</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YingHH.html">DATE-2013-YingHH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems (<abbr title="Haoyuan Ying">HY</abbr>, <abbr title="Thomas Hollstein">TH</abbr>, <abbr title="Klaus Hofmann">KH</abbr>), pp. 1777–1782.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YuZHWLT.html">DATE-2013-YuZHWLT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations (<abbr title="Fan-Wei Yu">FWY</abbr>, <abbr title="Bo-Han Zeng">BHZ</abbr>, <abbr title="Yu-Hung Huang">YHH</abbr>, <abbr title="Hsin-I. Wu">HIW</abbr>, <abbr title="Che-Rung Lee">CRL</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhangCBACL.html">DATE-2013-ZhangCBACL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>3D-MMC: a modular 3D multi-core architecture with efficient resource pooling (<abbr title="Tiansheng Zhang">TZ</abbr>, <abbr title="Alessandro Cevrero">AC</abbr>, <abbr title="Giulia Beanato">GB</abbr>, <abbr title="Panagiotis Athanasopoulos">PA</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1241–1246.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhaoLBT.html">DATE-2013-ZhaoLBT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems (<abbr title="Jia Zhao">JZ</abbr>, <abbr title="Shiting (Justin) Lu">S(L</abbr>, <abbr title="Wayne Burleson">WB</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 1395–1398.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2013-KlonatosNSKK.html">SIGMOD-2013-KlonatosNSKK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic synthesis of out-of-core algorithms (<abbr title="Yannis Klonatos">YK</abbr>, <abbr title="Andres Nötzli">AN</abbr>, <abbr title="Andrej Spielmann">AS</abbr>, <abbr title="Christoph Koch">CK</abbr>, <abbr title="Viktor Kuncak">VK</abbr>), pp. 133–144.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2013-MoerkotteFE.html">SIGMOD-2013-MoerkotteFE</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the correct and complete enumeration of the core search space (<abbr title="Guido Moerkotte">GM</abbr>, <abbr title="Pit Fender">PF</abbr>, <abbr title="Marius Eich">ME</abbr>), pp. 493–504.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2013-SariyuceGJWC.html">VLDB-2013-SariyuceGJWC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Streaming Algorithms for k-core Decomposition (<abbr title="Ahmet Erdem Sariyüce">AES</abbr>, <abbr title="Bugra Gedik">BG</abbr>, <abbr title="Gabriela Jacques-Silva">GJS</abbr>, <abbr title="Kun-Lung Wu">KLW</abbr>, <abbr title="Ümit V. Çatalyürek">ÜVÇ</abbr>), pp. 433–444.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2014-BalkesenATO13.html">VLDB-2014-BalkesenATO13</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Multi-Core, Main-Memory Joins: Sort vs. Hash Revisited (<abbr title="Cagri Balkesen">CB</abbr>, <abbr title="Gustavo Alonso">GA</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="M. Tamer Özsu">MTÖ</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2013-WieringaH.html">TACAS-2013-WieringaH</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Asynchronous Multi-core Incremental SAT Solving (<abbr title="Siert Wieringa">SW</abbr>, <abbr title="Keijo Heljanko">KH</abbr>), pp. 139–153.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cefp.png" alt="CEFP"/><a href="../CEFP-2013-DaneluttoT.html">CEFP-2013-DaneluttoT</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Structured Parallel Programming with “core” FastFlow (<abbr title="Marco Danelutto">MD</abbr>, <abbr title="Massimo Torquati">MT</abbr>), pp. 29–75.</dd> <div class="pagevis" style="width:46px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AMTE-2013-HermannCW.html">HCI-AMTE-2013-HermannCW</a> <span class="tag"><a href="../tag/human-computer.html" title="human-computer">#human-computer</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel Rendering of Human-Computer Interaction Industrial Applications on Multi-/Many-Core Platforms (<abbr title="Sven Hermann">SH</abbr>, <abbr title="Arquimedes Canedo">AC</abbr>, <abbr title="Lingyun (Max) Wang">L(W</abbr>), pp. 350–360.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hilt.png" alt="HILT"/><a href="../HILT-2013-MichellMP.html">HILT-2013-MichellMP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time programming on accelerator many-core processors (<abbr title="Stephen Michell">SM</abbr>, <abbr title="Brad Moore">BM</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>), pp. 23–36.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2013-PeltomaaV.html">ICEIS-v1-2013-PeltomaaV</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Ontology in the Core of Information Management — Information Management in Infrastructure Building (<abbr title="Irina Peltomaa">IP</abbr>, <abbr title="Esa Viljamaa">EV</abbr>), pp. 161–168.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v3-2013-KimOK.html">ICEIS-v3-2013-KimOK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Complex Event as an Core Aspect of Enterprise Architecture — EDEMF: Event Driven Enterprise Architecture Modeling Framework (<abbr title="Hyeonsook Kim">HK</abbr>, <abbr title="Samia Oussena">SO</abbr>, <abbr title="Peter Komisarczuk">PK</abbr>), pp. 292–301.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ecir.png" alt="ECIR"/><a href="../ECIR-2013-CarpinetoR.html">ECIR-2013-CarpinetoR</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Semantic Search Log k-Anonymization with Generalized k-Cores of Query Concept Graph (<abbr title="Claudio Carpineto">CC</abbr>, <abbr title="Giovanni Romano">GR</abbr>), pp. 110–121.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-KMIS-2013-Aveiro.html">KDIR-KMIS-2013-Aveiro</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Enterprise Ontology and DEMO — Benefits, Core Concepts and a Case-study (<abbr title="David Aveiro">DA</abbr>), pp. 1–7.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/keod.png" alt="KEOD"/><a href="../KEOD-2013-ChulyadyoHB.html">KEOD-2013-ChulyadyoHB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Core Ontology based Approach for Treating the Flatness of Automatically Built Ontology (<abbr title="Rajani Chulyadyo">RC</abbr>, <abbr title="Mounira Harzallah">MH</abbr>, <abbr title="Giuseppe Berio">GB</abbr>), pp. 316–323.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2013-NieYAZF.html">MoDELS-2013-NieYAZF</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Constraints: The Core of Supporting Automated Product Configuration of Cyber-Physical Systems (<abbr title="Kunming Nie">KN</abbr>, <abbr title="Tao Yue">TY</abbr>, <abbr title="Shaukat Ali">SA</abbr>, <abbr title="Li Zhang">LZ</abbr>, <abbr title="Zhiqiang Fan">ZF</abbr>), pp. 370–387.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2013-GruberB.html">ECOOP-2013-GruberB</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Ownership-Based Isolation for Concurrent Actors on Multi-core Machines (<abbr title="Olivier Gruber">OG</abbr>, <abbr title="Fabienne Boyer">FB</abbr>), pp. 281–301.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2013-ClebschD.html">OOPSLA-2013-ClebschD</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Fully concurrent garbage collection of actors on many-core machines (<abbr title="Sylvan Clebsch">SC</abbr>, <abbr title="Sophia Drossopoulou">SD</abbr>), pp. 553–570.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2013-Schuppan.html">QAPL-2013-Schuppan</a> <span class="tag"><a href="../tag/ltl.html" title="ltl">#ltl</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Enhancing Unsatisfiable Cores for LTL with Information on Temporal Relevance (<abbr title="Viktor Schuppan">VS</abbr>), pp. 49–65.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-AzarianCWB.html">SAC-2013-AzarianCWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An FPGA-based multi-core approach for pipelining computing stages (<abbr title="Ali Azarian">AA</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Stephan Werner">SW</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 1533–1540.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-BusseSDMR.html">SAC-2013-BusseSDMR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Analyzing resource interdependencies in multi-core architectures to improve scheduling decisions (<abbr title="Anselm Busse">AB</abbr>, <abbr title="Jan Hendrik Schönherr">JHS</abbr>, <abbr title="Matthias Diener">MD</abbr>, <abbr title="Gero Mühl">GM</abbr>, <abbr title="Jan Richling">JR</abbr>), pp. 1595–1602.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-FanTCS.html">SAC-2013-FanTCS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Energy-aware real-time task synchronization in multi-core embedded systems (<abbr title="Lin-Fong Fan">LFF</abbr>, <abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Shian-Shing Shyu">SSS</abbr>), pp. 1493–1498.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-JangKRLSKPC.html">SAC-2013-JangKRLSKPC</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>An efficient similarity comparison based on core API calls (<abbr title="Minwoo Jang">MJ</abbr>, <abbr title="Joongjin Kook">JK</abbr>, <abbr title="Samin Ryu">SR</abbr>, <abbr title="Kahyun Lee">KL</abbr>, <abbr title="Sung Shin">SS</abbr>, <abbr title="Ahreum Kim">AK</abbr>, <abbr title="Youngsu Park">YP</abbr>, <abbr title="Eig Hyun Cho">EHC</abbr>), pp. 1634–1638.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-ShihL.html">SAC-2013-ShihL</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>nuKernel: MicroKernel for multi-core DSP SoCs with load sharing and priority interrupts (<abbr title="Chi-Sheng Shih">CSS</abbr>, <abbr title="Hsin-Yu Lai">HYL</abbr>), pp. 1525–1532.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2013-KangW.html">ASPLOS-2013-KangW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>To hardware prefetch or not to prefetch?: a virtualized environment study and core binding approach (<abbr title="Hui Kang">HK</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>), pp. 357–368.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2013-ParkBCLN.html">ASPLOS-2013-ParkBCLN</a> <span class="tag"><a href="../tag/harmful.html" title="harmful">#harmful</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems (<abbr title="Heekwon Park">HP</abbr>, <abbr title="Seungjae Baek">SB</abbr>, <abbr title="Jongmoo Choi">JC</abbr>, <abbr title="Donghee Lee">DL</abbr>, <abbr title="Sam H. Noh">SHN</abbr>), pp. 181–192.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AbeyratneDLSGDBM.html">HPCA-2013-AbeyratneDLSGDBM</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Scaling towards kilo-core processors with asymmetric high-radix topologies (<abbr title="Nilmini Abeyratne">NA</abbr>, <abbr title="Reetuparna Das">RD</abbr>, <abbr title="Qingkun Li">QL</abbr>, <abbr title="Korey Sewell">KS</abbr>, <abbr title="Bharan Giridhar">BG</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 496–507.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AnsariFGTM.html">HPCA-2013-AnsariFGTM</a> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Illusionist: Transforming lightweight cores into aggressive cores on demand (<abbr title="Amin Ansari">AA</abbr>, <abbr title="Shuguang Feng">SF</abbr>, <abbr title="Shantanu Gupta">SG</abbr>, <abbr title="Josep Torrellas">JT</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 436–447.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-CragoALP.html">HPCA-2013-CragoALP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors (<abbr title="Neal Clayton Crago">NCC</abbr>, <abbr title="Omid Azizi">OA</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 294–305.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-DasAMKA.html">HPCA-2013-DasAMKA</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Application-to-core mapping policies to reduce memory system interference in multi-core systems (<abbr title="Reetuparna Das">RD</abbr>, <abbr title="Rachata Ausavarungnirun">RA</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Akhilesh Kumar">AK</abbr>, <abbr title="Mani Azimi">MA</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-GoswamiCL.html">HPCA-2013-GoswamiCL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Power-performance co-optimization of throughput core architecture using resistive memory (<abbr title="Nilanjan Goswami">NG</abbr>, <abbr title="Bingyi Cao">BC</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 342–353.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-KhanAWKJ.html">HPCA-2013-KhanAWKJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving multi-core performance using mixed-cell cache architecture (<abbr title="Samira Manabi Khan">SMK</abbr>, <abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Jaydeep Kulkarni">JK</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>), pp. 119–130.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2013-GillLHNGL.html">HPDC-2013-GillLHNGL</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalanytics: a declarative multi-core platform for scalable composable traffic analytics (<abbr title="Harjot Gill">HG</abbr>, <abbr title="Dong Lin">DL</abbr>, <abbr title="Xianglong Han">XH</abbr>, <abbr title="Cam Nguyen">CN</abbr>, <abbr title="Tanveer Gill">TG</abbr>, <abbr title="Boon Thau Loo">BTL</abbr>), pp. 61–72.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2013-Beemster.html">LCTES-2013-Beemster</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>The role of C in the dark ages of multi-core (<abbr title="Marcel Beemster">MB</abbr>), pp. 89–90.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2013-FriedleyHBLM.html">PPoPP-2013-FriedleyHBLM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Ownership passing: efficient distributed memory programming on multi-core systems (<abbr title="Andrew Friedley">AF</abbr>, <abbr title="Torsten Hoefler">TH</abbr>, <abbr title="Greg Bronevetsky">GB</abbr>, <abbr title="Andrew Lumsdaine">AL</abbr>, <abbr title="Ching-Chen Ma">CCM</abbr>), pp. 177–186.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2013-LaarmanODLP.html">CAV-2013-LaarmanODLP</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multi-core Emptiness Checking of Timed Büchi Automata Using Inclusion Abstraction (<abbr title="Alfons Laarman">AL</abbr>, <abbr title="Mads Chr. Olesen">MCO</abbr>, <abbr title="Andreas Engelbredt Dalsgaard">AED</abbr>, <abbr title="Kim Guldstrand Larsen">KGL</abbr>, <abbr title="Jaco van de Pol">JvdP</abbr>), pp. 968–983.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2013-RosslerZFZC.html">ICST-2013-RosslerZFZC</a></dt><dd>Reconstructing Core Dumps (<abbr title="Jeremias Rößler">JR</abbr>, <abbr title="Andreas Zeller">AZ</abbr>, <abbr title="Gordon Fraser">GF</abbr>, <abbr title="Cristian Zamfir">CZ</abbr>, <abbr title="George Candea">GC</abbr>), pp. 114–123.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2013-IgnatievJM.html">SAT-2013-IgnatievJM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Quantified Maximum Satisfiability: — A Core-Guided Approach (<abbr title="Alexey Ignatiev">AI</abbr>, <abbr title="Mikolás Janota">MJ</abbr>, <abbr title="João Marques-Silva">JMS</abbr>), pp. 250–266.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/tlca.png" alt="TLCA"/><a href="../TLCA-2013-Peyton-Jones.html">TLCA-2013-Peyton-Jones</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span></dt><dd>Type-Directed Compilation in the Wild: Haskell and Core (<abbr title="Simon L. Peyton Jones">SLPJ</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-GhasemiSSK.html">DAC-2012-GhasemiSSK</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Cost-effective power delivery to support per-core voltage domains for power-constrained processors (<abbr title="Hamid Reza Ghasemi">HRG</abbr>, <abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Michael J. Schulte">MJS</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MelpignanoBFJLHCD.html">DAC-2012-MelpignanoBFJLHCD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications (<abbr title="Diego Melpignano">DM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Eric Flamand">EF</abbr>, <abbr title="Bruno Jego">BJ</abbr>, <abbr title="Thierry Lepley">TL</abbr>, <abbr title="Germain Haugou">GH</abbr>, <abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Denis Dutoit">DD</abbr>), pp. 1137–1142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AnagnostopoulosBKS.html">DATE-2012-AnagnostopoulosBKS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A divide and conquer based distributed run-time mapping methodology for many-core platforms (<abbr title="Iraklis Anagnostopoulos">IA</abbr>, <abbr title="Alexandros Bartzas">AB</abbr>, <abbr title="Georgios Kathareios">GK</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BolchiniMS.html">DATE-2012-BolchiniMS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>An adaptive approach for online fault management in many-core architectures (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Antonio Miele">AM</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 1429–1432.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BoseBDGHJNRSVW.html">DATE-2012-BoseBDGHJNRSVW</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management of multi-core chips: Challenges and pitfalls (<abbr title="Pradip Bose">PB</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="John A. Darringer">JAD</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Indira Nair">IN</abbr>, <abbr title="Jude A. Rivers">JAR</abbr>, <abbr title="Jeonghee Shin">JS</abbr>, <abbr title="Augusto Vega">AV</abbr>, <abbr title="Alan J. Weger">AJW</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenMM.html">DATE-2012-ChenMM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Online scheduling for multi-core shared reconfigurable fabric (<abbr title="Liang Chen">LC</abbr>, <abbr title="Thomas Marconi">TM</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DoganCRBA.html">DATE-2012-DoganCRBA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/health.html" title="health">#health</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Multi-core architecture design for ultra-low-power wearable health monitoring systems (<abbr title="Ahmed Yasir Dogan">AYD</abbr>, <abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Andreas Burg">AB</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 988–993.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DrumlSWGH.html">DATE-2012-DrumlSWGH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Estimation based power and supply voltage management for future RF-powered multi-core smart cards (<abbr title="Norbert Druml">ND</abbr>, <abbr title="Christian Steger">CS</abbr>, <abbr title="Reinhold Weiß">RW</abbr>, <abbr title="Andreas Genser">AG</abbr>, <abbr title="Josef Haid">JH</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-FanQ.html">DATE-2012-FanQ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Harmonic semi-partitioned scheduling for fixed-priority real-time tasks on multi-core platform (<abbr title="Ming Fan">MF</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HameedBH.html">DATE-2012-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic cache management in multi-core architectures through run-time adaptation (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JovicYMELA.html">DATE-2012-JovicYMELA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid simulation for extensible processor cores (<abbr title="Jovana Jovic">JJ</abbr>, <abbr title="Sergey Yakoushkin">SY</abbr>, <abbr title="Luis Gabriel Murillo">LGM</abbr>, <abbr title="Juan Fernando Eusse">JFE</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuFQ.html">DATE-2012-LiuFQ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Neighbor-aware dynamic thermal management for multi-core platform (<abbr title="Guanglei Liu">GL</abbr>, <abbr title="Ming Fan">MF</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MarongiuBB.html">DATE-2012-MarongiuBB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and lightweight support for nested parallelism on cluster-based embedded many-cores (<abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Paolo Burgio">PB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 105–110.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PourshaghaghiFG.html">DATE-2012-PourshaghaghiFG</a></dt><dd>Sliding-Mode Control to Compensate PVT Variations in dual core systems (<abbr title="Hamid Reza Pourshaghaghi">HRP</abbr>, <abbr title="Hamed Fatemi">HF</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1048–1053.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SinkarWK.html">DATE-2012-SinkarWK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Workload-aware voltage regulator optimization for power efficient multi-core processors (<abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Hao Wang">HW</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 1134–1137.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WernerOGHB.html">DATE-2012-WernerOGHB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems (<abbr title="Stephan Werner">SW</abbr>, <abbr title="Oliver Oey">OO</abbr>, <abbr title="Diana Göhringer">DG</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2012-AlbutiuKN.html">VLDB-2012-AlbutiuKN</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Massively Parallel Sort-Merge Joins in Main Memory Multi-Core Database Systems (<abbr title="Martina-Cezara Albutiu">MCA</abbr>, <abbr title="Alfons Kemper">AK</abbr>, <abbr title="Thomas Neumann">TN</abbr>), pp. 1064–1075.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2012-BhawalkarKLRS.html">ICALP-v2-2012-BhawalkarKLRS</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span></dt><dd>Preventing Unraveling in Social Networks: The Anchored k-Core Problem (<abbr title="Kshipra Bhawalkar">KB</abbr>, <abbr title="Jon M. Kleinberg">JMK</abbr>, <abbr title="Kevin Lewi">KL</abbr>, <abbr title="Tim Roughgarden">TR</abbr>, <abbr title="Aneesh Sharma">AS</abbr>), pp. 440–451.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2012-SculthorpeFG.html">IFL-2012-SculthorpeFG</a> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span> <span class="tag"><a href="../tag/program%20transformation.html" title="program transformation">#program transformation</a></span></dt><dd>The HERMIT in the Tree — Mechanizing Program Transformations in the GHC Core Language (<abbr title="Neil Sculthorpe">NS</abbr>, <abbr title="Andrew Farmer">AF</abbr>, <abbr title="Andy Gill">AG</abbr>), pp. 86–103.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2012-HuHXLUZ.html">CIKM-2012-HuHXLUZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>Finding nuggets in IP portfolios: core patent mining through textual temporal analysis (<abbr title="Po Hu">PH</abbr>, <abbr title="Minlie Huang">MH</abbr>, <abbr title="Peng Xu">PX</abbr>, <abbr title="Weichang Li">WL</abbr>, <abbr title="Adam K. Usadi">AKU</abbr>, <abbr title="Xiaoyan Zhu">XZ</abbr>), pp. 1819–1823.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2012-RoyTA.html">KDD-2012-RoyTA</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient frequent item counting in multi-core hardware (<abbr title="Pratanu Roy">PR</abbr>, <abbr title="Jens Teubner">JT</abbr>, <abbr title="Gustavo Alonso">GA</abbr>), pp. 1451–1459.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-2012-Patel-Schneider.html">KDIR-2012-Patel-Schneider</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Challenges in the Core of Ontology Support Systems (<abbr title="Peter F. Patel-Schneider">PFPS</abbr>).</dd> 
<dt><img src="../stuff/kmis.png" alt="KMIS"/><a href="../KMIS-2012-StroetmannHL.html">KMIS-2012-StroetmannHL</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Medical Knowledge — A Core Asset for Healthcare Industry (<abbr title="Brigitte Stroetmann">BS</abbr>, <abbr title="Anja Hasler">AH</abbr>, <abbr title="Alena Leinfelder">AL</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2012-VegiFCOB.html">SEKE-2012-VegiFCOB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DC2AP: A Dublin Core Application Profile to Analysis Patterns (<abbr title="Lucas Francisco da Matta Vegi">LFdMV</abbr>, <abbr title="Jugurta Lisboa Filho">JLF</abbr>, <abbr title="Glauber Luis da Silva Costa">GLdSC</abbr>, <abbr title="Alcione de Paiva Oliveira">AdPO</abbr>, <abbr title="José Luís Braga">JLB</abbr>), pp. 511–516.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ecmfa.png" alt="ECMFA"/><a href="../ECMFA-2012-Seidewitz.html">ECMFA-2012-Seidewitz</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Executable UML: From Multi-domain to Multi-core (<abbr title="Ed Seidewitz">ES</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-HojsgaardH.html">SAC-2012-HojsgaardH</a></dt><dd>Core BPEL: syntactic simplification of WS-BPEL 2.0 (<abbr title="Espen Højsgaard">EH</abbr>, <abbr title="Tim Hallwyl">TH</abbr>), pp. 1984–1991.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-HomayounKSLT.html">HPCA-2012-HomayounKSLT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Dynamically heterogeneous cores through 3D resource pooling (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Vasileios Kontorinis">VK</abbr>, <abbr title="Amirali Shayan">AS</abbr>, <abbr title="Ta-Wei Lin">TWL</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 323–334.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-MillerPTST.html">HPCA-2012-MillerPTST</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips (<abbr title="Timothy N. Miller">TNM</abbr>, <abbr title="Xiang Pan">XP</abbr>, <abbr title="Renji Thomas">RT</abbr>, <abbr title="Naser Sedaghati">NS</abbr>, <abbr title="Radu Teodorescu">RT</abbr>), pp. 27–38.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-BaeXDL.html">HPDC-2012-BaeXDL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Dynamic adaptive virtual core mapping to improve power, energy, and performance in multi-socket multicores (<abbr title="Chang Bae">CB</abbr>, <abbr title="Lei Xia">LX</abbr>, <abbr title="Peter A. Dinda">PAD</abbr>, <abbr title="John R. Lange">JRL</abbr>), pp. 247–258.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2012-ZhouD.html">ISMM-2012-ZhouD</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Memory management for many-core processors with software configurable locality policies (<abbr title="Jin Zhou">JZ</abbr>, <abbr title="Brian Demsky">BD</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-KyleBFLT.html">LCTES-2012-KyleBFLT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation (<abbr title="Stephen C. Kyle">SCK</abbr>, <abbr title="Igor Böhm">IB</abbr>, <abbr title="Björn Franke">BF</abbr>, <abbr title="Hugh Leather">HL</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>), pp. 21–30.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2012-Kapritsos0QCAD.html">OSDI-2012-Kapritsos0QCAD</a> <span class="tag"><a href="../tag/all%20about.html" title="all about">#all about</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span></dt><dd>All about Eve: Execute-Verify Replication for Multi-Core Servers (<abbr title="Manos Kapritsos">MK</abbr>, <abbr title="Yang Wang">YW</abbr>, <abbr title="Vivien Quéma">VQ</abbr>, <abbr title="Allen Clement">AC</abbr>, <abbr title="Lorenzo Alvisi">LA</abbr>, <abbr title="Mike Dahlin">MD</abbr>), pp. 237–250.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-WernsingS.html">PPoPP-2012-WernsingS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RACECAR: a heuristic for automatic function specialization on multi-core heterogeneous systems (<abbr title="John Robert Wernsing">JRW</abbr>, <abbr title="Greg Stitt">GS</abbr>), pp. 321–322.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2012-HashemianKA.html">ICST-2012-HashemianKA</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Overcoming Web Server Benchmarking Challenges in the Multi-core Era (<abbr title="Raoufehsadat Hashemian">RH</abbr>, <abbr title="Diwakar Krishnamurthy">DK</abbr>, <abbr title="Martin F. Arlitt">MFA</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2012-MorgadoHM.html">SAT-2012-MorgadoHM</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Improvements to Core-Guided Binary Search for MaxSAT (<abbr title="António Morgado">AM</abbr>, <abbr title="Federico Heras">FH</abbr>, <abbr title="João Marques-Silva">JMS</abbr>), pp. 284–297.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2011-MacleanIG.html">ASE-2011-MacleanIG</a> <span class="tag"><a href="../tag/animation.html" title="animation">#animation</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/pointer.html" title="pointer">#pointer</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>The CORE system: Animation and functional correctness of pointer programs (<abbr title="Ewen Maclean">EM</abbr>, <abbr title="Andrew Ireland">AI</abbr>, <abbr title="Gudmund Grov">GG</abbr>), pp. 588–591.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChenM.html">DAC-2011-ChenM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Shared reconfigurable fabric for multi-core customization (<abbr title="Liang Chen">LC</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DeOrioABP.html">DAC-2011-DeOrioABP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Konstantinos Aisopos">KA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HsuLFWHHY.html">DAC-2011-HsuLFWHHY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs (<abbr title="Chen-Wei Hsu">CWH</abbr>, <abbr title="Jia-Lu Liao">JLL</abbr>, <abbr title="Shan-Chien Fang">SCF</abbr>, <abbr title="Chia-Chien Weng">CCW</abbr>, <abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Wen-Tsan Hsieh">WTH</abbr>, <abbr title="Jen-Chieh Yeh">JCY</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-SaripalliMDN.html">DAC-2011-SaripalliMDN</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores (<abbr title="Vinay Saripalli">VS</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 729–734.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WangMR.html">DAC-2011-WangMR</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems (<abbr title="Weixun Wang">WW</abbr>, <abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Sanjay Ranka">SR</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WuWFT.html">DAC-2011-WuWFT</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation (<abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Peng-Chih Wang">PCW</abbr>, <abbr title="Cheng-Yang Fu">CYF</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ClermidyDDLV.html">DATE-2011-ClermidyDDLV</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>3D Embedded multi-core: Some perspectives (<abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Florian Darve">FD</abbr>, <abbr title="Denis Dutoit">DD</abbr>, <abbr title="Walid Lafi">WL</abbr>, <abbr title="Pascal Vivet">PV</abbr>), pp. 1327–1332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FuWT.html">DATE-2011-FuWT</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems (<abbr title="Cheng-Yang Fu">CYF</abbr>, <abbr title="Meng-Huan Wu">MHW</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HameedFH.html">DATE-2011-HameedFH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Dynamic thermal management in 3D multi-core architecture through run-time adaptation (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HanumaiahV.html">DATE-2011-HanumaiahV</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Reliability-aware thermal management for hard real-time applications on multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-JahnFH.html">DATE-2011-JahnFH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>CARAT: Context-aware runtime adaptive task migration for multi core architectures (<abbr title="Janmartin Jahn">JJ</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 515–520.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LeupersEMSTC.html">DATE-2011-LeupersEMSTC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Virtual Manycore platforms: Moving towards 100+ processor cores (<abbr title="Rainer Leupers">RL</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Frank Schirrmeister">FS</abbr>, <abbr title="Nigel P. Topham">NPT</abbr>, <abbr title="Xiaotao Chen">XC</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LungHKC.html">DATE-2011-LungHKC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization (<abbr title="Chiao-Ling Lung">CLL</abbr>, <abbr title="Yi-Lun Ho">YLH</abbr>, <abbr title="Ding-Ming Kwai">DMK</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShafiqueBAH.html">DATE-2011-ShafiqueBAH</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Minority-Game-based resource allocation for run-time reconfigurable multi-core processors (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Waheed Ahmed">WA</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1261–1266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-StattelmannBR.html">DATE-2011-StattelmannBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast and accurate resource conflict simulation for performance analysis of multi-core systems (<abbr title="Stefan Stattelmann">SS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 210–215.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2011-BlanasLP.html">SIGMOD-2011-BlanasLP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Design and evaluation of main memory hash join algorithms for multi-core CPUs (<abbr title="Spyros Blanas">SB</abbr>, <abbr title="Yinan Li">YL</abbr>, <abbr title="Jignesh M. Patel">JMP</abbr>), pp. 37–48.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-SewallCKSD.html">VLDB-2011-SewallCKSD</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors (<abbr title="Jason Sewall">JS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 795–806.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2012-KruegerKGSSCPDZ11.html">VLDB-2012-KruegerKGSSCPDZ11</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Updates on Read-Optimized Databases Using Multi-Core CPUs (<abbr title="Jens Krüger">JK</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Martin Grund">MG</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="David Schwalb">DS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Hasso Plattner">HP</abbr>, <abbr title="Pradeep Dubey">PD</abbr>, <abbr title="Alexander Zeier">AZ</abbr>), pp. 61–72.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2011-JiangGH.html">CSCW-2011-JiangGH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>The video of Xland: two core use cases of 3D blog (<abbr title="Yufei Jiang">YJ</abbr>, <abbr title="Ruizhi Gao">RG</abbr>, <abbr title="Yuan Huang">YH</abbr>), pp. 583–584.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2011-JunuzovicD.html">CSCW-2011-JunuzovicD</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling in variable-core collaborative systems (<abbr title="Sasa Junuzovic">SJ</abbr>, <abbr title="Prasun Dewan">PD</abbr>), pp. 543–552.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/caise.png" alt="CAiSE"/><a href="../CAiSE-2011-QureshiJP.html">CAiSE-2011-QureshiJP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Requirements Engineering for Self-Adaptive Systems: Core Ontology and Problem Statement (<abbr title="Nauman A. Qureshi">NAQ</abbr>, <abbr title="Ivan Jureta">IJ</abbr>, <abbr title="Anna Perini">AP</abbr>), pp. 33–47.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v3-2011-ShenYZT.html">ICEIS-v3-2011-ShenYZT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Analysis of Core Documents in Information Security Based on Mapping Knowledge Domains (<abbr title="Hong-Zhou Shen">HZS</abbr>, <abbr title="Qin-Jian Yuan">QJY</abbr>, <abbr title="Qian-Jin Zong">QJZ</abbr>, <abbr title="Ling-yu Tong">LyT</abbr>), pp. 421–427.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2011-KrulisLBSS.html">CIKM-2011-KrulisLBSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Processing the signature quadratic form distance on many-core GPU architectures (<abbr title="Martin Krulis">MK</abbr>, <abbr title="Jakub Lokoc">JL</abbr>, <abbr title="Christian Beecks">CB</abbr>, <abbr title="Tomás Skopal">TS</abbr>, <abbr title="Thomas Seidl">TS</abbr>), pp. 2373–2376.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-2011-MauleKR.html">KDIR-2011-MauleKR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automated Approach for Whole Brain Infarction Core Delineation — Using Non-contrast and Computed Tomography Angiography (<abbr title="Petr Maule">PM</abbr>, <abbr title="Jana Klecková">JK</abbr>, <abbr title="Vladimir Rohan">VR</abbr>), pp. 433–437.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2011-Kaivola.html">PADL-2011-Kaivola</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Intel CoreTM i7 Processor Execution Engine Validation in a Functional Language Based Formal Framework (<abbr title="Roope Kaivola">RK</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-ChuHLCHC.html">SAC-2011-ChuHLCHC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A pattern-based verification approach for a multi-core system development (<abbr title="Peng-Hua Chu">PHC</abbr>, <abbr title="Nien-Lin Hsueh">NLH</abbr>, <abbr title="Chien-Ching Lee">CCL</abbr>, <abbr title="Min-Ju Chuang">MJC</abbr>, <abbr title="Pao-Ann Hsiung">PAH</abbr>, <abbr title="William C. Chu">WCC</abbr>), pp. 49–53.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-LeeLS.html">SAC-2011-LeeLS</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Preemptibility-aware responsive multi-core scheduling (<abbr title="Jupyung Lee">JL</abbr>, <abbr title="Geunsik Lim">GL</abbr>, <abbr title="Sang-bum Suh">SbS</abbr>), pp. 748–749.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-ViroliBC.html">SAC-2011-ViroliBC</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Core operational semantics of Proto (<abbr title="Mirko Viroli">MV</abbr>, <abbr title="Jacob Beal">JB</abbr>, <abbr title="Matteo Casadei">MC</abbr>), pp. 1325–1332.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/please.png" alt="PLEASE"/><a href="../PLEASE-2011-StallingerNSK.html">PLEASE-2011-StallingerNSK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Migrating towards evolving software product lines: challenges of an SME in a core customer-driven industrial systems engineering context (<abbr title="Fritz Stallinger">FS</abbr>, <abbr title="Robert Neumann">RN</abbr>, <abbr title="Robert Schossleitner">RS</abbr>, <abbr title="Stephan Kriener">SK</abbr>), pp. 20–24.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-KamruzzamanST.html">ASPLOS-2011-KamruzzamanST</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Inter-core prefetching for multicore processors using migrating helper threads (<abbr title="Md Kamruzzaman">MK</abbr>, <abbr title="Steven Swanson">SS</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 393–404.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-WuHBW.html">CGO-2011-WuHBW</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing (<abbr title="Youfeng Wu">YW</abbr>, <abbr title="Shiliang Hu">SH</abbr>, <abbr title="Edson Borin">EB</abbr>, <abbr title="Cheng Wang">CW</abbr>), pp. 236–245.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-FerdmanLBF.html">HPCA-2011-FerdmanLBF</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Cuckoo directory: A scalable directory for many-core systems (<abbr title="Michael Ferdman">MF</abbr>, <abbr title="Pejman Lotfi-Kamran">PLK</abbr>, <abbr title="Ken Balet">KB</abbr>, <abbr title="Babak Falsafi">BF</abbr>), pp. 169–180.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-LiZCL.html">HPCA-2011-LiZCL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>SolarCore: Solar energy driven multi-core architecture power management (<abbr title="Chao Li">CL</abbr>, <abbr title="Wangyuan Zhang">WZ</abbr>, <abbr title="Chang-Burm Cho">CBC</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-MadanBBA.html">HPCA-2011-MadanBBA</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for guarded power gating for multi-core processors (<abbr title="Niti Madan">NM</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 291–300.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2011-AlvarezBGMNA.html">HPDC-2011-AlvarezBGMNA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span></dt><dd>Design space exploration for aggressive core replication schemes in CMPs (<abbr title="Lluc Alvarez">LA</abbr>, <abbr title="Ramon Bertran">RB</abbr>, <abbr title="Marc González">MG</abbr>, <abbr title="Xavier Martorell">XM</abbr>, <abbr title="Nacho Navarro">NN</abbr>, <abbr title="Eduard Ayguadé">EA</abbr>), pp. 269–270.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2011-Mutlu.html">ISMM-2011-Mutlu</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory systems in the many-core era: challenges, opportunities, and solution directions (<abbr title="Onur Mutlu">OM</abbr>), pp. 77–78.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2011-SingerKBL.html">ISMM-2011-SingerKBL</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Garbage collection auto-tuning for Java mapreduce on multi-cores (<abbr title="Jeremy Singer">JS</abbr>, <abbr title="George Kovoor">GK</abbr>, <abbr title="Gavin Brown">GB</abbr>, <abbr title="Mikel Luján">ML</abbr>), pp. 109–118.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-SarkarMR.html">LCTES-2011-SarkarMR</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predictable task migration for locked caches in multi-core systems (<abbr title="Abhik Sarkar">AS</abbr>, <abbr title="Frank Müller">FM</abbr>, <abbr title="Harini Ramaprasad">HR</abbr>), pp. 131–140.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-RyvchinS.html">SAT-2011-RyvchinS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Faster Extraction of High-Level Minimal Unsatisfiable Cores (<abbr title="Vadim Ryvchin">VR</abbr>, <abbr title="Ofer Strichman">OS</abbr>), pp. 174–187.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChenXDM.html">DAC-2010-ChenXDM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance and power modeling in a multi-programmed multi-core environment (<abbr title="Xi Chen">XC</abbr>, <abbr title="Chi Xu">CX</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Zhuoqing Morley Mao">ZMM</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-FonsecaDBGPVB.html">DAC-2010-FonsecaDBGPVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A statistical simulation method for reliability analysis of SRAM core-cells (<abbr title="Renan Alves Fonseca">RAF</abbr>, <abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Alberto Bosio">AB</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Nabil Badereddine">NB</abbr>), pp. 853–856.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GeMQ.html">DAC-2010-GeMQ</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Distributed task migration for thermal management in many-core systems (<abbr title="Yang Ge">YG</abbr>, <abbr title="Parth Malani">PM</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-IhrigMJ.html">DAC-2010-IhrigMJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated modeling and emulation of interconnect designs for many-core chip multiprocessors (<abbr title="Colin J. Ihrig">CJI</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KochteSWZ.html">DAC-2010-KochteSWZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient fault simulation on many-core processors (<abbr title="Michael A. Kochte">MAK</abbr>, <abbr title="Marcel Schaal">MS</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Christian G. Zoellin">CGZ</abbr>), pp. 380–385.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-SchranzhoferPCTC.html">DAC-2010-SchranzhoferPCTC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case response time analysis of resource access models in multi-core systems (<abbr title="Andreas Schranzhofer">AS</abbr>, <abbr title="Rodolfo Pellizzoni">RP</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Marco Caccamo">MC</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-TruongB.html">DAC-2010-TruongB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit modeling for practical many-core architecture design exploration (<abbr title="Dean Truong">DT</abbr>, <abbr title="Bevan M. Baas">BMB</abbr>), pp. 627–628.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YuP.html">DAC-2010-YuP</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms (<abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangL.html">DAC-2010-ZhangL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A multilayer nanophotonic interconnection network for on-chip many-core communications (<abbr title="Xiang Zhang">XZ</abbr>, <abbr title="Ahmed Louri">AL</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhaoDX.html">DAC-2010-ZhaoDX</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Cost-aware three-dimensional (3D) many-core multiprocessor design (<abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BonfiettiBLM.html">DATE-2010-BonfiettiBLM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms (<abbr title="Alessio Bonfietti">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Michele Lombardi">ML</abbr>, <abbr title="Michela Milano">MM</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLJC.html">DATE-2010-ChenLJC</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller (<abbr title="Xiaowen Chen">XC</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Shuming Chen">SC</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-CollinsVC.html">DATE-2010-CollinsVC</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Recursion-driven parallel code generation for multi-core platforms (<abbr title="Rebecca L. Collins">RLC</abbr>, <abbr title="Bharadwaj Vellore">BV</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-EguiaTSPT.html">DATE-2010-EguiaTSPT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>General behavioral thermal modeling and characterization for multi-core microprocessor design (<abbr title="Thom Jefferson A. Eguia">TJAE</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Eduardo H. Pacheco">EHP</abbr>, <abbr title="Murli Tirumala">MT</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HePE.html">DATE-2010-HePE</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Multi-temperature testing for core-based system-on-chip (<abbr title="Zhiyuan He">ZH</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Petru Eles">PE</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KranenburgL.html">DATE-2010-KranenburgL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture (<abbr title="Tamar Kranenburg">TK</abbr>, <abbr title="René van Leuken">RvL</abbr>), pp. 997–1000.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiSC.html">DATE-2010-LiSC</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Exploiting local logic structures to optimize multi-core SoC floorplanning (<abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Sampada Sonalkar">SS</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LoiB.html">DATE-2010-LoiB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient distributed memory interface for many-core platform with 3D stacked DRAM (<abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MarianiAVYPSZ.html">DATE-2010-MarianiAVYPSZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>An industrial design space exploration framework for supporting run-time resource management on multi-core systems (<abbr title="Giovanni Mariani">GM</abbr>, <abbr title="Prabhat Avasare">PA</abbr>, <abbr title="Geert Vanmeerbeeck">GV</abbr>, <abbr title="Chantal Ykman-Couvreur">CYC</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MullerBGRNZB.html">DATE-2010-MullerBGRNZB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation (<abbr title="Matthias Müller">MM</abbr>, <abbr title="Axel G. Braun">AGB</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Dennis Nienhüser">DN</abbr>, <abbr title="Johann Marius Zöllner">JMZ</abbr>, <abbr title="Oliver Bringmann">OB</abbr>), pp. 532–537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangYDHRL.html">DATE-2010-ZhangYDHRL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yue Yu">YY</abbr>, <abbr title="Jianbo Dong">JD</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Shangping Ren">SR</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1566–1571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/paste.png" alt="PASTE"/><a href="../PASTE-2010-HaC.html">PASTE-2010-HaC</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/dynamic%20analysis.html" title="dynamic analysis">#dynamic analysis</a></span></dt><dd>Opportunities for concurrent dynamic analysis with explicit inter-core communication (<abbr title="Jungwoo Ha">JH</abbr>, <abbr title="Stephen P. Crago">SPC</abbr>), pp. 17–20.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2010-ZhouD.html">PLDI-2010-ZhouD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Bamboo: a data-centric, object-oriented approach to many-core software (<abbr title="Jin Zhou">JZ</abbr>, <abbr title="Brian Demsky">BD</abbr>), pp. 388–399.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2010-GrandoniR.html">ICALP-v1-2010-GrandoniR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Network Design via Core Detouring for Problems without a Core (<abbr title="Fabrizio Grandoni">FG</abbr>, <abbr title="Thomas Rothvoß">TR</abbr>), pp. 490–502.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2010-LiYBWZL.html">SIGAda-2010-LiYBWZL</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Extending Ada to support multi-core based monitoring and fault tolerance (<abbr title="You Li">YL</abbr>, <abbr title="Lu Yang">LY</abbr>, <abbr title="Lei Bu">LB</abbr>, <abbr title="Linzhang Wang">LW</abbr>, <abbr title="Jianhua Zhao">JZ</abbr>, <abbr title="Xuandong Li">XL</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-SuS.html">ICPR-2010-SuS</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Latent Fingerprint Core Point Prediction Based on Gaussian Processes (<abbr title="Chang Su">CS</abbr>, <abbr title="Sargur N. Srihari">SNS</abbr>), pp. 1634–1637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2010-Cooke.html">SEKE-2010-Cooke</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>The multi-core programming challenge (<abbr title="Daniel Cooke">DC</abbr>), pp. 3–4.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2010-McIlroyS.html">OOPSLA-2010-McIlroyS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Hera-JVM: a runtime system for heterogeneous multi-core architectures (<abbr title="Ross McIlroy">RM</abbr>, <abbr title="Joe Sventek">JS</abbr>), pp. 205–222.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-DaniVAS.html">SAC-2010-DaniVAS</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Accelerating multi-core simulators (<abbr title="Aparna Mandke Dani">AMD</abbr>, <abbr title="Keshavan Varadarajan">KV</abbr>, <abbr title="Bharadwaj Amrutur">BA</abbr>, <abbr title="Y. N. Srikant">YNS</abbr>), pp. 2377–2382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-WeiYKHC.html">SAC-2010-WeiYKHC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient real-time scheduling of multimedia tasks on multi-core processors (<abbr title="Yi-Hung Wei">YHW</abbr>, <abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>, <abbr title="Shih-Hao Hung">SHH</abbr>, <abbr title="Yuan-Hua Chu">YHC</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/splc.png" alt="SPLC"/><a href="../SPLC-2010-McGregor.html">SPLC-2010-McGregor</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>The Many Paths to Quality Core Assets (<abbr title="John D. McGregor">JDM</abbr>), p. 502.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-BerganADCG.html">ASPLOS-2010-BerganADCG</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>CoreDet: a compiler and runtime system for deterministic multithreaded execution (<abbr title="Tom Bergan">TB</abbr>, <abbr title="Owen Anderson">OA</abbr>, <abbr title="Joseph Devietti">JD</abbr>, <abbr title="Luis Ceze">LC</abbr>, <abbr title="Dan Grossman">DG</abbr>), pp. 53–64.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-BhattacharjeeM.html">ASPLOS-2010-BhattacharjeeM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Inter-core cooperative TLB for chip multiprocessors (<abbr title="Abhishek Bhattacharjee">AB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 359–370.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-EbrahimiLMP.html">ASPLOS-2010-EbrahimiLMP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems (<abbr title="Eiman Ebrahimi">EE</abbr>, <abbr title="Chang Joo Lee">CJL</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 335–346.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-HuangDS.html">ASPLOS-2010-HuangDS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Orthrus: efficient software integrity protection on multi-cores (<abbr title="Ruirui C. Huang">RCH</abbr>, <abbr title="Daniel Y. Deng">DYD</abbr>, <abbr title="G. Edward Suh">GES</abbr>), pp. 371–384.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-VenkateshSGGBLST.html">ASPLOS-2010-VenkateshSGGBLST</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/maturity.html" title="maturity">#maturity</a></span></dt><dd>Conservation cores: reducing the energy of mature computations (<abbr title="Ganesh Venkatesh">GV</abbr>, <abbr title="Jack Sampson">JS</abbr>, <abbr title="Nathan Goulding">NG</abbr>, <abbr title="Saturnino Garcia">SG</abbr>, <abbr title="Vladyslav Bryksin">VB</abbr>, <abbr title="Jose Lugo-Martinez">JLM</abbr>, <abbr title="Steven Swanson">SS</abbr>, <abbr title="Michael Bedford Taylor">MBT</abbr>), pp. 205–218.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-AbellaCVCG.html">HPCA-2010-AbellaCVCG</a></dt><dd>High-Performance low-vcc in-order core (<abbr title="Jaume Abella">JA</abbr>, <abbr title="Pedro Chaparro">PC</abbr>, <abbr title="Xavier Vera">XV</abbr>, <abbr title="Javier Carretero">JC</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 1–11.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LiBKKRH.html">HPCA-2010-LiBKKRH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating system support for overlapping-ISA heterogeneous multi-core architectures (<abbr title="Tong Li">TL</abbr>, <abbr title="Paul Brett">PB</abbr>, <abbr title="Rob C. Knauerhase">RCK</abbr>, <abbr title="David A. Koufaty">DAK</abbr>, <abbr title="Dheeraj Reddy">DR</abbr>, <abbr title="Scott Hahn">SH</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2010-HuLZHX.html">HPDC-2010-HuLZHX</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>I/O scheduling model of virtual machine based on multi-core dynamic partitioning (<abbr title="Yanyan Hu">YH</abbr>, <abbr title="Xiang Long">XL</abbr>, <abbr title="Jiong Zhang">JZ</abbr>, <abbr title="Jun He">JH</abbr>, <abbr title="Li Xia">LX</abbr>), pp. 142–154.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-WernsingS.html">LCTES-2010-WernsingS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing (<abbr title="John Robert Wernsing">JRW</abbr>, <abbr title="Greg Stitt">GS</abbr>), pp. 115–124.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2010-Boyd-WickizerCMPKMZ.html">OSDI-2010-Boyd-WickizerCMPKMZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linux.html" title="linux">#linux</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An Analysis of Linux Scalability to Many Cores (<abbr title="Silas Boyd-Wickizer">SBW</abbr>, <abbr title="Austin T. Clements">ATC</abbr>, <abbr title="Yandong Mao">YM</abbr>, <abbr title="Aleksey Pesterev">AP</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>, <abbr title="Robert Morris">RM</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>), pp. 1–16.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2010-GuoZCS.html">PPoPP-2010-GuoZCS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>SLAW: a scalable locality-aware adaptive work-stealing scheduler for multi-core systems (<abbr title="Yi Guo">YG</abbr>, <abbr title="Yisheng Zhao">YZ</abbr>, <abbr title="Vincent Cavé">VC</abbr>, <abbr title="Vivek Sarkar">VS</abbr>), pp. 341–342.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2010-LeeP.html">PPoPP-2010-LeeP</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Featherweight X10: a core calculus for async-finish parallelism (<abbr title="Jonathan K. Lee">JKL</abbr>, <abbr title="Jens Palsberg">JP</abbr>), pp. 25–36.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2010-PerarnauH.html">PPoPP-2010-PerarnauH</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>KRASH: reproducible CPU load generation on many cores machines (<abbr title="Swann Perarnau">SP</abbr>, <abbr title="Guillaume Huard">GH</abbr>), pp. 327–328.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ijcar.png" alt="IJCAR"/><a href="../IJCAR-2010-GlimmHM.html">IJCAR-2010-GlimmHM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Optimized Description Logic Reasoning via Core Blocking (<abbr title="Birte Glimm">BG</abbr>, <abbr title="Ian Horrocks">IH</abbr>, <abbr title="Boris Motik">BM</abbr>), pp. 457–471.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChenJ.html">DAC-2009-ChenJ</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient program scheduling for heterogeneous multi-core processors (<abbr title="Jian Chen">JC</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>), pp. 927–930.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChouCWCCWW.html">DAC-2009-ChouCWCCWW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips (<abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Chien-Chih Chen">CCC</abbr>, <abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Yi-Chao Chan">YCC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Chao-Ching Wang">CCW</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-HanumaiahRVC.html">DAC-2009-HanumaiahRVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Throughput optimal task allocation under thermal constraints for multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Ravishankar Rao">RR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LeeK.html">DAC-2009-LeeK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating (<abbr title="Jungseob Lee">JL</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-WenCCS.html">DAC-2009-WenCCS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core (<abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Alan Peisheng Su">APS</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Berkel.html">DATE-2009-Berkel</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Multi-core for mobile phones (<abbr title="C. H. van Berkel">CHvB</abbr>), pp. 1260–1265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChangBM.html">DATE-2009-ChangBM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Customizing IP cores for system-on-chip designs using extensive external don’t-cares (<abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HanumaiahVC.html">DATE-2009-HanumaiahVC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance optimal speed control of multi-core processors under thermal constraints (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1548–1551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KodakaSTONKMUAOKTM.html">DATE-2009-KodakaSTONKMUAOKTM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Design and implementation of scalable, transparent threads for multi-core media processor (<abbr title="Takeshi Kodaka">TK</abbr>, <abbr title="Shunsuke Sasaki">SS</abbr>, <abbr title="Takahiro Tokuyoshi">TT</abbr>, <abbr title="Ryuichiro Ohyama">RO</abbr>, <abbr title="Nobuhiro Nonogaki">NN</abbr>, <abbr title="Koji Kitayama">KK</abbr>, <abbr title="Tatsuya Mori">TM</abbr>, <abbr title="Yasuyuki Ueda">YU</abbr>, <abbr title="Hideho Arakida">HA</abbr>, <abbr title="Yuji Okuda">YO</abbr>, <abbr title="Toshiki Kizu">TK</abbr>, <abbr title="Yoshiro Tsuboi">YT</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>), pp. 1035–1039.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KolligOH.html">DATE-2009-KolligOH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Heterogeneous multi-core platform for consumer multimedia applications (<abbr title="Peter Kollig">PK</abbr>, <abbr title="Colin Osborne">CO</abbr>, <abbr title="Tomas Henriksson">TH</abbr>), pp. 1254–1259.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-NeyDGPVBG.html">DATE-2009-NeyDGPVBG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A new design-for-test technique for SRAM core-cell stability faults (<abbr title="Alexandre Ney">AN</abbr>, <abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>, <abbr title="Vincent Gouin">VG</abbr>), pp. 1344–1348.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PelcatMAN.html">DATE-2009-PelcatMAN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable compile-time scheduler for multi-core architectures (<abbr title="Maxime Pelcat">MP</abbr>, <abbr title="Pierrick Menuet">PM</abbr>, <abbr title="Slaheddine Aridhi">SA</abbr>, <abbr title="Jean-François Nezan">JFN</abbr>), pp. 1552–1555.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SartoriK.html">DATE-2009-SartoriK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Distributed peak power management for many-core architectures (<abbr title="John Sartori">JS</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 1556–1559.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YangO.html">DATE-2009-YangO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude (<abbr title="Chengmo Yang">CY</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YiHZEA.html">DATE-2009-YiHZEA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An ILP formulation for task mapping and scheduling on multi-core architectures (<abbr title="Ying Yi">YY</abbr>, <abbr title="Wei Han">WH</abbr>, <abbr title="Xin Zhao">XZ</abbr>, <abbr title="Ahmet T. Erdogan">ATE</abbr>, <abbr title="Tughrul Arslan">TA</abbr>), pp. 33–38.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2009-HanL.html">SIGMOD-2009-HanL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Dependency-aware reordering for parallelizing query optimization in multi-core CPUs (<abbr title="Wook-Shin Han">WSH</abbr>, <abbr title="Jinsoo Lee">JL</abbr>), pp. 45–58.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2009-MeccaPR.html">SIGMOD-2009-MeccaPR</a></dt><dd>Core schema mappings (<abbr title="Giansalvatore Mecca">GM</abbr>, <abbr title="Paolo Papotti">PP</abbr>, <abbr title="Salvatore Raunich">SR</abbr>), pp. 655–668.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-CateCKT.html">VLDB-2009-CateCKT</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/sql.html" title="sql">#sql</a></span></dt><dd>Laconic Schema Mappings: Computing the Core with SQL Queries (<abbr title="Balder ten Cate">BtC</abbr>, <abbr title="Laura Chiticariu">LC</abbr>, <abbr title="Phokion G. Kolaitis">PGK</abbr>, <abbr title="Wang Chiew Tan">WCT</abbr>), pp. 1006–1017.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-KimSCKNBLSD.html">VLDB-2009-KimSCKNBLSD</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Sort vs. Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Eric Sedlar">ES</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Tim Kaldewey">TK</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Andrea Di Blas">ADB</abbr>, <abbr title="Victor W. Lee">VWL</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 1378–1389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-LeeDCLZ.html">VLDB-2009-LeeDCLZ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MCC-DB: Minimizing Cache Conflicts in Multi-core Processors for Databases (<abbr title="Rubao Lee">RL</abbr>, <abbr title="Xiaoning Ding">XD</abbr>, <abbr title="Feng Chen">FC</abbr>, <abbr title="Qingda Lu">QL</abbr>, <abbr title="Xiaodong Zhang">XZ</abbr>), pp. 373–384.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-DavidGC.html">PEPM-2009-DavidGC</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Translation and optimization for a core calculus with exceptions (<abbr title="Cristina David">CD</abbr>, <abbr title="Cristian Gherghina">CG</abbr>, <abbr title="Wei-Ngan Chin">WNC</abbr>), pp. 41–50.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2009-GousiosS.html">ICSE-2009-GousiosS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Alitheia Core: An extensible software quality monitoring platform (<abbr title="Georgios Gousios">GG</abbr>, <abbr title="Diomidis Spinellis">DS</abbr>), pp. 579–582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/msr.png" alt="MSR"/><a href="../MSR-2009-RoblesGH.html">MSR-2009-RoblesGH</a> <span class="tag"><a href="../tag/developer.html" title="developer">#developer</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolution of the core team of developers in libre software projects (<abbr title="Gregorio Robles">GR</abbr>, <abbr title="Jesús M. González-Barahona">JMGB</abbr>, <abbr title="Israel Herraiz">IH</abbr>), pp. 167–170.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2009-QianLLXSS.html">CIKM-2009-QianLLXSS</a> <span class="tag"><a href="../tag/community.html" title="community">#community</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/topic.html" title="topic">#topic</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What’s behind topic formation and development: a perspective of community core groups (<abbr title="Tieyun Qian">TQ</abbr>, <abbr title="Qing Li">QL</abbr>, <abbr title="Bing Liu">BL</abbr>, <abbr title="Hui Xiong">HX</abbr>, <abbr title="Jaideep Srivastava">JS</abbr>, <abbr title="Phillip C.-Y. Sheu">PCYS</abbr>), pp. 1843–1846.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/mldm.png" alt="MLDM"/><a href="../MLDM-2009-OkuboH.html">MLDM-2009-OkuboH</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Finding Top-N Pseudo Formal Concepts with Core Intents (<abbr title="Yoshiaki Okubo">YO</abbr>, <abbr title="Makoto Haraguchi">MH</abbr>), pp. 479–493.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2009-Click.html">ECOOP-2009-Click</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>Java on 1000 Cores: Tales of Hardware/Software Co-design (<abbr title="Cliff Click">CC</abbr>), p. 444.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-2009-LagorioSZ.html">ECOOP-2009-LagorioSZ</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>Featherweight Jigsaw: A Minimal Core Calculus for Modular Composition of Classes (<abbr title="Giovanni Lagorio">GL</abbr>, <abbr title="Marco Servetto">MS</abbr>, <abbr title="Elena Zucca">EZ</abbr>), pp. 244–268.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2009-ZhaoSZWLS.html">OOPSLA-2009-ZhaoSZWLS</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Allocation wall: a limiting factor of Java applications on emerging multi-core platforms (<abbr title="Yi Zhao">YZ</abbr>, <abbr title="Jin Shi">JS</abbr>, <abbr title="Kai Zheng">KZ</abbr>, <abbr title="Haichuan Wang">HW</abbr>, <abbr title="Haibo Lin">HL</abbr>, <abbr title="Ling Shao">LS</abbr>), pp. 361–376.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-WeiCM.html">SAC-2009-WeiCM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Designing a multi-core hard real-time test bed for energy measurement experiments (<abbr title="Tongquan Wei">TW</abbr>, <abbr title="Xiaodao Chen">XC</abbr>, <abbr title="Piyush Mishra">PM</abbr>), pp. 1998–1999.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2009-SulemanMQP.html">ASPLOS-2009-SulemanMQP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Accelerating critical section execution with asymmetric multi-core architectures (<abbr title="M. Aater Suleman">MAS</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Moinuddin K. Qureshi">MKQ</abbr>, <abbr title="Yale N. Patt">YNP</abbr>), pp. 253–264.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-DeOrioWB.html">HPCA-2009-DeOrioWB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Dacota: Post-silicon validation of the memory subsystem in multi-core designs (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 405–416.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Hill.html">HPCA-2009-Hill</a></dt><dd>Opportunities beyond single-core microprocessors (<abbr title="Mark D. Hill">MDH</abbr>), pp. 143–144.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-KumarHM.html">HPCA-2009-KumarHM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Characterization of Direct Cache Access on multi-core systems and 10GbE (<abbr title="Amit Kumar">AK</abbr>, <abbr title="Ram Huggahalli">RH</abbr>, <abbr title="Srihari Makineni">SM</abbr>), pp. 341–352.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Patt.html">HPCA-2009-Patt</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Multi-core demands multi-interfaces (<abbr title="Yale N. Patt">YNP</abbr>), pp. 147–148.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2009-SarkarMRM.html">LCTES-2009-SarkarMRM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Push-assisted migration of real-time tasks in multi-core processors (<abbr title="Abhik Sarkar">AS</abbr>, <abbr title="Frank Müller">FM</abbr>, <abbr title="Harini Ramaprasad">HR</abbr>, <abbr title="Sibin Mohan">SM</abbr>), pp. 80–89.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Dennis.html">PPoPP-2009-Dennis</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>How to build programmable multi-core chips (<abbr title="Jack B. Dennis">JBD</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Hill.html">PPoPP-2009-Hill</a></dt><dd>Opportunities beyond single-core microprocessors (<abbr title="Mark D. Hill">MDH</abbr>), p. 97.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-LongFZ.html">PPoPP-2009-LongFZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Architectural support for cilk computations on many-core architectures (<abbr title="Guoping Long">GL</abbr>, <abbr title="Dongrui Fan">DF</abbr>, <abbr title="Junchao Zhang">JZ</abbr>), pp. 285–286.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Patt.html">PPoPP-2009-Patt</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Multi-core demands multi-interfaces (<abbr title="Yale N. Patt">YNP</abbr>), pp. 99–100.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-WangO.html">PPoPP-2009-WangO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Mapping parallelism to multi-cores: a machine learning based approach (<abbr title="Zheng Wang">ZW</abbr>, <abbr title="Michael F. P. O'Boyle">MFPO</abbr>), pp. 75–84.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2009-KaivolaGNTWPSTFRN.html">CAV-2009-KaivolaGNTWPSTFRN</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation (<abbr title="Roope Kaivola">RK</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>, <abbr title="Naren Narasimhan">NN</abbr>, <abbr title="Amber Telfer">AT</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Sudhindra Pandav">SP</abbr>, <abbr title="Anna Slobodová">AS</abbr>, <abbr title="Christopher Taylor">CT</abbr>, <abbr title="Vladimir Frolov">VF</abbr>, <abbr title="Erik Reeber">ER</abbr>, <abbr title="Armaghan Naik">AN</abbr>), pp. 414–429.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-LiffitonS.html">SAT-2009-LiffitonS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Generalizing Core-Guided Max-SAT (<abbr title="Mark H. Liffiton">MHL</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 481–494.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-DongLY.html">DAC-2008-DongLY</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Xiaoji Ye">XY</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HuangSSRS.html">DAC-2008-HuangSSRS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Many-core design from a thermal perspective (<abbr title="Wei Huang">WH</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Karthik Sankaranarayanan">KS</abbr>, <abbr title="Robert J. Ribando">RJR</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-JungRP.html">DAC-2008-JungRP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic modeling of a thermally-managed multi-core system (<abbr title="Hwisung Jung">HJ</abbr>, <abbr title="Peng Rong">PR</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-SuhendraM.html">DAC-2008-SuhendraM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Exploring locking &amp;amp; partitioning for predictable shared caches on multi-cores (<abbr title="Vivy Suhendra">VS</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-TarjanBS.html">DAC-2008-TarjanBS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Federation: repurposing scalar cores for out-of-order instruction issue (<abbr title="David Tarjan">DT</abbr>, <abbr title="Michael Boyer">MB</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 772–775.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BahukudumbiCK.html">DATE-2008-BahukudumbiCK</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs (<abbr title="Sudarshan Bahukudumbi">SB</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Richard Kacprowicz">RK</abbr>), pp. 1103–1106.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Brand.html">DATE-2008-Brand</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations (<abbr title="Hans-Jürgen Brand">HJB</abbr>), pp. 938–939.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-GailliardBSV.html">DATE-2008-GailliardBSV</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/corba.html" title="corba">#corba</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Mapping Semantics of CORBA IDL and GIOP to Open Core Protocol for Portability and Interoperability of SDR Waveform Components (<abbr title="Grégory Gailliard">GG</abbr>, <abbr title="Hugues Balp">HB</abbr>, <abbr title="Michel Sarlotte">MS</abbr>, <abbr title="François Verdier">FV</abbr>), pp. 330–335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KangK.html">DATE-2008-KangK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization (<abbr title="Sukhun Kang">SK</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 1432–1437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LarssonLCEP.html">DATE-2008-LarssonLCEP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns (<abbr title="Anders Larsson">AL</abbr>, <abbr title="Erik Larsson">EL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Marques-SilvaP.html">DATE-2008-Marques-SilvaP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Algorithms for Maximum Satisfiability using Unsatisfiable Cores (<abbr title="João Marques-Silva">JMS</abbr>, <abbr title="Jordi Planes">JP</abbr>), pp. 408–413.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MuraliMAGBBM.html">DATE-2008-MuraliMAGBBM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Almir Mutapcic">AM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Rajesh Gupta">RG</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-TenentesKK.html">DATE-2008-TenentesKK</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores (<abbr title="Vasileios Tenentes">VT</abbr>, <abbr title="Xrysovalantis Kavousianos">XK</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WagnerB.html">DATE-2008-WagnerB</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>MCjammer: Adaptive Verification for Multi-core Designs (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangHXL.html">DATE-2008-ZhangHXL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Qiang Xu">QX</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 891–896.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-ChhuganiNLMHCBKD.html">VLDB-2008-ChhuganiNLMHCBKD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>Efficient implementation of sorting on multi-core SIMD CPU architecture (<abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Anthony D. Nguyen">ADN</abbr>, <abbr title="Victor W. Lee">VWL</abbr>, <abbr title="William Macy">WM</abbr>, <abbr title="Mostafa Hagog">MH</abbr>, <abbr title="Yen-Kuang Chen">YKC</abbr>, <abbr title="Akram Baransi">AB</abbr>, <abbr title="Sanjeev Kumar">SK</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 1313–1324.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2008-QiaoRRHL.html">VLDB-2008-QiaoRRHL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Main-memory scan sharing for multi-core CPUs (<abbr title="Lin Qiao">LQ</abbr>, <abbr title="Vijayshankar Raman">VR</abbr>, <abbr title="Frederick Reiss">FR</abbr>, <abbr title="Peter J. Haas">PJH</abbr>, <abbr title="Guy M. Lohman">GML</abbr>), pp. 610–621.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2008-TorlakCJ.html">FM-2008-TorlakCJ</a> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Finding Minimal Unsatisfiable Cores of Declarative Specifications (<abbr title="Emina Torlak">ET</abbr>, <abbr title="Felix Sheng-Ho Chang">FSHC</abbr>, <abbr title="Daniel Jackson">DJ</abbr>), pp. 326–341.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-ISAS2-2008-RauberR.html">ICEIS-ISAS2-2008-RauberR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/workflow.html" title="workflow">#workflow</a></span></dt><dd>Models for Parallel Workflow Processing on Multi-Core Architectures (<abbr title="Thomas Rauber">TR</abbr>, <abbr title="Gudula Rünger">GR</abbr>), pp. 220–227.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2008-VaidyaL.html">CIKM-2008-VaidyaL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Characterization of TPC-H queries for a column-oriented database on a dual-core amd athlon processor (<abbr title="Pranav Vaidya">PV</abbr>, <abbr title="Jaehwan John Lee">JJL</abbr>), pp. 1411–1412.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2008-LeKM.html">ICPR-2008-LeKM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Coring method for clustering a graph (<abbr title="Thang V. Le">TVL</abbr>, <abbr title="Casimir A. Kulikowski">CAK</abbr>, <abbr title="Ilya B. Muchnik">IBM</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../RE-2008-JuretaMF.html">RE-2008-JuretaMF</a> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Revisiting the Core Ontology and Problem in Requirements Engineering (<abbr title="Ivan Jureta">IJ</abbr>, <abbr title="John Mylopoulos">JM</abbr>, <abbr title="Stéphane Faulkner">SF</abbr>), pp. 71–80.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GuoLPHCDW.html">SAC-2008-GuoLPHCDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hierarchical memory system design for a heterogeneous multi-core processor (<abbr title="Jianjun Guo">JG</abbr>, <abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhengyuan Pang">ZP</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Fangyuan Chen">FC</abbr>, <abbr title="Kui Dai">KD</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 1504–1508.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuizVS.html">SAC-2008-LuizVS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Formal specification of DSP gateway for data transmission between processor cores of OMAP platform (<abbr title="Saulo Oliveira Dornellas Luiz">SODL</abbr>, <abbr title="Genildo de Moura Vasconcelos">GdMV</abbr>, <abbr title="Leandro Dias da Silva">LDdS</abbr>), pp. 1545–1549.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-LindermanCWM.html">ASPLOS-2008-LindermanCWM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Merge: a programming model for heterogeneous multi-core systems (<abbr title="Michael D. Linderman">MDL</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 287–296.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2008-ZhaoCW.html">CGO-2008-ZhaoCW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Pipa: pipelined profiling and analysis on multi-core systems (<abbr title="Qin Zhao">QZ</abbr>, <abbr title="Ioana Cutcutache">IC</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 185–194.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-KimGWB.html">HPCA-2008-KimGWB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>System level analysis of fast, per-core DVFS using on-chip switching regulators (<abbr title="Wonyoung Kim">WK</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 123–134.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-SalverdaZ.html">HPCA-2008-SalverdaZ</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fundamental performance constraints in horizontal fusion of in-order cores (<abbr title="Pierre Salverda">PS</abbr>, <abbr title="Craig B. Zilles">CBZ</abbr>), pp. 252–263.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2008-DiamosY.html">HPDC-2008-DiamosY</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Harmony: an execution model and runtime for heterogeneous many core systems (<abbr title="Gregory F. Diamos">GFD</abbr>, <abbr title="Sudhakar Yalamanchili">SY</abbr>), pp. 197–200.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/osdi.png" alt="OSDI"/><a href="../OSDI-2008-Boyd-WickizerCCMKMPSWDZZ.html">OSDI-2008-Boyd-WickizerCCMKMPSWDZZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Corey: An Operating System for Many Cores (<abbr title="Silas Boyd-Wickizer">SBW</abbr>, <abbr title="Haibo Chen">HC</abbr>, <abbr title="Rong Chen">RC</abbr>, <abbr title="Yandong Mao">YM</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>, <abbr title="Robert Morris">RM</abbr>, <abbr title="Aleksey Pesterev">AP</abbr>, <abbr title="Lex Stein">LS</abbr>, <abbr title="Ming Wu">MW</abbr>, <abbr title="Yue-hua Dai">YhD</abbr>, <abbr title="Yang Zhang">YZ</abbr>, <abbr title="Zheng Zhang">ZZ</abbr>), pp. 43–57.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-ChengCHT.html">PPoPP-2008-ChengCHT</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Scalable packet classification using interpreting: a cross-platform multi-core solution (<abbr title="Haipeng Cheng">HC</abbr>, <abbr title="Zheng Chen">ZC</abbr>, <abbr title="Bei Hua">BH</abbr>, <abbr title="Xinan Tang">XT</abbr>), pp. 33–42.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2008-TatikondaP.html">PPoPP-2008-TatikondaP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>An adaptive memory conscious approach for mining frequent trees: implications for multi-core architectures (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Srinivasan Parthasarathy">SP</abbr>), pp. 263–264.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ijcar.png" alt="IJCAR"/><a href="../IJCAR-2008-BenzmullerRS.html">IJCAR-2008-BenzmullerRS</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>THF0 — The Core of the TPTP Language for Higher-Order Logic (<abbr title="Christoph Benzmüller">CB</abbr>, <abbr title="Florian Rabe">FR</abbr>, <abbr title="Geoff Sutcliffe">GS</abbr>), pp. 491–506.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/qosa.png" alt="QoSA"/><a href="../QoSA-2007-BoerFLVCJ.html">QoSA-2007-BoerFLVCJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural Knowledge: Getting to the Core (<abbr title="Remco C. de Boer">RCdB</abbr>, <abbr title="Rik Farenhorst">RF</abbr>, <abbr title="Patricia Lago">PL</abbr>, <abbr title="Hans van Vliet">HvV</abbr>, <abbr title="Viktor Clerc">VC</abbr>, <abbr title="Anton Jansen">AJ</abbr>), pp. 197–214.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Borkar.html">DAC-2007-Borkar</a> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Thousand Core ChipsA Technology Perspective (<abbr title="Shekhar Borkar">SB</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Darringer.html">DAC-2007-Darringer</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Multi-Core Design Automation Challenges (<abbr title="John A. Darringer">JAD</abbr>), pp. 760–764.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HwuRUKGSKBMTNLFP.html">DAC-2007-HwuRUKGSKBMTNLFP</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Implicitly Parallel Programming Models for Thousand-Core Microprocessors (<abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="Shane Ryoo">SR</abbr>, <abbr title="Sain-Zee Ueng">SZU</abbr>, <abbr title="John H. Kelm">JHK</abbr>, <abbr title="Isaac Gelado">IG</abbr>, <abbr title="Sam S. Stone">SSS</abbr>, <abbr title="Robert E. Kidd">REK</abbr>, <abbr title="Sara S. Baghsorkhi">SSB</abbr>, <abbr title="Aqeel Mahesri">AM</abbr>, <abbr title="Stephanie C. Tsao">SCT</abbr>, <abbr title="Nacho Navarro">NN</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Matthew I. Frank">MIF</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 754–759.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-XuZC.html">DAC-2007-XuZC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Yubin Zhang">YZ</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AlhoHHH.html">DATE-2007-AlhoHHH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Compact hardware design of Whirlpool hashing core (<abbr title="Timo Alho">TA</abbr>, <abbr title="Panu Hämäläinen">PH</abbr>, <abbr title="Marko Hännikäinen">MH</abbr>, <abbr title="Timo D. Hämäläinen">TDH</abbr>), pp. 1247–1252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RhodLC.html">DATE-2007-RhodLC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A low-SER efficient core processor architecture for future technologies (<abbr title="Eduardo Luis Rhod">ELR</abbr>, <abbr title="Carlos Arthur Lang Lisbôa">CALL</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1448–1453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SheldonVL.html">DATE-2007-SheldonVL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Soft-core processor customization using the design of experiments paradigm (<abbr title="David Sheldon">DS</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Stefano Lonardi">SL</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SinanogluP.html">DATE-2007-SinanogluP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>A non-intrusive isolation approach for soft cores (<abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Tsvetomir Petrov">TP</abbr>), pp. 27–32.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-TangX.html">DATE-2007-TangX</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>A multi-core debug platform for NoC-based systems (<abbr title="Shan Tang">ST</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 870–875.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-LiL.html">VLDB-2007-LiL</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Frequent Itemset Mining on Multiple-Core Processor (<abbr title="Eric Li">EL</abbr>, <abbr title="Li Liu">LL</abbr>), pp. 1275–1285.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-2006-NeuhausserN07.html">WRLA-2006-NeuhausserN07</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/erlang.html" title="erlang">#erlang</a></span> <span class="tag"><a href="../tag/maude.html" title="maude">#maude</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Abstraction and Model Checking of Core Erlang Programs in Maude (<abbr title="Martin R. Neuhäußer">MRN</abbr>, <abbr title="Thomas Noll">TN</abbr>), pp. 147–163.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2007-Versari.html">ESOP-2007-Versari</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>A Core Calculus for a Comparative Analysis of Bio-inspired Calculi (<abbr title="Cristian Versari">CV</abbr>), pp. 411–425.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-WangCCJTGYLW.html">PLDI-2007-WangCCJTGYLW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system (<abbr title="Perry H. Wang">PHW</abbr>, <abbr title="Jamison D. Collins">JDC</abbr>, <abbr title="Gautham N. Chinya">GNC</abbr>, <abbr title="Hong Jiang">HJ</abbr>, <abbr title="Xinmin Tian">XT</abbr>, <abbr title="Milind Girkar">MG</abbr>, <abbr title="Nick Y. Yang">NYY</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>, <abbr title="Hong Wang">HW</abbr>), pp. 156–166.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2007-LuTW.html">ICALP-2007-LuTW</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>On the Complexity of Hard-Core Set Constructions (<abbr title="Chi-Jen Lu">CJL</abbr>, <abbr title="Shi-Chun Tsai">SCT</abbr>, <abbr title="Hsin-Lung Wu">HLW</abbr>), pp. 183–194.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2007-MitchellR.html">IFL-2007-MitchellR</a> <span class="tag"><a href="../tag/haskell.html" title="haskell">#haskell</a></span></dt><dd>A Supercompiler for Core Haskell (<abbr title="Neil Mitchell">NM</abbr>, <abbr title="Colin Runciman">CR</abbr>), pp. 147–164.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2007-Nyberg.html">SIGAda-2007-Nyberg</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Multi-core + multi-tasking = multi-opportunity? (<abbr title="Karl A. Nyberg">KAN</abbr>), pp. 79–82.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2007-AsharafMS.html">ICML-2007-AsharafMS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiclass core vector machine (<abbr title="S. Asharaf">SA</abbr>, <abbr title="M. Narasimha Murty">MNM</abbr>, <abbr title="Shirish Krishnaj Shevade">SKS</abbr>), pp. 41–48.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2007-TsangKK.html">ICML-2007-TsangKK</a></dt><dd>Simpler core vector machines with enclosing balls (<abbr title="Ivor W. Tsang">IWT</abbr>, <abbr title="András Kocsor">AK</abbr>, <abbr title="James T. Kwok">JTK</abbr>), pp. 911–918.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/mldm.png" alt="MLDM"/><a href="../MLDM-2007-PracnerTRI.html">MLDM-2007-PracnerTRI</a> <span class="tag"><a href="../tag/categorisation.html" title="categorisation">#categorisation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Categorizing Evolved CoreWar Warriors Using EM and Attribute Evaluation (<abbr title="Doni Pracner">DP</abbr>, <abbr title="Nenad Tomasev">NT</abbr>, <abbr title="Milos Radovanovic">MR</abbr>, <abbr title="Mirjana Ivanovic">MI</abbr>), pp. 681–693.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2007-StrniaaSP.html">OOPSLA-2007-StrniaaSP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>The java module system: core design and semantic definition (<abbr title="Rok Strnisa">RS</abbr>, <abbr title="Peter Sewell">PS</abbr>, <abbr title="Matthew J. Parkinson">MJP</abbr>), pp. 499–514.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-HuangJL.html">SAC-2007-HuangJL</a></dt><dd>Finding putative core promoter elements with position-dependent consensuses (<abbr title="Yin-Fu Huang">YFH</abbr>, <abbr title="Yi-Chao Jhan">YCJ</abbr>, <abbr title="Sing-Wu Liou">SWL</abbr>), pp. 138–139.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-KyungPKJKP.html">SAC-2007-KyungPKJKP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance monitor unit design for an AXI-based multi-core SoC platform (<abbr title="Hyun-min Kyung">HmK</abbr>, <abbr title="Gi-Ho Park">GHP</abbr>, <abbr title="Jong Wook Kwak">JWK</abbr>, <abbr title="WooKyeong Jeong">WJ</abbr>, <abbr title="Tae-Jin Kim">TJK</abbr>, <abbr title="Sung-Bae Park">SBP</abbr>), pp. 1565–1572.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-RangerRPBK.html">HPCA-2007-RangerRPBK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Evaluating MapReduce for Multi-core and Multiprocessor Systems (<abbr title="Colby Ranger">CR</abbr>, <abbr title="Ramanan Raghuraman">RR</abbr>, <abbr title="Arun Penmetsa">AP</abbr>, <abbr title="Gary R. Bradski">GRB</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChoAG.html">LCTES-2007-ChoAG</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Interface synthesis for heterogeneous multi-core systems from transaction level models (<abbr title="Hansu Cho">HC</abbr>, <abbr title="Samar Abdi">SA</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 140–142.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-Adl-TabatabaiKS.html">PPoPP-2007-Adl-TabatabaiKS</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Transactional programming in a multi-core environment (<abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="Bratin Saha">BS</abbr>), p. 272.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-BarrettAV.html">PPoPP-2007-BarrettAV</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation of the cray XT3 configured with dual core opteron processors (<abbr title="Richard F. Barrett">RFB</abbr>, <abbr title="Sadaf R. Alam">SRA</abbr>, <abbr title="Jeffrey S. Vetter">JSV</abbr>), pp. 148–149.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2007-PutzeSS.html">PPoPP-2007-PutzeSS</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>MCSTL: the multi-core standard template library (<abbr title="Felix Putze">FP</abbr>, <abbr title="Peter Sanders">PS</abbr>, <abbr title="Johannes Singler">JS</abbr>), pp. 144–145.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-CzenkoE.html">ICLP-2007-CzenkoE</a> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/trust.html" title="trust">#trust</a></span></dt><dd>Core TuLiP Logic Programming for Trust Management (<abbr title="Marcin Czenko">MC</abbr>, <abbr title="Sandro Etalle">SE</abbr>), pp. 380–394.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-CimattiGS.html">SAT-2007-CimattiGS</a> <span class="tag"><a href="../tag/modulo%20theories.html" title="modulo theories">#modulo theories</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A Simple and Flexible Way of Computing Small Unsatisfiable Cores in SAT Modulo Theories (<abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Alberto Griggio">AG</abbr>, <abbr title="Roberto Sebastiani">RS</abbr>), pp. 334–339.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Al-JunaidK.html">DATE-2006-Al-JunaidK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>HDL models of ferromagnetic core hysteresis using timeless discretisation of the magnetic slope (<abbr title="Hessa Al-Junaid">HAJ</abbr>, <abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 644–645.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-KavousianosKN.html">DATE-2006-KavousianosKN</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient test-data compression for IP cores using multilevel Huffman coding (<abbr title="Xrysovalantis Kavousianos">XK</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>, <abbr title="Dimitris Nikolos">DN</abbr>), pp. 1033–1038.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SehgalGMC.html">DATE-2006-SehgalGMC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Hierarchy-aware and area-efficient test infrastructure design for core-based system chips (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 285–290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZengI.html">DATE-2006-ZengI</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Concurrent core test for SOC using shared test set and scan chain disable (<abbr title="Gang Zeng">GZ</abbr>, <abbr title="Hideo Ito">HI</abbr>), pp. 1045–1050.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-2006-GottlobN.html">PODS-2006-GottlobN</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Data exchange: computing cores in polynomial time (<abbr title="Georg Gottlob">GG</abbr>, <abbr title="Alan Nash">AN</abbr>), pp. 40–49.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2006-JainAAKPSV.html">SIGMOD-2006-JainAAKPSV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Design, implementation, and evaluation of the linear road bnchmark on the stream processing core (<abbr title="Navendu Jain">NJ</abbr>, <abbr title="Lisa Amini">LA</abbr>, <abbr title="Henrique Andrade">HA</abbr>, <abbr title="Richard King">RK</abbr>, <abbr title="Yoonho Park">YP</abbr>, <abbr title="Philippe Selo">PS</abbr>, <abbr title="Chitra Venkatramani">CV</abbr>), pp. 431–442.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2006-BrobergS.html">ESOP-2006-BrobergS</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Flow Locks: Towards a Core Calculus for Dynamic Flow Policies (<abbr title="Niklas Broberg">NB</abbr>, <abbr title="David Sands">DS</abbr>), pp. 180–196.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2006-LiuWGRCZZ.html">PEPM-2006-LiuWGRCZZ</a> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Core role-based access control: efficient implementations by transformations (<abbr title="Yanhong A. Liu">YAL</abbr>, <abbr title="Chen Wang">CW</abbr>, <abbr title="Michael Gorbovitski">MG</abbr>, <abbr title="Tom Rothamel">TR</abbr>, <abbr title="Yongxi Cheng">YC</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>, <abbr title="Jing Zhang">JZ</abbr>), pp. 112–120.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-2006-Abadi.html">ICFP-2006-Abadi</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span></dt><dd>Access control in a core calculus of dependency (<abbr title="Martín Abadi">MA</abbr>), pp. 263–273.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2006-BuehrerPG.html">KDD-2006-BuehrerPG</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span></dt><dd>Out-of-core frequent pattern mining on a commodity PC (<abbr title="Gregory Buehrer">GB</abbr>, <abbr title="Srinivasan Parthasarathy">SP</abbr>, <abbr title="Amol Ghoting">AG</abbr>), pp. 86–95.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-ChakrabortyWS.html">ASPLOS-2006-ChakrabortyWS</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span></dt><dd>Computation spreading: employing hardware migration to specialize CMP cores on-the-fly (<abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Philip M. Wells">PMW</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 283–292.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-Yavatkar.html">HPCA-2006-Yavatkar</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Industrial Perspectives: Platform Design Challenges with Many cores (<abbr title="Raj Yavatkar">RY</abbr>), p. 201.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-HuTH.html">PPoPP-2006-HuTH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor (<abbr title="Xianghui Hu">XH</abbr>, <abbr title="Xinan Tang">XT</abbr>, <abbr title="Bei Hua">BH</abbr>), pp. 168–177.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-SahaAHMH.html">PPoPP-2006-SahaAHMH</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>McRT-STM: a high performance software transactional memory system for a multi-core runtime (<abbr title="Bratin Saha">BS</abbr>, <abbr title="Ali-Reza Adl-Tabatabai">ARAT</abbr>, <abbr title="Richard L. Hudson">RLH</abbr>, <abbr title="Chi Cao Minh">CCM</abbr>, <abbr title="Ben Hertzberg">BH</abbr>), pp. 187–197.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2006-GershmanKS.html">CAV-2006-GershmanKS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Deriving Small Unsatisfiable Cores with Dominators (<abbr title="Roman Gershman">RG</abbr>, <abbr title="Maya Koifman">MK</abbr>, <abbr title="Ofer Strichman">OS</abbr>), pp. 109–122.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2006-DershowitzHN.html">SAT-2006-DershowitzHN</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Algorithm for Minimal Unsatisfiable Core Extraction (<abbr title="Nachum Dershowitz">ND</abbr>, <abbr title="Ziyad Hanna">ZH</abbr>, <abbr title="Alexander Nadel">AN</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/wicsa.png" alt="WICSA"/><a href="../WICSA-2005-CapillaD.html">WICSA-2005-CapillaD</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Integration Problems of Core Components in a Web Product Line (<abbr title="Rafael Capilla">RC</abbr>, <abbr title="Juan C. Dueñas">JCD</abbr>), pp. 215–216.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Balderas-ContrerasC.html">DAC-2005-Balderas-ContrerasC</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance encryption cores for 3G networks (<abbr title="Tomás Balderas-Contreras">TBC</abbr>, <abbr title="René Cumplido">RC</abbr>), pp. 240–243.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-DililloGPVB.html">DAC-2005-DililloGPVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 µm and 90 nm technologies (<abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>), pp. 857–862.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-MengBISLK.html">DAC-2005-MengBISLK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>MP core: algorithm and design techniques for efficient channel estimation in wireless applications (<abbr title="Yan Meng">YM</abbr>, <abbr title="Andrew P. Brown">APB</abbr>, <abbr title="Ronald A. Iltis">RAI</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Hua Lee">HL</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-XuNC.html">DAC-2005-XuNC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-frequency wrapper design and optimization for embedded cores under average power constraints (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CheonLWWHCPCW.html">DATE-2005-CheonLWWHCPCW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>At-Speed Logic BIST for IP Cores (<abbr title="B. Cheon">BC</abbr>, <abbr title="E. Lee">EL</abbr>, <abbr title="Laung-Terng Wang">LTW</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="P. Hsu">PH</abbr>, <abbr title="J. Cho">JC</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="H. Chao">HC</abbr>, <abbr title="Shianling Wu">SW</abbr>), pp. 860–861.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KienleBW.html">DATE-2005-KienleBW</a></dt><dd>A Synthesizable IP Core for DVB-S2 LDPC Code Decoding (<abbr title="Frank Kienle">FK</abbr>, <abbr title="Torben Brack">TB</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LyseckyV.html">DATE-2005-LyseckyV</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SehgalLOC.html">DATE-2005-SehgalLOC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Fang Liu">FL</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2005-SternbyE.html">ICDAR-2005-SternbyE</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Core Points — A Framework For Structural Parameterization (<abbr title="Jakob Sternby">JS</abbr>, <abbr title="Anders Ericsson">AE</abbr>), pp. 217–221.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-2005-Gottlob.html">PODS-2005-Gottlob</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Computing cores for data exchange: new algorithms and practical solutions (<abbr title="Georg Gottlob">GG</abbr>), pp. 148–159.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2005-JeffreyR.html">ESOP-2005-JeffreyR</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Java Jr: Fully Abstract Trace Semantics for a Core Java Language (<abbr title="Alan Jeffrey">AJ</abbr>, <abbr title="Julian Rathke">JR</abbr>), pp. 423–438.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2005-TsangKL.html">ICML-2005-TsangKL</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Core Vector Regression for very large regression problems (<abbr title="Ivor W. Tsang">IWT</abbr>, <abbr title="James T. Kwok">JTK</abbr>, <abbr title="Kimo T. Lai">KTL</abbr>), pp. 912–919.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/mldm.png" alt="MLDM"/><a href="../MLDM-2005-HammoudaMK.html">MLDM-2005-HammoudaMK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CorePhrase: Keyphrase Extraction for Document Clustering (<abbr title="Khaled M. Hammouda">KMH</abbr>, <abbr title="Diego N. Matute">DNM</abbr>, <abbr title="Mohamed S. Kamel">MSK</abbr>), pp. 265–274.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-BazizBAC.html">SAC-2005-BazizBAC</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/information%20retrieval.html" title="information retrieval">#information retrieval</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Semantic cores for representing documents in IR (<abbr title="Mustapha Baziz">MB</abbr>, <abbr title="Mohand Boughanem">MB</abbr>, <abbr title="Nathalie Aussenac-Gilles">NAG</abbr>, <abbr title="Claude Chrisment">CC</abbr>), pp. 1011–1017.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-BraunWHW.html">SAC-2005-BraunWHW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span></dt><dd>Method construction — a core approach to organizational engineering (<abbr title="Christian Braun">CB</abbr>, <abbr title="Felix Wortmann">FW</abbr>, <abbr title="Martin Hafner">MH</abbr>, <abbr title="Robert Winter">RW</abbr>), pp. 1295–1299.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-GruianAKS.html">SAC-2005-GruianAKS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>Automatic generation of application-specific systems based on a micro-programmed Java core (<abbr title="Flavius Gruian">FG</abbr>, <abbr title="Per Andersson">PA</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>, <abbr title="Martin Schoeberl">MS</abbr>), pp. 879–884.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/splc.png" alt="SPLC"/><a href="../SPLC-2005-Trew.html">SPLC-2005-Trew</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Enabling the Smooth Integration of Core Assets: Defining and Packaging Architectural Rules for a Family of Embedded Products (<abbr title="Tim Trew">TT</abbr>), pp. 137–149.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2005-EnnalsSM.html">CC-2005-EnnalsSM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Task Partitioning for Multi-core Network Processors (<abbr title="Robert Ennals">RE</abbr>, <abbr title="Richard Sharp">RS</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 76–90.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2005-GaoSLRLBS.html">PPoPP-2005-GaoSLRLBS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance modeling and optimization of parallel out-of-core tensor contractions (<abbr title="Xiaoyang Gao">XG</abbr>, <abbr title="Swarup Kumar Sahoo">SKS</abbr>, <abbr title="Chi-Chung Lam">CCL</abbr>, <abbr title="J. Ramanujam">JR</abbr>, <abbr title="Qingda Lu">QL</abbr>, <abbr title="Gerald Baumgartner">GB</abbr>, <abbr title="P. Sadayappan">PS</abbr>), pp. 266–276.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/vmcai.png" alt="VMCAI"/><a href="../VMCAI-2005-ShenQL.html">VMCAI-2005-ShenQL</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Minimizing Counterexample with Unit Core Extraction and Incremental SAT (<abbr title="ShengYu Shen">SS</abbr>, <abbr title="Ying Qin">YQ</abbr>, <abbr title="Sikun Li">SL</abbr>), pp. 298–312.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DeleganesBGKSW.html">DAC-2004-DeleganesBGKSW</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Low voltage swing logic circuits for a Pentium 4 processor integer core (<abbr title="Daniel J. Deleganes">DJD</abbr>, <abbr title="Micah Barany">MB</abbr>, <abbr title="George Geannopoulos">GG</abbr>, <abbr title="Kurt Kreitzer">KK</abbr>, <abbr title="Anant P. Singh">APS</abbr>, <abbr title="Sapumal Wijeratne">SW</abbr>), pp. 678–680.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TakayanagiSPSL.html">DAC-2004-TakayanagiSPSL</a></dt><dd>A dual-core 64b ultraSPARC microprocessor for dense server applications (<abbr title="Toshinari Takayanagi">TT</abbr>, <abbr title="Jinuk Luke Shin">JLS</abbr>, <abbr title="Bruce Petrick">BP</abbr>, <abbr title="Jeffrey Su">JS</abbr>, <abbr title="Ana Sonia Leon">ASL</abbr>), pp. 673–677.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-SchmittR.html">DATE-DF-2004-SchmittR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Microcontroller IP Core for System-on-a-Chip Designs Using Low-Cost Prototyping Environments (<abbr title="Stephen Schmitt">SS</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-WortmannSM.html">DATE-DF-2004-WortmannSM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A High-Speed Transceiver Architecture Implementable as Synthesizable IP Core (<abbr title="Andreas Wortmann">AW</abbr>, <abbr title="Sven Simon">SS</abbr>, <abbr title="Matthias Müller">MM</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ZeferinoKS.html">DATE-DF-2004-ZeferinoKS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RASoC: A Router Soft-Core for Networks-on-Chip (<abbr title="Cesar Albenes Zeferino">CAZ</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 198–205.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BenabdenbiGPVT.html">DATE-v1-2004-BenabdenbiGPVT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>STEPS: Experimenting a New Software-Based Strategy for Testing SoCs Containing P1500-Compliant IP Cores (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="François Pêcheux">FP</abbr>, <abbr title="Emmanuel Viaud">EV</abbr>, <abbr title="Matthieu Tuna">MT</abbr>), pp. 712–713.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-XuN.html">DATE-v1-2004-XuN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Wrapper Design for Testing IP Cores with Multiple Clock Domains (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 416–421.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BoladoPCHSSFB.html">DATE-v2-2004-BoladoPCHSSFB</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/open%20source.html" title="open source">#open source</a></span></dt><dd>Platform Based on Open-Source Cores for Industrial Applications (<abbr title="M. Bolado">MB</abbr>, <abbr title="Hector Posadas">HP</abbr>, <abbr title="Javier Castillo">JC</abbr>, <abbr title="Pablo Huerta">PH</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="C. Sánchez">CS</abbr>, <abbr title="H. Fouren">HF</abbr>, <abbr title="Francisco Blasco">FB</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-MuraliM.html">DATE-v2-2004-MuraliM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Bandwidth-Constrained Mapping of Cores onto NoC Architectures (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 896–903.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-NakashimaIOM.html">DATE-v2-2004-NakashimaIOM</a></dt><dd>ULSI Interconnect Length Distribution Model Considering Core Utilization (<abbr title="Hidenari Nakashima">HN</abbr>, <abbr title="Junpei Inoue">JI</abbr>, <abbr title="Kenichi Okada">KO</abbr>, <abbr title="Kazuya Masu">KM</abbr>), pp. 1210–1217.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RizkPW.html">DATE-v2-2004-RizkPW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Designing Self Test Programs for Embedded DSP Cores (<abbr title="Hani Rizk">HR</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 816–823.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BernardiMQR04.html">DATE-2005-BernardiMQR04</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Guido Masera">GM</abbr>, <abbr title="Federico Quaglio">FQ</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2004-Boudol.html">ESOP-2004-Boudol</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>ULM: A Core Programming Model for Global Computing: (Extended Abstract) (<abbr title="Gérard Boudol">GB</abbr>), pp. 234–248.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2004-SelmaouiRLA.html">ICPR-v4-2004-SelmaouiRLA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Image Analysis for Core Geological Descriptions : Strata and Granulometry Detection (<abbr title="Nazha Selmaoui">NS</abbr>, <abbr title="Bernard Repetti">BR</abbr>, <abbr title="Christine Laporte-Magoni">CLM</abbr>, <abbr title="Michel Allenbach">MA</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-BettiniBL.html">SAC-2004-BettiniBL</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/mixin.html" title="mixin">#mixin</a></span></dt><dd>A core calculus of higher-order mixins and classes (<abbr title="Lorenzo Bettini">LB</abbr>, <abbr title="Viviana Bono">VB</abbr>, <abbr title="Silvia Likavec">SL</abbr>), pp. 1508–1509.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PanisHLLN.html">SAC-2004-PanisHLLN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DSPxPlore: design space exploration methodology for an embedded DSP core (<abbr title="Christian Panis">CP</abbr>, <abbr title="Ulrich Hirnschrott">UH</abbr>, <abbr title="Gunther Laure">GL</abbr>, <abbr title="Wolfgang Lazian">WL</abbr>, <abbr title="Jari Nurmi">JN</abbr>), pp. 876–883.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PutthividhyaTTW.html">SAC-2004-PutthividhyaTTW</a></dt><dd>Core selection with end-to-end QoS support (<abbr title="Wanida Putthividhya">WP</abbr>, <abbr title="Minh Tran">MT</abbr>, <abbr title="Wallapak Tavanapong">WT</abbr>, <abbr title="Johnny S. Wong">JSW</abbr>), pp. 328–333.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-UhrigU.html">SAC-2004-UhrigU</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Fine-grained power management for multithreaded processor cores (<abbr title="Sascha Uhrig">SU</abbr>, <abbr title="Theo Ungerer">TU</abbr>), pp. 907–908.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-Michaud.html">HPCA-2004-Michaud</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration (<abbr title="Pierre Michaud">PM</abbr>), pp. 186–197.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2004-ContrerasMPJL.html">LCTES-2004-ContrerasMPJL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>XTREM: a power simulator for the Intel XScale® core (<abbr title="Gilberto Contreras">GC</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Jinzhan Peng">JP</abbr>, <abbr title="Roy Ju">RJ</abbr>, <abbr title="Guei-Yuan Lueh">GYL</abbr>), pp. 115–125.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2003-ShlyakhterSJST.html">ASE-2003-ShlyakhterSJST</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/declarative.html" title="declarative">#declarative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Debugging Overconstrained Declarative Models Using Unsatisfiable Cores (<abbr title="Ilya Shlyakhter">IS</abbr>, <abbr title="Robert Seater">RS</abbr>, <abbr title="Daniel Jackson">DJ</abbr>, <abbr title="Manu Sridharan">MS</abbr>, <abbr title="Mana Taghdiri">MT</abbr>), pp. 94–105.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BaganneBEGM.html">DATE-2003-BaganneBEGM</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration (<abbr title="Adel Baganne">AB</abbr>, <abbr title="Imed Bennour">IB</abbr>, <abbr title="Mehrez Elmarzougui">ME</abbr>, <abbr title="Riadh Gaiech">RG</abbr>, <abbr title="Eric Martin">EM</abbr>), pp. 20250–20255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CornoCRS.html">DATE-2003-CornoCRS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Fully Automatic Test Program Generation for Microprocessor Cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Gianluca Cumani">GC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 11006–11011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KranitisXGPZ.html">DATE-2003-KranitisXGPZ</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Low-Cost Software-Based Self-Testing of RISC Processor Cores (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="George Xenoulis">GX</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 10714–10719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LykakisMVNPSKPR.html">DATE-2003-LykakisMVNPSKPR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip (<abbr title="George Lykakis">GL</abbr>, <abbr title="N. Mouratidis">NM</abbr>, <abbr title="Kyriakos Vlachos">KV</abbr>, <abbr title="Nikos A. Nikolaou">NAN</abbr>, <abbr title="Stylianos Perissakis">SP</abbr>, <abbr title="G. Sourdis">GS</abbr>, <abbr title="George E. Konstantoulakis">GEK</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>, <abbr title="Dionisios I. Reisis">DIR</abbr>), pp. 20014–20019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-StolbergBFMFMKKP.html">DATE-2003-StolbergBFMFMKKP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications (<abbr title="Hans-Joachim Stolberg">HJS</abbr>, <abbr title="Mladen Berekovic">MB</abbr>, <abbr title="Lars Friebe">LF</abbr>, <abbr title="Sören Moch">SM</abbr>, <abbr title="Sebastian Flügel">SF</abbr>, <abbr title="Xun Mao">XM</abbr>, <abbr title="Mark Bernd Kulaczewski">MBK</abbr>, <abbr title="Heiko Klußmann">HK</abbr>, <abbr title="Peter Pirsch">PP</abbr>), pp. 20008–20013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-XuN.html">DATE-2003-XuN</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay Fault Testing of Core-Based Systems-on-a-Chi (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 10744–10752.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-2003-FaginKP.html">PODS-2003-FaginKP</a></dt><dd>Data exchange: getting to the core (<abbr title="Ronald Fagin">RF</abbr>, <abbr title="Phokion G. Kolaitis">PGK</abbr>, <abbr title="Lucian Popa">LP</abbr>), pp. 90–101.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2003-DanosL.html">ESOP-2003-DanosL</a> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span></dt><dd>Core Formal Molecular Biology (<abbr title="Vincent Danos">VD</abbr>, <abbr title="Cosimo Laneve">CL</abbr>), pp. 302–318.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/wcre.png" alt="WCRE"/><a href="../WCRE-2003-HsiPM.html">WCRE-2003-HsiPM</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/ontology.html" title="ontology">#ontology</a></span></dt><dd>Ontological Excavation: Unearthing the core concepts of the application (<abbr title="Idris Hsi">IH</abbr>, <abbr title="Colin Potts">CP</abbr>, <abbr title="Melody M. Moore">MMM</abbr>), pp. 345–352.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-RichardsonHHZSL.html">DAC-2002-RichardsonHHZSL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span></dt><dd>The iCOREtm 520 MHz synthesizable CPU core (<abbr title="Nick Richardson">NR</abbr>, <abbr title="Lun Bin Huang">LBH</abbr>, <abbr title="Razak Hossain">RH</abbr>, <abbr title="Tommy Zounes">TZ</abbr>, <abbr title="Naresh Soni">NS</abbr>, <abbr title="Julian Lewis">JL</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BonaSSZSZ.html">DATE-2002-BonaSSZSZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), p. 1128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CotaCLO.html">DATE-2002-CotaCLO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Planning and Design Space Exploration in a Core-Based Environment (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 478–485.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-KranitisPGZ.html">DATE-2002-KranitisPGZ</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Effective Software Self-Test Methodology for Processor Cores (<abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2002-BadoiuHI.html">STOC-2002-BadoiuHI</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Approximate clustering via core-sets (<abbr title="Mihai Badoiu">MB</abbr>, <abbr title="Sariel Har-Peled">SHP</abbr>, <abbr title="Piotr Indyk">PI</abbr>), pp. 250–257.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2002-ZhangW.html">ICPR-v1-2002-ZhangW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Core-Based Structure Matching Algorithm of Fingerprint Verification (<abbr title="Weiwei Zhang">WZ</abbr>, <abbr title="Yangsheng Wang">YW</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/uml.png" alt="UML"/><a href="../UML-2002-SteimannK.html">UML-2002-SteimannK</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>A Radical Reduction of UML’s Core Semantics (<abbr title="Friedrich Steimann">FS</abbr>, <abbr title="Thomas Kühne">TK</abbr>), pp. 34–48.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Albin.html">DAC-2001-Albin</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Nuts and Bolts of Core and SoC Verification (<abbr title="Ken Albin">KA</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChenBD.html">DAC-2001-ChenBD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LaiC.html">DAC-2001-LaiC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip (<abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-MeguerdichianKMPP.html">DAC-2001-MeguerdichianKMPP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>MetaCores: Design and Optimization Techniques (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Advait Mogre">AM</abbr>, <abbr title="Dusan Petranovic">DP</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BenabdenbiMM.html">DATE-2001-BenabdenbiMM</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing TAPed cores and wrapped cores with the same test access mechanism (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Walid Maroufi">WM</abbr>, <abbr title="Meryem Marzouki">MM</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CornoRSV.html">DATE-2001-CornoRSV</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the test of microprocessor IP cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 209–213.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-JingnanVH.html">DATE-2001-JingnanVH</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>A Skill-based library for retargetable embedded analog cores (<abbr title="Xu Jingnan">XJ</abbr>, <abbr title="João C. Vital">JCV</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 768–769.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-PaschalisGKPZ.html">DATE-2001-PaschalisGKPZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Deterministic software-based self-testing of embedded processor cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 92–96.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-QuasemG.html">DATE-2001-QuasemG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exact fault simulation for systems on Silicon that protects each core’s intellectual property (<abbr title="Md. Saffat Quasem">MSQ</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), p. 804.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2001-Thollard.html">ICML-2001-Thollard</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/grammar%20inference.html" title="grammar inference">#grammar inference</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Improving Probabilistic Grammatical Inference Core Algorithms with Post-processing Techniques (<abbr title="Franck Thollard">FT</abbr>), pp. 561–568.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2001-AnconaLZ.html">OOPSLA-2001-AnconaLZ</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>A Core Calculus for Java Exceptions (<abbr title="Davide Ancona">DA</abbr>, <abbr title="Giovanni Lagorio">GL</abbr>, <abbr title="Elena Zucca">EZ</abbr>), pp. 16–30.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-2001-KleppeW.html">TOOLS-EUROPE-2001-KleppeW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/metamodelling.html" title="metamodelling">#metamodelling</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Integration of Static and Dynamic Core for UML: A Study in Dynamic Aspects of the pUML OO Meta Modelling Approach to the Rearchitecting of UML (<abbr title="Anneke Kleppe">AK</abbr>, <abbr title="Jos Warmer">JW</abbr>), pp. 66–77.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-2001-SnoeckD.html">TOOLS-EUROPE-2001-SnoeckD</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Core Modelling Concepts in Object-Oriented Conceptual Modelling (<abbr title="Monique Snoeck">MS</abbr>, <abbr title="Guido Dedene">GD</abbr>), pp. 167–169.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-2001-SnoeckD01a.html">TOOLS-EUROPE-2001-SnoeckD01a</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Core Modelling Concepts in Object-Oriented Conceptual Modelling (full paper) (<abbr title="Monique Snoeck">MS</abbr>, <abbr title="Guido Dedene">GD</abbr>), pp. 170–179.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-VuHT.html">SAC-2001-VuHT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>An efficient core-area detection algorithm for fast noise-free image query processing (<abbr title="Khanh Vu">KV</abbr>, <abbr title="Kien A. Hua">KAH</abbr>, <abbr title="Duc A. Tran">DAT</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BergamaschiL.html">DAC-2000-BergamaschiL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing systems-on-chip using cores (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 420–425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ChenDSSC.html">DAC-2000-ChenDSSC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Embedded hardware and software self-testing methodologies for processor cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="Krishna Sekar">KS</abbr>, <abbr title="Ying Cheng">YC</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-FinF.html">DAC-2000-FinF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Web-CAD methodology for IP-core analysis and simulation (<abbr title="Alessandro Fin">AF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GoelL.html">DAC-2000-GoelL</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of an IBM CoreConnect processor local bus arbiter core (<abbr title="Amit Goel">AG</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-Puig-MedinaEK.html">DAC-2000-Puig-MedinaEK</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of configurable processor cores (<abbr title="Marinés Puig-Medina">MPM</abbr>, <abbr title="Gülbin Ezer">GE</abbr>, <abbr title="Pavlos Konas">PK</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LyseckyVG.html">DATE-2000-LyseckyVG</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Techniques for Reducing Read Latency of Core Bus Wrappers (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 84–91.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v2-2000-ChoKBBY.html">ICPR-v2-2000-ChoKBBY</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>Core-Based Fingerprint Image Classification (<abbr title="Byoung-Ho Cho">BHC</abbr>, <abbr title="Jeung-Seop Kim">JSK</abbr>, <abbr title="Jae-Hyung Bae">JHB</abbr>, <abbr title="In-Gu Bae">IGB</abbr>, <abbr title="Kee-Young Yoo">KYY</abbr>), pp. 2859–2862.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2000-ChuangM.html">PADL-2000-ChuangM</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/type%20system.html" title="type system">#type system</a></span></dt><dd>Out-of-Core Functional Programming with Type-Based Primitives (<abbr title="Tyng-Ruey Chuang">TRC</abbr>, <abbr title="Shin-Cheng Mu">SCM</abbr>), pp. 32–46.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/rta.png" alt="RTA"/><a href="../RTA-2000-Moreau.html">RTA-2000-Moreau</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>REM (Reduce Elan Machine): Core of the New ELAN Compiler (<abbr title="Pierre-Etienne Moreau">PEM</abbr>), pp. 265–269.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Henkel.html">DAC-1999-Henkel</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems (<abbr title="Jörg Henkel">JH</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-NotbauerANR.html">DAC-1999-NotbauerANR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and Management of a Multimillion-Gate Embedded Core Design (<abbr title="Johann Notbauer">JN</abbr>, <abbr title="Thomas W. Albrecht">TWA</abbr>, <abbr title="Georg Niedrist">GN</abbr>, <abbr title="Stefan Rohringer">SR</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PapachristouMN.html">DAC-1999-PapachristouMN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Microprocessor Based Testing for Core-Based System on Chip (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="F. Martin">FM</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DickJ.html">DATE-1999-DickJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis (<abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 263–270.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-JacomePRL.html">DATE-1999-JacomePRL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Design Space Layer: Supporting Early Design Space Exploration for Core-Based Designs (<abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Helvio P. Peixoto">HPP</abbr>, <abbr title="Ander Royo">AR</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), pp. 676–683.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PaschalisKPGZ.html">DATE-1999-PaschalisKPGZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Effective BIST Architecture for Fast Multiplier Cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 117–121.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-v1-1999-ZhouC.html">FM-v1-1999-ZhouC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Formal Analysis of a Secure Communication Channel: Secure Core-Email Protocol (<abbr title="Dan Zhou">DZ</abbr>, <abbr title="Shiu-Kai Chin">SKC</abbr>), pp. 758–775.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-CCAD-1999-Komischke.html">HCI-CCAD-1999-Komischke</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Identifying core sequences in process control across branches (<abbr title="Tobias Komischke">TK</abbr>), pp. 1301–1305.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/uml.png" alt="UML"/><a href="../UML-1999-EvansK.html">UML-1999-EvansK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/metamodelling.html" title="metamodelling">#metamodelling</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>Core Meta-Modelling Semantics of UML: The pUML Approach (<abbr title="Andy Evans">AE</abbr>, <abbr title="Stuart Kent">SK</abbr>), pp. 140–155.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1999-BonoPS.html">ECOOP-1999-BonoPS</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/mixin.html" title="mixin">#mixin</a></span></dt><dd>A Core Calculus of Classes and Mixins (<abbr title="Viviana Bono">VB</abbr>, <abbr title="Amit Patel">AP</abbr>, <abbr title="Vitaly Shmatikov">VS</abbr>), pp. 43–66.</dd> <div class="pagevis" style="width:23px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1999-IgarashiPW.html">OOPSLA-1999-IgarashiPW</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>Featherweight Java: A Minimal Core Calculus for Java and GJ (<abbr title="Atsushi Igarashi">AI</abbr>, <abbr title="Benjamin C. Pierce">BCP</abbr>, <abbr title="Philip Wadler">PW</abbr>), pp. 132–146.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1999-AbadiBHR.html">POPL-1999-AbadiBHR</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span></dt><dd>A Core Calculus of Dependency (<abbr title="Martín Abadi">MA</abbr>, <abbr title="Anindya Banerjee">AB</abbr>, <abbr title="Nevin Heintze">NH</abbr>, <abbr title="Jon G. Riecke">JGR</abbr>), pp. 147–160.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-AlbrechtNR.html">DAC-1998-AlbrechtNR</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design (<abbr title="Thomas W. Albrecht">TWA</abbr>, <abbr title="Johann Notbauer">JN</abbr>, <abbr title="Stefan Rohringer">SR</abbr>), pp. 808–811.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GhoshDJ.html">DAC-1998-GhoshDJ</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Fast and Low Cost Testing Technique for Core-Based System-on-Chip (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HongKQPS.html">DAC-1998-HongKQPS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Power Optimization of Variable Voltage Core-Based Systems (<abbr title="Inki Hong">IH</abbr>, <abbr title="Darko Kirovski">DK</abbr>, <abbr title="Gang Qu">GQ</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-UsamiIIKTHATK.html">DAC-1998-UsamiIIKTHATK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques (<abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Mutsunori Igarashi">MI</abbr>, <abbr title="Takashi Ishikawa">TI</abbr>, <abbr title="Masahiro Kanazawa">MK</abbr>, <abbr title="Masafumi Takahashi">MT</abbr>, <abbr title="Mototsugu Hamada">MH</abbr>, <abbr title="Hideho Arakida">HA</abbr>, <abbr title="Toshihiro Terazawa">TT</abbr>, <abbr title="Tadahiro Kuroda">TK</abbr>), pp. 483–488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-YangKNCSRKLLKYKLHKKPPLHPK.html">DAC-1998-YangKNCSRKLLKYKLHKKPPLHPK</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MetaCore: An Application Specific DSP Development System (<abbr title="Jin-Hyuk Yang">JHY</abbr>, <abbr title="Byoung-Woon Kim">BWK</abbr>, <abbr title="Sang-Jun Nam">SJN</abbr>, <abbr title="Jang-Ho Cho">JHC</abbr>, <abbr title="Sung-Won Seo">SWS</abbr>, <abbr title="Chang-Ho Ryu">CHR</abbr>, <abbr title="Young-Su Kwon">YSK</abbr>, <abbr title="Dae-Hyun Lee">DHL</abbr>, <abbr title="Jong-Yeol Lee">JYL</abbr>, <abbr title="Jong-Sun Kim">JSK</abbr>, <abbr title="Hyun-Dhong Yoon">HDY</abbr>, <abbr title="Jae-Yeol Kim">JYK</abbr>, <abbr title="Kun-Moo Lee">KML</abbr>, <abbr title="Chan-Soo Hwang">CSH</abbr>, <abbr title="In-Hyung Kim">IHK</abbr>, <abbr title="Jun Sung Kim">JSK</abbr>, <abbr title="Kwang-Il Park">KIP</abbr>, <abbr title="Kyu Ho Park">KHP</abbr>, <abbr title="Yong Hoon Lee">YHL</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 800–803.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-NordholzGTONAW.html">DATE-1998-NordholzGTONAW</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Core Interconnect Testing Hazards (<abbr title="Petra Nordholz">PN</abbr>, <abbr title="Hartmut Grabinski">HG</abbr>, <abbr title="Dieter Treytnar">DT</abbr>, <abbr title="Jan Otterstedt">JO</abbr>, <abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="Uwe Arz">UA</abbr>, <abbr title="T. W. Williams">TWW</abbr>), pp. 953–954.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-NouraniP.html">DATE-1998-NouraniP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Bypass Scheme for Core-Based System Fault Testing (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 979–980.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-OlcozCGG.html">DATE-1998-OlcozCGG</a> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Static Analysis Tools for Soft-Core Reviews and Audits (<abbr title="Serafín Olcoz">SO</abbr>, <abbr title="Ana Castellvi">AC</abbr>, <abbr title="Maria Garcia">MG</abbr>, <abbr title="Jose Angel Gomez">JAG</abbr>), pp. 935–936.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RunjeK.html">DATE-1998-RunjeK</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Universal Strong Encryption FPGA Core Implementation (<abbr title="Davor Runje">DR</abbr>, <abbr title="Mario Kovac">MK</abbr>), pp. 923–924.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ZhaoP.html">DATE-1998-ZhaoP</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing DSP Cores Based on Self-Test Programs (<abbr title="Wei Zhao">WZ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 166–172.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-1998-VisserB.html">WRLA-1998-VisserB</a></dt><dd>A core language for rewriting (<abbr title="Eelco Visser">EV</abbr>, <abbr title="Zine-El-Abidine Benaissa">ZEAB</abbr>), pp. 422–441.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-1998-Taylor.html">ICFP-1998-Taylor</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>A Theory of Core Fudgets (<abbr title="Colin J. Taylor">CJT</abbr>), pp. 75–85.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Marwedel.html">DAC-1997-Marwedel</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Code Generation for Core Processors (<abbr title="Peter Marwedel">PM</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-HendricxC.html">EDTC-1997-HendricxC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A symbolic core approach to the formal verification of integrated mixed-mode applications (<abbr title="Stefan Hendricx">SH</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>), pp. 432–436.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icfp.png" alt="ICFP"/><a href="../ICFP-1996-FerreiraHJ.html">ICFP-1996-FerreiraHJ</a> <span class="tag"><a href="../tag/bisimulation.html" title="bisimulation">#bisimulation</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>A Theory of Weak Bisimulation for Core CML (<abbr title="William Ferreira">WF</abbr>, <abbr title="Matthew Hennessy">MH</abbr>, <abbr title="Alan Jeffrey">AJ</abbr>), pp. 201–212.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1996-LewisG.html">HPDC-1996-LewisG</a></dt><dd>The Core Legion Object Model (<abbr title="Michael J. Lewis">MJL</abbr>, <abbr title="Andrew S. Grimshaw">ASG</abbr>), pp. 551–561.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-TimmerSMJ.html">DAC-1995-TimmerSMJ</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores (<abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1995-Kotz.html">HPDC-1995-Kotz</a></dt><dd>Disk-Directed I/O for an Out-of-Core Computation (<abbr title="David Kotz">DK</abbr>), pp. 159–166.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-1995-BordawekarCKKP.html">PPoPP-1995-BordawekarCKKP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>A Model and Compilation Strategy for Out-of-Core Data Parallel Programs (<abbr title="Rajesh Bordawekar">RB</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Ken Kennedy">KK</abbr>, <abbr title="Charles Koelbel">CK</abbr>, <abbr title="Michael H. Paleczny">MHP</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1994-KanellakisHM.html">ICALP-1994-KanellakisHM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>An Analysis of the Core-ML Language: Expressive Power and Type Reconstruction (<abbr title="Paris C. Kanellakis">PCK</abbr>, <abbr title="Gerd G. Hillebrand">GGH</abbr>, <abbr title="Harry G. Mairson">HGM</abbr>), pp. 83–105.</dd> <div class="pagevis" style="width:22px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../TRI-Ada-C-1992-Simonian.html">TRI-Ada-C-1992-Simonian</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Software Development in Core: The Application of Ada and Spiral Development (<abbr title="Richard P. Simonian">RPS</abbr>), pp. 249–257.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ht.png" alt="HT"/><a href="../HT-1991-EganLKLRLL.html">HT-1991-EganLKLRLL</a> <span class="tag"><a href="../tag/hypermedia.html" title="hypermedia">#hypermedia</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Hypertext for the Electronic Library? CORE Sample Results (<abbr title="Dennis E. Egan">DEE</abbr>, <abbr title="Michael Lesk">ML</abbr>, <abbr title="R. Daniel Ketchum">RDK</abbr>, <abbr title="Carol C. Lochbaum">CCL</abbr>, <abbr title="Joel R. Remde">JRR</abbr>, <abbr title="Michael L. Littman">MLL</abbr>, <abbr title="Thomas K. Landauer">TKL</abbr>), pp. 299–312.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1991-Lesk.html">SIGIR-1991-Lesk</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>The CORE Electronic Chemistry Library (<abbr title="Michael Lesk">ML</abbr>), pp. 93–112.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SmithDDCHJd.html">DAC-1989-SmithDDCHJd</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>FACE Core Environment: The Model and Its Application in CAE/CAD Tool Development (<abbr title="William D. Smith">WDS</abbr>, <abbr title="David A. Duff">DAD</abbr>, <abbr title="M. Dragomirecky">MD</abbr>, <abbr title="J. Caldwell">JC</abbr>, <abbr title="Michael J. Hartman">MJH</abbr>, <abbr title="Jeffrey R. Jasica">JRJ</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-GoldreichL.html">STOC-1989-GoldreichL</a></dt><dd>A Hard-Core Predicate for all One-Way Functions (<abbr title="Oded Goldreich">OG</abbr>, <abbr title="Leonid A. Levin">LAL</abbr>), pp. 25–32.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1989-Borger.html">CSL-1989-Borger</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>A Logical Operational Semantics of Full Prolog. Part I: Selection Core and Control (<abbr title="Egon Börger">EB</abbr>), pp. 36–64.</dd> <div class="pagevis" style="width:28px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1987-Schoning.html">CSL-1987-Schoning</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Complexity Cores and Hard-To-Prove Formulas (<abbr title="Uwe Schöning">US</abbr>), pp. 273–280.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1985-OrponenRS.html">ICALP-1985-OrponenRS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Polynomial Levelability and Maximal Complexity Cores (<abbr title="Pekka Orponen">PO</abbr>, <abbr title="David A. Russo">DAR</abbr>, <abbr title="Uwe Schöning">US</abbr>), pp. 435–444.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-SlotB.html">STOC-1984-SlotB</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On Tape Versus Core; An Application of Space Efficient Perfect Hash Functions to the Invariance of Space (<abbr title="Cees F. Slot">CFS</abbr>, <abbr title="Peter van Emde Boas">PvEB</abbr>), pp. 391–400.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-Mullery.html">ICSE-1979-Mullery</a></dt><dd>CORE : A Method for Controlled Requirement Expression (<abbr title="Geoff P. Mullery">GPM</abbr>), pp. 126–135.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1967-Fuchel68.html">SOSP-1967-Fuchel68</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Considerations in the design of a multiple computer system with extended core storage (<abbr title="Kurt Fuchel">KF</abbr>), pp. 334–340.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>