Item(by='UncleOxidant', descendants=None, kids=[25788559], score=None, time=1610578313, title=None, item_type='comment', url=None, parent=25766160, text='This is probably because the RAM is internal to the FPGA:<p>&gt; A complete J1 with 16Kbytes of RAM fits easily on a small Xilinx FPGA.<p>I&#x27;d guess the CPU itself would easily fit into an iCE40 (given that RISC-Vs are fitting and the J1 should be simpler) with the RAM external. Several of the iCE40 boards have external RAMs')