ADDRESS_REG_B=CLOCK0
CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_INPUT_B=NORMAL
CLOCK_ENABLE_OUTPUT_A=NORMAL
CLOCK_ENABLE_OUTPUT_B=NORMAL
INDATA_REG_B=CLOCK0
INIT_FILE=
INTENDED_DEVICE_FAMILY="Stratix II"
LPM_TYPE=altsyncram
NUMWORDS_A=512
NUMWORDS_B=512
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=NONE
OUTDATA_ACLR_B=NONE
OUTDATA_REG_A=CLOCK0
OUTDATA_REG_B=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
WIDTHAD_A=9
WIDTHAD_B=9
WIDTH_A=16
WIDTH_B=16
WIDTH_BYTEENA_A=1
WIDTH_BYTEENA_B=1
WRCONTROL_WRADDRESS_REG_B=CLOCK0
DEVICE_FAMILY="Stratix II"
address_a
address_b
clock0
clocken0
data_a
data_b
wren_a
wren_b
q_a
q_b
