$date
	Wed May 13 22:39:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module srlatch_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#50
0"
1!
1#
0$
#100
1$
#150
0!
1"
0#
#200
1#
#250
