Verilator Tree Dump (format 0x3900) from <e221> to <e337>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a25b0 <e222#> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0x5555561a26f0 <e225#> {c1ai}  AddCounter -> MODULE 0x555556197330 <e224#> {c1ai}  AddCounter  L0 [1ps]
    1:2:1: PIN 0x5555561a2ad0 <e229#> {c2al}  clk -> VAR 0x555556197b70 <e131> {c2al} @dt=0x5555561a1130@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a29b0 <e230#> {c2al} @dt=0x5555561a1130@(G/w1)  clk [RV] <- VAR 0x5555561a2830 <e226#> {c2al} @dt=0x5555561a1130@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561a2e70 <e236#> {c3al}  en -> VAR 0x555556198960 <e139> {c3al} @dt=0x5555561a1130@(G/w1)  en INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a2d50 <e235#> {c3al} @dt=0x5555561a1130@(G/w1)  en [RV] <- VAR 0x5555561a2bd0 <e231#> {c3al} @dt=0x5555561a1130@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561a5f10 <e242#> {c4aw}  out_q -> VAR 0x5555561998e0 <e147> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a30f0 <e241#> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q [LV] => VAR 0x5555561a2f70 <e237#> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2830 <e226#> {c2al} @dt=0x5555561a1130@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2bd0 <e231#> {c3al} @dt=0x5555561a1130@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2f70 <e237#> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0x555556197330 <e224#> {c1ai}  AddCounter  L0 [1ps]
    1:2: VAR 0x555556197b70 <e131> {c2al} @dt=0x5555561a1130@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2: VAR 0x555556198960 <e139> {c3al} @dt=0x5555561a1130@(G/w1)  en INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561998e0 <e147> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0x55555619b390 <e76> {c6af}
    1:2:1: SENTREE 0x555556199de0 <e85> {c6am}
    1:2:1:1: SENITEM 0x555556199d20 <e41> {c6ao} [POS]
    1:2:1:1:1: VARREF 0x55555619f5a0 <e148> {c6aw} @dt=0x5555561a1130@(G/w1)  clk [RV] <- VAR 0x555556197b70 <e131> {c2al} @dt=0x5555561a1130@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556199f40 <e87> {c6bb}
    1:2:2:1: ASSIGNDLY 0x55555619aa90 <e333#> {c7ax} @dt=0x5555561994c0@(G/w3)
    1:2:2:1:1: COND 0x5555561a6e10 <e331#> {c7bg} @dt=0x5555561994c0@(G/w3)
    1:2:2:1:1:1: VARREF 0x55555619f6c0 <e327#> {c7an} @dt=0x5555561a1130@(G/w1)  en [RV] <- VAR 0x555556198960 <e139> {c3al} @dt=0x5555561a1130@(G/w1)  en INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: ADD 0x55555619a9d0 <e328#> {c7bg} @dt=0x5555561994c0@(G/w3)
    1:2:2:1:1:2:1: CONST 0x5555561a6bf0 <e308#> {c7bg} @dt=0x5555561994c0@(G/w3)  3'h1
    1:2:2:1:1:2:2: VARREF 0x55555619f7e0 <e316#> {c7ba} @dt=0x5555561994c0@(G/w3)  out_q [RV] <- VAR 0x5555561998e0 <e147> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:3: CONST 0x5555561a1dd0 <e329#> {c8ax} @dt=0x5555561994c0@(G/w3)  3'h0
    1:2:2:1:2: VARREF 0x55555619f900 <e149> {c7ar} @dt=0x5555561994c0@(G/w3)  out_q [LV] => VAR 0x5555561998e0 <e147> {c4aw} @dt=0x5555561994c0@(G/w3)  out_q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a1130 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561994c0 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x5555561a12f0 <e154> {c7bg} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561a2390 <e212> {c7bi} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556198e40 <e26> {c4ar} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561991e0 <e31> {c4at} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556197a90 <e126> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a1130 <e130> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556198880 <e133> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561994c0 <e146> {c4am} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a12f0 <e154> {c7bg} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a16c0 <e170> {c7bg} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a19c0 <e184> {c7bg} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a1cf0 <e192> {c8au} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2390 <e212> {c7bi} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
