PPA Report for parity_buf.v (Module: parity_buf)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 30
IO Count: 21
Cell Count: 85

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 941.62 MHz
Reg-to-Reg Critical Path Delay: 0.929 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
