`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 23 2020 17:20:03 KST (Dec 23 2020 08:20:03 UTC)

module in_buff_Eqi3u2_1(in1, out1);
  input [1:0] in1;
  output out1;
  wire [1:0] in1;
  wire out1;
  wire n_0, n_1;
  NOR2X4 g10(.A (n_0), .B (n_1), .Y (out1));
  CLKINVX4 g11(.A (in1[0]), .Y (n_1));
  CLKINVX12 g12(.A (in1[1]), .Y (n_0));
endmodule


