<profile>

<section name = "Vitis HLS Report for 'decode_decision'" level="0">
<item name = "Date">Thu Mar 30 10:45:20 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.757 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354">decode_decision_Pipeline_VITIS_LOOP_53_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 623, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 115, 481, -</column>
<column name="Memory">1, -, 14, 28, -</column>
<column name="Multiplexer">-, -, -, 269, -</column>
<column name="Register">-, -, 541, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354">decode_decision_Pipeline_VITIS_LOOP_53_1, 0, 0, 115, 461, 0</column>
<column name="mux_42_8_1_1_U37">mux_42_8_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lpsTable_U">decode_decision_lpsTable_ROM_AUTO_1R, 1, 0, 0, 0, 256, 8, 1, 2048</column>
<column name="transLPS_U">decode_decision_transLPS_ROM_AUTO_1R, 0, 7, 14, 0, 128, 7, 1, 896</column>
<column name="transMPS_U">decode_decision_transMPS_ROM_AUTO_1R, 0, 7, 14, 0, 128, 7, 1, 896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_639_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln16_fu_663_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln6_fu_617_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln229_1_fu_440_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln229_2_fu_459_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln229_fu_741_p2">-, 0, 0, 39, 32, 32</column>
<column name="and_ln24_fu_595_p2">and, 0, 0, 8, 8, 8</column>
<column name="icmp_ln1076_1_fu_454_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1076_fu_735_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln13_fu_569_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="retVal_10_fu_649_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="or_ln1543_fu_713_p2">or, 0, 0, 9, 9, 9</column>
<column name="retVal_12_fu_685_p3">select, 0, 0, 8, 1, 8</column>
<column name="retVal_15_fu_693_p3">select, 0, 0, 9, 1, 9</column>
<column name="ret_1_fu_753_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1076_1_fu_483_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln1076_2_fu_496_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1076_fu_476_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln13_1_fu_677_p3">select, 0, 0, 8, 1, 3</column>
<column name="select_ln13_fu_669_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln23_fu_579_p2">shl, 0, 0, 100, 8, 32</column>
<column name="xor_ln1076_1_fu_470_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln1076_fu_464_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln23_fu_589_p2">xor, 0, 0, 8, 8, 2</column>
<column name="xor_ln70_fu_747_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="ap_phi_mux_binVal_1_phi_fu_339_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_state_bstate_currIdx_2_phi_fu_312_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_state_bstate_held_aligned_word_2_phi_fu_330_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_state_bstate_n_bits_held_2_phi_fu_321_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_state_ivlCurrRange_1_phi_fu_302_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_state_ivlOffset_2_phi_fu_348_p4">9, 2, 32, 64</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="ap_return_2">9, 2, 8, 16</column>
<column name="ap_return_3">9, 2, 8, 16</column>
<column name="ap_return_4">9, 2, 1, 2</column>
<column name="ap_return_5">9, 2, 32, 64</column>
<column name="binVal_1_reg_336">9, 2, 1, 2</column>
<column name="ctxTables_address0">14, 3, 9, 27</column>
<column name="state_bstate_currIdx_2_reg_309">9, 2, 32, 64</column>
<column name="state_bstate_currIdx_read_assign_reg_252">9, 2, 32, 64</column>
<column name="state_bstate_held_aligned_word_2_reg_327">9, 2, 8, 16</column>
<column name="state_bstate_held_aligned_word_read_assign_reg_276">9, 2, 8, 16</column>
<column name="state_bstate_n_bits_held_2_reg_318">9, 2, 8, 16</column>
<column name="state_bstate_n_bits_held_read_assign_reg_264">9, 2, 8, 16</column>
<column name="state_ivlCurrRange_1_reg_299">9, 2, 32, 64</column>
<column name="state_ivlCurrRange_V_read_assign_reg_240">9, 2, 32, 64</column>
<column name="state_ivlOffset_2_reg_345">9, 2, 32, 64</column>
<column name="state_ivlOffset_V_read_assign_reg_288">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="ap_return_2_preg">8, 0, 8, 0</column>
<column name="ap_return_3_preg">8, 0, 8, 0</column>
<column name="ap_return_4_preg">1, 0, 1, 0</column>
<column name="ap_return_5_preg">32, 0, 32, 0</column>
<column name="binVal_1_reg_336">1, 0, 1, 0</column>
<column name="ctxState_reg_815">8, 0, 8, 0</column>
<column name="ctxTables_addr_reg_810">1, 0, 9, 8</column>
<column name="grp_decode_decision_Pipeline_VITIS_LOOP_53_1_fu_354_ap_start_reg">1, 0, 1, 0</column>
<column name="or_ln1543_reg_888">9, 0, 9, 0</column>
<column name="retVal_12_reg_883">8, 0, 8, 0</column>
<column name="select_ln1076_2_reg_868">32, 0, 32, 0</column>
<column name="select_ln1076_reg_863">32, 0, 32, 0</column>
<column name="select_ln13_1_reg_878">8, 0, 8, 0</column>
<column name="select_ln13_reg_873">32, 0, 32, 0</column>
<column name="state_bstate_currIdx_2_reg_309">32, 0, 32, 0</column>
<column name="state_bstate_currIdx_read_assign_reg_252">32, 0, 32, 0</column>
<column name="state_bstate_held_aligned_word_2_reg_327">8, 0, 8, 0</column>
<column name="state_bstate_held_aligned_word_read_assign_reg_276">8, 0, 8, 0</column>
<column name="state_bstate_n_bits_held_2_reg_318">8, 0, 8, 0</column>
<column name="state_bstate_n_bits_held_read_assign_reg_264">8, 0, 8, 0</column>
<column name="state_ivlCurrRange_1_reg_299">32, 0, 32, 0</column>
<column name="state_ivlCurrRange_V_read_assign_reg_240">32, 0, 32, 0</column>
<column name="state_ivlOffset_2_reg_345">32, 0, 32, 0</column>
<column name="state_ivlOffset_V_read_assign_reg_288">32, 0, 32, 0</column>
<column name="sub_ln229_1_reg_831">32, 0, 32, 0</column>
<column name="tmp_1_reg_893">23, 0, 23, 0</column>
<column name="xor_ln1076_1_reg_858">1, 0, 1, 0</column>
<column name="zext_ln34_1_reg_826">8, 0, 32, 24</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_2">out, 8, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_3">out, 8, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_4">out, 1, ap_ctrl_hs, decode_decision, return value</column>
<column name="ap_return_5">out, 32, ap_ctrl_hs, decode_decision, return value</column>
<column name="init_offset">in, 1, ap_none, init_offset, scalar</column>
<column name="mode_offset">in, 1, ap_none, mode_offset, scalar</column>
<column name="state_ivlCurrRange_V_read">in, 32, ap_none, state_ivlCurrRange_V_read, scalar</column>
<column name="state_ivlOffset_V_read">in, 32, ap_none, state_ivlOffset_V_read, scalar</column>
<column name="state_bstate_currIdx_read">in, 32, ap_none, state_bstate_currIdx_read, scalar</column>
<column name="state_bstate_n_bits_held_read">in, 8, ap_none, state_bstate_n_bits_held_read, scalar</column>
<column name="state_bstate_held_aligned_word_read">in, 8, ap_none, state_bstate_held_aligned_word_read, scalar</column>
<column name="bStream">in, 8, ap_none, bStream, pointer</column>
<column name="bStream1">in, 8, ap_none, bStream1, pointer</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="ctxAddr_offset">in, 1, ap_none, ctxAddr_offset, scalar</column>
<column name="ctxTables_address0">out, 9, ap_memory, ctxTables, array</column>
<column name="ctxTables_ce0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_we0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_d0">out, 8, ap_memory, ctxTables, array</column>
<column name="ctxTables_q0">in, 8, ap_memory, ctxTables, array</column>
</table>
</item>
</section>
</profile>
