// Seed: 2272230485
module module_0 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = 1'b0;
  logic id_2;
  assign id_0 = 1;
  type_8(
      1, id_0, id_1
  );
  logic id_3 = id_3;
  type_10(
      1, id_4, id_2
  );
endmodule
