Analysis & Synthesis report for D_FIFO
Sun Nov 26 18:38:03 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram
 16. Source assignments for FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1
 17. Parameter Settings for User Entity Instance: D:inst
 18. Parameter Settings for User Entity Instance: FIFO_A:inst1|scfifo:scfifo_component
 19. Parameter Settings for User Entity Instance: FIFO_B:inst2|scfifo:scfifo_component
 20. Parameter Settings for User Entity Instance: O:inst3
 21. Parameter Settings for User Entity Instance: DI:inst4
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. scfifo Parameter Settings by Entity Instance
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 26 18:38:03 2017            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; D_FIFO                                           ;
; Top-level Entity Name              ; Block2                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 2,971                                            ;
;     Total combinational functions  ; 1,080                                            ;
;     Dedicated logic registers      ; 2,499                                            ;
; Total registers                    ; 2499                                             ;
; Total pins                         ; 2                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 172,096                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; Block2             ; D_FIFO             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-24        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; D.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/OC/Desktop/Project/D.v                                                ;         ;
; FIFO_A.v                                           ; yes             ; User Wizard-Generated File             ; C:/Users/OC/Desktop/Project/FIFO_A.v                                           ;         ;
; FIFO_B.v                                           ; yes             ; User Wizard-Generated File             ; C:/Users/OC/Desktop/Project/FIFO_B.v                                           ;         ;
; Block2.bdf                                         ; yes             ; User Block Diagram/Schematic File      ; C:/Users/OC/Desktop/Project/Block2.bdf                                         ;         ;
; O.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/OC/Desktop/Project/O.v                                                ;         ;
; DI.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/OC/Desktop/Project/DI.v                                               ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; db/scfifo_ht21.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/scfifo_ht21.tdf                                 ;         ;
; db/a_dpfifo_o331.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/a_dpfifo_o331.tdf                               ;         ;
; db/altsyncram_fod1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/altsyncram_fod1.tdf                             ;         ;
; db/cmpr_fs8.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cmpr_fs8.tdf                                    ;         ;
; db/cntr_q9b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_q9b.tdf                                    ;         ;
; db/cntr_7a7.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_7a7.tdf                                    ;         ;
; db/cntr_r9b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_r9b.tdf                                    ;         ;
; db/scfifo_f031.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/scfifo_f031.tdf                                 ;         ;
; db/a_dpfifo_m631.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/a_dpfifo_m631.tdf                               ;         ;
; db/a_fefifo_h4f.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/a_fefifo_h4f.tdf                                ;         ;
; db/cntr_9o7.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_9o7.tdf                                    ;         ;
; db/dpram_u611.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/dpram_u611.tdf                                  ;         ;
; db/altsyncram_e0k1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/altsyncram_e0k1.tdf                             ;         ;
; db/cntr_tnb.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_tnb.tdf                                    ;         ;
; sld_signaltap.vhd                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_i424.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/altsyncram_i424.tdf                             ;         ;
; altdpram.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_psc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/mux_psc.tdf                                     ;         ;
; lpm_decode.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/decode_dvf.tdf                                  ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_bii.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_bii.tdf                                    ;         ;
; db/cmpr_ugc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cmpr_ugc.tdf                                    ;         ;
; db/cntr_89j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_89j.tdf                                    ;         ;
; db/cntr_cgi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_cgi.tdf                                    ;         ;
; db/cmpr_rgc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cmpr_rgc.tdf                                    ;         ;
; db/cntr_23j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cntr_23j.tdf                                    ;         ;
; db/cmpr_ngc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/cmpr_ngc.tdf                                    ;         ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; C:/Users/OC/Desktop/Project/db/altsyncram_05a1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/altsyncram_05a1.tdf                             ;         ;
; /users/oc/desktop/convert_data.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /users/oc/desktop/convert_data.mif                                             ;         ;
; C:/Users/OC/Desktop/Project/db/decode_f8a.tdf      ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/decode_f8a.tdf                                  ;         ;
; C:/Users/OC/Desktop/Project/db/mux_6nb.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/OC/Desktop/Project/db/mux_6nb.tdf                                     ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,971     ;
;                                             ;           ;
; Total combinational functions               ; 1080      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 523       ;
;     -- 3 input functions                    ; 372       ;
;     -- <=2 input functions                  ; 185       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 925       ;
;     -- arithmetic mode                      ; 155       ;
;                                             ;           ;
; Total registers                             ; 2499      ;
;     -- Dedicated logic registers            ; 2499      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
; Total memory bits                           ; 172096    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1786      ;
; Total fan-out                               ; 14642     ;
; Average fan-out                             ; 3.88      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Block2                                                                                                 ; 1080 (1)          ; 2499 (0)     ; 172096      ; 0            ; 0       ; 0         ; 2    ; 0            ; |Block2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |D:inst|                                                                                             ; 101 (101)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|D:inst                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |FIFO_A:inst1|                                                                                       ; 19 (0)            ; 12 (0)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 19 (0)            ; 12 (0)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                  ; work         ;
;          |scfifo_ht21:auto_generated|                                                                   ; 19 (0)            ; 12 (0)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;             |a_dpfifo_o331:dpfifo|                                                                      ; 19 (14)           ; 12 (7)       ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_fod1:FIFOram|                                                                ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram                                                                                                                                                                                                                          ; work         ;
;                |cntr_7a7:usedw_counter|                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_7a7:usedw_counter                                                                                                                                                                                                                           ; work         ;
;                |cntr_q9b:rd_ptr_msb|                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                                                                                                                              ; work         ;
;                |cntr_r9b:wr_ptr|                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_r9b:wr_ptr                                                                                                                                                                                                                                  ; work         ;
;    |FIFO_B:inst2|                                                                                       ; 13 (0)            ; 8 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 13 (0)            ; 8 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                  ; work         ;
;          |scfifo_f031:auto_generated|                                                                   ; 13 (0)            ; 8 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;             |a_dpfifo_m631:dpfifo|                                                                      ; 13 (2)            ; 8 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo                                                                                                                                                                                                                                                  ; work         ;
;                |a_fefifo_h4f:fifo_state|                                                                ; 7 (5)             ; 4 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|a_fefifo_h4f:fifo_state                                                                                                                                                                                                                          ; work         ;
;                   |cntr_9o7:count_usedw|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw                                                                                                                                                                                                     ; work         ;
;                |cntr_tnb:rd_ptr_count|                                                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|cntr_tnb:rd_ptr_count                                                                                                                                                                                                                            ; work         ;
;                |cntr_tnb:wr_ptr|                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|cntr_tnb:wr_ptr                                                                                                                                                                                                                                  ; work         ;
;                |dpram_u611:FIFOram|                                                                     ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_e0k1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1                                                                                                                                                                                                   ; work         ;
;    |O:inst3|                                                                                            ; 23 (23)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|O:inst3                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 805 (1)           ; 2288 (336)   ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 804 (0)           ; 1952 (0)     ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 804 (20)          ; 1952 (704)   ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_i424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 172032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i424:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 394 (1)           ; 856 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 336 (0)           ; 840 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 504 (504)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 336 (0)           ; 336 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 57 (57)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 250 (10)          ; 234 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_bii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 168 (168)         ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None ;
; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 168          ; 1024         ; 168          ; 172032 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+----------------------+--------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |Block2|FIFO_A:inst1 ; C:/Users/OC/Desktop/Project/FIFO_A.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |Block2|FIFO_B:inst2 ; C:/Users/OC/Desktop/Project/FIFO_B.v ;
+--------+--------------+---------+--------------+--------------+----------------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; D:inst|out[12..14]                    ; Stuck at GND due to stuck port data_in ;
; O:inst3|mid[12..14]                   ; Stuck at GND due to stuck port data_in ;
; O:inst3|tureOut[12..14]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; D:inst|out[14] ; Stuck at GND              ; O:inst3|mid[14], O:inst3|tureOut[14]   ;
;                ; due to stuck port data_in ;                                        ;
; D:inst|out[13] ; Stuck at GND              ; O:inst3|mid[13], O:inst3|tureOut[13]   ;
;                ; due to stuck port data_in ;                                        ;
; D:inst|out[12] ; Stuck at GND              ; O:inst3|mid[12], O:inst3|tureOut[12]   ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2499  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 927   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 787   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Block2|O:inst3|cnt[0]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Block2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: D:inst ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; A              ; 001   ; Unsigned Binary            ;
; B              ; 010   ; Unsigned Binary            ;
; C              ; 001   ; Unsigned Binary            ;
; D              ; 010   ; Unsigned Binary            ;
; E              ; 100   ; Unsigned Binary            ;
; F              ; 010   ; Unsigned Binary            ;
; G              ; 001   ; Unsigned Binary            ;
; H              ; 010   ; Unsigned Binary            ;
; I              ; 001   ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_A:inst1|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 8            ; Signed Integer                           ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                           ;
; LPM_WIDTHU              ; 2            ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_ht21  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_B:inst2|scfifo:scfifo_component ;
+-------------------------+--------------+------------------------------------------+
; Parameter Name          ; Value        ; Type                                     ;
+-------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                           ;
; lpm_width               ; 8            ; Signed Integer                           ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                           ;
; LPM_WIDTHU              ; 2            ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                  ;
; USE_EAB                 ; ON           ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_f031  ; Untyped                                  ;
+-------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: O:inst3 ;
+----------------+-----------+-------------------------+
; Parameter Name ; Value     ; Type                    ;
+----------------+-----------+-------------------------+
; right          ; 100101100 ; Unsigned Binary         ;
; left           ; 000000001 ; Unsigned Binary         ;
+----------------+-----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: DI:inst4 ;
+----------------+-----------------+--------------------+
; Parameter Name ; Value           ; Type               ;
+----------------+-----------------+--------------------+
; b              ; 000000000010000 ; Unsigned Binary    ;
+----------------+-----------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 48230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 46629                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 2                                    ;
; Entity Instance            ; FIFO_A:inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                         ;
;     -- lpm_width           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 4                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
; Entity Instance            ; FIFO_B:inst2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                         ;
;     -- lpm_width           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 4                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 168                 ; 168              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                 ;
+------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                          ; Details ;
+------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; D:inst|clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                        ; N/A     ;
; D:inst|clk             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                        ; N/A     ;
; D:inst|data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[0]                                                                                                                             ; N/A     ;
; D:inst|data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[0]                                                                                                                             ; N/A     ;
; D:inst|data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[1]                                                                                                                             ; N/A     ;
; D:inst|data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[1]                                                                                                                             ; N/A     ;
; D:inst|data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[2]                                                                                                                             ; N/A     ;
; D:inst|data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[2]                                                                                                                             ; N/A     ;
; D:inst|data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[3]                                                                                                                             ; N/A     ;
; D:inst|data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[3]                                                                                                                             ; N/A     ;
; D:inst|data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[4]                                                                                                                             ; N/A     ;
; D:inst|data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[4]                                                                                                                             ; N/A     ;
; D:inst|data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[5]                                                                                                                             ; N/A     ;
; D:inst|data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[5]                                                                                                                             ; N/A     ;
; D:inst|data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[6]                                                                                                                             ; N/A     ;
; D:inst|data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[6]                                                                                                                             ; N/A     ;
; D:inst|data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[7]                                                                                                                             ; N/A     ;
; D:inst|data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|data[7]                                                                                                                             ; N/A     ;
; D:inst|inc[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[0] ; N/A     ;
; D:inst|inc[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[0] ; N/A     ;
; D:inst|inc[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[1] ; N/A     ;
; D:inst|inc[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[1] ; N/A     ;
; D:inst|inc[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[2] ; N/A     ;
; D:inst|inc[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[2] ; N/A     ;
; D:inst|inc[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[3] ; N/A     ;
; D:inst|inc[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[3] ; N/A     ;
; D:inst|inc[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[4] ; N/A     ;
; D:inst|inc[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[4] ; N/A     ;
; D:inst|inc[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[5] ; N/A     ;
; D:inst|inc[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[5] ; N/A     ;
; D:inst|inc[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[6] ; N/A     ;
; D:inst|inc[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[6] ; N/A     ;
; D:inst|inc[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[7] ; N/A     ;
; D:inst|inc[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[7] ; N/A     ;
; D:inst|out[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[0]                                                                                                                              ; N/A     ;
; D:inst|out[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[0]                                                                                                                              ; N/A     ;
; D:inst|out[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[10]                                                                                                                             ; N/A     ;
; D:inst|out[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[10]                                                                                                                             ; N/A     ;
; D:inst|out[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[11]                                                                                                                             ; N/A     ;
; D:inst|out[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[11]                                                                                                                             ; N/A     ;
; D:inst|out[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; D:inst|out[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[1]                                                                                                                              ; N/A     ;
; D:inst|out[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[1]                                                                                                                              ; N/A     ;
; D:inst|out[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[2]                                                                                                                              ; N/A     ;
; D:inst|out[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[2]                                                                                                                              ; N/A     ;
; D:inst|out[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[3]                                                                                                                              ; N/A     ;
; D:inst|out[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[3]                                                                                                                              ; N/A     ;
; D:inst|out[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[4]                                                                                                                              ; N/A     ;
; D:inst|out[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[4]                                                                                                                              ; N/A     ;
; D:inst|out[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[5]                                                                                                                              ; N/A     ;
; D:inst|out[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[5]                                                                                                                              ; N/A     ;
; D:inst|out[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[6]                                                                                                                              ; N/A     ;
; D:inst|out[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[6]                                                                                                                              ; N/A     ;
; D:inst|out[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[7]                                                                                                                              ; N/A     ;
; D:inst|out[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[7]                                                                                                                              ; N/A     ;
; D:inst|out[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[8]                                                                                                                              ; N/A     ;
; D:inst|out[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[8]                                                                                                                              ; N/A     ;
; D:inst|out[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[9]                                                                                                                              ; N/A     ;
; D:inst|out[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|out[9]                                                                                                                              ; N/A     ;
; D:inst|outa1[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[0]                                                                                                                            ; N/A     ;
; D:inst|outa1[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[0]                                                                                                                            ; N/A     ;
; D:inst|outa1[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[1]                                                                                                                            ; N/A     ;
; D:inst|outa1[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[1]                                                                                                                            ; N/A     ;
; D:inst|outa1[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[2]                                                                                                                            ; N/A     ;
; D:inst|outa1[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[2]                                                                                                                            ; N/A     ;
; D:inst|outa1[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[3]                                                                                                                            ; N/A     ;
; D:inst|outa1[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[3]                                                                                                                            ; N/A     ;
; D:inst|outa1[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[4]                                                                                                                            ; N/A     ;
; D:inst|outa1[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[4]                                                                                                                            ; N/A     ;
; D:inst|outa1[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[5]                                                                                                                            ; N/A     ;
; D:inst|outa1[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[5]                                                                                                                            ; N/A     ;
; D:inst|outa1[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[6]                                                                                                                            ; N/A     ;
; D:inst|outa1[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[6]                                                                                                                            ; N/A     ;
; D:inst|outa1[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[7]                                                                                                                            ; N/A     ;
; D:inst|outa1[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa1[7]                                                                                                                            ; N/A     ;
; D:inst|outa2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[0]                                                                                                                            ; N/A     ;
; D:inst|outa2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[0]                                                                                                                            ; N/A     ;
; D:inst|outa2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[1]                                                                                                                            ; N/A     ;
; D:inst|outa2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[1]                                                                                                                            ; N/A     ;
; D:inst|outa2[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[2]                                                                                                                            ; N/A     ;
; D:inst|outa2[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[2]                                                                                                                            ; N/A     ;
; D:inst|outa2[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[3]                                                                                                                            ; N/A     ;
; D:inst|outa2[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[3]                                                                                                                            ; N/A     ;
; D:inst|outa2[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[4]                                                                                                                            ; N/A     ;
; D:inst|outa2[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[4]                                                                                                                            ; N/A     ;
; D:inst|outa2[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[5]                                                                                                                            ; N/A     ;
; D:inst|outa2[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[5]                                                                                                                            ; N/A     ;
; D:inst|outa2[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[6]                                                                                                                            ; N/A     ;
; D:inst|outa2[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[6]                                                                                                                            ; N/A     ;
; D:inst|outa2[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[7]                                                                                                                            ; N/A     ;
; D:inst|outa2[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[7]                                                                                                                            ; N/A     ;
; D:inst|outb1[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[0]                                                                                                                            ; N/A     ;
; D:inst|outb1[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[0]                                                                                                                            ; N/A     ;
; D:inst|outb1[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[1]                                                                                                                            ; N/A     ;
; D:inst|outb1[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[1]                                                                                                                            ; N/A     ;
; D:inst|outb1[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[2]                                                                                                                            ; N/A     ;
; D:inst|outb1[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[2]                                                                                                                            ; N/A     ;
; D:inst|outb1[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[3]                                                                                                                            ; N/A     ;
; D:inst|outb1[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[3]                                                                                                                            ; N/A     ;
; D:inst|outb1[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[4]                                                                                                                            ; N/A     ;
; D:inst|outb1[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[4]                                                                                                                            ; N/A     ;
; D:inst|outb1[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[5]                                                                                                                            ; N/A     ;
; D:inst|outb1[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[5]                                                                                                                            ; N/A     ;
; D:inst|outb1[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[6]                                                                                                                            ; N/A     ;
; D:inst|outb1[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[6]                                                                                                                            ; N/A     ;
; D:inst|outb1[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[7]                                                                                                                            ; N/A     ;
; D:inst|outb1[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb1[7]                                                                                                                            ; N/A     ;
; D:inst|outb2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[0]                                                                                                                            ; N/A     ;
; D:inst|outb2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[0]                                                                                                                            ; N/A     ;
; D:inst|outb2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[1]                                                                                                                            ; N/A     ;
; D:inst|outb2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[1]                                                                                                                            ; N/A     ;
; D:inst|outb2[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[2]                                                                                                                            ; N/A     ;
; D:inst|outb2[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[2]                                                                                                                            ; N/A     ;
; D:inst|outb2[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[3]                                                                                                                            ; N/A     ;
; D:inst|outb2[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[3]                                                                                                                            ; N/A     ;
; D:inst|outb2[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[4]                                                                                                                            ; N/A     ;
; D:inst|outb2[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[4]                                                                                                                            ; N/A     ;
; D:inst|outb2[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[5]                                                                                                                            ; N/A     ;
; D:inst|outb2[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[5]                                                                                                                            ; N/A     ;
; D:inst|outb2[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[6]                                                                                                                            ; N/A     ;
; D:inst|outb2[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[6]                                                                                                                            ; N/A     ;
; D:inst|outb2[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[7]                                                                                                                            ; N/A     ;
; D:inst|outb2[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[7]                                                                                                                            ; N/A     ;
; D:inst|outca[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[0]                                                                                                                            ; N/A     ;
; D:inst|outca[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[0]                                                                                                                            ; N/A     ;
; D:inst|outca[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[1]                                                                                                                            ; N/A     ;
; D:inst|outca[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[1]                                                                                                                            ; N/A     ;
; D:inst|outca[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[2]                                                                                                                            ; N/A     ;
; D:inst|outca[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[2]                                                                                                                            ; N/A     ;
; D:inst|outca[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[3]                                                                                                                            ; N/A     ;
; D:inst|outca[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[3]                                                                                                                            ; N/A     ;
; D:inst|outca[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[4]                                                                                                                            ; N/A     ;
; D:inst|outca[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[4]                                                                                                                            ; N/A     ;
; D:inst|outca[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[5]                                                                                                                            ; N/A     ;
; D:inst|outca[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[5]                                                                                                                            ; N/A     ;
; D:inst|outca[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[6]                                                                                                                            ; N/A     ;
; D:inst|outca[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[6]                                                                                                                            ; N/A     ;
; D:inst|outca[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[7]                                                                                                                            ; N/A     ;
; D:inst|outca[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc1[7]                                                                                                                            ; N/A     ;
; D:inst|outcb[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[0]                                                                                                                            ; N/A     ;
; D:inst|outcb[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[0]                                                                                                                            ; N/A     ;
; D:inst|outcb[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[1]                                                                                                                            ; N/A     ;
; D:inst|outcb[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[1]                                                                                                                            ; N/A     ;
; D:inst|outcb[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[2]                                                                                                                            ; N/A     ;
; D:inst|outcb[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[2]                                                                                                                            ; N/A     ;
; D:inst|outcb[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[3]                                                                                                                            ; N/A     ;
; D:inst|outcb[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[3]                                                                                                                            ; N/A     ;
; D:inst|outcb[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[4]                                                                                                                            ; N/A     ;
; D:inst|outcb[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[4]                                                                                                                            ; N/A     ;
; D:inst|outcb[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[5]                                                                                                                            ; N/A     ;
; D:inst|outcb[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[5]                                                                                                                            ; N/A     ;
; D:inst|outcb[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[6]                                                                                                                            ; N/A     ;
; D:inst|outcb[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[6]                                                                                                                            ; N/A     ;
; D:inst|outcb[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[7]                                                                                                                            ; N/A     ;
; D:inst|outcb[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outc2[7]                                                                                                                            ; N/A     ;
; DI:inst4|quotient[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[4]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[4]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[5]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[5]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[6]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[6]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[7]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[7]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[8]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[8]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[9]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[9]                                                                                                                         ; N/A     ;
; DI:inst4|quotient[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[10]                                                                                                                        ; N/A     ;
; DI:inst4|quotient[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[10]                                                                                                                        ; N/A     ;
; DI:inst4|quotient[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[11]                                                                                                                        ; N/A     ;
; DI:inst4|quotient[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[11]                                                                                                                        ; N/A     ;
; DI:inst4|quotient[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|quotient[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[0]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[0]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[1]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[1]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[2]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[2]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[3]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[3]                                                                                                                         ; N/A     ;
; DI:inst4|remainder[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; DI:inst4|remainder[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; FIFO_A:inst1|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[0]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[0]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[1]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[1]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[2]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[2]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[3]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[3]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[4]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[4]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[5]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[5]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[6]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[6]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[7]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outa2[7]                                                                                                                            ; N/A     ;
; FIFO_A:inst1|q[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[0]                        ; N/A     ;
; FIFO_A:inst1|q[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[0]                        ; N/A     ;
; FIFO_A:inst1|q[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[1]                        ; N/A     ;
; FIFO_A:inst1|q[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[1]                        ; N/A     ;
; FIFO_A:inst1|q[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[2]                        ; N/A     ;
; FIFO_A:inst1|q[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[2]                        ; N/A     ;
; FIFO_A:inst1|q[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[3]                        ; N/A     ;
; FIFO_A:inst1|q[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[3]                        ; N/A     ;
; FIFO_A:inst1|q[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[4]                        ; N/A     ;
; FIFO_A:inst1|q[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[4]                        ; N/A     ;
; FIFO_A:inst1|q[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[5]                        ; N/A     ;
; FIFO_A:inst1|q[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[5]                        ; N/A     ;
; FIFO_A:inst1|q[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[6]                        ; N/A     ;
; FIFO_A:inst1|q[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[6]                        ; N/A     ;
; FIFO_A:inst1|q[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[7]                        ; N/A     ;
; FIFO_A:inst1|q[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram|q_b[7]                        ; N/A     ;
; FIFO_B:inst2|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[0]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[0]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[1]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[1]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[2]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[2]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[3]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[3]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[4]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[4]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[5]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[5]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[6]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[6]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[7]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|outb2[7]                                                                                                                            ; N/A     ;
; FIFO_B:inst2|q[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[0] ; N/A     ;
; FIFO_B:inst2|q[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[0] ; N/A     ;
; FIFO_B:inst2|q[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[1] ; N/A     ;
; FIFO_B:inst2|q[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[1] ; N/A     ;
; FIFO_B:inst2|q[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[2] ; N/A     ;
; FIFO_B:inst2|q[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[2] ; N/A     ;
; FIFO_B:inst2|q[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[3] ; N/A     ;
; FIFO_B:inst2|q[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[3] ; N/A     ;
; FIFO_B:inst2|q[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[4] ; N/A     ;
; FIFO_B:inst2|q[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[4] ; N/A     ;
; FIFO_B:inst2|q[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[5] ; N/A     ;
; FIFO_B:inst2|q[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[5] ; N/A     ;
; FIFO_B:inst2|q[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[6] ; N/A     ;
; FIFO_B:inst2|q[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[6] ; N/A     ;
; FIFO_B:inst2|q[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[7] ; N/A     ;
; FIFO_B:inst2|q[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1|q_b[7] ; N/A     ;
; FIFO_B:inst2|rdreq     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|rdreq_b                                                                                                                             ; N/A     ;
; FIFO_B:inst2|rdreq     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|rdreq_b                                                                                                                             ; N/A     ;
; FIFO_B:inst2|wrreq     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|wrreq_b                                                                                                                             ; N/A     ;
; FIFO_B:inst2|wrreq     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; D:inst|wrreq_b                                                                                                                             ; N/A     ;
; O:inst3|cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[0]                                                                                                                             ; N/A     ;
; O:inst3|cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[0]                                                                                                                             ; N/A     ;
; O:inst3|cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[1]                                                                                                                             ; N/A     ;
; O:inst3|cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[1]                                                                                                                             ; N/A     ;
; O:inst3|cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[2]                                                                                                                             ; N/A     ;
; O:inst3|cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[2]                                                                                                                             ; N/A     ;
; O:inst3|cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[3]                                                                                                                             ; N/A     ;
; O:inst3|cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[3]                                                                                                                             ; N/A     ;
; O:inst3|cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[4]                                                                                                                             ; N/A     ;
; O:inst3|cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[4]                                                                                                                             ; N/A     ;
; O:inst3|cnt[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[5]                                                                                                                             ; N/A     ;
; O:inst3|cnt[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[5]                                                                                                                             ; N/A     ;
; O:inst3|cnt[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[6]                                                                                                                             ; N/A     ;
; O:inst3|cnt[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[6]                                                                                                                             ; N/A     ;
; O:inst3|cnt[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[7]                                                                                                                             ; N/A     ;
; O:inst3|cnt[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[7]                                                                                                                             ; N/A     ;
; O:inst3|cnt[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[8]                                                                                                                             ; N/A     ;
; O:inst3|cnt[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|cnt[8]                                                                                                                             ; N/A     ;
; O:inst3|tureOut[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[0]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[0]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[10]                                                                                                                        ; N/A     ;
; O:inst3|tureOut[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[10]                                                                                                                        ; N/A     ;
; O:inst3|tureOut[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[11]                                                                                                                        ; N/A     ;
; O:inst3|tureOut[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[11]                                                                                                                        ; N/A     ;
; O:inst3|tureOut[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; O:inst3|tureOut[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[1]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[1]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[2]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[2]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[3]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[3]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[4]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[4]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[5]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[5]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[6]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[6]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[7]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[7]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[8]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[8]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[9]                                                                                                                         ; N/A     ;
; O:inst3|tureOut[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; O:inst3|tureOut[9]                                                                                                                         ; N/A     ;
; clk                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                        ; N/A     ;
+------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Nov 26 18:37:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off D_FIFO -c D_FIFO
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file d.v
    Info (12023): Found entity 1: D
Info (12021): Found 1 design units, including 1 entities, in source file fifo_a.v
    Info (12023): Found entity 1: FIFO_A
Info (12021): Found 1 design units, including 1 entities, in source file fifo_b.v
    Info (12023): Found entity 1: FIFO_B
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file o.v
    Info (12023): Found entity 1: O
Info (12021): Found 1 design units, including 1 entities, in source file di.v
    Info (12023): Found entity 1: DI
Info (12021): Found 1 design units, including 1 entities, in source file picin.v
    Info (12023): Found entity 1: picIn
Info (12127): Elaborating entity "Block2" for the top level hierarchy
Info (12128): Elaborating entity "D" for hierarchy "D:inst"
Info (12128): Elaborating entity "FIFO_A" for hierarchy "FIFO_A:inst1"
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_A:inst1|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "FIFO_A:inst1|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ht21.tdf
    Info (12023): Found entity 1: scfifo_ht21
Info (12128): Elaborating entity "scfifo_ht21" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o331.tdf
    Info (12023): Found entity 1: a_dpfifo_o331
Info (12128): Elaborating entity "a_dpfifo_o331" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf
    Info (12023): Found entity 1: altsyncram_fod1
Info (12128): Elaborating entity "altsyncram_fod1" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|altsyncram_fod1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf
    Info (12023): Found entity 1: cmpr_fs8
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cmpr_fs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cmpr_fs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf
    Info (12023): Found entity 1: cntr_q9b
Info (12128): Elaborating entity "cntr_q9b" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_q9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf
    Info (12023): Found entity 1: cntr_7a7
Info (12128): Elaborating entity "cntr_7a7" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_7a7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "FIFO_A:inst1|scfifo:scfifo_component|scfifo_ht21:auto_generated|a_dpfifo_o331:dpfifo|cntr_r9b:wr_ptr"
Info (12128): Elaborating entity "FIFO_B" for hierarchy "FIFO_B:inst2"
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_B:inst2|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "FIFO_B:inst2|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f031.tdf
    Info (12023): Found entity 1: scfifo_f031
Info (12128): Elaborating entity "scfifo_f031" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m631.tdf
    Info (12023): Found entity 1: a_dpfifo_m631
Info (12128): Elaborating entity "a_dpfifo_m631" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf
    Info (12023): Found entity 1: a_fefifo_h4f
Info (12128): Elaborating entity "a_fefifo_h4f" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|a_fefifo_h4f:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf
    Info (12023): Found entity 1: cntr_9o7
Info (12128): Elaborating entity "cntr_9o7" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_u611.tdf
    Info (12023): Found entity 1: dpram_u611
Info (12128): Elaborating entity "dpram_u611" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0k1.tdf
    Info (12023): Found entity 1: altsyncram_e0k1
Info (12128): Elaborating entity "altsyncram_e0k1" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|dpram_u611:FIFOram|altsyncram_e0k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "FIFO_B:inst2|scfifo:scfifo_component|scfifo_f031:auto_generated|a_dpfifo_m631:dpfifo|cntr_tnb:rd_ptr_count"
Info (12128): Elaborating entity "O" for hierarchy "O:inst3"
Info (12128): Elaborating entity "DI" for hierarchy "DI:inst4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i424.tdf
    Info (12023): Found entity 1: altsyncram_i424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bii.tdf
    Info (12023): Found entity 1: cntr_bii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/OC/Desktop/Project/output_files/D_FIFO.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 337 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3181 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2990 logic cells
    Info (21064): Implemented 184 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 634 megabytes
    Info: Processing ended: Sun Nov 26 18:38:03 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/OC/Desktop/Project/output_files/D_FIFO.map.smsg.


