#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 15 20:17:37 2025
# Process ID: 6928
# Current directory: c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex
# Command line: vivado.exe -notrace -source c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file: c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/vivado.log
# Journal file: c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source {c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl} -notrace
update_compile_order -fileset sources_1
launch_simulation
source blk_mem_gen_0_tb.tcl
relaunch_sim
restart
run 1 ms
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
validate_bd_design
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/reset]
endgroup
set_property name reset_1 [get_bd_ports reset_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1]
endgroup
set_property name clk_in1 [get_bd_ports clk_in1_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
endgroup
set_property name tx [get_bd_ports tx_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/interrupt]
endgroup
set_property name interrupt [get_bd_ports interrupt_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
endgroup
set_property name rx [get_bd_ports rx_0]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells rst_clk_wiz_100M]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
add_files -fileset constrs_1 -norecurse {{C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_llb.xdc}}
source {C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_demo_uart_transsmit.tcl}
export_ip_user_files -of_objects  [get_files {{C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_llb.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_llb.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_llb.xdc}}
source {C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_demo_uart_transsmit.tcl}
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/locked]
endgroup
undo
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins jtag_axi_0/aresetn]
endgroup
regenerate_bd_layout
set_property name aresetn [get_bd_ports aresetn_0]
undo
undo
undo
undo
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins jtag_axi_0/aresetn]
endgroup
set_property name aresetn [get_bd_ports aresetn_0]
undo
undo
redo
redo
connect_bd_net [get_bd_ports aresetn] [get_bd_pins jtag_axi_0_axi_periph/ARESETN]
set_property location {-24 133} [get_bd_ports aresetn]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins jtag_axi_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins jtag_axi_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn]
regenerate_bd_layout
validate_bd_design
source {C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_demo_uart_transsmit.tcl}
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK_IN]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {STATUS[6]} {STATUS[5]} {STATUS[4]} {STATUS[3]} {STATUS[2]} {STATUS[1]} {STATUS[0]}]]
make_wrapper -files [get_files {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}}] -top
add_files -norecurse {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
update_compile_order -fileset sources_1
set_property target_constrs_file {C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab20/bh_llb.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports usb_uart]
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run impl_1 -prev_step 
make_wrapper -files [get_files {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}}] -top
make_wrapper -files [get_files {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}}] -top
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}}]
refresh_design
make_wrapper -files [get_files {{c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/blk_mem_gen_0_ex/blk_mem_gen_0_ex.srcs/sources_1/bd/design_1/design_1.bd}}] -top
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_sim
