Fitter report for NIOS_II_LedBlink
Tue Nov 06 23:12:04 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_okh1:auto_generated|ALTSYNCRAM
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 06 23:12:04 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; NIOS_II_LedBlink                            ;
; Top-level Entity Name              ; NIOS_II_LedBlink                            ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,339 / 6,272 ( 21 % )                      ;
;     Total combinational functions  ; 1,255 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 730 / 6,272 ( 12 % )                        ;
; Total registers                    ; 730                                         ;
; Total pins                         ; 10 / 92 ( 11 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 43,008 / 276,480 ( 16 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2154 ) ; 0.00 % ( 0 / 2154 )        ; 0.00 % ( 0 / 2154 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2154 ) ; 0.00 % ( 0 / 2154 )        ; 0.00 % ( 0 / 2154 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1950 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 194 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in I:/Quartus/NIOS_II_LedBlink/output_files/NIOS_II_LedBlink.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,339 / 6,272 ( 21 % )    ;
;     -- Combinational with no register       ; 609                       ;
;     -- Register only                        ; 84                        ;
;     -- Combinational with a register        ; 646                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 619                       ;
;     -- 3 input functions                    ; 422                       ;
;     -- <=2 input functions                  ; 214                       ;
;     -- Register only                        ; 84                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1192                      ;
;     -- arithmetic mode                      ; 63                        ;
;                                             ;                           ;
; Total registers*                            ; 730 / 6,684 ( 11 % )      ;
;     -- Dedicated logic registers            ; 730 / 6,272 ( 12 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 100 / 392 ( 26 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 10 / 92 ( 11 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 30 ( 23 % )           ;
; Total block memory bits                     ; 43,008 / 276,480 ( 16 % ) ;
; Total block memory implementation bits      ; 64,512 / 276,480 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 5.1% / 4.5% / 5.9%        ;
; Peak interconnect usage (total/H/V)         ; 16.0% / 13.9% / 19.0%     ;
; Maximum fan-out                             ; 614                       ;
; Highest non-global fan-out                  ; 63                        ;
; Total fan-out                               ; 6945                      ;
; Average fan-out                             ; 3.30                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 1203 / 6272 ( 19 % ) ; 136 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 550                  ; 59                 ; 0                              ;
;     -- Register only                        ; 65                   ; 19                 ; 0                              ;
;     -- Combinational with a register        ; 588                  ; 58                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 562                  ; 57                 ; 0                              ;
;     -- 3 input functions                    ; 398                  ; 24                 ; 0                              ;
;     -- <=2 input functions                  ; 178                  ; 36                 ; 0                              ;
;     -- Register only                        ; 65                   ; 19                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 1083                 ; 109                ; 0                              ;
;     -- arithmetic mode                      ; 55                   ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 653                  ; 77                 ; 0                              ;
;     -- Dedicated logic registers            ; 653 / 6272 ( 10 % )  ; 77 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 91 / 392 ( 23 % )    ; 11 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 10                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 43008                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 64512                ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 7 / 30 ( 23 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )      ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 143                  ; 112                ; 0                              ;
;     -- Registered Input Connections         ; 47                   ; 86                 ; 0                              ;
;     -- Output Connections                   ; 163                  ; 92                 ; 0                              ;
;     -- Registered Output Connections        ; 3                    ; 92                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 6455                 ; 720                ; 5                              ;
;     -- Registered Connections               ; 2540                 ; 499                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 102                  ; 204                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 204                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 29                   ; 37                 ; 0                              ;
;     -- Output Ports                         ; 12                   ; 54                 ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 21                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 43                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; g_clk50 ; 91    ; 6        ; 34           ; 12           ; 0            ; 614                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; g_reset ; 90    ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; g_leds[0] ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[1] ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[2] ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[3] ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[4] ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[5] ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[6] ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g_leds[7] ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 11 ( 9 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 3 / 12 ( 25 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; g_leds[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; g_leds[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; g_leds[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; g_leds[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; g_leds[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; g_reset                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; g_clk50                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; g_leds[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; g_leds[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; g_leds[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; g_leds[0] ; Missing drive strength ;
; g_leds[1] ; Missing drive strength ;
; g_leds[2] ; Missing drive strength ;
; g_leds[3] ; Missing drive strength ;
; g_leds[4] ; Missing drive strength ;
; g_leds[5] ; Missing drive strength ;
; g_leds[6] ; Missing drive strength ;
; g_leds[7] ; Missing drive strength ;
+-----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |NIOS_II_LedBlink                                                                                                                       ; 1339 (0)    ; 730 (0)                   ; 0 (0)         ; 43008       ; 7    ; 0            ; 0       ; 0         ; 10   ; 0            ; 609 (0)      ; 84 (0)            ; 646 (0)          ; |NIOS_II_LedBlink                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; NIOS_II_LedBlink                                     ; work         ;
;    |NIOS_II_Core:core0|                                                                                                                 ; 1203 (0)    ; 653 (0)                   ; 0 (0)         ; 43008       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 550 (0)      ; 65 (0)            ; 588 (0)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; NIOS_II_Core                                         ; NIOS_II_Core ;
;       |NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|                                                                                ; 206 (0)     ; 68 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 2 (0)             ; 119 (0)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; NIOS_II_Core_mm_interconnect_0                       ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; NIOS_II_Core_mm_interconnect_0_cmd_demux             ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; NIOS_II_Core_mm_interconnect_0_cmd_demux_001         ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                     ; NIOS_II_Core_mm_interconnect_0_cmd_demux_001         ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                                         ; NIOS_II_Core_mm_interconnect_0_cmd_demux_001         ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                           ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 11 (7)           ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                             ; NIOS_II_Core_mm_interconnect_0_cmd_mux               ; NIOS_II_Core ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 56 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 51 (48)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                 ; NIOS_II_Core_mm_interconnect_0_cmd_mux               ; NIOS_II_Core ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                             ; NIOS_II_Core ;
;          |NIOS_II_Core_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 17 (17)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; NIOS_II_Core_mm_interconnect_0_rsp_mux               ; NIOS_II_Core ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 4 (4)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; NIOS_II_Core ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; NIOS_II_Core ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; NIOS_II_Core ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; NIOS_II_Core ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                           ; NIOS_II_Core ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; NIOS_II_Core ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; NIOS_II_Core ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; NIOS_II_Core ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; NIOS_II_Core ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; NIOS_II_Core ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; NIOS_II_Core ;
;       |NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 1046 (0)    ; 567 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 461 (0)      ; 53 (0)            ; 532 (0)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; NIOS_II_Core_nios2_gen2_0                            ; NIOS_II_Core ;
;          |NIOS_II_Core_nios2_gen2_0_cpu:cpu|                                                                                            ; 1046 (662)  ; 567 (299)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 461 (346)    ; 53 (4)            ; 532 (312)        ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; NIOS_II_Core_nios2_gen2_0_cpu                        ; NIOS_II_Core ;
;             |NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|                                       ; 384 (83)    ; 268 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (2)      ; 49 (0)            ; 220 (81)         ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci              ; NIOS_II_Core ;
;                |NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 44 (0)            ; 52 (0)           ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper    ; NIOS_II_Core ;
;                   |NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 37 (34)           ; 12 (11)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk     ; NIOS_II_Core ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|                     ; 89 (85)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 7 (3)             ; 47 (47)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck                                                            ; NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck        ; NIOS_II_Core ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |NIOS_II_Core_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; NIOS_II_Core_nios2_gen2_0_cpu_nios2_avalon_reg       ; NIOS_II_Core ;
;                |NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break|                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break        ; NIOS_II_Core ;
;                |NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (2)             ; 5 (5)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug        ; NIOS_II_Core ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|                              ; 113 (113)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 50 (50)          ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem           ; NIOS_II_Core ;
;                   |NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module   ; NIOS_II_Core ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                      ; work         ;
;             |NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module ; NIOS_II_Core ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                            ; altsyncram_6mc1                                      ; work         ;
;             |NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module ; NIOS_II_Core ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                            ; altsyncram_6mc1                                      ; work         ;
;       |NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                  ; NIOS_II_Core_onchip_memory2_0                        ; NIOS_II_Core ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;             |altsyncram_okh1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_okh1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_okh1                                      ; work         ;
;       |NIOS_II_Core_pio_0:pio_0|                                                                                                        ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 2 (2)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                        ; NIOS_II_Core_pio_0                                   ; NIOS_II_Core ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (5)             ; 8 (5)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; NIOS_II_Core ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; NIOS_II_Core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |NIOS_II_LedBlink|NIOS_II_Core:core0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; NIOS_II_Core ;
;    |sld_hub:auto_hub|                                                                                                                   ; 136 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 19 (0)            ; 58 (0)           ; |NIOS_II_LedBlink|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 135 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 19 (0)            ; 58 (0)           ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 135 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 19 (0)            ; 58 (0)           ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 135 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 19 (4)            ; 58 (0)           ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 15 (0)            ; 58 (0)           ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (90)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (45)      ; 15 (13)           ; 58 (33)          ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                   ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                           ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |NIOS_II_LedBlink|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                         ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; g_reset   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_leds[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g_clk50   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; g_reset             ;                   ;         ;
; g_clk50             ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                            ; LCCOMB_X18_Y14_N24 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y10_N10 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                ; LCCOMB_X18_Y10_N26 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|NIOS_II_Core_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y10_N4  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y10_N20 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y10_N26 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y17_N16 ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y13_N7      ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y12_N16 ; 63      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                               ; FF_X14_Y14_N5      ; 42      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                           ; FF_X14_Y14_N1      ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y13_N6  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X18_Y20_N13     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X21_Y17_N8  ; 5       ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X18_Y20_N16 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X18_Y20_N20 ; 35      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X18_Y20_N3      ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~13                    ; LCCOMB_X17_Y21_N28 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29                    ; LCCOMB_X18_Y21_N4  ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X18_Y21_N14 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                     ; LCCOMB_X17_Y21_N8  ; 39      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_II_Core_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                     ; LCCOMB_X10_Y17_N0  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1                                                                                                                  ; LCCOMB_X18_Y20_N18 ; 61      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                         ; FF_X21_Y18_N7      ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10                                                                                                                              ; LCCOMB_X18_Y20_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LCCOMB_X16_Y14_N14 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; LCCOMB_X17_Y20_N4  ; 2       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                           ; FF_X21_Y12_N25     ; 37      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                          ; FF_X12_Y13_N27     ; 18      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                         ; FF_X11_Y12_N19     ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|R_src1~43                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y14_N8  ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|R_src2_hi~2                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y10_N14 ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y12_N24 ; 2       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y14_N23     ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y11_N24 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y11_N22 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y11_N28 ; 26      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y10_N22 ; 4       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|NIOS_II_Core_pio_0:pio_0|always0~1                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y11_N26 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                ; FF_X16_Y17_N29     ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; NIOS_II_Core:core0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                 ; FF_X16_Y17_N31     ; 371     ; Async. clear              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 124     ; Clock                     ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; g_clk50                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_91             ; 614     ; Clock                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                             ; FF_X8_Y19_N27      ; 12      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                  ; LCCOMB_X6_Y18_N16  ; 4       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                    ; LCCOMB_X6_Y18_N18  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                  ; LCCOMB_X11_Y17_N14 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                     ; LCCOMB_X10_Y17_N2  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                     ; LCCOMB_X9_Y19_N4   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                       ; LCCOMB_X9_Y19_N2   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7                                                                        ; LCCOMB_X7_Y18_N26  ; 5       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8                                                                        ; LCCOMB_X6_Y18_N6   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                ; LCCOMB_X11_Y17_N0  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                               ; LCCOMB_X6_Y18_N28  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22                                                          ; LCCOMB_X9_Y18_N30  ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23                                                          ; LCCOMB_X6_Y18_N2   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; FF_X8_Y19_N5       ; 15      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; FF_X8_Y19_N13      ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                           ; LCCOMB_X8_Y19_N28  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                 ; FF_X10_Y18_N17     ; 25      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                               ; LCCOMB_X10_Y17_N8  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest ; FF_X21_Y18_N7  ; 3       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; NIOS_II_Core:core0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                         ; FF_X16_Y17_N31 ; 371     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                 ; JTAG_X1_Y12_N0 ; 124     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; g_clk50                                                                                                                                                                                                                                                                                      ; PIN_91         ; 614     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                               ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_ocimem|NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_II_Core_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                              ; M9K_X15_Y17_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                              ; M9K_X15_Y9_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b_module:NIOS_II_Core_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                              ; M9K_X15_Y11_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_okh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; NIOS_II_Core_onchip_memory2_0.hex ; M9K_X15_Y14_N0, M9K_X15_Y15_N0, M9K_X15_Y16_N0, M9K_X15_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NIOS_II_LedBlink|NIOS_II_Core:core0|NIOS_II_Core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_okh1:auto_generated|ALTSYNCRAM                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000010000000000000000110100) (20000064) (4194356) (400034)    ;(00001000010001000000100000010100) (1021004024) (138676244) (8440814)   ;(00001000000000000110100000111010) (1000064072) (134244410) (800683A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000110110000000000000000110100) (660000064) (113246260) (6C00034)    ;(11011110110010000000000000010100) (179189542) (-557318124) (-2-1-3-7-15-15-14-12)   ;(00000110100000000000000000110100) (640000064) (109051956) (6800034)   ;(11010110101001001010101100010100) (-831685058) (-693851372) (-2-9-5-11-5-4-14-12)   ;(00000000100000000000000000110100) (40000064) (8388660) (800034)   ;(00010000100001001010101100010100) (2041125424) (277130004) (1084AB14)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;(00011000110001001010111000010100) (-1233840272) (415542804) (18C4AE14)   ;
;16;(00010000110000000000001100100110) (2060001446) (281019174) (10C00326)    ;(00010000000000000000000000010101) (2000000025) (268435477) (10000015)   ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(00010000111111111111110100110110) (2077776466) (285211958) (10FFFD36)   ;(00000000000000010001000110000000) (210600) (70016) (11180)   ;(00000000000000010001100111000000) (214700) (72128) (119C0)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;
;24;(11011111000000000000001000010101) (217190543) (-553647595) (-20-15-15-15-13-14-11)    ;(11011111000000000000001000000100) (217190522) (-553647612) (-20-15-15-15-13-15-12)   ;(11100000001111111111111000010101) (534966543) (-532677099) (-1-15-1200-1-14-11)   ;(11100000001111111111111100010101) (534966943) (-532676843) (-1-15-12000-14-11)   ;(00000000100010000000000000000100) (42000004) (8912900) (880004)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(00010000110000000000000000110101) (2060000065) (281018421) (10C00035)   ;(11100000001111111111111100010101) (534966943) (-532676843) (-1-15-12000-14-11)   ;
;32;(00000000000000000000001100000110) (1406) (774) (306)    ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)   ;(11100000111111111111111100010111) (594966945) (-520093929) (-1-150000-14-9)   ;(00000000100000000000000100110100) (40000464) (8388916) (800134)   ;(00010000101101000010001111000100) (2055021704) (280241092) (10B423C4)   ;(00010000111111111111100100001110) (2077774416) (285210894) (10FFF90E)   ;
;40;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)    ;(00010000100000000000000011011100) (2040000334) (276824284) (108000DC)   ;(11100000101111111111111000010101) (574966543) (-524288491) (-1-15-400-1-14-11)   ;(00000000001111111111000000000110) (17770006) (4190214) (3FF006)   ;(11011110111111111111110000000100) (194965522) (-553649148) (-2-1000-3-15-12)   ;(11011111000000000000001100010101) (217190943) (-553647339) (-20-15-15-15-12-14-11)   ;(11011111000000000000001100000100) (217190922) (-553647356) (-20-15-15-15-12-15-12)   ;(11100001001111111111110100010101) (634965943) (-515900139) (-1-14-1200-2-14-11)   ;
;48;(11100001011111111111111000010101) (654966543) (-511705579) (-1-14-800-1-14-11)    ;(11100001101111111111111100010101) (674966943) (-507511019) (-1-14-4000-14-11)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00011000100000000000110000100110) (-1254961250) (411044902) (18800C26)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000110000000000000100000100) (2060000404) (281018628) (10C00104)   ;
;56;(11100000111111111111111000010101) (594966543) (-520094187) (-1-15000-1-14-11)    ;(11100000111111111111110100010111) (594965945) (-520094441) (-1-15000-2-14-9)   ;(00011001000000000000000100000100) (-1194966892) (419430660) (19000104)   ;(11100001001111111111110100010101) (634965943) (-515900139) (-1-14-1200-2-14-11)   ;(00011000110000000000000000010111) (-1234967269) (415236119) (18C00017)   ;(00010000110000000000000000010101) (2060000025) (281018389) (10C00015)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;
;64;(00011000101111111111010100011110) (-1237194860) (415233310) (18BFF51E)    ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111000000100) (194966522) (-553648636) (-2-1000-1-15-12)   ;(11011111110000000000000100010101) (277189943) (-541064939) (-20-3-15-15-14-14-11)   ;
;72;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)    ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000001100000000000000000110100) (140000064) (25165876) (1800034)   ;(00110001100001001010101100000100) (1846158108) (830778116) (3184AB04)   ;(00000001010000000000000000110100) (120000064) (20971572) (1400034)   ;(00101001010001001010101100000100) (826158108) (692366084) (2944AB04)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000001001010101100000100) (-193841892) (553954052) (2104AB04)   ;
;80;(00000000000000010000101100000000) (205400) (68352) (10B00)    ;(00000001100000000000000000110100) (140000064) (25165876) (1800034)   ;(00110001100001000000100000000100) (1846036708) (830736388) (31840804)   ;(00000001010000000000000000110100) (120000064) (20971572) (1400034)   ;(00101001010001000000100000000100) (826036708) (692324356) (29440804)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000001000000100000000100) (-193963292) (553912324) (21040804)   ;(00000000000000010000101100000000) (205400) (68352) (10B00)   ;
;88;(00000001100000000000000000110100) (140000064) (25165876) (1800034)    ;(00110001100001001010101100000100) (1846158108) (830778116) (3184AB04)   ;(00000001010000000000000000110100) (120000064) (20971572) (1400034)   ;(00101001010001001010101100000100) (826158108) (692366084) (2944AB04)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000001001010101100000100) (-193841892) (553954052) (2104AB04)   ;(00000000000000010000101100000000) (205400) (68352) (10B00)   ;(00000000000000010010010010000000) (222200) (74880) (12480)   ;
;96;(00000000000000010010011010000000) (223200) (75392) (12680)    ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111000000100) (194966522) (-553648636) (-2-1000-1-15-12)   ;
;104;(11011111110000000000000100010101) (277189943) (-541064939) (-20-3-15-15-14-14-11)    ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000010011000100000111010) (2304072) (624698) (9883A)   ;(00000000000000010001111100000000) (217400) (73472) (11F00)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(00000000000000010010001010000000) (221200) (74368) (12280)   ;(11010000101000000000000000010111) (-1432810455) (-794820585) (-2-15-5-15-15-15-14-9)   ;
;112;(11010000111000000000000100010111) (-1412810055) (-790626025) (-2-15-1-15-15-14-14-9)    ;(11010001001000000000001000010111) (-1372809455) (-786431465) (-2-14-13-15-15-13-14-9)   ;(00100000000011011000100000111010) (-291663224) (537757754) (200D883A)   ;(00011000000010111000100000111010) (-1292263224) (403408954) (180B883A)   ;(00010000000010011000100000111010) (2002304072) (269060154) (1009883A)   ;(00000000000000010000010111000000) (202700) (67008) (105C0)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;
;120;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)    ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)   ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)   ;
;128;(11100001001111111111111100010101) (634966943) (-515899627) (-1-14-12000-14-11)    ;(00000000000000010010100010000000) (224200) (75904) (12880)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00010000000000010111000000111010) (2000270072) (268529722) (1001703A)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;136;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;144;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;152;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;160;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000000010111000011111010) (270372) (94458) (170FA)   ;(00000000000000011000100000111010) (304072) (100410) (1883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;
;168;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)    ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,009 / 32,401 ( 6 % ) ;
; C16 interconnects     ; 5 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 1,337 / 21,816 ( 6 % ) ;
; Direct links          ; 192 / 32,401 ( < 1 % ) ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 622 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 6 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 1,343 / 28,186 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.39) ; Number of LABs  (Total = 100) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 3                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 1                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 5                             ;
; 14                                          ; 3                             ;
; 15                                          ; 18                            ;
; 16                                          ; 51                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.24) ; Number of LABs  (Total = 100) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 62                            ;
; 1 Clock                            ; 82                            ;
; 1 Clock enable                     ; 27                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 25                            ;
; 2 Clock enables                    ; 13                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.48) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 1                             ;
; 3                                            ; 3                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 9                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 9                             ;
; 25                                           ; 4                             ;
; 26                                           ; 10                            ;
; 27                                           ; 5                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.34) ; Number of LABs  (Total = 100) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 5                             ;
; 2                                               ; 3                             ;
; 3                                               ; 2                             ;
; 4                                               ; 5                             ;
; 5                                               ; 4                             ;
; 6                                               ; 4                             ;
; 7                                               ; 8                             ;
; 8                                               ; 7                             ;
; 9                                               ; 11                            ;
; 10                                              ; 7                             ;
; 11                                              ; 8                             ;
; 12                                              ; 11                            ;
; 13                                              ; 5                             ;
; 14                                              ; 7                             ;
; 15                                              ; 3                             ;
; 16                                              ; 9                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.06) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 5                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 5                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 3                             ;
; 17                                           ; 1                             ;
; 18                                           ; 1                             ;
; 19                                           ; 6                             ;
; 20                                           ; 5                             ;
; 21                                           ; 7                             ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
; 33                                           ; 3                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 10           ; 0            ; 10           ; 0            ; 0            ; 14        ; 10           ; 0            ; 14        ; 14        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 14        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 14           ; 4            ; 14           ; 14           ; 0         ; 4            ; 14           ; 0         ; 0         ; 14           ; 14           ; 14           ; 14           ; 12           ; 14           ; 14           ; 12           ; 14           ; 14           ; 14           ; 14           ; 14           ; 14           ; 14           ; 14           ; 14           ; 0         ; 14           ; 14           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; g_reset             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_leds[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g_clk50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "NIOS_II_LedBlink"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_Core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'NIOS_II_Core/synthesis/submodules/NIOS_II_Core_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: g_clk50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready is being clocked by g_clk50
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node g_clk50~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_LedBlink.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node NIOS_II_Core:core0|altera_reset_controller:rst_controller|r_sync_rst  File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_Core/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NIOS_II_Core:core0|altera_reset_controller:rst_controller|WideOr0~0 File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_Core/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|W_rf_wren File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_Core/synthesis/submodules/NIOS_II_Core_nios2_gen2_0_cpu.v Line: 3451
        Info (176357): Destination node NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node NIOS_II_Core:core0|NIOS_II_Core_nios2_gen2_0:nios2_gen2_0|NIOS_II_Core_nios2_gen2_0_cpu:cpu|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci|NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_II_Core_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest  File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_Core/synthesis/submodules/NIOS_II_Core_nios2_gen2_0_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin g_reset uses I/O standard 3.3-V LVTTL at 90 File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_LedBlink.v Line: 9
    Info (169178): Pin g_clk50 uses I/O standard 3.3-V LVTTL at 91 File: I:/Quartus/NIOS_II_LedBlink/NIOS_II_LedBlink.v Line: 8
Info (144001): Generated suppressed messages file I:/Quartus/NIOS_II_LedBlink/output_files/NIOS_II_LedBlink.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5538 megabytes
    Info: Processing ended: Tue Nov 06 23:12:05 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in I:/Quartus/NIOS_II_LedBlink/output_files/NIOS_II_LedBlink.fit.smsg.


