// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/10/2018 14:59:32"

// 
// Device: Altera EP3C55F484C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyCPU (
	FI,
	DST,
	SRC,
	EXC,
	\INT ,
	CLK,
	OpCode,
	IBUS_IR,
	IBUS,
	ALU_IBUS,
	ADDC,
	SUBC,
	INCAC,
	DECAC,
	W_B,
	IBUS_RA,
	IBUS_RB,
	MDR_DBUS,
	MDR_IBUS,
	BUS_MDR,
	I_DBUS,
	DBUS,
	MRD,
	MWR,
	M_clk,
	ABUS,
	MAR_ABUS,
	MAR_IBUS,
	IBUS_MAR,
	IBUS_SR,
	SR_IBUS,
	R_IBUS,
	RE,
	WE,
	R,
	T,
	Start,
	IBUS_RBL,
	RBL_IBUS,
	PC_IBUS,
	PCplus1,
	IBUS_PC,
	zero_PC,
	Crystal,
	setTp1,
	A_plus,
	cnt,
	jieguo,
	R_DATA,
	ra,
	rb,
	temp);
output 	FI;
output 	DST;
output 	SRC;
output 	EXC;
output 	\INT ;
output 	CLK;
output 	[5:0] OpCode;
output 	IBUS_IR;
output 	[15:0] IBUS;
output 	ALU_IBUS;
output 	ADDC;
output 	SUBC;
output 	INCAC;
output 	DECAC;
output 	W_B;
output 	IBUS_RA;
output 	IBUS_RB;
output 	MDR_DBUS;
output 	MDR_IBUS;
output 	BUS_MDR;
output 	I_DBUS;
output 	[15:0] DBUS;
output 	MRD;
output 	MWR;
output 	M_clk;
output 	[15:0] ABUS;
output 	MAR_ABUS;
output 	MAR_IBUS;
output 	IBUS_MAR;
output 	IBUS_SR;
output 	SR_IBUS;
output 	R_IBUS;
output 	RE;
output 	WE;
output 	[15:0] R;
output 	[7:0] T;
input 	Start;
output 	IBUS_RBL;
output 	RBL_IBUS;
output 	PC_IBUS;
output 	PCplus1;
output 	IBUS_PC;
output 	zero_PC;
input 	Crystal;
output 	setTp1;
output 	[15:0] A_plus;
output 	[3:0] cnt;
output 	[15:0] jieguo;
output 	[15:0] R_DATA;
output 	[15:0] ra;
output 	[15:0] rb;
output 	[47:0] temp;

// Design Ports Information
// FI	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DST	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRC	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EXC	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INT	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[5]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[3]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[1]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OpCode[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_IR	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[14]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[13]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[8]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[7]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS[0]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_IBUS	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDC	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SUBC	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INCAC	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DECAC	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_B	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_RA	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_RB	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_DBUS	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDR_IBUS	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_MDR	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_DBUS	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[14]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[13]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[11]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[10]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[8]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[6]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[5]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DBUS[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MRD	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MWR	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M_clk	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[13]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[12]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[11]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[10]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[9]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[8]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[7]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[6]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ABUS[0]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_ABUS	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAR_IBUS	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_MAR	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_SR	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SR_IBUS	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_IBUS	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RE	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[15]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[14]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[13]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[12]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[10]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[9]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[5]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_RBL	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RBL_IBUS	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_IBUS	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCplus1	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IBUS_PC	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_PC	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// setTp1	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[15]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[14]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[11]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[10]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[9]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[8]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[7]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[4]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[3]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_plus[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[3]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt[0]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[15]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[14]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[13]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[11]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[10]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[7]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jieguo[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[14]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[13]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[12]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[11]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[8]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[7]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[4]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[3]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_DATA[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[15]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[14]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[13]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[12]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[9]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[8]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[6]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[2]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[15]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[14]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[13]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[12]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[10]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[9]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[47]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[46]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[45]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[44]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[43]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[42]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[41]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[40]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[39]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[38]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[37]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[36]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[35]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[34]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[33]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[32]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[31]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[30]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[29]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[28]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[27]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[26]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[25]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[24]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[23]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[21]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[20]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[19]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[18]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[17]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[16]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[15]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[14]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[8]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[7]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[6]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[3]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Start	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Crystal	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MyCPU_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \inst24|inst|Add0~30_combout ;
wire \inst24|inst|Add0~40_combout ;
wire \inst24|inst|Add0~48_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~11 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~25 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~26_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~2_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16~portadataout ;
wire \inst96|WideNor4~1_combout ;
wire \inst96|DECAC~3_combout ;
wire \inst96|IBUS_PC~4_combout ;
wire \inst96|W_B~4_combout ;
wire \inst96|W_B~6_combout ;
wire \inst96|W_B~8_combout ;
wire \inst96|WideNor4~3_combout ;
wire \inst96|WideNor4~4_combout ;
wire \inst96|WideNor3~2_combout ;
wire \inst96|W_B~14_combout ;
wire \inst96|MAR_ABUS~2_combout ;
wire \inst96|MAR_ABUS~4_combout ;
wire \inst96|WideOr11~1_combout ;
wire \inst96|WideOr3~0_combout ;
wire \inst96|WideOr3~1_combout ;
wire \inst96|WideOr3~2_combout ;
wire \inst96|RE~0_combout ;
wire \inst96|RE~1_combout ;
wire \inst96|RE~2_combout ;
wire \inst17|R[8]~7_combout ;
wire \inst17|R[4]~14_combout ;
wire \inst17|R[4]~15_combout ;
wire \inst96|WideNor23~0_combout ;
wire \inst96|Equal0~1_combout ;
wire \inst96|WideOr14~0_combout ;
wire \inst96|PC_IBUS~0_combout ;
wire \inst96|PC_IBUS~1_combout ;
wire \inst96|IBUS_PC~5_combout ;
wire \inst96|IBUS_PC~6_combout ;
wire \inst96|WideOr12~0_combout ;
wire \inst96|WideNor32~0_combout ;
wire \inst96|WideOr12~2_combout ;
wire \inst96|WideOr12~3_combout ;
wire \inst96|WideOr12~4_combout ;
wire \inst96|Tplus1~9_combout ;
wire \inst96|Tplus1~10_combout ;
wire \inst96|Tplus1~11_combout ;
wire \inst96|Tplus1~12_combout ;
wire \inst96|Tplus1~13_combout ;
wire \inst96|Tplus1~14_combout ;
wire \inst96|Tplus1~15_combout ;
wire \inst96|Tplus1~16_combout ;
wire \inst96|Tplus1~17_combout ;
wire \inst|inst3|47~0_combout ;
wire \inst|inst|78~3_combout ;
wire \inst|inst|78~5_combout ;
wire \inst|inst1|52~0_combout ;
wire \inst|inst14|CN0~0_combout ;
wire \inst|inst2|52~2_combout ;
wire \inst|inst|44~0_combout ;
wire \inst|inst3|46~0_combout ;
wire \inst|inst3|74~1_combout ;
wire \inst|inst3|74~5_combout ;
wire \inst|inst3|46~1_combout ;
wire \inst|inst3|81~0_combout ;
wire \inst|inst|77~0_combout ;
wire \inst|inst|82~0_combout ;
wire \inst|inst1|74~1_combout ;
wire \inst|inst2|74~0_combout ;
wire \inst96|WideOr15~0_combout ;
wire \inst96|Set_EXC~1_combout ;
wire \inst96|Set_EXC~2_combout ;
wire \inst9|inst1|12~q ;
wire \inst4|inst1|74~2_combout ;
wire \inst13|inst3|sub|110~q ;
wire \inst4|inst1|74~3_combout ;
wire \inst4|inst1|74~5_combout ;
wire \inst9|inst1|13~q ;
wire \inst4|inst1|73~2_combout ;
wire \inst13|inst3|sub|99~q ;
wire \inst4|inst1|73~3_combout ;
wire \inst9|inst1|14~q ;
wire \inst4|inst1|72~2_combout ;
wire \inst13|inst3|sub|87~q ;
wire \inst4|inst1|72~3_combout ;
wire \inst4|inst1|70~1_combout ;
wire \inst16|inst1|17~q ;
wire \inst16|inst3|10~0_combout ;
wire \inst14|inst33|18~q ;
wire \inst4|inst1|68~1_combout ;
wire \inst9|inst1|18~q ;
wire \inst4|inst1|68~2_combout ;
wire \inst4|inst1|68~3_combout ;
wire \inst16|inst1|18~q ;
wire \inst4|inst1|68~4_combout ;
wire \inst16|inst1|19~q ;
wire \inst16|inst3|1~0_combout ;
wire \inst16|inst|12~q ;
wire \inst4|inst|73~1_combout ;
wire \inst9|inst|16~q ;
wire \inst4|inst|70~2_combout ;
wire \inst4|inst|70~3_combout ;
wire \inst14|inst2|17~q ;
wire \inst4|inst|69~1_combout ;
wire \inst9|inst|17~q ;
wire \inst4|inst|69~3_combout ;
wire \inst16|inst|18~q ;
wire \inst16|inst2|6~0_combout ;
wire \inst9|inst|18~q ;
wire \inst4|inst|68~2_combout ;
wire \inst4|inst|68~3_combout ;
wire \inst16|inst|19~q ;
wire \inst16|inst2|1~0_combout ;
wire \inst96|Tset0~10_combout ;
wire \inst96|IBUS_RA~5_combout ;
wire \inst96|IBUS_RA~6_combout ;
wire \inst96|IBUS_RB~0_combout ;
wire \inst96|IBUS_RB~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ;
wire \inst96|IBUS_MAR~0_combout ;
wire \inst96|IBUS_MAR~2_combout ;
wire \inst96|WE~2_combout ;
wire \inst17|Beat~1_combout ;
wire \inst2|Equal10~0_combout ;
wire \inst2|Equal5~3_combout ;
wire \inst2|Equal9~1_combout ;
wire \inst2|Rout~10_combout ;
wire \inst2|WideOr7~0_combout ;
wire \inst2|Rout~20_combout ;
wire \inst2|Rout~21_combout ;
wire \inst2|Rout~27_combout ;
wire \inst2|Rout~28_combout ;
wire \inst2|Rout~29_combout ;
wire \inst2|Rout~30_combout ;
wire \inst2|Rout~35_combout ;
wire \inst2|Rout~43_combout ;
wire \inst2|Rout~44_combout ;
wire \inst2|Rout~45_combout ;
wire \inst2|Rout~46_combout ;
wire \inst2|Rout~47_combout ;
wire \inst2|Rout~51_combout ;
wire \inst2|Rout~53_combout ;
wire \inst2|Rout~54_combout ;
wire \inst2|Rout~55_combout ;
wire \inst2|Rout~65_combout ;
wire \inst2|Rout~66_combout ;
wire \inst2|Rout~67_combout ;
wire \inst2|Rout~68_combout ;
wire \inst2|Rout~69_combout ;
wire \inst2|Rout~75_combout ;
wire \inst2|Rout~76_combout ;
wire \inst2|Rout~77_combout ;
wire \inst2|Rout~78_combout ;
wire \inst2|Rout~79_combout ;
wire \inst2|Rout[7]~86_combout ;
wire \inst2|Rout~91_combout ;
wire \inst2|Rout~92_combout ;
wire \inst2|Rout~93_combout ;
wire \inst2|Rout~102_combout ;
wire \inst2|Rout~103_combout ;
wire \inst2|Rout~104_combout ;
wire \inst2|Rout~105_combout ;
wire \inst2|Rout~106_combout ;
wire \inst2|Rout~107_combout ;
wire \inst2|Rout~118_combout ;
wire \inst2|Rout~121_combout ;
wire \inst2|Rout~122_combout ;
wire \inst2|Rout~126_combout ;
wire \inst2|Rout~127_combout ;
wire \inst2|Rout~128_combout ;
wire \inst2|Rout~134_combout ;
wire \inst2|Rout~137_combout ;
wire \inst2|Rout~138_combout ;
wire \inst2|Rout~139_combout ;
wire \inst2|Rout~140_combout ;
wire \inst2|Rout~142_combout ;
wire \inst2|Rout~143_combout ;
wire \inst2|Rout~144_combout ;
wire \inst2|Rout~153_combout ;
wire \inst2|Rout~154_combout ;
wire \inst13|inst3|sub|106~0_combout ;
wire \inst13|inst3|sub|107~combout ;
wire \inst13|inst3|sub|109~0_combout ;
wire \inst13|inst3|sub|102~0_combout ;
wire \inst13|inst3|sub|90~combout ;
wire \inst13|inst3|sub|92~0_combout ;
wire \inst14|inst1|6~0_combout ;
wire \inst13|inst|sub|107~combout ;
wire \inst14|inst|10~0_combout ;
wire \inst13|inst|sub|97~combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ;
wire \inst24|inst|Dout[12]~7_combout ;
wire \inst24|inst|Dout[11]~9_combout ;
wire \inst24|inst|Dout[10]~11_combout ;
wire \inst2|Reg_BX~17_combout ;
wire \inst2|Reg_CX[12]~28_combout ;
wire \inst2|Reg_DX[8]~30_combout ;
wire \inst2|Reg_CX[12]~31_combout ;
wire \inst2|Reg_DX[8]~33_combout ;
wire \inst2|Reg_BX~25_combout ;
wire \inst2|Reg_DX~35_combout ;
wire \inst2|Reg_AX~38_combout ;
wire \inst2|Reg_BX~29_combout ;
wire \inst96|Equal1~0_combout ;
wire \inst96|Equal1~combout ;
wire \inst96|W_B~16_combout ;
wire \inst2|Equal13~5_combout ;
wire \inst2|Rout[13]~158_combout ;
wire \inst2|Reg_CX~39_combout ;
wire \inst2|Reg_DX~41_combout ;
wire \inst2|Reg_AX~43_combout ;
wire \inst2|Reg_DX~44_combout ;
wire \inst2|Reg_CX~43_combout ;
wire \inst2|Reg_BX~34_combout ;
wire \inst2|Reg_CX~46_combout ;
wire \inst2|Reg_DX~48_combout ;
wire \inst2|Reg_AX~51_combout ;
wire \inst2|Reg_DX~51_combout ;
wire \inst2|Reg_AX~53_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout ;
wire \inst96|WE~clkctrl_outclk ;
wire \inst96|BUS_MDR~clkctrl_outclk ;
wire \inst96|IBUS_SR~clkctrl_outclk ;
wire \inst96|IBUS_RBL~clkctrl_outclk ;
wire \inst96|IBUS_PC~clkctrl_outclk ;
wire \inst96|IBUS_MAR~clkctrl_outclk ;
wire \inst96|IBUS_IR~clkctrl_outclk ;
wire \inst2|Reg_BP[13]~feeder_combout ;
wire \inst2|Reg_BP[11]~feeder_combout ;
wire \inst2|Reg_DI[0]~feeder_combout ;
wire \inst2|Reg_DI[2]~feeder_combout ;
wire \inst2|Reg_SI[2]~feeder_combout ;
wire \inst2|Reg_DI[4]~feeder_combout ;
wire \IBUS[15]~output_o ;
wire \IBUS[14]~output_o ;
wire \IBUS[13]~output_o ;
wire \IBUS[12]~output_o ;
wire \IBUS[11]~output_o ;
wire \IBUS[10]~output_o ;
wire \IBUS[9]~output_o ;
wire \IBUS[8]~output_o ;
wire \IBUS[7]~output_o ;
wire \IBUS[6]~output_o ;
wire \IBUS[5]~output_o ;
wire \IBUS[4]~output_o ;
wire \IBUS[3]~output_o ;
wire \IBUS[2]~output_o ;
wire \IBUS[1]~output_o ;
wire \IBUS[0]~output_o ;
wire \DBUS[15]~output_o ;
wire \DBUS[14]~output_o ;
wire \DBUS[13]~output_o ;
wire \DBUS[12]~output_o ;
wire \DBUS[11]~output_o ;
wire \DBUS[10]~output_o ;
wire \DBUS[9]~output_o ;
wire \DBUS[8]~output_o ;
wire \DBUS[7]~output_o ;
wire \DBUS[6]~output_o ;
wire \DBUS[5]~output_o ;
wire \DBUS[4]~output_o ;
wire \DBUS[3]~output_o ;
wire \DBUS[2]~output_o ;
wire \DBUS[1]~output_o ;
wire \DBUS[0]~output_o ;
wire \ABUS[15]~output_o ;
wire \ABUS[14]~output_o ;
wire \ABUS[13]~output_o ;
wire \ABUS[12]~output_o ;
wire \ABUS[11]~output_o ;
wire \ABUS[10]~output_o ;
wire \ABUS[9]~output_o ;
wire \ABUS[8]~output_o ;
wire \ABUS[7]~output_o ;
wire \ABUS[6]~output_o ;
wire \ABUS[5]~output_o ;
wire \ABUS[4]~output_o ;
wire \ABUS[3]~output_o ;
wire \ABUS[2]~output_o ;
wire \ABUS[1]~output_o ;
wire \ABUS[0]~output_o ;
wire \FI~output_o ;
wire \DST~output_o ;
wire \SRC~output_o ;
wire \EXC~output_o ;
wire \INT~output_o ;
wire \CLK~output_o ;
wire \OpCode[5]~output_o ;
wire \OpCode[4]~output_o ;
wire \OpCode[3]~output_o ;
wire \OpCode[2]~output_o ;
wire \OpCode[1]~output_o ;
wire \OpCode[0]~output_o ;
wire \IBUS_IR~output_o ;
wire \ALU_IBUS~output_o ;
wire \ADDC~output_o ;
wire \SUBC~output_o ;
wire \INCAC~output_o ;
wire \DECAC~output_o ;
wire \W_B~output_o ;
wire \IBUS_RA~output_o ;
wire \IBUS_RB~output_o ;
wire \MDR_DBUS~output_o ;
wire \MDR_IBUS~output_o ;
wire \BUS_MDR~output_o ;
wire \I_DBUS~output_o ;
wire \MRD~output_o ;
wire \MWR~output_o ;
wire \M_clk~output_o ;
wire \MAR_ABUS~output_o ;
wire \MAR_IBUS~output_o ;
wire \IBUS_MAR~output_o ;
wire \IBUS_SR~output_o ;
wire \SR_IBUS~output_o ;
wire \R_IBUS~output_o ;
wire \RE~output_o ;
wire \WE~output_o ;
wire \R[15]~output_o ;
wire \R[14]~output_o ;
wire \R[13]~output_o ;
wire \R[12]~output_o ;
wire \R[11]~output_o ;
wire \R[10]~output_o ;
wire \R[9]~output_o ;
wire \R[8]~output_o ;
wire \R[7]~output_o ;
wire \R[6]~output_o ;
wire \R[5]~output_o ;
wire \R[4]~output_o ;
wire \R[3]~output_o ;
wire \R[2]~output_o ;
wire \R[1]~output_o ;
wire \R[0]~output_o ;
wire \T[7]~output_o ;
wire \T[6]~output_o ;
wire \T[5]~output_o ;
wire \T[4]~output_o ;
wire \T[3]~output_o ;
wire \T[2]~output_o ;
wire \T[1]~output_o ;
wire \T[0]~output_o ;
wire \IBUS_RBL~output_o ;
wire \RBL_IBUS~output_o ;
wire \PC_IBUS~output_o ;
wire \PCplus1~output_o ;
wire \IBUS_PC~output_o ;
wire \zero_PC~output_o ;
wire \setTp1~output_o ;
wire \A_plus[15]~output_o ;
wire \A_plus[14]~output_o ;
wire \A_plus[13]~output_o ;
wire \A_plus[12]~output_o ;
wire \A_plus[11]~output_o ;
wire \A_plus[10]~output_o ;
wire \A_plus[9]~output_o ;
wire \A_plus[8]~output_o ;
wire \A_plus[7]~output_o ;
wire \A_plus[6]~output_o ;
wire \A_plus[5]~output_o ;
wire \A_plus[4]~output_o ;
wire \A_plus[3]~output_o ;
wire \A_plus[2]~output_o ;
wire \A_plus[1]~output_o ;
wire \A_plus[0]~output_o ;
wire \cnt[3]~output_o ;
wire \cnt[2]~output_o ;
wire \cnt[1]~output_o ;
wire \cnt[0]~output_o ;
wire \jieguo[15]~output_o ;
wire \jieguo[14]~output_o ;
wire \jieguo[13]~output_o ;
wire \jieguo[12]~output_o ;
wire \jieguo[11]~output_o ;
wire \jieguo[10]~output_o ;
wire \jieguo[9]~output_o ;
wire \jieguo[8]~output_o ;
wire \jieguo[7]~output_o ;
wire \jieguo[6]~output_o ;
wire \jieguo[5]~output_o ;
wire \jieguo[4]~output_o ;
wire \jieguo[3]~output_o ;
wire \jieguo[2]~output_o ;
wire \jieguo[1]~output_o ;
wire \jieguo[0]~output_o ;
wire \R_DATA[15]~output_o ;
wire \R_DATA[14]~output_o ;
wire \R_DATA[13]~output_o ;
wire \R_DATA[12]~output_o ;
wire \R_DATA[11]~output_o ;
wire \R_DATA[10]~output_o ;
wire \R_DATA[9]~output_o ;
wire \R_DATA[8]~output_o ;
wire \R_DATA[7]~output_o ;
wire \R_DATA[6]~output_o ;
wire \R_DATA[5]~output_o ;
wire \R_DATA[4]~output_o ;
wire \R_DATA[3]~output_o ;
wire \R_DATA[2]~output_o ;
wire \R_DATA[1]~output_o ;
wire \R_DATA[0]~output_o ;
wire \ra[15]~output_o ;
wire \ra[14]~output_o ;
wire \ra[13]~output_o ;
wire \ra[12]~output_o ;
wire \ra[11]~output_o ;
wire \ra[10]~output_o ;
wire \ra[9]~output_o ;
wire \ra[8]~output_o ;
wire \ra[7]~output_o ;
wire \ra[6]~output_o ;
wire \ra[5]~output_o ;
wire \ra[4]~output_o ;
wire \ra[3]~output_o ;
wire \ra[2]~output_o ;
wire \ra[1]~output_o ;
wire \ra[0]~output_o ;
wire \rb[15]~output_o ;
wire \rb[14]~output_o ;
wire \rb[13]~output_o ;
wire \rb[12]~output_o ;
wire \rb[11]~output_o ;
wire \rb[10]~output_o ;
wire \rb[9]~output_o ;
wire \rb[8]~output_o ;
wire \rb[7]~output_o ;
wire \rb[6]~output_o ;
wire \rb[5]~output_o ;
wire \rb[4]~output_o ;
wire \rb[3]~output_o ;
wire \rb[2]~output_o ;
wire \rb[1]~output_o ;
wire \rb[0]~output_o ;
wire \temp[47]~output_o ;
wire \temp[46]~output_o ;
wire \temp[45]~output_o ;
wire \temp[44]~output_o ;
wire \temp[43]~output_o ;
wire \temp[42]~output_o ;
wire \temp[41]~output_o ;
wire \temp[40]~output_o ;
wire \temp[39]~output_o ;
wire \temp[38]~output_o ;
wire \temp[37]~output_o ;
wire \temp[36]~output_o ;
wire \temp[35]~output_o ;
wire \temp[34]~output_o ;
wire \temp[33]~output_o ;
wire \temp[32]~output_o ;
wire \temp[31]~output_o ;
wire \temp[30]~output_o ;
wire \temp[29]~output_o ;
wire \temp[28]~output_o ;
wire \temp[27]~output_o ;
wire \temp[26]~output_o ;
wire \temp[25]~output_o ;
wire \temp[24]~output_o ;
wire \temp[23]~output_o ;
wire \temp[22]~output_o ;
wire \temp[21]~output_o ;
wire \temp[20]~output_o ;
wire \temp[19]~output_o ;
wire \temp[18]~output_o ;
wire \temp[17]~output_o ;
wire \temp[16]~output_o ;
wire \temp[15]~output_o ;
wire \temp[14]~output_o ;
wire \temp[13]~output_o ;
wire \temp[12]~output_o ;
wire \temp[11]~output_o ;
wire \temp[10]~output_o ;
wire \temp[9]~output_o ;
wire \temp[8]~output_o ;
wire \temp[7]~output_o ;
wire \temp[6]~output_o ;
wire \temp[5]~output_o ;
wire \temp[4]~output_o ;
wire \temp[3]~output_o ;
wire \temp[2]~output_o ;
wire \temp[1]~output_o ;
wire \temp[0]~output_o ;
wire \inst96|Equal2~1_combout ;
wire \Start~input_o ;
wire \inst12|inst3|T~6_combout ;
wire \inst12|inst3|T[7]~2_combout ;
wire \inst12|inst3|T~7_combout ;
wire \inst12|inst3|T~8_combout ;
wire \inst12|inst3|T~5_combout ;
wire \inst12|inst3|T~3_combout ;
wire \inst96|cnt~1_combout ;
wire \inst96|Set_DST~0_combout ;
wire \inst12|inst~0_combout ;
wire \Start~inputclkctrl_outclk ;
wire \inst12|inst~q ;
wire \Crystal~input_o ;
wire \inst12|inst5~combout ;
wire \inst96|Set_DST~combout ;
wire \inst12|inst3|T~4_combout ;
wire \inst96|WideNor6~0_combout ;
wire \inst12|inst3|T~1_combout ;
wire \inst96|WideNor3~3_combout ;
wire \inst12|inst2|DST~0_combout ;
wire \inst12|inst2|DST~q ;
wire \inst96|WideNor3~4_combout ;
wire \inst96|Op_MOV1~0_combout ;
wire \inst96|WideOr8~0_combout ;
wire \inst96|WideNor35~0_combout ;
wire \inst16|inst1|15~feeder_combout ;
wire \inst16|inst1|15~q ;
wire \inst16|inst3|36~0_combout ;
wire \inst15|inst33|15~q ;
wire \inst9|inst1|15~q ;
wire \inst96|Equal3~0_combout ;
wire \inst96|Op_MOV3~0_combout ;
wire \inst96|Op_MOV3~combout ;
wire \inst96|Equal13~0_combout ;
wire \inst96|RBL_IBUS~1_combout ;
wire \inst96|RBL_IBUS~2_combout ;
wire \inst96|WideNor9~1_combout ;
wire \inst96|Equal0~0_combout ;
wire \inst96|Op_MOV1~combout ;
wire \inst96|RBL_IBUS~0_combout ;
wire \inst96|WideNor6~1_combout ;
wire \inst96|Equal13~2_combout ;
wire \inst96|WideNor11~0_combout ;
wire \inst96|WideNor69~0_combout ;
wire \inst96|WideNor71~combout ;
wire \inst96|Equal14~0_combout ;
wire \inst96|WideNor0~2_combout ;
wire \inst96|WideNor11~1_combout ;
wire \inst96|WideNor11~2_combout ;
wire \inst96|WideOr9~1_combout ;
wire \inst96|WideOr9~2_combout ;
wire \inst96|RBL_IBUS~3_combout ;
wire \inst4|inst1|71~2_combout ;
wire \inst9|inst|12~q ;
wire \inst15|inst2|12~q ;
wire \inst4|inst|74~2_combout ;
wire \inst4|inst|74~3_combout ;
wire \inst96|Equal12~0_combout ;
wire \inst96|ALU_BUS~2_combout ;
wire \inst96|INCAC~3_combout ;
wire \inst96|MAR_ABUS~1_combout ;
wire \inst96|BUS_MDR~0_combout ;
wire \inst96|W_B~12_combout ;
wire \inst96|MAR_ABUS~0_combout ;
wire \inst96|WideNor4~0_combout ;
wire \inst96|WideNor1~2_combout ;
wire \inst96|WideNor12~0_combout ;
wire \inst96|WideOr7~2_combout ;
wire \inst96|WideNor9~3_combout ;
wire \inst96|WideOr7~3_combout ;
wire \inst96|WideNor8~2_combout ;
wire \inst96|WideNor18~combout ;
wire \inst96|WideOr7~1_combout ;
wire \inst96|WideOr17~2_combout ;
wire \inst96|I_DBUS~0_combout ;
wire \inst96|Tplus1~3_combout ;
wire \inst96|WideNor72~1_combout ;
wire \inst96|WideOr6~3_combout ;
wire \inst96|WideNor28~0_combout ;
wire \inst96|WideNor31~combout ;
wire \inst96|WideOr6~4_combout ;
wire \inst96|WideOr20~0_combout ;
wire \inst96|Op_MOV4~combout ;
wire \inst96|Tset0~5_combout ;
wire \inst96|Set_SRC~0_combout ;
wire \inst96|Set_FI~5_combout ;
wire \inst96|IMUL~5_combout ;
wire \inst96|Set_FI~3_combout ;
wire \inst96|Set_FI~2_combout ;
wire \inst96|Set_FI~4_combout ;
wire \inst96|Set_FI~7_combout ;
wire \inst96|Set_FI~6_combout ;
wire \inst12|inst2|FI~1_combout ;
wire \inst12|inst2|FI~q ;
wire \inst96|WideNor72~0_combout ;
wire \inst96|temp[12]~2_combout ;
wire \inst96|MDR_DBUS~0_combout ;
wire \inst96|MDR_DBUS~1_combout ;
wire \inst24|inst5|inst1|74~5_combout ;
wire \inst96|I_DBUS~1_combout ;
wire \inst14|inst|26~0_combout ;
wire \inst14|inst2|12~q ;
wire \inst96|R_IBUS~combout ;
wire \inst2|Reg_DI[7]~feeder_combout ;
wire \inst6|inst1|18~q ;
wire \inst96|always0~3_combout ;
wire \inst96|Equal4~2_combout ;
wire \inst96|always0~4_combout ;
wire \inst96|always0~5_combout ;
wire \inst96|always0~6_combout ;
wire \inst96|WideNor69~1_combout ;
wire \inst96|WideNor68~combout ;
wire \inst96|WideNor63~2_combout ;
wire \inst96|DECAC~combout ;
wire \inst96|WideNor34~combout ;
wire \inst96|Tplus1~2_combout ;
wire \inst96|INCAC~0_combout ;
wire \inst96|INCAC~1_combout ;
wire \inst96|WideNor75~1_combout ;
wire \inst96|WideNor75~2_combout ;
wire \inst96|WideNor75~0_combout ;
wire \inst96|WideNor78~combout ;
wire \inst96|INCAC~2_combout ;
wire \inst96|ADDC~1_combout ;
wire \inst96|ADDC~0_combout ;
wire \inst96|always0~2_combout ;
wire \inst96|IMUL~3_combout ;
wire \inst96|ADDC~2_combout ;
wire \inst|inst14|WideOr0~0_combout ;
wire \inst|inst14|WideOr0~1_combout ;
wire \inst96|WideNor55~2_combout ;
wire \inst96|WideOr4~0_combout ;
wire \inst17|Beat~0_combout ;
wire \inst96|WideNor6~3_combout ;
wire \inst96|WideNor6~2_combout ;
wire \inst96|WideNor6~4_combout ;
wire \inst96|WideNor6~combout ;
wire \inst96|WideNor69~2_combout ;
wire \inst96|WideNor64~combout ;
wire \inst96|WideOr0~0_combout ;
wire \inst96|WideNor5~combout ;
wire \inst96|WideOr7~0_combout ;
wire \inst96|W_B~2_combout ;
wire \inst96|W_B~3_combout ;
wire \inst96|W_B~5_combout ;
wire \inst96|W_B~7_combout ;
wire \inst96|W_B~9_combout ;
wire \inst96|W_B~10_combout ;
wire \inst96|W_B~11_combout ;
wire \inst96|W_B~13_combout ;
wire \inst|inst|46~0_combout ;
wire \inst96|XORC~combout ;
wire \inst96|SUBC~combout ;
wire \inst|inst14|WideOr1~0_combout ;
wire \inst|inst|46~1_combout ;
wire \inst|inst|47~0_combout ;
wire \inst9|inst1|19~q ;
wire \inst4|inst1|67~2_combout ;
wire \inst96|PCplus1~2_combout ;
wire \inst96|Tset0~2_combout ;
wire \inst96|WideNor6~5_combout ;
wire \inst96|IBUS_PC~10_combout ;
wire \inst96|IBUS_PC~7_combout ;
wire \inst96|PCplus1~4_combout ;
wire \inst96|PCplus1~combout ;
wire \inst13|inst2|sub|75~0_combout ;
wire \inst13|inst2|sub|9~q ;
wire \inst4|inst1|67~3_combout ;
wire \inst|inst14|WideOr4~0_combout ;
wire \inst2|Reg_CX~40_combout ;
wire \inst11|inst6~q ;
wire \inst11|inst9~q ;
wire \inst96|ANDC~combout ;
wire \inst7|inst|16~q ;
wire \inst6|inst|16~q ;
wire \inst|inst2|52~1_combout ;
wire \inst|inst2|52~3_combout ;
wire \inst|inst2|77~0_combout ;
wire \inst96|MAR_ABUS~3_combout ;
wire \inst96|WideOr7~4_combout ;
wire \inst96|MAR_ABUS~5_combout ;
wire \inst15|inst33|12~q ;
wire \inst15|inst12|26~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \inst15|inst33|13~q ;
wire \inst15|inst12|27~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst96|M_clk~combout ;
wire \inst96|M_clk~clkctrl_outclk ;
wire \inst96|WideOr7~combout ;
wire \inst96|R_IBUS~0_combout ;
wire \inst24|inst14~combout ;
wire \inst24|inst14~clkctrl_outclk ;
wire \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ;
wire \inst96|MRD~0_combout ;
wire \inst24|inst10~combout ;
wire \inst24|inst10~clkctrl_outclk ;
wire \inst15|inst2|19~q ;
wire \inst24|inst|always0~0_combout ;
wire \inst15|inst12|36~1_combout ;
wire \inst15|inst33|16~q ;
wire \inst15|inst12|11~1_combout ;
wire \inst15|inst33|18~q ;
wire \inst15|inst12|6~1_combout ;
wire \inst15|inst33|19~q ;
wire \inst15|inst12|1~1_combout ;
wire \inst15|inst2|13~q ;
wire \inst15|inst11|27~1_combout ;
wire \inst15|inst2|16~q ;
wire \inst15|inst11|11~1_combout ;
wire \inst16|inst|17~q ;
wire \inst13|inst|sub|102~0_combout ;
wire \inst13|inst|sub|99~q ;
wire \inst7|inst|17~q ;
wire \inst|inst2|48~0_combout ;
wire \inst|inst2|48~1_combout ;
wire \inst|inst14|WideOr2~0_combout ;
wire \inst6|inst|17~q ;
wire \inst|inst2|45~combout ;
wire \inst7|inst|19~q ;
wire \inst|inst2|46~0_combout ;
wire \inst|inst2|46~1_combout ;
wire \inst|inst2|78~1_combout ;
wire \inst7|inst|18~q ;
wire \inst|inst2|47~0_combout ;
wire \inst|inst2|47~1_combout ;
wire \inst96|WideNor35~1_combout ;
wire \inst|inst14|WideOr3~4_combout ;
wire \inst96|ORC~combout ;
wire \inst|inst14|WideOr3~3_combout ;
wire \inst|inst2|43~combout ;
wire \inst|inst2|75~0_combout ;
wire \inst|inst2|82~combout ;
wire \inst4|inst|69~2_combout ;
wire \inst4|inst|69~4_combout ;
wire \inst4|inst|69~5_combout ;
wire \inst4|inst|69~6_combout ;
wire \inst15|inst2|17~q ;
wire \inst15|inst11|10~1_combout ;
wire \inst15|inst11|6~1_combout ;
wire \inst24|inst|Add0~31 ;
wire \inst24|inst|Add0~33 ;
wire \inst24|inst|Add0~35 ;
wire \inst24|inst|Add0~37 ;
wire \inst24|inst|Add0~39 ;
wire \inst24|inst|Add0~41 ;
wire \inst24|inst|Add0~43 ;
wire \inst24|inst|Add0~45 ;
wire \inst24|inst|Add0~47 ;
wire \inst24|inst|Add0~49 ;
wire \inst24|inst|Add0~51 ;
wire \inst24|inst|Add0~53 ;
wire \inst24|inst|Add0~55 ;
wire \inst24|inst|Add0~56_combout ;
wire \inst24|inst|Add0~61_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ;
wire \inst24|inst|Dout[0]~14_combout ;
wire \inst15|inst2|18~q ;
wire \inst24|inst|Add0~74_combout ;
wire \inst24|inst|Add0~32_combout ;
wire \inst24|inst|Add0~73_combout ;
wire \inst24|inst|Add0~34_combout ;
wire \inst24|inst|Add0~72_combout ;
wire \inst24|inst|Add0~36_combout ;
wire \inst4|inst|71~5_combout ;
wire \inst15|inst2|15~feeder_combout ;
wire \inst15|inst2|15~q ;
wire \inst24|inst|Add0~71_combout ;
wire \inst15|inst2|14~q ;
wire \inst24|inst|Add0~38_combout ;
wire \inst24|inst|Add0~70_combout ;
wire \inst24|inst|Add0~69_combout ;
wire \inst24|inst|Add0~42_combout ;
wire \inst24|inst|Add0~68_combout ;
wire \inst24|inst|Add0~44_combout ;
wire \inst24|inst|Add0~67_combout ;
wire \inst24|inst|Add0~46_combout ;
wire \inst24|inst|Add0~66_combout ;
wire \inst15|inst33|17~q ;
wire \inst24|inst|Add0~65_combout ;
wire \inst24|inst|Add0~50_combout ;
wire \inst24|inst|Add0~64_combout ;
wire \inst24|inst|Add0~52_combout ;
wire \inst24|inst|Add0~63_combout ;
wire \inst24|inst|Add0~54_combout ;
wire \inst15|inst33|14~q ;
wire \inst24|inst|Add0~62_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24~portadataout ;
wire \inst24|inst|Add0~57 ;
wire \inst24|inst|Add0~58_combout ;
wire \inst24|inst|Add0~60_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ;
wire \inst24|inst5|inst1|67~1_combout ;
wire \inst24|inst5|inst1|67~2_combout ;
wire \inst24|inst|Dout[8]~15_combout ;
wire \inst15|inst11|36~1_combout ;
wire \inst15|inst11|31~1_combout ;
wire \inst15|inst11|26~1_combout ;
wire \inst15|inst12|10~1_combout ;
wire \inst15|inst12|31~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ;
wire \inst24|inst5|inst|67~1_combout ;
wire \inst24|inst5|inst|67~2_combout ;
wire \inst14|inst|1~0_combout ;
wire \inst14|inst2|19~q ;
wire \inst11|inst13~q ;
wire \inst17|Decoder1~7_combout ;
wire \inst17|R[8]~8_combout ;
wire \inst17|Decoder0~7_combout ;
wire \inst17|R[8]~9_combout ;
wire \inst17|R[4]~13_combout ;
wire \inst17|R[4]~16_combout ;
wire \inst11|inst10~q ;
wire \inst17|Decoder0~13_combout ;
wire \inst11|inst12~q ;
wire \inst17|R[0]~23_combout ;
wire \inst17|R[0]~24_combout ;
wire \inst17|R[0]~25_combout ;
wire \inst17|Decoder0~12_combout ;
wire \inst17|Decoder1~12_combout ;
wire \inst17|R[1]~22_combout ;
wire \inst17|Decoder1~10_combout ;
wire \inst17|Decoder0~10_combout ;
wire \inst17|R[5]~12_combout ;
wire \inst2|Equal4~0_combout ;
wire \inst2|Equal2~0_combout ;
wire \inst2|Rout[13]~6_combout ;
wire \inst2|Equal2~1_combout ;
wire \inst17|R[2]~18_combout ;
wire \inst17|Beat~combout ;
wire \inst17|R[2]~19_combout ;
wire \inst17|R[2]~20_combout ;
wire \inst17|R[2]~21_combout ;
wire \inst2|Equal3~0_combout ;
wire \inst2|Rout[7]~94_combout ;
wire \inst2|Rout~155_combout ;
wire \inst2|Rout~156_combout ;
wire \inst17|Decoder0~5_combout ;
wire \inst17|Decoder1~5_combout ;
wire \inst17|R[10]~5_combout ;
wire \inst17|Decoder1~2_combout ;
wire \inst17|Decoder0~2_combout ;
wire \inst17|R[13]~2_combout ;
wire \inst17|Decoder0~3_combout ;
wire \inst17|Decoder1~3_combout ;
wire \inst17|R[12]~3_combout ;
wire \inst2|Equal5~1_combout ;
wire \inst17|Decoder0~0_combout ;
wire \inst17|Decoder1~0_combout ;
wire \inst17|R[15]~0_combout ;
wire \inst2|Equal5~2_combout ;
wire \inst2|Equal10~1_combout ;
wire \inst2|Equal5~0_combout ;
wire \inst2|Equal5~4_combout ;
wire \inst2|Equal13~4_combout ;
wire \inst2|Rout[7]~84_combout ;
wire \inst2|Equal6~0_combout ;
wire \inst2|Equal6~1_combout ;
wire \inst2|Rout[7]~83_combout ;
wire \inst2|Rout[7]~85_combout ;
wire \inst2|Rout[7]~88_combout ;
wire \inst2|Equal9~0_combout ;
wire \inst2|Equal4~1_combout ;
wire \inst2|Reg_CX~49_combout ;
wire \inst2|Rout~150_combout ;
wire \inst2|Rout[7]~89_combout ;
wire \inst2|Equal15~0_combout ;
wire \inst2|Equal7~0_combout ;
wire \inst2|Rout[7]~82_combout ;
wire \inst2|Rout[7]~90_combout ;
wire \inst96|W_B~15_combout ;
wire \inst2|Reg_BX[15]~16_combout ;
wire \inst2|Reg_BX~37_combout ;
wire \inst2|Reg_BX[1]~18_combout ;
wire \inst2|Equal16~0_combout ;
wire \inst2|WideOr2~1_combout ;
wire \inst2|WideOr2~2_combout ;
wire \inst2|WideOr2~3_combout ;
wire \inst2|Reg_AX[15]~34_combout ;
wire \inst2|WideOr2~4_combout ;
wire \inst2|WideOr2~5_combout ;
wire \inst2|Reg_BX[1]~19_combout ;
wire \inst2|Rout~151_combout ;
wire \inst2|Rout~152_combout ;
wire \inst2|Rout~157_combout ;
wire \inst4|inst|67~1_combout ;
wire \inst13|inst|sub|75~0_combout ;
wire \inst13|inst|sub|9~q ;
wire \inst9|inst|19~q ;
wire \inst4|inst|67~2_combout ;
wire \inst4|inst|67~3_combout ;
wire \inst4|inst|67~4_combout ;
wire \inst4|inst|67~5_combout ;
wire \inst11|inst14~q ;
wire \inst17|Decoder1~1_combout ;
wire \inst17|Decoder0~1_combout ;
wire \inst17|R[14]~1_combout ;
wire \inst2|Equal14~0_combout ;
wire \inst2|WideOr2~0_combout ;
wire \inst2|WideNor2~combout ;
wire \inst2|WideOr9~0_combout ;
wire \inst2|WideOr9~1_combout ;
wire \inst2|Equal8~0_combout ;
wire \inst2|Equal11~0_combout ;
wire \inst2|Equal11~1_combout ;
wire \inst2|WideOr9~2_combout ;
wire \inst2|Rout[7]~81_combout ;
wire \inst2|Rout[7]~87_combout ;
wire \inst4|inst1|68~5_combout ;
wire \inst2|Reg_BX~35_combout ;
wire \inst2|Reg_BX[15]~22_combout ;
wire \inst2|Reg_BX[15]~23_combout ;
wire \inst2|Rout[7]~95_combout ;
wire \inst2|Rout[7]~96_combout ;
wire \inst2|Reg_DX[3]~32_combout ;
wire \inst2|Reg_DX~49_combout ;
wire \inst2|WideOr4~0_combout ;
wire \inst2|WideOr4~1_combout ;
wire \inst2|Reg_DX[8]~34_combout ;
wire \inst2|Reg_CX~47_combout ;
wire \inst2|Reg_CX[12]~32_combout ;
wire \inst2|WideOr1~0_combout ;
wire \inst2|Reg_CX[12]~33_combout ;
wire \inst2|Rout~145_combout ;
wire \inst2|Rout~146_combout ;
wire \inst2|Rout~147_combout ;
wire \inst2|Rout~148_combout ;
wire \inst2|Rout~149_combout ;
wire \inst24|inst|Dout[1]~12_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ;
wire \inst24|inst5|inst1|68~1_combout ;
wire \inst24|inst5|inst1|68~2_combout ;
wire \inst24|inst|Dout[9]~13_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ;
wire \inst24|inst5|inst|68~1_combout ;
wire \inst24|inst5|inst|68~2_combout ;
wire \inst14|inst|6~0_combout ;
wire \inst14|inst2|18~q ;
wire \inst4|inst|68~1_combout ;
wire \inst|inst2|44~combout ;
wire \inst|inst6|31~0_combout ;
wire \inst|inst6|31~1_combout ;
wire \inst4|inst|68~4_combout ;
wire \inst4|inst|68~5_combout ;
wire \inst6|inst|18~q ;
wire \inst6|inst|19~q ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~1 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~3 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~5 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~6_combout ;
wire \inst|inst6|26~0_combout ;
wire \inst16|inst|16~q ;
wire \inst2|Reg_AX~48_combout ;
wire \inst2|Reg_AX[15]~37_combout ;
wire \inst7|inst1|17~q ;
wire \inst6|inst1|17~q ;
wire \inst|inst|78~4_combout ;
wire \inst|inst|78~9_combout ;
wire \inst|inst|45~1_combout ;
wire \inst|inst19~combout ;
wire \inst6|inst|15~feeder_combout ;
wire \inst6|inst|15~q ;
wire \inst|inst1|43~combout ;
wire \inst7|inst|13~q ;
wire \inst|inst1|45~combout ;
wire \inst|inst1|44~combout ;
wire \inst6|inst|13~q ;
wire \inst|inst1|48~0_combout ;
wire \inst|inst1|78~2_combout ;
wire \inst|inst1|78~0_combout ;
wire \inst|inst1|78~3_combout ;
wire \inst|inst1|46~0_combout ;
wire \inst|inst2|51~combout ;
wire \inst|inst2|52~0_combout ;
wire \inst|inst2|78~0_combout ;
wire \inst|inst2|45~0_combout ;
wire \inst|inst2|78~3_combout ;
wire \inst|inst2|78~4_combout ;
wire \inst|inst2|78~2_combout ;
wire \inst|inst1|78~1_combout ;
wire \inst|inst|78~6_combout ;
wire \inst|inst|75~0_combout ;
wire \inst|inst|74~0_combout ;
wire \inst7|inst|15~q ;
wire \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ;
wire \inst6|inst|12~q ;
wire \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout ;
wire \inst7|inst|12~q ;
wire \inst7|inst|14~q ;
wire \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~1 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~3 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~5 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~7 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~9 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~11 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~13 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~15 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~17 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~1 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~3 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~5 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~7 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~9 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~11 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~7 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~9 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~11 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~13 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~15 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~17 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~19 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~21 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~22_combout ;
wire \inst|inst5|26~0_combout ;
wire \inst4|inst1|70~6_combout ;
wire \inst2|Reg_DX~36_combout ;
wire \inst2|Reg_CX~35_combout ;
wire \inst2|Rout~129_combout ;
wire \inst2|Rout~130_combout ;
wire \inst2|Rout~131_combout ;
wire \inst2|Reg_DI[3]~feeder_combout ;
wire \inst2|Rout~132_combout ;
wire \inst2|Rout~133_combout ;
wire \inst15|inst11|1~1_combout ;
wire \inst14|inst1|11~0_combout ;
wire \inst14|inst33|16~q ;
wire \inst24|inst5|inst1|70~1_combout ;
wire \inst24|inst5|inst1|70~2_combout ;
wire \inst24|inst|Dout[3]~8_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ;
wire \inst24|inst5|inst|70~1_combout ;
wire \inst24|inst5|inst|70~2_combout ;
wire \inst14|inst|11~0_combout ;
wire \inst14|inst2|16~q ;
wire \inst4|inst|70~1_combout ;
wire \inst4|inst|70~4_combout ;
wire \inst4|inst|70~6_combout ;
wire \inst11|inst11~q ;
wire \inst17|Decoder0~6_combout ;
wire \inst17|Decoder1~6_combout ;
wire \inst17|R[9]~6_combout ;
wire \inst17|Decoder1~4_combout ;
wire \inst17|Decoder0~4_combout ;
wire \inst17|R[11]~4_combout ;
wire \inst2|Equal12~0_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|Equal10~2_combout ;
wire \inst2|Reg_CX[1]~29_combout ;
wire \inst2|Reg_CX[1]~30_combout ;
wire \inst2|Reg_BX~26_combout ;
wire \inst2|Reg_DX~42_combout ;
wire \inst2|Reg_DX[3]~31_combout ;
wire \inst2|Reg_DX[3]~38_combout ;
wire \inst2|Rout~110_combout ;
wire \inst2|Rout~111_combout ;
wire \inst2|Reg_AX~44_combout ;
wire \inst2|WideOr3~combout ;
wire \inst2|Reg_AX[4]~40_combout ;
wire \inst2|Rout~112_combout ;
wire \inst2|Reg_DI[5]~feeder_combout ;
wire \inst2|Reg_AX~45_combout ;
wire \inst2|Reg_CX~41_combout ;
wire \inst2|Reg_DX~43_combout ;
wire \inst2|Rout~113_combout ;
wire \inst2|Rout~114_combout ;
wire \inst2|Rout~115_combout ;
wire \inst2|Rout~116_combout ;
wire \inst2|Rout~117_combout ;
wire \inst24|inst|Dout[5]~4_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ;
wire \inst24|inst5|inst1|72~1_combout ;
wire \inst24|inst5|inst1|72~2_combout ;
wire \inst24|inst|Dout[13]~5_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ;
wire \inst24|inst5|inst|72~1_combout ;
wire \inst24|inst5|inst|72~2_combout ;
wire \inst14|inst|31~0_combout ;
wire \inst14|inst2|14~q ;
wire \inst4|inst|72~1_combout ;
wire \inst16|inst|14~q ;
wire \inst13|inst|sub|109~0_combout ;
wire \inst13|inst|sub|110~q ;
wire \inst13|inst|sub|92~0_combout ;
wire \inst13|inst|sub|87~q ;
wire \inst13|inst1|sub|89~0_combout ;
wire \inst13|inst1|sub|89~1_combout ;
wire \inst13|inst1|sub|92~0_combout ;
wire \inst13|inst1|sub|87~q ;
wire \inst9|inst|14~q ;
wire \inst4|inst|72~2_combout ;
wire \inst4|inst|72~3_combout ;
wire \inst4|inst|72~4_combout ;
wire \inst4|inst|72~6_combout ;
wire \inst6|inst|14~q ;
wire \inst|inst1|47~0_combout ;
wire \inst|inst1|74~0_combout ;
wire \inst|inst1|75~0_combout ;
wire \inst|inst6|10~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~12_combout ;
wire \inst|inst6|10~1_combout ;
wire \inst16|inst|13~q ;
wire \inst13|inst1|sub|75~0_combout ;
wire \inst13|inst1|sub|9~q ;
wire \inst13|inst1|sub|97~combout ;
wire \inst13|inst1|sub|102~0_combout ;
wire \inst13|inst1|sub|99~q ;
wire \inst9|inst|13~q ;
wire \inst4|inst|73~2_combout ;
wire \inst4|inst|73~3_combout ;
wire \inst4|inst|73~4_combout ;
wire \inst4|inst|73~6_combout ;
wire \inst11|inst8~q ;
wire \inst11|inst7~feeder_combout ;
wire \inst11|inst7~q ;
wire \inst17|always0~0_combout ;
wire \inst17|Decoder0~8_combout ;
wire \inst17|Decoder1~8_combout ;
wire \inst17|R[7]~10_combout ;
wire \inst2|Equal12~1_combout ;
wire \inst2|Equal12~2_combout ;
wire \inst2|Rout[13]~16_combout ;
wire \inst2|Equal9~2_combout ;
wire \inst2|Rout[13]~14_combout ;
wire \inst2|Rout[13]~15_combout ;
wire \inst2|Rout[13]~22_combout ;
wire \inst2|Reg_DX~50_combout ;
wire \inst2|Reg_CX~48_combout ;
wire \inst2|Rout[13]~12_combout ;
wire \inst2|Rout[13]~13_combout ;
wire \inst2|Rout~73_combout ;
wire \inst2|Reg_BX[15]~20_combout ;
wire \inst2|Reg_BX~36_combout ;
wire \inst2|Rout~74_combout ;
wire \inst2|Reg_AX[4]~36_combout ;
wire \inst2|Reg_AX~54_combout ;
wire \inst2|Rout~80_combout ;
wire \inst14|inst1|1~0_combout ;
wire \inst14|inst33|19~q ;
wire \inst4|inst1|67~1_combout ;
wire \inst4|inst1|67~4_combout ;
wire \inst4|inst1|67~5_combout ;
wire \inst7|inst1|19~q ;
wire \inst|inst|43~1_combout ;
wire \inst|inst|43~0_combout ;
wire \inst|inst|43~2_combout ;
wire \inst|inst|46~2_combout ;
wire \inst|inst|78~10_combout ;
wire \inst|inst|81~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~18_combout ;
wire \inst|inst5|31~0_combout ;
wire \inst4|inst1|68~6_combout ;
wire \inst11|inst5~q ;
wire \inst17|always0~1_combout ;
wire \inst17|Decoder0~9_combout ;
wire \inst17|Decoder1~9_combout ;
wire \inst17|R[6]~11_combout ;
wire \inst2|Equal1~1_combout ;
wire \inst2|Equal1~2_combout ;
wire \inst2|Reg_SI[7]~feeder_combout ;
wire \inst2|Reg_AX~41_combout ;
wire \inst2|Reg_BX~21_combout ;
wire \inst2|Reg_CX~37_combout ;
wire \inst2|Reg_DX~39_combout ;
wire \inst2|Rout~97_combout ;
wire \inst2|Rout~98_combout ;
wire \inst2|Rout~99_combout ;
wire \inst2|Rout~100_combout ;
wire \inst2|Rout~101_combout ;
wire \inst4|inst|74~1_combout ;
wire \inst4|inst|74~4_combout ;
wire \inst4|inst|74~6_combout ;
wire \inst13|inst1|sub|107~combout ;
wire \inst13|inst1|sub|109~0_combout ;
wire \inst13|inst1|sub|110~q ;
wire \inst13|inst1|sub|104~0_combout ;
wire \inst13|inst2|sub|90~combout ;
wire \inst13|inst2|sub|92~0_combout ;
wire \inst13|inst2|sub|87~q ;
wire \inst13|inst2|sub|104~0_combout ;
wire \inst13|inst2|sub|109~0_combout ;
wire \inst13|inst2|sub|110~q ;
wire \inst13|inst3|sub|78~combout ;
wire \inst13|inst3|sub|75~0_combout ;
wire \inst13|inst3|sub|9~q ;
wire \inst4|inst1|71~3_combout ;
wire \inst2|Rout[13]~18_combout ;
wire \inst2|Rout[13]~19_combout ;
wire \inst2|Reg_DX~45_combout ;
wire \inst2|Reg_BX~31_combout ;
wire \inst2|Rout~119_combout ;
wire \inst2|Rout~120_combout ;
wire \inst2|Rout~123_combout ;
wire \inst2|Rout~124_combout ;
wire \inst2|Reg_AX[4]~35_combout ;
wire \inst2|Reg_AX~46_combout ;
wire \inst2|Rout~125_combout ;
wire \inst24|inst5|inst1|71~1_combout ;
wire \inst14|inst1|36~0_combout ;
wire \inst14|inst33|15~q ;
wire \inst24|inst5|inst1|71~2_combout ;
wire \inst24|inst|Dout[4]~6_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ;
wire \inst24|inst5|inst|71~1_combout ;
wire \inst24|inst5|inst|71~2_combout ;
wire \inst14|inst|36~0_combout ;
wire \inst14|inst2|15~q ;
wire \inst4|inst|71~3_combout ;
wire \inst|inst6|1~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~8_combout ;
wire \inst|inst6|1~1_combout ;
wire \inst16|inst|15~q ;
wire \inst16|inst2|36~0_combout ;
wire \inst9|inst|15~q ;
wire \inst4|inst|71~1_combout ;
wire \inst4|inst|71~2_combout ;
wire \inst4|inst|71~4_combout ;
wire \inst2|Reg_CX~42_combout ;
wire \inst2|Rout~41_combout ;
wire \inst2|Reg_BX~30_combout ;
wire \inst2|Rout~42_combout ;
wire \inst2|Reg_AX~47_combout ;
wire \inst2|Rout~48_combout ;
wire \inst4|inst1|71~1_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9 ;
wire \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~19 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~23 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~24_combout ;
wire \inst|inst5|1~0_combout ;
wire \inst7|inst1|15~q ;
wire \inst|inst3|43~0_combout ;
wire \inst|inst3|43~1_combout ;
wire \inst7|inst1|16~q ;
wire \inst|inst|78~0_combout ;
wire \inst|inst14|WideOr3~2_combout ;
wire \inst|inst|45~0_combout ;
wire \inst|inst|78~1_combout ;
wire \inst|inst|51~0_combout ;
wire \inst6|inst1|16~feeder_combout ;
wire \inst6|inst1|16~q ;
wire \inst|inst|78~2_combout ;
wire \inst|inst|78~7_combout ;
wire \inst|inst|78~8_combout ;
wire \inst|inst5|1~1_combout ;
wire \inst|inst5|1~2_combout ;
wire \inst4|inst1|71~4_combout ;
wire \inst4|inst1|71~5_combout ;
wire \inst11|inst3~q ;
wire \inst96|WideNor40~0_combout ;
wire \inst96|WideNor44~combout ;
wire \inst96|WideNor39~combout ;
wire \inst96|WideNor45~0_combout ;
wire \inst96|WideNor49~combout ;
wire \inst96|IMUL~2_combout ;
wire \inst96|IMUL~4_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~13 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~15 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~17 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~19 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~21 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~22_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~21 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~23 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~25 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~27 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~29 ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~30_combout ;
wire \inst7|inst1|12~q ;
wire \inst6|inst1|12~q ;
wire \inst|inst3|52~0_combout ;
wire \inst|inst3|51~0_combout ;
wire \inst|inst3|77~0_combout ;
wire \inst|inst5|11~0_combout ;
wire \inst4|inst1|74~8_combout ;
wire \inst11|insta~q ;
wire \inst96|Equal11~0_combout ;
wire \inst96|Equal11~1_combout ;
wire \inst96|WideOr5~2_combout ;
wire \inst96|WideNor19~combout ;
wire \inst96|WideNor9~0_combout ;
wire \inst96|WideNor9~2_combout ;
wire \inst96|WideNor10~0_combout ;
wire \inst96|WideOr9~0_combout ;
wire \inst96|WideOr20~1_combout ;
wire \inst96|Set_EXC~3_combout ;
wire \inst96|Set_EXC~4_combout ;
wire \inst96|IBUS_RA~9_combout ;
wire \inst96|Set_EXC~5_combout ;
wire \inst96|Set_EXC~6_combout ;
wire \inst96|Set_EXC~combout ;
wire \inst12|inst2|FI~0_combout ;
wire \inst12|inst2|SRC~0_combout ;
wire \inst12|inst2|EXC~0_combout ;
wire \inst12|inst2|EXC~q ;
wire \inst96|WideNor4~2_combout ;
wire \inst96|WideNor2~1_combout ;
wire \inst96|temp[15]~3_combout ;
wire \inst96|MAR_IBUS~0_combout ;
wire \inst9|inst1|16~q ;
wire \inst4|inst1|70~2_combout ;
wire \inst4|inst1|70~3_combout ;
wire \inst16|inst1|16~q ;
wire \inst4|inst1|70~4_combout ;
wire \inst4|inst1|70~5_combout ;
wire \inst11|inst4~q ;
wire \inst96|Equal13~1_combout ;
wire \inst96|DECAC~2_combout ;
wire \inst96|Tplus1~7_combout ;
wire \inst96|Tplus1~19_combout ;
wire \inst96|Tplus1~8_combout ;
wire \inst96|Tplus1~5_combout ;
wire \inst96|Tplus1~6_combout ;
wire \inst96|Tplus1~18_combout ;
wire \inst96|always1~0_combout ;
wire \inst96|PCplus1~3_combout ;
wire \inst96|Set_SRC~1_combout ;
wire \inst96|Set_SRC~2_combout ;
wire \inst96|Set_SRC~3_combout ;
wire \inst96|WideNor2~0_combout ;
wire \inst96|WideOr12~1_combout ;
wire \inst96|WideOr20~2_combout ;
wire \inst96|Set_SRC~combout ;
wire \inst12|inst2|SRC~1_combout ;
wire \inst12|inst2|SRC~q ;
wire \inst96|WideNor7~2_combout ;
wire \inst96|WideNor0~3_combout ;
wire \inst96|WideNor0~4_combout ;
wire \inst96|WideNor0~combout ;
wire \inst96|WideOr14~1_combout ;
wire \inst96|WideNor27~2_combout ;
wire \inst96|WideNor27~3_combout ;
wire \inst96|WideOr12~5_combout ;
wire \inst96|WideOr12~6_combout ;
wire \inst96|WideOr17~3_combout ;
wire \inst96|WideNor75~combout ;
wire \inst96|WideOr19~0_combout ;
wire \inst96|WideNor62~0_combout ;
wire \inst96|WideNor63~combout ;
wire \inst96|WideOr19~1_combout ;
wire \inst96|WideOr19~2_combout ;
wire \inst96|Tplus1~combout ;
wire \inst12|inst3|T~0_combout ;
wire \inst96|WideNor1~combout ;
wire \inst96|WideOr20~combout ;
wire \inst96|Tset0~8_combout ;
wire \inst17|D_E~combout ;
wire \inst96|Tset0~6_combout ;
wire \inst96|Tset0~7_combout ;
wire \inst96|Tset0~9_combout ;
wire \inst96|Tset0~11_combout ;
wire \inst96|Tset0~12_combout ;
wire \inst96|Tset0~18_combout ;
wire \inst96|Tset0~3_combout ;
wire \inst96|Tset0~4_combout ;
wire \inst96|Tset0~14_combout ;
wire \inst96|Tset0~15_combout ;
wire \inst96|Tset0~16_combout ;
wire \inst96|Tset0~13_combout ;
wire \inst96|Tset0~17_combout ;
wire \inst96|Tset0~20_combout ;
wire \inst96|Tset0~19_combout ;
wire \inst96|cnt~0_combout ;
wire \inst96|MDR_IBUS~combout ;
wire \inst2|Reg_DX~40_combout ;
wire \inst2|Reg_CX~38_combout ;
wire \inst2|Rout~25_combout ;
wire \inst2|Reg_BX~24_combout ;
wire \inst2|Rout~26_combout ;
wire \inst2|Rout[13]~17_combout ;
wire \inst2|Rout~31_combout ;
wire \inst2|Rout~32_combout ;
wire \inst14|inst|27~0_combout ;
wire \inst14|inst2|13~q ;
wire \inst24|inst|Dout[6]~2_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ;
wire \inst24|inst5|inst|73~1_combout ;
wire \inst24|inst5|inst|73~2_combout ;
wire \inst24|inst|Dout[14]~3_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ;
wire \inst24|inst5|inst1|73~1_combout ;
wire \inst24|inst5|inst1|73~2_combout ;
wire \inst14|inst1|27~0_combout ;
wire \inst14|inst33|13~q ;
wire \inst4|inst1|73~1_combout ;
wire \inst16|inst1|13~q ;
wire \inst4|inst1|73~4_combout ;
wire \inst7|inst1|14~q ;
wire \inst|inst3|44~0_combout ;
wire \inst6|inst1|14~q ;
wire \inst|inst3|44~1_combout ;
wire \inst|inst3|74~0_combout ;
wire \inst|inst3|74~2_combout ;
wire \inst7|inst1|13~q ;
wire \inst|inst3|45~0_combout ;
wire \inst6|inst1|13~q ;
wire \inst|inst3|45~1_combout ;
wire \inst|inst3|74~3_combout ;
wire \inst|inst3|74~4_combout ;
wire \inst|inst5|10~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~28_combout ;
wire \inst|inst5|10~1_combout ;
wire \inst4|inst1|73~5_combout ;
wire \inst11|inst1~q ;
wire \inst96|Equal12~1_combout ;
wire \inst96|WideOr14~combout ;
wire \inst96|PC_IBUS~2_combout ;
wire \inst96|PC_IBUS~3_combout ;
wire \inst4|inst1|74~6_combout ;
wire \inst4|inst1|74~7_combout ;
wire \inst4|inst1|69~5_combout ;
wire \inst11|inst~q ;
wire \inst96|Equal11~2_combout ;
wire \inst96|ALU_BUS~0_combout ;
wire \inst96|WideNor76~combout ;
wire \inst96|WideOr6~2_combout ;
wire \inst96|WideOr4~combout ;
wire \inst96|DECAC~4_combout ;
wire \inst96|ALU_BUS~1_combout ;
wire \inst96|ALU_BUS~combout ;
wire \inst2|Rout[13]~2_combout ;
wire \inst2|Rout[13]~7_combout ;
wire \inst2|Rout[13]~8_combout ;
wire \inst2|Rout[13]~9_combout ;
wire \inst2|Rout[13]~3_combout ;
wire \inst2|Rout~33_combout ;
wire \inst2|Rout~34_combout ;
wire \inst2|Rout~36_combout ;
wire \inst2|Reg_BX~27_combout ;
wire \inst2|Rout~37_combout ;
wire \inst2|Rout~38_combout ;
wire \inst2|Rout~39_combout ;
wire \inst2|Rout~40_combout ;
wire \inst14|inst1|31~0_combout ;
wire \inst14|inst33|14~q ;
wire \inst4|inst1|72~1_combout ;
wire \inst16|inst1|14~q ;
wire \inst4|inst1|72~4_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~26_combout ;
wire \inst|inst3|79~combout ;
wire \inst|inst5|6~0_combout ;
wire \inst4|inst1|72~5_combout ;
wire \inst11|inst2~q ;
wire \inst96|Equal2~0_combout ;
wire \inst96|Equal4~3_combout ;
wire \inst96|WideOr11~combout ;
wire \inst96|SR_IBUS~0_combout ;
wire \inst96|SR_IBUS~1_combout ;
wire \inst16|inst1|12~q ;
wire \inst2|Reg_AX~39_combout ;
wire \inst2|Reg_DX~37_combout ;
wire \inst2|Reg_CX~36_combout ;
wire \inst2|Rout~4_combout ;
wire \inst2|Rout~5_combout ;
wire \inst2|Rout~11_combout ;
wire \inst2|Rout~23_combout ;
wire \inst2|Rout~24_combout ;
wire \inst14|inst1|26~0_combout ;
wire \inst14|inst33|12~q ;
wire \inst4|inst1|74~1_combout ;
wire \inst4|inst1|74~4_combout ;
wire \inst4|inst1|74~9_combout ;
wire \inst4|inst1|73~6_combout ;
wire \inst4|inst1|72~6_combout ;
wire \inst24|inst5|inst|69~1_combout ;
wire \inst24|inst5|inst|69~2_combout ;
wire \inst24|inst|Dout[2]~10_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ;
wire \inst24|inst5|inst1|69~1_combout ;
wire \inst24|inst5|inst1|69~2_combout ;
wire \inst14|inst1|10~0_combout ;
wire \inst14|inst33|17~q ;
wire \inst2|Reg_BP[10]~feeder_combout ;
wire \inst2|Rout~61_combout ;
wire \inst2|Reg_CX~45_combout ;
wire \inst2|Reg_BX~33_combout ;
wire \inst2|Rout~59_combout ;
wire \inst2|Rout~60_combout ;
wire \inst2|Rout~62_combout ;
wire \inst2|Rout~63_combout ;
wire \inst2|Reg_DX~46_combout ;
wire \inst2|Reg_CX~44_combout ;
wire \inst2|Reg_SP[10]~feeder_combout ;
wire \inst2|Rout~57_combout ;
wire \inst2|Reg_BX~32_combout ;
wire \inst2|Rout~58_combout ;
wire \inst2|Reg_AX~50_combout ;
wire \inst2|Rout~64_combout ;
wire \inst4|inst1|69~1_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~20_combout ;
wire \inst|inst5|27~0_combout ;
wire \inst13|inst2|sub|97~combout ;
wire \inst13|inst2|sub|102~0_combout ;
wire \inst13|inst2|sub|99~q ;
wire \inst9|inst1|17~q ;
wire \inst4|inst1|69~2_combout ;
wire \inst4|inst1|69~3_combout ;
wire \inst4|inst1|69~4_combout ;
wire \inst|inst1|52~1_combout ;
wire \inst|inst1|51~combout ;
wire \inst|inst1|77~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~14_combout ;
wire \inst|inst6|11~0_combout ;
wire \inst4|inst|74~5_combout ;
wire \inst4|inst|73~5_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~10_combout ;
wire \inst|inst1|81~combout ;
wire \inst|inst6|6~0_combout ;
wire \inst4|inst|72~5_combout ;
wire \inst4|inst|70~5_combout ;
wire \inst24|inst|Dout[15]~1_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23~portadataout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ;
wire \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ;
wire \inst24|inst5|inst|74~1_combout ;
wire \inst24|inst5|inst|74~2_combout ;
wire \inst24|inst|Dout[7]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7~portadataout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ;
wire \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ;
wire \inst24|inst5|inst1|74~3_combout ;
wire \inst24|inst5|inst1|74~4_combout ;
wire \inst96|IBUS_IR~0_combout ;
wire \inst96|IBUS_IR~combout ;
wire \inst96|Tplus1~4_combout ;
wire \inst96|IBUS_RA~4_combout ;
wire \inst96|IBUS_RA~7_combout ;
wire \inst96|IBUS_RA~2_combout ;
wire \inst96|IBUS_RA~3_combout ;
wire \inst96|WideOr11~0_combout ;
wire \inst96|WideOr11~2_combout ;
wire \inst96|WideOr2~0_combout ;
wire \inst96|WideOr2~combout ;
wire \inst96|IBUS_RA~combout ;
wire \inst96|WideOr3~combout ;
wire \inst96|IBUS_RB~2_combout ;
wire \inst96|IBUS_RB~3_combout ;
wire \inst96|IBUS_RB~combout ;
wire \inst96|BUS_MDR~1_combout ;
wire \inst96|BUS_MDR~2_combout ;
wire \inst96|WideOr17~combout ;
wire \inst96|BUS_MDR~combout ;
wire \inst96|MWR~combout ;
wire \inst96|WideOr14~2_combout ;
wire \inst96|WideOr15~combout ;
wire \inst96|IBUS_MAR~1_combout ;
wire \inst96|IBUS_MAR~3_combout ;
wire \inst96|IBUS_MAR~4_combout ;
wire \inst96|IBUS_MAR~5_combout ;
wire \inst96|IBUS_MAR~combout ;
wire \inst96|WideOr5~7_combout ;
wire \inst96|WideOr5~5_combout ;
wire \inst96|WideOr5~6_combout ;
wire \inst96|WideOr10~combout ;
wire \inst96|IBUS_SR~1_combout ;
wire \inst96|IBUS_SR~0_combout ;
wire \inst96|IBUS_SR~combout ;
wire \inst96|WideNor76~0_combout ;
wire \inst96|WideOr5~3_combout ;
wire \inst96|WideNor74~combout ;
wire \inst96|WideOr5~4_combout ;
wire \inst96|WideOr5~combout ;
wire \inst96|RE~3_combout ;
wire \inst96|RE~4_combout ;
wire \inst96|RE~5_combout ;
wire \inst96|RE~combout ;
wire \inst96|WideOr6~combout ;
wire \inst96|WE~4_combout ;
wire \inst96|WE~combout ;
wire \inst17|Decoder0~11_combout ;
wire \inst17|Decoder1~11_combout ;
wire \inst17|R[3]~17_combout ;
wire \inst96|WideOr8~combout ;
wire \inst96|IBUS_RBL~1_combout ;
wire \inst96|Set_EXC~0_combout ;
wire \inst96|IBUS_RBL~0_combout ;
wire \inst96|IBUS_RBL~2_combout ;
wire \inst96|IBUS_RBL~combout ;
wire \inst96|IBUS_PC~8_combout ;
wire \inst96|WideOr7~5_combout ;
wire \inst96|WideOr12~7_combout ;
wire \inst96|WideOr12~combout ;
wire \inst96|IBUS_PC~combout ;
wire \inst96|cnt~2_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~16_combout ;
wire \inst|inst|80~0_combout ;
wire \inst|inst5|36~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout ;
wire \inst|inst6|27~0_combout ;
wire \inst|inst2|64~combout ;
wire \inst|inst2|80~0_combout ;
wire \inst|inst4|lpm_mult_component|auto_generated|op_5~0_combout ;
wire \inst|inst6|36~0_combout ;
wire \inst96|RE~clkctrl_outclk ;
wire \inst2|Reg_BX~28_combout ;
wire \inst2|Reg_CX~34_combout ;
wire \inst2|Rout~49_combout ;
wire \inst2|Rout~50_combout ;
wire \inst2|Rout~52_combout ;
wire \inst2|Rout~56_combout ;
wire \inst2|Reg_AX~52_combout ;
wire \inst2|Rout~70_combout ;
wire \inst2|Rout~71_combout ;
wire \inst2|Rout~72_combout ;
wire \inst2|Reg_AX~42_combout ;
wire \inst2|Rout~108_combout ;
wire \inst2|Rout~109_combout ;
wire \inst2|Reg_AX~49_combout ;
wire \inst2|Reg_DX~47_combout ;
wire \inst2|Rout~135_combout ;
wire \inst2|Rout~136_combout ;
wire \inst2|Rout~141_combout ;
wire \inst96|IBUS_RA~clkctrl_outclk ;
wire \inst6|inst1|15~feeder_combout ;
wire \inst6|inst1|15~q ;
wire \inst6|inst1|19~q ;
wire \inst96|IBUS_RB~clkctrl_outclk ;
wire \inst7|inst1|18~q ;
wire \inst96|WideNor50~0_combout ;
wire \inst96|WideNor54~combout ;
wire \inst96|WideOr1~0_combout ;
wire \inst96|temp[40]~4_combout ;
wire [1:0] \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a ;
wire [1:0] \inst24|inst2|sram|ram_block|auto_generated|address_reg_a ;
wire [1:0] \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a ;
wire [1:0] \inst24|inst1|sram|ram_block|auto_generated|address_reg_a ;
wire [15:0] \inst2|Rout ;
wire [15:0] \inst2|Reg_SP ;
wire [15:0] \inst2|Reg_SI ;
wire [15:0] \inst2|Reg_DX ;
wire [15:0] \inst2|Reg_DI ;
wire [15:0] \inst2|Reg_CX ;
wire [15:0] \inst2|Reg_BX ;
wire [15:0] \inst2|Reg_BP ;
wire [15:0] \inst2|Reg_AX ;
wire [7:0] \inst12|inst3|T ;
wire [3:0] \inst96|cnt ;
wire [8:0] \inst|inst4|lpm_mult_component|auto_generated|le7a ;
wire [9:0] \inst|inst4|lpm_mult_component|auto_generated|le6a ;
wire [9:0] \inst|inst4|lpm_mult_component|auto_generated|le5a ;
wire [9:0] \inst|inst4|lpm_mult_component|auto_generated|le4a ;
wire [9:0] \inst|inst4|lpm_mult_component|auto_generated|le3a ;
wire [15:0] \inst24|inst|A_plus ;

wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ;

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24~portadataout  = \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24~portadataout  = \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

// Location: LCCOMB_X45_Y30_N0
cycloneiii_lcell_comb \inst24|inst|Add0~30 (
// Equation(s):
// \inst24|inst|Add0~30_combout  = (\inst15|inst11|1~1_combout  & (\inst15|inst11|6~1_combout  $ (VCC))) # (!\inst15|inst11|1~1_combout  & (\inst15|inst11|6~1_combout  & VCC))
// \inst24|inst|Add0~31  = CARRY((\inst15|inst11|1~1_combout  & \inst15|inst11|6~1_combout ))

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(\inst15|inst11|6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|inst|Add0~30_combout ),
	.cout(\inst24|inst|Add0~31 ));
// synopsys translate_off
defparam \inst24|inst|Add0~30 .lut_mask = 16'h6688;
defparam \inst24|inst|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
cycloneiii_lcell_comb \inst24|inst|Add0~40 (
// Equation(s):
// \inst24|inst|Add0~40_combout  = (\inst15|inst11|27~1_combout  & (!\inst24|inst|Add0~39 )) # (!\inst15|inst11|27~1_combout  & ((\inst24|inst|Add0~39 ) # (GND)))
// \inst24|inst|Add0~41  = CARRY((!\inst24|inst|Add0~39 ) # (!\inst15|inst11|27~1_combout ))

	.dataa(gnd),
	.datab(\inst15|inst11|27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~39 ),
	.combout(\inst24|inst|Add0~40_combout ),
	.cout(\inst24|inst|Add0~41 ));
// synopsys translate_off
defparam \inst24|inst|Add0~40 .lut_mask = 16'h3C3F;
defparam \inst24|inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneiii_lcell_comb \inst24|inst|Add0~48 (
// Equation(s):
// \inst24|inst|Add0~48_combout  = (\inst15|inst12|10~1_combout  & (!\inst24|inst|Add0~47 )) # (!\inst15|inst12|10~1_combout  & ((\inst24|inst|Add0~47 ) # (GND)))
// \inst24|inst|Add0~49  = CARRY((!\inst24|inst|Add0~47 ) # (!\inst15|inst12|10~1_combout ))

	.dataa(\inst15|inst12|10~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~47 ),
	.combout(\inst24|inst|Add0~48_combout ),
	.cout(\inst24|inst|Add0~49 ));
// synopsys translate_off
defparam \inst24|inst|Add0~48 .lut_mask = 16'h5A5F;
defparam \inst24|inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [7] & (\inst|inst4|lpm_mult_component|auto_generated|le4a [5] $ (VCC))) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a 
// [7] & (\inst|inst4|lpm_mult_component|auto_generated|le4a [5] & VCC))
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le3a [7] & \inst|inst4|lpm_mult_component|auto_generated|le4a [5]))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [7]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0 .lut_mask = 16'h6688;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout  = !\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9 
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~11  = CARRY(!\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~11 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10 .lut_mask = 16'h0F0F;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~0 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [2] & (\inst|inst4|lpm_mult_component|auto_generated|le4a [9] $ (VCC))) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [2] & 
// (\inst|inst4|lpm_mult_component|auto_generated|le4a [9] & VCC))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~1  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le3a [2] & \inst|inst4|lpm_mult_component|auto_generated|le4a [9]))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [2]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~2 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [3] & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~1 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [3] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~1 ) # (GND)))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~3  = CARRY((!\inst|inst4|lpm_mult_component|auto_generated|op_1~1 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [3]))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~1 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~2 .lut_mask = 16'h5A5F;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~4 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le5a [0] $ (\inst|inst4|lpm_mult_component|auto_generated|le4a [2] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_1~3 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~5  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [0] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [2]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~3 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [0] & (\inst|inst4|lpm_mult_component|auto_generated|le4a [2] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~3 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [0]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~3 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~16 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le7a [3] $ (\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_1~15 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~17  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [3] & ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~15 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [3] & (\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_1~15 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [3]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~15 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~22 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le7a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [7] & (\inst|inst4|lpm_mult_component|auto_generated|op_1~21  & VCC)) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le6a [7] & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~21 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [7] & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~21 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [7] & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~21 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~23  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [6] & (!\inst|inst4|lpm_mult_component|auto_generated|le6a [7] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~21 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le7a [6] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_1~21 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [7]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [6]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~21 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~24 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le7a [7] $ (\inst|inst4|lpm_mult_component|auto_generated|le6a [8] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_1~23 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~25  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [7] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [8]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~23 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le7a [7] & (\inst|inst4|lpm_mult_component|auto_generated|le6a [8] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~23 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [7]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~23 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~26 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~26_combout  = \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_1~25  $ 
// (\inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout ))

	.dataa(gnd),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout ),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~25 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~26 .lut_mask = 16'hC33C;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout  = !\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~11 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12 .lut_mask = 16'h0F0F;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~2 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [5] & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~1 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [5] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_2~1 ) # (GND)))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~3  = CARRY((!\inst|inst4|lpm_mult_component|auto_generated|op_2~1 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [5]))

	.dataa(gnd),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~1 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~2 .lut_mask = 16'h3C3F;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~4 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le3a [6] $ (\inst|inst4|lpm_mult_component|auto_generated|le4a [4] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_2~3 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_2~5  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le3a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [4]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~3 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le3a [6] & (\inst|inst4|lpm_mult_component|auto_generated|le4a [4] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~3 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [6]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~3 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~6 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le5a [3] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [1] & (\inst|inst4|lpm_mult_component|auto_generated|op_2~5  & VCC)) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le6a [1] & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~5 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [3] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [1] & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~5 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [1] & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~5 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~7  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [3] & (!\inst|inst4|lpm_mult_component|auto_generated|le6a [1] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~5 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [3] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_2~5 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [1]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [3]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~5 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~8 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le5a [4] $ (\inst|inst4|lpm_mult_component|auto_generated|le6a [2] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_2~7 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_2~9  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [4] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [2]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~7 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [4] & (\inst|inst4|lpm_mult_component|auto_generated|le6a [2] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~7 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [4]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~7 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~10 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le6a [3] & ((\inst7|inst|18~q  & (\inst|inst4|lpm_mult_component|auto_generated|op_2~9  & VCC)) # (!\inst7|inst|18~q  & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~9 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [3] & ((\inst7|inst|18~q  & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~9 )) # (!\inst7|inst|18~q  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_2~9 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~11  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le6a [3] & (!\inst7|inst|18~q  & !\inst|inst4|lpm_mult_component|auto_generated|op_2~9 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a 
// [3] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_2~9 ) # (!\inst7|inst|18~q ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le6a [3]),
	.datab(\inst7|inst|18~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~9 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~14 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le6a [5] & ((\inst7|inst|18~q  & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~13 )) # (!\inst7|inst|18~q  & 
// (\inst|inst4|lpm_mult_component|auto_generated|op_2~13  & VCC)))) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a [5] & ((\inst7|inst|18~q  & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~13 ) # (GND))) # (!\inst7|inst|18~q  & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~13 ))))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~15  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le6a [5] & (\inst7|inst|18~q  & !\inst|inst4|lpm_mult_component|auto_generated|op_2~13 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le6a 
// [5] & ((\inst7|inst|18~q ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~13 ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le6a [5]),
	.datab(\inst7|inst|18~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~13 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~14 .lut_mask = 16'h694D;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~16 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le6a [6] $ (\inst|inst4|lpm_mult_component|auto_generated|le5a [8] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_2~15 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_2~17  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le6a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [8]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~15 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le6a [6] & (\inst|inst4|lpm_mult_component|auto_generated|le5a [8] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~15 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le6a [6]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~15 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~20 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout  = \inst|inst4|lpm_mult_component|auto_generated|op_2~19  $ (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_2~21  = CARRY(!\inst|inst4|lpm_mult_component|auto_generated|op_2~19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~19 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~20 .lut_mask = 16'hF00F;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~2 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~2_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [1] & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~1 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [1] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_5~1 ) # (GND)))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~3  = CARRY((!\inst|inst4|lpm_mult_component|auto_generated|op_5~1 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [1]))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~1 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~2_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~3 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~2 .lut_mask = 16'h5A5F;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X47_Y23_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[7]~0_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y24_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[15]~1_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y27_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[6]~2_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y30_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[5]~4_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y25_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[13]~5_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y35_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[13]~5_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000184800000000000000001040;
// synopsys translate_on

// Location: M9K_X47_Y36_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[4]~6_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y26_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[4]~6_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000B00;
// synopsys translate_on

// Location: M9K_X61_Y20_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[12]~7_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y36_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[12]~7_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y39_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[12]~7_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000152700000000000000000112;
// synopsys translate_on

// Location: M9K_X61_Y22_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[12]~7_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y32_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[3]~8_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y19_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[11]~9_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y33_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[11]~9_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y37_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[11]~9_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084C000000000000000010A0;
// synopsys translate_on

// Location: M9K_X47_Y22_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[11]~9_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y34_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[10]~11_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y38_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[10]~11_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y40_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[10]~11_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000129F000000000000000009A9;
// synopsys translate_on

// Location: M9K_X61_Y41_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[10]~11_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y28_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[1]~12_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y31_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[0]~14_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077400000000000000000285;
// synopsys translate_on

// Location: M9K_X27_Y33_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[8]~15_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneiii_lcell_comb \inst96|WideNor4~1 (
// Equation(s):
// \inst96|WideNor4~1_combout  = (\inst12|inst2|FI~q  & (!\inst12|inst3|T [5] & !\inst12|inst3|T [7]))

	.dataa(gnd),
	.datab(\inst12|inst2|FI~q ),
	.datac(\inst12|inst3|T [5]),
	.datad(\inst12|inst3|T [7]),
	.cin(gnd),
	.combout(\inst96|WideNor4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor4~1 .lut_mask = 16'h000C;
defparam \inst96|WideNor4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneiii_lcell_comb \inst96|DECAC~3 (
// Equation(s):
// \inst96|DECAC~3_combout  = (!\inst96|DECAC~2_combout  & (\inst96|cnt [0] & (\inst96|Equal13~1_combout  & \inst12|inst2|EXC~q )))

	.dataa(\inst96|DECAC~2_combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|Equal13~1_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|DECAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|DECAC~3 .lut_mask = 16'h4000;
defparam \inst96|DECAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneiii_lcell_comb \inst96|IBUS_PC~4 (
// Equation(s):
// \inst96|IBUS_PC~4_combout  = (\inst12|inst2|SRC~q  & ((\inst12|inst3|T [2]) # (\inst12|inst3|T [1])))

	.dataa(\inst12|inst3|T [2]),
	.datab(gnd),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~4 .lut_mask = 16'hF0A0;
defparam \inst96|IBUS_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneiii_lcell_comb \inst96|W_B~4 (
// Equation(s):
// \inst96|W_B~4_combout  = (\inst12|inst3|T [0] & (((\inst96|IBUS_PC~4_combout  & !\inst96|cnt [2])))) # (!\inst12|inst3|T [0] & ((\inst96|Tplus1~3_combout ) # ((\inst96|IBUS_PC~4_combout  & !\inst96|cnt [2]))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst96|Tplus1~3_combout ),
	.datac(\inst96|IBUS_PC~4_combout ),
	.datad(\inst96|cnt [2]),
	.cin(gnd),
	.combout(\inst96|W_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~4 .lut_mask = 16'h44F4;
defparam \inst96|W_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneiii_lcell_comb \inst96|W_B~6 (
// Equation(s):
// \inst96|W_B~6_combout  = (\inst12|inst3|T [2] & ((\inst12|inst2|SRC~q ) # ((\inst12|inst2|DST~q )))) # (!\inst12|inst3|T [2] & (((\inst12|inst2|DST~q  & \inst12|inst3|T [3]))))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|W_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~6 .lut_mask = 16'hF8C8;
defparam \inst96|W_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneiii_lcell_comb \inst96|W_B~8 (
// Equation(s):
// \inst96|W_B~8_combout  = (\inst96|Equal12~1_combout  & ((\inst96|ADDC~1_combout ) # ((\inst96|cnt [1] & \inst12|inst3|T [1]))))

	.dataa(\inst96|ADDC~1_combout ),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|Equal12~1_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|W_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~8 .lut_mask = 16'hE0A0;
defparam \inst96|W_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneiii_lcell_comb \inst96|WideNor4~3 (
// Equation(s):
// \inst96|WideNor4~3_combout  = (\inst11|inst1~q  & (\inst96|WideNor2~0_combout  & (!\inst11|inst4~q  & !\inst11|inst3~q )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst96|WideNor2~0_combout ),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor4~3 .lut_mask = 16'h0008;
defparam \inst96|WideNor4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneiii_lcell_comb \inst96|WideNor4~4 (
// Equation(s):
// \inst96|WideNor4~4_combout  = (\inst96|WideNor4~2_combout  & (\inst17|Beat~0_combout  & (\inst96|WideNor9~1_combout  & \inst96|WideNor4~3_combout )))

	.dataa(\inst96|WideNor4~2_combout ),
	.datab(\inst17|Beat~0_combout ),
	.datac(\inst96|WideNor9~1_combout ),
	.datad(\inst96|WideNor4~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor4~4 .lut_mask = 16'h8000;
defparam \inst96|WideNor4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneiii_lcell_comb \inst96|WideNor3~2 (
// Equation(s):
// \inst96|WideNor3~2_combout  = (!\inst12|inst3|T [4] & (!\inst12|inst2|EXC~q  & (!\inst12|inst3|T [2] & !\inst12|inst3|T [3])))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|WideNor3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor3~2 .lut_mask = 16'h0001;
defparam \inst96|WideNor3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneiii_lcell_comb \inst96|W_B~14 (
// Equation(s):
// \inst96|W_B~14_combout  = (\inst12|inst3|T [1] & \inst96|Op_MOV1~combout )

	.dataa(gnd),
	.datab(\inst12|inst3|T [1]),
	.datac(gnd),
	.datad(\inst96|Op_MOV1~combout ),
	.cin(gnd),
	.combout(\inst96|W_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~14 .lut_mask = 16'hCC00;
defparam \inst96|W_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneiii_lcell_comb \inst96|MAR_ABUS~2 (
// Equation(s):
// \inst96|MAR_ABUS~2_combout  = (\inst12|inst3|T [1] & ((\inst96|Equal12~1_combout ) # (\inst96|Op_MOV1~combout )))

	.dataa(\inst96|Equal12~1_combout ),
	.datab(gnd),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~2 .lut_mask = 16'hFA00;
defparam \inst96|MAR_ABUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneiii_lcell_comb \inst96|MAR_ABUS~4 (
// Equation(s):
// \inst96|MAR_ABUS~4_combout  = (\inst96|Op_MOV3~combout  & ((\inst12|inst3|T [2]) # ((\inst12|inst3|T [1])))) # (!\inst96|Op_MOV3~combout  & (((\inst96|Equal14~0_combout  & \inst12|inst3|T [1]))))

	.dataa(\inst96|Op_MOV3~combout ),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst96|Equal14~0_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~4 .lut_mask = 16'hFA88;
defparam \inst96|MAR_ABUS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cycloneiii_lcell_comb \inst96|WideOr11~1 (
// Equation(s):
// \inst96|WideOr11~1_combout  = (\inst96|WideNor55~2_combout ) # ((\inst96|WideNor45~0_combout ) # ((!\inst11|inst3~q  & \inst96|WideNor28~0_combout )))

	.dataa(\inst11|inst3~q ),
	.datab(\inst96|WideNor28~0_combout ),
	.datac(\inst96|WideNor55~2_combout ),
	.datad(\inst96|WideNor45~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr11~1 .lut_mask = 16'hFFF4;
defparam \inst96|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneiii_lcell_comb \inst96|WideOr3~0 (
// Equation(s):
// \inst96|WideOr3~0_combout  = (((!\inst96|WideNor40~0_combout  & !\inst96|WideNor35~1_combout )) # (!\inst96|Op_MOV1~0_combout )) # (!\inst96|WideNor2~1_combout )

	.dataa(\inst96|WideNor2~1_combout ),
	.datab(\inst96|WideNor40~0_combout ),
	.datac(\inst96|WideNor35~1_combout ),
	.datad(\inst96|Op_MOV1~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr3~0 .lut_mask = 16'h57FF;
defparam \inst96|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cycloneiii_lcell_comb \inst96|WideOr3~1 (
// Equation(s):
// \inst96|WideOr3~1_combout  = ((!\inst96|WideNor55~2_combout  & (!\inst96|WideNor45~0_combout  & !\inst96|WideNor50~0_combout ))) # (!\inst96|WideNor7~2_combout )

	.dataa(\inst96|WideNor55~2_combout ),
	.datab(\inst96|WideNor45~0_combout ),
	.datac(\inst96|WideNor50~0_combout ),
	.datad(\inst96|WideNor7~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr3~1 .lut_mask = 16'h01FF;
defparam \inst96|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneiii_lcell_comb \inst96|WideOr3~2 (
// Equation(s):
// \inst96|WideOr3~2_combout  = (\inst96|WideOr3~1_combout  & (\inst96|WideOr3~0_combout  & ((!\inst96|WideNor27~3_combout ) # (!\inst96|Op_MOV1~0_combout ))))

	.dataa(\inst96|WideOr3~1_combout ),
	.datab(\inst96|Op_MOV1~0_combout ),
	.datac(\inst96|WideOr3~0_combout ),
	.datad(\inst96|WideNor27~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr3~2 .lut_mask = 16'h20A0;
defparam \inst96|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneiii_lcell_comb \inst96|RE~0 (
// Equation(s):
// \inst96|RE~0_combout  = (\inst96|Equal14~0_combout  & ((\inst12|inst3|T [3]) # (!\inst12|inst3|T [0])))

	.dataa(gnd),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst96|RE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~0 .lut_mask = 16'hCF00;
defparam \inst96|RE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneiii_lcell_comb \inst96|RE~1 (
// Equation(s):
// \inst96|RE~1_combout  = (\inst96|Tset0~3_combout ) # ((\inst96|Equal13~1_combout ) # ((\inst96|always0~2_combout  & \inst96|always0~5_combout )))

	.dataa(\inst96|Tset0~3_combout ),
	.datab(\inst96|always0~2_combout ),
	.datac(\inst96|always0~5_combout ),
	.datad(\inst96|Equal13~1_combout ),
	.cin(gnd),
	.combout(\inst96|RE~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~1 .lut_mask = 16'hFFEA;
defparam \inst96|RE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneiii_lcell_comb \inst96|RE~2 (
// Equation(s):
// \inst96|RE~2_combout  = (\inst12|inst2|SRC~q  & ((\inst96|RE~0_combout ) # ((!\inst12|inst3|T [0] & \inst96|RE~1_combout ))))

	.dataa(\inst96|RE~0_combout ),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst96|RE~1_combout ),
	.datad(\inst12|inst2|SRC~q ),
	.cin(gnd),
	.combout(\inst96|RE~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~2 .lut_mask = 16'hBA00;
defparam \inst96|RE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneiii_lcell_comb \inst17|R[8]~7 (
// Equation(s):
// \inst17|R[8]~7_combout  = (\inst11|inst12~q  & (((\inst11|inst14~q  & \inst11|inst13~q )))) # (!\inst11|inst12~q  & (\inst17|Beat~combout  & ((!\inst11|inst13~q ))))

	.dataa(\inst17|Beat~combout ),
	.datab(\inst11|inst12~q ),
	.datac(\inst11|inst14~q ),
	.datad(\inst11|inst13~q ),
	.cin(gnd),
	.combout(\inst17|R[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[8]~7 .lut_mask = 16'hC022;
defparam \inst17|R[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cycloneiii_lcell_comb \inst17|R[4]~14 (
// Equation(s):
// \inst17|R[4]~14_combout  = (\inst11|inst12~q  & ((\inst11|inst14~q  $ (\inst11|inst13~q )))) # (!\inst11|inst12~q  & (\inst17|Beat~combout  & ((\inst11|inst13~q ))))

	.dataa(\inst17|Beat~combout ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst12~q ),
	.datad(\inst11|inst13~q ),
	.cin(gnd),
	.combout(\inst17|R[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[4]~14 .lut_mask = 16'h3AC0;
defparam \inst17|R[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cycloneiii_lcell_comb \inst17|R[4]~15 (
// Equation(s):
// \inst17|R[4]~15_combout  = (\inst17|R[4]~14_combout  & ((\inst17|always0~0_combout  & (\inst11|inst6~q  & !\inst11|inst13~q )) # (!\inst17|always0~0_combout  & ((\inst11|inst13~q )))))

	.dataa(\inst11|inst6~q ),
	.datab(\inst17|always0~0_combout ),
	.datac(\inst11|inst13~q ),
	.datad(\inst17|R[4]~14_combout ),
	.cin(gnd),
	.combout(\inst17|R[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[4]~15 .lut_mask = 16'h3800;
defparam \inst17|R[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneiii_lcell_comb \inst96|WideNor23~0 (
// Equation(s):
// \inst96|WideNor23~0_combout  = (\inst11|inst1~q ) # ((\inst11|inst2~q ) # ((!\inst11|insta~q ) # (!\inst96|Equal4~2_combout )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst96|Equal4~2_combout ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|WideNor23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor23~0 .lut_mask = 16'hEFFF;
defparam \inst96|WideNor23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneiii_lcell_comb \inst96|Equal0~1 (
// Equation(s):
// \inst96|Equal0~1_combout  = (\inst11|inst1~q  & (!\inst11|inst4~q  & \inst96|WideNor9~1_combout ))

	.dataa(\inst11|inst1~q ),
	.datab(gnd),
	.datac(\inst11|inst4~q ),
	.datad(\inst96|WideNor9~1_combout ),
	.cin(gnd),
	.combout(\inst96|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal0~1 .lut_mask = 16'h0A00;
defparam \inst96|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneiii_lcell_comb \inst96|WideOr14~0 (
// Equation(s):
// \inst96|WideOr14~0_combout  = (\inst96|WideNor8~2_combout  & (!\inst96|Equal0~1_combout  & (\inst96|WideNor23~0_combout ))) # (!\inst96|WideNor8~2_combout  & (((!\inst96|WideNor3~4_combout )) # (!\inst96|Equal0~1_combout )))

	.dataa(\inst96|WideNor8~2_combout ),
	.datab(\inst96|Equal0~1_combout ),
	.datac(\inst96|WideNor23~0_combout ),
	.datad(\inst96|WideNor3~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr14~0 .lut_mask = 16'h3175;
defparam \inst96|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneiii_lcell_comb \inst96|PC_IBUS~0 (
// Equation(s):
// \inst96|PC_IBUS~0_combout  = (!\inst12|inst3|T [0] & (((\inst12|inst2|SRC~q  & \inst96|Op_MOV3~combout )) # (!\inst12|inst2|FI~q )))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst12|inst2|FI~q ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|PC_IBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PC_IBUS~0 .lut_mask = 16'h5111;
defparam \inst96|PC_IBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneiii_lcell_comb \inst96|PC_IBUS~1 (
// Equation(s):
// \inst96|PC_IBUS~1_combout  = (\inst96|PC_IBUS~0_combout ) # ((!\inst96|W_B~12_combout  & (\inst12|inst3|T [1] & \inst96|Op_MOV1~combout )))

	.dataa(\inst96|W_B~12_combout ),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|PC_IBUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|PC_IBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PC_IBUS~1 .lut_mask = 16'hFF40;
defparam \inst96|PC_IBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneiii_lcell_comb \inst96|IBUS_PC~5 (
// Equation(s):
// \inst96|IBUS_PC~5_combout  = (!\inst12|inst3|T [0] & ((\inst96|Op_MOV1~combout ) # ((\inst96|Equal11~2_combout ) # (\inst96|always0~6_combout ))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst96|Op_MOV1~combout ),
	.datac(\inst96|Equal11~2_combout ),
	.datad(\inst96|always0~6_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~5 .lut_mask = 16'h5554;
defparam \inst96|IBUS_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneiii_lcell_comb \inst96|IBUS_PC~6 (
// Equation(s):
// \inst96|IBUS_PC~6_combout  = (\inst12|inst2|DST~q  & ((\inst96|Op_MOV3~combout ) # ((\inst96|IBUS_PC~5_combout )))) # (!\inst12|inst2|DST~q  & (\inst96|Op_MOV3~combout  & (\inst96|IBUS_PC~4_combout )))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst96|Op_MOV3~combout ),
	.datac(\inst96|IBUS_PC~4_combout ),
	.datad(\inst96|IBUS_PC~5_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~6 .lut_mask = 16'hEAC8;
defparam \inst96|IBUS_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneiii_lcell_comb \inst96|WideOr12~0 (
// Equation(s):
// \inst96|WideOr12~0_combout  = (\inst96|Equal2~1_combout ) # ((\inst96|Equal13~1_combout ) # ((\inst96|Equal14~0_combout ) # (\inst96|Equal4~3_combout )))

	.dataa(\inst96|Equal2~1_combout ),
	.datab(\inst96|Equal13~1_combout ),
	.datac(\inst96|Equal14~0_combout ),
	.datad(\inst96|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \inst96|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneiii_lcell_comb \inst96|WideNor32~0 (
// Equation(s):
// \inst96|WideNor32~0_combout  = ((\inst11|insta~q ) # ((\inst11|inst~q ) # (!\inst96|WideNor2~0_combout ))) # (!\inst11|inst1~q )

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|insta~q ),
	.datac(\inst11|inst~q ),
	.datad(\inst96|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor32~0 .lut_mask = 16'hFDFF;
defparam \inst96|WideNor32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cycloneiii_lcell_comb \inst96|WideOr12~2 (
// Equation(s):
// \inst96|WideOr12~2_combout  = (\inst96|WideNor62~0_combout  & (!\inst96|WideNor4~0_combout  & ((\inst96|WideNor32~0_combout ) # (!\inst96|WideNor27~2_combout )))) # (!\inst96|WideNor62~0_combout  & (((\inst96|WideNor32~0_combout )) # 
// (!\inst96|WideNor27~2_combout )))

	.dataa(\inst96|WideNor62~0_combout ),
	.datab(\inst96|WideNor27~2_combout ),
	.datac(\inst96|WideNor4~0_combout ),
	.datad(\inst96|WideNor32~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~2 .lut_mask = 16'h5F13;
defparam \inst96|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cycloneiii_lcell_comb \inst96|WideOr12~3 (
// Equation(s):
// \inst96|WideOr12~3_combout  = (\inst96|WideOr12~2_combout  & (\inst96|WideNor5~combout  & ((!\inst96|WideNor11~2_combout ) # (!\inst96|Equal12~1_combout ))))

	.dataa(\inst96|Equal12~1_combout ),
	.datab(\inst96|WideOr12~2_combout ),
	.datac(\inst96|WideNor5~combout ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~3 .lut_mask = 16'h40C0;
defparam \inst96|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneiii_lcell_comb \inst96|WideOr12~4 (
// Equation(s):
// \inst96|WideOr12~4_combout  = (\inst96|WideNor40~0_combout ) # ((\inst96|WideNor35~1_combout ) # ((\inst96|WideNor50~0_combout ) # (\inst96|WideNor45~0_combout )))

	.dataa(\inst96|WideNor40~0_combout ),
	.datab(\inst96|WideNor35~1_combout ),
	.datac(\inst96|WideNor50~0_combout ),
	.datad(\inst96|WideNor45~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~4 .lut_mask = 16'hFFFE;
defparam \inst96|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
cycloneiii_lcell_comb \inst96|Tplus1~9 (
// Equation(s):
// \inst96|Tplus1~9_combout  = (\inst12|inst2|EXC~q  & (\inst96|cnt [2] & ((\inst12|inst3|T [1]) # (!\inst12|inst3|T [0]))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst96|cnt [2]),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|Tplus1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~9 .lut_mask = 16'hC040;
defparam \inst96|Tplus1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneiii_lcell_comb \inst96|Tplus1~10 (
// Equation(s):
// \inst96|Tplus1~10_combout  = (\inst96|Equal12~1_combout  & ((\inst96|Tplus1~9_combout ) # ((\inst96|Tplus1~3_combout  & !\inst96|WideNor6~5_combout ))))

	.dataa(\inst96|Equal12~1_combout ),
	.datab(\inst96|Tplus1~3_combout ),
	.datac(\inst96|Tplus1~9_combout ),
	.datad(\inst96|WideNor6~5_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~10 .lut_mask = 16'hA0A8;
defparam \inst96|Tplus1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneiii_lcell_comb \inst96|Tplus1~11 (
// Equation(s):
// \inst96|Tplus1~11_combout  = (\inst12|inst2|EXC~q  & (((\inst12|inst2|DST~q  & \inst12|inst3|T [3])) # (!\inst12|inst3|T [0]))) # (!\inst12|inst2|EXC~q  & (\inst12|inst2|DST~q  & ((\inst12|inst3|T [3]))))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|Tplus1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~11 .lut_mask = 16'hCE0A;
defparam \inst96|Tplus1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneiii_lcell_comb \inst96|Tplus1~12 (
// Equation(s):
// \inst96|Tplus1~12_combout  = (\inst96|cnt [1] & ((\inst96|Tplus1~11_combout ) # ((!\inst17|Beat~0_combout  & !\inst96|W_B~12_combout ))))

	.dataa(\inst17|Beat~0_combout ),
	.datab(\inst96|W_B~12_combout ),
	.datac(\inst96|Tplus1~11_combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|Tplus1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~12 .lut_mask = 16'hF100;
defparam \inst96|Tplus1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneiii_lcell_comb \inst96|Tplus1~13 (
// Equation(s):
// \inst96|Tplus1~13_combout  = (\inst96|Tplus1~12_combout ) # ((\inst96|cnt [2] & (!\inst96|W_B~12_combout  & \inst12|inst3|T [2])))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|W_B~12_combout ),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst96|Tplus1~12_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~13 .lut_mask = 16'hFF20;
defparam \inst96|Tplus1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneiii_lcell_comb \inst96|Tplus1~14 (
// Equation(s):
// \inst96|Tplus1~14_combout  = (\inst96|cnt [2] & ((\inst12|inst3|T [1]) # ((\inst96|cnt [0] & \inst12|inst3|T [2])))) # (!\inst96|cnt [2] & (((\inst96|cnt [0] & \inst12|inst3|T [2]))))

	.dataa(\inst96|cnt [2]),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|cnt [0]),
	.datad(\inst12|inst3|T [2]),
	.cin(gnd),
	.combout(\inst96|Tplus1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~14 .lut_mask = 16'hF888;
defparam \inst96|Tplus1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N12
cycloneiii_lcell_comb \inst96|Tplus1~15 (
// Equation(s):
// \inst96|Tplus1~15_combout  = (\inst96|Tplus1~14_combout ) # ((\inst96|cnt [1] & ((\inst12|inst3|T [3]) # (!\inst12|inst3|T [0]))))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|Tplus1~14_combout ),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|Tplus1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~15 .lut_mask = 16'hECEE;
defparam \inst96|Tplus1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneiii_lcell_comb \inst96|Tplus1~16 (
// Equation(s):
// \inst96|Tplus1~16_combout  = (\inst96|Tplus1~15_combout  & ((\inst96|INCAC~3_combout ) # ((\inst96|Op_MOV1~combout  & \inst96|Tplus1~13_combout )))) # (!\inst96|Tplus1~15_combout  & (((\inst96|Op_MOV1~combout  & \inst96|Tplus1~13_combout ))))

	.dataa(\inst96|Tplus1~15_combout ),
	.datab(\inst96|INCAC~3_combout ),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|Tplus1~13_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~16 .lut_mask = 16'hF888;
defparam \inst96|Tplus1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneiii_lcell_comb \inst96|Tplus1~17 (
// Equation(s):
// \inst96|Tplus1~17_combout  = (\inst96|Tplus1~16_combout ) # ((\inst96|Tplus1~10_combout ) # ((\inst96|cnt [1] & \inst96|Tplus1~4_combout )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|Tplus1~16_combout ),
	.datac(\inst96|Tplus1~10_combout ),
	.datad(\inst96|Tplus1~4_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~17 .lut_mask = 16'hFEFC;
defparam \inst96|Tplus1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneiii_lcell_comb \inst|inst3|47~0 (
// Equation(s):
// \inst|inst3|47~0_combout  = (\inst6|inst1|14~q  & ((\inst7|inst1|14~q  & (\inst|inst14|WideOr0~1_combout )) # (!\inst7|inst1|14~q  & ((\inst|inst14|WideOr1~0_combout )))))

	.dataa(\inst|inst14|WideOr0~1_combout ),
	.datab(\inst7|inst1|14~q ),
	.datac(\inst6|inst1|14~q ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst3|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|47~0 .lut_mask = 16'hB080;
defparam \inst|inst3|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneiii_lcell_comb \inst|inst|78~3 (
// Equation(s):
// \inst|inst|78~3_combout  = (!\inst96|ANDC~combout  & (!\inst|inst14|WideOr0~0_combout  & \inst7|inst1|17~q ))

	.dataa(\inst96|ANDC~combout ),
	.datab(\inst|inst14|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\inst7|inst1|17~q ),
	.cin(gnd),
	.combout(\inst|inst|78~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~3 .lut_mask = 16'h1100;
defparam \inst|inst|78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneiii_lcell_comb \inst|inst|78~5 (
// Equation(s):
// \inst|inst|78~5_combout  = ((\inst|inst|78~0_combout  & ((\inst|inst|78~4_combout ) # (\inst|inst|78~3_combout )))) # (!\inst96|W_B~13_combout )

	.dataa(\inst|inst|78~4_combout ),
	.datab(\inst|inst|78~0_combout ),
	.datac(\inst|inst|78~3_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~5 .lut_mask = 16'hC8FF;
defparam \inst|inst|78~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneiii_lcell_comb \inst|inst1|52~0 (
// Equation(s):
// \inst|inst1|52~0_combout  = (!\inst7|inst|12~q  & (\inst6|inst|12~q  & \inst|inst14|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\inst7|inst|12~q ),
	.datac(\inst6|inst|12~q ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|52~0 .lut_mask = 16'h3000;
defparam \inst|inst1|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneiii_lcell_comb \inst|inst14|CN0~0 (
// Equation(s):
// \inst|inst14|CN0~0_combout  = (!\inst96|ADDC~2_combout  & (!\inst96|DECAC~combout  & (\inst96|INCAC~2_combout  $ (\inst96|SUBC~combout ))))

	.dataa(\inst96|INCAC~2_combout ),
	.datab(\inst96|ADDC~2_combout ),
	.datac(\inst96|SUBC~combout ),
	.datad(\inst96|DECAC~combout ),
	.cin(gnd),
	.combout(\inst|inst14|CN0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|CN0~0 .lut_mask = 16'h0012;
defparam \inst|inst14|CN0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneiii_lcell_comb \inst|inst2|52~2 (
// Equation(s):
// \inst|inst2|52~2_combout  = (\inst7|inst|16~q  & \inst6|inst|16~q )

	.dataa(gnd),
	.datab(\inst7|inst|16~q ),
	.datac(gnd),
	.datad(\inst6|inst|16~q ),
	.cin(gnd),
	.combout(\inst|inst2|52~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|52~2 .lut_mask = 16'hCC00;
defparam \inst|inst2|52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneiii_lcell_comb \inst|inst|44~0 (
// Equation(s):
// \inst|inst|44~0_combout  = (\inst6|inst1|18~q ) # ((\inst7|inst1|18~q  & ((\inst|inst|43~0_combout ))) # (!\inst7|inst1|18~q  & (\inst|inst|43~1_combout )))

	.dataa(\inst7|inst1|18~q ),
	.datab(\inst6|inst1|18~q ),
	.datac(\inst|inst|43~1_combout ),
	.datad(\inst|inst|43~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|44~0 .lut_mask = 16'hFEDC;
defparam \inst|inst|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneiii_lcell_comb \inst|inst3|46~0 (
// Equation(s):
// \inst|inst3|46~0_combout  = (\inst7|inst1|15~q  & ((\inst96|ANDC~combout ) # ((\inst|inst14|WideOr0~0_combout )))) # (!\inst7|inst1|15~q  & (((\inst|inst14|WideOr1~0_combout ))))

	.dataa(\inst96|ANDC~combout ),
	.datab(\inst|inst14|WideOr1~0_combout ),
	.datac(\inst|inst14|WideOr0~0_combout ),
	.datad(\inst7|inst1|15~q ),
	.cin(gnd),
	.combout(\inst|inst3|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|46~0 .lut_mask = 16'hFACC;
defparam \inst|inst3|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneiii_lcell_comb \inst|inst3|74~1 (
// Equation(s):
// \inst|inst3|74~1_combout  = ((!\inst|inst3|47~0_combout  & ((!\inst6|inst1|15~q ) # (!\inst|inst3|46~0_combout )))) # (!\inst96|W_B~13_combout )

	.dataa(\inst|inst3|47~0_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst|inst3|46~0_combout ),
	.datad(\inst6|inst1|15~q ),
	.cin(gnd),
	.combout(\inst|inst3|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~1 .lut_mask = 16'h3777;
defparam \inst|inst3|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneiii_lcell_comb \inst|inst3|74~5 (
// Equation(s):
// \inst|inst3|74~5_combout  = (\inst|inst3|74~4_combout  & ((\inst|inst3|74~2_combout ) # ((!\inst|inst3|45~1_combout  & !\inst|inst19~combout )))) # (!\inst|inst3|74~4_combout  & (!\inst|inst3|45~1_combout  & (!\inst|inst19~combout )))

	.dataa(\inst|inst3|74~4_combout ),
	.datab(\inst|inst3|45~1_combout ),
	.datac(\inst|inst19~combout ),
	.datad(\inst|inst3|74~2_combout ),
	.cin(gnd),
	.combout(\inst|inst3|74~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~5 .lut_mask = 16'hAB03;
defparam \inst|inst3|74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneiii_lcell_comb \inst|inst3|46~1 (
// Equation(s):
// \inst|inst3|46~1_combout  = (\inst96|W_B~11_combout  & (\inst96|WideOr7~combout  & (\inst|inst3|46~0_combout  & \inst6|inst1|15~q )))

	.dataa(\inst96|W_B~11_combout ),
	.datab(\inst96|WideOr7~combout ),
	.datac(\inst|inst3|46~0_combout ),
	.datad(\inst6|inst1|15~q ),
	.cin(gnd),
	.combout(\inst|inst3|46~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|46~1 .lut_mask = 16'h8000;
defparam \inst|inst3|46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneiii_lcell_comb \inst|inst3|81~0 (
// Equation(s):
// \inst|inst3|81~0_combout  = (\inst96|W_B~13_combout  & (\inst|inst3|47~0_combout  $ (((\inst6|inst1|14~q ) # (\inst|inst3|44~0_combout ))))) # (!\inst96|W_B~13_combout  & (\inst6|inst1|14~q ))

	.dataa(\inst6|inst1|14~q ),
	.datab(\inst|inst3|47~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst|inst3|44~0_combout ),
	.cin(gnd),
	.combout(\inst|inst3|81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|81~0 .lut_mask = 16'h3A6A;
defparam \inst|inst3|81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneiii_lcell_comb \inst|inst|77~0 (
// Equation(s):
// \inst|inst|77~0_combout  = (\inst96|W_B~13_combout  & (\inst|inst|78~0_combout  $ (((!\inst6|inst1|16~q  & !\inst|inst|51~0_combout ))))) # (!\inst96|W_B~13_combout  & (\inst6|inst1|16~q ))

	.dataa(\inst6|inst1|16~q ),
	.datab(\inst|inst|78~0_combout ),
	.datac(\inst|inst|51~0_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|77~0 .lut_mask = 16'hC9AA;
defparam \inst|inst|77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneiii_lcell_comb \inst|inst|82~0 (
// Equation(s):
// \inst|inst|82~0_combout  = \inst|inst|45~1_combout  $ (((!\inst|inst|78~3_combout  & (!\inst|inst|78~4_combout  & \inst96|W_B~13_combout ))))

	.dataa(\inst|inst|78~3_combout ),
	.datab(\inst|inst|78~4_combout ),
	.datac(\inst|inst|45~1_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|82~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|82~0 .lut_mask = 16'hE1F0;
defparam \inst|inst|82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneiii_lcell_comb \inst|inst1|74~1 (
// Equation(s):
// \inst|inst1|74~1_combout  = (\inst|inst1|45~combout  & (((!\inst|inst1|48~0_combout  & \inst|inst1|75~0_combout )))) # (!\inst|inst1|45~combout  & ((\inst|inst14|WideOr4~0_combout ) # ((!\inst|inst1|48~0_combout  & \inst|inst1|75~0_combout ))))

	.dataa(\inst|inst1|45~combout ),
	.datab(\inst|inst14|WideOr4~0_combout ),
	.datac(\inst|inst1|48~0_combout ),
	.datad(\inst|inst1|75~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|74~1 .lut_mask = 16'h4F44;
defparam \inst|inst1|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
cycloneiii_lcell_comb \inst|inst2|74~0 (
// Equation(s):
// \inst|inst2|74~0_combout  = (\inst|inst14|WideOr4~0_combout  & (((\inst|inst2|75~0_combout  & !\inst|inst2|48~1_combout )) # (!\inst|inst2|45~combout )))

	.dataa(\inst|inst2|45~combout ),
	.datab(\inst|inst2|75~0_combout ),
	.datac(\inst|inst2|48~1_combout ),
	.datad(\inst|inst14|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|74~0 .lut_mask = 16'h5D00;
defparam \inst|inst2|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneiii_lcell_comb \inst96|WideOr15~0 (
// Equation(s):
// \inst96|WideOr15~0_combout  = (((\inst96|WideNor69~1_combout  & \inst96|WideNor63~2_combout )) # (!\inst96|WideNor6~combout )) # (!\inst96|WideNor74~combout )

	.dataa(\inst96|WideNor69~1_combout ),
	.datab(\inst96|WideNor74~combout ),
	.datac(\inst96|WideNor63~2_combout ),
	.datad(\inst96|WideNor6~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr15~0 .lut_mask = 16'hB3FF;
defparam \inst96|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N30
cycloneiii_lcell_comb \inst96|Set_EXC~1 (
// Equation(s):
// \inst96|Set_EXC~1_combout  = (\inst12|inst2|SRC~q  & ((\inst96|Set_EXC~0_combout ) # ((\inst96|Equal14~0_combout  & \inst96|ADDC~1_combout ))))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst96|Equal14~0_combout ),
	.datac(\inst96|ADDC~1_combout ),
	.datad(\inst96|Set_EXC~0_combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~1 .lut_mask = 16'hAA80;
defparam \inst96|Set_EXC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
cycloneiii_lcell_comb \inst96|Set_EXC~2 (
// Equation(s):
// \inst96|Set_EXC~2_combout  = (\inst96|Set_EXC~1_combout ) # ((\inst96|cnt [2] & (\inst96|Equal12~1_combout  & \inst96|Tset0~2_combout )))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|Equal12~1_combout ),
	.datac(\inst96|Set_EXC~1_combout ),
	.datad(\inst96|Tset0~2_combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~2 .lut_mask = 16'hF8F0;
defparam \inst96|Set_EXC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N31
dffeas \inst9|inst1|12 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|12 .is_wysiwyg = "true";
defparam \inst9|inst1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
cycloneiii_lcell_comb \inst4|inst1|74~2 (
// Equation(s):
// \inst4|inst1|74~2_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst1|12~q  & ((\inst15|inst33|12~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst33|12~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst15|inst33|12~q ),
	.datad(\inst9|inst1|12~q ),
	.cin(gnd),
	.combout(\inst4|inst1|74~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~2 .lut_mask = 16'hF351;
defparam \inst4|inst1|74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N17
dffeas \inst13|inst3|sub|110 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst3|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst3|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst3|sub|110 .is_wysiwyg = "true";
defparam \inst13|inst3|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneiii_lcell_comb \inst4|inst1|74~3 (
// Equation(s):
// \inst4|inst1|74~3_combout  = (\inst4|inst1|74~2_combout  & ((\inst13|inst3|sub|110~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(gnd),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst13|inst3|sub|110~q ),
	.datad(\inst4|inst1|74~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~3 .lut_mask = 16'hF300;
defparam \inst4|inst1|74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N26
cycloneiii_lcell_comb \inst4|inst1|74~5 (
// Equation(s):
// \inst4|inst1|74~5_combout  = (\inst96|MDR_IBUS~combout ) # ((\inst96|cnt [1] & (\inst96|RE~5_combout  & !\inst96|cnt [0])))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|RE~5_combout ),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|MDR_IBUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~5 .lut_mask = 16'hFF08;
defparam \inst4|inst1|74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \inst9|inst1|13 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|13 .is_wysiwyg = "true";
defparam \inst9|inst1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneiii_lcell_comb \inst4|inst1|73~2 (
// Equation(s):
// \inst4|inst1|73~2_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst1|13~q  & ((\inst15|inst33|13~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst33|13~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst1|13~q ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst4|inst1|73~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~2 .lut_mask = 16'hF531;
defparam \inst4|inst1|73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N31
dffeas \inst13|inst3|sub|99 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst3|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst3|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst3|sub|99 .is_wysiwyg = "true";
defparam \inst13|inst3|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneiii_lcell_comb \inst4|inst1|73~3 (
// Equation(s):
// \inst4|inst1|73~3_combout  = (\inst4|inst1|73~2_combout  & ((\inst13|inst3|sub|99~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(\inst4|inst1|73~2_combout ),
	.datab(\inst13|inst3|sub|99~q ),
	.datac(gnd),
	.datad(\inst96|PC_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|73~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~3 .lut_mask = 16'h88AA;
defparam \inst4|inst1|73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N29
dffeas \inst9|inst1|14 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|14 .is_wysiwyg = "true";
defparam \inst9|inst1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
cycloneiii_lcell_comb \inst4|inst1|72~2 (
// Equation(s):
// \inst4|inst1|72~2_combout  = (\inst15|inst33|14~q  & (((\inst9|inst1|14~q )) # (!\inst96|RBL_IBUS~3_combout ))) # (!\inst15|inst33|14~q  & (!\inst96|MAR_IBUS~0_combout  & ((\inst9|inst1|14~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst15|inst33|14~q ),
	.datab(\inst96|RBL_IBUS~3_combout ),
	.datac(\inst9|inst1|14~q ),
	.datad(\inst96|MAR_IBUS~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|72~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~2 .lut_mask = 16'hA2F3;
defparam \inst4|inst1|72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N1
dffeas \inst13|inst3|sub|87 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst3|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst3|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst3|sub|87 .is_wysiwyg = "true";
defparam \inst13|inst3|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneiii_lcell_comb \inst4|inst1|72~3 (
// Equation(s):
// \inst4|inst1|72~3_combout  = (\inst4|inst1|72~2_combout  & ((\inst13|inst3|sub|87~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(\inst96|PC_IBUS~3_combout ),
	.datab(\inst4|inst1|72~2_combout ),
	.datac(gnd),
	.datad(\inst13|inst3|sub|87~q ),
	.cin(gnd),
	.combout(\inst4|inst1|72~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~3 .lut_mask = 16'hCC44;
defparam \inst4|inst1|72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneiii_lcell_comb \inst4|inst1|70~1 (
// Equation(s):
// \inst4|inst1|70~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [11] & ((\inst14|inst33|16~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & ((\inst14|inst33|16~q ) # ((!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst14|inst33|16~q ),
	.datac(\inst96|MDR_IBUS~combout ),
	.datad(\inst2|Rout [11]),
	.cin(gnd),
	.combout(\inst4|inst1|70~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~1 .lut_mask = 16'hCF45;
defparam \inst4|inst1|70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \inst16|inst1|17 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|17 .is_wysiwyg = "true";
defparam \inst16|inst1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneiii_lcell_comb \inst16|inst3|10~0 (
// Equation(s):
// \inst16|inst3|10~0_combout  = (\inst16|inst1|17~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|inst1|17~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|10~0 .lut_mask = 16'hF0FF;
defparam \inst16|inst3|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N25
dffeas \inst14|inst33|18 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|18 .is_wysiwyg = "true";
defparam \inst14|inst33|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneiii_lcell_comb \inst4|inst1|68~1 (
// Equation(s):
// \inst4|inst1|68~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [9] & ((\inst14|inst33|18~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst33|18~q )) # (!\inst96|MDR_IBUS~combout )))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst96|MDR_IBUS~combout ),
	.datac(\inst2|Rout [9]),
	.datad(\inst14|inst33|18~q ),
	.cin(gnd),
	.combout(\inst4|inst1|68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~1 .lut_mask = 16'hF531;
defparam \inst4|inst1|68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \inst9|inst1|18 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|18 .is_wysiwyg = "true";
defparam \inst9|inst1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneiii_lcell_comb \inst4|inst1|68~2 (
// Equation(s):
// \inst4|inst1|68~2_combout  = (\inst96|MAR_IBUS~0_combout  & (\inst15|inst33|18~q  & ((\inst9|inst1|18~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst96|MAR_IBUS~0_combout  & (((\inst9|inst1|18~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst96|MAR_IBUS~0_combout ),
	.datab(\inst15|inst33|18~q ),
	.datac(\inst9|inst1|18~q ),
	.datad(\inst96|RBL_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|68~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~2 .lut_mask = 16'hD0DD;
defparam \inst4|inst1|68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneiii_lcell_comb \inst4|inst1|68~3 (
// Equation(s):
// \inst4|inst1|68~3_combout  = (\inst4|inst1|68~2_combout  & ((\inst13|inst2|sub|87~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(\inst13|inst2|sub|87~q ),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(gnd),
	.datad(\inst4|inst1|68~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|68~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~3 .lut_mask = 16'hBB00;
defparam \inst4|inst1|68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \inst16|inst1|18 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|18 .is_wysiwyg = "true";
defparam \inst16|inst1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneiii_lcell_comb \inst4|inst1|68~4 (
// Equation(s):
// \inst4|inst1|68~4_combout  = (\inst4|inst1|68~3_combout  & (\inst4|inst1|68~1_combout  & ((\inst16|inst1|18~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst1|68~3_combout ),
	.datab(\inst96|SR_IBUS~1_combout ),
	.datac(\inst16|inst1|18~q ),
	.datad(\inst4|inst1|68~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|68~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~4 .lut_mask = 16'hA200;
defparam \inst4|inst1|68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \inst16|inst1|19 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|19 .is_wysiwyg = "true";
defparam \inst16|inst1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneiii_lcell_comb \inst16|inst3|1~0 (
// Equation(s):
// \inst16|inst3|1~0_combout  = (\inst16|inst1|19~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|inst1|19~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|1~0 .lut_mask = 16'hF0FF;
defparam \inst16|inst3|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N5
dffeas \inst16|inst|12 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|12 .is_wysiwyg = "true";
defparam \inst16|inst|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
cycloneiii_lcell_comb \inst4|inst|73~1 (
// Equation(s):
// \inst4|inst|73~1_combout  = (\inst2|Rout [6] & (((\inst14|inst2|13~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst2|Rout [6] & (!\inst96|R_IBUS~combout  & ((\inst14|inst2|13~q ) # (!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst2|Rout [6]),
	.datab(\inst96|R_IBUS~combout ),
	.datac(\inst14|inst2|13~q ),
	.datad(\inst96|MDR_IBUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~1 .lut_mask = 16'hB0BB;
defparam \inst4|inst|73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N17
dffeas \inst9|inst|16 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|16 .is_wysiwyg = "true";
defparam \inst9|inst|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneiii_lcell_comb \inst4|inst|70~2 (
// Equation(s):
// \inst4|inst|70~2_combout  = (\inst96|MAR_IBUS~0_combout  & (\inst15|inst2|16~q  & ((\inst9|inst|16~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst96|MAR_IBUS~0_combout  & (((\inst9|inst|16~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst96|MAR_IBUS~0_combout ),
	.datab(\inst15|inst2|16~q ),
	.datac(\inst9|inst|16~q ),
	.datad(\inst96|RBL_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|70~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~2 .lut_mask = 16'hD0DD;
defparam \inst4|inst|70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneiii_lcell_comb \inst4|inst|70~3 (
// Equation(s):
// \inst4|inst|70~3_combout  = (\inst4|inst|70~2_combout  & ((\inst13|inst|sub|110~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(gnd),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst13|inst|sub|110~q ),
	.datad(\inst4|inst|70~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|70~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~3 .lut_mask = 16'hF300;
defparam \inst4|inst|70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \inst14|inst2|17 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|17 .is_wysiwyg = "true";
defparam \inst14|inst2|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneiii_lcell_comb \inst4|inst|69~1 (
// Equation(s):
// \inst4|inst|69~1_combout  = (\inst2|Rout [2] & (((\inst14|inst2|17~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst2|Rout [2] & (!\inst96|R_IBUS~combout  & ((\inst14|inst2|17~q ) # (!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst2|Rout [2]),
	.datab(\inst96|R_IBUS~combout ),
	.datac(\inst96|MDR_IBUS~combout ),
	.datad(\inst14|inst2|17~q ),
	.cin(gnd),
	.combout(\inst4|inst|69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~1 .lut_mask = 16'hBB0B;
defparam \inst4|inst|69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \inst9|inst|17 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|17 .is_wysiwyg = "true";
defparam \inst9|inst|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneiii_lcell_comb \inst4|inst|69~3 (
// Equation(s):
// \inst4|inst|69~3_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst|17~q  & ((\inst15|inst2|17~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst2|17~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst|17~q ),
	.datad(\inst15|inst2|17~q ),
	.cin(gnd),
	.combout(\inst4|inst|69~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~3 .lut_mask = 16'hF531;
defparam \inst4|inst|69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N25
dffeas \inst16|inst|18 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|18 .is_wysiwyg = "true";
defparam \inst16|inst|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneiii_lcell_comb \inst16|inst2|6~0 (
// Equation(s):
// \inst16|inst2|6~0_combout  = (\inst16|inst|18~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|inst|18~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst2|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst2|6~0 .lut_mask = 16'hF0FF;
defparam \inst16|inst2|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N13
dffeas \inst9|inst|18 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|18 .is_wysiwyg = "true";
defparam \inst9|inst|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneiii_lcell_comb \inst4|inst|68~2 (
// Equation(s):
// \inst4|inst|68~2_combout  = (\inst15|inst2|18~q  & (((\inst9|inst|18~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst15|inst2|18~q  & (!\inst96|MAR_IBUS~0_combout  & ((\inst9|inst|18~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst15|inst2|18~q ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst|18~q ),
	.datad(\inst96|RBL_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|68~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|68~2 .lut_mask = 16'hB0BB;
defparam \inst4|inst|68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneiii_lcell_comb \inst4|inst|68~3 (
// Equation(s):
// \inst4|inst|68~3_combout  = (\inst16|inst2|6~0_combout  & (\inst4|inst|68~2_combout  & ((\inst13|inst|sub|87~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst16|inst2|6~0_combout ),
	.datab(\inst13|inst|sub|87~q ),
	.datac(\inst96|PC_IBUS~3_combout ),
	.datad(\inst4|inst|68~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|68~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|68~3 .lut_mask = 16'h8A00;
defparam \inst4|inst|68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \inst16|inst|19 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|19 .is_wysiwyg = "true";
defparam \inst16|inst|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneiii_lcell_comb \inst16|inst2|1~0 (
// Equation(s):
// \inst16|inst2|1~0_combout  = (\inst16|inst|19~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|inst|19~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst2|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst2|1~0 .lut_mask = 16'hF0FF;
defparam \inst16|inst2|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneiii_lcell_comb \inst96|Tset0~10 (
// Equation(s):
// \inst96|Tset0~10_combout  = (\inst96|Tplus1~3_combout  & ((\inst96|Op_MOV1~combout ) # ((\inst96|always0~2_combout  & \inst96|always0~5_combout ))))

	.dataa(\inst96|Op_MOV1~combout ),
	.datab(\inst96|always0~2_combout ),
	.datac(\inst96|Tplus1~3_combout ),
	.datad(\inst96|always0~5_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~10 .lut_mask = 16'hE0A0;
defparam \inst96|Tset0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneiii_lcell_comb \inst96|IBUS_RA~5 (
// Equation(s):
// \inst96|IBUS_RA~5_combout  = (!\inst96|cnt [0] & (\inst12|inst3|T [1] & (\inst12|inst2|DST~q  & \inst96|Equal11~2_combout )))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|Equal11~2_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~5 .lut_mask = 16'h4000;
defparam \inst96|IBUS_RA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneiii_lcell_comb \inst96|IBUS_RA~6 (
// Equation(s):
// \inst96|IBUS_RA~6_combout  = (\inst96|IBUS_RA~5_combout ) # ((\inst96|INCAC~3_combout  & ((\inst12|inst3|T [3]) # (!\inst12|inst3|T [0]))))

	.dataa(\inst12|inst3|T [3]),
	.datab(\inst96|INCAC~3_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|IBUS_RA~5_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~6 .lut_mask = 16'hFF8C;
defparam \inst96|IBUS_RA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneiii_lcell_comb \inst96|IBUS_RB~0 (
// Equation(s):
// \inst96|IBUS_RB~0_combout  = (\inst96|always0~2_combout  & (\inst12|inst2|SRC~q  & (\inst96|always0~5_combout  & !\inst12|inst3|T [0])))

	.dataa(\inst96|always0~2_combout ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst96|always0~5_combout ),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|IBUS_RB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RB~0 .lut_mask = 16'h0080;
defparam \inst96|IBUS_RB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneiii_lcell_comb \inst96|IBUS_RB~1 (
// Equation(s):
// \inst96|IBUS_RB~1_combout  = (\inst96|IBUS_RB~0_combout ) # ((\inst12|inst2|DST~q  & (\inst12|inst3|T [3] & \inst96|Op_MOV1~combout )))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|IBUS_RB~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RB~1 .lut_mask = 16'hFF80;
defparam \inst96|IBUS_RB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a21~portadataout )))) # (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4 .lut_mask = 16'hB9A8;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a12~portadataout ))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6 .lut_mask = 16'hDC98;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a28~portadataout )) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a20~portadataout ))))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a28~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7 .lut_mask = 16'hE6C4;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1])))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a19~portadataout )) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a19~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8 .lut_mask = 16'hE5E0;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a27~portadataout ))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a11~portadataout )))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a11~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9 .lut_mask = 16'hF858;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a10~portadataout ))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10 .lut_mask = 16'hDC98;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a26~portadataout ))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a18~portadataout )))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a26~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11 .lut_mask = 16'hF588;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneiii_lcell_comb \inst96|IBUS_MAR~0 (
// Equation(s):
// \inst96|IBUS_MAR~0_combout  = (!\inst12|inst3|T [0] & (((\inst96|cnt [1] & \inst96|INCAC~3_combout )) # (!\inst12|inst2|FI~q )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst12|inst2|FI~q ),
	.datad(\inst96|INCAC~3_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~0 .lut_mask = 16'h2303;
defparam \inst96|IBUS_MAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneiii_lcell_comb \inst96|IBUS_MAR~2 (
// Equation(s):
// \inst96|IBUS_MAR~2_combout  = (\inst12|inst2|DST~q  & ((\inst12|inst3|T [1]) # (\inst12|inst3|T [4])))

	.dataa(gnd),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst12|inst3|T [4]),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~2 .lut_mask = 16'hFC00;
defparam \inst96|IBUS_MAR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneiii_lcell_comb \inst96|WE~2 (
// Equation(s):
// \inst96|WE~2_combout  = (\inst96|Equal14~0_combout ) # ((\inst96|Op_MOV4~combout ) # ((\inst96|Equal11~2_combout ) # (\inst96|Op_MOV3~combout )))

	.dataa(\inst96|Equal14~0_combout ),
	.datab(\inst96|Op_MOV4~combout ),
	.datac(\inst96|Equal11~2_combout ),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|WE~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WE~2 .lut_mask = 16'hFFFE;
defparam \inst96|WE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneiii_lcell_comb \inst17|Beat~1 (
// Equation(s):
// \inst17|Beat~1_combout  = (\inst12|inst3|T [0] & (!\inst12|inst3|T [2] & !\inst12|inst3|T [1]))

	.dataa(\inst12|inst3|T [0]),
	.datab(gnd),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst17|Beat~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Beat~1 .lut_mask = 16'h000A;
defparam \inst17|Beat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[6] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [6] = (\inst7|inst|12~q  & \inst6|inst|13~q )

	.dataa(gnd),
	.datab(\inst7|inst|12~q ),
	.datac(gnd),
	.datad(\inst6|inst|13~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[6] .lut_mask = 16'hCC00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[5] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [5] = (\inst6|inst|14~q  & \inst7|inst|12~q )

	.dataa(\inst6|inst|14~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[5] .lut_mask = 16'hAA00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[6] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [6] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (\inst6|inst|13~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (((!\inst6|inst|14~q  & \inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datac(\inst6|inst|14~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[6] .lut_mask = 16'h4788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[7] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [7] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [9] $ (\inst6|inst|12~q )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (!\inst6|inst|13~q  & (\inst|inst4|lpm_mult_component|auto_generated|le4a [9])))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[7] .lut_mask = 16'h34C4;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[8] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [8] = (\inst7|inst|18~q  & ((\inst7|inst|19~q ) # (!\inst6|inst|12~q )))

	.dataa(gnd),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|19~q ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[8] .lut_mask = 16'hC0CC;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[7] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [7] = (\inst7|inst|19~q  & ((\inst7|inst|18~q  $ (\inst6|inst|12~q )))) # (!\inst7|inst|19~q  & (!\inst6|inst|13~q  & (\inst7|inst|18~q )))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|19~q ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[7] .lut_mask = 16'h34C4;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[4] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [4] = (\inst6|inst|15~q  & \inst7|inst|12~q )

	.dataa(\inst6|inst|15~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[4] .lut_mask = 16'hAA00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[3] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [3] = (\inst6|inst|16~q  & \inst7|inst|12~q )

	.dataa(gnd),
	.datab(\inst6|inst|16~q ),
	.datac(gnd),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[3] .lut_mask = 16'hCC00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[2] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [2] = (\inst6|inst|17~q  & \inst7|inst|12~q )

	.dataa(\inst6|inst|17~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[2] .lut_mask = 16'hAA00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[1] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [1] = (\inst7|inst|12~q  & \inst6|inst|18~q )

	.dataa(\inst7|inst|12~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|inst|18~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[1] .lut_mask = 16'hAA00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[2] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [2] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (\inst6|inst|17~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (((!\inst6|inst|18~q  & \inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst6|inst|17~q ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[2] .lut_mask = 16'h53A0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[3] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [3] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst6|inst|16~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (((!\inst6|inst|17~q  & \inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))

	.dataa(\inst6|inst|16~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datac(\inst6|inst|17~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[3] .lut_mask = 16'h4788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[0] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [0] = \inst7|inst|14~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout  & ((\inst7|inst|15~q ) # (\inst6|inst|19~q ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout  & (\inst7|inst|15~q  & \inst6|inst|19~q ))))

	.dataa(\inst7|inst|14~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.datac(\inst7|inst|15~q ),
	.datad(\inst6|inst|19~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[0] .lut_mask = 16'h566A;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[3] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [3] = (\inst7|inst|19~q  & (\inst7|inst|18~q  $ ((\inst6|inst|16~q )))) # (!\inst7|inst|19~q  & (\inst7|inst|18~q  & ((!\inst6|inst|17~q ))))

	.dataa(\inst7|inst|18~q ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst7|inst|19~q ),
	.datad(\inst6|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[3] .lut_mask = 16'h606A;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[2] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [2] = (\inst7|inst|19~q  & (\inst7|inst|18~q  $ (((\inst6|inst|17~q ))))) # (!\inst7|inst|19~q  & (\inst7|inst|18~q  & (!\inst6|inst|18~q )))

	.dataa(\inst7|inst|18~q ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst7|inst|19~q ),
	.datad(\inst6|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[2] .lut_mask = 16'h52A2;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[6] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [6] = (\inst6|inst|14~q  & ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ) # ((\inst6|inst|13~q  & \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout )))) # 
// (!\inst6|inst|14~q  & (((\inst6|inst|13~q  & \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ))))

	.dataa(\inst6|inst|14~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.datac(\inst6|inst|13~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[6] .lut_mask = 16'hF888;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[5] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [5] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & ((\inst6|inst|14~q ) # ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout  & \inst6|inst|15~q )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & (\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout  & ((\inst6|inst|15~q ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.datac(\inst6|inst|14~q ),
	.datad(\inst6|inst|15~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[5] .lut_mask = 16'hECA0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[3] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [3] = (\inst6|inst|17~q  & ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ) # ((\inst6|inst|16~q  & \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout )))) # 
// (!\inst6|inst|17~q  & (\inst6|inst|16~q  & (\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout )))

	.dataa(\inst6|inst|17~q ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[3] .lut_mask = 16'hEAC0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[4] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [4] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (\inst6|inst|15~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (((!\inst6|inst|16~q  & \inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst6|inst|15~q ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[4] .lut_mask = 16'h53A0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[3] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [3] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & ((\inst6|inst|16~q  $ (\inst|inst4|lpm_mult_component|auto_generated|le5a [9])))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (!\inst6|inst|17~q  & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst6|inst|17~q ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[3] .lut_mask = 16'h35C0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[6] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [6] = (\inst7|inst|19~q  & ((\inst6|inst|13~q  $ (\inst7|inst|18~q )))) # (!\inst7|inst|19~q  & (!\inst6|inst|14~q  & ((\inst7|inst|18~q ))))

	.dataa(\inst6|inst|14~q ),
	.datab(\inst7|inst|19~q ),
	.datac(\inst6|inst|13~q ),
	.datad(\inst7|inst|18~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[6] .lut_mask = 16'h1DC0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[1] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [1] = (\inst7|inst|19~q  & ((\inst6|inst|18~q  $ (\inst7|inst|18~q )))) # (!\inst7|inst|19~q  & (!\inst6|inst|19~q  & ((\inst7|inst|18~q ))))

	.dataa(\inst6|inst|19~q ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst7|inst|19~q ),
	.datad(\inst7|inst|18~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[1] .lut_mask = 16'h35C0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[0] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [0] = \inst7|inst|18~q  $ (((\inst6|inst|19~q  & \inst7|inst|19~q )))

	.dataa(\inst6|inst|19~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|19~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[0] .lut_mask = 16'h6C6C;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \inst2|Reg_BX[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~17_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[7] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
cycloneiii_lcell_comb \inst2|Equal10~0 (
// Equation(s):
// \inst2|Equal10~0_combout  = (!\inst17|R[3]~17_combout  & (!\inst17|R[1]~22_combout  & (!\inst17|R[4]~16_combout  & !\inst17|R[6]~11_combout )))

	.dataa(\inst17|R[3]~17_combout ),
	.datab(\inst17|R[1]~22_combout ),
	.datac(\inst17|R[4]~16_combout ),
	.datad(\inst17|R[6]~11_combout ),
	.cin(gnd),
	.combout(\inst2|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal10~0 .lut_mask = 16'h0001;
defparam \inst2|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
cycloneiii_lcell_comb \inst2|Equal5~3 (
// Equation(s):
// \inst2|Equal5~3_combout  = (!\inst17|R[10]~5_combout  & !\inst17|R[15]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|R[10]~5_combout ),
	.datad(\inst17|R[15]~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal5~3 .lut_mask = 16'h000F;
defparam \inst2|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cycloneiii_lcell_comb \inst2|Equal9~1 (
// Equation(s):
// \inst2|Equal9~1_combout  = (\inst17|R[3]~17_combout  & (!\inst17|R[1]~22_combout  & (!\inst17|R[5]~12_combout  & \inst2|Equal1~0_combout )))

	.dataa(\inst17|R[3]~17_combout ),
	.datab(\inst17|R[1]~22_combout ),
	.datac(\inst17|R[5]~12_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal9~1 .lut_mask = 16'h0200;
defparam \inst2|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \inst2|Reg_SI[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[15] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N11
dffeas \inst2|Reg_BP[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[15] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneiii_lcell_comb \inst2|Rout~10 (
// Equation(s):
// \inst2|Rout~10_combout  = (\inst2|Rout[13]~6_combout  & (((\inst2|Rout[13]~8_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & (\inst2|Reg_BP [15])) # (!\inst2|Rout[13]~8_combout  & ((\inst2|Reg_SI [15])))))

	.dataa(\inst2|Reg_BP [15]),
	.datab(\inst2|Rout[13]~6_combout ),
	.datac(\inst2|Reg_SI [15]),
	.datad(\inst2|Rout[13]~8_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~10 .lut_mask = 16'hEE30;
defparam \inst2|Rout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneiii_lcell_comb \inst2|WideOr7~0 (
// Equation(s):
// \inst2|WideOr7~0_combout  = (!\inst2|Equal11~1_combout  & (!\inst2|Equal8~0_combout  & (!\inst2|Equal7~0_combout  & !\inst2|Equal15~0_combout )))

	.dataa(\inst2|Equal11~1_combout ),
	.datab(\inst2|Equal8~0_combout ),
	.datac(\inst2|Equal7~0_combout ),
	.datad(\inst2|Equal15~0_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr7~0 .lut_mask = 16'h0001;
defparam \inst2|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N5
dffeas \inst2|Reg_SP[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[15] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cycloneiii_lcell_comb \inst2|Rout~20 (
// Equation(s):
// \inst2|Rout~20_combout  = (\inst2|Rout[13]~13_combout  & ((\inst2|Rout[13]~19_combout  & ((\inst2|Reg_DX [15]))) # (!\inst2|Rout[13]~19_combout  & (\inst2|Reg_SP [15])))) # (!\inst2|Rout[13]~13_combout  & (\inst2|Rout[13]~19_combout ))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_SP [15]),
	.datad(\inst2|Reg_DX [15]),
	.cin(gnd),
	.combout(\inst2|Rout~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~20 .lut_mask = 16'hEC64;
defparam \inst2|Rout~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cycloneiii_lcell_comb \inst2|Rout~21 (
// Equation(s):
// \inst2|Rout~21_combout  = (\inst2|Rout[13]~13_combout  & (\inst2|Rout~20_combout )) # (!\inst2|Rout[13]~13_combout  & ((\inst2|Rout~20_combout  & ((\inst2|Reg_BX [15]))) # (!\inst2|Rout~20_combout  & (\inst2|Reg_CX [15]))))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout~20_combout ),
	.datac(\inst2|Reg_CX [15]),
	.datad(\inst2|Reg_BX [15]),
	.cin(gnd),
	.combout(\inst2|Rout~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~21 .lut_mask = 16'hDC98;
defparam \inst2|Rout~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N13
dffeas \inst2|Reg_CX[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~39_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[6] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N31
dffeas \inst2|Reg_BX[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~25_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[6] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \inst2|Reg_DX[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~41_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[6] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneiii_lcell_comb \inst2|Rout~27 (
// Equation(s):
// \inst2|Rout~27_combout  = (\inst2|Rout[13]~2_combout  & (\inst2|Reg_DX [6] & ((!\inst2|Rout[13]~3_combout )))) # (!\inst2|Rout[13]~2_combout  & (((\inst2|Reg_BX [6]) # (\inst2|Rout[13]~3_combout ))))

	.dataa(\inst2|Rout[13]~2_combout ),
	.datab(\inst2|Reg_DX [6]),
	.datac(\inst2|Reg_BX [6]),
	.datad(\inst2|Rout[13]~3_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~27 .lut_mask = 16'h55D8;
defparam \inst2|Rout~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneiii_lcell_comb \inst2|Rout~28 (
// Equation(s):
// \inst2|Rout~28_combout  = (\inst2|Rout[13]~3_combout  & ((\inst2|Rout~27_combout  & (\inst2|Reg_AX [6])) # (!\inst2|Rout~27_combout  & ((\inst2|Reg_CX [6]))))) # (!\inst2|Rout[13]~3_combout  & (((\inst2|Rout~27_combout ))))

	.dataa(\inst2|Rout[13]~3_combout ),
	.datab(\inst2|Reg_AX [6]),
	.datac(\inst2|Reg_CX [6]),
	.datad(\inst2|Rout~27_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~28 .lut_mask = 16'hDDA0;
defparam \inst2|Rout~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \inst2|Reg_DI[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[14] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \inst2|Reg_SI[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[14] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N17
dffeas \inst2|Reg_BP[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[14] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneiii_lcell_comb \inst2|Rout~29 (
// Equation(s):
// \inst2|Rout~29_combout  = (\inst2|Rout[13]~8_combout  & ((\inst2|Reg_BP [14]) # ((\inst2|Rout[13]~6_combout )))) # (!\inst2|Rout[13]~8_combout  & (((\inst2|Reg_SI [14] & !\inst2|Rout[13]~6_combout ))))

	.dataa(\inst2|Rout[13]~8_combout ),
	.datab(\inst2|Reg_BP [14]),
	.datac(\inst2|Reg_SI [14]),
	.datad(\inst2|Rout[13]~6_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~29 .lut_mask = 16'hAAD8;
defparam \inst2|Rout~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneiii_lcell_comb \inst2|Rout~30 (
// Equation(s):
// \inst2|Rout~30_combout  = (\inst2|Rout~29_combout  & (((\inst2|Reg_DI [14]) # (!\inst2|Rout[13]~9_combout )))) # (!\inst2|Rout~29_combout  & (\inst2|Rout~28_combout  & ((\inst2|Rout[13]~9_combout ))))

	.dataa(\inst2|Rout~28_combout ),
	.datab(\inst2|Rout~29_combout ),
	.datac(\inst2|Reg_DI [14]),
	.datad(\inst2|Rout[13]~9_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~30 .lut_mask = 16'hE2CC;
defparam \inst2|Rout~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \inst2|Reg_AX[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~43_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[14] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N13
dffeas \inst2|Reg_SI[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[13] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N7
dffeas \inst2|Reg_BP[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BP[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[13] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneiii_lcell_comb \inst2|Rout~35 (
// Equation(s):
// \inst2|Rout~35_combout  = (\inst2|Rout[13]~6_combout  & (((\inst2|Rout[13]~8_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & (\inst2|Reg_BP [13])) # (!\inst2|Rout[13]~8_combout  & ((\inst2|Reg_SI [13])))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Reg_BP [13]),
	.datac(\inst2|Reg_SI [13]),
	.datad(\inst2|Rout[13]~8_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~35 .lut_mask = 16'hEE50;
defparam \inst2|Rout~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N1
dffeas \inst2|Reg_DX[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~44_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[12] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N5
dffeas \inst2|Reg_CX[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~43_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[4] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneiii_lcell_comb \inst2|Rout~43 (
// Equation(s):
// \inst2|Rout~43_combout  = (\inst2|Rout[13]~2_combout  & (\inst2|Reg_DX [4] & (!\inst2|Rout[13]~3_combout ))) # (!\inst2|Rout[13]~2_combout  & (((\inst2|Rout[13]~3_combout ) # (\inst2|Reg_BX [4]))))

	.dataa(\inst2|Rout[13]~2_combout ),
	.datab(\inst2|Reg_DX [4]),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Reg_BX [4]),
	.cin(gnd),
	.combout(\inst2|Rout~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~43 .lut_mask = 16'h5D58;
defparam \inst2|Rout~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneiii_lcell_comb \inst2|Rout~44 (
// Equation(s):
// \inst2|Rout~44_combout  = (\inst2|Rout[13]~3_combout  & ((\inst2|Rout~43_combout  & ((\inst2|Reg_AX [4]))) # (!\inst2|Rout~43_combout  & (\inst2|Reg_CX [4])))) # (!\inst2|Rout[13]~3_combout  & (((\inst2|Rout~43_combout ))))

	.dataa(\inst2|Reg_CX [4]),
	.datab(\inst2|Reg_AX [4]),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Rout~43_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~44 .lut_mask = 16'hCFA0;
defparam \inst2|Rout~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N27
dffeas \inst2|Reg_DI[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[12] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N29
dffeas \inst2|Reg_SI[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[12] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N25
dffeas \inst2|Reg_BP[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[12] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneiii_lcell_comb \inst2|Rout~45 (
// Equation(s):
// \inst2|Rout~45_combout  = (\inst2|Rout[13]~8_combout  & ((\inst2|Reg_BP [12]) # ((\inst2|Rout[13]~6_combout )))) # (!\inst2|Rout[13]~8_combout  & (((\inst2|Reg_SI [12] & !\inst2|Rout[13]~6_combout ))))

	.dataa(\inst2|Rout[13]~8_combout ),
	.datab(\inst2|Reg_BP [12]),
	.datac(\inst2|Reg_SI [12]),
	.datad(\inst2|Rout[13]~6_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~45 .lut_mask = 16'hAAD8;
defparam \inst2|Rout~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneiii_lcell_comb \inst2|Rout~46 (
// Equation(s):
// \inst2|Rout~46_combout  = (\inst2|Rout~45_combout  & (((\inst2|Reg_DI [12]) # (!\inst2|Rout[13]~9_combout )))) # (!\inst2|Rout~45_combout  & (\inst2|Rout~44_combout  & ((\inst2|Rout[13]~9_combout ))))

	.dataa(\inst2|Rout~45_combout ),
	.datab(\inst2|Rout~44_combout ),
	.datac(\inst2|Reg_DI [12]),
	.datad(\inst2|Rout[13]~9_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~46 .lut_mask = 16'hE4AA;
defparam \inst2|Rout~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cycloneiii_lcell_comb \inst2|Rout~47 (
// Equation(s):
// \inst2|Rout~47_combout  = (\inst2|Rout[13]~17_combout  & ((\inst2|Rout[13]~22_combout ) # ((\inst2|Rout~46_combout )))) # (!\inst2|Rout[13]~17_combout  & (!\inst2|Rout[13]~22_combout  & ((\inst2|Rout [12]))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout~46_combout ),
	.datad(\inst2|Rout [12]),
	.cin(gnd),
	.combout(\inst2|Rout~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~47 .lut_mask = 16'hB9A8;
defparam \inst2|Rout~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \inst2|Reg_DX[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~35_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[3] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N11
dffeas \inst2|Reg_AX[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~38_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[3] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N21
dffeas \inst2|Reg_SI[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[11] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N9
dffeas \inst2|Reg_BP[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BP[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[11] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneiii_lcell_comb \inst2|Rout~51 (
// Equation(s):
// \inst2|Rout~51_combout  = (\inst2|Rout[13]~6_combout  & (((\inst2|Rout[13]~8_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & (\inst2|Reg_BP [11])) # (!\inst2|Rout[13]~8_combout  & ((\inst2|Reg_SI [11])))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Reg_BP [11]),
	.datac(\inst2|Reg_SI [11]),
	.datad(\inst2|Rout[13]~8_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~51 .lut_mask = 16'hEE50;
defparam \inst2|Rout~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N19
dffeas \inst2|Reg_SP[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[11] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneiii_lcell_comb \inst2|Rout~53 (
// Equation(s):
// \inst2|Rout~53_combout  = (\inst2|Rout[13]~13_combout  & ((\inst2|Rout[13]~19_combout  & ((\inst2|Reg_DX [11]))) # (!\inst2|Rout[13]~19_combout  & (\inst2|Reg_SP [11])))) # (!\inst2|Rout[13]~13_combout  & (\inst2|Rout[13]~19_combout ))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_SP [11]),
	.datad(\inst2|Reg_DX [11]),
	.cin(gnd),
	.combout(\inst2|Rout~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~53 .lut_mask = 16'hEC64;
defparam \inst2|Rout~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \inst2|Reg_BX[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~29_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[11] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cycloneiii_lcell_comb \inst2|Rout~54 (
// Equation(s):
// \inst2|Rout~54_combout  = (\inst2|Rout~53_combout  & ((\inst2|Reg_BX [11]) # ((\inst2|Rout[13]~13_combout )))) # (!\inst2|Rout~53_combout  & (((!\inst2|Rout[13]~13_combout  & \inst2|Reg_CX [11]))))

	.dataa(\inst2|Reg_BX [11]),
	.datab(\inst2|Rout~53_combout ),
	.datac(\inst2|Rout[13]~13_combout ),
	.datad(\inst2|Reg_CX [11]),
	.cin(gnd),
	.combout(\inst2|Rout~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~54 .lut_mask = 16'hCBC8;
defparam \inst2|Rout~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
cycloneiii_lcell_comb \inst2|Rout~55 (
// Equation(s):
// \inst2|Rout~55_combout  = (\inst2|Rout[13]~17_combout  & (((\inst2|Rout[13]~22_combout )))) # (!\inst2|Rout[13]~17_combout  & ((\inst2|Rout[13]~22_combout  & ((\inst2|Rout~54_combout ))) # (!\inst2|Rout[13]~22_combout  & (\inst2|Rout [11]))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout [11]),
	.datac(\inst2|Rout[13]~22_combout ),
	.datad(\inst2|Rout~54_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~55 .lut_mask = 16'hF4A4;
defparam \inst2|Rout~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \inst2|Reg_BX[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~34_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[1] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \inst2|Reg_CX[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~46_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[1] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N21
dffeas \inst2|Reg_DX[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~48_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[1] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneiii_lcell_comb \inst2|Rout~65 (
// Equation(s):
// \inst2|Rout~65_combout  = (\inst2|Rout[13]~3_combout  & (((\inst2|Reg_CX [1]) # (!\inst2|Rout[13]~2_combout )))) # (!\inst2|Rout[13]~3_combout  & (\inst2|Reg_DX [1] & ((\inst2|Rout[13]~2_combout ))))

	.dataa(\inst2|Reg_DX [1]),
	.datab(\inst2|Reg_CX [1]),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Rout[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~65 .lut_mask = 16'hCAF0;
defparam \inst2|Rout~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas \inst2|Reg_AX[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~51_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[1] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneiii_lcell_comb \inst2|Rout~66 (
// Equation(s):
// \inst2|Rout~66_combout  = (\inst2|Rout[13]~2_combout  & (((\inst2|Rout~65_combout )))) # (!\inst2|Rout[13]~2_combout  & ((\inst2|Rout~65_combout  & ((\inst2|Reg_AX [1]))) # (!\inst2|Rout~65_combout  & (\inst2|Reg_BX [1]))))

	.dataa(\inst2|Reg_BX [1]),
	.datab(\inst2|Rout[13]~2_combout ),
	.datac(\inst2|Rout~65_combout ),
	.datad(\inst2|Reg_AX [1]),
	.cin(gnd),
	.combout(\inst2|Rout~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~66 .lut_mask = 16'hF2C2;
defparam \inst2|Rout~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \inst2|Reg_DI[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[9] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \inst2|Reg_SI[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[9] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N21
dffeas \inst2|Reg_BP[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[9] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneiii_lcell_comb \inst2|Rout~67 (
// Equation(s):
// \inst2|Rout~67_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout[13]~8_combout )) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & ((\inst2|Reg_BP [9]))) # (!\inst2|Rout[13]~8_combout  & (\inst2|Reg_SI [9]))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Rout[13]~8_combout ),
	.datac(\inst2|Reg_SI [9]),
	.datad(\inst2|Reg_BP [9]),
	.cin(gnd),
	.combout(\inst2|Rout~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~67 .lut_mask = 16'hDC98;
defparam \inst2|Rout~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneiii_lcell_comb \inst2|Rout~68 (
// Equation(s):
// \inst2|Rout~68_combout  = (\inst2|Rout[13]~9_combout  & ((\inst2|Rout~67_combout  & ((\inst2|Reg_DI [9]))) # (!\inst2|Rout~67_combout  & (\inst2|Rout~66_combout )))) # (!\inst2|Rout[13]~9_combout  & (((\inst2|Rout~67_combout ))))

	.dataa(\inst2|Rout~66_combout ),
	.datab(\inst2|Rout[13]~9_combout ),
	.datac(\inst2|Reg_DI [9]),
	.datad(\inst2|Rout~67_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~68 .lut_mask = 16'hF388;
defparam \inst2|Rout~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \inst2|Reg_SP[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[9] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneiii_lcell_comb \inst2|Rout~69 (
// Equation(s):
// \inst2|Rout~69_combout  = (\inst2|Rout[13]~19_combout  & ((\inst2|Reg_DX [9]) # ((!\inst2|Rout[13]~13_combout )))) # (!\inst2|Rout[13]~19_combout  & (((\inst2|Reg_SP [9] & \inst2|Rout[13]~13_combout ))))

	.dataa(\inst2|Reg_DX [9]),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_SP [9]),
	.datad(\inst2|Rout[13]~13_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~69 .lut_mask = 16'hB8CC;
defparam \inst2|Rout~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \inst2|Reg_DX[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~51_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[0] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneiii_lcell_comb \inst2|Rout~75 (
// Equation(s):
// \inst2|Rout~75_combout  = (\inst2|Rout[13]~3_combout  & (((!\inst2|Rout[13]~2_combout )))) # (!\inst2|Rout[13]~3_combout  & ((\inst2|Rout[13]~2_combout  & (\inst2|Reg_DX [0])) # (!\inst2|Rout[13]~2_combout  & ((\inst2|Reg_BX [0])))))

	.dataa(\inst2|Reg_DX [0]),
	.datab(\inst2|Rout[13]~3_combout ),
	.datac(\inst2|Reg_BX [0]),
	.datad(\inst2|Rout[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~75 .lut_mask = 16'h22FC;
defparam \inst2|Rout~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \inst2|Reg_AX[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~53_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[0] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneiii_lcell_comb \inst2|Rout~76 (
// Equation(s):
// \inst2|Rout~76_combout  = (\inst2|Rout[13]~3_combout  & ((\inst2|Rout~75_combout  & ((\inst2|Reg_AX [0]))) # (!\inst2|Rout~75_combout  & (\inst2|Reg_CX [0])))) # (!\inst2|Rout[13]~3_combout  & (((\inst2|Rout~75_combout ))))

	.dataa(\inst2|Reg_CX [0]),
	.datab(\inst2|Reg_AX [0]),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Rout~75_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~76 .lut_mask = 16'hCFA0;
defparam \inst2|Rout~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \inst2|Reg_DI[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[8] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \inst2|Reg_SI[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[8] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \inst2|Reg_BP[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[8] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneiii_lcell_comb \inst2|Rout~77 (
// Equation(s):
// \inst2|Rout~77_combout  = (\inst2|Rout[13]~6_combout  & (((\inst2|Rout[13]~8_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & (\inst2|Reg_BP [8])) # (!\inst2|Rout[13]~8_combout  & ((\inst2|Reg_SI [8])))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Reg_BP [8]),
	.datac(\inst2|Reg_SI [8]),
	.datad(\inst2|Rout[13]~8_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~77 .lut_mask = 16'hEE50;
defparam \inst2|Rout~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneiii_lcell_comb \inst2|Rout~78 (
// Equation(s):
// \inst2|Rout~78_combout  = (\inst2|Rout~77_combout  & (((\inst2|Reg_DI [8]) # (!\inst2|Rout[13]~9_combout )))) # (!\inst2|Rout~77_combout  & (\inst2|Rout~76_combout  & ((\inst2|Rout[13]~9_combout ))))

	.dataa(\inst2|Rout~77_combout ),
	.datab(\inst2|Rout~76_combout ),
	.datac(\inst2|Reg_DI [8]),
	.datad(\inst2|Rout[13]~9_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~78 .lut_mask = 16'hE4AA;
defparam \inst2|Rout~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cycloneiii_lcell_comb \inst2|Rout~79 (
// Equation(s):
// \inst2|Rout~79_combout  = (\inst2|Rout[13]~22_combout  & (((\inst2|Rout[13]~17_combout )))) # (!\inst2|Rout[13]~22_combout  & ((\inst2|Rout[13]~17_combout  & ((\inst2|Rout~78_combout ))) # (!\inst2|Rout[13]~17_combout  & (\inst2|Rout [8]))))

	.dataa(\inst2|Rout[13]~22_combout ),
	.datab(\inst2|Rout [8]),
	.datac(\inst2|Rout~78_combout ),
	.datad(\inst2|Rout[13]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~79 .lut_mask = 16'hFA44;
defparam \inst2|Rout~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneiii_lcell_comb \inst2|Rout[7]~86 (
// Equation(s):
// \inst2|Rout[7]~86_combout  = (\inst2|Equal16~0_combout ) # ((\inst2|Equal8~0_combout  & !\inst96|W_B~13_combout ))

	.dataa(\inst2|Equal16~0_combout ),
	.datab(\inst2|Equal8~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Rout[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~86 .lut_mask = 16'hAEAE;
defparam \inst2|Rout[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \inst2|Reg_SP[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[7] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneiii_lcell_comb \inst2|Rout~91 (
// Equation(s):
// \inst2|Rout~91_combout  = (\inst2|Rout[7]~83_combout  & ((\inst2|Rout[7]~90_combout  & (\inst2|Reg_DX [7])) # (!\inst2|Rout[7]~90_combout  & ((\inst2|Reg_SP [7]))))) # (!\inst2|Rout[7]~83_combout  & (((\inst2|Rout[7]~90_combout ))))

	.dataa(\inst2|Reg_DX [7]),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [7]),
	.datad(\inst2|Rout[7]~90_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~91 .lut_mask = 16'hBBC0;
defparam \inst2|Rout~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneiii_lcell_comb \inst2|Rout~92 (
// Equation(s):
// \inst2|Rout~92_combout  = (\inst2|Rout~91_combout  & ((\inst2|Reg_BX [7]) # ((\inst2|Rout[7]~83_combout )))) # (!\inst2|Rout~91_combout  & (((!\inst2|Rout[7]~83_combout  & \inst2|Reg_CX [7]))))

	.dataa(\inst2|Reg_BX [7]),
	.datab(\inst2|Rout~91_combout ),
	.datac(\inst2|Rout[7]~83_combout ),
	.datad(\inst2|Reg_CX [7]),
	.cin(gnd),
	.combout(\inst2|Rout~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~92 .lut_mask = 16'hCBC8;
defparam \inst2|Rout~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneiii_lcell_comb \inst2|Rout~93 (
// Equation(s):
// \inst2|Rout~93_combout  = (\inst2|Rout[7]~88_combout  & ((\inst2|Reg_AX [7]) # ((\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout[7]~88_combout  & (((\inst2|Rout~92_combout  & !\inst2|Rout[7]~87_combout ))))

	.dataa(\inst2|Reg_AX [7]),
	.datab(\inst2|Rout~92_combout ),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout[7]~87_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~93 .lut_mask = 16'hF0AC;
defparam \inst2|Rout~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N29
dffeas \inst2|Reg_BP[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[7] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \inst2|Reg_SP[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[6] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneiii_lcell_comb \inst2|Rout~102 (
// Equation(s):
// \inst2|Rout~102_combout  = (\inst2|Rout[7]~90_combout  & (!\inst2|Rout[7]~83_combout )) # (!\inst2|Rout[7]~90_combout  & ((\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [6])) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Reg_CX [6])))))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [6]),
	.datad(\inst2|Reg_CX [6]),
	.cin(gnd),
	.combout(\inst2|Rout~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~102 .lut_mask = 16'h7362;
defparam \inst2|Rout~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneiii_lcell_comb \inst2|Rout~103 (
// Equation(s):
// \inst2|Rout~103_combout  = (\inst2|Rout~102_combout  & (((\inst2|Reg_BX [6]) # (!\inst2|Rout[7]~90_combout )))) # (!\inst2|Rout~102_combout  & (\inst2|Reg_DX [6] & (\inst2|Rout[7]~90_combout )))

	.dataa(\inst2|Reg_DX [6]),
	.datab(\inst2|Rout~102_combout ),
	.datac(\inst2|Rout[7]~90_combout ),
	.datad(\inst2|Reg_BX [6]),
	.cin(gnd),
	.combout(\inst2|Rout~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~103 .lut_mask = 16'hEC2C;
defparam \inst2|Rout~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cycloneiii_lcell_comb \inst2|Rout~104 (
// Equation(s):
// \inst2|Rout~104_combout  = (\inst2|Rout[7]~88_combout  & (((\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout[7]~88_combout  & ((\inst2|Rout[7]~87_combout  & (\inst2|Rout [6])) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout~103_combout )))))

	.dataa(\inst2|Rout [6]),
	.datab(\inst2|Rout[7]~88_combout ),
	.datac(\inst2|Rout[7]~87_combout ),
	.datad(\inst2|Rout~103_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~104 .lut_mask = 16'hE3E0;
defparam \inst2|Rout~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \inst2|Reg_SI[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[6] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneiii_lcell_comb \inst2|Rout~105 (
// Equation(s):
// \inst2|Rout~105_combout  = (\inst2|Rout[7]~96_combout  & (\inst2|Rout[7]~95_combout )) # (!\inst2|Rout[7]~96_combout  & ((\inst2|Rout[7]~95_combout  & ((\inst2|Reg_BX [14]))) # (!\inst2|Rout[7]~95_combout  & (\inst2|Reg_DX [14]))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Rout[7]~95_combout ),
	.datac(\inst2|Reg_DX [14]),
	.datad(\inst2|Reg_BX [14]),
	.cin(gnd),
	.combout(\inst2|Rout~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~105 .lut_mask = 16'hDC98;
defparam \inst2|Rout~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
cycloneiii_lcell_comb \inst2|Rout~106 (
// Equation(s):
// \inst2|Rout~106_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout~105_combout  & (\inst2|Reg_AX [14])) # (!\inst2|Rout~105_combout  & ((\inst2|Reg_CX [14]))))) # (!\inst2|Rout[7]~96_combout  & (((\inst2|Rout~105_combout ))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Reg_AX [14]),
	.datac(\inst2|Reg_CX [14]),
	.datad(\inst2|Rout~105_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~106 .lut_mask = 16'hDDA0;
defparam \inst2|Rout~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneiii_lcell_comb \inst2|Rout~107 (
// Equation(s):
// \inst2|Rout~107_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout~106_combout  & ((!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout[13]~6_combout  & (((\inst2|Reg_SI [6]) # (\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Rout~106_combout ),
	.datac(\inst2|Reg_SI [6]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~107 .lut_mask = 16'h55D8;
defparam \inst2|Rout~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \inst2|Reg_SP[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[4] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneiii_lcell_comb \inst2|Rout~118 (
// Equation(s):
// \inst2|Rout~118_combout  = (\inst2|Rout[7]~83_combout  & (((\inst2|Reg_SP [4] & !\inst2|Rout[7]~90_combout )))) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Reg_CX [4]) # ((\inst2|Rout[7]~90_combout ))))

	.dataa(\inst2|Reg_CX [4]),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [4]),
	.datad(\inst2|Rout[7]~90_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~118 .lut_mask = 16'h33E2;
defparam \inst2|Rout~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N17
dffeas \inst2|Reg_DI[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[4] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cycloneiii_lcell_comb \inst2|Rout~121 (
// Equation(s):
// \inst2|Rout~121_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Reg_BX [12]) # ((\inst2|Rout[7]~96_combout )))) # (!\inst2|Rout[7]~95_combout  & (((!\inst2|Rout[7]~96_combout  & \inst2|Reg_DX [12]))))

	.dataa(\inst2|Rout[7]~95_combout ),
	.datab(\inst2|Reg_BX [12]),
	.datac(\inst2|Rout[7]~96_combout ),
	.datad(\inst2|Reg_DX [12]),
	.cin(gnd),
	.combout(\inst2|Rout~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~121 .lut_mask = 16'hADA8;
defparam \inst2|Rout~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cycloneiii_lcell_comb \inst2|Rout~122 (
// Equation(s):
// \inst2|Rout~122_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout~121_combout  & (\inst2|Reg_AX [12])) # (!\inst2|Rout~121_combout  & ((\inst2|Reg_CX [12]))))) # (!\inst2|Rout[7]~96_combout  & (((\inst2|Rout~121_combout ))))

	.dataa(\inst2|Reg_AX [12]),
	.datab(\inst2|Reg_CX [12]),
	.datac(\inst2|Rout[7]~96_combout ),
	.datad(\inst2|Rout~121_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~122 .lut_mask = 16'hAFC0;
defparam \inst2|Rout~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \inst2|Reg_SP[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[3] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneiii_lcell_comb \inst2|Rout~126 (
// Equation(s):
// \inst2|Rout~126_combout  = (\inst2|Rout[7]~90_combout  & (((\inst2|Reg_DX [3])) # (!\inst2|Rout[7]~83_combout ))) # (!\inst2|Rout[7]~90_combout  & (\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [3])))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [3]),
	.datad(\inst2|Reg_DX [3]),
	.cin(gnd),
	.combout(\inst2|Rout~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~126 .lut_mask = 16'hEA62;
defparam \inst2|Rout~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneiii_lcell_comb \inst2|Rout~127 (
// Equation(s):
// \inst2|Rout~127_combout  = (\inst2|Rout[7]~83_combout  & (((\inst2|Rout~126_combout )))) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Rout~126_combout  & ((\inst2|Reg_BX [3]))) # (!\inst2|Rout~126_combout  & (\inst2|Reg_CX [3]))))

	.dataa(\inst2|Rout[7]~83_combout ),
	.datab(\inst2|Reg_CX [3]),
	.datac(\inst2|Rout~126_combout ),
	.datad(\inst2|Reg_BX [3]),
	.cin(gnd),
	.combout(\inst2|Rout~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~127 .lut_mask = 16'hF4A4;
defparam \inst2|Rout~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneiii_lcell_comb \inst2|Rout~128 (
// Equation(s):
// \inst2|Rout~128_combout  = (\inst2|Rout[7]~87_combout  & (((\inst2|Rout[7]~88_combout )))) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout[7]~88_combout  & (\inst2|Reg_AX [3])) # (!\inst2|Rout[7]~88_combout  & ((\inst2|Rout~127_combout )))))

	.dataa(\inst2|Rout[7]~87_combout ),
	.datab(\inst2|Reg_AX [3]),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout~127_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~128 .lut_mask = 16'hE5E0;
defparam \inst2|Rout~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \inst2|Reg_SP[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[2] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneiii_lcell_comb \inst2|Rout~134 (
// Equation(s):
// \inst2|Rout~134_combout  = (\inst2|Rout[7]~90_combout  & (!\inst2|Rout[7]~83_combout )) # (!\inst2|Rout[7]~90_combout  & ((\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [2])) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Reg_CX [2])))))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [2]),
	.datad(\inst2|Reg_CX [2]),
	.cin(gnd),
	.combout(\inst2|Rout~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~134 .lut_mask = 16'h7362;
defparam \inst2|Rout~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N31
dffeas \inst2|Reg_DI[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[2] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N1
dffeas \inst2|Reg_SI[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_SI[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[2] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneiii_lcell_comb \inst2|Rout~137 (
// Equation(s):
// \inst2|Rout~137_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Rout[7]~96_combout ) # ((\inst2|Reg_BX [10])))) # (!\inst2|Rout[7]~95_combout  & (!\inst2|Rout[7]~96_combout  & ((\inst2|Reg_DX [10]))))

	.dataa(\inst2|Rout[7]~95_combout ),
	.datab(\inst2|Rout[7]~96_combout ),
	.datac(\inst2|Reg_BX [10]),
	.datad(\inst2|Reg_DX [10]),
	.cin(gnd),
	.combout(\inst2|Rout~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~137 .lut_mask = 16'hB9A8;
defparam \inst2|Rout~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneiii_lcell_comb \inst2|Rout~138 (
// Equation(s):
// \inst2|Rout~138_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout~137_combout  & ((\inst2|Reg_AX [10]))) # (!\inst2|Rout~137_combout  & (\inst2|Reg_CX [10])))) # (!\inst2|Rout[7]~96_combout  & (((\inst2|Rout~137_combout ))))

	.dataa(\inst2|Reg_CX [10]),
	.datab(\inst2|Rout[7]~96_combout ),
	.datac(\inst2|Reg_AX [10]),
	.datad(\inst2|Rout~137_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~138 .lut_mask = 16'hF388;
defparam \inst2|Rout~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneiii_lcell_comb \inst2|Rout~139 (
// Equation(s):
// \inst2|Rout~139_combout  = (\inst2|Rout[13]~6_combout  & (((!\inst2|Rout[7]~94_combout  & \inst2|Rout~138_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Reg_SI [2]) # ((\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Reg_SI [2]),
	.datac(\inst2|Rout[7]~94_combout ),
	.datad(\inst2|Rout~138_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~139 .lut_mask = 16'h5E54;
defparam \inst2|Rout~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \inst2|Reg_BP[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[2] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneiii_lcell_comb \inst2|Rout~140 (
// Equation(s):
// \inst2|Rout~140_combout  = (\inst2|Rout[7]~94_combout  & ((\inst2|Rout~139_combout  & ((\inst2|Reg_BP [2]))) # (!\inst2|Rout~139_combout  & (\inst2|Reg_DI [2])))) # (!\inst2|Rout[7]~94_combout  & (((\inst2|Rout~139_combout ))))

	.dataa(\inst2|Reg_DI [2]),
	.datab(\inst2|Rout[7]~94_combout ),
	.datac(\inst2|Reg_BP [2]),
	.datad(\inst2|Rout~139_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~140 .lut_mask = 16'hF388;
defparam \inst2|Rout~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \inst2|Reg_SP[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[1] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneiii_lcell_comb \inst2|Rout~142 (
// Equation(s):
// \inst2|Rout~142_combout  = (\inst2|Rout[7]~90_combout  & (((\inst2|Reg_DX [1])) # (!\inst2|Rout[7]~83_combout ))) # (!\inst2|Rout[7]~90_combout  & (\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [1])))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [1]),
	.datad(\inst2|Reg_DX [1]),
	.cin(gnd),
	.combout(\inst2|Rout~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~142 .lut_mask = 16'hEA62;
defparam \inst2|Rout~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneiii_lcell_comb \inst2|Rout~143 (
// Equation(s):
// \inst2|Rout~143_combout  = (\inst2|Rout~142_combout  & ((\inst2|Reg_BX [1]) # ((\inst2|Rout[7]~83_combout )))) # (!\inst2|Rout~142_combout  & (((\inst2|Reg_CX [1] & !\inst2|Rout[7]~83_combout ))))

	.dataa(\inst2|Rout~142_combout ),
	.datab(\inst2|Reg_BX [1]),
	.datac(\inst2|Reg_CX [1]),
	.datad(\inst2|Rout[7]~83_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~143 .lut_mask = 16'hAAD8;
defparam \inst2|Rout~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneiii_lcell_comb \inst2|Rout~144 (
// Equation(s):
// \inst2|Rout~144_combout  = (\inst2|Rout[7]~87_combout  & (((\inst2|Rout[7]~88_combout )))) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout[7]~88_combout  & ((\inst2|Reg_AX [1]))) # (!\inst2|Rout[7]~88_combout  & (\inst2|Rout~143_combout ))))

	.dataa(\inst2|Rout[7]~87_combout ),
	.datab(\inst2|Rout~143_combout ),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Reg_AX [1]),
	.cin(gnd),
	.combout(\inst2|Rout~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~144 .lut_mask = 16'hF4A4;
defparam \inst2|Rout~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \inst2|Reg_DI[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[1] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \inst2|Reg_DI[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[0] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneiii_lcell_comb \inst2|Rout~153 (
// Equation(s):
// \inst2|Rout~153_combout  = (\inst2|Rout[7]~96_combout  & (\inst2|Rout[7]~95_combout )) # (!\inst2|Rout[7]~96_combout  & ((\inst2|Rout[7]~95_combout  & (\inst2|Reg_BX [8])) # (!\inst2|Rout[7]~95_combout  & ((\inst2|Reg_DX [8])))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Rout[7]~95_combout ),
	.datac(\inst2|Reg_BX [8]),
	.datad(\inst2|Reg_DX [8]),
	.cin(gnd),
	.combout(\inst2|Rout~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~153 .lut_mask = 16'hD9C8;
defparam \inst2|Rout~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cycloneiii_lcell_comb \inst2|Rout~154 (
// Equation(s):
// \inst2|Rout~154_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout~153_combout  & ((\inst2|Reg_AX [8]))) # (!\inst2|Rout~153_combout  & (\inst2|Reg_CX [8])))) # (!\inst2|Rout[7]~96_combout  & (((\inst2|Rout~153_combout ))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Reg_CX [8]),
	.datac(\inst2|Reg_AX [8]),
	.datad(\inst2|Rout~153_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~154 .lut_mask = 16'hF588;
defparam \inst2|Rout~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
cycloneiii_lcell_comb \inst13|inst3|sub|106~0 (
// Equation(s):
// \inst13|inst3|sub|106~0_combout  = (\inst13|inst3|sub|87~q  & (\inst13|inst2|sub|110~q  & (\inst13|inst3|sub|9~q  & \inst13|inst2|sub|104~0_combout )))

	.dataa(\inst13|inst3|sub|87~q ),
	.datab(\inst13|inst2|sub|110~q ),
	.datac(\inst13|inst3|sub|9~q ),
	.datad(\inst13|inst2|sub|104~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|106~0 .lut_mask = 16'h8000;
defparam \inst13|inst3|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
cycloneiii_lcell_comb \inst13|inst3|sub|107 (
// Equation(s):
// \inst13|inst3|sub|107~combout  = \inst13|inst3|sub|110~q  $ (((\inst13|inst3|sub|99~q  & \inst13|inst3|sub|106~0_combout )))

	.dataa(gnd),
	.datab(\inst13|inst3|sub|99~q ),
	.datac(\inst13|inst3|sub|110~q ),
	.datad(\inst13|inst3|sub|106~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|107 .lut_mask = 16'h3CF0;
defparam \inst13|inst3|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
cycloneiii_lcell_comb \inst13|inst3|sub|109~0 (
// Equation(s):
// \inst13|inst3|sub|109~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst3|sub|107~combout ))) # (!\inst96|PCplus1~combout  & (\inst4|inst1|74~8_combout ))

	.dataa(\inst96|PCplus1~combout ),
	.datab(gnd),
	.datac(\inst4|inst1|74~8_combout ),
	.datad(\inst13|inst3|sub|107~combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|109~0 .lut_mask = 16'hFA50;
defparam \inst13|inst3|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
cycloneiii_lcell_comb \inst13|inst3|sub|102~0 (
// Equation(s):
// \inst13|inst3|sub|102~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst3|sub|106~0_combout  $ ((\inst13|inst3|sub|99~q )))) # (!\inst96|PCplus1~combout  & (((\inst4|inst1|73~5_combout ))))

	.dataa(\inst13|inst3|sub|106~0_combout ),
	.datab(\inst96|PCplus1~combout ),
	.datac(\inst13|inst3|sub|99~q ),
	.datad(\inst4|inst1|73~5_combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|102~0 .lut_mask = 16'h7B48;
defparam \inst13|inst3|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
cycloneiii_lcell_comb \inst13|inst3|sub|90 (
// Equation(s):
// \inst13|inst3|sub|90~combout  = \inst13|inst3|sub|87~q  $ (((\inst13|inst2|sub|110~q  & (\inst13|inst3|sub|9~q  & \inst13|inst2|sub|104~0_combout ))))

	.dataa(\inst13|inst3|sub|87~q ),
	.datab(\inst13|inst2|sub|110~q ),
	.datac(\inst13|inst3|sub|9~q ),
	.datad(\inst13|inst2|sub|104~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|90~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|90 .lut_mask = 16'h6AAA;
defparam \inst13|inst3|sub|90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
cycloneiii_lcell_comb \inst13|inst3|sub|92~0 (
// Equation(s):
// \inst13|inst3|sub|92~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst3|sub|90~combout ))) # (!\inst96|PCplus1~combout  & (\inst4|inst1|72~5_combout ))

	.dataa(gnd),
	.datab(\inst96|PCplus1~combout ),
	.datac(\inst4|inst1|72~5_combout ),
	.datad(\inst13|inst3|sub|90~combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|92~0 .lut_mask = 16'hFC30;
defparam \inst13|inst3|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneiii_lcell_comb \inst14|inst1|6~0 (
// Equation(s):
// \inst14|inst1|6~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst1|68~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|68~6_combout ))))

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst1|68~2_combout ),
	.datac(\inst96|I_DBUS~1_combout ),
	.datad(\inst4|inst1|68~6_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|6~0 .lut_mask = 16'hDFD0;
defparam \inst14|inst1|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneiii_lcell_comb \inst13|inst|sub|107 (
// Equation(s):
// \inst13|inst|sub|107~combout  = \inst13|inst|sub|110~q  $ (((\inst13|inst|sub|87~q  & (\inst13|inst|sub|99~q  & \inst13|inst|sub|9~q ))))

	.dataa(\inst13|inst|sub|87~q ),
	.datab(\inst13|inst|sub|110~q ),
	.datac(\inst13|inst|sub|99~q ),
	.datad(\inst13|inst|sub|9~q ),
	.cin(gnd),
	.combout(\inst13|inst|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|107 .lut_mask = 16'h6CCC;
defparam \inst13|inst|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneiii_lcell_comb \inst14|inst|10~0 (
// Equation(s):
// \inst14|inst|10~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|69~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|69~6_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst4|inst|69~6_combout ),
	.datad(\inst24|inst5|inst|69~2_combout ),
	.cin(gnd),
	.combout(\inst14|inst|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|10~0 .lut_mask = 16'hFA72;
defparam \inst14|inst|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneiii_lcell_comb \inst13|inst|sub|97 (
// Equation(s):
// \inst13|inst|sub|97~combout  = \inst13|inst|sub|99~q  $ (((\inst13|inst|sub|87~q  & \inst13|inst|sub|9~q )))

	.dataa(\inst13|inst|sub|87~q ),
	.datab(\inst13|inst|sub|9~q ),
	.datac(\inst13|inst|sub|99~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|97 .lut_mask = 16'h7878;
defparam \inst13|inst|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout  = (\inst24|inst|Add0~61_combout  & (\inst96|MWR~combout  & (!\inst24|inst|Add0~60_combout  & !\inst24|inst|A_plus [0])))

	.dataa(\inst24|inst|Add0~61_combout ),
	.datab(\inst96|MWR~combout ),
	.datac(\inst24|inst|Add0~60_combout ),
	.datad(\inst24|inst|A_plus [0]),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 .lut_mask = 16'h0008;
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout  = (!\inst24|inst|Add0~61_combout  & (\inst96|MWR~combout  & (\inst24|inst|Add0~60_combout  & !\inst24|inst|A_plus [0])))

	.dataa(\inst24|inst|Add0~61_combout ),
	.datab(\inst96|MWR~combout ),
	.datac(\inst24|inst|Add0~60_combout ),
	.datad(\inst24|inst|A_plus [0]),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 .lut_mask = 16'h0040;
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout  = (!\inst24|inst|Add0~61_combout  & (\inst96|MWR~combout  & (!\inst24|inst|Add0~60_combout  & !\inst24|inst|A_plus [0])))

	.dataa(\inst24|inst|Add0~61_combout ),
	.datab(\inst96|MWR~combout ),
	.datac(\inst24|inst|Add0~60_combout ),
	.datad(\inst24|inst|A_plus [0]),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 .lut_mask = 16'h0004;
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout  = (\inst96|MWR~combout  & (\inst24|inst|Add0~60_combout  & (\inst24|inst|Add0~61_combout  & !\inst24|inst|A_plus [0])))

	.dataa(\inst96|MWR~combout ),
	.datab(\inst24|inst|Add0~60_combout ),
	.datac(\inst24|inst|Add0~61_combout ),
	.datad(\inst24|inst|A_plus [0]),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 .lut_mask = 16'h0080;
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout  = (!\inst15|inst12|26~1_combout  & (\inst15|inst12|27~1_combout  & (\inst96|MWR~combout  & \inst96|W_B~13_combout )))

	.dataa(\inst15|inst12|26~1_combout ),
	.datab(\inst15|inst12|27~1_combout ),
	.datac(\inst96|MWR~combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 .lut_mask = 16'h4000;
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout  = (!\inst15|inst12|27~1_combout  & (\inst96|W_B~13_combout  & (\inst15|inst12|26~1_combout  & \inst96|MWR~combout )))

	.dataa(\inst15|inst12|27~1_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst15|inst12|26~1_combout ),
	.datad(\inst96|MWR~combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 .lut_mask = 16'h4000;
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout  = (!\inst15|inst12|27~1_combout  & (!\inst15|inst12|26~1_combout  & (\inst96|W_B~13_combout  & \inst96|MWR~combout )))

	.dataa(\inst15|inst12|27~1_combout ),
	.datab(\inst15|inst12|26~1_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst96|MWR~combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 .lut_mask = 16'h1000;
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout  = (\inst15|inst12|26~1_combout  & (\inst15|inst12|27~1_combout  & (\inst96|MWR~combout  & \inst96|W_B~13_combout )))

	.dataa(\inst15|inst12|26~1_combout ),
	.datab(\inst15|inst12|27~1_combout ),
	.datac(\inst96|MWR~combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 .lut_mask = 16'h8000;
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneiii_lcell_comb \inst24|inst|Dout[12]~7 (
// Equation(s):
// \inst24|inst|Dout[12]~7_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|71~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|71~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst1|71~2_combout ),
	.datad(\inst24|inst5|inst|71~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[12]~7 .lut_mask = 16'hFB73;
defparam \inst24|inst|Dout[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneiii_lcell_comb \inst24|inst|Dout[11]~9 (
// Equation(s):
// \inst24|inst|Dout[11]~9_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|70~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|70~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst5|inst1|70~2_combout ),
	.datad(\inst24|inst5|inst|70~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[11]~9 .lut_mask = 16'hFD75;
defparam \inst24|inst|Dout[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneiii_lcell_comb \inst24|inst|Dout[10]~11 (
// Equation(s):
// \inst24|inst|Dout[10]~11_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|69~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|69~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst1|69~2_combout ),
	.datad(\inst24|inst5|inst|69~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[10]~11 .lut_mask = 16'hFB73;
defparam \inst24|inst|Dout[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneiii_lcell_comb \inst2|Reg_BX~17 (
// Equation(s):
// \inst2|Reg_BX~17_combout  = (\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst1|74~8_combout ))) # (!\inst2|Reg_BX[15]~16_combout  & (\inst4|inst|74~6_combout ))

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(gnd),
	.datac(\inst4|inst|74~6_combout ),
	.datad(\inst4|inst1|74~8_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~17 .lut_mask = 16'hFA50;
defparam \inst2|Reg_BX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneiii_lcell_comb \inst2|Reg_CX[12]~28 (
// Equation(s):
// \inst2|Reg_CX[12]~28_combout  = (!\inst2|Equal14~0_combout  & \inst96|W_B~13_combout )

	.dataa(\inst2|Equal14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[12]~28 .lut_mask = 16'h5500;
defparam \inst2|Reg_CX[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneiii_lcell_comb \inst2|Reg_DX[8]~30 (
// Equation(s):
// \inst2|Reg_DX[8]~30_combout  = (!\inst2|Equal13~4_combout  & \inst96|W_B~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal13~4_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[8]~30 .lut_mask = 16'h0F00;
defparam \inst2|Reg_DX[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneiii_lcell_comb \inst2|Reg_CX[12]~31 (
// Equation(s):
// \inst2|Reg_CX[12]~31_combout  = (!\inst2|Equal14~0_combout  & !\inst96|W_B~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[12]~31 .lut_mask = 16'h000F;
defparam \inst2|Reg_CX[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneiii_lcell_comb \inst2|Reg_DX[8]~33 (
// Equation(s):
// \inst2|Reg_DX[8]~33_combout  = (!\inst2|Equal13~4_combout  & (!\inst2|Equal9~2_combout  & \inst96|W_B~13_combout ))

	.dataa(\inst2|Equal13~4_combout ),
	.datab(\inst2|Equal9~2_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_DX[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[8]~33 .lut_mask = 16'h1010;
defparam \inst2|Reg_DX[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneiii_lcell_comb \inst2|Reg_BX~25 (
// Equation(s):
// \inst2|Reg_BX~25_combout  = (\inst2|Reg_BX[15]~16_combout  & (\inst4|inst1|73~5_combout )) # (!\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst|73~6_combout )))

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(gnd),
	.datac(\inst4|inst1|73~5_combout ),
	.datad(\inst4|inst|73~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~25 .lut_mask = 16'hF5A0;
defparam \inst2|Reg_BX~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneiii_lcell_comb \inst2|Reg_DX~35 (
// Equation(s):
// \inst2|Reg_DX~35_combout  = (\inst2|Reg_DX[8]~30_combout  & (((\inst4|inst1|70~6_combout ) # (!\inst4|inst1|74~7_combout )))) # (!\inst2|Reg_DX[8]~30_combout  & (\inst4|inst|70~6_combout ))

	.dataa(\inst2|Reg_DX[8]~30_combout ),
	.datab(\inst4|inst|70~6_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst1|70~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~35 .lut_mask = 16'hEE4E;
defparam \inst2|Reg_DX~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
cycloneiii_lcell_comb \inst2|Reg_AX~38 (
// Equation(s):
// \inst2|Reg_AX~38_combout  = (\inst2|Reg_AX[4]~35_combout  & (\inst4|inst|70~6_combout )) # (!\inst2|Reg_AX[4]~35_combout  & (((\inst4|inst1|70~6_combout ) # (!\inst4|inst1|74~7_combout ))))

	.dataa(\inst4|inst|70~6_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|70~6_combout ),
	.datad(\inst2|Reg_AX[4]~35_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~38 .lut_mask = 16'hAAF3;
defparam \inst2|Reg_AX~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneiii_lcell_comb \inst2|Reg_BX~29 (
// Equation(s):
// \inst2|Reg_BX~29_combout  = (\inst2|Reg_BX[15]~20_combout  & (((\inst4|inst|70~6_combout )))) # (!\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst1|70~6_combout ) # ((!\inst4|inst1|74~7_combout ))))

	.dataa(\inst4|inst1|70~6_combout ),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(\inst4|inst|70~6_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~29 .lut_mask = 16'hE2F3;
defparam \inst2|Reg_BX~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneiii_lcell_comb \inst96|Equal1~0 (
// Equation(s):
// \inst96|Equal1~0_combout  = (!\inst11|inst4~q  & (\inst11|inst2~q  & (\inst11|inst1~q  & \inst11|insta~q )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst1~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal1~0 .lut_mask = 16'h4000;
defparam \inst96|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneiii_lcell_comb \inst96|Equal1 (
// Equation(s):
// \inst96|Equal1~combout  = LCELL((\inst96|Equal1~0_combout  & (\inst11|inst~q  & \inst11|inst3~q )))

	.dataa(gnd),
	.datab(\inst96|Equal1~0_combout ),
	.datac(\inst11|inst~q ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|Equal1~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal1 .lut_mask = 16'hC000;
defparam \inst96|Equal1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneiii_lcell_comb \inst96|W_B~16 (
// Equation(s):
// \inst96|W_B~16_combout  = (\inst96|Equal13~1_combout  & ((\inst12|inst3|T [3]) # ((\inst12|inst3|T [1]) # (\inst12|inst3|T [5]))))

	.dataa(\inst96|Equal13~1_combout ),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst3|T [5]),
	.cin(gnd),
	.combout(\inst96|W_B~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~16 .lut_mask = 16'hAAA8;
defparam \inst96|W_B~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cycloneiii_lcell_comb \inst2|Equal13~5 (
// Equation(s):
// \inst2|Equal13~5_combout  = (!\inst17|R[12]~3_combout  & (!\inst17|R[13]~2_combout  & (!\inst17|R[14]~1_combout  & \inst2|Equal12~0_combout )))

	.dataa(\inst17|R[12]~3_combout ),
	.datab(\inst17|R[13]~2_combout ),
	.datac(\inst17|R[14]~1_combout ),
	.datad(\inst2|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal13~5 .lut_mask = 16'h0100;
defparam \inst2|Equal13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneiii_lcell_comb \inst2|Rout[13]~158 (
// Equation(s):
// \inst2|Rout[13]~158_combout  = (!\inst17|R[6]~11_combout  & (\inst2|Equal4~0_combout  & (\inst96|W_B~13_combout  & \inst2|Equal1~1_combout )))

	.dataa(\inst17|R[6]~11_combout ),
	.datab(\inst2|Equal4~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~158 .lut_mask = 16'h4000;
defparam \inst2|Rout[13]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneiii_lcell_comb \inst2|Reg_CX~39 (
// Equation(s):
// \inst2|Reg_CX~39_combout  = (\inst2|Equal14~0_combout  & (((\inst4|inst|73~6_combout )))) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & (\inst4|inst1|73~5_combout )) # (!\inst96|W_B~13_combout  & ((\inst4|inst|73~6_combout )))))

	.dataa(\inst2|Equal14~0_combout ),
	.datab(\inst4|inst1|73~5_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst4|inst|73~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~39 .lut_mask = 16'hEF40;
defparam \inst2|Reg_CX~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneiii_lcell_comb \inst2|Reg_DX~41 (
// Equation(s):
// \inst2|Reg_DX~41_combout  = (\inst96|W_B~13_combout  & ((\inst2|Equal13~4_combout  & (\inst4|inst|73~6_combout )) # (!\inst2|Equal13~4_combout  & ((\inst4|inst1|73~5_combout ))))) # (!\inst96|W_B~13_combout  & (\inst4|inst|73~6_combout ))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst4|inst|73~6_combout ),
	.datac(\inst4|inst1|73~5_combout ),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~41 .lut_mask = 16'hCCE4;
defparam \inst2|Reg_DX~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneiii_lcell_comb \inst2|Reg_AX~43 (
// Equation(s):
// \inst2|Reg_AX~43_combout  = (\inst2|Equal16~0_combout  & (\inst4|inst1|73~5_combout )) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & (\inst4|inst1|73~5_combout )) # (!\inst96|W_B~13_combout  & ((\inst4|inst|73~6_combout )))))

	.dataa(\inst4|inst1|73~5_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst4|inst|73~6_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~43 .lut_mask = 16'hAAB8;
defparam \inst2|Reg_AX~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneiii_lcell_comb \inst2|Reg_DX~44 (
// Equation(s):
// \inst2|Reg_DX~44_combout  = ((\inst2|Reg_DX[3]~32_combout  & (\inst4|inst|71~4_combout )) # (!\inst2|Reg_DX[3]~32_combout  & ((\inst4|inst1|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|71~4_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst2|Reg_DX[3]~32_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~44 .lut_mask = 16'hBBF3;
defparam \inst2|Reg_DX~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneiii_lcell_comb \inst2|Reg_CX~43 (
// Equation(s):
// \inst2|Reg_CX~43_combout  = ((\inst2|Reg_CX[12]~28_combout  & (\inst4|inst1|71~4_combout )) # (!\inst2|Reg_CX[12]~28_combout  & ((\inst4|inst|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~28_combout ),
	.datab(\inst4|inst1|71~4_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst|71~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~43 .lut_mask = 16'hDF8F;
defparam \inst2|Reg_CX~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneiii_lcell_comb \inst2|Reg_BX~34 (
// Equation(s):
// \inst2|Reg_BX~34_combout  = (\inst2|Reg_BX[15]~16_combout  & (((\inst4|inst1|68~6_combout )))) # (!\inst2|Reg_BX[15]~16_combout  & (((\inst4|inst|68~4_combout )) # (!\inst4|inst1|74~7_combout )))

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|68~6_combout ),
	.datad(\inst4|inst|68~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~34 .lut_mask = 16'hF5B1;
defparam \inst2|Reg_BX~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneiii_lcell_comb \inst2|Reg_CX~46 (
// Equation(s):
// \inst2|Reg_CX~46_combout  = ((\inst2|Reg_CX[12]~28_combout  & ((\inst4|inst1|68~5_combout ))) # (!\inst2|Reg_CX[12]~28_combout  & (\inst4|inst|68~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~28_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst|68~4_combout ),
	.datad(\inst4|inst1|68~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~46 .lut_mask = 16'hFB73;
defparam \inst2|Reg_CX~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneiii_lcell_comb \inst2|Reg_DX~48 (
// Equation(s):
// \inst2|Reg_DX~48_combout  = ((\inst2|Reg_DX[8]~30_combout  & (\inst4|inst1|68~5_combout )) # (!\inst2|Reg_DX[8]~30_combout  & ((\inst4|inst|68~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|68~5_combout ),
	.datab(\inst2|Reg_DX[8]~30_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst|68~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~48 .lut_mask = 16'hBF8F;
defparam \inst2|Reg_DX~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneiii_lcell_comb \inst2|Reg_AX~51 (
// Equation(s):
// \inst2|Reg_AX~51_combout  = ((\inst2|Reg_AX[4]~35_combout  & ((\inst4|inst|68~4_combout ))) # (!\inst2|Reg_AX[4]~35_combout  & (\inst4|inst1|68~5_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_AX[4]~35_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|68~5_combout ),
	.datad(\inst4|inst|68~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~51 .lut_mask = 16'hFB73;
defparam \inst2|Reg_AX~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneiii_lcell_comb \inst2|Reg_DX~51 (
// Equation(s):
// \inst2|Reg_DX~51_combout  = ((\inst2|Reg_DX[8]~30_combout  & ((\inst4|inst1|67~4_combout ))) # (!\inst2|Reg_DX[8]~30_combout  & (\inst4|inst|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|67~4_combout ),
	.datab(\inst2|Reg_DX[8]~30_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst1|67~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~51 .lut_mask = 16'hEF2F;
defparam \inst2|Reg_DX~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneiii_lcell_comb \inst2|Reg_AX~53 (
// Equation(s):
// \inst2|Reg_AX~53_combout  = ((\inst2|Reg_AX[4]~35_combout  & ((\inst4|inst|67~4_combout ))) # (!\inst2|Reg_AX[4]~35_combout  & (\inst4|inst1|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_AX[4]~35_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|67~4_combout ),
	.datad(\inst4|inst|67~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~53 .lut_mask = 16'hFB73;
defparam \inst2|Reg_AX~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiii_clkctrl \inst96|WE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|WE~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|WE~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|WE~clkctrl .clock_type = "global clock";
defparam \inst96|WE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneiii_clkctrl \inst96|BUS_MDR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|BUS_MDR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|BUS_MDR~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|BUS_MDR~clkctrl .clock_type = "global clock";
defparam \inst96|BUS_MDR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiii_clkctrl \inst96|IBUS_SR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_SR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_SR~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_SR~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_SR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiii_clkctrl \inst96|IBUS_RBL~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_RBL~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_RBL~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_RBL~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_RBL~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiii_clkctrl \inst96|IBUS_PC~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_PC~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_PC~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_PC~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_PC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \inst96|IBUS_MAR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_MAR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_MAR~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_MAR~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_MAR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiii_clkctrl \inst96|IBUS_IR~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_IR~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_IR~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_IR~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_IR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N6
cycloneiii_lcell_comb \inst2|Reg_BP[13]~feeder (
// Equation(s):
// \inst2|Reg_BP[13]~feeder_combout  = \inst4|inst1|72~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BP[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BP[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg_BP[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N8
cycloneiii_lcell_comb \inst2|Reg_BP[11]~feeder (
// Equation(s):
// \inst2|Reg_BP[11]~feeder_combout  = \inst4|inst1|70~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst1|70~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_BP[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BP[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|Reg_BP[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneiii_lcell_comb \inst2|Reg_DI[0]~feeder (
// Equation(s):
// \inst2|Reg_DI[0]~feeder_combout  = \inst4|inst|67~5_combout 

	.dataa(gnd),
	.datab(\inst4|inst|67~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_DI[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[0]~feeder .lut_mask = 16'hCCCC;
defparam \inst2|Reg_DI[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneiii_lcell_comb \inst2|Reg_DI[2]~feeder (
// Equation(s):
// \inst2|Reg_DI[2]~feeder_combout  = \inst4|inst|69~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|69~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DI[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg_DI[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneiii_lcell_comb \inst2|Reg_SI[2]~feeder (
// Equation(s):
// \inst2|Reg_SI[2]~feeder_combout  = \inst4|inst|69~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|69~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_SI[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_SI[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg_SI[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneiii_lcell_comb \inst2|Reg_DI[4]~feeder (
// Equation(s):
// \inst2|Reg_DI[4]~feeder_combout  = \inst4|inst|71~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|71~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DI[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg_DI[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneiii_io_obuf \IBUS[15]~output (
	.i(\inst4|inst1|74~9_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[15]~output .bus_hold = "false";
defparam \IBUS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N9
cycloneiii_io_obuf \IBUS[14]~output (
	.i(\inst4|inst1|73~6_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[14]~output .bus_hold = "false";
defparam \IBUS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneiii_io_obuf \IBUS[13]~output (
	.i(\inst4|inst1|72~6_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[13]~output .bus_hold = "false";
defparam \IBUS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneiii_io_obuf \IBUS[12]~output (
	.i(\inst4|inst1|71~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[12]~output .bus_hold = "false";
defparam \IBUS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneiii_io_obuf \IBUS[11]~output (
	.i(\inst4|inst1|70~6_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[11]~output .bus_hold = "false";
defparam \IBUS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneiii_io_obuf \IBUS[10]~output (
	.i(\inst4|inst1|69~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[10]~output .bus_hold = "false";
defparam \IBUS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneiii_io_obuf \IBUS[9]~output (
	.i(\inst4|inst1|68~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[9]~output .bus_hold = "false";
defparam \IBUS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneiii_io_obuf \IBUS[8]~output (
	.i(\inst4|inst1|67~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[8]~output .bus_hold = "false";
defparam \IBUS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneiii_io_obuf \IBUS[7]~output (
	.i(\inst4|inst|74~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[7]~output .bus_hold = "false";
defparam \IBUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiii_io_obuf \IBUS[6]~output (
	.i(\inst4|inst|73~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[6]~output .bus_hold = "false";
defparam \IBUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneiii_io_obuf \IBUS[5]~output (
	.i(\inst4|inst|72~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[5]~output .bus_hold = "false";
defparam \IBUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N2
cycloneiii_io_obuf \IBUS[4]~output (
	.i(\inst4|inst|71~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[4]~output .bus_hold = "false";
defparam \IBUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N16
cycloneiii_io_obuf \IBUS[3]~output (
	.i(\inst4|inst|70~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[3]~output .bus_hold = "false";
defparam \IBUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneiii_io_obuf \IBUS[2]~output (
	.i(\inst4|inst|69~5_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[2]~output .bus_hold = "false";
defparam \IBUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneiii_io_obuf \IBUS[1]~output (
	.i(\inst4|inst|68~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[1]~output .bus_hold = "false";
defparam \IBUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N16
cycloneiii_io_obuf \IBUS[0]~output (
	.i(\inst4|inst|67~4_combout ),
	.oe(\inst4|inst1|74~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS[0]~output .bus_hold = "false";
defparam \IBUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N23
cycloneiii_io_obuf \DBUS[15]~output (
	.i(\inst24|inst5|inst1|74~4_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[15]~output .bus_hold = "false";
defparam \DBUS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N2
cycloneiii_io_obuf \DBUS[14]~output (
	.i(\inst24|inst5|inst1|73~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[14]~output .bus_hold = "false";
defparam \DBUS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneiii_io_obuf \DBUS[13]~output (
	.i(\inst24|inst5|inst1|72~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[13]~output .bus_hold = "false";
defparam \DBUS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N23
cycloneiii_io_obuf \DBUS[12]~output (
	.i(\inst24|inst5|inst1|71~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[12]~output .bus_hold = "false";
defparam \DBUS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N16
cycloneiii_io_obuf \DBUS[11]~output (
	.i(\inst24|inst5|inst1|70~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[11]~output .bus_hold = "false";
defparam \DBUS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneiii_io_obuf \DBUS[10]~output (
	.i(\inst24|inst5|inst1|69~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[10]~output .bus_hold = "false";
defparam \DBUS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N9
cycloneiii_io_obuf \DBUS[9]~output (
	.i(\inst24|inst5|inst1|68~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[9]~output .bus_hold = "false";
defparam \DBUS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N2
cycloneiii_io_obuf \DBUS[8]~output (
	.i(\inst24|inst5|inst1|67~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[8]~output .bus_hold = "false";
defparam \DBUS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N23
cycloneiii_io_obuf \DBUS[7]~output (
	.i(\inst24|inst5|inst|74~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[7]~output .bus_hold = "false";
defparam \DBUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneiii_io_obuf \DBUS[6]~output (
	.i(\inst24|inst5|inst|73~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[6]~output .bus_hold = "false";
defparam \DBUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneiii_io_obuf \DBUS[5]~output (
	.i(\inst24|inst5|inst|72~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[5]~output .bus_hold = "false";
defparam \DBUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N9
cycloneiii_io_obuf \DBUS[4]~output (
	.i(\inst24|inst5|inst|71~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[4]~output .bus_hold = "false";
defparam \DBUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneiii_io_obuf \DBUS[3]~output (
	.i(\inst24|inst5|inst|70~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[3]~output .bus_hold = "false";
defparam \DBUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N16
cycloneiii_io_obuf \DBUS[2]~output (
	.i(\inst24|inst5|inst|69~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[2]~output .bus_hold = "false";
defparam \DBUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N16
cycloneiii_io_obuf \DBUS[1]~output (
	.i(\inst24|inst5|inst|68~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[1]~output .bus_hold = "false";
defparam \DBUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N16
cycloneiii_io_obuf \DBUS[0]~output (
	.i(\inst24|inst5|inst|67~2_combout ),
	.oe(\inst24|inst5|inst1|74~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DBUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DBUS[0]~output .bus_hold = "false";
defparam \DBUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneiii_io_obuf \ABUS[15]~output (
	.i(\inst15|inst33|12~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[15]~output .bus_hold = "false";
defparam \ABUS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiii_io_obuf \ABUS[14]~output (
	.i(\inst15|inst33|13~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[14]~output .bus_hold = "false";
defparam \ABUS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cycloneiii_io_obuf \ABUS[13]~output (
	.i(\inst15|inst33|14~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[13]~output .bus_hold = "false";
defparam \ABUS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneiii_io_obuf \ABUS[12]~output (
	.i(\inst15|inst33|15~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[12]~output .bus_hold = "false";
defparam \ABUS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneiii_io_obuf \ABUS[11]~output (
	.i(\inst15|inst33|16~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[11]~output .bus_hold = "false";
defparam \ABUS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N2
cycloneiii_io_obuf \ABUS[10]~output (
	.i(\inst15|inst33|17~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[10]~output .bus_hold = "false";
defparam \ABUS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N23
cycloneiii_io_obuf \ABUS[9]~output (
	.i(\inst15|inst33|18~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[9]~output .bus_hold = "false";
defparam \ABUS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y10_N23
cycloneiii_io_obuf \ABUS[8]~output (
	.i(\inst15|inst33|19~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[8]~output .bus_hold = "false";
defparam \ABUS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneiii_io_obuf \ABUS[7]~output (
	.i(\inst15|inst2|12~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[7]~output .bus_hold = "false";
defparam \ABUS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneiii_io_obuf \ABUS[6]~output (
	.i(\inst15|inst2|13~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[6]~output .bus_hold = "false";
defparam \ABUS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiii_io_obuf \ABUS[5]~output (
	.i(\inst15|inst2|14~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[5]~output .bus_hold = "false";
defparam \ABUS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
cycloneiii_io_obuf \ABUS[4]~output (
	.i(\inst15|inst2|15~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[4]~output .bus_hold = "false";
defparam \ABUS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N9
cycloneiii_io_obuf \ABUS[3]~output (
	.i(\inst15|inst2|16~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[3]~output .bus_hold = "false";
defparam \ABUS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N16
cycloneiii_io_obuf \ABUS[2]~output (
	.i(\inst15|inst2|17~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[2]~output .bus_hold = "false";
defparam \ABUS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N16
cycloneiii_io_obuf \ABUS[1]~output (
	.i(\inst15|inst2|18~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[1]~output .bus_hold = "false";
defparam \ABUS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneiii_io_obuf \ABUS[0]~output (
	.i(\inst15|inst2|19~q ),
	.oe(\inst96|MAR_ABUS~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ABUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ABUS[0]~output .bus_hold = "false";
defparam \ABUS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y22_N9
cycloneiii_io_obuf \FI~output (
	.i(!\inst12|inst2|FI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FI~output_o ),
	.obar());
// synopsys translate_off
defparam \FI~output .bus_hold = "false";
defparam \FI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneiii_io_obuf \DST~output (
	.i(\inst12|inst2|DST~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DST~output_o ),
	.obar());
// synopsys translate_off
defparam \DST~output .bus_hold = "false";
defparam \DST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N2
cycloneiii_io_obuf \SRC~output (
	.i(\inst12|inst2|SRC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRC~output_o ),
	.obar());
// synopsys translate_off
defparam \SRC~output .bus_hold = "false";
defparam \SRC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N16
cycloneiii_io_obuf \EXC~output (
	.i(\inst12|inst2|EXC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXC~output_o ),
	.obar());
// synopsys translate_off
defparam \EXC~output .bus_hold = "false";
defparam \EXC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneiii_io_obuf \INT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INT~output_o ),
	.obar());
// synopsys translate_off
defparam \INT~output .bus_hold = "false";
defparam \INT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \CLK~output (
	.i(!\inst12|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \CLK~output .bus_hold = "false";
defparam \CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N23
cycloneiii_io_obuf \OpCode[5]~output (
	.i(\inst11|insta~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[5]~output .bus_hold = "false";
defparam \OpCode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneiii_io_obuf \OpCode[4]~output (
	.i(\inst11|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[4]~output .bus_hold = "false";
defparam \OpCode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N16
cycloneiii_io_obuf \OpCode[3]~output (
	.i(\inst11|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[3]~output .bus_hold = "false";
defparam \OpCode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneiii_io_obuf \OpCode[2]~output (
	.i(\inst11|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[2]~output .bus_hold = "false";
defparam \OpCode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N9
cycloneiii_io_obuf \OpCode[1]~output (
	.i(\inst11|inst4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[1]~output .bus_hold = "false";
defparam \OpCode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneiii_io_obuf \OpCode[0]~output (
	.i(\inst11|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OpCode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OpCode[0]~output .bus_hold = "false";
defparam \OpCode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiii_io_obuf \IBUS_IR~output (
	.i(\inst96|IBUS_IR~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_IR~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_IR~output .bus_hold = "false";
defparam \IBUS_IR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneiii_io_obuf \ALU_IBUS~output (
	.i(\inst96|ALU_BUS~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_IBUS~output .bus_hold = "false";
defparam \ALU_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneiii_io_obuf \ADDC~output (
	.i(\inst96|ADDC~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDC~output .bus_hold = "false";
defparam \ADDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiii_io_obuf \SUBC~output (
	.i(\inst96|SUBC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SUBC~output_o ),
	.obar());
// synopsys translate_off
defparam \SUBC~output .bus_hold = "false";
defparam \SUBC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiii_io_obuf \INCAC~output (
	.i(\inst96|INCAC~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INCAC~output_o ),
	.obar());
// synopsys translate_off
defparam \INCAC~output .bus_hold = "false";
defparam \INCAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneiii_io_obuf \DECAC~output (
	.i(\inst96|DECAC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DECAC~output_o ),
	.obar());
// synopsys translate_off
defparam \DECAC~output .bus_hold = "false";
defparam \DECAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneiii_io_obuf \W_B~output (
	.i(\inst96|W_B~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\W_B~output_o ),
	.obar());
// synopsys translate_off
defparam \W_B~output .bus_hold = "false";
defparam \W_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N23
cycloneiii_io_obuf \IBUS_RA~output (
	.i(\inst96|IBUS_RA~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_RA~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_RA~output .bus_hold = "false";
defparam \IBUS_RA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N16
cycloneiii_io_obuf \IBUS_RB~output (
	.i(\inst96|IBUS_RB~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_RB~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_RB~output .bus_hold = "false";
defparam \IBUS_RB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneiii_io_obuf \MDR_DBUS~output (
	.i(\inst96|MDR_DBUS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR_DBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR_DBUS~output .bus_hold = "false";
defparam \MDR_DBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneiii_io_obuf \MDR_IBUS~output (
	.i(\inst96|MDR_IBUS~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDR_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \MDR_IBUS~output .bus_hold = "false";
defparam \MDR_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N23
cycloneiii_io_obuf \BUS_MDR~output (
	.i(\inst96|BUS_MDR~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_MDR~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_MDR~output .bus_hold = "false";
defparam \BUS_MDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N23
cycloneiii_io_obuf \I_DBUS~output (
	.i(\inst96|I_DBUS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_DBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \I_DBUS~output .bus_hold = "false";
defparam \I_DBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneiii_io_obuf \MRD~output (
	.i(\inst96|MRD~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MRD~output_o ),
	.obar());
// synopsys translate_off
defparam \MRD~output .bus_hold = "false";
defparam \MRD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneiii_io_obuf \MWR~output (
	.i(\inst96|MWR~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MWR~output_o ),
	.obar());
// synopsys translate_off
defparam \MWR~output .bus_hold = "false";
defparam \MWR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N23
cycloneiii_io_obuf \M_clk~output (
	.i(\inst96|M_clk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \M_clk~output .bus_hold = "false";
defparam \M_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneiii_io_obuf \MAR_ABUS~output (
	.i(\inst96|MAR_ABUS~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR_ABUS~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR_ABUS~output .bus_hold = "false";
defparam \MAR_ABUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N16
cycloneiii_io_obuf \MAR_IBUS~output (
	.i(\inst96|MAR_IBUS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAR_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \MAR_IBUS~output .bus_hold = "false";
defparam \MAR_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N23
cycloneiii_io_obuf \IBUS_MAR~output (
	.i(\inst96|IBUS_MAR~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_MAR~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_MAR~output .bus_hold = "false";
defparam \IBUS_MAR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneiii_io_obuf \IBUS_SR~output (
	.i(\inst96|IBUS_SR~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_SR~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_SR~output .bus_hold = "false";
defparam \IBUS_SR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneiii_io_obuf \SR_IBUS~output (
	.i(\inst96|SR_IBUS~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SR_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \SR_IBUS~output .bus_hold = "false";
defparam \SR_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N16
cycloneiii_io_obuf \R_IBUS~output (
	.i(\inst96|R_IBUS~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \R_IBUS~output .bus_hold = "false";
defparam \R_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N9
cycloneiii_io_obuf \RE~output (
	.i(\inst96|RE~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RE~output_o ),
	.obar());
// synopsys translate_off
defparam \RE~output .bus_hold = "false";
defparam \RE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiii_io_obuf \WE~output (
	.i(\inst96|WE~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneiii_io_obuf \R[15]~output (
	.i(\inst17|R[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[15]~output .bus_hold = "false";
defparam \R[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneiii_io_obuf \R[14]~output (
	.i(\inst17|R[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[14]~output .bus_hold = "false";
defparam \R[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y53_N23
cycloneiii_io_obuf \R[13]~output (
	.i(\inst17|R[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[13]~output .bus_hold = "false";
defparam \R[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneiii_io_obuf \R[12]~output (
	.i(\inst17|R[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[12]~output .bus_hold = "false";
defparam \R[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N9
cycloneiii_io_obuf \R[11]~output (
	.i(\inst17|R[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[11]~output .bus_hold = "false";
defparam \R[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneiii_io_obuf \R[10]~output (
	.i(\inst17|R[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[10]~output .bus_hold = "false";
defparam \R[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneiii_io_obuf \R[9]~output (
	.i(\inst17|R[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[9]~output .bus_hold = "false";
defparam \R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneiii_io_obuf \R[8]~output (
	.i(\inst17|R[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[8]~output .bus_hold = "false";
defparam \R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N2
cycloneiii_io_obuf \R[7]~output (
	.i(\inst17|R[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N2
cycloneiii_io_obuf \R[6]~output (
	.i(\inst17|R[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneiii_io_obuf \R[5]~output (
	.i(\inst17|R[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneiii_io_obuf \R[4]~output (
	.i(\inst17|R[4]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneiii_io_obuf \R[3]~output (
	.i(\inst17|R[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneiii_io_obuf \R[2]~output (
	.i(\inst17|R[2]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneiii_io_obuf \R[1]~output (
	.i(\inst17|R[1]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneiii_io_obuf \R[0]~output (
	.i(\inst17|R[0]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneiii_io_obuf \T[7]~output (
	.i(\inst12|inst3|T [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[7]~output .bus_hold = "false";
defparam \T[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N2
cycloneiii_io_obuf \T[6]~output (
	.i(\inst12|inst3|T [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[6]~output .bus_hold = "false";
defparam \T[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y19_N16
cycloneiii_io_obuf \T[5]~output (
	.i(\inst12|inst3|T [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[5]~output .bus_hold = "false";
defparam \T[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneiii_io_obuf \T[4]~output (
	.i(\inst12|inst3|T [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[4]~output .bus_hold = "false";
defparam \T[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneiii_io_obuf \T[3]~output (
	.i(\inst12|inst3|T [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[3]~output .bus_hold = "false";
defparam \T[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N9
cycloneiii_io_obuf \T[2]~output (
	.i(\inst12|inst3|T [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[2]~output .bus_hold = "false";
defparam \T[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneiii_io_obuf \T[1]~output (
	.i(\inst12|inst3|T [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[1]~output .bus_hold = "false";
defparam \T[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneiii_io_obuf \T[0]~output (
	.i(!\inst12|inst3|T [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \T[0]~output .bus_hold = "false";
defparam \T[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneiii_io_obuf \IBUS_RBL~output (
	.i(\inst96|IBUS_RBL~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_RBL~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_RBL~output .bus_hold = "false";
defparam \IBUS_RBL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N9
cycloneiii_io_obuf \RBL_IBUS~output (
	.i(\inst96|RBL_IBUS~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RBL_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \RBL_IBUS~output .bus_hold = "false";
defparam \RBL_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N23
cycloneiii_io_obuf \PC_IBUS~output (
	.i(\inst96|PC_IBUS~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_IBUS~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_IBUS~output .bus_hold = "false";
defparam \PC_IBUS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneiii_io_obuf \PCplus1~output (
	.i(\inst96|PCplus1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCplus1~output_o ),
	.obar());
// synopsys translate_off
defparam \PCplus1~output .bus_hold = "false";
defparam \PCplus1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y15_N2
cycloneiii_io_obuf \IBUS_PC~output (
	.i(\inst96|IBUS_PC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IBUS_PC~output_o ),
	.obar());
// synopsys translate_off
defparam \IBUS_PC~output .bus_hold = "false";
defparam \IBUS_PC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneiii_io_obuf \zero_PC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_PC~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_PC~output .bus_hold = "false";
defparam \zero_PC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \setTp1~output (
	.i(!\inst96|Tplus1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\setTp1~output_o ),
	.obar());
// synopsys translate_off
defparam \setTp1~output .bus_hold = "false";
defparam \setTp1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N2
cycloneiii_io_obuf \A_plus[15]~output (
	.i(\inst24|inst|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[15]~output .bus_hold = "false";
defparam \A_plus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneiii_io_obuf \A_plus[14]~output (
	.i(\inst24|inst|Add0~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[14]~output .bus_hold = "false";
defparam \A_plus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneiii_io_obuf \A_plus[13]~output (
	.i(\inst24|inst|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[13]~output .bus_hold = "false";
defparam \A_plus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneiii_io_obuf \A_plus[12]~output (
	.i(\inst24|inst|Add0~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[12]~output .bus_hold = "false";
defparam \A_plus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneiii_io_obuf \A_plus[11]~output (
	.i(\inst24|inst|Add0~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[11]~output .bus_hold = "false";
defparam \A_plus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N23
cycloneiii_io_obuf \A_plus[10]~output (
	.i(\inst24|inst|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[10]~output .bus_hold = "false";
defparam \A_plus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N2
cycloneiii_io_obuf \A_plus[9]~output (
	.i(\inst24|inst|Add0~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[9]~output .bus_hold = "false";
defparam \A_plus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneiii_io_obuf \A_plus[8]~output (
	.i(\inst24|inst|Add0~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[8]~output .bus_hold = "false";
defparam \A_plus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneiii_io_obuf \A_plus[7]~output (
	.i(\inst24|inst|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[7]~output .bus_hold = "false";
defparam \A_plus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneiii_io_obuf \A_plus[6]~output (
	.i(\inst24|inst|Add0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[6]~output .bus_hold = "false";
defparam \A_plus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneiii_io_obuf \A_plus[5]~output (
	.i(\inst24|inst|Add0~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[5]~output .bus_hold = "false";
defparam \A_plus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneiii_io_obuf \A_plus[4]~output (
	.i(\inst24|inst|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[4]~output .bus_hold = "false";
defparam \A_plus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneiii_io_obuf \A_plus[3]~output (
	.i(\inst24|inst|Add0~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[3]~output .bus_hold = "false";
defparam \A_plus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneiii_io_obuf \A_plus[2]~output (
	.i(\inst24|inst|Add0~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[2]~output .bus_hold = "false";
defparam \A_plus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneiii_io_obuf \A_plus[1]~output (
	.i(\inst24|inst|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[1]~output .bus_hold = "false";
defparam \A_plus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N9
cycloneiii_io_obuf \A_plus[0]~output (
	.i(\inst24|inst|A_plus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_plus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_plus[0]~output .bus_hold = "false";
defparam \A_plus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N2
cycloneiii_io_obuf \cnt[3]~output (
	.i(\inst96|cnt [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[3]~output .bus_hold = "false";
defparam \cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N2
cycloneiii_io_obuf \cnt[2]~output (
	.i(\inst96|cnt [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[2]~output .bus_hold = "false";
defparam \cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneiii_io_obuf \cnt[1]~output (
	.i(\inst96|cnt [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[1]~output .bus_hold = "false";
defparam \cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneiii_io_obuf \cnt[0]~output (
	.i(\inst96|cnt [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cnt[0]~output .bus_hold = "false";
defparam \cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cycloneiii_io_obuf \jieguo[15]~output (
	.i(\inst|inst5|11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[15]~output .bus_hold = "false";
defparam \jieguo[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N23
cycloneiii_io_obuf \jieguo[14]~output (
	.i(\inst|inst5|10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[14]~output .bus_hold = "false";
defparam \jieguo[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiii_io_obuf \jieguo[13]~output (
	.i(\inst|inst5|6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[13]~output .bus_hold = "false";
defparam \jieguo[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N23
cycloneiii_io_obuf \jieguo[12]~output (
	.i(\inst|inst5|1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[12]~output .bus_hold = "false";
defparam \jieguo[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneiii_io_obuf \jieguo[11]~output (
	.i(\inst|inst5|26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[11]~output .bus_hold = "false";
defparam \jieguo[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneiii_io_obuf \jieguo[10]~output (
	.i(\inst|inst5|27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[10]~output .bus_hold = "false";
defparam \jieguo[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N16
cycloneiii_io_obuf \jieguo[9]~output (
	.i(\inst|inst5|31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[9]~output .bus_hold = "false";
defparam \jieguo[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N2
cycloneiii_io_obuf \jieguo[8]~output (
	.i(\inst|inst5|36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[8]~output .bus_hold = "false";
defparam \jieguo[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N23
cycloneiii_io_obuf \jieguo[7]~output (
	.i(\inst|inst6|11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[7]~output .bus_hold = "false";
defparam \jieguo[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneiii_io_obuf \jieguo[6]~output (
	.i(\inst|inst6|10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[6]~output .bus_hold = "false";
defparam \jieguo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N9
cycloneiii_io_obuf \jieguo[5]~output (
	.i(\inst|inst6|6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[5]~output .bus_hold = "false";
defparam \jieguo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneiii_io_obuf \jieguo[4]~output (
	.i(\inst|inst6|1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[4]~output .bus_hold = "false";
defparam \jieguo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y9_N16
cycloneiii_io_obuf \jieguo[3]~output (
	.i(\inst|inst6|26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[3]~output .bus_hold = "false";
defparam \jieguo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneiii_io_obuf \jieguo[2]~output (
	.i(\inst|inst6|27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[2]~output .bus_hold = "false";
defparam \jieguo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N2
cycloneiii_io_obuf \jieguo[1]~output (
	.i(\inst|inst6|31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[1]~output .bus_hold = "false";
defparam \jieguo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneiii_io_obuf \jieguo[0]~output (
	.i(\inst|inst6|36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jieguo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \jieguo[0]~output .bus_hold = "false";
defparam \jieguo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneiii_io_obuf \R_DATA[15]~output (
	.i(\inst2|Rout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[15]~output .bus_hold = "false";
defparam \R_DATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N23
cycloneiii_io_obuf \R_DATA[14]~output (
	.i(\inst2|Rout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[14]~output .bus_hold = "false";
defparam \R_DATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneiii_io_obuf \R_DATA[13]~output (
	.i(\inst2|Rout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[13]~output .bus_hold = "false";
defparam \R_DATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N16
cycloneiii_io_obuf \R_DATA[12]~output (
	.i(\inst2|Rout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[12]~output .bus_hold = "false";
defparam \R_DATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N16
cycloneiii_io_obuf \R_DATA[11]~output (
	.i(\inst2|Rout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[11]~output .bus_hold = "false";
defparam \R_DATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneiii_io_obuf \R_DATA[10]~output (
	.i(\inst2|Rout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[10]~output .bus_hold = "false";
defparam \R_DATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneiii_io_obuf \R_DATA[9]~output (
	.i(\inst2|Rout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[9]~output .bus_hold = "false";
defparam \R_DATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N16
cycloneiii_io_obuf \R_DATA[8]~output (
	.i(\inst2|Rout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[8]~output .bus_hold = "false";
defparam \R_DATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneiii_io_obuf \R_DATA[7]~output (
	.i(\inst2|Rout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[7]~output .bus_hold = "false";
defparam \R_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N16
cycloneiii_io_obuf \R_DATA[6]~output (
	.i(\inst2|Rout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[6]~output .bus_hold = "false";
defparam \R_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiii_io_obuf \R_DATA[5]~output (
	.i(\inst2|Rout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[5]~output .bus_hold = "false";
defparam \R_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneiii_io_obuf \R_DATA[4]~output (
	.i(\inst2|Rout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[4]~output .bus_hold = "false";
defparam \R_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneiii_io_obuf \R_DATA[3]~output (
	.i(\inst2|Rout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[3]~output .bus_hold = "false";
defparam \R_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \R_DATA[2]~output (
	.i(\inst2|Rout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[2]~output .bus_hold = "false";
defparam \R_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y12_N23
cycloneiii_io_obuf \R_DATA[1]~output (
	.i(\inst2|Rout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[1]~output .bus_hold = "false";
defparam \R_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y53_N23
cycloneiii_io_obuf \R_DATA[0]~output (
	.i(\inst2|Rout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R_DATA[0]~output .bus_hold = "false";
defparam \R_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiii_io_obuf \ra[15]~output (
	.i(\inst6|inst1|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[15]~output .bus_hold = "false";
defparam \ra[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneiii_io_obuf \ra[14]~output (
	.i(\inst6|inst1|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[14]~output .bus_hold = "false";
defparam \ra[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneiii_io_obuf \ra[13]~output (
	.i(\inst6|inst1|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[13]~output .bus_hold = "false";
defparam \ra[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneiii_io_obuf \ra[12]~output (
	.i(\inst6|inst1|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[12]~output .bus_hold = "false";
defparam \ra[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N9
cycloneiii_io_obuf \ra[11]~output (
	.i(\inst6|inst1|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[11]~output .bus_hold = "false";
defparam \ra[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneiii_io_obuf \ra[10]~output (
	.i(\inst6|inst1|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[10]~output .bus_hold = "false";
defparam \ra[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneiii_io_obuf \ra[9]~output (
	.i(\inst6|inst1|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[9]~output .bus_hold = "false";
defparam \ra[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneiii_io_obuf \ra[8]~output (
	.i(\inst6|inst1|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[8]~output .bus_hold = "false";
defparam \ra[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiii_io_obuf \ra[7]~output (
	.i(\inst6|inst|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[7]~output .bus_hold = "false";
defparam \ra[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneiii_io_obuf \ra[6]~output (
	.i(\inst6|inst|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[6]~output .bus_hold = "false";
defparam \ra[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneiii_io_obuf \ra[5]~output (
	.i(\inst6|inst|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[5]~output .bus_hold = "false";
defparam \ra[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneiii_io_obuf \ra[4]~output (
	.i(\inst6|inst|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[4]~output .bus_hold = "false";
defparam \ra[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneiii_io_obuf \ra[3]~output (
	.i(\inst6|inst|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[3]~output .bus_hold = "false";
defparam \ra[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y32_N16
cycloneiii_io_obuf \ra[2]~output (
	.i(\inst6|inst|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[2]~output .bus_hold = "false";
defparam \ra[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y53_N23
cycloneiii_io_obuf \ra[1]~output (
	.i(\inst6|inst|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[1]~output .bus_hold = "false";
defparam \ra[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneiii_io_obuf \ra[0]~output (
	.i(\inst6|inst|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ra[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ra[0]~output .bus_hold = "false";
defparam \ra[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneiii_io_obuf \rb[15]~output (
	.i(\inst7|inst1|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[15]~output .bus_hold = "false";
defparam \rb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N16
cycloneiii_io_obuf \rb[14]~output (
	.i(\inst7|inst1|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[14]~output .bus_hold = "false";
defparam \rb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneiii_io_obuf \rb[13]~output (
	.i(\inst7|inst1|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[13]~output .bus_hold = "false";
defparam \rb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N9
cycloneiii_io_obuf \rb[12]~output (
	.i(\inst7|inst1|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[12]~output .bus_hold = "false";
defparam \rb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneiii_io_obuf \rb[11]~output (
	.i(\inst7|inst1|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[11]~output .bus_hold = "false";
defparam \rb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneiii_io_obuf \rb[10]~output (
	.i(\inst7|inst1|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[10]~output .bus_hold = "false";
defparam \rb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneiii_io_obuf \rb[9]~output (
	.i(\inst7|inst1|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[9]~output .bus_hold = "false";
defparam \rb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiii_io_obuf \rb[8]~output (
	.i(\inst7|inst1|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[8]~output .bus_hold = "false";
defparam \rb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneiii_io_obuf \rb[7]~output (
	.i(\inst7|inst|12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[7]~output .bus_hold = "false";
defparam \rb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N2
cycloneiii_io_obuf \rb[6]~output (
	.i(\inst7|inst|13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[6]~output .bus_hold = "false";
defparam \rb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N2
cycloneiii_io_obuf \rb[5]~output (
	.i(\inst7|inst|14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[5]~output .bus_hold = "false";
defparam \rb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneiii_io_obuf \rb[4]~output (
	.i(\inst7|inst|15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[4]~output .bus_hold = "false";
defparam \rb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N16
cycloneiii_io_obuf \rb[3]~output (
	.i(\inst7|inst|16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[3]~output .bus_hold = "false";
defparam \rb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneiii_io_obuf \rb[2]~output (
	.i(\inst7|inst|17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[2]~output .bus_hold = "false";
defparam \rb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneiii_io_obuf \rb[1]~output (
	.i(\inst7|inst|18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[1]~output .bus_hold = "false";
defparam \rb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneiii_io_obuf \rb[0]~output (
	.i(\inst7|inst|19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rb[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rb[0]~output .bus_hold = "false";
defparam \rb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneiii_io_obuf \temp[47]~output (
	.i(!\inst96|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[47]~output .bus_hold = "false";
defparam \temp[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N9
cycloneiii_io_obuf \temp[46]~output (
	.i(!\inst96|WideNor39~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[46]~output .bus_hold = "false";
defparam \temp[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneiii_io_obuf \temp[45]~output (
	.i(!\inst96|WideNor49~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[45]~output .bus_hold = "false";
defparam \temp[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N2
cycloneiii_io_obuf \temp[44]~output (
	.i(!\inst96|WideNor54~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[44]~output .bus_hold = "false";
defparam \temp[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneiii_io_obuf \temp[43]~output (
	.i(!\inst96|WideNor44~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[43]~output .bus_hold = "false";
defparam \temp[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N9
cycloneiii_io_obuf \temp[42]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[42]~output .bus_hold = "false";
defparam \temp[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneiii_io_obuf \temp[41]~output (
	.i(\inst96|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[41]~output .bus_hold = "false";
defparam \temp[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneiii_io_obuf \temp[40]~output (
	.i(!\inst96|temp[40]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[40]~output .bus_hold = "false";
defparam \temp[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N9
cycloneiii_io_obuf \temp[39]~output (
	.i(\inst96|WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[39]~output .bus_hold = "false";
defparam \temp[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y17_N23
cycloneiii_io_obuf \temp[38]~output (
	.i(\inst96|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[38]~output .bus_hold = "false";
defparam \temp[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N23
cycloneiii_io_obuf \temp[37]~output (
	.i(\inst96|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[37]~output .bus_hold = "false";
defparam \temp[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneiii_io_obuf \temp[36]~output (
	.i(\inst96|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[36]~output .bus_hold = "false";
defparam \temp[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneiii_io_obuf \temp[35]~output (
	.i(\inst96|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[35]~output .bus_hold = "false";
defparam \temp[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneiii_io_obuf \temp[34]~output (
	.i(\inst96|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[34]~output .bus_hold = "false";
defparam \temp[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneiii_io_obuf \temp[33]~output (
	.i(\inst96|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[33]~output .bus_hold = "false";
defparam \temp[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneiii_io_obuf \temp[32]~output (
	.i(\inst96|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[32]~output .bus_hold = "false";
defparam \temp[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneiii_io_obuf \temp[31]~output (
	.i(\inst96|WideOr9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[31]~output .bus_hold = "false";
defparam \temp[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneiii_io_obuf \temp[30]~output (
	.i(\inst96|WideOr10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[30]~output .bus_hold = "false";
defparam \temp[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneiii_io_obuf \temp[29]~output (
	.i(\inst96|WideOr11~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[29]~output .bus_hold = "false";
defparam \temp[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneiii_io_obuf \temp[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[28]~output .bus_hold = "false";
defparam \temp[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneiii_io_obuf \temp[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[27]~output .bus_hold = "false";
defparam \temp[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N9
cycloneiii_io_obuf \temp[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[26]~output .bus_hold = "false";
defparam \temp[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N16
cycloneiii_io_obuf \temp[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[25]~output .bus_hold = "false";
defparam \temp[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneiii_io_obuf \temp[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[24]~output .bus_hold = "false";
defparam \temp[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneiii_io_obuf \temp[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[23]~output .bus_hold = "false";
defparam \temp[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \temp[22]~output (
	.i(\inst96|WideOr12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[22]~output .bus_hold = "false";
defparam \temp[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N23
cycloneiii_io_obuf \temp[21]~output (
	.i(!\inst96|WideOr12~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[21]~output .bus_hold = "false";
defparam \temp[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N9
cycloneiii_io_obuf \temp[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[20]~output .bus_hold = "false";
defparam \temp[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneiii_io_obuf \temp[19]~output (
	.i(\inst96|WideOr14~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[19]~output .bus_hold = "false";
defparam \temp[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneiii_io_obuf \temp[18]~output (
	.i(!\inst96|WideNor1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[18]~output .bus_hold = "false";
defparam \temp[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneiii_io_obuf \temp[17]~output (
	.i(\inst96|WideOr15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[17]~output .bus_hold = "false";
defparam \temp[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneiii_io_obuf \temp[16]~output (
	.i(!\inst96|WideOr7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[16]~output .bus_hold = "false";
defparam \temp[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneiii_io_obuf \temp[15]~output (
	.i(!\inst96|temp[15]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[15]~output .bus_hold = "false";
defparam \temp[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneiii_io_obuf \temp[14]~output (
	.i(\inst96|WideOr17~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[14]~output .bus_hold = "false";
defparam \temp[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N2
cycloneiii_io_obuf \temp[13]~output (
	.i(!\inst96|WideOr17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[13]~output .bus_hold = "false";
defparam \temp[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N9
cycloneiii_io_obuf \temp[12]~output (
	.i(!\inst96|temp[12]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[12]~output .bus_hold = "false";
defparam \temp[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N2
cycloneiii_io_obuf \temp[11]~output (
	.i(!\inst96|WideOr17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[11]~output .bus_hold = "false";
defparam \temp[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N9
cycloneiii_io_obuf \temp[10]~output (
	.i(!\inst96|WideOr17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[10]~output .bus_hold = "false";
defparam \temp[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneiii_io_obuf \temp[9]~output (
	.i(!\inst96|temp[12]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[9]~output .bus_hold = "false";
defparam \temp[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \temp[8]~output (
	.i(!\inst96|WideOr7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[8]~output .bus_hold = "false";
defparam \temp[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneiii_io_obuf \temp[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[7]~output .bus_hold = "false";
defparam \temp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N2
cycloneiii_io_obuf \temp[6]~output (
	.i(\inst96|WideOr19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[6]~output .bus_hold = "false";
defparam \temp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N23
cycloneiii_io_obuf \temp[5]~output (
	.i(\inst96|WideOr20~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[5]~output .bus_hold = "false";
defparam \temp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneiii_io_obuf \temp[4]~output (
	.i(!\inst96|WideNor1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[4]~output .bus_hold = "false";
defparam \temp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneiii_io_obuf \temp[3]~output (
	.i(!\inst96|WideOr20~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[3]~output .bus_hold = "false";
defparam \temp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \temp[2]~output (
	.i(!\inst96|WideOr20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[2]~output .bus_hold = "false";
defparam \temp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y7_N9
cycloneiii_io_obuf \temp[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[1]~output .bus_hold = "false";
defparam \temp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N16
cycloneiii_io_obuf \temp[0]~output (
	.i(!\inst96|WideOr20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\temp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \temp[0]~output .bus_hold = "false";
defparam \temp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneiii_lcell_comb \inst96|Equal2~1 (
// Equation(s):
// \inst96|Equal2~1_combout  = (!\inst11|inst4~q  & (\inst96|Equal2~0_combout  & \inst11|inst~q ))

	.dataa(\inst11|inst4~q ),
	.datab(gnd),
	.datac(\inst96|Equal2~0_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal2~1 .lut_mask = 16'h5000;
defparam \inst96|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneiii_io_ibuf \Start~input (
	.i(Start),
	.ibar(gnd),
	.o(\Start~input_o ));
// synopsys translate_off
defparam \Start~input .bus_hold = "false";
defparam \Start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneiii_lcell_comb \inst12|inst3|T~6 (
// Equation(s):
// \inst12|inst3|T~6_combout  = (\inst12|inst3|T [3] & (!\Start~input_o  & !\inst96|Tset0~19_combout ))

	.dataa(\inst12|inst3|T [3]),
	.datab(\Start~input_o ),
	.datac(gnd),
	.datad(\inst96|Tset0~19_combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~6 .lut_mask = 16'h0022;
defparam \inst12|inst3|T~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneiii_lcell_comb \inst12|inst3|T[7]~2 (
// Equation(s):
// \inst12|inst3|T[7]~2_combout  = (\Start~input_o ) # ((\inst96|Tset0~19_combout ) # (!\inst96|Tplus1~combout ))

	.dataa(gnd),
	.datab(\Start~input_o ),
	.datac(\inst96|Tset0~19_combout ),
	.datad(\inst96|Tplus1~combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T[7]~2 .lut_mask = 16'hFCFF;
defparam \inst12|inst3|T[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N13
dffeas \inst12|inst3|T[4] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[4] .is_wysiwyg = "true";
defparam \inst12|inst3|T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneiii_lcell_comb \inst12|inst3|T~7 (
// Equation(s):
// \inst12|inst3|T~7_combout  = (\inst12|inst3|T [1] & (!\inst96|Tset0~19_combout  & !\Start~input_o ))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|Tset0~19_combout ),
	.datac(gnd),
	.datad(\Start~input_o ),
	.cin(gnd),
	.combout(\inst12|inst3|T~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~7 .lut_mask = 16'h0022;
defparam \inst12|inst3|T~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N9
dffeas \inst12|inst3|T[2] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[2] .is_wysiwyg = "true";
defparam \inst12|inst3|T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneiii_lcell_comb \inst12|inst3|T~8 (
// Equation(s):
// \inst12|inst3|T~8_combout  = (!\Start~input_o  & (\inst12|inst3|T [2] & !\inst96|Tset0~19_combout ))

	.dataa(\Start~input_o ),
	.datab(gnd),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst96|Tset0~19_combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~8 .lut_mask = 16'h0050;
defparam \inst12|inst3|T~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \inst12|inst3|T[3] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[3] .is_wysiwyg = "true";
defparam \inst12|inst3|T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneiii_lcell_comb \inst12|inst3|T~5 (
// Equation(s):
// \inst12|inst3|T~5_combout  = (\inst12|inst3|T [4] & (!\Start~input_o  & !\inst96|Tset0~19_combout ))

	.dataa(gnd),
	.datab(\inst12|inst3|T [4]),
	.datac(\Start~input_o ),
	.datad(\inst96|Tset0~19_combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~5 .lut_mask = 16'h000C;
defparam \inst12|inst3|T~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \inst12|inst3|T[5] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[5] .is_wysiwyg = "true";
defparam \inst12|inst3|T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneiii_lcell_comb \inst12|inst3|T~3 (
// Equation(s):
// \inst12|inst3|T~3_combout  = (!\Start~input_o  & (\inst12|inst3|T [5] & !\inst96|Tset0~19_combout ))

	.dataa(\Start~input_o ),
	.datab(gnd),
	.datac(\inst12|inst3|T [5]),
	.datad(\inst96|Tset0~19_combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~3 .lut_mask = 16'h0050;
defparam \inst12|inst3|T~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \inst12|inst3|T[6] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[6] .is_wysiwyg = "true";
defparam \inst12|inst3|T[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneiii_lcell_comb \inst96|cnt~1 (
// Equation(s):
// \inst96|cnt~1_combout  = (\inst96|cnt [1] & (!\inst96|Tset0~19_combout  & \inst96|Tplus1~combout ))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst96|Tplus1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|cnt~1 .lut_mask = 16'h2020;
defparam \inst96|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N21
dffeas \inst96|cnt[2] (
	.clk(\inst12|inst5~combout ),
	.d(\inst96|cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst96|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst96|cnt[2] .is_wysiwyg = "true";
defparam \inst96|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneiii_lcell_comb \inst96|Set_DST~0 (
// Equation(s):
// \inst96|Set_DST~0_combout  = (!\inst96|cnt [1] & \inst96|cnt [2])

	.dataa(gnd),
	.datab(\inst96|cnt [1]),
	.datac(gnd),
	.datad(\inst96|cnt [2]),
	.cin(gnd),
	.combout(\inst96|Set_DST~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_DST~0 .lut_mask = 16'h3300;
defparam \inst96|Set_DST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneiii_lcell_comb \inst12|inst~0 (
// Equation(s):
// \inst12|inst~0_combout  = !\inst12|inst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst~0 .lut_mask = 16'h0F0F;
defparam \inst12|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiii_clkctrl \Start~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Start~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Start~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Start~inputclkctrl .clock_type = "global clock";
defparam \Start~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \inst12|inst (
	.clk(\inst96|Equal1~combout ),
	.d(\inst12|inst~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst .is_wysiwyg = "true";
defparam \inst12|inst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N22
cycloneiii_io_ibuf \Crystal~input (
	.i(Crystal),
	.ibar(gnd),
	.o(\Crystal~input_o ));
// synopsys translate_off
defparam \Crystal~input .bus_hold = "false";
defparam \Crystal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneiii_lcell_comb \inst12|inst5 (
// Equation(s):
// \inst12|inst5~combout  = LCELL((\inst12|inst~q ) # (!\Crystal~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst~q ),
	.datad(\Crystal~input_o ),
	.cin(gnd),
	.combout(\inst12|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst5 .lut_mask = 16'hF0FF;
defparam \inst12|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneiii_lcell_comb \inst96|Set_DST (
// Equation(s):
// \inst96|Set_DST~combout  = (!\inst96|Equal12~1_combout  & (\inst96|Set_DST~0_combout  & (!\inst96|WideNor1~combout  & !\inst12|inst5~combout )))

	.dataa(\inst96|Equal12~1_combout ),
	.datab(\inst96|Set_DST~0_combout ),
	.datac(\inst96|WideNor1~combout ),
	.datad(\inst12|inst5~combout ),
	.cin(gnd),
	.combout(\inst96|Set_DST~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_DST .lut_mask = 16'h0004;
defparam \inst96|Set_DST .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneiii_lcell_comb \inst12|inst3|T~4 (
// Equation(s):
// \inst12|inst3|T~4_combout  = (!\Start~input_o  & (\inst12|inst3|T [6] & !\inst96|Tset0~19_combout ))

	.dataa(\Start~input_o ),
	.datab(\inst12|inst3|T [6]),
	.datac(gnd),
	.datad(\inst96|Tset0~19_combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~4 .lut_mask = 16'h0044;
defparam \inst12|inst3|T~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N7
dffeas \inst12|inst3|T[7] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[7] .is_wysiwyg = "true";
defparam \inst12|inst3|T[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneiii_lcell_comb \inst96|WideNor6~0 (
// Equation(s):
// \inst96|WideNor6~0_combout  = (\inst12|inst2|FI~q  & (!\inst12|inst3|T [6] & (!\inst12|inst3|T [5] & !\inst12|inst3|T [7])))

	.dataa(\inst12|inst2|FI~q ),
	.datab(\inst12|inst3|T [6]),
	.datac(\inst12|inst3|T [5]),
	.datad(\inst12|inst3|T [7]),
	.cin(gnd),
	.combout(\inst96|WideNor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~0 .lut_mask = 16'h0002;
defparam \inst96|WideNor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneiii_lcell_comb \inst12|inst3|T~1 (
// Equation(s):
// \inst12|inst3|T~1_combout  = (!\inst96|Tset0~19_combout  & (!\inst12|inst3|T [0] & !\Start~input_o ))

	.dataa(gnd),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\Start~input_o ),
	.cin(gnd),
	.combout(\inst12|inst3|T~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~1 .lut_mask = 16'h0003;
defparam \inst12|inst3|T~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N27
dffeas \inst12|inst3|T[1] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|T[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[1] .is_wysiwyg = "true";
defparam \inst12|inst3|T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneiii_lcell_comb \inst96|WideNor3~3 (
// Equation(s):
// \inst96|WideNor3~3_combout  = (\inst96|WideNor3~2_combout  & (\inst96|WideNor6~0_combout  & (\inst12|inst3|T [0] & \inst12|inst3|T [1])))

	.dataa(\inst96|WideNor3~2_combout ),
	.datab(\inst96|WideNor6~0_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|WideNor3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor3~3 .lut_mask = 16'h8000;
defparam \inst96|WideNor3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneiii_lcell_comb \inst12|inst2|DST~0 (
// Equation(s):
// \inst12|inst2|DST~0_combout  = (!\inst96|Set_SRC~combout  & (\inst96|Set_DST~combout  & !\inst96|Set_EXC~combout ))

	.dataa(gnd),
	.datab(\inst96|Set_SRC~combout ),
	.datac(\inst96|Set_DST~combout ),
	.datad(\inst96|Set_EXC~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|DST~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|DST~0 .lut_mask = 16'h0030;
defparam \inst12|inst2|DST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N9
dffeas \inst12|inst2|DST (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst2|DST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\inst12|inst2|SRC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst2|DST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst2|DST .is_wysiwyg = "true";
defparam \inst12|inst2|DST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneiii_lcell_comb \inst96|WideNor3~4 (
// Equation(s):
// \inst96|WideNor3~4_combout  = (!\inst11|inst3~q  & (\inst96|WideNor3~3_combout  & (!\inst12|inst2|SRC~q  & \inst12|inst2|DST~q )))

	.dataa(\inst11|inst3~q ),
	.datab(\inst96|WideNor3~3_combout ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|WideNor3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor3~4 .lut_mask = 16'h0400;
defparam \inst96|WideNor3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneiii_lcell_comb \inst96|Op_MOV1~0 (
// Equation(s):
// \inst96|Op_MOV1~0_combout  = (!\inst12|inst2|DST~q  & \inst12|inst2|SRC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst12|inst2|SRC~q ),
	.cin(gnd),
	.combout(\inst96|Op_MOV1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Op_MOV1~0 .lut_mask = 16'h0F00;
defparam \inst96|Op_MOV1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneiii_lcell_comb \inst96|WideOr8~0 (
// Equation(s):
// \inst96|WideOr8~0_combout  = (((!\inst96|Equal3~0_combout  & !\inst96|Equal13~1_combout )) # (!\inst96|Op_MOV1~0_combout )) # (!\inst96|WideNor2~1_combout )

	.dataa(\inst96|Equal3~0_combout ),
	.datab(\inst96|WideNor2~1_combout ),
	.datac(\inst96|Equal13~1_combout ),
	.datad(\inst96|Op_MOV1~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr8~0 .lut_mask = 16'h37FF;
defparam \inst96|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneiii_lcell_comb \inst96|WideNor35~0 (
// Equation(s):
// \inst96|WideNor35~0_combout  = (\inst11|inst2~q  & (!\inst11|inst1~q  & !\inst11|insta~q ))

	.dataa(gnd),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst1~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|WideNor35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor35~0 .lut_mask = 16'h000C;
defparam \inst96|WideNor35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneiii_lcell_comb \inst16|inst1|15~feeder (
// Equation(s):
// \inst16|inst1|15~feeder_combout  = \inst4|inst1|71~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|71~5_combout ),
	.cin(gnd),
	.combout(\inst16|inst1|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst1|15~feeder .lut_mask = 16'hFF00;
defparam \inst16|inst1|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \inst16|inst1|15 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(\inst16|inst1|15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|15 .is_wysiwyg = "true";
defparam \inst16|inst1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N20
cycloneiii_lcell_comb \inst16|inst3|36~0 (
// Equation(s):
// \inst16|inst3|36~0_combout  = (\inst16|inst1|15~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(\inst16|inst1|15~q ),
	.datac(gnd),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|36~0 .lut_mask = 16'hCCFF;
defparam \inst16|inst3|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N3
dffeas \inst15|inst33|15 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|15 .is_wysiwyg = "true";
defparam \inst15|inst33|15 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N7
dffeas \inst9|inst1|15 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|15 .is_wysiwyg = "true";
defparam \inst9|inst1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneiii_lcell_comb \inst96|Equal3~0 (
// Equation(s):
// \inst96|Equal3~0_combout  = (!\inst11|inst4~q  & (\inst96|Equal2~0_combout  & !\inst11|inst~q ))

	.dataa(\inst11|inst4~q ),
	.datab(gnd),
	.datac(\inst96|Equal2~0_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal3~0 .lut_mask = 16'h0050;
defparam \inst96|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cycloneiii_lcell_comb \inst96|Op_MOV3~0 (
// Equation(s):
// \inst96|Op_MOV3~0_combout  = (\inst96|Equal3~0_combout  & (!\inst17|D_E~combout )) # (!\inst96|Equal3~0_combout  & ((!\inst96|Equal2~1_combout )))

	.dataa(\inst17|D_E~combout ),
	.datab(gnd),
	.datac(\inst96|Equal2~1_combout ),
	.datad(\inst96|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst96|Op_MOV3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Op_MOV3~0 .lut_mask = 16'h550F;
defparam \inst96|Op_MOV3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneiii_lcell_comb \inst96|Op_MOV3 (
// Equation(s):
// \inst96|Op_MOV3~combout  = (\inst96|Equal4~3_combout  & (\inst12|inst2|DST~q )) # (!\inst96|Equal4~3_combout  & ((!\inst96|Op_MOV3~0_combout )))

	.dataa(gnd),
	.datab(\inst96|Equal4~3_combout ),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|Op_MOV3~0_combout ),
	.cin(gnd),
	.combout(\inst96|Op_MOV3~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Op_MOV3 .lut_mask = 16'hC0F3;
defparam \inst96|Op_MOV3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneiii_lcell_comb \inst96|Equal13~0 (
// Equation(s):
// \inst96|Equal13~0_combout  = (\inst11|inst~q  & (!\inst11|inst2~q  & (\inst11|inst3~q  & !\inst11|insta~q )))

	.dataa(\inst11|inst~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal13~0 .lut_mask = 16'h0020;
defparam \inst96|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneiii_lcell_comb \inst96|RBL_IBUS~1 (
// Equation(s):
// \inst96|RBL_IBUS~1_combout  = (!\inst11|inst4~q  & (\inst11|inst1~q  & (\inst12|inst3|T [4] & \inst96|Equal13~0_combout )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst1~q ),
	.datac(\inst12|inst3|T [4]),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|RBL_IBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RBL_IBUS~1 .lut_mask = 16'h4000;
defparam \inst96|RBL_IBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneiii_lcell_comb \inst96|RBL_IBUS~2 (
// Equation(s):
// \inst96|RBL_IBUS~2_combout  = (\inst96|RBL_IBUS~1_combout ) # ((!\inst12|inst3|T [0] & ((\inst96|Equal14~0_combout ) # (\inst96|Op_MOV3~combout ))))

	.dataa(\inst96|Equal14~0_combout ),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst96|Op_MOV3~combout ),
	.datad(\inst96|RBL_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst96|RBL_IBUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RBL_IBUS~2 .lut_mask = 16'hFF32;
defparam \inst96|RBL_IBUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneiii_lcell_comb \inst96|WideNor9~1 (
// Equation(s):
// \inst96|WideNor9~1_combout  = (\inst11|insta~q  & (!\inst11|inst2~q  & \inst11|inst~q ))

	.dataa(gnd),
	.datab(\inst11|insta~q ),
	.datac(\inst11|inst2~q ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|WideNor9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor9~1 .lut_mask = 16'h0C00;
defparam \inst96|WideNor9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneiii_lcell_comb \inst96|Equal0~0 (
// Equation(s):
// \inst96|Equal0~0_combout  = (\inst11|inst1~q  & (!\inst11|inst4~q  & (!\inst11|inst3~q  & \inst96|WideNor9~1_combout )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|WideNor9~1_combout ),
	.cin(gnd),
	.combout(\inst96|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal0~0 .lut_mask = 16'h0200;
defparam \inst96|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneiii_lcell_comb \inst96|Op_MOV1 (
// Equation(s):
// \inst96|Op_MOV1~combout  = (\inst96|Equal4~3_combout  & (\inst96|Op_MOV1~0_combout )) # (!\inst96|Equal4~3_combout  & ((\inst96|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\inst96|Equal4~3_combout ),
	.datac(\inst96|Op_MOV1~0_combout ),
	.datad(\inst96|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst96|Op_MOV1~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Op_MOV1 .lut_mask = 16'hF3C0;
defparam \inst96|Op_MOV1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneiii_lcell_comb \inst96|RBL_IBUS~0 (
// Equation(s):
// \inst96|RBL_IBUS~0_combout  = (\inst12|inst2|SRC~q  & (\inst96|cnt [0] & (\inst96|Op_MOV1~combout  & \inst12|inst3|T [3])))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|RBL_IBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RBL_IBUS~0 .lut_mask = 16'h8000;
defparam \inst96|RBL_IBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cycloneiii_lcell_comb \inst96|WideNor6~1 (
// Equation(s):
// \inst96|WideNor6~1_combout  = (!\inst12|inst3|T [2] & (!\inst12|inst3|T [3] & \inst12|inst3|T [4]))

	.dataa(\inst12|inst3|T [2]),
	.datab(gnd),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|WideNor6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~1 .lut_mask = 16'h0500;
defparam \inst96|WideNor6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneiii_lcell_comb \inst96|Equal13~2 (
// Equation(s):
// \inst96|Equal13~2_combout  = (\inst11|inst1~q  & \inst96|Equal13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|inst1~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal13~2 .lut_mask = 16'hF000;
defparam \inst96|Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneiii_lcell_comb \inst96|WideNor11~0 (
// Equation(s):
// \inst96|WideNor11~0_combout  = (!\inst12|inst2|DST~q  & (!\inst12|inst2|SRC~q  & \inst12|inst2|EXC~q ))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(gnd),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|WideNor11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor11~0 .lut_mask = 16'h1100;
defparam \inst96|WideNor11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneiii_lcell_comb \inst96|WideNor69~0 (
// Equation(s):
// \inst96|WideNor69~0_combout  = (\inst12|inst3|T [0] & (!\inst11|inst4~q  & (\inst96|WideNor11~0_combout  & !\inst12|inst3|T [1])))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideNor11~0_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|WideNor69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor69~0 .lut_mask = 16'h0020;
defparam \inst96|WideNor69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneiii_lcell_comb \inst96|WideNor71 (
// Equation(s):
// \inst96|WideNor71~combout  = (((!\inst96|WideNor69~0_combout ) # (!\inst96|Equal13~2_combout )) # (!\inst96|WideNor6~1_combout )) # (!\inst96|WideNor6~0_combout )

	.dataa(\inst96|WideNor6~0_combout ),
	.datab(\inst96|WideNor6~1_combout ),
	.datac(\inst96|Equal13~2_combout ),
	.datad(\inst96|WideNor69~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor71~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor71 .lut_mask = 16'h7FFF;
defparam \inst96|WideNor71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneiii_lcell_comb \inst96|Equal14~0 (
// Equation(s):
// \inst96|Equal14~0_combout  = (\inst11|inst4~q  & (\inst11|inst1~q  & \inst96|Equal13~0_combout ))

	.dataa(gnd),
	.datab(\inst11|inst4~q ),
	.datac(\inst11|inst1~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal14~0 .lut_mask = 16'hC000;
defparam \inst96|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneiii_lcell_comb \inst96|WideNor0~2 (
// Equation(s):
// \inst96|WideNor0~2_combout  = (!\inst12|inst3|T [0] & !\inst12|inst3|T [1])

	.dataa(\inst12|inst3|T [0]),
	.datab(gnd),
	.datac(\inst12|inst3|T [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor0~2 .lut_mask = 16'h0505;
defparam \inst96|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneiii_lcell_comb \inst96|WideNor11~1 (
// Equation(s):
// \inst96|WideNor11~1_combout  = (!\inst12|inst3|T [3] & (!\inst12|inst3|T [2] & !\inst12|inst3|T [4]))

	.dataa(gnd),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|WideNor11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor11~1 .lut_mask = 16'h0003;
defparam \inst96|WideNor11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneiii_lcell_comb \inst96|WideNor11~2 (
// Equation(s):
// \inst96|WideNor11~2_combout  = (\inst96|WideNor6~0_combout  & (\inst96|WideNor0~2_combout  & (\inst96|WideNor11~0_combout  & \inst96|WideNor11~1_combout )))

	.dataa(\inst96|WideNor6~0_combout ),
	.datab(\inst96|WideNor0~2_combout ),
	.datac(\inst96|WideNor11~0_combout ),
	.datad(\inst96|WideNor11~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor11~2 .lut_mask = 16'h8000;
defparam \inst96|WideNor11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneiii_lcell_comb \inst96|WideOr9~1 (
// Equation(s):
// \inst96|WideOr9~1_combout  = ((!\inst96|Equal3~0_combout  & (!\inst96|Equal14~0_combout  & !\inst96|Equal2~1_combout ))) # (!\inst96|WideNor11~2_combout )

	.dataa(\inst96|Equal3~0_combout ),
	.datab(\inst96|Equal14~0_combout ),
	.datac(\inst96|WideNor11~2_combout ),
	.datad(\inst96|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr9~1 .lut_mask = 16'h0F1F;
defparam \inst96|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneiii_lcell_comb \inst96|WideOr9~2 (
// Equation(s):
// \inst96|WideOr9~2_combout  = ((!\inst96|WideOr9~1_combout ) # (!\inst96|WideNor71~combout )) # (!\inst96|WideOr9~0_combout )

	.dataa(\inst96|WideOr9~0_combout ),
	.datab(\inst96|WideNor71~combout ),
	.datac(gnd),
	.datad(\inst96|WideOr9~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr9~2 .lut_mask = 16'h77FF;
defparam \inst96|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneiii_lcell_comb \inst96|RBL_IBUS~3 (
// Equation(s):
// \inst96|RBL_IBUS~3_combout  = (\inst96|WideOr9~2_combout  & ((\inst96|RBL_IBUS~0_combout ) # ((\inst96|Tplus1~3_combout  & \inst96|RBL_IBUS~2_combout ))))

	.dataa(\inst96|Tplus1~3_combout ),
	.datab(\inst96|RBL_IBUS~2_combout ),
	.datac(\inst96|RBL_IBUS~0_combout ),
	.datad(\inst96|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\inst96|RBL_IBUS~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RBL_IBUS~3 .lut_mask = 16'hF800;
defparam \inst96|RBL_IBUS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
cycloneiii_lcell_comb \inst4|inst1|71~2 (
// Equation(s):
// \inst4|inst1|71~2_combout  = (\inst96|MAR_IBUS~0_combout  & (\inst15|inst33|15~q  & ((\inst9|inst1|15~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst96|MAR_IBUS~0_combout  & (((\inst9|inst1|15~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst96|MAR_IBUS~0_combout ),
	.datab(\inst15|inst33|15~q ),
	.datac(\inst9|inst1|15~q ),
	.datad(\inst96|RBL_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|71~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|71~2 .lut_mask = 16'hD0DD;
defparam \inst4|inst1|71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N5
dffeas \inst9|inst|12 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|12 .is_wysiwyg = "true";
defparam \inst9|inst|12 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N7
dffeas \inst15|inst2|12 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|12 .is_wysiwyg = "true";
defparam \inst15|inst2|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneiii_lcell_comb \inst4|inst|74~2 (
// Equation(s):
// \inst4|inst|74~2_combout  = (\inst96|MAR_IBUS~0_combout  & (\inst15|inst2|12~q  & ((\inst9|inst|12~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst96|MAR_IBUS~0_combout  & (((\inst9|inst|12~q )) # (!\inst96|RBL_IBUS~3_combout )))

	.dataa(\inst96|MAR_IBUS~0_combout ),
	.datab(\inst96|RBL_IBUS~3_combout ),
	.datac(\inst9|inst|12~q ),
	.datad(\inst15|inst2|12~q ),
	.cin(gnd),
	.combout(\inst4|inst|74~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~2 .lut_mask = 16'hF351;
defparam \inst4|inst|74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneiii_lcell_comb \inst4|inst|74~3 (
// Equation(s):
// \inst4|inst|74~3_combout  = (\inst4|inst|74~2_combout  & ((\inst13|inst1|sub|110~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(\inst13|inst1|sub|110~q ),
	.datab(gnd),
	.datac(\inst4|inst|74~2_combout ),
	.datad(\inst96|PC_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|74~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~3 .lut_mask = 16'hA0F0;
defparam \inst4|inst|74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneiii_lcell_comb \inst96|Equal12~0 (
// Equation(s):
// \inst96|Equal12~0_combout  = (\inst11|insta~q  & (\inst11|inst2~q  & (\inst11|inst4~q  & !\inst11|inst~q )))

	.dataa(\inst11|insta~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal12~0 .lut_mask = 16'h0080;
defparam \inst96|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneiii_lcell_comb \inst96|ALU_BUS~2 (
// Equation(s):
// \inst96|ALU_BUS~2_combout  = (\inst12|inst2|EXC~q  & (\inst11|inst1~q  & (!\inst11|inst3~q  & \inst96|Equal12~0_combout )))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst11|inst1~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|Equal12~0_combout ),
	.cin(gnd),
	.combout(\inst96|ALU_BUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ALU_BUS~2 .lut_mask = 16'h0800;
defparam \inst96|ALU_BUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneiii_lcell_comb \inst96|INCAC~3 (
// Equation(s):
// \inst96|INCAC~3_combout  = (\inst11|inst4~q  & (\inst11|inst1~q  & (\inst12|inst2|SRC~q  & \inst96|Equal13~0_combout )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst1~q ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|INCAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|INCAC~3 .lut_mask = 16'h8000;
defparam \inst96|INCAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cycloneiii_lcell_comb \inst96|MAR_ABUS~1 (
// Equation(s):
// \inst96|MAR_ABUS~1_combout  = (\inst96|Op_MOV3~combout  & (\inst12|inst2|SRC~q  & ((\inst12|inst3|T [1]) # (\inst12|inst3|T [2]))))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|Op_MOV3~combout ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst12|inst3|T [2]),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~1 .lut_mask = 16'hC080;
defparam \inst96|MAR_ABUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneiii_lcell_comb \inst96|BUS_MDR~0 (
// Equation(s):
// \inst96|BUS_MDR~0_combout  = (!\inst96|MAR_ABUS~1_combout  & (((!\inst96|ALU_BUS~2_combout  & !\inst96|INCAC~3_combout )) # (!\inst12|inst3|T [1])))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|ALU_BUS~2_combout ),
	.datac(\inst96|INCAC~3_combout ),
	.datad(\inst96|MAR_ABUS~1_combout ),
	.cin(gnd),
	.combout(\inst96|BUS_MDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|BUS_MDR~0 .lut_mask = 16'h0057;
defparam \inst96|BUS_MDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneiii_lcell_comb \inst96|W_B~12 (
// Equation(s):
// \inst96|W_B~12_combout  = (!\inst12|inst2|DST~q  & !\inst12|inst2|SRC~q )

	.dataa(\inst12|inst2|DST~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|inst2|SRC~q ),
	.cin(gnd),
	.combout(\inst96|W_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~12 .lut_mask = 16'h0055;
defparam \inst96|W_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneiii_lcell_comb \inst96|MAR_ABUS~0 (
// Equation(s):
// \inst96|MAR_ABUS~0_combout  = (!\inst96|Tset0~2_combout  & ((\inst96|W_B~12_combout ) # ((!\inst12|inst3|T [2]) # (!\inst96|Op_MOV1~combout ))))

	.dataa(\inst96|Tset0~2_combout ),
	.datab(\inst96|W_B~12_combout ),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst12|inst3|T [2]),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~0 .lut_mask = 16'h4555;
defparam \inst96|MAR_ABUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneiii_lcell_comb \inst96|WideNor4~0 (
// Equation(s):
// \inst96|WideNor4~0_combout  = (\inst12|inst3|T [2] & !\inst12|inst3|T [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|WideNor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor4~0 .lut_mask = 16'h00F0;
defparam \inst96|WideNor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneiii_lcell_comb \inst96|WideNor1~2 (
// Equation(s):
// \inst96|WideNor1~2_combout  = (\inst12|inst3|T [1] & \inst12|inst3|T [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor1~2 .lut_mask = 16'hF000;
defparam \inst96|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneiii_lcell_comb \inst96|WideNor12~0 (
// Equation(s):
// \inst96|WideNor12~0_combout  = (\inst96|WideNor11~0_combout  & (\inst96|WideNor6~0_combout  & (\inst96|WideNor1~2_combout  & \inst96|WideNor11~1_combout )))

	.dataa(\inst96|WideNor11~0_combout ),
	.datab(\inst96|WideNor6~0_combout ),
	.datac(\inst96|WideNor1~2_combout ),
	.datad(\inst96|WideNor11~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor12~0 .lut_mask = 16'h8000;
defparam \inst96|WideNor12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneiii_lcell_comb \inst96|WideOr7~2 (
// Equation(s):
// \inst96|WideOr7~2_combout  = (\inst96|WideNor4~4_combout  & (!\inst96|WideNor4~0_combout  & ((!\inst96|WideNor12~0_combout ) # (!\inst96|Equal12~1_combout )))) # (!\inst96|WideNor4~4_combout  & (((!\inst96|WideNor12~0_combout ) # 
// (!\inst96|Equal12~1_combout ))))

	.dataa(\inst96|WideNor4~4_combout ),
	.datab(\inst96|WideNor4~0_combout ),
	.datac(\inst96|Equal12~1_combout ),
	.datad(\inst96|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~2 .lut_mask = 16'h0777;
defparam \inst96|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneiii_lcell_comb \inst96|WideNor9~3 (
// Equation(s):
// \inst96|WideNor9~3_combout  = (\inst96|WideNor9~2_combout  & (\inst96|WideNor4~0_combout  & (\inst96|WideNor9~1_combout  & !\inst11|inst3~q )))

	.dataa(\inst96|WideNor9~2_combout ),
	.datab(\inst96|WideNor4~0_combout ),
	.datac(\inst96|WideNor9~1_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor9~3 .lut_mask = 16'h0080;
defparam \inst96|WideNor9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneiii_lcell_comb \inst96|WideOr7~3 (
// Equation(s):
// \inst96|WideOr7~3_combout  = (\inst96|WideOr7~2_combout  & ((\inst11|inst1~q ) # ((\inst11|inst4~q ) # (!\inst96|WideNor9~3_combout ))))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideOr7~2_combout ),
	.datad(\inst96|WideNor9~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~3 .lut_mask = 16'hE0F0;
defparam \inst96|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneiii_lcell_comb \inst96|WideNor8~2 (
// Equation(s):
// \inst96|WideNor8~2_combout  = (!\inst11|inst3~q  & (\inst96|WideNor3~3_combout  & (\inst12|inst2|SRC~q  & !\inst12|inst2|DST~q )))

	.dataa(\inst11|inst3~q ),
	.datab(\inst96|WideNor3~3_combout ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|WideNor8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor8~2 .lut_mask = 16'h0040;
defparam \inst96|WideNor8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneiii_lcell_comb \inst96|WideNor18 (
// Equation(s):
// \inst96|WideNor18~combout  = (\inst11|inst1~q ) # ((\inst11|inst4~q ) # ((!\inst96|WideNor8~2_combout ) # (!\inst96|WideNor9~1_combout )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideNor9~1_combout ),
	.datad(\inst96|WideNor8~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor18~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor18 .lut_mask = 16'hEFFF;
defparam \inst96|WideNor18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneiii_lcell_comb \inst96|WideOr7~1 (
// Equation(s):
// \inst96|WideOr7~1_combout  = (\inst96|WideNor18~combout  & ((\inst11|inst1~q  $ (!\inst11|inst4~q )) # (!\inst96|WideNor9~3_combout )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideNor9~3_combout ),
	.datad(\inst96|WideNor18~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~1 .lut_mask = 16'h9F00;
defparam \inst96|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneiii_lcell_comb \inst96|WideOr17~2 (
// Equation(s):
// \inst96|WideOr17~2_combout  = (\inst96|WideNor75~combout  & (\inst96|WideNor1~combout  & (\inst96|WideOr7~3_combout  & \inst96|WideOr7~1_combout )))

	.dataa(\inst96|WideNor75~combout ),
	.datab(\inst96|WideNor1~combout ),
	.datac(\inst96|WideOr7~3_combout ),
	.datad(\inst96|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr17~2 .lut_mask = 16'h8000;
defparam \inst96|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cycloneiii_lcell_comb \inst96|I_DBUS~0 (
// Equation(s):
// \inst96|I_DBUS~0_combout  = (!\inst96|WideOr17~2_combout  & ((!\inst96|MAR_ABUS~0_combout ) # (!\inst96|BUS_MDR~0_combout )))

	.dataa(gnd),
	.datab(\inst96|BUS_MDR~0_combout ),
	.datac(\inst96|MAR_ABUS~0_combout ),
	.datad(\inst96|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\inst96|I_DBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|I_DBUS~0 .lut_mask = 16'h003F;
defparam \inst96|I_DBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneiii_lcell_comb \inst96|Tplus1~3 (
// Equation(s):
// \inst96|Tplus1~3_combout  = (\inst96|cnt [0] & \inst12|inst2|EXC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|cnt [0]),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|Tplus1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~3 .lut_mask = 16'hF000;
defparam \inst96|Tplus1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneiii_lcell_comb \inst96|WideNor72~1 (
// Equation(s):
// \inst96|WideNor72~1_combout  = ((\inst12|inst3|T [6]) # ((\inst12|inst3|T [7]) # (!\inst96|Equal13~2_combout ))) # (!\inst96|WideNor11~1_combout )

	.dataa(\inst96|WideNor11~1_combout ),
	.datab(\inst12|inst3|T [6]),
	.datac(\inst96|Equal13~2_combout ),
	.datad(\inst12|inst3|T [7]),
	.cin(gnd),
	.combout(\inst96|WideNor72~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor72~1 .lut_mask = 16'hFFDF;
defparam \inst96|WideNor72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
cycloneiii_lcell_comb \inst96|WideOr6~3 (
// Equation(s):
// \inst96|WideOr6~3_combout  = ((!\inst96|Equal4~3_combout  & ((\inst11|inst3~q ) # (!\inst96|Equal11~1_combout )))) # (!\inst96|WideNor11~2_combout )

	.dataa(\inst11|inst3~q ),
	.datab(\inst96|Equal11~1_combout ),
	.datac(\inst96|Equal4~3_combout ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr6~3 .lut_mask = 16'h0BFF;
defparam \inst96|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneiii_lcell_comb \inst96|WideNor28~0 (
// Equation(s):
// \inst96|WideNor28~0_combout  = (!\inst11|inst1~q  & (\inst96|Equal11~0_combout  & \inst11|inst~q ))

	.dataa(gnd),
	.datab(\inst11|inst1~q ),
	.datac(\inst96|Equal11~0_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|WideNor28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor28~0 .lut_mask = 16'h3000;
defparam \inst96|WideNor28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cycloneiii_lcell_comb \inst96|WideNor31 (
// Equation(s):
// \inst96|WideNor31~combout  = ((\inst11|inst3~q ) # (!\inst96|WideNor28~0_combout )) # (!\inst96|WideNor12~0_combout )

	.dataa(\inst96|WideNor12~0_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor28~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor31~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor31 .lut_mask = 16'hFF5F;
defparam \inst96|WideNor31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneiii_lcell_comb \inst96|WideOr6~4 (
// Equation(s):
// \inst96|WideOr6~4_combout  = (\inst96|WideOr4~0_combout  & (\inst96|WideOr9~1_combout  & (\inst96|WideOr6~3_combout  & \inst96|WideNor31~combout )))

	.dataa(\inst96|WideOr4~0_combout ),
	.datab(\inst96|WideOr9~1_combout ),
	.datac(\inst96|WideOr6~3_combout ),
	.datad(\inst96|WideNor31~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr6~4 .lut_mask = 16'h8000;
defparam \inst96|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneiii_lcell_comb \inst96|WideOr20~0 (
// Equation(s):
// \inst96|WideOr20~0_combout  = (\inst96|WideNor64~combout  & (\inst96|temp[12]~2_combout  & \inst96|WideOr6~4_combout ))

	.dataa(\inst96|WideNor64~combout ),
	.datab(\inst96|temp[12]~2_combout ),
	.datac(gnd),
	.datad(\inst96|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr20~0 .lut_mask = 16'h8800;
defparam \inst96|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneiii_lcell_comb \inst96|Op_MOV4 (
// Equation(s):
// \inst96|Op_MOV4~combout  = (\inst96|Equal4~3_combout  & (\inst96|W_B~12_combout )) # (!\inst96|Equal4~3_combout  & ((\inst96|Op_MOV4~combout )))

	.dataa(gnd),
	.datab(\inst96|W_B~12_combout ),
	.datac(\inst96|Equal4~3_combout ),
	.datad(\inst96|Op_MOV4~combout ),
	.cin(gnd),
	.combout(\inst96|Op_MOV4~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Op_MOV4 .lut_mask = 16'hCFC0;
defparam \inst96|Op_MOV4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneiii_lcell_comb \inst96|Tset0~5 (
// Equation(s):
// \inst96|Tset0~5_combout  = (!\inst12|inst3|T [0] & (\inst96|Op_MOV4~combout  & \inst12|inst2|EXC~q ))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst96|Op_MOV4~combout ),
	.datac(gnd),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|Tset0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~5 .lut_mask = 16'h4400;
defparam \inst96|Tset0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cycloneiii_lcell_comb \inst96|Set_SRC~0 (
// Equation(s):
// \inst96|Set_SRC~0_combout  = (!\inst96|cnt [1] & \inst96|Op_MOV1~combout )

	.dataa(gnd),
	.datab(\inst96|cnt [1]),
	.datac(gnd),
	.datad(\inst96|Op_MOV1~combout ),
	.cin(gnd),
	.combout(\inst96|Set_SRC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_SRC~0 .lut_mask = 16'h3300;
defparam \inst96|Set_SRC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneiii_lcell_comb \inst96|Set_FI~5 (
// Equation(s):
// \inst96|Set_FI~5_combout  = (\inst96|Tset0~5_combout ) # ((\inst12|inst3|T [1] & (\inst96|Set_SRC~0_combout  & \inst12|inst2|EXC~q )))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|Tset0~5_combout ),
	.datac(\inst96|Set_SRC~0_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|Set_FI~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~5 .lut_mask = 16'hECCC;
defparam \inst96|Set_FI~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneiii_lcell_comb \inst96|IMUL~5 (
// Equation(s):
// \inst96|IMUL~5_combout  = (\inst96|always0~5_combout  & (!\inst11|inst1~q  & (!\inst11|insta~q  & \inst12|inst3|T [1])))

	.dataa(\inst96|always0~5_combout ),
	.datab(\inst11|inst1~q ),
	.datac(\inst11|insta~q ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|IMUL~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IMUL~5 .lut_mask = 16'h0200;
defparam \inst96|IMUL~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneiii_lcell_comb \inst96|Set_FI~3 (
// Equation(s):
// \inst96|Set_FI~3_combout  = (\inst96|IMUL~5_combout ) # ((\inst12|inst3|T [4] & \inst96|Equal12~1_combout ))

	.dataa(\inst12|inst3|T [4]),
	.datab(gnd),
	.datac(\inst96|IMUL~5_combout ),
	.datad(\inst96|Equal12~1_combout ),
	.cin(gnd),
	.combout(\inst96|Set_FI~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~3 .lut_mask = 16'hFAF0;
defparam \inst96|Set_FI~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneiii_lcell_comb \inst96|Set_FI~2 (
// Equation(s):
// \inst96|Set_FI~2_combout  = (!\inst12|inst3|T [0] & ((\inst96|Equal11~2_combout ) # (\inst96|Op_MOV3~combout )))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst96|Equal11~2_combout ),
	.datac(gnd),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|Set_FI~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~2 .lut_mask = 16'h5544;
defparam \inst96|Set_FI~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneiii_lcell_comb \inst96|Set_FI~4 (
// Equation(s):
// \inst96|Set_FI~4_combout  = (\inst96|MDR_DBUS~0_combout ) # ((\inst96|Equal14~0_combout ) # ((\inst96|Set_FI~3_combout ) # (\inst96|Set_FI~2_combout )))

	.dataa(\inst96|MDR_DBUS~0_combout ),
	.datab(\inst96|Equal14~0_combout ),
	.datac(\inst96|Set_FI~3_combout ),
	.datad(\inst96|Set_FI~2_combout ),
	.cin(gnd),
	.combout(\inst96|Set_FI~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~4 .lut_mask = 16'hFFFE;
defparam \inst96|Set_FI~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneiii_lcell_comb \inst96|Set_FI~7 (
// Equation(s):
// \inst96|Set_FI~7_combout  = (\inst96|cnt [0] & ((\inst96|Set_FI~5_combout ) # ((\inst12|inst2|EXC~q  & \inst96|Set_FI~4_combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst96|Set_FI~5_combout ),
	.datad(\inst96|Set_FI~4_combout ),
	.cin(gnd),
	.combout(\inst96|Set_FI~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~7 .lut_mask = 16'hA8A0;
defparam \inst96|Set_FI~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneiii_lcell_comb \inst96|Set_FI~6 (
// Equation(s):
// \inst96|Set_FI~6_combout  = (!\inst12|inst5~combout  & (!\inst96|WideOr20~0_combout  & \inst96|Set_FI~7_combout ))

	.dataa(\inst12|inst5~combout ),
	.datab(\inst96|WideOr20~0_combout ),
	.datac(gnd),
	.datad(\inst96|Set_FI~7_combout ),
	.cin(gnd),
	.combout(\inst96|Set_FI~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_FI~6 .lut_mask = 16'h1100;
defparam \inst96|Set_FI~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneiii_lcell_comb \inst12|inst2|FI~1 (
// Equation(s):
// \inst12|inst2|FI~1_combout  = (!\Start~input_o  & (((!\inst96|Set_FI~6_combout  & \inst12|inst2|FI~q )) # (!\inst12|inst2|FI~0_combout )))

	.dataa(\Start~input_o ),
	.datab(\inst96|Set_FI~6_combout ),
	.datac(\inst12|inst2|FI~q ),
	.datad(\inst12|inst2|FI~0_combout ),
	.cin(gnd),
	.combout(\inst12|inst2|FI~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|FI~1 .lut_mask = 16'h1055;
defparam \inst12|inst2|FI~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N31
dffeas \inst12|inst2|FI (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst2|FI~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst2|FI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst2|FI .is_wysiwyg = "true";
defparam \inst12|inst2|FI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cycloneiii_lcell_comb \inst96|WideNor72~0 (
// Equation(s):
// \inst96|WideNor72~0_combout  = ((!\inst96|WideNor69~0_combout ) # (!\inst12|inst2|FI~q )) # (!\inst12|inst3|T [5])

	.dataa(gnd),
	.datab(\inst12|inst3|T [5]),
	.datac(\inst12|inst2|FI~q ),
	.datad(\inst96|WideNor69~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor72~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor72~0 .lut_mask = 16'h3FFF;
defparam \inst96|WideNor72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneiii_lcell_comb \inst96|temp[12]~2 (
// Equation(s):
// \inst96|temp[12]~2_combout  = (\inst96|Equal0~0_combout  & (!\inst96|WideNor12~0_combout  & ((\inst96|WideNor72~1_combout ) # (\inst96|WideNor72~0_combout )))) # (!\inst96|Equal0~0_combout  & (((\inst96|WideNor72~1_combout ) # (\inst96|WideNor72~0_combout 
// ))))

	.dataa(\inst96|Equal0~0_combout ),
	.datab(\inst96|WideNor12~0_combout ),
	.datac(\inst96|WideNor72~1_combout ),
	.datad(\inst96|WideNor72~0_combout ),
	.cin(gnd),
	.combout(\inst96|temp[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|temp[12]~2 .lut_mask = 16'h7770;
defparam \inst96|temp[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneiii_lcell_comb \inst96|MDR_DBUS~0 (
// Equation(s):
// \inst96|MDR_DBUS~0_combout  = (\inst12|inst3|T [5] & (\inst11|inst1~q  & (!\inst11|inst4~q  & \inst96|Equal13~0_combout )))

	.dataa(\inst12|inst3|T [5]),
	.datab(\inst11|inst1~q ),
	.datac(\inst11|inst4~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|MDR_DBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MDR_DBUS~0 .lut_mask = 16'h0800;
defparam \inst96|MDR_DBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneiii_lcell_comb \inst96|MDR_DBUS~1 (
// Equation(s):
// \inst96|MDR_DBUS~1_combout  = (\inst96|Tplus1~3_combout  & (!\inst96|temp[12]~2_combout  & ((\inst96|W_B~14_combout ) # (\inst96|MDR_DBUS~0_combout ))))

	.dataa(\inst96|W_B~14_combout ),
	.datab(\inst96|Tplus1~3_combout ),
	.datac(\inst96|temp[12]~2_combout ),
	.datad(\inst96|MDR_DBUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|MDR_DBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MDR_DBUS~1 .lut_mask = 16'h0C08;
defparam \inst96|MDR_DBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneiii_lcell_comb \inst24|inst5|inst1|74~5 (
// Equation(s):
// \inst24|inst5|inst1|74~5_combout  = (\inst96|MDR_DBUS~1_combout ) # ((\inst96|cnt [1] & (!\inst96|cnt [0] & \inst96|I_DBUS~0_combout )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|I_DBUS~0_combout ),
	.datad(\inst96|MDR_DBUS~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|74~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|74~5 .lut_mask = 16'hFF20;
defparam \inst24|inst5|inst1|74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneiii_lcell_comb \inst96|I_DBUS~1 (
// Equation(s):
// \inst96|I_DBUS~1_combout  = (!\inst96|WideOr17~2_combout  & (\inst96|cnt [1] & ((!\inst96|MAR_ABUS~0_combout ) # (!\inst96|BUS_MDR~0_combout ))))

	.dataa(\inst96|BUS_MDR~0_combout ),
	.datab(\inst96|WideOr17~2_combout ),
	.datac(\inst96|cnt [1]),
	.datad(\inst96|MAR_ABUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|I_DBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|I_DBUS~1 .lut_mask = 16'h1030;
defparam \inst96|I_DBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneiii_lcell_comb \inst14|inst|26~0 (
// Equation(s):
// \inst14|inst|26~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst|74~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|74~6_combout ))))

	.dataa(\inst24|inst5|inst|74~2_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst4|inst|74~6_combout ),
	.datad(\inst96|I_DBUS~1_combout ),
	.cin(gnd),
	.combout(\inst14|inst|26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|26~0 .lut_mask = 16'hBBF0;
defparam \inst14|inst|26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \inst14|inst2|12 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|12 .is_wysiwyg = "true";
defparam \inst14|inst2|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N12
cycloneiii_lcell_comb \inst96|R_IBUS (
// Equation(s):
// \inst96|R_IBUS~combout  = (\inst96|RE~5_combout  & (!\inst96|cnt [0] & \inst96|cnt [1]))

	.dataa(\inst96|RE~5_combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|R_IBUS~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|R_IBUS .lut_mask = 16'h2020;
defparam \inst96|R_IBUS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneiii_lcell_comb \inst2|Reg_DI[7]~feeder (
// Equation(s):
// \inst2|Reg_DI[7]~feeder_combout  = \inst4|inst|74~6_combout 

	.dataa(gnd),
	.datab(\inst4|inst|74~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_DI[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[7]~feeder .lut_mask = 16'hCCCC;
defparam \inst2|Reg_DI[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \inst6|inst1|18 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|18 .is_wysiwyg = "true";
defparam \inst6|inst1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneiii_lcell_comb \inst96|always0~3 (
// Equation(s):
// \inst96|always0~3_combout  = (\inst11|inst~q  & (!\inst11|inst4~q  & !\inst11|inst3~q ))

	.dataa(\inst11|inst~q ),
	.datab(gnd),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always0~3 .lut_mask = 16'h000A;
defparam \inst96|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneiii_lcell_comb \inst96|Equal4~2 (
// Equation(s):
// \inst96|Equal4~2_combout  = (\inst11|inst4~q  & \inst11|inst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal4~2 .lut_mask = 16'hF000;
defparam \inst96|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneiii_lcell_comb \inst96|always0~4 (
// Equation(s):
// \inst96|always0~4_combout  = (\inst11|inst3~q  & (\inst96|Equal4~2_combout )) # (!\inst11|inst3~q  & ((!\inst11|inst4~q )))

	.dataa(gnd),
	.datab(\inst96|Equal4~2_combout ),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always0~4 .lut_mask = 16'hCC0F;
defparam \inst96|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneiii_lcell_comb \inst96|always0~5 (
// Equation(s):
// \inst96|always0~5_combout  = (\inst11|inst2~q  & ((!\inst96|always0~4_combout ))) # (!\inst11|inst2~q  & (\inst96|always0~3_combout ))

	.dataa(\inst11|inst2~q ),
	.datab(gnd),
	.datac(\inst96|always0~3_combout ),
	.datad(\inst96|always0~4_combout ),
	.cin(gnd),
	.combout(\inst96|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always0~5 .lut_mask = 16'h50FA;
defparam \inst96|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneiii_lcell_comb \inst96|always0~6 (
// Equation(s):
// \inst96|always0~6_combout  = (!\inst11|inst1~q  & (!\inst11|insta~q  & \inst96|always0~5_combout ))

	.dataa(gnd),
	.datab(\inst11|inst1~q ),
	.datac(\inst11|insta~q ),
	.datad(\inst96|always0~5_combout ),
	.cin(gnd),
	.combout(\inst96|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always0~6 .lut_mask = 16'h0300;
defparam \inst96|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneiii_lcell_comb \inst96|WideNor69~1 (
// Equation(s):
// \inst96|WideNor69~1_combout  = (!\inst12|inst3|T [4] & (\inst96|Equal13~2_combout  & (\inst96|WideNor6~0_combout  & \inst96|WideNor69~0_combout )))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst96|Equal13~2_combout ),
	.datac(\inst96|WideNor6~0_combout ),
	.datad(\inst96|WideNor69~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor69~1 .lut_mask = 16'h4000;
defparam \inst96|WideNor69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneiii_lcell_comb \inst96|WideNor68 (
// Equation(s):
// \inst96|WideNor68~combout  = (((\inst11|inst4~q ) # (!\inst96|Equal13~0_combout )) # (!\inst96|WideNor12~0_combout )) # (!\inst11|inst1~q )

	.dataa(\inst11|inst1~q ),
	.datab(\inst96|WideNor12~0_combout ),
	.datac(\inst11|inst4~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor68~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor68 .lut_mask = 16'hF7FF;
defparam \inst96|WideNor68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneiii_lcell_comb \inst96|WideNor63~2 (
// Equation(s):
// \inst96|WideNor63~2_combout  = (!\inst12|inst3|T [2] & \inst12|inst3|T [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|WideNor63~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor63~2 .lut_mask = 16'h0F00;
defparam \inst96|WideNor63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneiii_lcell_comb \inst96|DECAC (
// Equation(s):
// \inst96|DECAC~combout  = (\inst96|DECAC~3_combout  & (((\inst96|WideNor69~1_combout  & \inst96|WideNor63~2_combout )) # (!\inst96|WideNor68~combout )))

	.dataa(\inst96|DECAC~3_combout ),
	.datab(\inst96|WideNor69~1_combout ),
	.datac(\inst96|WideNor68~combout ),
	.datad(\inst96|WideNor63~2_combout ),
	.cin(gnd),
	.combout(\inst96|DECAC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|DECAC .lut_mask = 16'h8A0A;
defparam \inst96|DECAC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneiii_lcell_comb \inst96|WideNor34 (
// Equation(s):
// \inst96|WideNor34~combout  = ((\inst11|inst3~q ) # (!\inst96|WideNor11~2_combout )) # (!\inst96|Equal11~1_combout )

	.dataa(\inst96|Equal11~1_combout ),
	.datab(gnd),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor34~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor34 .lut_mask = 16'hF5FF;
defparam \inst96|WideNor34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneiii_lcell_comb \inst96|Tplus1~2 (
// Equation(s):
// \inst96|Tplus1~2_combout  = (!\inst12|inst3|T [0] & \inst12|inst2|EXC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|Tplus1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~2 .lut_mask = 16'h0F00;
defparam \inst96|Tplus1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneiii_lcell_comb \inst96|INCAC~0 (
// Equation(s):
// \inst96|INCAC~0_combout  = (\inst12|inst2|SRC~q  & (\inst96|Equal14~0_combout  & ((\inst12|inst3|T [4]) # (\inst12|inst3|T [2]))))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst12|inst3|T [4]),
	.datac(\inst96|Equal14~0_combout ),
	.datad(\inst12|inst3|T [2]),
	.cin(gnd),
	.combout(\inst96|INCAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|INCAC~0 .lut_mask = 16'hA080;
defparam \inst96|INCAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneiii_lcell_comb \inst96|INCAC~1 (
// Equation(s):
// \inst96|INCAC~1_combout  = (\inst96|cnt [0] & ((\inst96|INCAC~0_combout ) # ((\inst96|Equal11~2_combout  & \inst96|Tplus1~2_combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|Equal11~2_combout ),
	.datac(\inst96|Tplus1~2_combout ),
	.datad(\inst96|INCAC~0_combout ),
	.cin(gnd),
	.combout(\inst96|INCAC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|INCAC~1 .lut_mask = 16'hAA80;
defparam \inst96|INCAC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneiii_lcell_comb \inst96|WideNor75~1 (
// Equation(s):
// \inst96|WideNor75~1_combout  = (\inst12|inst2|SRC~q  & (!\inst12|inst3|T [3] & (!\inst12|inst3|T [2] & !\inst12|inst2|DST~q )))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|WideNor75~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor75~1 .lut_mask = 16'h0002;
defparam \inst96|WideNor75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneiii_lcell_comb \inst96|WideNor75~2 (
// Equation(s):
// \inst96|WideNor75~2_combout  = (\inst96|WideNor6~0_combout  & (\inst11|inst1~q  & (\inst96|Equal13~0_combout  & \inst96|WideNor75~1_combout )))

	.dataa(\inst96|WideNor6~0_combout ),
	.datab(\inst11|inst1~q ),
	.datac(\inst96|Equal13~0_combout ),
	.datad(\inst96|WideNor75~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor75~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor75~2 .lut_mask = 16'h8000;
defparam \inst96|WideNor75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneiii_lcell_comb \inst96|WideNor75~0 (
// Equation(s):
// \inst96|WideNor75~0_combout  = (\inst12|inst3|T [0] & (!\inst12|inst2|EXC~q  & \inst11|inst4~q ))

	.dataa(\inst12|inst3|T [0]),
	.datab(gnd),
	.datac(\inst12|inst2|EXC~q ),
	.datad(\inst11|inst4~q ),
	.cin(gnd),
	.combout(\inst96|WideNor75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor75~0 .lut_mask = 16'h0A00;
defparam \inst96|WideNor75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneiii_lcell_comb \inst96|WideNor78 (
// Equation(s):
// \inst96|WideNor78~combout  = (\inst12|inst3|T [1]) # (((!\inst96|WideNor75~0_combout ) # (!\inst96|WideNor75~2_combout )) # (!\inst12|inst3|T [4]))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst12|inst3|T [4]),
	.datac(\inst96|WideNor75~2_combout ),
	.datad(\inst96|WideNor75~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor78~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor78 .lut_mask = 16'hBFFF;
defparam \inst96|WideNor78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneiii_lcell_comb \inst96|INCAC~2 (
// Equation(s):
// \inst96|INCAC~2_combout  = (\inst96|INCAC~1_combout  & (((!\inst96|WideNor78~combout ) # (!\inst96|WideNor34~combout )) # (!\inst96|WideNor76~combout )))

	.dataa(\inst96|WideNor76~combout ),
	.datab(\inst96|WideNor34~combout ),
	.datac(\inst96|INCAC~1_combout ),
	.datad(\inst96|WideNor78~combout ),
	.cin(gnd),
	.combout(\inst96|INCAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|INCAC~2 .lut_mask = 16'h70F0;
defparam \inst96|INCAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneiii_lcell_comb \inst96|ADDC~1 (
// Equation(s):
// \inst96|ADDC~1_combout  = (\inst96|cnt [0] & \inst12|inst3|T [4])

	.dataa(gnd),
	.datab(\inst96|cnt [0]),
	.datac(\inst12|inst3|T [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|ADDC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ADDC~1 .lut_mask = 16'hC0C0;
defparam \inst96|ADDC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneiii_lcell_comb \inst96|ADDC~0 (
// Equation(s):
// \inst96|ADDC~0_combout  = (\inst96|Equal12~1_combout  & ((\inst12|inst2|EXC~q ) # ((\inst12|inst2|DST~q  & \inst96|Op_MOV1~combout )))) # (!\inst96|Equal12~1_combout  & (\inst12|inst2|DST~q  & ((\inst96|Op_MOV1~combout ))))

	.dataa(\inst96|Equal12~1_combout ),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst12|inst2|EXC~q ),
	.datad(\inst96|Op_MOV1~combout ),
	.cin(gnd),
	.combout(\inst96|ADDC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ADDC~0 .lut_mask = 16'hECA0;
defparam \inst96|ADDC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneiii_lcell_comb \inst96|always0~2 (
// Equation(s):
// \inst96|always0~2_combout  = (!\inst11|inst1~q  & !\inst11|insta~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|inst1~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always0~2 .lut_mask = 16'h000F;
defparam \inst96|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneiii_lcell_comb \inst96|IMUL~3 (
// Equation(s):
// \inst96|IMUL~3_combout  = (\inst96|always0~5_combout  & (\inst96|Tplus1~3_combout  & (\inst96|always0~2_combout  & \inst12|inst3|T [1])))

	.dataa(\inst96|always0~5_combout ),
	.datab(\inst96|Tplus1~3_combout ),
	.datac(\inst96|always0~2_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|IMUL~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IMUL~3 .lut_mask = 16'h8000;
defparam \inst96|IMUL~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneiii_lcell_comb \inst96|ADDC~2 (
// Equation(s):
// \inst96|ADDC~2_combout  = (!\inst96|WideOr0~0_combout  & ((\inst96|IMUL~3_combout ) # ((\inst96|ADDC~1_combout  & \inst96|ADDC~0_combout ))))

	.dataa(\inst96|WideOr0~0_combout ),
	.datab(\inst96|ADDC~1_combout ),
	.datac(\inst96|ADDC~0_combout ),
	.datad(\inst96|IMUL~3_combout ),
	.cin(gnd),
	.combout(\inst96|ADDC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ADDC~2 .lut_mask = 16'h5540;
defparam \inst96|ADDC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneiii_lcell_comb \inst|inst14|WideOr0~0 (
// Equation(s):
// \inst|inst14|WideOr0~0_combout  = (\inst96|ORC~combout ) # ((\inst96|DECAC~combout ) # ((!\inst96|INCAC~2_combout  & \inst96|ADDC~2_combout )))

	.dataa(\inst96|ORC~combout ),
	.datab(\inst96|DECAC~combout ),
	.datac(\inst96|INCAC~2_combout ),
	.datad(\inst96|ADDC~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr0~0 .lut_mask = 16'hEFEE;
defparam \inst|inst14|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneiii_lcell_comb \inst|inst14|WideOr0~1 (
// Equation(s):
// \inst|inst14|WideOr0~1_combout  = (\inst|inst14|WideOr0~0_combout ) # ((!\inst96|WideNor49~combout  & (\inst96|always0~6_combout  & \inst96|cnt [0])))

	.dataa(\inst96|WideNor49~combout ),
	.datab(\inst96|always0~6_combout ),
	.datac(\inst96|cnt [0]),
	.datad(\inst|inst14|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr0~1 .lut_mask = 16'hFF40;
defparam \inst|inst14|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneiii_lcell_comb \inst96|WideNor55~2 (
// Equation(s):
// \inst96|WideNor55~2_combout  = (\inst96|WideNor35~0_combout  & (\inst11|inst~q  & (!\inst11|inst3~q  & \inst11|inst4~q )))

	.dataa(\inst96|WideNor35~0_combout ),
	.datab(\inst11|inst~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst11|inst4~q ),
	.cin(gnd),
	.combout(\inst96|WideNor55~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor55~2 .lut_mask = 16'h0800;
defparam \inst96|WideNor55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneiii_lcell_comb \inst96|WideOr4~0 (
// Equation(s):
// \inst96|WideOr4~0_combout  = (\inst96|IMUL~2_combout  & ((!\inst96|WideNor55~2_combout ) # (!\inst96|WideNor12~0_combout )))

	.dataa(\inst96|WideNor12~0_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor55~2_combout ),
	.datad(\inst96|IMUL~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr4~0 .lut_mask = 16'h5F00;
defparam \inst96|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneiii_lcell_comb \inst17|Beat~0 (
// Equation(s):
// \inst17|Beat~0_combout  = (!\inst12|inst3|T [1] & \inst12|inst3|T [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst17|Beat~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Beat~0 .lut_mask = 16'h0F00;
defparam \inst17|Beat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneiii_lcell_comb \inst96|WideNor6~3 (
// Equation(s):
// \inst96|WideNor6~3_combout  = (\inst12|inst3|T [7]) # (!\inst12|inst2|FI~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst2|FI~q ),
	.datad(\inst12|inst3|T [7]),
	.cin(gnd),
	.combout(\inst96|WideNor6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~3 .lut_mask = 16'hFF0F;
defparam \inst96|WideNor6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneiii_lcell_comb \inst96|WideNor6~2 (
// Equation(s):
// \inst96|WideNor6~2_combout  = (\inst12|inst3|T [2]) # ((\inst12|inst3|T [3]) # ((\inst12|inst3|T [5]) # (!\inst12|inst3|T [4])))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [5]),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|WideNor6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~2 .lut_mask = 16'hFEFF;
defparam \inst96|WideNor6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneiii_lcell_comb \inst96|WideNor6~4 (
// Equation(s):
// \inst96|WideNor6~4_combout  = (\inst12|inst2|EXC~q ) # ((\inst12|inst3|T [6]) # ((\inst96|WideNor6~3_combout ) # (\inst96|WideNor6~2_combout )))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst12|inst3|T [6]),
	.datac(\inst96|WideNor6~3_combout ),
	.datad(\inst96|WideNor6~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~4 .lut_mask = 16'hFFFE;
defparam \inst96|WideNor6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneiii_lcell_comb \inst96|WideNor6 (
// Equation(s):
// \inst96|WideNor6~combout  = (((\inst96|WideNor6~4_combout ) # (!\inst17|Beat~0_combout )) # (!\inst96|Equal0~0_combout )) # (!\inst96|WideNor2~0_combout )

	.dataa(\inst96|WideNor2~0_combout ),
	.datab(\inst96|Equal0~0_combout ),
	.datac(\inst17|Beat~0_combout ),
	.datad(\inst96|WideNor6~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor6~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6 .lut_mask = 16'hFF7F;
defparam \inst96|WideNor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneiii_lcell_comb \inst96|WideNor69~2 (
// Equation(s):
// \inst96|WideNor69~2_combout  = (!\inst12|inst3|T [1] & (\inst96|WideNor11~0_combout  & \inst12|inst3|T [0]))

	.dataa(\inst12|inst3|T [1]),
	.datab(gnd),
	.datac(\inst96|WideNor11~0_combout ),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|WideNor69~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor69~2 .lut_mask = 16'h5000;
defparam \inst96|WideNor69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneiii_lcell_comb \inst96|WideNor64 (
// Equation(s):
// \inst96|WideNor64~combout  = (((!\inst96|WideNor6~0_combout ) # (!\inst96|WideNor69~2_combout )) # (!\inst96|WideNor6~1_combout )) # (!\inst96|Equal12~1_combout )

	.dataa(\inst96|Equal12~1_combout ),
	.datab(\inst96|WideNor6~1_combout ),
	.datac(\inst96|WideNor69~2_combout ),
	.datad(\inst96|WideNor6~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor64~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor64 .lut_mask = 16'h7FFF;
defparam \inst96|WideNor64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneiii_lcell_comb \inst96|WideOr0~0 (
// Equation(s):
// \inst96|WideOr0~0_combout  = (\inst96|WideNor6~combout  & (\inst96|WideNor64~combout  & \inst96|WideNor31~combout ))

	.dataa(gnd),
	.datab(\inst96|WideNor6~combout ),
	.datac(\inst96|WideNor64~combout ),
	.datad(\inst96|WideNor31~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr0~0 .lut_mask = 16'hC000;
defparam \inst96|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneiii_lcell_comb \inst96|WideNor5 (
// Equation(s):
// \inst96|WideNor5~combout  = ((\inst12|inst3|T [2]) # (!\inst12|inst3|T [3])) # (!\inst96|WideNor4~4_combout )

	.dataa(\inst96|WideNor4~4_combout ),
	.datab(\inst12|inst3|T [2]),
	.datac(gnd),
	.datad(\inst12|inst3|T [3]),
	.cin(gnd),
	.combout(\inst96|WideNor5~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor5 .lut_mask = 16'hDDFF;
defparam \inst96|WideNor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneiii_lcell_comb \inst96|WideOr7~0 (
// Equation(s):
// \inst96|WideOr7~0_combout  = (((!\inst96|WideNor5~combout ) # (!\inst96|WideOr0~0_combout )) # (!\inst96|WideOr4~0_combout )) # (!\inst96|WideOr6~2_combout )

	.dataa(\inst96|WideOr6~2_combout ),
	.datab(\inst96|WideOr4~0_combout ),
	.datac(\inst96|WideOr0~0_combout ),
	.datad(\inst96|WideNor5~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~0 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneiii_lcell_comb \inst96|W_B~2 (
// Equation(s):
// \inst96|W_B~2_combout  = (\inst96|cnt [1] & ((\inst96|INCAC~3_combout ) # ((!\inst12|inst2|FI~q  & !\inst96|cnt [0]))))

	.dataa(\inst12|inst2|FI~q ),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|INCAC~3_combout ),
	.cin(gnd),
	.combout(\inst96|W_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~2 .lut_mask = 16'hCC04;
defparam \inst96|W_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneiii_lcell_comb \inst96|W_B~3 (
// Equation(s):
// \inst96|W_B~3_combout  = (\inst12|inst3|T [1] & ((\inst96|W_B~2_combout ) # ((\inst96|Tplus1~3_combout  & \inst96|always0~6_combout ))))

	.dataa(\inst96|Tplus1~3_combout ),
	.datab(\inst96|W_B~2_combout ),
	.datac(\inst96|always0~6_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|W_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~3 .lut_mask = 16'hEC00;
defparam \inst96|W_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneiii_lcell_comb \inst96|W_B~5 (
// Equation(s):
// \inst96|W_B~5_combout  = (\inst96|W_B~4_combout  & ((\inst96|Op_MOV3~combout ) # ((\inst96|INCAC~0_combout  & \inst96|cnt [0])))) # (!\inst96|W_B~4_combout  & (\inst96|INCAC~0_combout  & (\inst96|cnt [0])))

	.dataa(\inst96|W_B~4_combout ),
	.datab(\inst96|INCAC~0_combout ),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|W_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~5 .lut_mask = 16'hEAC0;
defparam \inst96|W_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneiii_lcell_comb \inst96|W_B~7 (
// Equation(s):
// \inst96|W_B~7_combout  = (\inst96|W_B~6_combout  & (\inst96|Op_MOV1~combout  & !\inst96|cnt [2]))

	.dataa(\inst96|W_B~6_combout ),
	.datab(gnd),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|cnt [2]),
	.cin(gnd),
	.combout(\inst96|W_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~7 .lut_mask = 16'h00A0;
defparam \inst96|W_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneiii_lcell_comb \inst96|W_B~9 (
// Equation(s):
// \inst96|W_B~9_combout  = (\inst96|W_B~8_combout ) # ((\inst96|Op_MOV1~combout  & (\inst12|inst3|T [1] & !\inst96|cnt [2])))

	.dataa(\inst96|W_B~8_combout ),
	.datab(\inst96|Op_MOV1~combout ),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst96|cnt [2]),
	.cin(gnd),
	.combout(\inst96|W_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~9 .lut_mask = 16'hAAEA;
defparam \inst96|W_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneiii_lcell_comb \inst96|W_B~10 (
// Equation(s):
// \inst96|W_B~10_combout  = (\inst96|W_B~7_combout ) # ((\inst12|inst2|EXC~q  & ((\inst96|W_B~16_combout ) # (\inst96|W_B~9_combout ))))

	.dataa(\inst96|W_B~16_combout ),
	.datab(\inst96|W_B~7_combout ),
	.datac(\inst96|W_B~9_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|W_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~10 .lut_mask = 16'hFECC;
defparam \inst96|W_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N16
cycloneiii_lcell_comb \inst96|W_B~11 (
// Equation(s):
// \inst96|W_B~11_combout  = (\inst96|W_B~3_combout ) # ((\inst96|W_B~5_combout ) # (\inst96|W_B~10_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~3_combout ),
	.datac(\inst96|W_B~5_combout ),
	.datad(\inst96|W_B~10_combout ),
	.cin(gnd),
	.combout(\inst96|W_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~11 .lut_mask = 16'hFFFC;
defparam \inst96|W_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneiii_lcell_comb \inst96|W_B~13 (
// Equation(s):
// \inst96|W_B~13_combout  = (\inst96|W_B~11_combout  & (((\inst96|WideOr7~0_combout ) # (!\inst96|temp[12]~2_combout )) # (!\inst96|WideOr17~2_combout )))

	.dataa(\inst96|WideOr17~2_combout ),
	.datab(\inst96|temp[12]~2_combout ),
	.datac(\inst96|WideOr7~0_combout ),
	.datad(\inst96|W_B~11_combout ),
	.cin(gnd),
	.combout(\inst96|W_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~13 .lut_mask = 16'hF700;
defparam \inst96|W_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneiii_lcell_comb \inst|inst|46~0 (
// Equation(s):
// \inst|inst|46~0_combout  = (\inst|inst14|WideOr0~1_combout  & \inst96|W_B~13_combout )

	.dataa(gnd),
	.datab(\inst|inst14|WideOr0~1_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|46~0 .lut_mask = 16'hC0C0;
defparam \inst|inst|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneiii_lcell_comb \inst96|XORC (
// Equation(s):
// \inst96|XORC~combout  = (\inst96|always0~5_combout  & (\inst96|cnt [0] & (\inst96|always0~2_combout  & !\inst96|WideNor44~combout )))

	.dataa(\inst96|always0~5_combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|always0~2_combout ),
	.datad(\inst96|WideNor44~combout ),
	.cin(gnd),
	.combout(\inst96|XORC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|XORC .lut_mask = 16'h0080;
defparam \inst96|XORC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cycloneiii_lcell_comb \inst96|SUBC (
// Equation(s):
// \inst96|SUBC~combout  = (\inst96|WideNor35~1_combout  & (\inst96|WideNor12~0_combout  & \inst96|cnt [0]))

	.dataa(\inst96|WideNor35~1_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor12~0_combout ),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|SUBC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|SUBC .lut_mask = 16'hA000;
defparam \inst96|SUBC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneiii_lcell_comb \inst|inst14|WideOr1~0 (
// Equation(s):
// \inst|inst14|WideOr1~0_combout  = (\inst96|ORC~combout  & (!\inst96|DECAC~combout  & (!\inst96|XORC~combout  & !\inst96|SUBC~combout ))) # (!\inst96|ORC~combout  & ((\inst96|DECAC~combout  & (!\inst96|XORC~combout  & !\inst96|SUBC~combout )) # 
// (!\inst96|DECAC~combout  & (\inst96|XORC~combout  $ (\inst96|SUBC~combout )))))

	.dataa(\inst96|ORC~combout ),
	.datab(\inst96|DECAC~combout ),
	.datac(\inst96|XORC~combout ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr1~0 .lut_mask = 16'h0116;
defparam \inst|inst14|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneiii_lcell_comb \inst|inst|46~1 (
// Equation(s):
// \inst|inst|46~1_combout  = (\inst|inst14|WideOr1~0_combout  & \inst96|W_B~13_combout )

	.dataa(gnd),
	.datab(\inst|inst14|WideOr1~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst|46~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|46~1 .lut_mask = 16'hC0C0;
defparam \inst|inst|46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneiii_lcell_comb \inst|inst|47~0 (
// Equation(s):
// \inst|inst|47~0_combout  = (\inst6|inst1|18~q  & ((\inst7|inst1|18~q  & (\inst|inst|46~0_combout )) # (!\inst7|inst1|18~q  & ((\inst|inst|46~1_combout )))))

	.dataa(\inst7|inst1|18~q ),
	.datab(\inst6|inst1|18~q ),
	.datac(\inst|inst|46~0_combout ),
	.datad(\inst|inst|46~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|47~0 .lut_mask = 16'hC480;
defparam \inst|inst|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N13
dffeas \inst9|inst1|19 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|19 .is_wysiwyg = "true";
defparam \inst9|inst1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
cycloneiii_lcell_comb \inst4|inst1|67~2 (
// Equation(s):
// \inst4|inst1|67~2_combout  = (\inst15|inst33|19~q  & (((\inst9|inst1|19~q )) # (!\inst96|RBL_IBUS~3_combout ))) # (!\inst15|inst33|19~q  & (!\inst96|MAR_IBUS~0_combout  & ((\inst9|inst1|19~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst15|inst33|19~q ),
	.datab(\inst96|RBL_IBUS~3_combout ),
	.datac(\inst9|inst1|19~q ),
	.datad(\inst96|MAR_IBUS~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|67~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|67~2 .lut_mask = 16'hA2F3;
defparam \inst4|inst1|67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneiii_lcell_comb \inst96|PCplus1~2 (
// Equation(s):
// \inst96|PCplus1~2_combout  = (\inst11|inst1~q  & (\inst12|inst2|DST~q  & \inst96|Equal13~0_combout ))

	.dataa(gnd),
	.datab(\inst11|inst1~q ),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|PCplus1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PCplus1~2 .lut_mask = 16'hC000;
defparam \inst96|PCplus1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneiii_lcell_comb \inst96|Tset0~2 (
// Equation(s):
// \inst96|Tset0~2_combout  = (\inst12|inst3|T [1] & !\inst12|inst2|FI~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst2|FI~q ),
	.cin(gnd),
	.combout(\inst96|Tset0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~2 .lut_mask = 16'h00F0;
defparam \inst96|Tset0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneiii_lcell_comb \inst96|WideNor6~5 (
// Equation(s):
// \inst96|WideNor6~5_combout  = (!\inst12|inst3|T [3] & !\inst12|inst3|T [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst3|T [2]),
	.cin(gnd),
	.combout(\inst96|WideNor6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor6~5 .lut_mask = 16'h000F;
defparam \inst96|WideNor6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneiii_lcell_comb \inst96|IBUS_PC~10 (
// Equation(s):
// \inst96|IBUS_PC~10_combout  = (\inst96|Op_MOV1~combout  & (!\inst96|WideNor6~5_combout  & ((\inst12|inst2|SRC~q ) # (\inst12|inst2|DST~q ))))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst96|Op_MOV1~combout ),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|WideNor6~5_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~10 .lut_mask = 16'h00C8;
defparam \inst96|IBUS_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneiii_lcell_comb \inst96|IBUS_PC~7 (
// Equation(s):
// \inst96|IBUS_PC~7_combout  = (!\inst96|IBUS_PC~6_combout  & (!\inst96|PCplus1~2_combout  & (!\inst96|Tset0~2_combout  & !\inst96|IBUS_PC~10_combout )))

	.dataa(\inst96|IBUS_PC~6_combout ),
	.datab(\inst96|PCplus1~2_combout ),
	.datac(\inst96|Tset0~2_combout ),
	.datad(\inst96|IBUS_PC~10_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~7 .lut_mask = 16'h0001;
defparam \inst96|IBUS_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneiii_lcell_comb \inst96|PCplus1~4 (
// Equation(s):
// \inst96|PCplus1~4_combout  = (\inst96|ALU_BUS~2_combout  & ((\inst12|inst3|T [2]) # ((\inst12|inst3|T [1]) # (!\inst12|inst3|T [0]))))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|ALU_BUS~2_combout ),
	.cin(gnd),
	.combout(\inst96|PCplus1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PCplus1~4 .lut_mask = 16'hEF00;
defparam \inst96|PCplus1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneiii_lcell_comb \inst96|PCplus1 (
// Equation(s):
// \inst96|PCplus1~combout  = (!\inst96|WideOr12~7_combout  & (\inst96|cnt [0] & ((\inst96|PCplus1~4_combout ) # (!\inst96|IBUS_PC~7_combout ))))

	.dataa(\inst96|WideOr12~7_combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|IBUS_PC~7_combout ),
	.datad(\inst96|PCplus1~4_combout ),
	.cin(gnd),
	.combout(\inst96|PCplus1~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PCplus1 .lut_mask = 16'h4404;
defparam \inst96|PCplus1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
cycloneiii_lcell_comb \inst13|inst2|sub|75~0 (
// Equation(s):
// \inst13|inst2|sub|75~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst1|sub|104~0_combout  $ (((\inst13|inst2|sub|9~q ))))) # (!\inst96|PCplus1~combout  & (((\inst4|inst1|67~5_combout ))))

	.dataa(\inst13|inst1|sub|104~0_combout ),
	.datab(\inst4|inst1|67~5_combout ),
	.datac(\inst13|inst2|sub|9~q ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|75~0 .lut_mask = 16'h5ACC;
defparam \inst13|inst2|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N23
dffeas \inst13|inst2|sub|9 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst2|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|sub|9 .is_wysiwyg = "true";
defparam \inst13|inst2|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneiii_lcell_comb \inst4|inst1|67~3 (
// Equation(s):
// \inst4|inst1|67~3_combout  = (\inst16|inst3|1~0_combout  & (\inst4|inst1|67~2_combout  & ((\inst13|inst2|sub|9~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst16|inst3|1~0_combout ),
	.datab(\inst4|inst1|67~2_combout ),
	.datac(\inst96|PC_IBUS~3_combout ),
	.datad(\inst13|inst2|sub|9~q ),
	.cin(gnd),
	.combout(\inst4|inst1|67~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|67~3 .lut_mask = 16'h8808;
defparam \inst4|inst1|67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneiii_lcell_comb \inst|inst14|WideOr4~0 (
// Equation(s):
// \inst|inst14|WideOr4~0_combout  = (\inst96|DECAC~combout  & (!\inst96|ADDC~2_combout  & (!\inst96|INCAC~2_combout  & !\inst96|SUBC~combout ))) # (!\inst96|DECAC~combout  & ((\inst96|ADDC~2_combout  & (!\inst96|INCAC~2_combout  & !\inst96|SUBC~combout )) # 
// (!\inst96|ADDC~2_combout  & (\inst96|INCAC~2_combout  $ (\inst96|SUBC~combout )))))

	.dataa(\inst96|DECAC~combout ),
	.datab(\inst96|ADDC~2_combout ),
	.datac(\inst96|INCAC~2_combout ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr4~0 .lut_mask = 16'h0116;
defparam \inst|inst14|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneiii_lcell_comb \inst2|Reg_CX~40 (
// Equation(s):
// \inst2|Reg_CX~40_combout  = (\inst2|Equal14~0_combout  & (((\inst4|inst|72~6_combout )))) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|72~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|72~6_combout ))))

	.dataa(\inst2|Equal14~0_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst4|inst|72~6_combout ),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~40 .lut_mask = 16'hF4B0;
defparam \inst2|Reg_CX~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N13
dffeas \inst11|inst6 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst6 .is_wysiwyg = "true";
defparam \inst11|inst6 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \inst11|inst9 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst9 .is_wysiwyg = "true";
defparam \inst11|inst9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneiii_lcell_comb \inst96|ANDC (
// Equation(s):
// \inst96|ANDC~combout  = (!\inst96|WideNor49~combout  & (\inst96|cnt [0] & (\inst96|always0~5_combout  & \inst96|always0~2_combout )))

	.dataa(\inst96|WideNor49~combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|always0~5_combout ),
	.datad(\inst96|always0~2_combout ),
	.cin(gnd),
	.combout(\inst96|ANDC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ANDC .lut_mask = 16'h4000;
defparam \inst96|ANDC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N5
dffeas \inst7|inst|16 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|16 .is_wysiwyg = "true";
defparam \inst7|inst|16 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N3
dffeas \inst6|inst|16 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst4|inst|70~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|16 .is_wysiwyg = "true";
defparam \inst6|inst|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
cycloneiii_lcell_comb \inst|inst2|52~1 (
// Equation(s):
// \inst|inst2|52~1_combout  = (!\inst7|inst|16~q  & (\inst6|inst|16~q  & \inst|inst14|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\inst7|inst|16~q ),
	.datac(\inst6|inst|16~q ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|52~1 .lut_mask = 16'h3000;
defparam \inst|inst2|52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
cycloneiii_lcell_comb \inst|inst2|52~3 (
// Equation(s):
// \inst|inst2|52~3_combout  = (\inst|inst2|52~1_combout ) # ((\inst|inst2|52~2_combout  & ((\inst96|ANDC~combout ) # (\inst|inst14|WideOr0~0_combout ))))

	.dataa(\inst|inst2|52~2_combout ),
	.datab(\inst96|ANDC~combout ),
	.datac(\inst|inst2|52~1_combout ),
	.datad(\inst|inst14|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|52~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|52~3 .lut_mask = 16'hFAF8;
defparam \inst|inst2|52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
cycloneiii_lcell_comb \inst|inst2|77~0 (
// Equation(s):
// \inst|inst2|77~0_combout  = \inst|inst2|51~combout  $ (\inst|inst2|52~3_combout )

	.dataa(\inst|inst2|51~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst2|52~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|77~0 .lut_mask = 16'h55AA;
defparam \inst|inst2|77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneiii_lcell_comb \inst96|MAR_ABUS~3 (
// Equation(s):
// \inst96|MAR_ABUS~3_combout  = ((\inst12|inst2|EXC~q  & ((\inst96|MAR_ABUS~2_combout ) # (\inst96|MDR_DBUS~0_combout )))) # (!\inst96|MAR_ABUS~0_combout )

	.dataa(\inst96|MAR_ABUS~2_combout ),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst96|MAR_ABUS~0_combout ),
	.datad(\inst96|MDR_DBUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~3 .lut_mask = 16'hCF8F;
defparam \inst96|MAR_ABUS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneiii_lcell_comb \inst96|WideOr7~4 (
// Equation(s):
// \inst96|WideOr7~4_combout  = (\inst96|temp[12]~2_combout  & \inst96|WideOr17~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|temp[12]~2_combout ),
	.datad(\inst96|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~4 .lut_mask = 16'hF000;
defparam \inst96|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneiii_lcell_comb \inst96|MAR_ABUS~5 (
// Equation(s):
// \inst96|MAR_ABUS~5_combout  = (!\inst96|WideOr7~4_combout  & ((\inst96|MAR_ABUS~3_combout ) # ((\inst96|MAR_ABUS~4_combout  & \inst12|inst2|SRC~q ))))

	.dataa(\inst96|MAR_ABUS~4_combout ),
	.datab(\inst96|MAR_ABUS~3_combout ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst96|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\inst96|MAR_ABUS~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_ABUS~5 .lut_mask = 16'h00EC;
defparam \inst96|MAR_ABUS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N5
dffeas \inst15|inst33|12 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|12 .is_wysiwyg = "true";
defparam \inst15|inst33|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
cycloneiii_lcell_comb \inst15|inst12|26~1 (
// Equation(s):
// \inst15|inst12|26~1_combout  = (\inst15|inst33|12~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst33|12~q ),
	.cin(gnd),
	.combout(\inst15|inst12|26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|26~1 .lut_mask = 16'hFF0F;
defparam \inst15|inst12|26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder_combout  = \inst15|inst12|26~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|inst12|26~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N13
dffeas \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1] (
	.clk(\inst96|M_clk~clkctrl_outclk ),
	.d(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder_combout  = \inst24|inst1|sram|ram_block|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N15
dffeas \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1] (
	.clk(\inst24|inst14~clkctrl_outclk ),
	.d(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \inst15|inst33|13 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|13 .is_wysiwyg = "true";
defparam \inst15|inst33|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneiii_lcell_comb \inst15|inst12|27~1 (
// Equation(s):
// \inst15|inst12|27~1_combout  = (\inst15|inst33|13~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst15|inst12|27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|27~1 .lut_mask = 16'hFF0F;
defparam \inst15|inst12|27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout  = \inst15|inst12|27~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst12|27~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N11
dffeas \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0] (
	.clk(\inst96|M_clk~clkctrl_outclk ),
	.d(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst24|inst1|sram|ram_block|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N25
dffeas \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0] (
	.clk(\inst24|inst14~clkctrl_outclk ),
	.d(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneiii_lcell_comb \inst96|M_clk (
// Equation(s):
// \inst96|M_clk~combout  = LCELL((\inst96|cnt [0] & (!\inst12|inst5~combout  & (\inst96|MAR_ABUS~5_combout  & !\inst96|cnt [1]))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|M_clk~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|M_clk .lut_mask = 16'h0020;
defparam \inst96|M_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiii_clkctrl \inst96|M_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|M_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|M_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|M_clk~clkctrl .clock_type = "global clock";
defparam \inst96|M_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneiii_lcell_comb \inst96|WideOr7 (
// Equation(s):
// \inst96|WideOr7~combout  = ((\inst96|WideOr7~0_combout ) # (!\inst96|WideOr17~2_combout )) # (!\inst96|temp[12]~2_combout )

	.dataa(gnd),
	.datab(\inst96|temp[12]~2_combout ),
	.datac(\inst96|WideOr7~0_combout ),
	.datad(\inst96|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7 .lut_mask = 16'hF3FF;
defparam \inst96|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneiii_lcell_comb \inst96|R_IBUS~0 (
// Equation(s):
// \inst96|R_IBUS~0_combout  = (!\inst96|cnt [0] & \inst96|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|R_IBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|R_IBUS~0 .lut_mask = 16'h0F00;
defparam \inst96|R_IBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneiii_lcell_comb \inst24|inst14 (
// Equation(s):
// \inst24|inst14~combout  = LCELL((\inst96|I_DBUS~0_combout  & (\inst96|WideOr7~combout  & (\inst96|R_IBUS~0_combout  & \inst96|W_B~11_combout ))))

	.dataa(\inst96|I_DBUS~0_combout ),
	.datab(\inst96|WideOr7~combout ),
	.datac(\inst96|R_IBUS~0_combout ),
	.datad(\inst96|W_B~11_combout ),
	.cin(gnd),
	.combout(\inst24|inst14~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst14 .lut_mask = 16'h8000;
defparam \inst24|inst14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiii_clkctrl \inst24|inst14~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst24|inst14~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst24|inst14~clkctrl_outclk ));
// synopsys translate_off
defparam \inst24|inst14~clkctrl .clock_type = "global clock";
defparam \inst24|inst14~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout  = (!\inst15|inst33|12~q  & (\inst96|MAR_ABUS~5_combout  & \inst15|inst33|13~q ))

	.dataa(\inst15|inst33|12~q ),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 .lut_mask = 16'h5000;
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneiii_lcell_comb \inst96|MRD~0 (
// Equation(s):
// \inst96|MRD~0_combout  = (\inst96|cnt [1] & (\inst96|I_DBUS~0_combout  & !\inst96|cnt [0]))

	.dataa(gnd),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|I_DBUS~0_combout ),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|MRD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MRD~0 .lut_mask = 16'h00C0;
defparam \inst96|MRD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
cycloneiii_lcell_comb \inst24|inst10 (
// Equation(s):
// \inst24|inst10~combout  = LCELL((!\inst24|inst|A_plus [0] & (\inst96|cnt [1] & (\inst96|I_DBUS~0_combout  & !\inst96|cnt [0]))))

	.dataa(\inst24|inst|A_plus [0]),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|I_DBUS~0_combout ),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst24|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst10 .lut_mask = 16'h0040;
defparam \inst24|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiii_clkctrl \inst24|inst10~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst24|inst10~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst24|inst10~clkctrl_outclk ));
// synopsys translate_off
defparam \inst24|inst10~clkctrl .clock_type = "global clock";
defparam \inst24|inst10~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X46_Y28_N21
dffeas \inst15|inst2|19 (
	.clk(\inst96|IBUS_MAR~combout ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|19 .is_wysiwyg = "true";
defparam \inst15|inst2|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneiii_lcell_comb \inst24|inst|always0~0 (
// Equation(s):
// \inst24|inst|always0~0_combout  = (\inst96|W_B~13_combout  & ((\inst15|inst2|19~q ) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(gnd),
	.datab(\inst96|MAR_ABUS~5_combout ),
	.datac(\inst15|inst2|19~q ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst24|inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|always0~0 .lut_mask = 16'hF300;
defparam \inst24|inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
cycloneiii_lcell_comb \inst15|inst12|36~1 (
// Equation(s):
// \inst15|inst12|36~1_combout  = (\inst15|inst33|15~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(\inst15|inst33|15~q ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst12|36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|36~1 .lut_mask = 16'hCFCF;
defparam \inst15|inst12|36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N31
dffeas \inst15|inst33|16 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|16 .is_wysiwyg = "true";
defparam \inst15|inst33|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
cycloneiii_lcell_comb \inst15|inst12|11~1 (
// Equation(s):
// \inst15|inst12|11~1_combout  = (\inst15|inst33|16~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|inst33|16~q ),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst15|inst12|11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|11~1 .lut_mask = 16'hF0FF;
defparam \inst15|inst12|11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N25
dffeas \inst15|inst33|18 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|18 .is_wysiwyg = "true";
defparam \inst15|inst33|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
cycloneiii_lcell_comb \inst15|inst12|6~1 (
// Equation(s):
// \inst15|inst12|6~1_combout  = (\inst15|inst33|18~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(gnd),
	.datac(\inst15|inst33|18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst12|6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|6~1 .lut_mask = 16'hF5F5;
defparam \inst15|inst12|6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N19
dffeas \inst15|inst33|19 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|19 .is_wysiwyg = "true";
defparam \inst15|inst33|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N16
cycloneiii_lcell_comb \inst15|inst12|1~1 (
// Equation(s):
// \inst15|inst12|1~1_combout  = (\inst15|inst33|19~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst15|inst33|19~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst12|1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|1~1 .lut_mask = 16'hDDDD;
defparam \inst15|inst12|1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N23
dffeas \inst15|inst2|13 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|13 .is_wysiwyg = "true";
defparam \inst15|inst2|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
cycloneiii_lcell_comb \inst15|inst11|27~1 (
// Equation(s):
// \inst15|inst11|27~1_combout  = (\inst15|inst2|13~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(gnd),
	.datac(\inst15|inst2|13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst11|27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|27~1 .lut_mask = 16'hF5F5;
defparam \inst15|inst11|27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N29
dffeas \inst15|inst2|16 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|16 .is_wysiwyg = "true";
defparam \inst15|inst2|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneiii_lcell_comb \inst15|inst11|11~1 (
// Equation(s):
// \inst15|inst11|11~1_combout  = (\inst15|inst2|16~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst2|16~q ),
	.cin(gnd),
	.combout(\inst15|inst11|11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|11~1 .lut_mask = 16'hFF0F;
defparam \inst15|inst11|11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N5
dffeas \inst16|inst|17 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|17 .is_wysiwyg = "true";
defparam \inst16|inst|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneiii_lcell_comb \inst13|inst|sub|102~0 (
// Equation(s):
// \inst13|inst|sub|102~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst|sub|97~combout )) # (!\inst96|PCplus1~combout  & (((\inst4|inst|69~5_combout ) # (!\inst4|inst1|74~7_combout ))))

	.dataa(\inst13|inst|sub|97~combout ),
	.datab(\inst4|inst|69~5_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|102~0 .lut_mask = 16'hAACF;
defparam \inst13|inst|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N13
dffeas \inst13|inst|sub|99 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|sub|99 .is_wysiwyg = "true";
defparam \inst13|inst|sub|99 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y32_N7
dffeas \inst7|inst|17 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|17 .is_wysiwyg = "true";
defparam \inst7|inst|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneiii_lcell_comb \inst|inst2|48~0 (
// Equation(s):
// \inst|inst2|48~0_combout  = (\inst7|inst|17~q  & ((\inst96|ANDC~combout ))) # (!\inst7|inst|17~q  & (\inst|inst14|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\inst|inst14|WideOr1~0_combout ),
	.datac(\inst96|ANDC~combout ),
	.datad(\inst7|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst2|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|48~0 .lut_mask = 16'hF0CC;
defparam \inst|inst2|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
cycloneiii_lcell_comb \inst|inst2|48~1 (
// Equation(s):
// \inst|inst2|48~1_combout  = (\inst6|inst|17~q  & ((\inst|inst2|48~0_combout ) # ((\inst7|inst|17~q  & \inst|inst14|WideOr0~0_combout ))))

	.dataa(\inst6|inst|17~q ),
	.datab(\inst7|inst|17~q ),
	.datac(\inst|inst14|WideOr0~0_combout ),
	.datad(\inst|inst2|48~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|48~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|48~1 .lut_mask = 16'hAA80;
defparam \inst|inst2|48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneiii_lcell_comb \inst|inst14|WideOr2~0 (
// Equation(s):
// \inst|inst14|WideOr2~0_combout  = (!\inst96|XORC~combout  & (!\inst96|DECAC~combout  & (\inst96|INCAC~2_combout  $ (\inst96|ADDC~2_combout ))))

	.dataa(\inst96|XORC~combout ),
	.datab(\inst96|DECAC~combout ),
	.datac(\inst96|INCAC~2_combout ),
	.datad(\inst96|ADDC~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr2~0 .lut_mask = 16'h0110;
defparam \inst|inst14|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \inst6|inst|17 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|17 .is_wysiwyg = "true";
defparam \inst6|inst|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneiii_lcell_comb \inst|inst2|45 (
// Equation(s):
// \inst|inst2|45~combout  = (\inst6|inst|17~q ) # ((\inst7|inst|17~q  & (!\inst|inst14|WideOr3~3_combout )) # (!\inst7|inst|17~q  & ((!\inst|inst14|WideOr2~0_combout ))))

	.dataa(\inst|inst14|WideOr3~3_combout ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst7|inst|17~q ),
	.datad(\inst6|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst2|45~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|45 .lut_mask = 16'hFF53;
defparam \inst|inst2|45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \inst7|inst|19 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|19 .is_wysiwyg = "true";
defparam \inst7|inst|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneiii_lcell_comb \inst|inst2|46~0 (
// Equation(s):
// \inst|inst2|46~0_combout  = (\inst6|inst|19~q  & \inst7|inst|19~q )

	.dataa(\inst6|inst|19~q ),
	.datab(gnd),
	.datac(\inst7|inst|19~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst2|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|46~0 .lut_mask = 16'hA0A0;
defparam \inst|inst2|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneiii_lcell_comb \inst|inst2|46~1 (
// Equation(s):
// \inst|inst2|46~1_combout  = (\inst6|inst|19~q  & (!\inst7|inst|19~q  & \inst|inst14|WideOr1~0_combout ))

	.dataa(\inst6|inst|19~q ),
	.datab(gnd),
	.datac(\inst7|inst|19~q ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|46~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|46~1 .lut_mask = 16'h0A00;
defparam \inst|inst2|46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneiii_lcell_comb \inst|inst2|78~1 (
// Equation(s):
// \inst|inst2|78~1_combout  = (!\inst|inst14|CN0~0_combout  & (!\inst|inst2|46~1_combout  & ((!\inst|inst14|WideOr0~1_combout ) # (!\inst|inst2|46~0_combout ))))

	.dataa(\inst|inst14|CN0~0_combout ),
	.datab(\inst|inst2|46~0_combout ),
	.datac(\inst|inst14|WideOr0~1_combout ),
	.datad(\inst|inst2|46~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|78~1 .lut_mask = 16'h0015;
defparam \inst|inst2|78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N17
dffeas \inst7|inst|18 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|18 .is_wysiwyg = "true";
defparam \inst7|inst|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneiii_lcell_comb \inst|inst2|47~0 (
// Equation(s):
// \inst|inst2|47~0_combout  = (\inst7|inst|18~q  & (\inst96|ANDC~combout )) # (!\inst7|inst|18~q  & ((\inst|inst14|WideOr1~0_combout )))

	.dataa(\inst96|ANDC~combout ),
	.datab(\inst7|inst|18~q ),
	.datac(gnd),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|47~0 .lut_mask = 16'hBB88;
defparam \inst|inst2|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
cycloneiii_lcell_comb \inst|inst2|47~1 (
// Equation(s):
// \inst|inst2|47~1_combout  = (\inst6|inst|18~q  & ((\inst|inst2|47~0_combout ) # ((\inst7|inst|18~q  & \inst|inst14|WideOr0~0_combout ))))

	.dataa(\inst7|inst|18~q ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst|inst2|47~0_combout ),
	.datad(\inst|inst14|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|47~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|47~1 .lut_mask = 16'hC8C0;
defparam \inst|inst2|47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cycloneiii_lcell_comb \inst96|WideNor35~1 (
// Equation(s):
// \inst96|WideNor35~1_combout  = (\inst96|WideNor35~0_combout  & (!\inst11|inst~q  & (!\inst11|inst3~q  & \inst11|inst4~q )))

	.dataa(\inst96|WideNor35~0_combout ),
	.datab(\inst11|inst~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst11|inst4~q ),
	.cin(gnd),
	.combout(\inst96|WideNor35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor35~1 .lut_mask = 16'h0200;
defparam \inst96|WideNor35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneiii_lcell_comb \inst|inst14|WideOr3~4 (
// Equation(s):
// \inst|inst14|WideOr3~4_combout  = (\inst96|XORC~combout ) # ((\inst96|cnt [0] & (\inst96|WideNor12~0_combout  & \inst96|WideNor35~1_combout )))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|WideNor12~0_combout ),
	.datac(\inst96|XORC~combout ),
	.datad(\inst96|WideNor35~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr3~4 .lut_mask = 16'hF8F0;
defparam \inst|inst14|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneiii_lcell_comb \inst96|ORC (
// Equation(s):
// \inst96|ORC~combout  = (!\inst96|WideNor54~combout  & (\inst96|cnt [0] & (\inst96|always0~2_combout  & \inst96|always0~5_combout )))

	.dataa(\inst96|WideNor54~combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|always0~2_combout ),
	.datad(\inst96|always0~5_combout ),
	.cin(gnd),
	.combout(\inst96|ORC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ORC .lut_mask = 16'h4000;
defparam \inst96|ORC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneiii_lcell_comb \inst|inst14|WideOr3~3 (
// Equation(s):
// \inst|inst14|WideOr3~3_combout  = (\inst|inst14|WideOr3~4_combout ) # ((\inst96|ORC~combout ) # ((\inst96|INCAC~2_combout  & !\inst96|ADDC~2_combout )))

	.dataa(\inst96|INCAC~2_combout ),
	.datab(\inst96|ADDC~2_combout ),
	.datac(\inst|inst14|WideOr3~4_combout ),
	.datad(\inst96|ORC~combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr3~3 .lut_mask = 16'hFFF2;
defparam \inst|inst14|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneiii_lcell_comb \inst|inst2|43 (
// Equation(s):
// \inst|inst2|43~combout  = (\inst6|inst|19~q ) # ((\inst7|inst|19~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|19~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst6|inst|19~q ),
	.datab(\inst7|inst|19~q ),
	.datac(\inst|inst14|WideOr2~0_combout ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|43~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|43 .lut_mask = 16'hABEF;
defparam \inst|inst2|43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
cycloneiii_lcell_comb \inst|inst2|75~0 (
// Equation(s):
// \inst|inst2|75~0_combout  = ((!\inst|inst2|47~1_combout  & ((\inst|inst2|78~1_combout ) # (!\inst|inst2|43~combout )))) # (!\inst|inst2|44~combout )

	.dataa(\inst|inst2|44~combout ),
	.datab(\inst|inst2|78~1_combout ),
	.datac(\inst|inst2|47~1_combout ),
	.datad(\inst|inst2|43~combout ),
	.cin(gnd),
	.combout(\inst|inst2|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|75~0 .lut_mask = 16'h5D5F;
defparam \inst|inst2|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
cycloneiii_lcell_comb \inst|inst2|82 (
// Equation(s):
// \inst|inst2|82~combout  = \inst|inst2|48~1_combout  $ (\inst|inst2|45~combout  $ (((\inst|inst14|WideOr4~0_combout  & \inst|inst2|75~0_combout ))))

	.dataa(\inst|inst14|WideOr4~0_combout ),
	.datab(\inst|inst2|48~1_combout ),
	.datac(\inst|inst2|45~combout ),
	.datad(\inst|inst2|75~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|82~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|82 .lut_mask = 16'h963C;
defparam \inst|inst2|82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneiii_lcell_comb \inst4|inst|69~2 (
// Equation(s):
// \inst4|inst|69~2_combout  = ((\inst96|IMUL~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout )) # (!\inst96|IMUL~4_combout  & ((!\inst|inst2|82~combout )))) # (!\inst96|ALU_BUS~combout )

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout ),
	.datab(\inst96|IMUL~4_combout ),
	.datac(\inst|inst2|82~combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|69~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~2 .lut_mask = 16'h8BFF;
defparam \inst4|inst|69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneiii_lcell_comb \inst4|inst|69~4 (
// Equation(s):
// \inst4|inst|69~4_combout  = (\inst4|inst|69~3_combout  & (\inst4|inst|69~2_combout  & ((\inst13|inst|sub|99~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst4|inst|69~3_combout ),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst13|inst|sub|99~q ),
	.datad(\inst4|inst|69~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|69~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~4 .lut_mask = 16'hA200;
defparam \inst4|inst|69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneiii_lcell_comb \inst4|inst|69~5 (
// Equation(s):
// \inst4|inst|69~5_combout  = (\inst4|inst|69~1_combout  & (\inst4|inst|69~4_combout  & ((\inst16|inst|17~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst|69~1_combout ),
	.datab(\inst96|SR_IBUS~1_combout ),
	.datac(\inst16|inst|17~q ),
	.datad(\inst4|inst|69~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst|69~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~5 .lut_mask = 16'hA200;
defparam \inst4|inst|69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneiii_lcell_comb \inst4|inst|69~6 (
// Equation(s):
// \inst4|inst|69~6_combout  = (\inst4|inst|69~5_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|69~5_combout ),
	.cin(gnd),
	.combout(\inst4|inst|69~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|69~6 .lut_mask = 16'hFF55;
defparam \inst4|inst|69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \inst15|inst2|17 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|17 .is_wysiwyg = "true";
defparam \inst15|inst2|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneiii_lcell_comb \inst15|inst11|10~1 (
// Equation(s):
// \inst15|inst11|10~1_combout  = (\inst15|inst2|17~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst2|17~q ),
	.cin(gnd),
	.combout(\inst15|inst11|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|10~1 .lut_mask = 16'hFF0F;
defparam \inst15|inst11|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneiii_lcell_comb \inst15|inst11|6~1 (
// Equation(s):
// \inst15|inst11|6~1_combout  = (\inst15|inst2|18~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst15|inst2|18~q ),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst11|6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|6~1 .lut_mask = 16'hAFAF;
defparam \inst15|inst11|6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
cycloneiii_lcell_comb \inst24|inst|Add0~32 (
// Equation(s):
// \inst24|inst|Add0~32_combout  = (\inst15|inst11|10~1_combout  & (!\inst24|inst|Add0~31 )) # (!\inst15|inst11|10~1_combout  & ((\inst24|inst|Add0~31 ) # (GND)))
// \inst24|inst|Add0~33  = CARRY((!\inst24|inst|Add0~31 ) # (!\inst15|inst11|10~1_combout ))

	.dataa(gnd),
	.datab(\inst15|inst11|10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~31 ),
	.combout(\inst24|inst|Add0~32_combout ),
	.cout(\inst24|inst|Add0~33 ));
// synopsys translate_off
defparam \inst24|inst|Add0~32 .lut_mask = 16'h3C3F;
defparam \inst24|inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
cycloneiii_lcell_comb \inst24|inst|Add0~34 (
// Equation(s):
// \inst24|inst|Add0~34_combout  = (\inst15|inst11|11~1_combout  & (\inst24|inst|Add0~33  $ (GND))) # (!\inst15|inst11|11~1_combout  & (!\inst24|inst|Add0~33  & VCC))
// \inst24|inst|Add0~35  = CARRY((\inst15|inst11|11~1_combout  & !\inst24|inst|Add0~33 ))

	.dataa(gnd),
	.datab(\inst15|inst11|11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~33 ),
	.combout(\inst24|inst|Add0~34_combout ),
	.cout(\inst24|inst|Add0~35 ));
// synopsys translate_off
defparam \inst24|inst|Add0~34 .lut_mask = 16'hC30C;
defparam \inst24|inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneiii_lcell_comb \inst24|inst|Add0~36 (
// Equation(s):
// \inst24|inst|Add0~36_combout  = (\inst15|inst11|36~1_combout  & (!\inst24|inst|Add0~35 )) # (!\inst15|inst11|36~1_combout  & ((\inst24|inst|Add0~35 ) # (GND)))
// \inst24|inst|Add0~37  = CARRY((!\inst24|inst|Add0~35 ) # (!\inst15|inst11|36~1_combout ))

	.dataa(\inst15|inst11|36~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~35 ),
	.combout(\inst24|inst|Add0~36_combout ),
	.cout(\inst24|inst|Add0~37 ));
// synopsys translate_off
defparam \inst24|inst|Add0~36 .lut_mask = 16'h5A5F;
defparam \inst24|inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
cycloneiii_lcell_comb \inst24|inst|Add0~38 (
// Equation(s):
// \inst24|inst|Add0~38_combout  = (\inst15|inst11|31~1_combout  & (\inst24|inst|Add0~37  $ (GND))) # (!\inst15|inst11|31~1_combout  & (!\inst24|inst|Add0~37  & VCC))
// \inst24|inst|Add0~39  = CARRY((\inst15|inst11|31~1_combout  & !\inst24|inst|Add0~37 ))

	.dataa(\inst15|inst11|31~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~37 ),
	.combout(\inst24|inst|Add0~38_combout ),
	.cout(\inst24|inst|Add0~39 ));
// synopsys translate_off
defparam \inst24|inst|Add0~38 .lut_mask = 16'hA50A;
defparam \inst24|inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
cycloneiii_lcell_comb \inst24|inst|Add0~42 (
// Equation(s):
// \inst24|inst|Add0~42_combout  = (\inst15|inst11|26~1_combout  & (\inst24|inst|Add0~41  $ (GND))) # (!\inst15|inst11|26~1_combout  & (!\inst24|inst|Add0~41  & VCC))
// \inst24|inst|Add0~43  = CARRY((\inst15|inst11|26~1_combout  & !\inst24|inst|Add0~41 ))

	.dataa(\inst15|inst11|26~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~41 ),
	.combout(\inst24|inst|Add0~42_combout ),
	.cout(\inst24|inst|Add0~43 ));
// synopsys translate_off
defparam \inst24|inst|Add0~42 .lut_mask = 16'hA50A;
defparam \inst24|inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
cycloneiii_lcell_comb \inst24|inst|Add0~44 (
// Equation(s):
// \inst24|inst|Add0~44_combout  = (\inst15|inst12|1~1_combout  & (!\inst24|inst|Add0~43 )) # (!\inst15|inst12|1~1_combout  & ((\inst24|inst|Add0~43 ) # (GND)))
// \inst24|inst|Add0~45  = CARRY((!\inst24|inst|Add0~43 ) # (!\inst15|inst12|1~1_combout ))

	.dataa(gnd),
	.datab(\inst15|inst12|1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~43 ),
	.combout(\inst24|inst|Add0~44_combout ),
	.cout(\inst24|inst|Add0~45 ));
// synopsys translate_off
defparam \inst24|inst|Add0~44 .lut_mask = 16'h3C3F;
defparam \inst24|inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
cycloneiii_lcell_comb \inst24|inst|Add0~46 (
// Equation(s):
// \inst24|inst|Add0~46_combout  = (\inst15|inst12|6~1_combout  & (\inst24|inst|Add0~45  $ (GND))) # (!\inst15|inst12|6~1_combout  & (!\inst24|inst|Add0~45  & VCC))
// \inst24|inst|Add0~47  = CARRY((\inst15|inst12|6~1_combout  & !\inst24|inst|Add0~45 ))

	.dataa(gnd),
	.datab(\inst15|inst12|6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~45 ),
	.combout(\inst24|inst|Add0~46_combout ),
	.cout(\inst24|inst|Add0~47 ));
// synopsys translate_off
defparam \inst24|inst|Add0~46 .lut_mask = 16'hC30C;
defparam \inst24|inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
cycloneiii_lcell_comb \inst24|inst|Add0~50 (
// Equation(s):
// \inst24|inst|Add0~50_combout  = (\inst15|inst12|11~1_combout  & (\inst24|inst|Add0~49  $ (GND))) # (!\inst15|inst12|11~1_combout  & (!\inst24|inst|Add0~49  & VCC))
// \inst24|inst|Add0~51  = CARRY((\inst15|inst12|11~1_combout  & !\inst24|inst|Add0~49 ))

	.dataa(gnd),
	.datab(\inst15|inst12|11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~49 ),
	.combout(\inst24|inst|Add0~50_combout ),
	.cout(\inst24|inst|Add0~51 ));
// synopsys translate_off
defparam \inst24|inst|Add0~50 .lut_mask = 16'hC30C;
defparam \inst24|inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
cycloneiii_lcell_comb \inst24|inst|Add0~52 (
// Equation(s):
// \inst24|inst|Add0~52_combout  = (\inst15|inst12|36~1_combout  & (!\inst24|inst|Add0~51 )) # (!\inst15|inst12|36~1_combout  & ((\inst24|inst|Add0~51 ) # (GND)))
// \inst24|inst|Add0~53  = CARRY((!\inst24|inst|Add0~51 ) # (!\inst15|inst12|36~1_combout ))

	.dataa(gnd),
	.datab(\inst15|inst12|36~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~51 ),
	.combout(\inst24|inst|Add0~52_combout ),
	.cout(\inst24|inst|Add0~53 ));
// synopsys translate_off
defparam \inst24|inst|Add0~52 .lut_mask = 16'h3C3F;
defparam \inst24|inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneiii_lcell_comb \inst24|inst|Add0~54 (
// Equation(s):
// \inst24|inst|Add0~54_combout  = (\inst15|inst12|31~1_combout  & (\inst24|inst|Add0~53  $ (GND))) # (!\inst15|inst12|31~1_combout  & (!\inst24|inst|Add0~53  & VCC))
// \inst24|inst|Add0~55  = CARRY((\inst15|inst12|31~1_combout  & !\inst24|inst|Add0~53 ))

	.dataa(\inst15|inst12|31~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~53 ),
	.combout(\inst24|inst|Add0~54_combout ),
	.cout(\inst24|inst|Add0~55 ));
// synopsys translate_off
defparam \inst24|inst|Add0~54 .lut_mask = 16'hA50A;
defparam \inst24|inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
cycloneiii_lcell_comb \inst24|inst|Add0~56 (
// Equation(s):
// \inst24|inst|Add0~56_combout  = (\inst15|inst12|27~1_combout  & (!\inst24|inst|Add0~55 )) # (!\inst15|inst12|27~1_combout  & ((\inst24|inst|Add0~55 ) # (GND)))
// \inst24|inst|Add0~57  = CARRY((!\inst24|inst|Add0~55 ) # (!\inst15|inst12|27~1_combout ))

	.dataa(gnd),
	.datab(\inst15|inst12|27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|inst|Add0~55 ),
	.combout(\inst24|inst|Add0~56_combout ),
	.cout(\inst24|inst|Add0~57 ));
// synopsys translate_off
defparam \inst24|inst|Add0~56 .lut_mask = 16'h3C3F;
defparam \inst24|inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneiii_lcell_comb \inst24|inst|Add0~61 (
// Equation(s):
// \inst24|inst|Add0~61_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~56_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|13~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst15|inst33|13~q ),
	.datac(\inst24|inst|Add0~56_combout ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~61 .lut_mask = 16'hF0DD;
defparam \inst24|inst|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout  = (!\inst24|inst|Add0~61_combout  & ((\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~58_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst15|inst12|26~1_combout 
// )))))

	.dataa(\inst24|inst|Add0~58_combout ),
	.datab(\inst15|inst12|26~1_combout ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst24|inst|Add0~61_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 .lut_mask = 16'h00AC;
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneiii_lcell_comb \inst24|inst|Dout[0]~14 (
// Equation(s):
// \inst24|inst|Dout[0]~14_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|67~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|67~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst|67~2_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst24|inst5|inst1|67~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[0]~14 .lut_mask = 16'hFB3B;
defparam \inst24|inst|Dout[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \inst15|inst2|18 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|18 .is_wysiwyg = "true";
defparam \inst15|inst2|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneiii_lcell_comb \inst24|inst|Add0~74 (
// Equation(s):
// \inst24|inst|Add0~74_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~30_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|18~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|Add0~30_combout ),
	.datab(\inst96|MAR_ABUS~5_combout ),
	.datac(\inst15|inst2|18~q ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~74 .lut_mask = 16'hAAF3;
defparam \inst24|inst|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneiii_lcell_comb \inst24|inst|Add0~73 (
// Equation(s):
// \inst24|inst|Add0~73_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~32_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|17~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|Add0~32_combout ),
	.datac(\inst15|inst2|17~q ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~73 .lut_mask = 16'hCCF5;
defparam \inst24|inst|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneiii_lcell_comb \inst24|inst|Add0~72 (
// Equation(s):
// \inst24|inst|Add0~72_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~34_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|16~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst15|inst2|16~q ),
	.datad(\inst24|inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~72 .lut_mask = 16'hFD31;
defparam \inst24|inst|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N28
cycloneiii_lcell_comb \inst4|inst|71~5 (
// Equation(s):
// \inst4|inst|71~5_combout  = (\inst4|inst|71~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|71~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst|71~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|71~5 .lut_mask = 16'hAAFF;
defparam \inst4|inst|71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneiii_lcell_comb \inst15|inst2|15~feeder (
// Equation(s):
// \inst15|inst2|15~feeder_combout  = \inst4|inst|71~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst|71~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst2|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst2|15~feeder .lut_mask = 16'hF0F0;
defparam \inst15|inst2|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N29
dffeas \inst15|inst2|15 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(\inst15|inst2|15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|15 .is_wysiwyg = "true";
defparam \inst15|inst2|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneiii_lcell_comb \inst24|inst|Add0~71 (
// Equation(s):
// \inst24|inst|Add0~71_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~36_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|15~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst|Add0~36_combout ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst2|15~q ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~71 .lut_mask = 16'hDD8D;
defparam \inst24|inst|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \inst15|inst2|14 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst2|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst2|14 .is_wysiwyg = "true";
defparam \inst15|inst2|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneiii_lcell_comb \inst24|inst|Add0~70 (
// Equation(s):
// \inst24|inst|Add0~70_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~38_combout )))) # (!\inst24|inst|always0~0_combout  & ((\inst15|inst2|14~q ) # ((!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst15|inst2|14~q ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst24|inst|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~70 .lut_mask = 16'hEF45;
defparam \inst24|inst|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneiii_lcell_comb \inst24|inst|Add0~69 (
// Equation(s):
// \inst24|inst|Add0~69_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~40_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|13~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|Add0~40_combout ),
	.datab(\inst15|inst2|13~q ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~69 .lut_mask = 16'hACAF;
defparam \inst24|inst|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneiii_lcell_comb \inst24|inst|Add0~68 (
// Equation(s):
// \inst24|inst|Add0~68_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~42_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst2|12~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|Add0~42_combout ),
	.datac(\inst15|inst2|12~q ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~68 .lut_mask = 16'hCCF5;
defparam \inst24|inst|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
cycloneiii_lcell_comb \inst24|inst|Add0~67 (
// Equation(s):
// \inst24|inst|Add0~67_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~44_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|19~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst15|inst33|19~q ),
	.datad(\inst24|inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~67 .lut_mask = 16'hFD31;
defparam \inst24|inst|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneiii_lcell_comb \inst24|inst|Add0~66 (
// Equation(s):
// \inst24|inst|Add0~66_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~46_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|18~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst|Add0~46_combout ),
	.datad(\inst15|inst33|18~q ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~66 .lut_mask = 16'hF3D1;
defparam \inst24|inst|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N31
dffeas \inst15|inst33|17 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|17 .is_wysiwyg = "true";
defparam \inst15|inst33|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneiii_lcell_comb \inst24|inst|Add0~65 (
// Equation(s):
// \inst24|inst|Add0~65_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~48_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|17~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|Add0~48_combout ),
	.datab(\inst96|MAR_ABUS~5_combout ),
	.datac(\inst15|inst33|17~q ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~65 .lut_mask = 16'hAAF3;
defparam \inst24|inst|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneiii_lcell_comb \inst24|inst|Add0~64 (
// Equation(s):
// \inst24|inst|Add0~64_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~50_combout )))) # (!\inst24|inst|always0~0_combout  & ((\inst15|inst33|16~q ) # ((!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst15|inst33|16~q ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst24|inst|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~64 .lut_mask = 16'hEF23;
defparam \inst24|inst|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N2
cycloneiii_lcell_comb \inst24|inst|Add0~63 (
// Equation(s):
// \inst24|inst|Add0~63_combout  = (\inst24|inst|always0~0_combout  & (((\inst24|inst|Add0~52_combout )))) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|15~q )) # (!\inst96|MAR_ABUS~5_combout )))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst15|inst33|15~q ),
	.datad(\inst24|inst|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~63 .lut_mask = 16'hFD31;
defparam \inst24|inst|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N11
dffeas \inst15|inst33|14 (
	.clk(\inst96|IBUS_MAR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst33|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst33|14 .is_wysiwyg = "true";
defparam \inst15|inst33|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
cycloneiii_lcell_comb \inst24|inst|Add0~62 (
// Equation(s):
// \inst24|inst|Add0~62_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~54_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|14~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst|Add0~54_combout ),
	.datac(\inst15|inst33|14~q ),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~62 .lut_mask = 16'hD8DD;
defparam \inst24|inst|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y38_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[0]~14_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout  = (\inst24|inst|Add0~61_combout  & ((\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~58_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst15|inst12|26~1_combout 
// )))))

	.dataa(\inst24|inst|Add0~58_combout ),
	.datab(\inst15|inst12|26~1_combout ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst24|inst|Add0~61_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 .lut_mask = 16'hAC00;
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y28_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[0]~14_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[0] (
	.clk(\inst96|M_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst24|inst|Add0~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst2|sram|ram_block|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N17
dffeas \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[0] (
	.clk(\inst24|inst10~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst24|inst2|sram|ram_block|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
cycloneiii_lcell_comb \inst24|inst|Add0~58 (
// Equation(s):
// \inst24|inst|Add0~58_combout  = \inst15|inst12|26~1_combout  $ (!\inst24|inst|Add0~57 )

	.dataa(\inst15|inst12|26~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst24|inst|Add0~57 ),
	.combout(\inst24|inst|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~58 .lut_mask = 16'hA5A5;
defparam \inst24|inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneiii_lcell_comb \inst24|inst|Add0~60 (
// Equation(s):
// \inst24|inst|Add0~60_combout  = (\inst24|inst|always0~0_combout  & (\inst24|inst|Add0~58_combout )) # (!\inst24|inst|always0~0_combout  & (((\inst15|inst33|12~q ) # (!\inst96|MAR_ABUS~5_combout ))))

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst|Add0~58_combout ),
	.datac(\inst15|inst33|12~q ),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Add0~60 .lut_mask = 16'hD8DD;
defparam \inst24|inst|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N9
dffeas \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[1] (
	.clk(\inst96|M_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst24|inst|Add0~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst2|sram|ram_block|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N23
dffeas \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[1] (
	.clk(\inst24|inst10~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst24|inst2|sram|ram_block|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout  = (\inst24|inst|Add0~61_combout  & ((\inst24|inst|always0~0_combout  & ((!\inst24|inst|Add0~58_combout ))) # (!\inst24|inst|always0~0_combout  & 
// (!\inst15|inst12|26~1_combout ))))

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst15|inst12|26~1_combout ),
	.datac(\inst24|inst|Add0~58_combout ),
	.datad(\inst24|inst|Add0~61_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 .lut_mask = 16'h1B00;
defparam \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y31_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[0]~14_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]) # 
// (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a8~portadataout )))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a0~portadataout  & 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1])))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'hCEC2;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a24~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a16~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a16~portadataout ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hF588;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneiii_lcell_comb \inst24|inst5|inst1|67~1 (
// Equation(s):
// \inst24|inst5|inst1|67~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\inst96|MRD~0_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|67~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|67~1 .lut_mask = 16'hEF4F;
defparam \inst24|inst5|inst1|67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneiii_lcell_comb \inst24|inst5|inst1|67~2 (
// Equation(s):
// \inst24|inst5|inst1|67~2_combout  = (\inst24|inst5|inst1|67~1_combout  & ((\inst14|inst33|19~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst14|inst33|19~q ),
	.datab(gnd),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst1|67~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|67~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|67~2 .lut_mask = 16'hAF00;
defparam \inst24|inst5|inst1|67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneiii_lcell_comb \inst24|inst|Dout[8]~15 (
// Equation(s):
// \inst24|inst|Dout[8]~15_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|67~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|67~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|67~2_combout ),
	.datad(\inst24|inst5|inst1|67~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[8]~15 .lut_mask = 16'hF7B3;
defparam \inst24|inst|Dout[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneiii_lcell_comb \inst15|inst11|36~1 (
// Equation(s):
// \inst15|inst11|36~1_combout  = (\inst15|inst2|15~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(\inst15|inst2|15~q ),
	.datac(gnd),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst15|inst11|36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|36~1 .lut_mask = 16'hCCFF;
defparam \inst15|inst11|36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneiii_lcell_comb \inst15|inst11|31~1 (
// Equation(s):
// \inst15|inst11|31~1_combout  = (\inst15|inst2|14~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|inst2|14~q ),
	.datad(\inst96|MAR_ABUS~5_combout ),
	.cin(gnd),
	.combout(\inst15|inst11|31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|31~1 .lut_mask = 16'hF0FF;
defparam \inst15|inst11|31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneiii_lcell_comb \inst15|inst11|26~1 (
// Equation(s):
// \inst15|inst11|26~1_combout  = (\inst15|inst2|12~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(\inst96|MAR_ABUS~5_combout ),
	.datac(gnd),
	.datad(\inst15|inst2|12~q ),
	.cin(gnd),
	.combout(\inst15|inst11|26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|26~1 .lut_mask = 16'hFF33;
defparam \inst15|inst11|26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N30
cycloneiii_lcell_comb \inst15|inst12|10~1 (
// Equation(s):
// \inst15|inst12|10~1_combout  = (\inst15|inst33|17~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(gnd),
	.datac(\inst15|inst33|17~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst12|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|10~1 .lut_mask = 16'hF5F5;
defparam \inst15|inst12|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
cycloneiii_lcell_comb \inst15|inst12|31~1 (
// Equation(s):
// \inst15|inst12|31~1_combout  = (\inst15|inst33|14~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst15|inst33|14~q ),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|inst12|31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst12|31~1 .lut_mask = 16'hAFAF;
defparam \inst15|inst12|31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y17_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[8]~15_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout  = (\inst96|MAR_ABUS~5_combout  & (!\inst15|inst33|12~q  & !\inst15|inst33|13~q ))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(gnd),
	.datac(\inst15|inst33|12~q ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 .lut_mask = 16'h000A;
defparam \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y35_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[8]~15_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F00000000000000001CAD;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a8~portadataout )) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'hD9C8;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout  = ((\inst15|inst33|12~q  & \inst15|inst33|13~q )) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(\inst15|inst33|12~q ),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 .lut_mask = 16'hAF0F;
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y42_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[8]~15_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a24~portadataout ))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a16~portadataout )))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a16~portadataout ),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14_combout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hF838;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneiii_lcell_comb \inst24|inst5|inst|67~1 (
// Equation(s):
// \inst24|inst5|inst|67~1_combout  = ((\inst15|inst11|1~1_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout )) # (!\inst15|inst11|1~1_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout )))) # (!\inst96|MRD~0_combout )

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.datac(\inst96|MRD~0_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|67~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|67~1 .lut_mask = 16'hDF8F;
defparam \inst24|inst5|inst|67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneiii_lcell_comb \inst24|inst5|inst|67~2 (
// Equation(s):
// \inst24|inst5|inst|67~2_combout  = (\inst24|inst5|inst|67~1_combout  & ((\inst14|inst2|19~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(gnd),
	.datab(\inst14|inst2|19~q ),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst|67~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|67~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|67~2 .lut_mask = 16'hCF00;
defparam \inst24|inst5|inst|67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneiii_lcell_comb \inst14|inst|1~0 (
// Equation(s):
// \inst14|inst|1~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|67~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|67~5_combout ))))

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst|67~2_combout ),
	.datac(\inst96|I_DBUS~1_combout ),
	.datad(\inst4|inst|67~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|1~0 .lut_mask = 16'hDFD0;
defparam \inst14|inst|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N3
dffeas \inst14|inst2|19 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|19 .is_wysiwyg = "true";
defparam \inst14|inst2|19 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \inst11|inst13 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst13 .is_wysiwyg = "true";
defparam \inst11|inst13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneiii_lcell_comb \inst17|Decoder1~7 (
// Equation(s):
// \inst17|Decoder1~7_combout  = (!\inst11|inst12~q  & (\inst11|inst14~q  & (\inst11|inst13~q  & \inst11|inst6~q )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst13~q ),
	.datad(\inst11|inst6~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~7 .lut_mask = 16'h4000;
defparam \inst17|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneiii_lcell_comb \inst17|R[8]~8 (
// Equation(s):
// \inst17|R[8]~8_combout  = (\inst17|always0~1_combout  & ((\inst17|always0~0_combout  & ((\inst17|Decoder1~7_combout ))) # (!\inst17|always0~0_combout  & (\inst17|R[8]~7_combout ))))

	.dataa(\inst17|R[8]~7_combout ),
	.datab(\inst17|always0~0_combout ),
	.datac(\inst17|always0~1_combout ),
	.datad(\inst17|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\inst17|R[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[8]~8 .lut_mask = 16'hE020;
defparam \inst17|R[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneiii_lcell_comb \inst17|Decoder0~7 (
// Equation(s):
// \inst17|Decoder0~7_combout  = (\inst11|inst10~q  & (\inst11|inst6~q  & (!\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~7 .lut_mask = 16'h0800;
defparam \inst17|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneiii_lcell_comb \inst17|R[8]~9 (
// Equation(s):
// \inst17|R[8]~9_combout  = (\inst17|R[8]~8_combout ) # ((!\inst17|always0~1_combout  & \inst17|Decoder0~7_combout ))

	.dataa(\inst17|always0~1_combout ),
	.datab(gnd),
	.datac(\inst17|R[8]~8_combout ),
	.datad(\inst17|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\inst17|R[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[8]~9 .lut_mask = 16'hF5F0;
defparam \inst17|R[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneiii_lcell_comb \inst17|R[4]~13 (
// Equation(s):
// \inst17|R[4]~13_combout  = (!\inst11|inst10~q  & (\inst11|inst9~q  & \inst11|inst11~q ))

	.dataa(\inst11|inst10~q ),
	.datab(gnd),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|R[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[4]~13 .lut_mask = 16'h5000;
defparam \inst17|R[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cycloneiii_lcell_comb \inst17|R[4]~16 (
// Equation(s):
// \inst17|R[4]~16_combout  = (\inst17|always0~1_combout  & (\inst17|R[4]~15_combout )) # (!\inst17|always0~1_combout  & (((\inst11|inst6~q  & \inst17|R[4]~13_combout ))))

	.dataa(\inst17|R[4]~15_combout ),
	.datab(\inst11|inst6~q ),
	.datac(\inst17|always0~1_combout ),
	.datad(\inst17|R[4]~13_combout ),
	.cin(gnd),
	.combout(\inst17|R[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[4]~16 .lut_mask = 16'hACA0;
defparam \inst17|R[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \inst11|inst10 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst10 .is_wysiwyg = "true";
defparam \inst11|inst10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneiii_lcell_comb \inst17|Decoder0~13 (
// Equation(s):
// \inst17|Decoder0~13_combout  = (\inst11|inst9~q  & (\inst11|inst6~q  & (\inst11|inst11~q  & \inst11|inst10~q )))

	.dataa(\inst11|inst9~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst11~q ),
	.datad(\inst11|inst10~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~13 .lut_mask = 16'h8000;
defparam \inst17|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \inst11|inst12 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|69~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst12 .is_wysiwyg = "true";
defparam \inst11|inst12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
cycloneiii_lcell_comb \inst17|R[0]~23 (
// Equation(s):
// \inst17|R[0]~23_combout  = (\inst11|inst12~q  & ((\inst11|inst13~q  & (\inst11|inst6~q  & \inst17|always0~0_combout )) # (!\inst11|inst13~q  & ((!\inst17|always0~0_combout ))))) # (!\inst11|inst12~q  & (((!\inst17|always0~0_combout ))))

	.dataa(\inst11|inst12~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst6~q ),
	.datad(\inst17|always0~0_combout ),
	.cin(gnd),
	.combout(\inst17|R[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[0]~23 .lut_mask = 16'h8077;
defparam \inst17|R[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneiii_lcell_comb \inst17|R[0]~24 (
// Equation(s):
// \inst17|R[0]~24_combout  = (\inst11|inst14~q  & (\inst17|R[0]~23_combout  & ((\inst11|inst12~q ) # (!\inst17|Beat~combout ))))

	.dataa(\inst17|Beat~combout ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst12~q ),
	.datad(\inst17|R[0]~23_combout ),
	.cin(gnd),
	.combout(\inst17|R[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[0]~24 .lut_mask = 16'hC400;
defparam \inst17|R[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneiii_lcell_comb \inst17|R[0]~25 (
// Equation(s):
// \inst17|R[0]~25_combout  = (\inst17|always0~1_combout  & ((\inst17|R[0]~24_combout ))) # (!\inst17|always0~1_combout  & (\inst17|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~13_combout ),
	.datad(\inst17|R[0]~24_combout ),
	.cin(gnd),
	.combout(\inst17|R[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[0]~25 .lut_mask = 16'hFC30;
defparam \inst17|R[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
cycloneiii_lcell_comb \inst17|Decoder0~12 (
// Equation(s):
// \inst17|Decoder0~12_combout  = (\inst11|inst10~q  & (!\inst11|inst6~q  & (\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~12 .lut_mask = 16'h2000;
defparam \inst17|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
cycloneiii_lcell_comb \inst17|Decoder1~12 (
// Equation(s):
// \inst17|Decoder1~12_combout  = (\inst11|inst14~q  & (!\inst11|inst6~q  & (\inst11|inst12~q  & \inst11|inst13~q )))

	.dataa(\inst11|inst14~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst12~q ),
	.datad(\inst11|inst13~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~12 .lut_mask = 16'h2000;
defparam \inst17|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
cycloneiii_lcell_comb \inst17|R[1]~22 (
// Equation(s):
// \inst17|R[1]~22_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~12_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~12_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|Decoder0~12_combout ),
	.datac(\inst17|Decoder1~12_combout ),
	.datad(\inst17|always0~1_combout ),
	.cin(gnd),
	.combout(\inst17|R[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[1]~22 .lut_mask = 16'hA0CC;
defparam \inst17|R[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
cycloneiii_lcell_comb \inst17|Decoder1~10 (
// Equation(s):
// \inst17|Decoder1~10_combout  = (\inst11|inst14~q  & (!\inst11|inst13~q  & (!\inst11|inst6~q  & \inst11|inst12~q )))

	.dataa(\inst11|inst14~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst6~q ),
	.datad(\inst11|inst12~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~10 .lut_mask = 16'h0200;
defparam \inst17|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N28
cycloneiii_lcell_comb \inst17|Decoder0~10 (
// Equation(s):
// \inst17|Decoder0~10_combout  = (!\inst11|inst6~q  & (!\inst11|inst10~q  & (\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst10~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~10 .lut_mask = 16'h1000;
defparam \inst17|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
cycloneiii_lcell_comb \inst17|R[5]~12 (
// Equation(s):
// \inst17|R[5]~12_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & (\inst17|Decoder1~10_combout ))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~10_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder1~10_combout ),
	.datad(\inst17|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\inst17|R[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[5]~12 .lut_mask = 16'hB380;
defparam \inst17|R[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneiii_lcell_comb \inst2|Equal4~0 (
// Equation(s):
// \inst2|Equal4~0_combout  = (!\inst17|R[3]~17_combout  & (!\inst17|R[1]~22_combout  & (!\inst17|R[5]~12_combout  & \inst2|Equal1~0_combout )))

	.dataa(\inst17|R[3]~17_combout ),
	.datab(\inst17|R[1]~22_combout ),
	.datac(\inst17|R[5]~12_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal4~0 .lut_mask = 16'h0100;
defparam \inst2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cycloneiii_lcell_comb \inst2|Equal2~0 (
// Equation(s):
// \inst2|Equal2~0_combout  = (!\inst17|R[6]~11_combout  & (!\inst17|R[0]~25_combout  & \inst2|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\inst17|R[6]~11_combout ),
	.datac(\inst17|R[0]~25_combout ),
	.datad(\inst2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal2~0 .lut_mask = 16'h0300;
defparam \inst2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneiii_lcell_comb \inst2|Rout[13]~6 (
// Equation(s):
// \inst2|Rout[13]~6_combout  = (\inst17|R[8]~9_combout ) # ((\inst17|R[2]~21_combout  $ (!\inst17|R[4]~16_combout )) # (!\inst2|Equal2~0_combout ))

	.dataa(\inst17|R[2]~21_combout ),
	.datab(\inst17|R[8]~9_combout ),
	.datac(\inst17|R[4]~16_combout ),
	.datad(\inst2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~6 .lut_mask = 16'hEDFF;
defparam \inst2|Rout[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneiii_lcell_comb \inst2|Equal2~1 (
// Equation(s):
// \inst2|Equal2~1_combout  = (\inst17|R[2]~21_combout  & (!\inst17|R[8]~9_combout  & (!\inst17|R[4]~16_combout  & \inst2|Equal2~0_combout )))

	.dataa(\inst17|R[2]~21_combout ),
	.datab(\inst17|R[8]~9_combout ),
	.datac(\inst17|R[4]~16_combout ),
	.datad(\inst2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal2~1 .lut_mask = 16'h0200;
defparam \inst2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \inst2|Reg_SI[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[0] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneiii_lcell_comb \inst17|R[2]~18 (
// Equation(s):
// \inst17|R[2]~18_combout  = (\inst11|inst10~q  & (!\inst11|inst11~q  & \inst11|inst9~q ))

	.dataa(gnd),
	.datab(\inst11|inst10~q ),
	.datac(\inst11|inst11~q ),
	.datad(\inst11|inst9~q ),
	.cin(gnd),
	.combout(\inst17|R[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[2]~18 .lut_mask = 16'h0C00;
defparam \inst17|R[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneiii_lcell_comb \inst17|Beat (
// Equation(s):
// \inst17|Beat~combout  = ((\inst12|inst3|T [2]) # ((\inst12|inst3|T [3]) # (\inst12|inst3|T [1]))) # (!\inst12|inst3|T [0])

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst17|Beat~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Beat .lut_mask = 16'hFFFD;
defparam \inst17|Beat .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneiii_lcell_comb \inst17|R[2]~19 (
// Equation(s):
// \inst17|R[2]~19_combout  = (\inst11|inst12~q  & (\inst11|inst13~q )) # (!\inst11|inst12~q  & (((!\inst17|always0~0_combout  & \inst17|Beat~combout ))))

	.dataa(\inst11|inst13~q ),
	.datab(\inst11|inst12~q ),
	.datac(\inst17|always0~0_combout ),
	.datad(\inst17|Beat~combout ),
	.cin(gnd),
	.combout(\inst17|R[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[2]~19 .lut_mask = 16'h8B88;
defparam \inst17|R[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneiii_lcell_comb \inst17|R[2]~20 (
// Equation(s):
// \inst17|R[2]~20_combout  = (\inst11|inst14~q ) # ((\inst17|always0~0_combout  & ((!\inst17|R[2]~19_combout ) # (!\inst11|inst6~q ))) # (!\inst17|always0~0_combout  & ((\inst17|R[2]~19_combout ))))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst14~q ),
	.datac(\inst17|always0~0_combout ),
	.datad(\inst17|R[2]~19_combout ),
	.cin(gnd),
	.combout(\inst17|R[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[2]~20 .lut_mask = 16'hDFFC;
defparam \inst17|R[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneiii_lcell_comb \inst17|R[2]~21 (
// Equation(s):
// \inst17|R[2]~21_combout  = (\inst17|always0~1_combout  & (((!\inst17|R[2]~20_combout )))) # (!\inst17|always0~1_combout  & (\inst11|inst6~q  & (\inst17|R[2]~18_combout )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|R[2]~18_combout ),
	.datad(\inst17|R[2]~20_combout ),
	.cin(gnd),
	.combout(\inst17|R[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[2]~21 .lut_mask = 16'h20EC;
defparam \inst17|R[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cycloneiii_lcell_comb \inst2|Equal3~0 (
// Equation(s):
// \inst2|Equal3~0_combout  = (\inst17|R[4]~16_combout  & (!\inst17|R[2]~21_combout  & (!\inst17|R[8]~9_combout  & \inst2|Equal2~0_combout )))

	.dataa(\inst17|R[4]~16_combout ),
	.datab(\inst17|R[2]~21_combout ),
	.datac(\inst17|R[8]~9_combout ),
	.datad(\inst2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal3~0 .lut_mask = 16'h0200;
defparam \inst2|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneiii_lcell_comb \inst2|Rout[7]~94 (
// Equation(s):
// \inst2|Rout[7]~94_combout  = (\inst2|Equal3~0_combout ) # ((!\inst2|Equal2~1_combout  & ((\inst96|W_B~13_combout ) # (\inst2|Equal1~2_combout ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal2~1_combout ),
	.datac(\inst2|Equal3~0_combout ),
	.datad(\inst2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~94 .lut_mask = 16'hF3F2;
defparam \inst2|Rout[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneiii_lcell_comb \inst2|Rout~155 (
// Equation(s):
// \inst2|Rout~155_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout~154_combout  & ((!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout[13]~6_combout  & (((\inst2|Reg_SI [0]) # (\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout~154_combout ),
	.datab(\inst2|Rout[13]~6_combout ),
	.datac(\inst2|Reg_SI [0]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~155 .lut_mask = 16'h33B8;
defparam \inst2|Rout~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \inst2|Reg_BP[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[0] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneiii_lcell_comb \inst2|Rout~156 (
// Equation(s):
// \inst2|Rout~156_combout  = (\inst2|Rout~155_combout  & (((\inst2|Reg_BP [0]) # (!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout~155_combout  & (\inst2|Reg_DI [0] & ((\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Reg_DI [0]),
	.datab(\inst2|Rout~155_combout ),
	.datac(\inst2|Reg_BP [0]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~156 .lut_mask = 16'hE2CC;
defparam \inst2|Rout~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
cycloneiii_lcell_comb \inst17|Decoder0~5 (
// Equation(s):
// \inst17|Decoder0~5_combout  = (\inst11|inst6~q  & (\inst11|inst10~q  & (!\inst11|inst9~q  & !\inst11|inst11~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst10~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~5 .lut_mask = 16'h0008;
defparam \inst17|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
cycloneiii_lcell_comb \inst17|Decoder1~5 (
// Equation(s):
// \inst17|Decoder1~5_combout  = (\inst11|inst6~q  & (\inst11|inst13~q  & (!\inst11|inst14~q  & !\inst11|inst12~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst14~q ),
	.datad(\inst11|inst12~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~5 .lut_mask = 16'h0008;
defparam \inst17|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
cycloneiii_lcell_comb \inst17|R[10]~5 (
// Equation(s):
// \inst17|R[10]~5_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~5_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~5_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~5_combout ),
	.datad(\inst17|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\inst17|R[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[10]~5 .lut_mask = 16'hB830;
defparam \inst17|R[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
cycloneiii_lcell_comb \inst17|Decoder1~2 (
// Equation(s):
// \inst17|Decoder1~2_combout  = (!\inst11|inst6~q  & (!\inst11|inst13~q  & (!\inst11|inst12~q  & \inst11|inst14~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst12~q ),
	.datad(\inst11|inst14~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~2 .lut_mask = 16'h0100;
defparam \inst17|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
cycloneiii_lcell_comb \inst17|Decoder0~2 (
// Equation(s):
// \inst17|Decoder0~2_combout  = (!\inst11|inst10~q  & (!\inst11|inst6~q  & (!\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~2 .lut_mask = 16'h0100;
defparam \inst17|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
cycloneiii_lcell_comb \inst17|R[13]~2 (
// Equation(s):
// \inst17|R[13]~2_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & (\inst17|Decoder1~2_combout ))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~2_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder1~2_combout ),
	.datad(\inst17|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst17|R[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[13]~2 .lut_mask = 16'hB380;
defparam \inst17|R[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
cycloneiii_lcell_comb \inst17|Decoder0~3 (
// Equation(s):
// \inst17|Decoder0~3_combout  = (\inst11|inst6~q  & (!\inst11|inst10~q  & (!\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst10~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~3 .lut_mask = 16'h0200;
defparam \inst17|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
cycloneiii_lcell_comb \inst17|Decoder1~3 (
// Equation(s):
// \inst17|Decoder1~3_combout  = (\inst11|inst6~q  & (!\inst11|inst13~q  & (\inst11|inst14~q  & !\inst11|inst12~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst14~q ),
	.datad(\inst11|inst12~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~3 .lut_mask = 16'h0020;
defparam \inst17|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N30
cycloneiii_lcell_comb \inst17|R[12]~3 (
// Equation(s):
// \inst17|R[12]~3_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~3_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~3_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~3_combout ),
	.datad(\inst17|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\inst17|R[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[12]~3 .lut_mask = 16'hB830;
defparam \inst17|R[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cycloneiii_lcell_comb \inst2|Equal5~1 (
// Equation(s):
// \inst2|Equal5~1_combout  = (!\inst17|R[14]~1_combout  & (!\inst17|R[13]~2_combout  & !\inst17|R[12]~3_combout ))

	.dataa(gnd),
	.datab(\inst17|R[14]~1_combout ),
	.datac(\inst17|R[13]~2_combout ),
	.datad(\inst17|R[12]~3_combout ),
	.cin(gnd),
	.combout(\inst2|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal5~1 .lut_mask = 16'h0003;
defparam \inst2|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N26
cycloneiii_lcell_comb \inst17|Decoder0~0 (
// Equation(s):
// \inst17|Decoder0~0_combout  = (!\inst11|inst6~q  & (!\inst11|inst10~q  & (!\inst11|inst9~q  & !\inst11|inst11~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst10~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~0 .lut_mask = 16'h0001;
defparam \inst17|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
cycloneiii_lcell_comb \inst17|Decoder1~0 (
// Equation(s):
// \inst17|Decoder1~0_combout  = (!\inst11|inst6~q  & (!\inst11|inst13~q  & (!\inst11|inst14~q  & !\inst11|inst12~q )))

	.dataa(\inst11|inst6~q ),
	.datab(\inst11|inst13~q ),
	.datac(\inst11|inst14~q ),
	.datad(\inst11|inst12~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~0 .lut_mask = 16'h0001;
defparam \inst17|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
cycloneiii_lcell_comb \inst17|R[15]~0 (
// Equation(s):
// \inst17|R[15]~0_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~0_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~0_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~0_combout ),
	.datad(\inst17|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\inst17|R[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[15]~0 .lut_mask = 16'hB830;
defparam \inst17|R[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneiii_lcell_comb \inst2|Equal5~2 (
// Equation(s):
// \inst2|Equal5~2_combout  = (!\inst17|R[10]~5_combout  & (\inst2|Equal5~1_combout  & !\inst17|R[15]~0_combout ))

	.dataa(gnd),
	.datab(\inst17|R[10]~5_combout ),
	.datac(\inst2|Equal5~1_combout ),
	.datad(\inst17|R[15]~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal5~2 .lut_mask = 16'h0030;
defparam \inst2|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
cycloneiii_lcell_comb \inst2|Equal10~1 (
// Equation(s):
// \inst2|Equal10~1_combout  = (\inst2|Equal10~0_combout  & (!\inst17|R[8]~9_combout  & (!\inst17|R[0]~25_combout  & !\inst17|R[2]~21_combout )))

	.dataa(\inst2|Equal10~0_combout ),
	.datab(\inst17|R[8]~9_combout ),
	.datac(\inst17|R[0]~25_combout ),
	.datad(\inst17|R[2]~21_combout ),
	.cin(gnd),
	.combout(\inst2|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal10~1 .lut_mask = 16'h0002;
defparam \inst2|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
cycloneiii_lcell_comb \inst2|Equal5~0 (
// Equation(s):
// \inst2|Equal5~0_combout  = (!\inst17|R[7]~10_combout  & (\inst2|Equal10~1_combout  & !\inst17|R[5]~12_combout ))

	.dataa(gnd),
	.datab(\inst17|R[7]~10_combout ),
	.datac(\inst2|Equal10~1_combout ),
	.datad(\inst17|R[5]~12_combout ),
	.cin(gnd),
	.combout(\inst2|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal5~0 .lut_mask = 16'h0030;
defparam \inst2|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneiii_lcell_comb \inst2|Equal5~4 (
// Equation(s):
// \inst2|Equal5~4_combout  = (\inst17|R[11]~4_combout  & (!\inst17|R[9]~6_combout  & (\inst2|Equal5~2_combout  & \inst2|Equal5~0_combout )))

	.dataa(\inst17|R[11]~4_combout ),
	.datab(\inst17|R[9]~6_combout ),
	.datac(\inst2|Equal5~2_combout ),
	.datad(\inst2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal5~4 .lut_mask = 16'h2000;
defparam \inst2|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneiii_lcell_comb \inst2|Equal13~4 (
// Equation(s):
// \inst2|Equal13~4_combout  = (\inst2|Equal13~5_combout  & (!\inst17|R[15]~0_combout  & (\inst17|R[10]~5_combout  & \inst2|Equal5~0_combout )))

	.dataa(\inst2|Equal13~5_combout ),
	.datab(\inst17|R[15]~0_combout ),
	.datac(\inst17|R[10]~5_combout ),
	.datad(\inst2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal13~4 .lut_mask = 16'h2000;
defparam \inst2|Equal13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cycloneiii_lcell_comb \inst2|Rout[7]~84 (
// Equation(s):
// \inst2|Rout[7]~84_combout  = (\inst2|Equal13~4_combout ) # ((!\inst96|W_B~13_combout  & \inst2|Equal5~4_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal5~4_combout ),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~84 .lut_mask = 16'hFF30;
defparam \inst2|Rout[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
cycloneiii_lcell_comb \inst2|Equal6~0 (
// Equation(s):
// \inst2|Equal6~0_combout  = (!\inst17|R[10]~5_combout  & (\inst2|Equal12~0_combout  & (!\inst17|R[15]~0_combout  & \inst2|Equal5~0_combout )))

	.dataa(\inst17|R[10]~5_combout ),
	.datab(\inst2|Equal12~0_combout ),
	.datac(\inst17|R[15]~0_combout ),
	.datad(\inst2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal6~0 .lut_mask = 16'h0400;
defparam \inst2|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cycloneiii_lcell_comb \inst2|Equal6~1 (
// Equation(s):
// \inst2|Equal6~1_combout  = (\inst17|R[13]~2_combout  & (!\inst17|R[14]~1_combout  & (!\inst17|R[12]~3_combout  & \inst2|Equal6~0_combout )))

	.dataa(\inst17|R[13]~2_combout ),
	.datab(\inst17|R[14]~1_combout ),
	.datac(\inst17|R[12]~3_combout ),
	.datad(\inst2|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal6~1 .lut_mask = 16'h0200;
defparam \inst2|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneiii_lcell_comb \inst2|Rout[7]~83 (
// Equation(s):
// \inst2|Rout[7]~83_combout  = (!\inst2|Rout[7]~82_combout  & (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout ) # (!\inst2|Equal6~1_combout ))))

	.dataa(\inst2|Rout[7]~82_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal6~1_combout ),
	.datad(\inst2|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~83 .lut_mask = 16'h0045;
defparam \inst2|Rout[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneiii_lcell_comb \inst2|Rout[7]~85 (
// Equation(s):
// \inst2|Rout[7]~85_combout  = (!\inst2|Equal4~1_combout  & (!\inst2|Rout[7]~84_combout  & \inst2|Rout[7]~83_combout ))

	.dataa(\inst2|Equal4~1_combout ),
	.datab(\inst2|Rout[7]~84_combout ),
	.datac(\inst2|Rout[7]~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Rout[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~85 .lut_mask = 16'h1010;
defparam \inst2|Rout[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneiii_lcell_comb \inst2|Rout[7]~88 (
// Equation(s):
// \inst2|Rout[7]~88_combout  = (!\inst2|Rout[7]~81_combout  & ((\inst2|Rout[7]~86_combout ) # (\inst2|Rout[7]~85_combout )))

	.dataa(\inst2|Rout[7]~86_combout ),
	.datab(gnd),
	.datac(\inst2|Rout[7]~81_combout ),
	.datad(\inst2|Rout[7]~85_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~88 .lut_mask = 16'h0F0A;
defparam \inst2|Rout[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cycloneiii_lcell_comb \inst2|Equal9~0 (
// Equation(s):
// \inst2|Equal9~0_combout  = (!\inst17|R[4]~16_combout  & (!\inst17|R[8]~9_combout  & (!\inst17|R[2]~21_combout  & !\inst17|R[0]~25_combout )))

	.dataa(\inst17|R[4]~16_combout ),
	.datab(\inst17|R[8]~9_combout ),
	.datac(\inst17|R[2]~21_combout ),
	.datad(\inst17|R[0]~25_combout ),
	.cin(gnd),
	.combout(\inst2|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal9~0 .lut_mask = 16'h0001;
defparam \inst2|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
cycloneiii_lcell_comb \inst2|Equal4~1 (
// Equation(s):
// \inst2|Equal4~1_combout  = (\inst17|R[6]~11_combout  & (\inst2|Equal9~0_combout  & \inst2|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\inst17|R[6]~11_combout ),
	.datac(\inst2|Equal9~0_combout ),
	.datad(\inst2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal4~1 .lut_mask = 16'hC000;
defparam \inst2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \inst2|Reg_SP[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[0] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneiii_lcell_comb \inst2|Reg_CX~49 (
// Equation(s):
// \inst2|Reg_CX~49_combout  = ((\inst2|Reg_CX[12]~28_combout  & (\inst4|inst1|67~4_combout )) # (!\inst2|Reg_CX[12]~28_combout  & ((\inst4|inst|67~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~28_combout ),
	.datab(\inst4|inst1|67~4_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst|67~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~49 .lut_mask = 16'hDF8F;
defparam \inst2|Reg_CX~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \inst2|Reg_CX[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~49_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[0] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneiii_lcell_comb \inst2|Rout~150 (
// Equation(s):
// \inst2|Rout~150_combout  = (\inst2|Rout[7]~90_combout  & (!\inst2|Rout[7]~83_combout )) # (!\inst2|Rout[7]~90_combout  & ((\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [0])) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Reg_CX [0])))))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [0]),
	.datad(\inst2|Reg_CX [0]),
	.cin(gnd),
	.combout(\inst2|Rout~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~150 .lut_mask = 16'h7362;
defparam \inst2|Rout~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneiii_lcell_comb \inst2|Rout[7]~89 (
// Equation(s):
// \inst2|Rout[7]~89_combout  = (\inst2|Equal14~0_combout ) # ((!\inst96|W_B~13_combout  & \inst2|Equal6~1_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~89 .lut_mask = 16'hF3F0;
defparam \inst2|Rout[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cycloneiii_lcell_comb \inst2|Equal15~0 (
// Equation(s):
// \inst2|Equal15~0_combout  = (!\inst17|R[4]~16_combout  & (!\inst17|R[2]~21_combout  & (\inst17|R[8]~9_combout  & \inst2|Equal2~0_combout )))

	.dataa(\inst17|R[4]~16_combout ),
	.datab(\inst17|R[2]~21_combout ),
	.datac(\inst17|R[8]~9_combout ),
	.datad(\inst2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal15~0 .lut_mask = 16'h1000;
defparam \inst2|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneiii_lcell_comb \inst2|Equal7~0 (
// Equation(s):
// \inst2|Equal7~0_combout  = (!\inst17|R[11]~4_combout  & (\inst2|Equal5~2_combout  & (\inst17|R[9]~6_combout  & \inst2|Equal5~0_combout )))

	.dataa(\inst17|R[11]~4_combout ),
	.datab(\inst2|Equal5~2_combout ),
	.datac(\inst17|R[9]~6_combout ),
	.datad(\inst2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal7~0 .lut_mask = 16'h4000;
defparam \inst2|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneiii_lcell_comb \inst2|Rout[7]~82 (
// Equation(s):
// \inst2|Rout[7]~82_combout  = (\inst2|Equal15~0_combout ) # ((!\inst96|W_B~13_combout  & \inst2|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal15~0_combout ),
	.datad(\inst2|Equal7~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~82 .lut_mask = 16'hF3F0;
defparam \inst2|Rout[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneiii_lcell_comb \inst2|Rout[7]~90 (
// Equation(s):
// \inst2|Rout[7]~90_combout  = (\inst2|Rout[7]~82_combout ) # ((!\inst2|Rout[7]~89_combout  & \inst2|Rout[7]~84_combout ))

	.dataa(gnd),
	.datab(\inst2|Rout[7]~89_combout ),
	.datac(\inst2|Rout[7]~84_combout ),
	.datad(\inst2|Rout[7]~82_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~90 .lut_mask = 16'hFF30;
defparam \inst2|Rout[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneiii_lcell_comb \inst96|W_B~15 (
// Equation(s):
// \inst96|W_B~15_combout  = (\inst96|W_B~10_combout ) # (\inst96|W_B~5_combout )

	.dataa(gnd),
	.datab(\inst96|W_B~10_combout ),
	.datac(gnd),
	.datad(\inst96|W_B~5_combout ),
	.cin(gnd),
	.combout(\inst96|W_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|W_B~15 .lut_mask = 16'hFFCC;
defparam \inst96|W_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_BX[15]~16 (
// Equation(s):
// \inst2|Reg_BX[15]~16_combout  = (!\inst2|Equal15~0_combout  & (\inst96|WideOr7~combout  & ((\inst96|W_B~3_combout ) # (\inst96|W_B~15_combout ))))

	.dataa(\inst96|W_B~3_combout ),
	.datab(\inst2|Equal15~0_combout ),
	.datac(\inst96|W_B~15_combout ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[15]~16 .lut_mask = 16'h3200;
defparam \inst2|Reg_BX[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneiii_lcell_comb \inst2|Reg_BX~37 (
// Equation(s):
// \inst2|Reg_BX~37_combout  = ((\inst2|Reg_BX[15]~16_combout  & (\inst4|inst1|67~4_combout )) # (!\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst|67~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|67~4_combout ),
	.datab(\inst2|Reg_BX[15]~16_combout ),
	.datac(\inst4|inst|67~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~37 .lut_mask = 16'hB8FF;
defparam \inst2|Reg_BX~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneiii_lcell_comb \inst2|Reg_BX[1]~18 (
// Equation(s):
// \inst2|Reg_BX[1]~18_combout  = (!\inst96|W_B~13_combout  & (!\inst2|Equal7~0_combout  & !\inst2|Equal15~0_combout ))

	.dataa(\inst96|W_B~13_combout ),
	.datab(gnd),
	.datac(\inst2|Equal7~0_combout ),
	.datad(\inst2|Equal15~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[1]~18 .lut_mask = 16'h0005;
defparam \inst2|Reg_BX[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
cycloneiii_lcell_comb \inst2|Equal16~0 (
// Equation(s):
// \inst2|Equal16~0_combout  = (!\inst17|R[13]~2_combout  & (\inst17|R[14]~1_combout  & (!\inst17|R[12]~3_combout  & \inst2|Equal6~0_combout )))

	.dataa(\inst17|R[13]~2_combout ),
	.datab(\inst17|R[14]~1_combout ),
	.datac(\inst17|R[12]~3_combout ),
	.datad(\inst2|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal16~0 .lut_mask = 16'h0400;
defparam \inst2|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneiii_lcell_comb \inst2|WideOr2~1 (
// Equation(s):
// \inst2|WideOr2~1_combout  = (!\inst2|Equal1~2_combout  & (!\inst2|Equal4~1_combout  & \inst2|Rout[13]~6_combout ))

	.dataa(\inst2|Equal1~2_combout ),
	.datab(\inst2|Equal4~1_combout ),
	.datac(gnd),
	.datad(\inst2|Rout[13]~6_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~1 .lut_mask = 16'h1100;
defparam \inst2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneiii_lcell_comb \inst2|WideOr2~2 (
// Equation(s):
// \inst2|WideOr2~2_combout  = (!\inst2|Equal9~2_combout  & (!\inst2|Equal5~4_combout  & (\inst2|WideOr2~1_combout  & !\inst2|Equal13~4_combout )))

	.dataa(\inst2|Equal9~2_combout ),
	.datab(\inst2|Equal5~4_combout ),
	.datac(\inst2|WideOr2~1_combout ),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~2 .lut_mask = 16'h0010;
defparam \inst2|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneiii_lcell_comb \inst2|WideOr2~3 (
// Equation(s):
// \inst2|WideOr2~3_combout  = (!\inst2|Equal6~1_combout  & (!\inst2|Equal10~2_combout  & (!\inst2|Equal14~0_combout  & \inst2|WideOr2~2_combout )))

	.dataa(\inst2|Equal6~1_combout ),
	.datab(\inst2|Equal10~2_combout ),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~3 .lut_mask = 16'h0100;
defparam \inst2|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
cycloneiii_lcell_comb \inst2|Reg_AX[15]~34 (
// Equation(s):
// \inst2|Reg_AX[15]~34_combout  = (!\inst2|Equal16~0_combout  & ((\inst17|R[5]~12_combout ) # ((!\inst2|Equal10~1_combout ) # (!\inst2|Equal12~1_combout ))))

	.dataa(\inst17|R[5]~12_combout ),
	.datab(\inst2|Equal12~1_combout ),
	.datac(\inst2|Equal10~1_combout ),
	.datad(\inst2|Equal16~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX[15]~34 .lut_mask = 16'h00BF;
defparam \inst2|Reg_AX[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneiii_lcell_comb \inst2|WideOr2~4 (
// Equation(s):
// \inst2|WideOr2~4_combout  = (\inst2|WideOr2~3_combout  & (!\inst2|Equal12~2_combout  & ((!\inst2|Reg_AX[15]~34_combout ) # (!\inst2|WideOr7~0_combout ))))

	.dataa(\inst2|WideOr7~0_combout ),
	.datab(\inst2|WideOr2~3_combout ),
	.datac(\inst2|Reg_AX[15]~34_combout ),
	.datad(\inst2|Equal12~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~4 .lut_mask = 16'h004C;
defparam \inst2|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneiii_lcell_comb \inst2|WideOr2~5 (
// Equation(s):
// \inst2|WideOr2~5_combout  = (!\inst2|Equal8~0_combout  & (!\inst2|Equal16~0_combout  & \inst2|WideOr2~4_combout ))

	.dataa(\inst2|Equal8~0_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(gnd),
	.datad(\inst2|WideOr2~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~5 .lut_mask = 16'h1100;
defparam \inst2|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneiii_lcell_comb \inst2|Reg_BX[1]~19 (
// Equation(s):
// \inst2|Reg_BX[1]~19_combout  = (!\inst2|Reg_BX[1]~18_combout  & (((!\inst2|Equal11~1_combout  & \inst2|WideOr2~5_combout )) # (!\inst96|W_B~13_combout )))

	.dataa(\inst2|Equal11~1_combout ),
	.datab(\inst2|Reg_BX[1]~18_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst2|WideOr2~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[1]~19 .lut_mask = 16'h1303;
defparam \inst2|Reg_BX[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \inst2|Reg_BX[0] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~37_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[0] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneiii_lcell_comb \inst2|Rout~151 (
// Equation(s):
// \inst2|Rout~151_combout  = (\inst2|Rout~150_combout  & (((\inst2|Reg_BX [0]) # (!\inst2|Rout[7]~90_combout )))) # (!\inst2|Rout~150_combout  & (\inst2|Reg_DX [0] & (\inst2|Rout[7]~90_combout )))

	.dataa(\inst2|Reg_DX [0]),
	.datab(\inst2|Rout~150_combout ),
	.datac(\inst2|Rout[7]~90_combout ),
	.datad(\inst2|Reg_BX [0]),
	.cin(gnd),
	.combout(\inst2|Rout~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~151 .lut_mask = 16'hEC2C;
defparam \inst2|Rout~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneiii_lcell_comb \inst2|Rout~152 (
// Equation(s):
// \inst2|Rout~152_combout  = (\inst2|Rout[7]~87_combout  & ((\inst2|Rout [0]) # ((\inst2|Rout[7]~88_combout )))) # (!\inst2|Rout[7]~87_combout  & (((!\inst2|Rout[7]~88_combout  & \inst2|Rout~151_combout ))))

	.dataa(\inst2|Rout[7]~87_combout ),
	.datab(\inst2|Rout [0]),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout~151_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~152 .lut_mask = 16'hADA8;
defparam \inst2|Rout~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneiii_lcell_comb \inst2|Rout~157 (
// Equation(s):
// \inst2|Rout~157_combout  = (\inst2|Rout[7]~88_combout  & ((\inst2|Rout~152_combout  & ((\inst2|Rout~156_combout ))) # (!\inst2|Rout~152_combout  & (\inst2|Reg_AX [0])))) # (!\inst2|Rout[7]~88_combout  & (((\inst2|Rout~152_combout ))))

	.dataa(\inst2|Reg_AX [0]),
	.datab(\inst2|Rout~156_combout ),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout~152_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~157 .lut_mask = 16'hCFA0;
defparam \inst2|Rout~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N21
dffeas \inst2|Rout[0] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[0] .is_wysiwyg = "true";
defparam \inst2|Rout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneiii_lcell_comb \inst4|inst|67~1 (
// Equation(s):
// \inst4|inst|67~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [0] & ((\inst14|inst2|19~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & ((\inst14|inst2|19~q ) # ((!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst14|inst2|19~q ),
	.datac(\inst96|MDR_IBUS~combout ),
	.datad(\inst2|Rout [0]),
	.cin(gnd),
	.combout(\inst4|inst|67~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|67~1 .lut_mask = 16'hCF45;
defparam \inst4|inst|67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneiii_lcell_comb \inst13|inst|sub|75~0 (
// Equation(s):
// \inst13|inst|sub|75~0_combout  = (\inst96|PCplus1~combout  & (((!\inst13|inst|sub|9~q )))) # (!\inst96|PCplus1~combout  & (((\inst4|inst|67~4_combout )) # (!\inst4|inst1|74~7_combout )))

	.dataa(\inst96|PCplus1~combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst13|inst|sub|9~q ),
	.datad(\inst4|inst|67~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|75~0 .lut_mask = 16'h5F1B;
defparam \inst13|inst|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N27
dffeas \inst13|inst|sub|9 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|sub|9 .is_wysiwyg = "true";
defparam \inst13|inst|sub|9 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \inst9|inst|19 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|19 .is_wysiwyg = "true";
defparam \inst9|inst|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneiii_lcell_comb \inst4|inst|67~2 (
// Equation(s):
// \inst4|inst|67~2_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst|19~q  & ((\inst15|inst2|19~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst2|19~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst|19~q ),
	.datad(\inst15|inst2|19~q ),
	.cin(gnd),
	.combout(\inst4|inst|67~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|67~2 .lut_mask = 16'hF531;
defparam \inst4|inst|67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneiii_lcell_comb \inst4|inst|67~3 (
// Equation(s):
// \inst4|inst|67~3_combout  = (\inst16|inst2|1~0_combout  & (\inst4|inst|67~2_combout  & ((\inst13|inst|sub|9~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst16|inst2|1~0_combout ),
	.datab(\inst13|inst|sub|9~q ),
	.datac(\inst96|PC_IBUS~3_combout ),
	.datad(\inst4|inst|67~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|67~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|67~3 .lut_mask = 16'h8A00;
defparam \inst4|inst|67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneiii_lcell_comb \inst4|inst|67~4 (
// Equation(s):
// \inst4|inst|67~4_combout  = (\inst4|inst|67~1_combout  & (\inst4|inst|67~3_combout  & ((\inst|inst6|36~0_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst|inst6|36~0_combout ),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(\inst4|inst|67~1_combout ),
	.datad(\inst4|inst|67~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|67~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|67~4 .lut_mask = 16'hB000;
defparam \inst4|inst|67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneiii_lcell_comb \inst4|inst|67~5 (
// Equation(s):
// \inst4|inst|67~5_combout  = (\inst4|inst|67~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst|67~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst|67~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|67~5 .lut_mask = 16'hF0FF;
defparam \inst4|inst|67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \inst11|inst14 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst14 .is_wysiwyg = "true";
defparam \inst11|inst14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
cycloneiii_lcell_comb \inst17|Decoder1~1 (
// Equation(s):
// \inst17|Decoder1~1_combout  = (!\inst11|inst12~q  & (!\inst11|inst14~q  & (!\inst11|inst13~q  & \inst11|inst6~q )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst13~q ),
	.datad(\inst11|inst6~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~1 .lut_mask = 16'h0100;
defparam \inst17|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
cycloneiii_lcell_comb \inst17|Decoder0~1 (
// Equation(s):
// \inst17|Decoder0~1_combout  = (!\inst11|inst10~q  & (\inst11|inst6~q  & (!\inst11|inst11~q  & !\inst11|inst9~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst11~q ),
	.datad(\inst11|inst9~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~1 .lut_mask = 16'h0004;
defparam \inst17|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cycloneiii_lcell_comb \inst17|R[14]~1 (
// Equation(s):
// \inst17|R[14]~1_combout  = (\inst17|always0~1_combout  & (\inst17|Decoder1~1_combout  & (\inst17|always0~0_combout ))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~1_combout ))))

	.dataa(\inst17|always0~1_combout ),
	.datab(\inst17|Decoder1~1_combout ),
	.datac(\inst17|always0~0_combout ),
	.datad(\inst17|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst17|R[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[14]~1 .lut_mask = 16'hD580;
defparam \inst17|R[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
cycloneiii_lcell_comb \inst2|Equal14~0 (
// Equation(s):
// \inst2|Equal14~0_combout  = (!\inst17|R[13]~2_combout  & (!\inst17|R[14]~1_combout  & (\inst17|R[12]~3_combout  & \inst2|Equal6~0_combout )))

	.dataa(\inst17|R[13]~2_combout ),
	.datab(\inst17|R[14]~1_combout ),
	.datac(\inst17|R[12]~3_combout ),
	.datad(\inst2|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal14~0 .lut_mask = 16'h1000;
defparam \inst2|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneiii_lcell_comb \inst2|WideOr2~0 (
// Equation(s):
// \inst2|WideOr2~0_combout  = (!\inst2|Equal10~2_combout  & (!\inst2|Equal14~0_combout  & !\inst2|Equal6~1_combout ))

	.dataa(\inst2|Equal10~2_combout ),
	.datab(gnd),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~0 .lut_mask = 16'h0005;
defparam \inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneiii_lcell_comb \inst2|WideNor2 (
// Equation(s):
// \inst2|WideNor2~combout  = (((!\inst2|WideOr2~2_combout ) # (!\inst2|Reg_AX[15]~34_combout )) # (!\inst2|WideOr2~0_combout )) # (!\inst2|WideOr7~0_combout )

	.dataa(\inst2|WideOr7~0_combout ),
	.datab(\inst2|WideOr2~0_combout ),
	.datac(\inst2|Reg_AX[15]~34_combout ),
	.datad(\inst2|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideNor2 .lut_mask = 16'h7FFF;
defparam \inst2|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneiii_lcell_comb \inst2|WideOr9~0 (
// Equation(s):
// \inst2|WideOr9~0_combout  = (!\inst2|Equal5~4_combout  & (((\inst17|R[6]~11_combout ) # (!\inst2|Equal9~0_combout )) # (!\inst2|Equal9~1_combout )))

	.dataa(\inst2|Equal9~1_combout ),
	.datab(\inst17|R[6]~11_combout ),
	.datac(\inst2|Equal5~4_combout ),
	.datad(\inst2|Equal9~0_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr9~0 .lut_mask = 16'h0D0F;
defparam \inst2|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneiii_lcell_comb \inst2|WideOr9~1 (
// Equation(s):
// \inst2|WideOr9~1_combout  = (!\inst2|Equal6~1_combout  & (!\inst2|Equal10~2_combout  & (\inst2|WideOr9~0_combout  & !\inst2|Equal12~2_combout )))

	.dataa(\inst2|Equal6~1_combout ),
	.datab(\inst2|Equal10~2_combout ),
	.datac(\inst2|WideOr9~0_combout ),
	.datad(\inst2|Equal12~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr9~1 .lut_mask = 16'h0010;
defparam \inst2|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneiii_lcell_comb \inst2|Equal8~0 (
// Equation(s):
// \inst2|Equal8~0_combout  = (\inst2|Equal13~5_combout  & (\inst17|R[15]~0_combout  & (!\inst17|R[10]~5_combout  & \inst2|Equal5~0_combout )))

	.dataa(\inst2|Equal13~5_combout ),
	.datab(\inst17|R[15]~0_combout ),
	.datac(\inst17|R[10]~5_combout ),
	.datad(\inst2|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal8~0 .lut_mask = 16'h0800;
defparam \inst2|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cycloneiii_lcell_comb \inst2|Equal11~0 (
// Equation(s):
// \inst2|Equal11~0_combout  = (!\inst17|R[5]~12_combout  & (\inst17|R[1]~22_combout  & \inst2|Equal1~0_combout ))

	.dataa(\inst17|R[5]~12_combout ),
	.datab(\inst17|R[1]~22_combout ),
	.datac(gnd),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal11~0 .lut_mask = 16'h4400;
defparam \inst2|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cycloneiii_lcell_comb \inst2|Equal11~1 (
// Equation(s):
// \inst2|Equal11~1_combout  = (!\inst17|R[3]~17_combout  & (!\inst17|R[6]~11_combout  & (\inst2|Equal9~0_combout  & \inst2|Equal11~0_combout )))

	.dataa(\inst17|R[3]~17_combout ),
	.datab(\inst17|R[6]~11_combout ),
	.datac(\inst2|Equal9~0_combout ),
	.datad(\inst2|Equal11~0_combout ),
	.cin(gnd),
	.combout(\inst2|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal11~1 .lut_mask = 16'h1000;
defparam \inst2|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneiii_lcell_comb \inst2|WideOr9~2 (
// Equation(s):
// \inst2|WideOr9~2_combout  = (!\inst2|Equal7~0_combout  & (\inst2|WideOr9~1_combout  & (!\inst2|Equal8~0_combout  & !\inst2|Equal11~1_combout )))

	.dataa(\inst2|Equal7~0_combout ),
	.datab(\inst2|WideOr9~1_combout ),
	.datac(\inst2|Equal8~0_combout ),
	.datad(\inst2|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr9~2 .lut_mask = 16'h0004;
defparam \inst2|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneiii_lcell_comb \inst2|Rout[7]~81 (
// Equation(s):
// \inst2|Rout[7]~81_combout  = ((\inst96|W_B~13_combout  & !\inst2|WideOr9~2_combout )) # (!\inst2|WideNor2~combout )

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|WideNor2~combout ),
	.datad(\inst2|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~81 .lut_mask = 16'h0FCF;
defparam \inst2|Rout[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneiii_lcell_comb \inst2|Rout[7]~87 (
// Equation(s):
// \inst2|Rout[7]~87_combout  = (\inst2|Rout[7]~81_combout ) # ((!\inst2|Rout[7]~86_combout  & \inst2|Rout[7]~85_combout ))

	.dataa(\inst2|Rout[7]~86_combout ),
	.datab(gnd),
	.datac(\inst2|Rout[7]~81_combout ),
	.datad(\inst2|Rout[7]~85_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~87 .lut_mask = 16'hF5F0;
defparam \inst2|Rout[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \inst2|Reg_BP[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[1] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneiii_lcell_comb \inst4|inst1|68~5 (
// Equation(s):
// \inst4|inst1|68~5_combout  = (\inst4|inst1|68~4_combout  & ((\inst|inst5|31~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst4|inst1|68~4_combout ),
	.datab(\inst|inst5|31~0_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst1|68~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~5 .lut_mask = 16'h8A8A;
defparam \inst4|inst1|68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneiii_lcell_comb \inst2|Reg_BX~35 (
// Equation(s):
// \inst2|Reg_BX~35_combout  = ((\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|68~4_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|68~5_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_BX[15]~20_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|68~5_combout ),
	.datad(\inst4|inst|68~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~35 .lut_mask = 16'hFB73;
defparam \inst2|Reg_BX~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneiii_lcell_comb \inst2|Reg_BX[15]~22 (
// Equation(s):
// \inst2|Reg_BX[15]~22_combout  = (\inst96|W_B~13_combout  & (!\inst2|Equal11~1_combout  & !\inst2|Equal15~0_combout ))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal11~1_combout ),
	.datac(gnd),
	.datad(\inst2|Equal15~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[15]~22 .lut_mask = 16'h0022;
defparam \inst2|Reg_BX[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneiii_lcell_comb \inst2|Reg_BX[15]~23 (
// Equation(s):
// \inst2|Reg_BX[15]~23_combout  = (!\inst2|Reg_BX[15]~22_combout  & ((\inst96|W_B~13_combout ) # ((!\inst2|Equal7~0_combout  & \inst2|WideOr2~5_combout ))))

	.dataa(\inst2|Equal7~0_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Reg_BX[15]~22_combout ),
	.datad(\inst2|WideOr2~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[15]~23 .lut_mask = 16'h0D0C;
defparam \inst2|Reg_BX[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \inst2|Reg_BX[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~35_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[9] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cycloneiii_lcell_comb \inst2|Rout[7]~95 (
// Equation(s):
// \inst2|Rout[7]~95_combout  = (\inst2|Equal11~1_combout ) # ((\inst2|Equal10~1_combout  & (\inst2|Equal12~1_combout  & !\inst17|R[5]~12_combout )))

	.dataa(\inst2|Equal10~1_combout ),
	.datab(\inst2|Equal12~1_combout ),
	.datac(\inst2|Equal11~1_combout ),
	.datad(\inst17|R[5]~12_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~95 .lut_mask = 16'hF0F8;
defparam \inst2|Rout[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N6
cycloneiii_lcell_comb \inst2|Rout[7]~96 (
// Equation(s):
// \inst2|Rout[7]~96_combout  = (\inst2|Equal12~2_combout ) # ((\inst2|Equal10~2_combout  & !\inst2|Equal11~1_combout ))

	.dataa(\inst2|Equal12~2_combout ),
	.datab(gnd),
	.datac(\inst2|Equal10~2_combout ),
	.datad(\inst2|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[7]~96 .lut_mask = 16'hAAFA;
defparam \inst2|Rout[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
cycloneiii_lcell_comb \inst2|Reg_DX[3]~32 (
// Equation(s):
// \inst2|Reg_DX[3]~32_combout  = (!\inst96|W_B~13_combout  & !\inst2|Equal13~4_combout )

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(gnd),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[3]~32 .lut_mask = 16'h0033;
defparam \inst2|Reg_DX[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
cycloneiii_lcell_comb \inst2|Reg_DX~49 (
// Equation(s):
// \inst2|Reg_DX~49_combout  = ((\inst2|Reg_DX[3]~32_combout  & ((\inst4|inst|68~4_combout ))) # (!\inst2|Reg_DX[3]~32_combout  & (\inst4|inst1|68~5_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|68~5_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst|68~4_combout ),
	.datad(\inst2|Reg_DX[3]~32_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~49 .lut_mask = 16'hF3BB;
defparam \inst2|Reg_DX~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneiii_lcell_comb \inst2|WideOr4~0 (
// Equation(s):
// \inst2|WideOr4~0_combout  = (\inst2|WideOr7~0_combout  & (\inst2|Reg_AX[15]~34_combout  & ((!\inst2|WideOr2~2_combout ) # (!\inst2|WideOr2~0_combout ))))

	.dataa(\inst2|WideOr7~0_combout ),
	.datab(\inst2|WideOr2~0_combout ),
	.datac(\inst2|Reg_AX[15]~34_combout ),
	.datad(\inst2|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~0 .lut_mask = 16'h20A0;
defparam \inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneiii_lcell_comb \inst2|WideOr4~1 (
// Equation(s):
// \inst2|WideOr4~1_combout  = (\inst2|WideOr2~0_combout  & (\inst2|WideOr2~1_combout  & \inst2|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\inst2|WideOr2~0_combout ),
	.datac(\inst2|WideOr2~1_combout ),
	.datad(\inst2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~1 .lut_mask = 16'hC000;
defparam \inst2|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_DX[8]~34 (
// Equation(s):
// \inst2|Reg_DX[8]~34_combout  = (!\inst2|Reg_DX[8]~33_combout  & ((\inst96|W_B~13_combout ) # ((\inst2|WideOr4~1_combout  & !\inst2|Equal5~4_combout ))))

	.dataa(\inst2|Reg_DX[8]~33_combout ),
	.datab(\inst2|WideOr4~1_combout ),
	.datac(\inst2|Equal5~4_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[8]~34 .lut_mask = 16'h5504;
defparam \inst2|Reg_DX[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N27
dffeas \inst2|Reg_DX[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~49_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[9] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneiii_lcell_comb \inst2|Reg_CX~47 (
// Equation(s):
// \inst2|Reg_CX~47_combout  = ((\inst2|Reg_CX[12]~31_combout  & (\inst4|inst|68~4_combout )) # (!\inst2|Reg_CX[12]~31_combout  & ((\inst4|inst1|68~5_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~31_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst|68~4_combout ),
	.datad(\inst4|inst1|68~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~47 .lut_mask = 16'hF7B3;
defparam \inst2|Reg_CX~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
cycloneiii_lcell_comb \inst2|Reg_CX[12]~32 (
// Equation(s):
// \inst2|Reg_CX[12]~32_combout  = (\inst96|W_B~13_combout  & (!\inst2|Equal10~2_combout  & !\inst2|Equal14~0_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal10~2_combout ),
	.datad(\inst2|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[12]~32 .lut_mask = 16'h000C;
defparam \inst2|Reg_CX[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneiii_lcell_comb \inst2|WideOr1~0 (
// Equation(s):
// \inst2|WideOr1~0_combout  = (\inst2|WideOr7~0_combout  & (!\inst2|WideOr2~0_combout  & (\inst2|Reg_AX[15]~34_combout  & \inst2|WideOr2~2_combout )))

	.dataa(\inst2|WideOr7~0_combout ),
	.datab(\inst2|WideOr2~0_combout ),
	.datac(\inst2|Reg_AX[15]~34_combout ),
	.datad(\inst2|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr1~0 .lut_mask = 16'h2000;
defparam \inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
cycloneiii_lcell_comb \inst2|Reg_CX[12]~33 (
// Equation(s):
// \inst2|Reg_CX[12]~33_combout  = (!\inst2|Reg_CX[12]~32_combout  & ((\inst96|W_B~13_combout ) # ((!\inst2|Equal6~1_combout  & \inst2|WideOr1~0_combout ))))

	.dataa(\inst2|Equal6~1_combout ),
	.datab(\inst2|Reg_CX[12]~32_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst2|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[12]~33 .lut_mask = 16'h3130;
defparam \inst2|Reg_CX[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N17
dffeas \inst2|Reg_CX[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~47_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[9] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneiii_lcell_comb \inst2|Rout~145 (
// Equation(s):
// \inst2|Rout~145_combout  = (\inst2|Rout[7]~95_combout  & (\inst2|Rout[7]~96_combout )) # (!\inst2|Rout[7]~95_combout  & ((\inst2|Rout[7]~96_combout  & ((\inst2|Reg_CX [9]))) # (!\inst2|Rout[7]~96_combout  & (\inst2|Reg_DX [9]))))

	.dataa(\inst2|Rout[7]~95_combout ),
	.datab(\inst2|Rout[7]~96_combout ),
	.datac(\inst2|Reg_DX [9]),
	.datad(\inst2|Reg_CX [9]),
	.cin(gnd),
	.combout(\inst2|Rout~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~145 .lut_mask = 16'hDC98;
defparam \inst2|Rout~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneiii_lcell_comb \inst2|Rout~146 (
// Equation(s):
// \inst2|Rout~146_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Rout~145_combout  & (\inst2|Reg_AX [9])) # (!\inst2|Rout~145_combout  & ((\inst2|Reg_BX [9]))))) # (!\inst2|Rout[7]~95_combout  & (((\inst2|Rout~145_combout ))))

	.dataa(\inst2|Reg_AX [9]),
	.datab(\inst2|Reg_BX [9]),
	.datac(\inst2|Rout[7]~95_combout ),
	.datad(\inst2|Rout~145_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~146 .lut_mask = 16'hAFC0;
defparam \inst2|Rout~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N19
dffeas \inst2|Reg_SI[1] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|68~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[1] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneiii_lcell_comb \inst2|Rout~147 (
// Equation(s):
// \inst2|Rout~147_combout  = (\inst2|Rout[7]~94_combout  & (((!\inst2|Rout[13]~6_combout )))) # (!\inst2|Rout[7]~94_combout  & ((\inst2|Rout[13]~6_combout  & (\inst2|Rout~146_combout )) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Reg_SI [1])))))

	.dataa(\inst2|Rout[7]~94_combout ),
	.datab(\inst2|Rout~146_combout ),
	.datac(\inst2|Reg_SI [1]),
	.datad(\inst2|Rout[13]~6_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~147 .lut_mask = 16'h44FA;
defparam \inst2|Rout~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneiii_lcell_comb \inst2|Rout~148 (
// Equation(s):
// \inst2|Rout~148_combout  = (\inst2|Rout[7]~94_combout  & ((\inst2|Rout~147_combout  & ((\inst2|Reg_BP [1]))) # (!\inst2|Rout~147_combout  & (\inst2|Reg_DI [1])))) # (!\inst2|Rout[7]~94_combout  & (((\inst2|Rout~147_combout ))))

	.dataa(\inst2|Reg_DI [1]),
	.datab(\inst2|Rout[7]~94_combout ),
	.datac(\inst2|Reg_BP [1]),
	.datad(\inst2|Rout~147_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~148 .lut_mask = 16'hF388;
defparam \inst2|Rout~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneiii_lcell_comb \inst2|Rout~149 (
// Equation(s):
// \inst2|Rout~149_combout  = (\inst2|Rout~144_combout  & (((\inst2|Rout~148_combout )) # (!\inst2|Rout[7]~87_combout ))) # (!\inst2|Rout~144_combout  & (\inst2|Rout[7]~87_combout  & (\inst2|Rout [1])))

	.dataa(\inst2|Rout~144_combout ),
	.datab(\inst2|Rout[7]~87_combout ),
	.datac(\inst2|Rout [1]),
	.datad(\inst2|Rout~148_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~149 .lut_mask = 16'hEA62;
defparam \inst2|Rout~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \inst2|Rout[1] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[1] .is_wysiwyg = "true";
defparam \inst2|Rout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneiii_lcell_comb \inst24|inst|Dout[1]~12 (
// Equation(s):
// \inst24|inst|Dout[1]~12_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|68~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|68~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|68~2_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|68~2_combout ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[1]~12 .lut_mask = 16'hBBF3;
defparam \inst24|inst|Dout[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y27_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[1]~12_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout  = (!\inst24|inst|Add0~61_combout  & ((\inst24|inst|always0~0_combout  & (!\inst24|inst|Add0~58_combout )) # (!\inst24|inst|always0~0_combout  & ((!\inst15|inst12|26~1_combout 
// )))))

	.dataa(\inst24|inst|Add0~58_combout ),
	.datab(\inst15|inst12|26~1_combout ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst24|inst|Add0~61_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 .lut_mask = 16'h0053;
defparam \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y29_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[1]~12_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000080;
// synopsys translate_on

// Location: M9K_X68_Y27_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[1]~12_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a17~portadataout )))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a1~portadataout )))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12 .lut_mask = 16'hBA98;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  & 
// (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a25~portadataout )) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13 .lut_mask = 16'hBBC0;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneiii_lcell_comb \inst24|inst5|inst1|68~1 (
// Equation(s):
// \inst24|inst5|inst1|68~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(\inst96|MRD~0_combout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|68~1 .lut_mask = 16'hFB73;
defparam \inst24|inst5|inst1|68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneiii_lcell_comb \inst24|inst5|inst1|68~2 (
// Equation(s):
// \inst24|inst5|inst1|68~2_combout  = (\inst24|inst5|inst1|68~1_combout  & ((\inst14|inst33|18~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst14|inst33|18~q ),
	.datab(gnd),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst1|68~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|68~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|68~2 .lut_mask = 16'hAF00;
defparam \inst24|inst5|inst1|68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneiii_lcell_comb \inst24|inst|Dout[9]~13 (
// Equation(s):
// \inst24|inst|Dout[9]~13_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|68~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|68~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|68~2_combout ),
	.datad(\inst24|inst5|inst1|68~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[9]~13 .lut_mask = 16'hF7B3;
defparam \inst24|inst|Dout[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y32_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[9]~13_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y32_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[9]~13_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout  = (\inst15|inst33|12~q  & (\inst96|MAR_ABUS~5_combout  & !\inst15|inst33|13~q ))

	.dataa(\inst15|inst33|12~q ),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst33|13~q ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 .lut_mask = 16'h00A0;
defparam \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y31_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[9]~13_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y42_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[9]~13_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000104;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a17~portadataout )))) # (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12 .lut_mask = 16'hB9A8;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a25~portadataout )) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout  & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a25~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13 .lut_mask = 16'hDDA0;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneiii_lcell_comb \inst24|inst5|inst|68~1 (
// Equation(s):
// \inst24|inst5|inst|68~1_combout  = ((\inst15|inst11|1~1_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout )) # (!\inst15|inst11|1~1_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout )))) # (!\inst96|MRD~0_combout )

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(\inst96|MRD~0_combout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|68~1 .lut_mask = 16'hF7B3;
defparam \inst24|inst5|inst|68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneiii_lcell_comb \inst24|inst5|inst|68~2 (
// Equation(s):
// \inst24|inst5|inst|68~2_combout  = (\inst24|inst5|inst|68~1_combout  & ((\inst14|inst2|18~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(gnd),
	.datab(\inst14|inst2|18~q ),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst|68~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|68~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|68~2 .lut_mask = 16'hCF00;
defparam \inst24|inst5|inst|68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneiii_lcell_comb \inst14|inst|6~0 (
// Equation(s):
// \inst14|inst|6~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|68~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|68~5_combout ))))

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst|68~2_combout ),
	.datac(\inst96|I_DBUS~1_combout ),
	.datad(\inst4|inst|68~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|6~0 .lut_mask = 16'hDFD0;
defparam \inst14|inst|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \inst14|inst2|18 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|18 .is_wysiwyg = "true";
defparam \inst14|inst2|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneiii_lcell_comb \inst4|inst|68~1 (
// Equation(s):
// \inst4|inst|68~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [1] & ((\inst14|inst2|18~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst2|18~q ) # (!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst2|Rout [1]),
	.datac(\inst14|inst2|18~q ),
	.datad(\inst96|MDR_IBUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|68~1 .lut_mask = 16'hD0DD;
defparam \inst4|inst|68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
cycloneiii_lcell_comb \inst|inst2|44 (
// Equation(s):
// \inst|inst2|44~combout  = (\inst6|inst|18~q ) # ((\inst7|inst|18~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|18~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst|inst14|WideOr2~0_combout ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst7|inst|18~q ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|44~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|44 .lut_mask = 16'hCDFD;
defparam \inst|inst2|44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneiii_lcell_comb \inst|inst6|31~0 (
// Equation(s):
// \inst|inst6|31~0_combout  = \inst|inst2|44~combout  $ (((\inst|inst14|WideOr4~0_combout  & ((\inst|inst2|78~1_combout ) # (!\inst|inst2|43~combout )))))

	.dataa(\inst|inst14|WideOr4~0_combout ),
	.datab(\inst|inst2|78~1_combout ),
	.datac(\inst|inst2|44~combout ),
	.datad(\inst|inst2|43~combout ),
	.cin(gnd),
	.combout(\inst|inst6|31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|31~0 .lut_mask = 16'h785A;
defparam \inst|inst6|31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneiii_lcell_comb \inst|inst6|31~1 (
// Equation(s):
// \inst|inst6|31~1_combout  = (\inst96|IMUL~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~2_combout )) # (!\inst96|IMUL~4_combout  & ((\inst|inst6|31~0_combout  $ (!\inst|inst2|47~1_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_5~2_combout ),
	.datab(\inst|inst6|31~0_combout ),
	.datac(\inst|inst2|47~1_combout ),
	.datad(\inst96|IMUL~4_combout ),
	.cin(gnd),
	.combout(\inst|inst6|31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|31~1 .lut_mask = 16'hAAC3;
defparam \inst|inst6|31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneiii_lcell_comb \inst4|inst|68~4 (
// Equation(s):
// \inst4|inst|68~4_combout  = (\inst4|inst|68~3_combout  & (\inst4|inst|68~1_combout  & ((\inst|inst6|31~1_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst4|inst|68~3_combout ),
	.datab(\inst4|inst|68~1_combout ),
	.datac(\inst|inst6|31~1_combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|68~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|68~4 .lut_mask = 16'h8088;
defparam \inst4|inst|68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneiii_lcell_comb \inst4|inst|68~5 (
// Equation(s):
// \inst4|inst|68~5_combout  = (\inst4|inst|68~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst|68~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst|68~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|68~5 .lut_mask = 16'hF0FF;
defparam \inst4|inst|68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N21
dffeas \inst6|inst|18 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst4|inst|68~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|18 .is_wysiwyg = "true";
defparam \inst6|inst|18 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N27
dffeas \inst6|inst|19 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|19 .is_wysiwyg = "true";
defparam \inst6|inst|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[9] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [9] = \inst7|inst|16~q  $ (((\inst7|inst|18~q  & \inst7|inst|17~q )))

	.dataa(gnd),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|16~q ),
	.datad(\inst7|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[9] .lut_mask = 16'h3CF0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[1] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [1] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst6|inst|18~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (((!\inst6|inst|19~q  & \inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst6|inst|19~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[1] .lut_mask = 16'h2788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[0] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [0] = \inst7|inst|16~q  $ (((\inst6|inst|19~q  & ((\inst7|inst|18~q ) # (\inst7|inst|17~q ))) # (!\inst6|inst|19~q  & (\inst7|inst|18~q  & \inst7|inst|17~q ))))

	.dataa(\inst6|inst|19~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|16~q ),
	.datad(\inst7|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[0] .lut_mask = 16'h1E78;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~0 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~0_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [0] & (\inst7|inst|18~q  $ (VCC))) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [0] & (\inst7|inst|18~q  & VCC))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~1  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le3a [0] & \inst7|inst|18~q ))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [0]),
	.datab(\inst7|inst|18~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~0_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~1 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~0 .lut_mask = 16'h6688;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~4 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|le4a [0] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~3 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~5  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [0]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~3 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout  & (\inst|inst4|lpm_mult_component|auto_generated|le4a [0] & !\inst|inst4|lpm_mult_component|auto_generated|op_5~3 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~0_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~3 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~5 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~4 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~6 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~6_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [1] & (\inst|inst4|lpm_mult_component|auto_generated|op_5~5  & VCC)) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le4a [1] & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~5 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [1] & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_5~5 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [1] & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~5 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~7  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|le4a [1] & !\inst|inst4|lpm_mult_component|auto_generated|op_5~5 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~5 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [1]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~2_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~5 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~6_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~7 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~6 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneiii_lcell_comb \inst|inst6|26~0 (
// Equation(s):
// \inst|inst6|26~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~6_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst2|74~0_combout  $ ((!\inst|inst2|77~0_combout ))))

	.dataa(\inst|inst2|74~0_combout ),
	.datab(\inst|inst2|77~0_combout ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~6_combout ),
	.datad(\inst96|IMUL~4_combout ),
	.cin(gnd),
	.combout(\inst|inst6|26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|26~0 .lut_mask = 16'hF099;
defparam \inst|inst6|26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N19
dffeas \inst16|inst|16 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|16 .is_wysiwyg = "true";
defparam \inst16|inst|16 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \inst2|Reg_SI[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[3] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneiii_lcell_comb \inst2|Reg_AX~48 (
// Equation(s):
// \inst2|Reg_AX~48_combout  = (\inst2|Equal16~0_combout  & (\inst4|inst1|70~5_combout )) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & (\inst4|inst1|70~5_combout )) # (!\inst96|W_B~13_combout  & ((\inst4|inst|70~6_combout )))))

	.dataa(\inst4|inst1|70~5_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst4|inst|70~6_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~48 .lut_mask = 16'hAAB8;
defparam \inst2|Reg_AX~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneiii_lcell_comb \inst2|Reg_AX[15]~37 (
// Equation(s):
// \inst2|Reg_AX[15]~37_combout  = (!\inst2|Reg_AX[15]~34_combout  & ((\inst96|W_B~13_combout ) # ((\inst2|WideOr7~0_combout  & \inst2|WideOr2~3_combout ))))

	.dataa(\inst2|WideOr7~0_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|WideOr2~3_combout ),
	.datad(\inst2|Reg_AX[15]~34_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX[15]~37 .lut_mask = 16'h00EC;
defparam \inst2|Reg_AX[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \inst2|Reg_AX[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~48_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[11] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N31
dffeas \inst7|inst1|17 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|17 .is_wysiwyg = "true";
defparam \inst7|inst1|17 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N19
dffeas \inst6|inst1|17 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|17 .is_wysiwyg = "true";
defparam \inst6|inst1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneiii_lcell_comb \inst|inst|78~4 (
// Equation(s):
// \inst|inst|78~4_combout  = ((!\inst|inst14|WideOr1~0_combout  & !\inst7|inst1|17~q )) # (!\inst6|inst1|17~q )

	.dataa(\inst|inst14|WideOr1~0_combout ),
	.datab(\inst6|inst1|17~q ),
	.datac(gnd),
	.datad(\inst7|inst1|17~q ),
	.cin(gnd),
	.combout(\inst|inst|78~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~4 .lut_mask = 16'h3377;
defparam \inst|inst|78~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneiii_lcell_comb \inst|inst|78~9 (
// Equation(s):
// \inst|inst|78~9_combout  = ((\inst|inst|78~4_combout ) # ((\inst7|inst1|17~q  & !\inst|inst14|WideOr0~1_combout ))) # (!\inst96|W_B~13_combout )

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst7|inst1|17~q ),
	.datac(\inst|inst|78~4_combout ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~9 .lut_mask = 16'hF5FD;
defparam \inst|inst|78~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneiii_lcell_comb \inst|inst|45~1 (
// Equation(s):
// \inst|inst|45~1_combout  = (\inst6|inst1|17~q ) # ((\inst|inst|45~0_combout  & (\inst96|W_B~11_combout  & \inst96|WideOr7~combout )))

	.dataa(\inst|inst|45~0_combout ),
	.datab(\inst6|inst1|17~q ),
	.datac(\inst96|W_B~11_combout ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|inst|45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|45~1 .lut_mask = 16'hECCC;
defparam \inst|inst|45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneiii_lcell_comb \inst|inst19 (
// Equation(s):
// \inst|inst19~combout  = (!\inst|inst14|WideOr4~0_combout  & (\inst96|WideOr7~combout  & ((\inst96|W_B~15_combout ) # (\inst96|W_B~3_combout ))))

	.dataa(\inst|inst14|WideOr4~0_combout ),
	.datab(\inst96|W_B~15_combout ),
	.datac(\inst96|W_B~3_combout ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|inst19~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19 .lut_mask = 16'h5400;
defparam \inst|inst19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
cycloneiii_lcell_comb \inst6|inst|15~feeder (
// Equation(s):
// \inst6|inst|15~feeder_combout  = \inst4|inst|71~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|71~5_combout ),
	.cin(gnd),
	.combout(\inst6|inst|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|15~feeder .lut_mask = 16'hFF00;
defparam \inst6|inst|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N1
dffeas \inst6|inst|15 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst6|inst|15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|15 .is_wysiwyg = "true";
defparam \inst6|inst|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneiii_lcell_comb \inst|inst1|43 (
// Equation(s):
// \inst|inst1|43~combout  = (\inst6|inst|15~q ) # ((\inst7|inst|15~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|15~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst7|inst|15~q ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst6|inst|15~q ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|43~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|43 .lut_mask = 16'hF1FB;
defparam \inst|inst1|43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N23
dffeas \inst7|inst|13 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|13 .is_wysiwyg = "true";
defparam \inst7|inst|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneiii_lcell_comb \inst|inst1|45 (
// Equation(s):
// \inst|inst1|45~combout  = (\inst6|inst|13~q ) # ((\inst7|inst|13~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|13~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst7|inst|13~q ),
	.datac(\inst|inst14|WideOr2~0_combout ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|45~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|45 .lut_mask = 16'hABEF;
defparam \inst|inst1|45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneiii_lcell_comb \inst|inst1|44 (
// Equation(s):
// \inst|inst1|44~combout  = (\inst6|inst|14~q ) # ((\inst7|inst|14~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|14~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst7|inst|14~q ),
	.datab(\inst6|inst|14~q ),
	.datac(\inst|inst14|WideOr2~0_combout ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|44~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|44 .lut_mask = 16'hCDEF;
defparam \inst|inst1|44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N31
dffeas \inst6|inst|13 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|13 .is_wysiwyg = "true";
defparam \inst6|inst|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneiii_lcell_comb \inst|inst1|48~0 (
// Equation(s):
// \inst|inst1|48~0_combout  = (\inst6|inst|13~q  & ((\inst7|inst|13~q  & ((\inst|inst14|WideOr0~1_combout ))) # (!\inst7|inst|13~q  & (\inst|inst14|WideOr1~0_combout ))))

	.dataa(\inst7|inst|13~q ),
	.datab(\inst6|inst|13~q ),
	.datac(\inst|inst14|WideOr1~0_combout ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|48~0 .lut_mask = 16'hC840;
defparam \inst|inst1|48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneiii_lcell_comb \inst|inst1|78~2 (
// Equation(s):
// \inst|inst1|78~2_combout  = (!\inst|inst1|52~1_combout  & (((!\inst|inst1|44~combout  & !\inst|inst1|48~0_combout )) # (!\inst|inst1|45~combout )))

	.dataa(\inst|inst1|52~1_combout ),
	.datab(\inst|inst1|45~combout ),
	.datac(\inst|inst1|44~combout ),
	.datad(\inst|inst1|48~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|78~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|78~2 .lut_mask = 16'h1115;
defparam \inst|inst1|78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneiii_lcell_comb \inst|inst1|78~0 (
// Equation(s):
// \inst|inst1|78~0_combout  = (!\inst|inst1|52~1_combout  & (!\inst|inst1|47~0_combout  & !\inst|inst1|48~0_combout ))

	.dataa(\inst|inst1|52~1_combout ),
	.datab(gnd),
	.datac(\inst|inst1|47~0_combout ),
	.datad(\inst|inst1|48~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|78~0 .lut_mask = 16'h0005;
defparam \inst|inst1|78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneiii_lcell_comb \inst|inst1|78~3 (
// Equation(s):
// \inst|inst1|78~3_combout  = ((\inst|inst1|78~2_combout ) # ((!\inst|inst1|43~combout  & \inst|inst1|78~0_combout ))) # (!\inst|inst1|51~combout )

	.dataa(\inst|inst1|51~combout ),
	.datab(\inst|inst1|43~combout ),
	.datac(\inst|inst1|78~2_combout ),
	.datad(\inst|inst1|78~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|78~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|78~3 .lut_mask = 16'hF7F5;
defparam \inst|inst1|78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cycloneiii_lcell_comb \inst|inst1|46~0 (
// Equation(s):
// \inst|inst1|46~0_combout  = (\inst6|inst|15~q  & ((\inst7|inst|15~q  & (\inst|inst14|WideOr0~1_combout )) # (!\inst7|inst|15~q  & ((\inst|inst14|WideOr1~0_combout )))))

	.dataa(\inst7|inst|15~q ),
	.datab(\inst6|inst|15~q ),
	.datac(\inst|inst14|WideOr0~1_combout ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|46~0 .lut_mask = 16'hC480;
defparam \inst|inst1|46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
cycloneiii_lcell_comb \inst|inst2|51 (
// Equation(s):
// \inst|inst2|51~combout  = (\inst6|inst|16~q ) # ((\inst7|inst|16~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|16~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst|inst14|WideOr2~0_combout ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst|inst14|WideOr3~3_combout ),
	.datad(\inst7|inst|16~q ),
	.cin(gnd),
	.combout(\inst|inst2|51~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|51 .lut_mask = 16'hCFDD;
defparam \inst|inst2|51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
cycloneiii_lcell_comb \inst|inst2|52~0 (
// Equation(s):
// \inst|inst2|52~0_combout  = (\inst7|inst|16~q  & (\inst6|inst|16~q  & ((\inst96|ANDC~combout ) # (\inst|inst14|WideOr0~0_combout ))))

	.dataa(\inst7|inst|16~q ),
	.datab(\inst96|ANDC~combout ),
	.datac(\inst|inst14|WideOr0~0_combout ),
	.datad(\inst6|inst|16~q ),
	.cin(gnd),
	.combout(\inst|inst2|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|52~0 .lut_mask = 16'hA800;
defparam \inst|inst2|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
cycloneiii_lcell_comb \inst|inst2|78~0 (
// Equation(s):
// \inst|inst2|78~0_combout  = (!\inst|inst2|52~1_combout  & (!\inst|inst2|52~0_combout  & !\inst|inst2|48~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst2|52~1_combout ),
	.datac(\inst|inst2|52~0_combout ),
	.datad(\inst|inst2|48~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|78~0 .lut_mask = 16'h0003;
defparam \inst|inst2|78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
cycloneiii_lcell_comb \inst|inst2|45~0 (
// Equation(s):
// \inst|inst2|45~0_combout  = (\inst6|inst|17~q ) # ((!\inst7|inst|17~q  & !\inst|inst14|WideOr2~0_combout ))

	.dataa(\inst6|inst|17~q ),
	.datab(gnd),
	.datac(\inst7|inst|17~q ),
	.datad(\inst|inst14|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|45~0 .lut_mask = 16'hAAAF;
defparam \inst|inst2|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
cycloneiii_lcell_comb \inst|inst2|78~3 (
// Equation(s):
// \inst|inst2|78~3_combout  = (!\inst|inst2|52~3_combout  & (!\inst|inst2|45~0_combout  & ((\inst|inst14|WideOr3~3_combout ) # (!\inst7|inst|17~q ))))

	.dataa(\inst7|inst|17~q ),
	.datab(\inst|inst14|WideOr3~3_combout ),
	.datac(\inst|inst2|52~3_combout ),
	.datad(\inst|inst2|45~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|78~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|78~3 .lut_mask = 16'h000D;
defparam \inst|inst2|78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
cycloneiii_lcell_comb \inst|inst2|78~4 (
// Equation(s):
// \inst|inst2|78~4_combout  = ((\inst|inst2|78~3_combout ) # ((!\inst|inst2|44~combout  & \inst|inst2|78~0_combout ))) # (!\inst|inst2|51~combout )

	.dataa(\inst|inst2|44~combout ),
	.datab(\inst|inst2|51~combout ),
	.datac(\inst|inst2|78~0_combout ),
	.datad(\inst|inst2|78~3_combout ),
	.cin(gnd),
	.combout(\inst|inst2|78~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|78~4 .lut_mask = 16'hFF73;
defparam \inst|inst2|78~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
cycloneiii_lcell_comb \inst|inst2|78~2 (
// Equation(s):
// \inst|inst2|78~2_combout  = (\inst|inst2|78~0_combout  & (!\inst|inst2|47~1_combout  & ((\inst|inst2|78~1_combout ) # (!\inst|inst2|43~combout ))))

	.dataa(\inst|inst2|78~0_combout ),
	.datab(\inst|inst2|47~1_combout ),
	.datac(\inst|inst2|78~1_combout ),
	.datad(\inst|inst2|43~combout ),
	.cin(gnd),
	.combout(\inst|inst2|78~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|78~2 .lut_mask = 16'h2022;
defparam \inst|inst2|78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneiii_lcell_comb \inst|inst1|78~1 (
// Equation(s):
// \inst|inst1|78~1_combout  = (\inst|inst1|78~0_combout  & (!\inst|inst1|46~0_combout  & ((\inst|inst2|78~4_combout ) # (\inst|inst2|78~2_combout ))))

	.dataa(\inst|inst1|78~0_combout ),
	.datab(\inst|inst1|46~0_combout ),
	.datac(\inst|inst2|78~4_combout ),
	.datad(\inst|inst2|78~2_combout ),
	.cin(gnd),
	.combout(\inst|inst1|78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|78~1 .lut_mask = 16'h2220;
defparam \inst|inst1|78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneiii_lcell_comb \inst|inst|78~6 (
// Equation(s):
// \inst|inst|78~6_combout  = (!\inst|inst|46~2_combout  & (!\inst|inst|47~0_combout  & ((\inst|inst1|78~3_combout ) # (\inst|inst1|78~1_combout ))))

	.dataa(\inst|inst|46~2_combout ),
	.datab(\inst|inst|47~0_combout ),
	.datac(\inst|inst1|78~3_combout ),
	.datad(\inst|inst1|78~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~6 .lut_mask = 16'h1110;
defparam \inst|inst|78~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneiii_lcell_comb \inst|inst|75~0 (
// Equation(s):
// \inst|inst|75~0_combout  = (!\inst|inst19~combout  & ((\inst|inst|78~7_combout ) # (\inst|inst|78~6_combout )))

	.dataa(\inst|inst|78~7_combout ),
	.datab(\inst|inst19~combout ),
	.datac(gnd),
	.datad(\inst|inst|78~6_combout ),
	.cin(gnd),
	.combout(\inst|inst|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|75~0 .lut_mask = 16'h3322;
defparam \inst|inst|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneiii_lcell_comb \inst|inst|74~0 (
// Equation(s):
// \inst|inst|74~0_combout  = (\inst|inst19~combout  & (\inst|inst|78~9_combout  & ((\inst|inst|75~0_combout )))) # (!\inst|inst19~combout  & (((\inst|inst|78~9_combout  & \inst|inst|75~0_combout )) # (!\inst|inst|45~1_combout )))

	.dataa(\inst|inst19~combout ),
	.datab(\inst|inst|78~9_combout ),
	.datac(\inst|inst|45~1_combout ),
	.datad(\inst|inst|75~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|74~0 .lut_mask = 16'hCD05;
defparam \inst|inst|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N31
dffeas \inst7|inst|15 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|15 .is_wysiwyg = "true";
defparam \inst7|inst|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout  = (\inst7|inst|16~q ) # ((\inst7|inst|17~q  & \inst7|inst|18~q ))

	.dataa(\inst7|inst|17~q ),
	.datab(gnd),
	.datac(\inst7|inst|16~q ),
	.datad(\inst7|inst|18~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1 .lut_mask = 16'hFAF0;
defparam \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[9] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [9] = \inst7|inst|14~q  $ (((\inst7|inst|15~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout )))

	.dataa(\inst7|inst|14~q ),
	.datab(\inst7|inst|15~q ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[9] .lut_mask = 16'h66AA;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  = \inst7|inst|15~q  $ (((\inst7|inst|16~q ) # ((\inst7|inst|17~q  & \inst7|inst|18~q ))))

	.dataa(\inst7|inst|17~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst7|inst|16~q ),
	.datad(\inst7|inst|15~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1 .lut_mask = 16'h07F8;
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \inst6|inst|12 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|12 .is_wysiwyg = "true";
defparam \inst6|inst|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[7] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [7] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [9] $ (\inst6|inst|12~q )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (!\inst6|inst|13~q  & (\inst|inst4|lpm_mult_component|auto_generated|le5a [9])))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[7] .lut_mask = 16'h34C4;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[8] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [8] = (\inst6|inst|12~q  & (\inst7|inst|16~q  & (\inst7|inst|17~q  $ (\inst7|inst|18~q )))) # (!\inst6|inst|12~q  & (\inst7|inst|16~q  $ (((\inst7|inst|17~q  & \inst7|inst|18~q )))))

	.dataa(\inst7|inst|17~q ),
	.datab(\inst7|inst|16~q ),
	.datac(\inst7|inst|18~q ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[8] .lut_mask = 16'h486C;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[5] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [5] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (\inst6|inst|14~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (((!\inst6|inst|15~q  & \inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst6|inst|14~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datac(\inst6|inst|15~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[5] .lut_mask = 16'h4788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  = \inst7|inst|18~q  $ (\inst7|inst|17~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst|18~q ),
	.datad(\inst7|inst|17~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2 .lut_mask = 16'h0FF0;
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[6] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [6] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst6|inst|13~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (((!\inst6|inst|14~q  & \inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))

	.dataa(\inst6|inst|13~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datac(\inst6|inst|14~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [6]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[6] .lut_mask = 16'h4788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[5] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [5] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst6|inst|14~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (((!\inst6|inst|15~q  & \inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))

	.dataa(\inst6|inst|14~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datac(\inst6|inst|15~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[5] .lut_mask = 16'h4788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le3a [8] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [6] & 
// (\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1  & VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [6] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le3a [8] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [6] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [6] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le3a [8] & (!\inst|inst4|lpm_mult_component|auto_generated|le4a [6] & !\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 
// )) # (!\inst|inst4|lpm_mult_component|auto_generated|le3a [8] & ((!\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [6]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le3a [8]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~1 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le4a [7] $ (\inst|inst4|lpm_mult_component|auto_generated|le5a [5] $ 
// (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le4a [7] & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [5]) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 ))) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [7] & (\inst|inst4|lpm_mult_component|auto_generated|le5a [5] & !\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 
// )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le4a [7]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~3 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le5a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [8] & 
// (\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5  & VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [8] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [6] & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [8] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [8] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [6] & (!\inst|inst4|lpm_mult_component|auto_generated|le4a [8] & !\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 
// )) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [6] & ((!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [8]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [6]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~5 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le4a [9] $ (\inst|inst4|lpm_mult_component|auto_generated|le5a [7] $ 
// (\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le4a [9] & (\inst|inst4|lpm_mult_component|auto_generated|le5a [7] & !\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 
// )) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [9] & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [7]) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~7 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~9 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8 .lut_mask = 16'h964D;
defparam \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y33_N17
dffeas \inst7|inst|12 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|74~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|12 .is_wysiwyg = "true";
defparam \inst7|inst|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[0] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [0] = (\inst6|inst|19~q  & \inst7|inst|12~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|inst|19~q ),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[0] .lut_mask = 16'hF000;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N13
dffeas \inst7|inst|14 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst|14 .is_wysiwyg = "true";
defparam \inst7|inst|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  = \inst7|inst|13~q  $ (((\inst7|inst|14~q ) # ((\inst7|inst|15~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ))))

	.dataa(\inst7|inst|13~q ),
	.datab(\inst7|inst|15~q ),
	.datac(\inst7|inst|14~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0 .lut_mask = 16'h565A;
defparam \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[0] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [0] = (\inst6|inst|19~q  & \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout )

	.dataa(gnd),
	.datab(\inst6|inst|19~q ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [0]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[0] .lut_mask = 16'hCC00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[1] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [1] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (\inst6|inst|18~q  $ (((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout  & (((!\inst6|inst|19~q  & \inst|inst4|lpm_mult_component|auto_generated|le5a [9]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1_combout ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst6|inst|19~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[1] .lut_mask = 16'h2788;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[2] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [2] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & ((\inst6|inst|17~q  $ (\inst|inst4|lpm_mult_component|auto_generated|le4a [9])))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (!\inst6|inst|18~q  & ((\inst|inst4|lpm_mult_component|auto_generated|le4a [9]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datab(\inst6|inst|18~q ),
	.datac(\inst6|inst|17~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[2] .lut_mask = 16'h1BA0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~6 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le4a [3] & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [1] & (\inst|inst4|lpm_mult_component|auto_generated|op_1~5  & VCC)) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [1] & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~5 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le4a [3] & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [1] & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~5 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [1] & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~5 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~7  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le4a [3] & (!\inst|inst4|lpm_mult_component|auto_generated|le5a [1] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~5 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le4a [3] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_1~5 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [1]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le4a [3]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~5 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~8 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le5a [2] $ (\inst|inst4|lpm_mult_component|auto_generated|le6a [0] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_1~7 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~9  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [2] & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [0]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~7 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [2] & (\inst|inst4|lpm_mult_component|auto_generated|le6a [0] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~7 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [2]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~7 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~10 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  = (\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le7a [0] & (\inst|inst4|lpm_mult_component|auto_generated|op_1~9  
// & VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [0] & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~9 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|le7a [0] & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~9 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [0] & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~9 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~11  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|le7a [0] & !\inst|inst4|lpm_mult_component|auto_generated|op_1~9 )) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_1~9 ) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [0]))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le7a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~9 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~12 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le7a [1] $ (\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_1~11 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~13  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [1] & ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~11 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [1] & (\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_1~11 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [1]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~11 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~14 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le7a [2] & ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~13  
// & VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~13 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [2] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~13 )) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~13 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~15  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [2] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_1~13 )) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [2] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_1~13 ) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [2]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~13 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~18 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le7a [4] & ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~17  
// & VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~17 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [4] & 
// ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~17 )) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~17 ) # (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_1~19  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [4] & (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_1~17 )) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [4] & ((!\inst|inst4|lpm_mult_component|auto_generated|op_1~17 ) # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [4]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~17 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout  = (\inst7|inst|13~q  & ((\inst7|inst|14~q ) # ((\inst7|inst|15~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ))))

	.dataa(\inst7|inst|14~q ),
	.datab(\inst7|inst|13~q ),
	.datac(\inst7|inst|15~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3 .lut_mask = 16'hC888;
defparam \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[4] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [4] = (\inst6|inst|15~q  & ((\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ) # ((\inst6|inst|16~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout )))) # 
// (!\inst6|inst|15~q  & (\inst6|inst|16~q  & ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ))))

	.dataa(\inst6|inst|15~q ),
	.datab(\inst6|inst|16~q ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[4] .lut_mask = 16'hECA0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[2] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [2] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & ((\inst6|inst|17~q ) # ((\inst6|inst|18~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & (((\inst6|inst|18~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datab(\inst6|inst|17~q ),
	.datac(\inst6|inst|18~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[2] .lut_mask = 16'hF888;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[1] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [1] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & ((\inst6|inst|18~q ) # ((\inst6|inst|19~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & (\inst6|inst|19~q  & ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datab(\inst6|inst|19~q ),
	.datac(\inst6|inst|18~q ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [1]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[1] .lut_mask = 16'hECA0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le4a[4] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le4a [4] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst|inst4|lpm_mult_component|auto_generated|le4a [9] $ (((\inst6|inst|15~q ))))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout  & (\inst|inst4|lpm_mult_component|auto_generated|le4a [9] & (!\inst6|inst|16~q )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le4a [9]),
	.datac(\inst6|inst|16~q ),
	.datad(\inst6|inst|15~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[4] .lut_mask = 16'h268C;
defparam \inst|inst4|lpm_mult_component|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[5] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [5] = (\inst7|inst|19~q  & (\inst7|inst|18~q  $ (((\inst6|inst|14~q ))))) # (!\inst7|inst|19~q  & (\inst7|inst|18~q  & (!\inst6|inst|15~q )))

	.dataa(\inst7|inst|19~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst6|inst|15~q ),
	.datad(\inst6|inst|14~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[5] .lut_mask = 16'h268C;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le3a[4] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le3a [4] = (\inst7|inst|19~q  & (\inst7|inst|18~q  $ (((\inst6|inst|15~q ))))) # (!\inst7|inst|19~q  & (\inst7|inst|18~q  & (!\inst6|inst|16~q )))

	.dataa(\inst7|inst|19~q ),
	.datab(\inst7|inst|18~q ),
	.datac(\inst6|inst|16~q ),
	.datad(\inst6|inst|15~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[4] .lut_mask = 16'h268C;
defparam \inst|inst4|lpm_mult_component|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~0 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout  = (\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & (\inst|inst4|lpm_mult_component|auto_generated|le3a [4] $ (VCC))) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & 
// (\inst|inst4|lpm_mult_component|auto_generated|le3a [4] & VCC))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~1  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & \inst|inst4|lpm_mult_component|auto_generated|le3a [4]))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le3a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~12 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout  = ((\inst7|inst|18~q  $ (\inst|inst4|lpm_mult_component|auto_generated|le6a [4] $ (!\inst|inst4|lpm_mult_component|auto_generated|op_2~11 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_2~13  = CARRY((\inst7|inst|18~q  & ((\inst|inst4|lpm_mult_component|auto_generated|le6a [4]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~11 ))) # (!\inst7|inst|18~q  & 
// (\inst|inst4|lpm_mult_component|auto_generated|le6a [4] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~11 )))

	.dataa(\inst7|inst|18~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le6a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~11 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~8 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~8_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~7 )))) 
// # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~9  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~7 ))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~7 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~4_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~7 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~8_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~9 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~8 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~10 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~10_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~9  & 
// VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~9 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~9 )) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~9 ) # 
// (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~11  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~9 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~9 ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~2_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~9 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~10_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~11 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~10 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~12 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~12_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~11 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~13  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~11 ))) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~11 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~4_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~11 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~12_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~13 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~12 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~14 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~14_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~13  & 
// VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~13 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~13 )) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~13 ) # 
// (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~15  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~13 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~13 ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~6_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~13 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~14_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~15 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~14 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~16 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~16_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~15 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~17  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~15 ))) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~15 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~8_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~15 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~16_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~17 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~16 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~18 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~18_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~17  & 
// VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~17 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~17 )) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~17 ) # 
// (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~19  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~17 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~17 ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~10_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~17 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~18_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~19 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~18 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~20 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~20_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~19 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~21  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~19 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~19 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~16_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~19 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~20_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~21 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~20 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~22 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~22_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~21  & 
// VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~21 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~21 )) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~21 ) # 
// (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~23  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~21 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~21 ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~14_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~21 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~22_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~23 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~22 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
cycloneiii_lcell_comb \inst|inst5|26~0 (
// Equation(s):
// \inst|inst5|26~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~22_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst|77~0_combout  $ ((!\inst|inst|74~0_combout ))))

	.dataa(\inst|inst|77~0_combout ),
	.datab(\inst96|IMUL~4_combout ),
	.datac(\inst|inst|74~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~22_combout ),
	.cin(gnd),
	.combout(\inst|inst5|26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|26~0 .lut_mask = 16'hED21;
defparam \inst|inst5|26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneiii_lcell_comb \inst4|inst1|70~6 (
// Equation(s):
// \inst4|inst1|70~6_combout  = (\inst4|inst1|70~4_combout  & ((\inst|inst5|26~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(gnd),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(\inst|inst5|26~0_combout ),
	.datad(\inst4|inst1|70~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|70~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~6 .lut_mask = 16'hF300;
defparam \inst4|inst1|70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneiii_lcell_comb \inst2|Reg_DX~36 (
// Equation(s):
// \inst2|Reg_DX~36_combout  = (\inst2|Reg_DX[3]~32_combout  & (\inst4|inst|70~6_combout )) # (!\inst2|Reg_DX[3]~32_combout  & (((\inst4|inst1|70~6_combout ) # (!\inst4|inst1|74~7_combout ))))

	.dataa(\inst4|inst|70~6_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|70~6_combout ),
	.datad(\inst2|Reg_DX[3]~32_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~36 .lut_mask = 16'hAAF3;
defparam \inst2|Reg_DX~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N25
dffeas \inst2|Reg_DX[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~36_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[11] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneiii_lcell_comb \inst2|Reg_CX~35 (
// Equation(s):
// \inst2|Reg_CX~35_combout  = (\inst2|Reg_CX[12]~31_combout  & (((\inst4|inst|70~6_combout )))) # (!\inst2|Reg_CX[12]~31_combout  & (((\inst4|inst1|70~6_combout )) # (!\inst4|inst1|74~7_combout )))

	.dataa(\inst2|Reg_CX[12]~31_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|70~6_combout ),
	.datad(\inst4|inst|70~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~35 .lut_mask = 16'hFB51;
defparam \inst2|Reg_CX~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \inst2|Reg_CX[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~35_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[11] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneiii_lcell_comb \inst2|Rout~129 (
// Equation(s):
// \inst2|Rout~129_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout[7]~95_combout ) # ((\inst2|Reg_CX [11])))) # (!\inst2|Rout[7]~96_combout  & (!\inst2|Rout[7]~95_combout  & (\inst2|Reg_DX [11])))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Rout[7]~95_combout ),
	.datac(\inst2|Reg_DX [11]),
	.datad(\inst2|Reg_CX [11]),
	.cin(gnd),
	.combout(\inst2|Rout~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~129 .lut_mask = 16'hBA98;
defparam \inst2|Rout~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneiii_lcell_comb \inst2|Rout~130 (
// Equation(s):
// \inst2|Rout~130_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Rout~129_combout  & ((\inst2|Reg_AX [11]))) # (!\inst2|Rout~129_combout  & (\inst2|Reg_BX [11])))) # (!\inst2|Rout[7]~95_combout  & (((\inst2|Rout~129_combout ))))

	.dataa(\inst2|Reg_BX [11]),
	.datab(\inst2|Rout[7]~95_combout ),
	.datac(\inst2|Reg_AX [11]),
	.datad(\inst2|Rout~129_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~130 .lut_mask = 16'hF388;
defparam \inst2|Rout~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneiii_lcell_comb \inst2|Rout~131 (
// Equation(s):
// \inst2|Rout~131_combout  = (\inst2|Rout[13]~6_combout  & (!\inst2|Rout[7]~94_combout  & ((\inst2|Rout~130_combout )))) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[7]~94_combout ) # ((\inst2|Reg_SI [3]))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Rout[7]~94_combout ),
	.datac(\inst2|Reg_SI [3]),
	.datad(\inst2|Rout~130_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~131 .lut_mask = 16'h7654;
defparam \inst2|Rout~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \inst2|Reg_BP[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[3] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneiii_lcell_comb \inst2|Reg_DI[3]~feeder (
// Equation(s):
// \inst2|Reg_DI[3]~feeder_combout  = \inst4|inst|70~6_combout 

	.dataa(gnd),
	.datab(\inst4|inst|70~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_DI[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst2|Reg_DI[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \inst2|Reg_DI[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[3] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneiii_lcell_comb \inst2|Rout~132 (
// Equation(s):
// \inst2|Rout~132_combout  = (\inst2|Rout[7]~94_combout  & ((\inst2|Rout~131_combout  & (\inst2|Reg_BP [3])) # (!\inst2|Rout~131_combout  & ((\inst2|Reg_DI [3]))))) # (!\inst2|Rout[7]~94_combout  & (\inst2|Rout~131_combout ))

	.dataa(\inst2|Rout[7]~94_combout ),
	.datab(\inst2|Rout~131_combout ),
	.datac(\inst2|Reg_BP [3]),
	.datad(\inst2|Reg_DI [3]),
	.cin(gnd),
	.combout(\inst2|Rout~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~132 .lut_mask = 16'hE6C4;
defparam \inst2|Rout~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneiii_lcell_comb \inst2|Rout~133 (
// Equation(s):
// \inst2|Rout~133_combout  = (\inst2|Rout~128_combout  & ((\inst2|Rout~132_combout ) # ((!\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout~128_combout  & (((\inst2|Rout [3] & \inst2|Rout[7]~87_combout ))))

	.dataa(\inst2|Rout~128_combout ),
	.datab(\inst2|Rout~132_combout ),
	.datac(\inst2|Rout [3]),
	.datad(\inst2|Rout[7]~87_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~133 .lut_mask = 16'hD8AA;
defparam \inst2|Rout~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N19
dffeas \inst2|Rout[3] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[3] .is_wysiwyg = "true";
defparam \inst2|Rout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneiii_lcell_comb \inst15|inst11|1~1 (
// Equation(s):
// \inst15|inst11|1~1_combout  = (\inst15|inst2|19~q ) # (!\inst96|MAR_ABUS~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst15|inst2|19~q ),
	.cin(gnd),
	.combout(\inst15|inst11|1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst11|1~1 .lut_mask = 16'hFF0F;
defparam \inst15|inst11|1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneiii_lcell_comb \inst14|inst1|11~0 (
// Equation(s):
// \inst14|inst1|11~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|70~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|70~5_combout ))))

	.dataa(\inst24|inst5|inst1|70~2_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst96|I_DBUS~1_combout ),
	.datad(\inst4|inst1|70~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|11~0 .lut_mask = 16'hBFB0;
defparam \inst14|inst1|11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \inst14|inst33|16 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|16 .is_wysiwyg = "true";
defparam \inst14|inst33|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneiii_lcell_comb \inst24|inst5|inst1|70~1 (
// Equation(s):
// \inst24|inst5|inst1|70~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.datab(\inst15|inst11|1~1_combout ),
	.datac(\inst96|MRD~0_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|70~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|70~1 .lut_mask = 16'hEF2F;
defparam \inst24|inst5|inst1|70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneiii_lcell_comb \inst24|inst5|inst1|70~2 (
// Equation(s):
// \inst24|inst5|inst1|70~2_combout  = (\inst24|inst5|inst1|70~1_combout  & ((\inst14|inst33|16~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(gnd),
	.datab(\inst96|MDR_DBUS~1_combout ),
	.datac(\inst14|inst33|16~q ),
	.datad(\inst24|inst5|inst1|70~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|70~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|70~2 .lut_mask = 16'hF300;
defparam \inst24|inst5|inst1|70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneiii_lcell_comb \inst24|inst|Dout[3]~8 (
// Equation(s):
// \inst24|inst|Dout[3]~8_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|70~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|70~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst5|inst1|70~2_combout ),
	.datad(\inst24|inst5|inst|70~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[3]~8 .lut_mask = 16'hF7D5;
defparam \inst24|inst|Dout[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y25_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[3]~8_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y29_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[3]~8_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C4A00000000000000000B12;
// synopsys translate_on

// Location: M9K_X47_Y39_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[3]~8_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a19~portadataout )))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a3~portadataout )))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8 .lut_mask = 16'hBA98;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  & 
// (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a27~portadataout )) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a11~portadataout ))))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a27~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9 .lut_mask = 16'hBBC0;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneiii_lcell_comb \inst24|inst5|inst|70~1 (
// Equation(s):
// \inst24|inst5|inst|70~1_combout  = ((\inst15|inst11|1~1_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout )) # (!\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout 
// )))) # (!\inst96|MRD~0_combout )

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.datab(\inst15|inst11|1~1_combout ),
	.datac(\inst96|MRD~0_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|70~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|70~1 .lut_mask = 16'hBF8F;
defparam \inst24|inst5|inst|70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneiii_lcell_comb \inst24|inst5|inst|70~2 (
// Equation(s):
// \inst24|inst5|inst|70~2_combout  = (\inst24|inst5|inst|70~1_combout  & ((\inst14|inst2|16~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(gnd),
	.datab(\inst96|MDR_DBUS~1_combout ),
	.datac(\inst14|inst2|16~q ),
	.datad(\inst24|inst5|inst|70~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|70~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|70~2 .lut_mask = 16'hF300;
defparam \inst24|inst5|inst|70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneiii_lcell_comb \inst14|inst|11~0 (
// Equation(s):
// \inst14|inst|11~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|70~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|70~6_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|70~2_combout ),
	.datad(\inst4|inst|70~6_combout ),
	.cin(gnd),
	.combout(\inst14|inst|11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|11~0 .lut_mask = 16'hF7A2;
defparam \inst14|inst|11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \inst14|inst2|16 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|16 .is_wysiwyg = "true";
defparam \inst14|inst2|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
cycloneiii_lcell_comb \inst4|inst|70~1 (
// Equation(s):
// \inst4|inst|70~1_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst2|16~q  & ((\inst2|Rout [3]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & ((\inst2|Rout [3]) # ((!\inst96|R_IBUS~combout ))))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst2|Rout [3]),
	.datac(\inst96|R_IBUS~combout ),
	.datad(\inst14|inst2|16~q ),
	.cin(gnd),
	.combout(\inst4|inst|70~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~1 .lut_mask = 16'hCF45;
defparam \inst4|inst|70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
cycloneiii_lcell_comb \inst4|inst|70~4 (
// Equation(s):
// \inst4|inst|70~4_combout  = (\inst4|inst|70~3_combout  & (\inst4|inst|70~1_combout  & ((\inst16|inst|16~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst|70~3_combout ),
	.datab(\inst96|SR_IBUS~1_combout ),
	.datac(\inst16|inst|16~q ),
	.datad(\inst4|inst|70~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst|70~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~4 .lut_mask = 16'hA200;
defparam \inst4|inst|70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneiii_lcell_comb \inst4|inst|70~6 (
// Equation(s):
// \inst4|inst|70~6_combout  = ((\inst4|inst|70~4_combout  & ((\inst|inst6|26~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst|inst6|26~0_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(\inst4|inst|70~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst|70~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~6 .lut_mask = 16'hDF55;
defparam \inst4|inst|70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \inst11|inst11 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|70~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst11 .is_wysiwyg = "true";
defparam \inst11|inst11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
cycloneiii_lcell_comb \inst17|Decoder0~6 (
// Equation(s):
// \inst17|Decoder0~6_combout  = (\inst11|inst10~q  & (!\inst11|inst6~q  & (!\inst11|inst9~q  & \inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~6 .lut_mask = 16'h0200;
defparam \inst17|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneiii_lcell_comb \inst17|Decoder1~6 (
// Equation(s):
// \inst17|Decoder1~6_combout  = (\inst11|inst13~q  & (!\inst11|inst12~q  & (!\inst11|inst6~q  & \inst11|inst14~q )))

	.dataa(\inst11|inst13~q ),
	.datab(\inst11|inst12~q ),
	.datac(\inst11|inst6~q ),
	.datad(\inst11|inst14~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~6 .lut_mask = 16'h0200;
defparam \inst17|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneiii_lcell_comb \inst17|R[9]~6 (
// Equation(s):
// \inst17|R[9]~6_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~6_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~6_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~6_combout ),
	.datad(\inst17|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\inst17|R[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[9]~6 .lut_mask = 16'hB830;
defparam \inst17|R[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneiii_lcell_comb \inst17|Decoder1~4 (
// Equation(s):
// \inst17|Decoder1~4_combout  = (!\inst11|inst12~q  & (!\inst11|inst14~q  & (\inst11|inst13~q  & !\inst11|inst6~q )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst13~q ),
	.datad(\inst11|inst6~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~4 .lut_mask = 16'h0010;
defparam \inst17|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneiii_lcell_comb \inst17|Decoder0~4 (
// Equation(s):
// \inst17|Decoder0~4_combout  = (!\inst11|inst9~q  & (!\inst11|inst6~q  & (!\inst11|inst11~q  & \inst11|inst10~q )))

	.dataa(\inst11|inst9~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst11~q ),
	.datad(\inst11|inst10~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~4 .lut_mask = 16'h0100;
defparam \inst17|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneiii_lcell_comb \inst17|R[11]~4 (
// Equation(s):
// \inst17|R[11]~4_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & (\inst17|Decoder1~4_combout ))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~4_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder1~4_combout ),
	.datad(\inst17|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst17|R[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[11]~4 .lut_mask = 16'hB380;
defparam \inst17|R[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneiii_lcell_comb \inst2|Equal12~0 (
// Equation(s):
// \inst2|Equal12~0_combout  = (!\inst17|R[9]~6_combout  & !\inst17|R[11]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst17|R[9]~6_combout ),
	.datad(\inst17|R[11]~4_combout ),
	.cin(gnd),
	.combout(\inst2|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal12~0 .lut_mask = 16'h000F;
defparam \inst2|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
cycloneiii_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (\inst2|Equal5~3_combout  & (!\inst17|R[7]~10_combout  & (\inst2|Equal12~0_combout  & \inst2|Equal5~1_combout )))

	.dataa(\inst2|Equal5~3_combout ),
	.datab(\inst17|R[7]~10_combout ),
	.datac(\inst2|Equal12~0_combout ),
	.datad(\inst2|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h2000;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneiii_lcell_comb \inst2|Equal10~2 (
// Equation(s):
// \inst2|Equal10~2_combout  = (\inst2|Equal1~0_combout  & (\inst17|R[5]~12_combout  & \inst2|Equal10~1_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst17|R[5]~12_combout ),
	.datad(\inst2|Equal10~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal10~2 .lut_mask = 16'hC000;
defparam \inst2|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneiii_lcell_comb \inst2|Reg_CX[1]~29 (
// Equation(s):
// \inst2|Reg_CX[1]~29_combout  = (!\inst96|W_B~13_combout  & (!\inst2|Equal14~0_combout  & !\inst2|Equal6~1_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|Equal6~1_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[1]~29 .lut_mask = 16'h0003;
defparam \inst2|Reg_CX[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_CX[1]~30 (
// Equation(s):
// \inst2|Reg_CX[1]~30_combout  = (!\inst2|Reg_CX[1]~29_combout  & (((!\inst2|Equal10~2_combout  & \inst2|WideOr1~0_combout )) # (!\inst96|W_B~13_combout )))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal10~2_combout ),
	.datac(\inst2|Reg_CX[1]~29_combout ),
	.datad(\inst2|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX[1]~30 .lut_mask = 16'h0705;
defparam \inst2|Reg_CX[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N15
dffeas \inst2|Reg_CX[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~40_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[5] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneiii_lcell_comb \inst2|Reg_BX~26 (
// Equation(s):
// \inst2|Reg_BX~26_combout  = (\inst2|Reg_BX[15]~16_combout  & (\inst4|inst1|72~5_combout )) # (!\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst|72~6_combout )))

	.dataa(\inst4|inst1|72~5_combout ),
	.datab(\inst2|Reg_BX[15]~16_combout ),
	.datac(gnd),
	.datad(\inst4|inst|72~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~26 .lut_mask = 16'hBB88;
defparam \inst2|Reg_BX~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \inst2|Reg_BX[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~26_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[5] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N1
dffeas \inst2|Reg_SP[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[5] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneiii_lcell_comb \inst2|Reg_DX~42 (
// Equation(s):
// \inst2|Reg_DX~42_combout  = (\inst96|W_B~13_combout  & ((\inst2|Equal13~4_combout  & (\inst4|inst|72~6_combout )) # (!\inst2|Equal13~4_combout  & ((\inst4|inst1|72~5_combout ))))) # (!\inst96|W_B~13_combout  & (((\inst4|inst|72~6_combout ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal13~4_combout ),
	.datac(\inst4|inst|72~6_combout ),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~42 .lut_mask = 16'hF2D0;
defparam \inst2|Reg_DX~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneiii_lcell_comb \inst2|Reg_DX[3]~31 (
// Equation(s):
// \inst2|Reg_DX[3]~31_combout  = (\inst96|W_B~13_combout  & ((\inst2|Equal9~2_combout ) # (!\inst2|WideOr4~1_combout )))

	.dataa(\inst2|Equal9~2_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(gnd),
	.datad(\inst2|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[3]~31 .lut_mask = 16'h88CC;
defparam \inst2|Reg_DX[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_DX[3]~38 (
// Equation(s):
// \inst2|Reg_DX[3]~38_combout  = (!\inst2|Reg_DX[3]~31_combout  & ((\inst2|Equal5~4_combout ) # ((\inst96|W_B~13_combout ) # (\inst2|Equal13~4_combout ))))

	.dataa(\inst2|Equal5~4_combout ),
	.datab(\inst2|Reg_DX[3]~31_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX[3]~38 .lut_mask = 16'h3332;
defparam \inst2|Reg_DX[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \inst2|Reg_DX[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~42_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[5] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneiii_lcell_comb \inst2|Rout~110 (
// Equation(s):
// \inst2|Rout~110_combout  = (\inst2|Rout[7]~90_combout  & (((\inst2|Reg_DX [5])) # (!\inst2|Rout[7]~83_combout ))) # (!\inst2|Rout[7]~90_combout  & (\inst2|Rout[7]~83_combout  & (\inst2|Reg_SP [5])))

	.dataa(\inst2|Rout[7]~90_combout ),
	.datab(\inst2|Rout[7]~83_combout ),
	.datac(\inst2|Reg_SP [5]),
	.datad(\inst2|Reg_DX [5]),
	.cin(gnd),
	.combout(\inst2|Rout~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~110 .lut_mask = 16'hEA62;
defparam \inst2|Rout~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneiii_lcell_comb \inst2|Rout~111 (
// Equation(s):
// \inst2|Rout~111_combout  = (\inst2|Rout[7]~83_combout  & (((\inst2|Rout~110_combout )))) # (!\inst2|Rout[7]~83_combout  & ((\inst2|Rout~110_combout  & ((\inst2|Reg_BX [5]))) # (!\inst2|Rout~110_combout  & (\inst2|Reg_CX [5]))))

	.dataa(\inst2|Rout[7]~83_combout ),
	.datab(\inst2|Reg_CX [5]),
	.datac(\inst2|Reg_BX [5]),
	.datad(\inst2|Rout~110_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~111 .lut_mask = 16'hFA44;
defparam \inst2|Rout~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneiii_lcell_comb \inst2|Reg_AX~44 (
// Equation(s):
// \inst2|Reg_AX~44_combout  = (\inst96|W_B~13_combout  & ((\inst2|Equal16~0_combout  & (\inst4|inst|72~6_combout )) # (!\inst2|Equal16~0_combout  & ((\inst4|inst1|72~5_combout ))))) # (!\inst96|W_B~13_combout  & (((\inst4|inst|72~6_combout ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst4|inst|72~6_combout ),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~44 .lut_mask = 16'hF2D0;
defparam \inst2|Reg_AX~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneiii_lcell_comb \inst2|WideOr3 (
// Equation(s):
// \inst2|WideOr3~combout  = ((\inst2|Equal11~1_combout ) # ((\inst2|Equal7~0_combout ) # (\inst2|Equal15~0_combout ))) # (!\inst2|WideOr2~4_combout )

	.dataa(\inst2|WideOr2~4_combout ),
	.datab(\inst2|Equal11~1_combout ),
	.datac(\inst2|Equal7~0_combout ),
	.datad(\inst2|Equal15~0_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr3 .lut_mask = 16'hFFFD;
defparam \inst2|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneiii_lcell_comb \inst2|Reg_AX[4]~40 (
// Equation(s):
// \inst2|Reg_AX[4]~40_combout  = (\inst96|W_B~13_combout  & (((!\inst2|WideOr3~combout )))) # (!\inst96|W_B~13_combout  & ((\inst2|Equal16~0_combout ) # ((\inst2|Equal8~0_combout ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst2|Equal8~0_combout ),
	.datad(\inst2|WideOr3~combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX[4]~40 .lut_mask = 16'h54FE;
defparam \inst2|Reg_AX[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \inst2|Reg_AX[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~44_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[5] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneiii_lcell_comb \inst2|Rout~112 (
// Equation(s):
// \inst2|Rout~112_combout  = (\inst2|Rout[7]~87_combout  & (((\inst2|Rout[7]~88_combout )))) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout[7]~88_combout  & ((\inst2|Reg_AX [5]))) # (!\inst2|Rout[7]~88_combout  & (\inst2|Rout~111_combout ))))

	.dataa(\inst2|Rout[7]~87_combout ),
	.datab(\inst2|Rout~111_combout ),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Reg_AX [5]),
	.cin(gnd),
	.combout(\inst2|Rout~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~112 .lut_mask = 16'hF4A4;
defparam \inst2|Rout~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneiii_lcell_comb \inst2|Reg_DI[5]~feeder (
// Equation(s):
// \inst2|Reg_DI[5]~feeder_combout  = \inst4|inst|72~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst|72~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_DI[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DI[5]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|Reg_DI[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \inst2|Reg_DI[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[5] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N31
dffeas \inst2|Reg_BP[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[5] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneiii_lcell_comb \inst2|Reg_AX~45 (
// Equation(s):
// \inst2|Reg_AX~45_combout  = (\inst2|Equal16~0_combout  & (((\inst4|inst1|72~5_combout )))) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|72~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|72~6_combout ))))

	.dataa(\inst4|inst|72~6_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst4|inst1|72~5_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~45 .lut_mask = 16'hF0E2;
defparam \inst2|Reg_AX~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \inst2|Reg_AX[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~45_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[13] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cycloneiii_lcell_comb \inst2|Reg_CX~41 (
// Equation(s):
// \inst2|Reg_CX~41_combout  = (\inst2|Equal14~0_combout  & (((\inst4|inst1|72~5_combout )))) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|72~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|72~6_combout ))))

	.dataa(\inst2|Equal14~0_combout ),
	.datab(\inst4|inst|72~6_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~41 .lut_mask = 16'hFE04;
defparam \inst2|Reg_CX~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \inst2|Reg_CX[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~41_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[13] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
cycloneiii_lcell_comb \inst2|Reg_DX~43 (
// Equation(s):
// \inst2|Reg_DX~43_combout  = (\inst2|Equal13~4_combout  & (((\inst4|inst1|72~5_combout )))) # (!\inst2|Equal13~4_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|72~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|72~6_combout ))))

	.dataa(\inst2|Equal13~4_combout ),
	.datab(\inst4|inst|72~6_combout ),
	.datac(\inst4|inst1|72~5_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~43 .lut_mask = 16'hF0E4;
defparam \inst2|Reg_DX~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N19
dffeas \inst2|Reg_DX[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~43_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[13] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneiii_lcell_comb \inst2|Rout~113 (
// Equation(s):
// \inst2|Rout~113_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Rout[7]~95_combout ) # ((\inst2|Reg_CX [13])))) # (!\inst2|Rout[7]~96_combout  & (!\inst2|Rout[7]~95_combout  & ((\inst2|Reg_DX [13]))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Rout[7]~95_combout ),
	.datac(\inst2|Reg_CX [13]),
	.datad(\inst2|Reg_DX [13]),
	.cin(gnd),
	.combout(\inst2|Rout~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~113 .lut_mask = 16'hB9A8;
defparam \inst2|Rout~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneiii_lcell_comb \inst2|Rout~114 (
// Equation(s):
// \inst2|Rout~114_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Rout~113_combout  & ((\inst2|Reg_AX [13]))) # (!\inst2|Rout~113_combout  & (\inst2|Reg_BX [13])))) # (!\inst2|Rout[7]~95_combout  & (((\inst2|Rout~113_combout ))))

	.dataa(\inst2|Reg_BX [13]),
	.datab(\inst2|Reg_AX [13]),
	.datac(\inst2|Rout[7]~95_combout ),
	.datad(\inst2|Rout~113_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~114 .lut_mask = 16'hCFA0;
defparam \inst2|Rout~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \inst2|Reg_SI[5] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[5] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneiii_lcell_comb \inst2|Rout~115 (
// Equation(s):
// \inst2|Rout~115_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout~114_combout  & ((!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout[13]~6_combout  & (((\inst2|Reg_SI [5]) # (\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Rout~114_combout ),
	.datac(\inst2|Reg_SI [5]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~115 .lut_mask = 16'h55D8;
defparam \inst2|Rout~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneiii_lcell_comb \inst2|Rout~116 (
// Equation(s):
// \inst2|Rout~116_combout  = (\inst2|Rout[7]~94_combout  & ((\inst2|Rout~115_combout  & ((\inst2|Reg_BP [5]))) # (!\inst2|Rout~115_combout  & (\inst2|Reg_DI [5])))) # (!\inst2|Rout[7]~94_combout  & (((\inst2|Rout~115_combout ))))

	.dataa(\inst2|Rout[7]~94_combout ),
	.datab(\inst2|Reg_DI [5]),
	.datac(\inst2|Reg_BP [5]),
	.datad(\inst2|Rout~115_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~116 .lut_mask = 16'hF588;
defparam \inst2|Rout~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneiii_lcell_comb \inst2|Rout~117 (
// Equation(s):
// \inst2|Rout~117_combout  = (\inst2|Rout[7]~87_combout  & ((\inst2|Rout~112_combout  & ((\inst2|Rout~116_combout ))) # (!\inst2|Rout~112_combout  & (\inst2|Rout [5])))) # (!\inst2|Rout[7]~87_combout  & (\inst2|Rout~112_combout ))

	.dataa(\inst2|Rout[7]~87_combout ),
	.datab(\inst2|Rout~112_combout ),
	.datac(\inst2|Rout [5]),
	.datad(\inst2|Rout~116_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~117 .lut_mask = 16'hEC64;
defparam \inst2|Rout~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N21
dffeas \inst2|Rout[5] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[5] .is_wysiwyg = "true";
defparam \inst2|Rout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneiii_lcell_comb \inst24|inst|Dout[5]~4 (
// Equation(s):
// \inst24|inst|Dout[5]~4_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|72~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|72~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst|72~2_combout ),
	.datab(\inst24|inst5|inst1|72~2_combout ),
	.datac(\inst24|inst5|inst1|74~5_combout ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[5]~4 .lut_mask = 16'hCFAF;
defparam \inst24|inst|Dout[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y44_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[5]~4_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y31_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[5]~4_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y32_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[5]~4_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080400000000000000000304;
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a21~portadataout )))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4 .lut_mask = 16'hB9A8;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a29~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a13~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5 .lut_mask = 16'hF388;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneiii_lcell_comb \inst24|inst5|inst1|72~1 (
// Equation(s):
// \inst24|inst5|inst1|72~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst96|MRD~0_combout ),
	.datab(\inst15|inst11|1~1_combout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|72~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|72~1 .lut_mask = 16'hFD75;
defparam \inst24|inst5|inst1|72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneiii_lcell_comb \inst24|inst5|inst1|72~2 (
// Equation(s):
// \inst24|inst5|inst1|72~2_combout  = (\inst24|inst5|inst1|72~1_combout  & ((\inst14|inst33|14~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst14|inst33|14~q ),
	.datab(\inst96|MDR_DBUS~1_combout ),
	.datac(gnd),
	.datad(\inst24|inst5|inst1|72~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|72~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|72~2 .lut_mask = 16'hBB00;
defparam \inst24|inst5|inst1|72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneiii_lcell_comb \inst24|inst|Dout[13]~5 (
// Equation(s):
// \inst24|inst|Dout[13]~5_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|72~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|72~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst5|inst|72~2_combout ),
	.datad(\inst24|inst5|inst1|72~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[13]~5 .lut_mask = 16'hF7D5;
defparam \inst24|inst|Dout[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y26_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[13]~5_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y43_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[13]~5_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout  = (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  & (((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a29~portadataout ) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a13~portadataout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4_combout ),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a13~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5 .lut_mask = 16'hEA4A;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneiii_lcell_comb \inst24|inst5|inst|72~1 (
// Equation(s):
// \inst24|inst5|inst|72~1_combout  = (\inst96|MAR_ABUS~5_combout  & ((\inst15|inst2|19~q  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout )) # (!\inst15|inst2|19~q  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ))))) # (!\inst96|MAR_ABUS~5_combout  & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ))))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst15|inst2|19~q ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|72~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|72~1 .lut_mask = 16'hF2D0;
defparam \inst24|inst5|inst|72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneiii_lcell_comb \inst24|inst5|inst|72~2 (
// Equation(s):
// \inst24|inst5|inst|72~2_combout  = (\inst14|inst2|14~q  & (((\inst24|inst5|inst|72~1_combout ) # (!\inst96|MRD~0_combout )))) # (!\inst14|inst2|14~q  & (!\inst96|MDR_DBUS~1_combout  & ((\inst24|inst5|inst|72~1_combout ) # (!\inst96|MRD~0_combout ))))

	.dataa(\inst14|inst2|14~q ),
	.datab(\inst96|MDR_DBUS~1_combout ),
	.datac(\inst96|MRD~0_combout ),
	.datad(\inst24|inst5|inst|72~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|72~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|72~2 .lut_mask = 16'hBB0B;
defparam \inst24|inst5|inst|72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneiii_lcell_comb \inst14|inst|31~0 (
// Equation(s):
// \inst14|inst|31~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|72~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|72~6_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|72~2_combout ),
	.datad(\inst4|inst|72~6_combout ),
	.cin(gnd),
	.combout(\inst14|inst|31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|31~0 .lut_mask = 16'hF7A2;
defparam \inst14|inst|31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \inst14|inst2|14 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|14 .is_wysiwyg = "true";
defparam \inst14|inst2|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cycloneiii_lcell_comb \inst4|inst|72~1 (
// Equation(s):
// \inst4|inst|72~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [5] & ((\inst14|inst2|14~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst2|14~q ) # (!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst2|Rout [5]),
	.datac(\inst96|MDR_IBUS~combout ),
	.datad(\inst14|inst2|14~q ),
	.cin(gnd),
	.combout(\inst4|inst|72~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~1 .lut_mask = 16'hDD0D;
defparam \inst4|inst|72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \inst16|inst|14 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|14 .is_wysiwyg = "true";
defparam \inst16|inst|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneiii_lcell_comb \inst13|inst|sub|109~0 (
// Equation(s):
// \inst13|inst|sub|109~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst|sub|107~combout )) # (!\inst96|PCplus1~combout  & ((\inst4|inst|70~6_combout )))

	.dataa(\inst13|inst|sub|107~combout ),
	.datab(gnd),
	.datac(\inst96|PCplus1~combout ),
	.datad(\inst4|inst|70~6_combout ),
	.cin(gnd),
	.combout(\inst13|inst|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|109~0 .lut_mask = 16'hAFA0;
defparam \inst13|inst|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N19
dffeas \inst13|inst|sub|110 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|sub|110 .is_wysiwyg = "true";
defparam \inst13|inst|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneiii_lcell_comb \inst13|inst|sub|92~0 (
// Equation(s):
// \inst13|inst|sub|92~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst|sub|9~q  $ (\inst13|inst|sub|87~q )))) # (!\inst96|PCplus1~combout  & (\inst4|inst|68~5_combout ))

	.dataa(\inst4|inst|68~5_combout ),
	.datab(\inst13|inst|sub|9~q ),
	.datac(\inst13|inst|sub|87~q ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|sub|92~0 .lut_mask = 16'h3CAA;
defparam \inst13|inst|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N9
dffeas \inst13|inst|sub|87 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|sub|87 .is_wysiwyg = "true";
defparam \inst13|inst|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneiii_lcell_comb \inst13|inst1|sub|89~0 (
// Equation(s):
// \inst13|inst1|sub|89~0_combout  = (\inst13|inst|sub|99~q  & (\inst13|inst|sub|110~q  & (\inst13|inst|sub|87~q  & \inst13|inst|sub|9~q )))

	.dataa(\inst13|inst|sub|99~q ),
	.datab(\inst13|inst|sub|110~q ),
	.datac(\inst13|inst|sub|87~q ),
	.datad(\inst13|inst|sub|9~q ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|89~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|89~0 .lut_mask = 16'h8000;
defparam \inst13|inst1|sub|89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneiii_lcell_comb \inst13|inst1|sub|89~1 (
// Equation(s):
// \inst13|inst1|sub|89~1_combout  = (\inst13|inst1|sub|9~q  & \inst13|inst1|sub|89~0_combout )

	.dataa(\inst13|inst1|sub|9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|inst1|sub|89~0_combout ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|89~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|89~1 .lut_mask = 16'hAA00;
defparam \inst13|inst1|sub|89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneiii_lcell_comb \inst13|inst1|sub|92~0 (
// Equation(s):
// \inst13|inst1|sub|92~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst1|sub|89~1_combout  $ (\inst13|inst1|sub|87~q )))) # (!\inst96|PCplus1~combout  & (\inst4|inst|72~6_combout ))

	.dataa(\inst4|inst|72~6_combout ),
	.datab(\inst13|inst1|sub|89~1_combout ),
	.datac(\inst13|inst1|sub|87~q ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|92~0 .lut_mask = 16'h3CAA;
defparam \inst13|inst1|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \inst13|inst1|sub|87 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst1|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|sub|87 .is_wysiwyg = "true";
defparam \inst13|inst1|sub|87 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \inst9|inst|14 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|14 .is_wysiwyg = "true";
defparam \inst9|inst|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneiii_lcell_comb \inst4|inst|72~2 (
// Equation(s):
// \inst4|inst|72~2_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst|14~q  & ((\inst15|inst2|14~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst2|14~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst|14~q ),
	.datad(\inst15|inst2|14~q ),
	.cin(gnd),
	.combout(\inst4|inst|72~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~2 .lut_mask = 16'hF531;
defparam \inst4|inst|72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneiii_lcell_comb \inst4|inst|72~3 (
// Equation(s):
// \inst4|inst|72~3_combout  = (\inst4|inst|72~2_combout  & ((\inst13|inst1|sub|87~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(gnd),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst13|inst1|sub|87~q ),
	.datad(\inst4|inst|72~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|72~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~3 .lut_mask = 16'hF300;
defparam \inst4|inst|72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneiii_lcell_comb \inst4|inst|72~4 (
// Equation(s):
// \inst4|inst|72~4_combout  = (\inst4|inst|72~1_combout  & (\inst4|inst|72~3_combout  & ((\inst16|inst|14~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst96|SR_IBUS~1_combout ),
	.datab(\inst4|inst|72~1_combout ),
	.datac(\inst16|inst|14~q ),
	.datad(\inst4|inst|72~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|72~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~4 .lut_mask = 16'hC400;
defparam \inst4|inst|72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneiii_lcell_comb \inst4|inst|72~6 (
// Equation(s):
// \inst4|inst|72~6_combout  = ((\inst4|inst|72~4_combout  & ((\inst|inst6|6~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst|inst6|6~0_combout ),
	.datab(\inst4|inst|72~4_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|72~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~6 .lut_mask = 16'h8FCF;
defparam \inst4|inst|72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \inst6|inst|14 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|72~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst|14 .is_wysiwyg = "true";
defparam \inst6|inst|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneiii_lcell_comb \inst|inst1|47~0 (
// Equation(s):
// \inst|inst1|47~0_combout  = (\inst6|inst|14~q  & ((\inst7|inst|14~q  & ((\inst|inst14|WideOr0~1_combout ))) # (!\inst7|inst|14~q  & (\inst|inst14|WideOr1~0_combout ))))

	.dataa(\inst7|inst|14~q ),
	.datab(\inst6|inst|14~q ),
	.datac(\inst|inst14|WideOr1~0_combout ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|47~0 .lut_mask = 16'hC840;
defparam \inst|inst1|47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneiii_lcell_comb \inst|inst1|74~0 (
// Equation(s):
// \inst|inst1|74~0_combout  = ((!\inst|inst1|46~0_combout  & ((\inst|inst2|78~2_combout ) # (\inst|inst2|78~4_combout )))) # (!\inst|inst1|43~combout )

	.dataa(\inst|inst1|43~combout ),
	.datab(\inst|inst1|46~0_combout ),
	.datac(\inst|inst2|78~2_combout ),
	.datad(\inst|inst2|78~4_combout ),
	.cin(gnd),
	.combout(\inst|inst1|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|74~0 .lut_mask = 16'h7775;
defparam \inst|inst1|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneiii_lcell_comb \inst|inst1|75~0 (
// Equation(s):
// \inst|inst1|75~0_combout  = (\inst|inst14|WideOr4~0_combout  & (((!\inst|inst1|47~0_combout  & \inst|inst1|74~0_combout )) # (!\inst|inst1|44~combout )))

	.dataa(\inst|inst1|44~combout ),
	.datab(\inst|inst14|WideOr4~0_combout ),
	.datac(\inst|inst1|47~0_combout ),
	.datad(\inst|inst1|74~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|75~0 .lut_mask = 16'h4C44;
defparam \inst|inst1|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneiii_lcell_comb \inst|inst6|10~0 (
// Equation(s):
// \inst|inst6|10~0_combout  = (!\inst96|IMUL~4_combout  & (\inst|inst1|75~0_combout  $ (\inst|inst1|48~0_combout  $ (!\inst|inst1|45~combout ))))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst1|75~0_combout ),
	.datac(\inst|inst1|48~0_combout ),
	.datad(\inst|inst1|45~combout ),
	.cin(gnd),
	.combout(\inst|inst6|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|10~0 .lut_mask = 16'h1441;
defparam \inst|inst6|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneiii_lcell_comb \inst|inst6|10~1 (
// Equation(s):
// \inst|inst6|10~1_combout  = (\inst|inst6|10~0_combout ) # ((\inst96|IMUL~4_combout  & \inst|inst4|lpm_mult_component|auto_generated|op_5~12_combout ))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst6|10~0_combout ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~12_combout ),
	.cin(gnd),
	.combout(\inst|inst6|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|10~1 .lut_mask = 16'hEECC;
defparam \inst|inst6|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N5
dffeas \inst16|inst|13 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|13 .is_wysiwyg = "true";
defparam \inst16|inst|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneiii_lcell_comb \inst13|inst1|sub|75~0 (
// Equation(s):
// \inst13|inst1|sub|75~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst1|sub|89~0_combout  $ (\inst13|inst1|sub|9~q )))) # (!\inst96|PCplus1~combout  & (\inst4|inst|71~5_combout ))

	.dataa(\inst4|inst|71~5_combout ),
	.datab(\inst13|inst1|sub|89~0_combout ),
	.datac(\inst13|inst1|sub|9~q ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|75~0 .lut_mask = 16'h3CAA;
defparam \inst13|inst1|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \inst13|inst1|sub|9 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst1|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|sub|9 .is_wysiwyg = "true";
defparam \inst13|inst1|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneiii_lcell_comb \inst13|inst1|sub|97 (
// Equation(s):
// \inst13|inst1|sub|97~combout  = \inst13|inst1|sub|99~q  $ (((\inst13|inst1|sub|89~0_combout  & (\inst13|inst1|sub|9~q  & \inst13|inst1|sub|87~q ))))

	.dataa(\inst13|inst1|sub|89~0_combout ),
	.datab(\inst13|inst1|sub|9~q ),
	.datac(\inst13|inst1|sub|87~q ),
	.datad(\inst13|inst1|sub|99~q ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|97 .lut_mask = 16'h7F80;
defparam \inst13|inst1|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneiii_lcell_comb \inst13|inst1|sub|102~0 (
// Equation(s):
// \inst13|inst1|sub|102~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst1|sub|97~combout )) # (!\inst96|PCplus1~combout  & ((\inst4|inst|73~6_combout )))

	.dataa(\inst96|PCplus1~combout ),
	.datab(\inst13|inst1|sub|97~combout ),
	.datac(gnd),
	.datad(\inst4|inst|73~6_combout ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|102~0 .lut_mask = 16'hDD88;
defparam \inst13|inst1|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \inst13|inst1|sub|99 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst1|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|sub|99 .is_wysiwyg = "true";
defparam \inst13|inst1|sub|99 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N21
dffeas \inst9|inst|13 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|13 .is_wysiwyg = "true";
defparam \inst9|inst|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
cycloneiii_lcell_comb \inst4|inst|73~2 (
// Equation(s):
// \inst4|inst|73~2_combout  = (\inst15|inst2|13~q  & (((\inst9|inst|13~q )) # (!\inst96|RBL_IBUS~3_combout ))) # (!\inst15|inst2|13~q  & (!\inst96|MAR_IBUS~0_combout  & ((\inst9|inst|13~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst15|inst2|13~q ),
	.datab(\inst96|RBL_IBUS~3_combout ),
	.datac(\inst9|inst|13~q ),
	.datad(\inst96|MAR_IBUS~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~2 .lut_mask = 16'hA2F3;
defparam \inst4|inst|73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N14
cycloneiii_lcell_comb \inst4|inst|73~3 (
// Equation(s):
// \inst4|inst|73~3_combout  = (\inst4|inst|73~2_combout  & ((\inst13|inst1|sub|99~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(gnd),
	.datab(\inst13|inst1|sub|99~q ),
	.datac(\inst96|PC_IBUS~3_combout ),
	.datad(\inst4|inst|73~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~3 .lut_mask = 16'hCF00;
defparam \inst4|inst|73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
cycloneiii_lcell_comb \inst4|inst|73~4 (
// Equation(s):
// \inst4|inst|73~4_combout  = (\inst4|inst|73~1_combout  & (\inst4|inst|73~3_combout  & ((\inst16|inst|13~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst|73~1_combout ),
	.datab(\inst96|SR_IBUS~1_combout ),
	.datac(\inst16|inst|13~q ),
	.datad(\inst4|inst|73~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~4 .lut_mask = 16'hA200;
defparam \inst4|inst|73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneiii_lcell_comb \inst4|inst|73~6 (
// Equation(s):
// \inst4|inst|73~6_combout  = ((\inst4|inst|73~4_combout  & ((\inst|inst6|10~1_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst96|ALU_BUS~combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst|inst6|10~1_combout ),
	.datad(\inst4|inst|73~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~6 .lut_mask = 16'hF733;
defparam \inst4|inst|73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \inst11|inst8 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst8 .is_wysiwyg = "true";
defparam \inst11|inst8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneiii_lcell_comb \inst11|inst7~feeder (
// Equation(s):
// \inst11|inst7~feeder_combout  = \inst4|inst|74~6_combout 

	.dataa(gnd),
	.datab(\inst4|inst|74~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|inst7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst7~feeder .lut_mask = 16'hCCCC;
defparam \inst11|inst7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \inst11|inst7 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(\inst11|inst7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst7 .is_wysiwyg = "true";
defparam \inst11|inst7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneiii_lcell_comb \inst17|always0~0 (
// Equation(s):
// \inst17|always0~0_combout  = (\inst11|inst8~q  & (\inst11|inst7~q  & (\inst17|D_E~combout  $ (\inst11|inst5~q ))))

	.dataa(\inst17|D_E~combout ),
	.datab(\inst11|inst5~q ),
	.datac(\inst11|inst8~q ),
	.datad(\inst11|inst7~q ),
	.cin(gnd),
	.combout(\inst17|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|always0~0 .lut_mask = 16'h6000;
defparam \inst17|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
cycloneiii_lcell_comb \inst17|Decoder0~8 (
// Equation(s):
// \inst17|Decoder0~8_combout  = (!\inst11|inst10~q  & (!\inst11|inst6~q  & (\inst11|inst9~q  & !\inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~8 .lut_mask = 16'h0010;
defparam \inst17|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneiii_lcell_comb \inst17|Decoder1~8 (
// Equation(s):
// \inst17|Decoder1~8_combout  = (\inst11|inst12~q  & (!\inst11|inst14~q  & (!\inst11|inst13~q  & !\inst11|inst6~q )))

	.dataa(\inst11|inst12~q ),
	.datab(\inst11|inst14~q ),
	.datac(\inst11|inst13~q ),
	.datad(\inst11|inst6~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~8 .lut_mask = 16'h0002;
defparam \inst17|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
cycloneiii_lcell_comb \inst17|R[7]~10 (
// Equation(s):
// \inst17|R[7]~10_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~8_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~8_combout ))))

	.dataa(\inst17|always0~1_combout ),
	.datab(\inst17|always0~0_combout ),
	.datac(\inst17|Decoder0~8_combout ),
	.datad(\inst17|Decoder1~8_combout ),
	.cin(gnd),
	.combout(\inst17|R[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[7]~10 .lut_mask = 16'hD850;
defparam \inst17|R[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneiii_lcell_comb \inst2|Equal12~1 (
// Equation(s):
// \inst2|Equal12~1_combout  = (\inst2|Equal5~3_combout  & (\inst17|R[7]~10_combout  & (\inst2|Equal12~0_combout  & \inst2|Equal5~1_combout )))

	.dataa(\inst2|Equal5~3_combout ),
	.datab(\inst17|R[7]~10_combout ),
	.datac(\inst2|Equal12~0_combout ),
	.datad(\inst2|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal12~1 .lut_mask = 16'h8000;
defparam \inst2|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
cycloneiii_lcell_comb \inst2|Equal12~2 (
// Equation(s):
// \inst2|Equal12~2_combout  = (!\inst17|R[5]~12_combout  & (\inst2|Equal12~1_combout  & \inst2|Equal10~1_combout ))

	.dataa(\inst17|R[5]~12_combout ),
	.datab(\inst2|Equal12~1_combout ),
	.datac(gnd),
	.datad(\inst2|Equal10~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal12~2 .lut_mask = 16'h4400;
defparam \inst2|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
cycloneiii_lcell_comb \inst2|Rout[13]~16 (
// Equation(s):
// \inst2|Rout[13]~16_combout  = (\inst2|Equal16~0_combout ) # ((\inst2|Equal12~2_combout  & \inst96|W_B~13_combout ))

	.dataa(\inst2|Equal16~0_combout ),
	.datab(gnd),
	.datac(\inst2|Equal12~2_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~16 .lut_mask = 16'hFAAA;
defparam \inst2|Rout[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
cycloneiii_lcell_comb \inst2|Equal9~2 (
// Equation(s):
// \inst2|Equal9~2_combout  = (\inst2|Equal9~1_combout  & (!\inst17|R[6]~11_combout  & \inst2|Equal9~0_combout ))

	.dataa(\inst2|Equal9~1_combout ),
	.datab(\inst17|R[6]~11_combout ),
	.datac(\inst2|Equal9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal9~2 .lut_mask = 16'h2020;
defparam \inst2|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
cycloneiii_lcell_comb \inst2|Rout[13]~14 (
// Equation(s):
// \inst2|Rout[13]~14_combout  = (\inst2|Equal13~4_combout ) # ((\inst96|W_B~13_combout  & \inst2|Equal9~2_combout ))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal13~4_combout ),
	.datac(\inst2|Equal9~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Rout[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~14 .lut_mask = 16'hECEC;
defparam \inst2|Rout[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneiii_lcell_comb \inst2|Rout[13]~15 (
// Equation(s):
// \inst2|Rout[13]~15_combout  = (\inst2|Rout[13]~13_combout  & (!\inst2|Equal4~1_combout  & (\inst2|WideNor2~combout  & !\inst2|Rout[13]~14_combout )))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Equal4~1_combout ),
	.datac(\inst2|WideNor2~combout ),
	.datad(\inst2|Rout[13]~14_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~15 .lut_mask = 16'h0020;
defparam \inst2|Rout[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneiii_lcell_comb \inst2|Rout[13]~22 (
// Equation(s):
// \inst2|Rout[13]~22_combout  = (\inst2|WideNor2~combout  & ((\inst2|Rout[13]~16_combout ) # (!\inst2|Rout[13]~15_combout )))

	.dataa(gnd),
	.datab(\inst2|Rout[13]~16_combout ),
	.datac(\inst2|WideNor2~combout ),
	.datad(\inst2|Rout[13]~15_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~22 .lut_mask = 16'hC0F0;
defparam \inst2|Rout[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
cycloneiii_lcell_comb \inst2|Reg_DX~50 (
// Equation(s):
// \inst2|Reg_DX~50_combout  = ((\inst2|Reg_DX[3]~32_combout  & ((\inst4|inst|67~4_combout ))) # (!\inst2|Reg_DX[3]~32_combout  & (\inst4|inst1|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|67~4_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst|67~4_combout ),
	.datad(\inst2|Reg_DX[3]~32_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~50 .lut_mask = 16'hF3BB;
defparam \inst2|Reg_DX~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \inst2|Reg_DX[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~50_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[8] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneiii_lcell_comb \inst2|Reg_CX~48 (
// Equation(s):
// \inst2|Reg_CX~48_combout  = ((\inst2|Reg_CX[12]~31_combout  & ((\inst4|inst|67~4_combout ))) # (!\inst2|Reg_CX[12]~31_combout  & (\inst4|inst1|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~31_combout ),
	.datab(\inst4|inst1|67~4_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst|67~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~48 .lut_mask = 16'hEF4F;
defparam \inst2|Reg_CX~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N19
dffeas \inst2|Reg_CX[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~48_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[8] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N15
dffeas \inst2|Reg_SP[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[8] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
cycloneiii_lcell_comb \inst2|Rout[13]~12 (
// Equation(s):
// \inst2|Rout[13]~12_combout  = (\inst2|Equal15~0_combout ) # ((\inst96|W_B~13_combout  & \inst2|Equal11~1_combout ))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal15~0_combout ),
	.datac(gnd),
	.datad(\inst2|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~12 .lut_mask = 16'hEECC;
defparam \inst2|Rout[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneiii_lcell_comb \inst2|Rout[13]~13 (
// Equation(s):
// \inst2|Rout[13]~13_combout  = (!\inst2|Equal14~0_combout  & (!\inst2|Rout[13]~12_combout  & ((!\inst96|W_B~13_combout ) # (!\inst2|Equal10~2_combout ))))

	.dataa(\inst2|Equal10~2_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|Rout[13]~12_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~13 .lut_mask = 16'h0007;
defparam \inst2|Rout[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
cycloneiii_lcell_comb \inst2|Rout~73 (
// Equation(s):
// \inst2|Rout~73_combout  = (\inst2|Rout[13]~19_combout  & (((!\inst2|Rout[13]~13_combout )))) # (!\inst2|Rout[13]~19_combout  & ((\inst2|Rout[13]~13_combout  & ((\inst2|Reg_SP [8]))) # (!\inst2|Rout[13]~13_combout  & (\inst2|Reg_CX [8]))))

	.dataa(\inst2|Rout[13]~19_combout ),
	.datab(\inst2|Reg_CX [8]),
	.datac(\inst2|Reg_SP [8]),
	.datad(\inst2|Rout[13]~13_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~73 .lut_mask = 16'h50EE;
defparam \inst2|Rout~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneiii_lcell_comb \inst2|Reg_BX[15]~20 (
// Equation(s):
// \inst2|Reg_BX[15]~20_combout  = (!\inst2|Equal15~0_combout  & (((!\inst96|W_B~3_combout  & !\inst96|W_B~15_combout )) # (!\inst96|WideOr7~combout )))

	.dataa(\inst96|W_B~3_combout ),
	.datab(\inst96|W_B~15_combout ),
	.datac(\inst2|Equal15~0_combout ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX[15]~20 .lut_mask = 16'h010F;
defparam \inst2|Reg_BX[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneiii_lcell_comb \inst2|Reg_BX~36 (
// Equation(s):
// \inst2|Reg_BX~36_combout  = ((\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|67~4_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|67~4_combout ),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(\inst4|inst|67~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~36 .lut_mask = 16'hE2FF;
defparam \inst2|Reg_BX~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \inst2|Reg_BX[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~36_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[8] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cycloneiii_lcell_comb \inst2|Rout~74 (
// Equation(s):
// \inst2|Rout~74_combout  = (\inst2|Rout[13]~19_combout  & ((\inst2|Rout~73_combout  & ((\inst2|Reg_BX [8]))) # (!\inst2|Rout~73_combout  & (\inst2|Reg_DX [8])))) # (!\inst2|Rout[13]~19_combout  & (((\inst2|Rout~73_combout ))))

	.dataa(\inst2|Rout[13]~19_combout ),
	.datab(\inst2|Reg_DX [8]),
	.datac(\inst2|Rout~73_combout ),
	.datad(\inst2|Reg_BX [8]),
	.cin(gnd),
	.combout(\inst2|Rout~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~74 .lut_mask = 16'hF858;
defparam \inst2|Rout~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneiii_lcell_comb \inst2|Reg_AX[4]~36 (
// Equation(s):
// \inst2|Reg_AX[4]~36_combout  = (!\inst96|W_B~13_combout  & !\inst2|Equal16~0_combout )

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(gnd),
	.datad(\inst2|Equal16~0_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX[4]~36 .lut_mask = 16'h0033;
defparam \inst2|Reg_AX[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneiii_lcell_comb \inst2|Reg_AX~54 (
// Equation(s):
// \inst2|Reg_AX~54_combout  = ((\inst2|Reg_AX[4]~36_combout  & ((\inst4|inst|67~4_combout ))) # (!\inst2|Reg_AX[4]~36_combout  & (\inst4|inst1|67~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|67~4_combout ),
	.datab(\inst2|Reg_AX[4]~36_combout ),
	.datac(\inst4|inst|67~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~54 .lut_mask = 16'hE2FF;
defparam \inst2|Reg_AX~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \inst2|Reg_AX[8] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~54_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[8] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cycloneiii_lcell_comb \inst2|Rout~80 (
// Equation(s):
// \inst2|Rout~80_combout  = (\inst2|Rout~79_combout  & (((\inst2|Reg_AX [8])) # (!\inst2|Rout[13]~22_combout ))) # (!\inst2|Rout~79_combout  & (\inst2|Rout[13]~22_combout  & (\inst2|Rout~74_combout )))

	.dataa(\inst2|Rout~79_combout ),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout~74_combout ),
	.datad(\inst2|Reg_AX [8]),
	.cin(gnd),
	.combout(\inst2|Rout~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~80 .lut_mask = 16'hEA62;
defparam \inst2|Rout~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \inst2|Rout[8] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[8] .is_wysiwyg = "true";
defparam \inst2|Rout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneiii_lcell_comb \inst14|inst1|1~0 (
// Equation(s):
// \inst14|inst1|1~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|67~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|67~5_combout ))))

	.dataa(\inst24|inst5|inst1|67~2_combout ),
	.datab(\inst96|I_DBUS~1_combout ),
	.datac(\inst24|inst5|inst1|74~5_combout ),
	.datad(\inst4|inst1|67~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|1~0 .lut_mask = 16'hBF8C;
defparam \inst14|inst1|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N31
dffeas \inst14|inst33|19 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|19 .is_wysiwyg = "true";
defparam \inst14|inst33|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneiii_lcell_comb \inst4|inst1|67~1 (
// Equation(s):
// \inst4|inst1|67~1_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst33|19~q  & ((\inst2|Rout [8]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & ((\inst2|Rout [8]) # ((!\inst96|R_IBUS~combout ))))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst2|Rout [8]),
	.datac(\inst96|R_IBUS~combout ),
	.datad(\inst14|inst33|19~q ),
	.cin(gnd),
	.combout(\inst4|inst1|67~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|67~1 .lut_mask = 16'hCF45;
defparam \inst4|inst1|67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneiii_lcell_comb \inst4|inst1|67~4 (
// Equation(s):
// \inst4|inst1|67~4_combout  = (\inst4|inst1|67~3_combout  & (\inst4|inst1|67~1_combout  & ((\inst|inst5|36~0_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst|inst5|36~0_combout ),
	.datab(\inst4|inst1|67~3_combout ),
	.datac(\inst4|inst1|67~1_combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst1|67~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|67~4 .lut_mask = 16'h80C0;
defparam \inst4|inst1|67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneiii_lcell_comb \inst4|inst1|67~5 (
// Equation(s):
// \inst4|inst1|67~5_combout  = (\inst4|inst1|67~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst1|67~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|67~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|67~5 .lut_mask = 16'hF0FF;
defparam \inst4|inst1|67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \inst7|inst1|19 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|67~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|19 .is_wysiwyg = "true";
defparam \inst7|inst1|19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cycloneiii_lcell_comb \inst|inst|43~1 (
// Equation(s):
// \inst|inst|43~1_combout  = (!\inst|inst14|WideOr2~0_combout  & (\inst96|WideOr7~combout  & ((\inst96|W_B~15_combout ) # (\inst96|W_B~3_combout ))))

	.dataa(\inst96|W_B~15_combout ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst96|WideOr7~combout ),
	.datad(\inst96|W_B~3_combout ),
	.cin(gnd),
	.combout(\inst|inst|43~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|43~1 .lut_mask = 16'h3020;
defparam \inst|inst|43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cycloneiii_lcell_comb \inst|inst|43~0 (
// Equation(s):
// \inst|inst|43~0_combout  = (!\inst|inst14|WideOr3~3_combout  & (\inst96|WideOr7~combout  & ((\inst96|W_B~15_combout ) # (\inst96|W_B~3_combout ))))

	.dataa(\inst|inst14|WideOr3~3_combout ),
	.datab(\inst96|WideOr7~combout ),
	.datac(\inst96|W_B~15_combout ),
	.datad(\inst96|W_B~3_combout ),
	.cin(gnd),
	.combout(\inst|inst|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|43~0 .lut_mask = 16'h4440;
defparam \inst|inst|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneiii_lcell_comb \inst|inst|43~2 (
// Equation(s):
// \inst|inst|43~2_combout  = (\inst6|inst1|19~q ) # ((\inst7|inst1|19~q  & ((\inst|inst|43~0_combout ))) # (!\inst7|inst1|19~q  & (\inst|inst|43~1_combout )))

	.dataa(\inst6|inst1|19~q ),
	.datab(\inst7|inst1|19~q ),
	.datac(\inst|inst|43~1_combout ),
	.datad(\inst|inst|43~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|43~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|43~2 .lut_mask = 16'hFEBA;
defparam \inst|inst|43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneiii_lcell_comb \inst|inst|46~2 (
// Equation(s):
// \inst|inst|46~2_combout  = (\inst6|inst1|19~q  & ((\inst7|inst1|19~q  & (\inst|inst|46~0_combout )) # (!\inst7|inst1|19~q  & ((\inst|inst|46~1_combout )))))

	.dataa(\inst6|inst1|19~q ),
	.datab(\inst|inst|46~0_combout ),
	.datac(\inst7|inst1|19~q ),
	.datad(\inst|inst|46~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|46~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|46~2 .lut_mask = 16'h8A80;
defparam \inst|inst|46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneiii_lcell_comb \inst|inst|78~10 (
// Equation(s):
// \inst|inst|78~10_combout  = (!\inst|inst|46~2_combout  & ((\inst|inst1|78~3_combout ) # (\inst|inst1|78~1_combout )))

	.dataa(gnd),
	.datab(\inst|inst1|78~3_combout ),
	.datac(\inst|inst1|78~1_combout ),
	.datad(\inst|inst|46~2_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~10 .lut_mask = 16'h00FC;
defparam \inst|inst|78~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneiii_lcell_comb \inst|inst|81~0 (
// Equation(s):
// \inst|inst|81~0_combout  = \inst|inst|44~0_combout  $ (((!\inst|inst19~combout  & ((\inst|inst|78~10_combout ) # (!\inst|inst|43~2_combout )))))

	.dataa(\inst|inst|44~0_combout ),
	.datab(\inst|inst|43~2_combout ),
	.datac(\inst|inst|78~10_combout ),
	.datad(\inst|inst19~combout ),
	.cin(gnd),
	.combout(\inst|inst|81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|81~0 .lut_mask = 16'hAA59;
defparam \inst|inst|81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneiii_lcell_comb \inst|inst5|31~0 (
// Equation(s):
// \inst|inst5|31~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~18_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst|47~0_combout  $ ((!\inst|inst|81~0_combout ))))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst|47~0_combout ),
	.datac(\inst|inst|81~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~18_combout ),
	.cin(gnd),
	.combout(\inst|inst5|31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|31~0 .lut_mask = 16'hEB41;
defparam \inst|inst5|31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneiii_lcell_comb \inst4|inst1|68~6 (
// Equation(s):
// \inst4|inst1|68~6_combout  = ((\inst4|inst1|68~4_combout  & ((\inst|inst5|31~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|68~4_combout ),
	.datab(\inst|inst5|31~0_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|68~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|68~6 .lut_mask = 16'h8AFF;
defparam \inst4|inst1|68~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \inst11|inst5 (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst5 .is_wysiwyg = "true";
defparam \inst11|inst5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cycloneiii_lcell_comb \inst17|always0~1 (
// Equation(s):
// \inst17|always0~1_combout  = \inst11|inst5~q  $ (((\inst12|inst2|EXC~q ) # (\inst12|inst2|DST~q )))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst11|inst5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|always0~1 .lut_mask = 16'h1E1E;
defparam \inst17|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
cycloneiii_lcell_comb \inst17|Decoder0~9 (
// Equation(s):
// \inst17|Decoder0~9_combout  = (!\inst11|inst10~q  & (\inst11|inst6~q  & (\inst11|inst9~q  & !\inst11|inst11~q )))

	.dataa(\inst11|inst10~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst9~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~9 .lut_mask = 16'h0040;
defparam \inst17|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneiii_lcell_comb \inst17|Decoder1~9 (
// Equation(s):
// \inst17|Decoder1~9_combout  = (!\inst11|inst13~q  & (\inst11|inst12~q  & (\inst11|inst6~q  & !\inst11|inst14~q )))

	.dataa(\inst11|inst13~q ),
	.datab(\inst11|inst12~q ),
	.datac(\inst11|inst6~q ),
	.datad(\inst11|inst14~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~9 .lut_mask = 16'h0040;
defparam \inst17|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneiii_lcell_comb \inst17|R[6]~11 (
// Equation(s):
// \inst17|R[6]~11_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~9_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~9_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|always0~1_combout ),
	.datac(\inst17|Decoder0~9_combout ),
	.datad(\inst17|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\inst17|R[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[6]~11 .lut_mask = 16'hB830;
defparam \inst17|R[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneiii_lcell_comb \inst2|Equal1~1 (
// Equation(s):
// \inst2|Equal1~1_combout  = (!\inst17|R[4]~16_combout  & (!\inst17|R[2]~21_combout  & (\inst17|R[0]~25_combout  & !\inst17|R[8]~9_combout )))

	.dataa(\inst17|R[4]~16_combout ),
	.datab(\inst17|R[2]~21_combout ),
	.datac(\inst17|R[0]~25_combout ),
	.datad(\inst17|R[8]~9_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~1 .lut_mask = 16'h0010;
defparam \inst2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneiii_lcell_comb \inst2|Equal1~2 (
// Equation(s):
// \inst2|Equal1~2_combout  = (\inst2|Equal4~0_combout  & (!\inst17|R[6]~11_combout  & \inst2|Equal1~1_combout ))

	.dataa(\inst2|Equal4~0_combout ),
	.datab(\inst17|R[6]~11_combout ),
	.datac(gnd),
	.datad(\inst2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~2 .lut_mask = 16'h2200;
defparam \inst2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \inst2|Reg_DI[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DI[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[7] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneiii_lcell_comb \inst2|Reg_SI[7]~feeder (
// Equation(s):
// \inst2|Reg_SI[7]~feeder_combout  = \inst4|inst|74~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst|74~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_SI[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_SI[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|Reg_SI[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \inst2|Reg_SI[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_SI[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[7] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_AX~41 (
// Equation(s):
// \inst2|Reg_AX~41_combout  = (\inst2|Equal16~0_combout  & (((\inst4|inst1|74~8_combout )))) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|74~8_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|74~6_combout ))))

	.dataa(\inst4|inst|74~6_combout ),
	.datab(\inst2|Equal16~0_combout ),
	.datac(\inst4|inst1|74~8_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~41 .lut_mask = 16'hF0E2;
defparam \inst2|Reg_AX~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \inst2|Reg_AX[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~41_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[15] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneiii_lcell_comb \inst2|Reg_BX~21 (
// Equation(s):
// \inst2|Reg_BX~21_combout  = (\inst2|Reg_BX[15]~20_combout  & (\inst4|inst|74~6_combout )) # (!\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst1|74~8_combout )))

	.dataa(gnd),
	.datab(\inst4|inst|74~6_combout ),
	.datac(\inst2|Reg_BX[15]~20_combout ),
	.datad(\inst4|inst1|74~8_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~21 .lut_mask = 16'hCFC0;
defparam \inst2|Reg_BX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \inst2|Reg_BX[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~21_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[15] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneiii_lcell_comb \inst2|Reg_CX~37 (
// Equation(s):
// \inst2|Reg_CX~37_combout  = (\inst2|Equal14~0_combout  & (((\inst4|inst1|74~8_combout )))) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|74~8_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|74~6_combout ))))

	.dataa(\inst4|inst|74~6_combout ),
	.datab(\inst2|Equal14~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst4|inst1|74~8_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~37 .lut_mask = 16'hFE02;
defparam \inst2|Reg_CX~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \inst2|Reg_CX[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~37_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[15] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneiii_lcell_comb \inst2|Reg_DX~39 (
// Equation(s):
// \inst2|Reg_DX~39_combout  = (\inst96|W_B~13_combout  & (\inst4|inst1|74~8_combout )) # (!\inst96|W_B~13_combout  & ((\inst2|Equal13~4_combout  & (\inst4|inst1|74~8_combout )) # (!\inst2|Equal13~4_combout  & ((\inst4|inst|74~6_combout )))))

	.dataa(\inst4|inst1|74~8_combout ),
	.datab(\inst4|inst|74~6_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst2|Equal13~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~39 .lut_mask = 16'hAAAC;
defparam \inst2|Reg_DX~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \inst2|Reg_DX[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~39_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[15] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneiii_lcell_comb \inst2|Rout~97 (
// Equation(s):
// \inst2|Rout~97_combout  = (\inst2|Rout[7]~96_combout  & ((\inst2|Reg_CX [15]) # ((\inst2|Rout[7]~95_combout )))) # (!\inst2|Rout[7]~96_combout  & (((!\inst2|Rout[7]~95_combout  & \inst2|Reg_DX [15]))))

	.dataa(\inst2|Rout[7]~96_combout ),
	.datab(\inst2|Reg_CX [15]),
	.datac(\inst2|Rout[7]~95_combout ),
	.datad(\inst2|Reg_DX [15]),
	.cin(gnd),
	.combout(\inst2|Rout~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~97 .lut_mask = 16'hADA8;
defparam \inst2|Rout~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneiii_lcell_comb \inst2|Rout~98 (
// Equation(s):
// \inst2|Rout~98_combout  = (\inst2|Rout[7]~95_combout  & ((\inst2|Rout~97_combout  & (\inst2|Reg_AX [15])) # (!\inst2|Rout~97_combout  & ((\inst2|Reg_BX [15]))))) # (!\inst2|Rout[7]~95_combout  & (((\inst2|Rout~97_combout ))))

	.dataa(\inst2|Rout[7]~95_combout ),
	.datab(\inst2|Reg_AX [15]),
	.datac(\inst2|Reg_BX [15]),
	.datad(\inst2|Rout~97_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~98 .lut_mask = 16'hDDA0;
defparam \inst2|Rout~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneiii_lcell_comb \inst2|Rout~99 (
// Equation(s):
// \inst2|Rout~99_combout  = (\inst2|Rout[7]~94_combout  & (((!\inst2|Rout[13]~6_combout )))) # (!\inst2|Rout[7]~94_combout  & ((\inst2|Rout[13]~6_combout  & ((\inst2|Rout~98_combout ))) # (!\inst2|Rout[13]~6_combout  & (\inst2|Reg_SI [7]))))

	.dataa(\inst2|Rout[7]~94_combout ),
	.datab(\inst2|Reg_SI [7]),
	.datac(\inst2|Rout[13]~6_combout ),
	.datad(\inst2|Rout~98_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~99 .lut_mask = 16'h5E0E;
defparam \inst2|Rout~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneiii_lcell_comb \inst2|Rout~100 (
// Equation(s):
// \inst2|Rout~100_combout  = (\inst2|Rout~99_combout  & ((\inst2|Reg_BP [7]) # ((!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout~99_combout  & (((\inst2|Reg_DI [7] & \inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Reg_BP [7]),
	.datab(\inst2|Reg_DI [7]),
	.datac(\inst2|Rout~99_combout ),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~100 .lut_mask = 16'hACF0;
defparam \inst2|Rout~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneiii_lcell_comb \inst2|Rout~101 (
// Equation(s):
// \inst2|Rout~101_combout  = (\inst2|Rout~93_combout  & ((\inst2|Rout~100_combout ) # ((!\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout~93_combout  & (((\inst2|Rout [7] & \inst2|Rout[7]~87_combout ))))

	.dataa(\inst2|Rout~93_combout ),
	.datab(\inst2|Rout~100_combout ),
	.datac(\inst2|Rout [7]),
	.datad(\inst2|Rout[7]~87_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~101 .lut_mask = 16'hD8AA;
defparam \inst2|Rout~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \inst2|Rout[7] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[7] .is_wysiwyg = "true";
defparam \inst2|Rout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneiii_lcell_comb \inst4|inst|74~1 (
// Equation(s):
// \inst4|inst|74~1_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst2|12~q  & ((\inst2|Rout [7]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & (((\inst2|Rout [7]) # (!\inst96|R_IBUS~combout ))))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst14|inst2|12~q ),
	.datac(\inst96|R_IBUS~combout ),
	.datad(\inst2|Rout [7]),
	.cin(gnd),
	.combout(\inst4|inst|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~1 .lut_mask = 16'hDD0D;
defparam \inst4|inst|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneiii_lcell_comb \inst4|inst|74~4 (
// Equation(s):
// \inst4|inst|74~4_combout  = (\inst4|inst|74~3_combout  & (\inst4|inst|74~1_combout  & ((\inst16|inst|12~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst16|inst|12~q ),
	.datab(\inst4|inst|74~3_combout ),
	.datac(\inst4|inst|74~1_combout ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst|74~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~4 .lut_mask = 16'h80C0;
defparam \inst4|inst|74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneiii_lcell_comb \inst4|inst|74~6 (
// Equation(s):
// \inst4|inst|74~6_combout  = ((\inst4|inst|74~4_combout  & ((\inst|inst6|11~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst|inst6|11~0_combout ),
	.datab(\inst4|inst|74~4_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|74~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~6 .lut_mask = 16'h8FCF;
defparam \inst4|inst|74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneiii_lcell_comb \inst13|inst1|sub|107 (
// Equation(s):
// \inst13|inst1|sub|107~combout  = \inst13|inst1|sub|110~q  $ (((\inst13|inst1|sub|89~1_combout  & (\inst13|inst1|sub|87~q  & \inst13|inst1|sub|99~q ))))

	.dataa(\inst13|inst1|sub|89~1_combout ),
	.datab(\inst13|inst1|sub|87~q ),
	.datac(\inst13|inst1|sub|110~q ),
	.datad(\inst13|inst1|sub|99~q ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|107~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|107 .lut_mask = 16'h78F0;
defparam \inst13|inst1|sub|107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneiii_lcell_comb \inst13|inst1|sub|109~0 (
// Equation(s):
// \inst13|inst1|sub|109~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst1|sub|107~combout ))) # (!\inst96|PCplus1~combout  & (\inst4|inst|74~6_combout ))

	.dataa(\inst96|PCplus1~combout ),
	.datab(\inst4|inst|74~6_combout ),
	.datac(\inst13|inst1|sub|107~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst1|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|109~0 .lut_mask = 16'hE4E4;
defparam \inst13|inst1|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \inst13|inst1|sub|110 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst1|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1|sub|110 .is_wysiwyg = "true";
defparam \inst13|inst1|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneiii_lcell_comb \inst13|inst1|sub|104~0 (
// Equation(s):
// \inst13|inst1|sub|104~0_combout  = (\inst13|inst1|sub|99~q  & (\inst13|inst1|sub|110~q  & (\inst13|inst1|sub|87~q  & \inst13|inst1|sub|89~1_combout )))

	.dataa(\inst13|inst1|sub|99~q ),
	.datab(\inst13|inst1|sub|110~q ),
	.datac(\inst13|inst1|sub|87~q ),
	.datad(\inst13|inst1|sub|89~1_combout ),
	.cin(gnd),
	.combout(\inst13|inst1|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst1|sub|104~0 .lut_mask = 16'h8000;
defparam \inst13|inst1|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
cycloneiii_lcell_comb \inst13|inst2|sub|90 (
// Equation(s):
// \inst13|inst2|sub|90~combout  = \inst13|inst2|sub|87~q  $ (((\inst13|inst1|sub|104~0_combout  & \inst13|inst2|sub|9~q )))

	.dataa(gnd),
	.datab(\inst13|inst2|sub|87~q ),
	.datac(\inst13|inst1|sub|104~0_combout ),
	.datad(\inst13|inst2|sub|9~q ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|90~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|90 .lut_mask = 16'h3CCC;
defparam \inst13|inst2|sub|90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
cycloneiii_lcell_comb \inst13|inst2|sub|92~0 (
// Equation(s):
// \inst13|inst2|sub|92~0_combout  = (\inst96|PCplus1~combout  & ((\inst13|inst2|sub|90~combout ))) # (!\inst96|PCplus1~combout  & (\inst4|inst1|68~6_combout ))

	.dataa(\inst4|inst1|68~6_combout ),
	.datab(\inst96|PCplus1~combout ),
	.datac(gnd),
	.datad(\inst13|inst2|sub|90~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|92~0 .lut_mask = 16'hEE22;
defparam \inst13|inst2|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N5
dffeas \inst13|inst2|sub|87 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst2|sub|92~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|sub|87 .is_wysiwyg = "true";
defparam \inst13|inst2|sub|87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
cycloneiii_lcell_comb \inst13|inst2|sub|104~0 (
// Equation(s):
// \inst13|inst2|sub|104~0_combout  = (\inst13|inst2|sub|99~q  & (\inst13|inst1|sub|104~0_combout  & (\inst13|inst2|sub|9~q  & \inst13|inst2|sub|87~q )))

	.dataa(\inst13|inst2|sub|99~q ),
	.datab(\inst13|inst1|sub|104~0_combout ),
	.datac(\inst13|inst2|sub|9~q ),
	.datad(\inst13|inst2|sub|87~q ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|104~0 .lut_mask = 16'h8000;
defparam \inst13|inst2|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
cycloneiii_lcell_comb \inst13|inst2|sub|109~0 (
// Equation(s):
// \inst13|inst2|sub|109~0_combout  = (\inst96|PCplus1~combout  & (\inst13|inst2|sub|104~0_combout  $ (((\inst13|inst2|sub|110~q ))))) # (!\inst96|PCplus1~combout  & (((\inst4|inst1|70~5_combout ))))

	.dataa(\inst13|inst2|sub|104~0_combout ),
	.datab(\inst4|inst1|70~5_combout ),
	.datac(\inst13|inst2|sub|110~q ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|109~0 .lut_mask = 16'h5ACC;
defparam \inst13|inst2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N21
dffeas \inst13|inst2|sub|110 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst2|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|sub|110 .is_wysiwyg = "true";
defparam \inst13|inst2|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
cycloneiii_lcell_comb \inst13|inst3|sub|78 (
// Equation(s):
// \inst13|inst3|sub|78~combout  = \inst13|inst3|sub|9~q  $ (((\inst13|inst2|sub|104~0_combout  & \inst13|inst2|sub|110~q )))

	.dataa(gnd),
	.datab(\inst13|inst2|sub|104~0_combout ),
	.datac(\inst13|inst3|sub|9~q ),
	.datad(\inst13|inst2|sub|110~q ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|78~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|78 .lut_mask = 16'h3CF0;
defparam \inst13|inst3|sub|78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
cycloneiii_lcell_comb \inst13|inst3|sub|75~0 (
// Equation(s):
// \inst13|inst3|sub|75~0_combout  = (\inst96|PCplus1~combout  & (((\inst13|inst3|sub|78~combout )))) # (!\inst96|PCplus1~combout  & (((\inst4|inst1|71~4_combout )) # (!\inst4|inst1|74~7_combout )))

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst13|inst3|sub|78~combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst96|PCplus1~combout ),
	.cin(gnd),
	.combout(\inst13|inst3|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3|sub|75~0 .lut_mask = 16'hCCF5;
defparam \inst13|inst3|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N19
dffeas \inst13|inst3|sub|9 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst3|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst3|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst3|sub|9 .is_wysiwyg = "true";
defparam \inst13|inst3|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N22
cycloneiii_lcell_comb \inst4|inst1|71~3 (
// Equation(s):
// \inst4|inst1|71~3_combout  = (\inst16|inst3|36~0_combout  & (\inst4|inst1|71~2_combout  & ((\inst13|inst3|sub|9~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst96|PC_IBUS~3_combout ),
	.datab(\inst16|inst3|36~0_combout ),
	.datac(\inst4|inst1|71~2_combout ),
	.datad(\inst13|inst3|sub|9~q ),
	.cin(gnd),
	.combout(\inst4|inst1|71~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|71~3 .lut_mask = 16'hC040;
defparam \inst4|inst1|71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
cycloneiii_lcell_comb \inst2|Rout[13]~18 (
// Equation(s):
// \inst2|Rout[13]~18_combout  = (\inst2|Equal14~0_combout ) # ((\inst96|W_B~13_combout  & \inst2|Equal10~2_combout ))

	.dataa(gnd),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst2|Equal14~0_combout ),
	.datad(\inst2|Equal10~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~18 .lut_mask = 16'hFCF0;
defparam \inst2|Rout[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
cycloneiii_lcell_comb \inst2|Rout[13]~19 (
// Equation(s):
// \inst2|Rout[13]~19_combout  = (\inst2|Rout[13]~12_combout ) # ((!\inst2|Rout[13]~18_combout  & \inst2|Rout[13]~14_combout ))

	.dataa(\inst2|Rout[13]~12_combout ),
	.datab(\inst2|Rout[13]~18_combout ),
	.datac(\inst2|Rout[13]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Rout[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~19 .lut_mask = 16'hBABA;
defparam \inst2|Rout[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N21
dffeas \inst2|Reg_SP[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[12] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneiii_lcell_comb \inst2|Reg_DX~45 (
// Equation(s):
// \inst2|Reg_DX~45_combout  = ((\inst2|Reg_DX[8]~30_combout  & (\inst4|inst1|71~4_combout )) # (!\inst2|Reg_DX[8]~30_combout  & ((\inst4|inst|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_DX[8]~30_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst4|inst|71~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~45 .lut_mask = 16'hF7B3;
defparam \inst2|Reg_DX~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N3
dffeas \inst2|Reg_DX[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~45_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[4] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneiii_lcell_comb \inst2|Reg_BX~31 (
// Equation(s):
// \inst2|Reg_BX~31_combout  = ((\inst2|Reg_BX[15]~16_combout  & (\inst4|inst1|71~4_combout )) # (!\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(\inst4|inst1|71~4_combout ),
	.datac(\inst4|inst|71~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~31 .lut_mask = 16'hD8FF;
defparam \inst2|Reg_BX~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \inst2|Reg_BX[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~31_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[4] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneiii_lcell_comb \inst2|Rout~119 (
// Equation(s):
// \inst2|Rout~119_combout  = (\inst2|Rout~118_combout  & (((\inst2|Reg_BX [4])) # (!\inst2|Rout[7]~90_combout ))) # (!\inst2|Rout~118_combout  & (\inst2|Rout[7]~90_combout  & (\inst2|Reg_DX [4])))

	.dataa(\inst2|Rout~118_combout ),
	.datab(\inst2|Rout[7]~90_combout ),
	.datac(\inst2|Reg_DX [4]),
	.datad(\inst2|Reg_BX [4]),
	.cin(gnd),
	.combout(\inst2|Rout~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~119 .lut_mask = 16'hEA62;
defparam \inst2|Rout~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneiii_lcell_comb \inst2|Rout~120 (
// Equation(s):
// \inst2|Rout~120_combout  = (\inst2|Rout[7]~88_combout  & (((\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout[7]~88_combout  & ((\inst2|Rout[7]~87_combout  & (\inst2|Rout [4])) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout~119_combout )))))

	.dataa(\inst2|Rout [4]),
	.datab(\inst2|Rout[7]~88_combout ),
	.datac(\inst2|Rout~119_combout ),
	.datad(\inst2|Rout[7]~87_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~120 .lut_mask = 16'hEE30;
defparam \inst2|Rout~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \inst2|Reg_SI[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[4] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneiii_lcell_comb \inst2|Rout~123 (
// Equation(s):
// \inst2|Rout~123_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout~122_combout  & ((!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout[13]~6_combout  & (((\inst2|Reg_SI [4]) # (\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout~122_combout ),
	.datab(\inst2|Rout[13]~6_combout ),
	.datac(\inst2|Reg_SI [4]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~123 .lut_mask = 16'h33B8;
defparam \inst2|Rout~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \inst2|Reg_BP[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[4] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneiii_lcell_comb \inst2|Rout~124 (
// Equation(s):
// \inst2|Rout~124_combout  = (\inst2|Rout~123_combout  & (((\inst2|Reg_BP [4]) # (!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout~123_combout  & (\inst2|Reg_DI [4] & ((\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Reg_DI [4]),
	.datab(\inst2|Rout~123_combout ),
	.datac(\inst2|Reg_BP [4]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~124 .lut_mask = 16'hE2CC;
defparam \inst2|Rout~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneiii_lcell_comb \inst2|Reg_AX[4]~35 (
// Equation(s):
// \inst2|Reg_AX[4]~35_combout  = (\inst2|Equal16~0_combout ) # (!\inst96|W_B~13_combout )

	.dataa(gnd),
	.datab(\inst2|Equal16~0_combout ),
	.datac(gnd),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX[4]~35 .lut_mask = 16'hCCFF;
defparam \inst2|Reg_AX[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cycloneiii_lcell_comb \inst2|Reg_AX~46 (
// Equation(s):
// \inst2|Reg_AX~46_combout  = ((\inst2|Reg_AX[4]~35_combout  & (\inst4|inst|71~4_combout )) # (!\inst2|Reg_AX[4]~35_combout  & ((\inst4|inst1|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|71~4_combout ),
	.datab(\inst2|Reg_AX[4]~35_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~46 .lut_mask = 16'hB8FF;
defparam \inst2|Reg_AX~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \inst2|Reg_AX[4] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~46_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[4] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneiii_lcell_comb \inst2|Rout~125 (
// Equation(s):
// \inst2|Rout~125_combout  = (\inst2|Rout[7]~88_combout  & ((\inst2|Rout~120_combout  & (\inst2|Rout~124_combout )) # (!\inst2|Rout~120_combout  & ((\inst2|Reg_AX [4]))))) # (!\inst2|Rout[7]~88_combout  & (\inst2|Rout~120_combout ))

	.dataa(\inst2|Rout[7]~88_combout ),
	.datab(\inst2|Rout~120_combout ),
	.datac(\inst2|Rout~124_combout ),
	.datad(\inst2|Reg_AX [4]),
	.cin(gnd),
	.combout(\inst2|Rout~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~125 .lut_mask = 16'hE6C4;
defparam \inst2|Rout~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \inst2|Rout[4] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[4] .is_wysiwyg = "true";
defparam \inst2|Rout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneiii_lcell_comb \inst24|inst5|inst1|71~1 (
// Equation(s):
// \inst24|inst5|inst1|71~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.datab(\inst96|MRD~0_combout ),
	.datac(\inst15|inst11|1~1_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|71~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|71~1 .lut_mask = 16'hFB3B;
defparam \inst24|inst5|inst1|71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneiii_lcell_comb \inst14|inst1|36~0 (
// Equation(s):
// \inst14|inst1|36~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|71~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|71~5_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|71~2_combout ),
	.datac(\inst4|inst1|71~5_combout ),
	.datad(\inst24|inst5|inst1|74~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|36~0 .lut_mask = 16'hD8FA;
defparam \inst14|inst1|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N23
dffeas \inst14|inst33|15 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|15 .is_wysiwyg = "true";
defparam \inst14|inst33|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneiii_lcell_comb \inst24|inst5|inst1|71~2 (
// Equation(s):
// \inst24|inst5|inst1|71~2_combout  = (\inst24|inst5|inst1|71~1_combout  & ((\inst14|inst33|15~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst96|MDR_DBUS~1_combout ),
	.datab(gnd),
	.datac(\inst24|inst5|inst1|71~1_combout ),
	.datad(\inst14|inst33|15~q ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|71~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|71~2 .lut_mask = 16'hF050;
defparam \inst24|inst5|inst1|71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneiii_lcell_comb \inst24|inst|Dout[4]~6 (
// Equation(s):
// \inst24|inst|Dout[4]~6_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|71~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|71~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst|71~2_combout ),
	.datac(\inst24|inst5|inst1|71~2_combout ),
	.datad(\inst24|inst|always0~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[4]~6 .lut_mask = 16'hF5DD;
defparam \inst24|inst|Dout[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y24_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[4]~6_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0])))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a12~portadataout ))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6 .lut_mask = 16'hF2C2;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y33_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[4]~6_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a28~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a20~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a20~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7 .lut_mask = 16'hF838;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneiii_lcell_comb \inst24|inst5|inst|71~1 (
// Equation(s):
// \inst24|inst5|inst|71~1_combout  = (\inst15|inst2|19~q  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout )) # (!\inst15|inst2|19~q  & ((\inst96|MAR_ABUS~5_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ))) # (!\inst96|MAR_ABUS~5_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.datab(\inst15|inst2|19~q ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|71~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|71~1 .lut_mask = 16'hBA8A;
defparam \inst24|inst5|inst|71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneiii_lcell_comb \inst24|inst5|inst|71~2 (
// Equation(s):
// \inst24|inst5|inst|71~2_combout  = (\inst96|MDR_DBUS~1_combout  & (\inst14|inst2|15~q  & ((\inst24|inst5|inst|71~1_combout ) # (!\inst96|MRD~0_combout )))) # (!\inst96|MDR_DBUS~1_combout  & (((\inst24|inst5|inst|71~1_combout ) # (!\inst96|MRD~0_combout 
// ))))

	.dataa(\inst96|MDR_DBUS~1_combout ),
	.datab(\inst14|inst2|15~q ),
	.datac(\inst24|inst5|inst|71~1_combout ),
	.datad(\inst96|MRD~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|71~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|71~2 .lut_mask = 16'hD0DD;
defparam \inst24|inst5|inst|71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneiii_lcell_comb \inst14|inst|36~0 (
// Equation(s):
// \inst14|inst|36~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst|71~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|71~5_combout ))))

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst|71~2_combout ),
	.datac(\inst96|I_DBUS~1_combout ),
	.datad(\inst4|inst|71~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|36~0 .lut_mask = 16'hDFD0;
defparam \inst14|inst|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N25
dffeas \inst14|inst2|15 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|15 .is_wysiwyg = "true";
defparam \inst14|inst2|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N12
cycloneiii_lcell_comb \inst4|inst|71~3 (
// Equation(s):
// \inst4|inst|71~3_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst2|15~q  & ((\inst2|Rout [4]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & ((\inst2|Rout [4]) # ((!\inst96|R_IBUS~combout ))))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst2|Rout [4]),
	.datac(\inst14|inst2|15~q ),
	.datad(\inst96|R_IBUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|71~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|71~3 .lut_mask = 16'hC4F5;
defparam \inst4|inst|71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneiii_lcell_comb \inst|inst6|1~0 (
// Equation(s):
// \inst|inst6|1~0_combout  = \inst|inst1|43~combout  $ (((\inst|inst14|WideOr4~0_combout  & ((\inst|inst2|78~2_combout ) # (\inst|inst2|78~4_combout )))))

	.dataa(\inst|inst1|43~combout ),
	.datab(\inst|inst14|WideOr4~0_combout ),
	.datac(\inst|inst2|78~2_combout ),
	.datad(\inst|inst2|78~4_combout ),
	.cin(gnd),
	.combout(\inst|inst6|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|1~0 .lut_mask = 16'h666A;
defparam \inst|inst6|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneiii_lcell_comb \inst|inst6|1~1 (
// Equation(s):
// \inst|inst6|1~1_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~8_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst1|46~0_combout  $ ((!\inst|inst6|1~0_combout ))))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst1|46~0_combout ),
	.datac(\inst|inst6|1~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~8_combout ),
	.cin(gnd),
	.combout(\inst|inst6|1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|1~1 .lut_mask = 16'hEB41;
defparam \inst|inst6|1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \inst16|inst|15 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|15 .is_wysiwyg = "true";
defparam \inst16|inst|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneiii_lcell_comb \inst16|inst2|36~0 (
// Equation(s):
// \inst16|inst2|36~0_combout  = (\inst16|inst|15~q ) # (!\inst96|SR_IBUS~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|inst|15~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst2|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst2|36~0 .lut_mask = 16'hF0FF;
defparam \inst16|inst2|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \inst9|inst|15 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst|15 .is_wysiwyg = "true";
defparam \inst9|inst|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneiii_lcell_comb \inst4|inst|71~1 (
// Equation(s):
// \inst4|inst|71~1_combout  = (\inst96|RBL_IBUS~3_combout  & (\inst9|inst|15~q  & ((\inst15|inst2|15~q ) # (!\inst96|MAR_IBUS~0_combout )))) # (!\inst96|RBL_IBUS~3_combout  & (((\inst15|inst2|15~q )) # (!\inst96|MAR_IBUS~0_combout )))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst|15~q ),
	.datad(\inst15|inst2|15~q ),
	.cin(gnd),
	.combout(\inst4|inst|71~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|71~1 .lut_mask = 16'hF531;
defparam \inst4|inst|71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneiii_lcell_comb \inst4|inst|71~2 (
// Equation(s):
// \inst4|inst|71~2_combout  = (\inst16|inst2|36~0_combout  & (\inst4|inst|71~1_combout  & ((\inst13|inst1|sub|9~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst13|inst1|sub|9~q ),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst16|inst2|36~0_combout ),
	.datad(\inst4|inst|71~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst|71~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|71~2 .lut_mask = 16'hB000;
defparam \inst4|inst|71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N30
cycloneiii_lcell_comb \inst4|inst|71~4 (
// Equation(s):
// \inst4|inst|71~4_combout  = (\inst4|inst|71~3_combout  & (\inst4|inst|71~2_combout  & ((\inst|inst6|1~1_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst96|ALU_BUS~combout ),
	.datab(\inst4|inst|71~3_combout ),
	.datac(\inst|inst6|1~1_combout ),
	.datad(\inst4|inst|71~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst|71~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|71~4 .lut_mask = 16'hC400;
defparam \inst4|inst|71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneiii_lcell_comb \inst2|Reg_CX~42 (
// Equation(s):
// \inst2|Reg_CX~42_combout  = ((\inst2|Reg_CX[12]~31_combout  & ((\inst4|inst|71~4_combout ))) # (!\inst2|Reg_CX[12]~31_combout  & (\inst4|inst1|71~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~31_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst4|inst|71~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~42 .lut_mask = 16'hFB73;
defparam \inst2|Reg_CX~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \inst2|Reg_CX[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~42_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[12] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cycloneiii_lcell_comb \inst2|Rout~41 (
// Equation(s):
// \inst2|Rout~41_combout  = (\inst2|Rout[13]~13_combout  & (!\inst2|Rout[13]~19_combout  & (\inst2|Reg_SP [12]))) # (!\inst2|Rout[13]~13_combout  & ((\inst2|Rout[13]~19_combout ) # ((\inst2|Reg_CX [12]))))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_SP [12]),
	.datad(\inst2|Reg_CX [12]),
	.cin(gnd),
	.combout(\inst2|Rout~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~41 .lut_mask = 16'h7564;
defparam \inst2|Rout~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneiii_lcell_comb \inst2|Reg_BX~30 (
// Equation(s):
// \inst2|Reg_BX~30_combout  = ((\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|71~4_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|71~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst4|inst|71~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~30 .lut_mask = 16'hFD75;
defparam \inst2|Reg_BX~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \inst2|Reg_BX[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~30_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[12] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneiii_lcell_comb \inst2|Rout~42 (
// Equation(s):
// \inst2|Rout~42_combout  = (\inst2|Rout~41_combout  & (((\inst2|Reg_BX [12]) # (!\inst2|Rout[13]~19_combout )))) # (!\inst2|Rout~41_combout  & (\inst2|Reg_DX [12] & ((\inst2|Rout[13]~19_combout ))))

	.dataa(\inst2|Reg_DX [12]),
	.datab(\inst2|Rout~41_combout ),
	.datac(\inst2|Reg_BX [12]),
	.datad(\inst2|Rout[13]~19_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~42 .lut_mask = 16'hE2CC;
defparam \inst2|Rout~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneiii_lcell_comb \inst2|Reg_AX~47 (
// Equation(s):
// \inst2|Reg_AX~47_combout  = ((\inst2|Reg_AX[4]~36_combout  & (\inst4|inst|71~4_combout )) # (!\inst2|Reg_AX[4]~36_combout  & ((\inst4|inst1|71~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|71~4_combout ),
	.datab(\inst2|Reg_AX[4]~36_combout ),
	.datac(\inst4|inst1|71~4_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~47 .lut_mask = 16'hB8FF;
defparam \inst2|Reg_AX~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \inst2|Reg_AX[12] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~47_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[12] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cycloneiii_lcell_comb \inst2|Rout~48 (
// Equation(s):
// \inst2|Rout~48_combout  = (\inst2|Rout~47_combout  & (((\inst2|Reg_AX [12])) # (!\inst2|Rout[13]~22_combout ))) # (!\inst2|Rout~47_combout  & (\inst2|Rout[13]~22_combout  & (\inst2|Rout~42_combout )))

	.dataa(\inst2|Rout~47_combout ),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout~42_combout ),
	.datad(\inst2|Reg_AX [12]),
	.cin(gnd),
	.combout(\inst2|Rout~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~48 .lut_mask = 16'hEA62;
defparam \inst2|Rout~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N1
dffeas \inst2|Rout[12] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[12] .is_wysiwyg = "true";
defparam \inst2|Rout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneiii_lcell_comb \inst4|inst1|71~1 (
// Equation(s):
// \inst4|inst1|71~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [12] & ((\inst14|inst33|15~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst33|15~q ) # (!\inst96|MDR_IBUS~combout ))))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst2|Rout [12]),
	.datac(\inst14|inst33|15~q ),
	.datad(\inst96|MDR_IBUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst1|71~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|71~1 .lut_mask = 16'hD0DD;
defparam \inst4|inst1|71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_1~20 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|le7a [5] $ (\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout  $ 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~19 )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_1~21  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|le7a [5] & ((\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~19 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|le7a [5] & (\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_1~19 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|le7a [5]),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_1~19 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~24 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~24_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~23 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~25  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~23 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~23 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~16_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~23 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~24_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~25 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~24 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneiii_lcell_comb \inst|inst5|1~0 (
// Equation(s):
// \inst|inst5|1~0_combout  = (\inst96|WideOr0~0_combout  & (\inst96|IMUL~2_combout  & \inst|inst4|lpm_mult_component|auto_generated|op_5~24_combout ))

	.dataa(\inst96|WideOr0~0_combout ),
	.datab(\inst96|IMUL~2_combout ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~24_combout ),
	.cin(gnd),
	.combout(\inst|inst5|1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|1~0 .lut_mask = 16'h8800;
defparam \inst|inst5|1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N11
dffeas \inst7|inst1|15 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|15 .is_wysiwyg = "true";
defparam \inst7|inst1|15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneiii_lcell_comb \inst|inst3|43~0 (
// Equation(s):
// \inst|inst3|43~0_combout  = (\inst7|inst1|15~q  & (!\inst|inst14|WideOr3~2_combout  & ((!\inst96|SUBC~combout )))) # (!\inst7|inst1|15~q  & (((!\inst|inst14|WideOr2~0_combout ))))

	.dataa(\inst|inst14|WideOr3~2_combout ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst7|inst1|15~q ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst3|43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|43~0 .lut_mask = 16'h0353;
defparam \inst|inst3|43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneiii_lcell_comb \inst|inst3|43~1 (
// Equation(s):
// \inst|inst3|43~1_combout  = (\inst6|inst1|15~q ) # ((\inst96|WideOr7~combout  & (\inst|inst3|43~0_combout  & \inst96|W_B~11_combout )))

	.dataa(\inst6|inst1|15~q ),
	.datab(\inst96|WideOr7~combout ),
	.datac(\inst|inst3|43~0_combout ),
	.datad(\inst96|W_B~11_combout ),
	.cin(gnd),
	.combout(\inst|inst3|43~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|43~1 .lut_mask = 16'hEAAA;
defparam \inst|inst3|43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \inst7|inst1|16 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|16 .is_wysiwyg = "true";
defparam \inst7|inst1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneiii_lcell_comb \inst|inst|78~0 (
// Equation(s):
// \inst|inst|78~0_combout  = ((\inst7|inst1|16~q  & ((!\inst|inst14|WideOr0~1_combout ))) # (!\inst7|inst1|16~q  & (!\inst|inst14|WideOr1~0_combout ))) # (!\inst6|inst1|16~q )

	.dataa(\inst6|inst1|16~q ),
	.datab(\inst7|inst1|16~q ),
	.datac(\inst|inst14|WideOr1~0_combout ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~0 .lut_mask = 16'h57DF;
defparam \inst|inst|78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneiii_lcell_comb \inst|inst14|WideOr3~2 (
// Equation(s):
// \inst|inst14|WideOr3~2_combout  = (\inst96|ORC~combout ) # ((\inst96|XORC~combout ) # ((!\inst96|ADDC~2_combout  & \inst96|INCAC~2_combout )))

	.dataa(\inst96|ORC~combout ),
	.datab(\inst96|ADDC~2_combout ),
	.datac(\inst96|INCAC~2_combout ),
	.datad(\inst96|XORC~combout ),
	.cin(gnd),
	.combout(\inst|inst14|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|WideOr3~2 .lut_mask = 16'hFFBA;
defparam \inst|inst14|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneiii_lcell_comb \inst|inst|45~0 (
// Equation(s):
// \inst|inst|45~0_combout  = (\inst7|inst1|17~q  & (((!\inst|inst14|WideOr3~2_combout  & !\inst96|SUBC~combout )))) # (!\inst7|inst1|17~q  & (!\inst|inst14|WideOr2~0_combout ))

	.dataa(\inst|inst14|WideOr2~0_combout ),
	.datab(\inst|inst14|WideOr3~2_combout ),
	.datac(\inst7|inst1|17~q ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|45~0 .lut_mask = 16'h0535;
defparam \inst|inst|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneiii_lcell_comb \inst|inst|78~1 (
// Equation(s):
// \inst|inst|78~1_combout  = (!\inst6|inst1|17~q  & (((\inst|inst|78~0_combout  & !\inst|inst|45~0_combout )) # (!\inst96|W_B~13_combout )))

	.dataa(\inst6|inst1|17~q ),
	.datab(\inst|inst|78~0_combout ),
	.datac(\inst|inst|45~0_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~1 .lut_mask = 16'h0455;
defparam \inst|inst|78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneiii_lcell_comb \inst|inst|51~0 (
// Equation(s):
// \inst|inst|51~0_combout  = (\inst7|inst1|16~q  & (!\inst96|SUBC~combout  & (!\inst|inst14|WideOr3~2_combout ))) # (!\inst7|inst1|16~q  & (((!\inst|inst14|WideOr2~0_combout ))))

	.dataa(\inst96|SUBC~combout ),
	.datab(\inst|inst14|WideOr3~2_combout ),
	.datac(\inst7|inst1|16~q ),
	.datad(\inst|inst14|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|51~0 .lut_mask = 16'h101F;
defparam \inst|inst|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneiii_lcell_comb \inst6|inst1|16~feeder (
// Equation(s):
// \inst6|inst1|16~feeder_combout  = \inst4|inst1|70~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst1|70~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|inst1|16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1|16~feeder .lut_mask = 16'hF0F0;
defparam \inst6|inst1|16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \inst6|inst1|16 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst6|inst1|16~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|16 .is_wysiwyg = "true";
defparam \inst6|inst1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneiii_lcell_comb \inst|inst|78~2 (
// Equation(s):
// \inst|inst|78~2_combout  = (\inst|inst|78~1_combout ) # ((!\inst6|inst1|16~q  & ((!\inst|inst|51~0_combout ) # (!\inst96|W_B~13_combout ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst|inst|78~1_combout ),
	.datac(\inst|inst|51~0_combout ),
	.datad(\inst6|inst1|16~q ),
	.cin(gnd),
	.combout(\inst|inst|78~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~2 .lut_mask = 16'hCCDF;
defparam \inst|inst|78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneiii_lcell_comb \inst|inst|78~7 (
// Equation(s):
// \inst|inst|78~7_combout  = ((!\inst|inst|43~2_combout  & !\inst|inst|47~0_combout )) # (!\inst|inst|44~0_combout )

	.dataa(\inst|inst|44~0_combout ),
	.datab(gnd),
	.datac(\inst|inst|43~2_combout ),
	.datad(\inst|inst|47~0_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~7 .lut_mask = 16'h555F;
defparam \inst|inst|78~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneiii_lcell_comb \inst|inst|78~8 (
// Equation(s):
// \inst|inst|78~8_combout  = (\inst|inst|78~2_combout ) # ((\inst|inst|78~5_combout  & ((\inst|inst|78~7_combout ) # (\inst|inst|78~6_combout ))))

	.dataa(\inst|inst|78~5_combout ),
	.datab(\inst|inst|78~2_combout ),
	.datac(\inst|inst|78~7_combout ),
	.datad(\inst|inst|78~6_combout ),
	.cin(gnd),
	.combout(\inst|inst|78~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|78~8 .lut_mask = 16'hEEEC;
defparam \inst|inst|78~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneiii_lcell_comb \inst|inst5|1~1 (
// Equation(s):
// \inst|inst5|1~1_combout  = \inst|inst3|46~1_combout  $ (\inst|inst3|43~1_combout  $ (((!\inst|inst19~combout  & \inst|inst|78~8_combout ))))

	.dataa(\inst|inst3|46~1_combout ),
	.datab(\inst|inst3|43~1_combout ),
	.datac(\inst|inst19~combout ),
	.datad(\inst|inst|78~8_combout ),
	.cin(gnd),
	.combout(\inst|inst5|1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|1~1 .lut_mask = 16'h6966;
defparam \inst|inst5|1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneiii_lcell_comb \inst|inst5|1~2 (
// Equation(s):
// \inst|inst5|1~2_combout  = (\inst96|IMUL~4_combout  & (\inst96|IMUL~3_combout  & (\inst|inst5|1~0_combout ))) # (!\inst96|IMUL~4_combout  & (((\inst96|IMUL~3_combout  & \inst|inst5|1~0_combout )) # (!\inst|inst5|1~1_combout )))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst96|IMUL~3_combout ),
	.datac(\inst|inst5|1~0_combout ),
	.datad(\inst|inst5|1~1_combout ),
	.cin(gnd),
	.combout(\inst|inst5|1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|1~2 .lut_mask = 16'hC0D5;
defparam \inst|inst5|1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneiii_lcell_comb \inst4|inst1|71~4 (
// Equation(s):
// \inst4|inst1|71~4_combout  = (\inst4|inst1|71~3_combout  & (\inst4|inst1|71~1_combout  & ((\inst|inst5|1~2_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst96|ALU_BUS~combout ),
	.datab(\inst4|inst1|71~3_combout ),
	.datac(\inst4|inst1|71~1_combout ),
	.datad(\inst|inst5|1~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|71~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|71~4 .lut_mask = 16'hC040;
defparam \inst4|inst1|71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
cycloneiii_lcell_comb \inst4|inst1|71~5 (
// Equation(s):
// \inst4|inst1|71~5_combout  = (\inst4|inst1|71~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|71~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|71~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|71~5 .lut_mask = 16'hFF55;
defparam \inst4|inst1|71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N23
dffeas \inst11|inst3 (
	.clk(\inst96|IBUS_IR~combout ),
	.d(gnd),
	.asdata(\inst4|inst1|71~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst3 .is_wysiwyg = "true";
defparam \inst11|inst3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneiii_lcell_comb \inst96|WideNor40~0 (
// Equation(s):
// \inst96|WideNor40~0_combout  = (!\inst11|inst~q  & (!\inst11|inst4~q  & (\inst96|WideNor35~0_combout  & \inst11|inst3~q )))

	.dataa(\inst11|inst~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideNor35~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor40~0 .lut_mask = 16'h1000;
defparam \inst96|WideNor40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneiii_lcell_comb \inst96|WideNor44 (
// Equation(s):
// \inst96|WideNor44~combout  = (!\inst96|WideNor12~0_combout ) # (!\inst96|WideNor40~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|WideNor40~0_combout ),
	.datad(\inst96|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor44~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor44 .lut_mask = 16'h0FFF;
defparam \inst96|WideNor44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneiii_lcell_comb \inst96|WideNor39 (
// Equation(s):
// \inst96|WideNor39~combout  = (!\inst96|WideNor35~1_combout ) # (!\inst96|WideNor12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|WideNor12~0_combout ),
	.datad(\inst96|WideNor35~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor39~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor39 .lut_mask = 16'h0FFF;
defparam \inst96|WideNor39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cycloneiii_lcell_comb \inst96|WideNor45~0 (
// Equation(s):
// \inst96|WideNor45~0_combout  = (!\inst11|inst4~q  & (\inst11|inst~q  & (\inst96|WideNor35~0_combout  & \inst11|inst3~q )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst~q ),
	.datac(\inst96|WideNor35~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor45~0 .lut_mask = 16'h4000;
defparam \inst96|WideNor45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneiii_lcell_comb \inst96|WideNor49 (
// Equation(s):
// \inst96|WideNor49~combout  = (!\inst96|WideNor45~0_combout ) # (!\inst96|WideNor12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|WideNor12~0_combout ),
	.datad(\inst96|WideNor45~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor49~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor49 .lut_mask = 16'h0FFF;
defparam \inst96|WideNor49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneiii_lcell_comb \inst96|IMUL~2 (
// Equation(s):
// \inst96|IMUL~2_combout  = (\inst96|WideNor54~combout  & (\inst96|WideNor44~combout  & (\inst96|WideNor39~combout  & \inst96|WideNor49~combout )))

	.dataa(\inst96|WideNor54~combout ),
	.datab(\inst96|WideNor44~combout ),
	.datac(\inst96|WideNor39~combout ),
	.datad(\inst96|WideNor49~combout ),
	.cin(gnd),
	.combout(\inst96|IMUL~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IMUL~2 .lut_mask = 16'h8000;
defparam \inst96|IMUL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneiii_lcell_comb \inst96|IMUL~4 (
// Equation(s):
// \inst96|IMUL~4_combout  = (\inst96|WideOr0~0_combout  & (\inst96|IMUL~2_combout  & \inst96|IMUL~3_combout ))

	.dataa(\inst96|WideOr0~0_combout ),
	.datab(\inst96|IMUL~2_combout ),
	.datac(\inst96|IMUL~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|IMUL~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IMUL~4 .lut_mask = 16'h8080;
defparam \inst96|IMUL~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le5a[8] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le5a [8] = (\inst6|inst|12~q  & (\inst7|inst|14~q  & (\inst7|inst|15~q  $ (\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout )))) # (!\inst6|inst|12~q  & (\inst7|inst|14~q  $ (((\inst7|inst|15~q  
// & \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout )))))

	.dataa(\inst7|inst|15~q ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1_combout ),
	.datac(\inst7|inst|14~q ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le5a [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[8] .lut_mask = 16'h6078;
defparam \inst|inst4|lpm_mult_component|auto_generated|le5a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~18 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  = (\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_2~17 )) # (!\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & (\inst|inst4|lpm_mult_component|auto_generated|op_2~17  & VCC)))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~17 ) # (GND))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~17 ))))
// \inst|inst4|lpm_mult_component|auto_generated|op_2~19  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout  & (\inst|inst4|lpm_mult_component|auto_generated|le5a [9] & !\inst|inst4|lpm_mult_component|auto_generated|op_2~17 )) 
// # (!\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|le5a [9]) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~17 ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le5a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~17 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~18 .lut_mask = 16'h694D;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_2~22 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_2~22_combout  = !\inst|inst4|lpm_mult_component|auto_generated|op_2~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_2~21 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_2~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~22 .lut_mask = 16'h0F0F;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[8] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [8] = (\inst6|inst|12~q  & \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout )

	.dataa(gnd),
	.datab(\inst6|inst|12~q ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [8]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[8] .lut_mask = 16'hCC00;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le6a[7] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le6a [7] = (\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & ((\inst6|inst|12~q ) # ((\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout  & \inst6|inst|13~q )))) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout  & (\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout  & (\inst6|inst|13~q )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3_combout ),
	.datac(\inst6|inst|13~q ),
	.datad(\inst6|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le6a [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[7] .lut_mask = 16'hEAC0;
defparam \inst|inst4|lpm_mult_component|auto_generated|le6a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~26 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~26_combout  = (\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~25  & 
// VCC)) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~25 )))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout  & 
// ((\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_5~25 )) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~25 ) # 
// (GND)))))
// \inst|inst4|lpm_mult_component|auto_generated|op_5~27  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout  & (!\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~25 )) # 
// (!\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout  & ((!\inst|inst4|lpm_mult_component|auto_generated|op_5~25 ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout ))))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~22_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~25 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~26_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~27 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~26 .lut_mask = 16'h9617;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~28 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~28_combout  = ((\inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout  $ (!\inst|inst4|lpm_mult_component|auto_generated|op_5~27 
// )))) # (GND)
// \inst|inst4|lpm_mult_component|auto_generated|op_5~29  = CARRY((\inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout ) # (!\inst|inst4|lpm_mult_component|auto_generated|op_5~27 
// ))) # (!\inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout  & !\inst|inst4|lpm_mult_component|auto_generated|op_5~27 )))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_2~20_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~27 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~28_combout ),
	.cout(\inst|inst4|lpm_mult_component|auto_generated|op_5~29 ));
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~28 .lut_mask = 16'h698E;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|op_5~30 (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|op_5~30_combout  = \inst|inst4|lpm_mult_component|auto_generated|op_1~26_combout  $ (\inst|inst4|lpm_mult_component|auto_generated|op_5~29  $ (\inst|inst4|lpm_mult_component|auto_generated|op_2~22_combout ))

	.dataa(\inst|inst4|lpm_mult_component|auto_generated|op_1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_2~22_combout ),
	.cin(\inst|inst4|lpm_mult_component|auto_generated|op_5~29 ),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|op_5~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~30 .lut_mask = 16'hA55A;
defparam \inst|inst4|lpm_mult_component|auto_generated|op_5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \inst7|inst1|12 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|12 .is_wysiwyg = "true";
defparam \inst7|inst1|12 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \inst6|inst1|12 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|12 .is_wysiwyg = "true";
defparam \inst6|inst1|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneiii_lcell_comb \inst|inst3|52~0 (
// Equation(s):
// \inst|inst3|52~0_combout  = (\inst6|inst1|12~q  & ((\inst7|inst1|12~q  & ((\inst|inst14|WideOr0~1_combout ))) # (!\inst7|inst1|12~q  & (\inst|inst14|WideOr1~0_combout ))))

	.dataa(\inst|inst14|WideOr1~0_combout ),
	.datab(\inst7|inst1|12~q ),
	.datac(\inst6|inst1|12~q ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3|52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|52~0 .lut_mask = 16'hE020;
defparam \inst|inst3|52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneiii_lcell_comb \inst|inst3|51~0 (
// Equation(s):
// \inst|inst3|51~0_combout  = (\inst7|inst1|12~q  & (((!\inst|inst14|WideOr3~2_combout  & !\inst96|SUBC~combout )))) # (!\inst7|inst1|12~q  & (!\inst|inst14|WideOr2~0_combout ))

	.dataa(\inst|inst14|WideOr2~0_combout ),
	.datab(\inst|inst14|WideOr3~2_combout ),
	.datac(\inst7|inst1|12~q ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst3|51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|51~0 .lut_mask = 16'h0535;
defparam \inst|inst3|51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneiii_lcell_comb \inst|inst3|77~0 (
// Equation(s):
// \inst|inst3|77~0_combout  = (\inst96|W_B~13_combout  & (\inst|inst3|52~0_combout  $ (((\inst|inst3|51~0_combout ) # (\inst6|inst1|12~q ))))) # (!\inst96|W_B~13_combout  & (((\inst6|inst1|12~q ))))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst|inst3|52~0_combout ),
	.datac(\inst|inst3|51~0_combout ),
	.datad(\inst6|inst1|12~q ),
	.cin(gnd),
	.combout(\inst|inst3|77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|77~0 .lut_mask = 16'h7728;
defparam \inst|inst3|77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneiii_lcell_comb \inst|inst5|11~0 (
// Equation(s):
// \inst|inst5|11~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~30_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst3|74~5_combout  $ (((!\inst|inst3|77~0_combout )))))

	.dataa(\inst|inst3|74~5_combout ),
	.datab(\inst96|IMUL~4_combout ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~30_combout ),
	.datad(\inst|inst3|77~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|11~0 .lut_mask = 16'hE2D1;
defparam \inst|inst5|11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneiii_lcell_comb \inst4|inst1|74~8 (
// Equation(s):
// \inst4|inst1|74~8_combout  = ((\inst4|inst1|74~4_combout  & ((\inst|inst5|11~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst96|ALU_BUS~combout ),
	.datab(\inst|inst5|11~0_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst1|74~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~8 .lut_mask = 16'hDF0F;
defparam \inst4|inst1|74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \inst11|insta (
	.clk(\inst96|IBUS_IR~combout ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|insta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|insta .is_wysiwyg = "true";
defparam \inst11|insta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneiii_lcell_comb \inst96|Equal11~0 (
// Equation(s):
// \inst96|Equal11~0_combout  = (!\inst11|inst2~q  & (!\inst11|inst4~q  & !\inst11|insta~q ))

	.dataa(\inst11|inst2~q ),
	.datab(gnd),
	.datac(\inst11|inst4~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal11~0 .lut_mask = 16'h0005;
defparam \inst96|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneiii_lcell_comb \inst96|Equal11~1 (
// Equation(s):
// \inst96|Equal11~1_combout  = (\inst11|inst1~q  & (\inst96|Equal11~0_combout  & !\inst11|inst~q ))

	.dataa(gnd),
	.datab(\inst11|inst1~q ),
	.datac(\inst96|Equal11~0_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal11~1 .lut_mask = 16'h00C0;
defparam \inst96|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneiii_lcell_comb \inst96|WideOr5~2 (
// Equation(s):
// \inst96|WideOr5~2_combout  = (\inst96|WideOr3~2_combout  & (\inst96|WideOr8~0_combout  & ((!\inst96|Equal11~1_combout ) # (!\inst96|WideNor3~4_combout ))))

	.dataa(\inst96|WideOr3~2_combout ),
	.datab(\inst96|WideNor3~4_combout ),
	.datac(\inst96|WideOr8~0_combout ),
	.datad(\inst96|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~2 .lut_mask = 16'h20A0;
defparam \inst96|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneiii_lcell_comb \inst96|WideNor19 (
// Equation(s):
// \inst96|WideNor19~combout  = (\inst11|inst1~q ) # ((\inst11|inst4~q ) # (!\inst96|WideNor9~3_combout ))

	.dataa(\inst11|inst1~q ),
	.datab(gnd),
	.datac(\inst11|inst4~q ),
	.datad(\inst96|WideNor9~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor19~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor19 .lut_mask = 16'hFAFF;
defparam \inst96|WideNor19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneiii_lcell_comb \inst96|WideNor9~0 (
// Equation(s):
// \inst96|WideNor9~0_combout  = (\inst12|inst2|SRC~q  & (\inst12|inst3|T [0] & (!\inst12|inst3|T [1] & !\inst12|inst2|DST~q )))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|WideNor9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor9~0 .lut_mask = 16'h0008;
defparam \inst96|WideNor9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneiii_lcell_comb \inst96|WideNor9~2 (
// Equation(s):
// \inst96|WideNor9~2_combout  = (!\inst12|inst3|T [4] & (\inst96|WideNor6~0_combout  & (\inst96|WideNor9~0_combout  & !\inst12|inst2|EXC~q )))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst96|WideNor6~0_combout ),
	.datac(\inst96|WideNor9~0_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|WideNor9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor9~2 .lut_mask = 16'h0040;
defparam \inst96|WideNor9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneiii_lcell_comb \inst96|WideNor10~0 (
// Equation(s):
// \inst96|WideNor10~0_combout  = (\inst96|WideNor9~1_combout  & (\inst96|WideNor9~2_combout  & (!\inst11|inst3~q  & \inst96|WideNor63~2_combout )))

	.dataa(\inst96|WideNor9~1_combout ),
	.datab(\inst96|WideNor9~2_combout ),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|WideNor63~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor10~0 .lut_mask = 16'h0800;
defparam \inst96|WideNor10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneiii_lcell_comb \inst96|WideOr9~0 (
// Equation(s):
// \inst96|WideOr9~0_combout  = (\inst11|inst4~q  $ (!\inst11|inst1~q )) # (!\inst96|WideNor10~0_combout )

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst1~q ),
	.datac(gnd),
	.datad(\inst96|WideNor10~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr9~0 .lut_mask = 16'h99FF;
defparam \inst96|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneiii_lcell_comb \inst96|WideOr20~1 (
// Equation(s):
// \inst96|WideOr20~1_combout  = (\inst96|WideNor78~combout  & (\inst96|WideOr5~2_combout  & (\inst96|WideNor19~combout  & \inst96|WideOr9~0_combout )))

	.dataa(\inst96|WideNor78~combout ),
	.datab(\inst96|WideOr5~2_combout ),
	.datac(\inst96|WideNor19~combout ),
	.datad(\inst96|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr20~1 .lut_mask = 16'h8000;
defparam \inst96|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cycloneiii_lcell_comb \inst96|Set_EXC~3 (
// Equation(s):
// \inst96|Set_EXC~3_combout  = (\inst12|inst3|T [1] & (\inst12|inst2|DST~q  & (\inst96|Equal11~2_combout  & \inst96|cnt [1])))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst96|Equal11~2_combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|Set_EXC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~3 .lut_mask = 16'h8000;
defparam \inst96|Set_EXC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cycloneiii_lcell_comb \inst96|Set_EXC~4 (
// Equation(s):
// \inst96|Set_EXC~4_combout  = (\inst12|inst3|T [2] & ((\inst96|Op_MOV3~combout ) # ((\inst12|inst3|T [3] & \inst96|Set_SRC~0_combout )))) # (!\inst12|inst3|T [2] & (\inst12|inst3|T [3] & (\inst96|Set_SRC~0_combout )))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst96|Set_SRC~0_combout ),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~4 .lut_mask = 16'hEAC0;
defparam \inst96|Set_EXC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneiii_lcell_comb \inst96|IBUS_RA~9 (
// Equation(s):
// \inst96|IBUS_RA~9_combout  = (!\inst12|inst3|T [0] & (!\inst11|inst1~q  & (!\inst11|insta~q  & \inst96|always0~5_combout )))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst11|inst1~q ),
	.datac(\inst11|insta~q ),
	.datad(\inst96|always0~5_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~9 .lut_mask = 16'h0100;
defparam \inst96|IBUS_RA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneiii_lcell_comb \inst96|Set_EXC~5 (
// Equation(s):
// \inst96|Set_EXC~5_combout  = (\inst96|cnt [2] & ((\inst96|Set_EXC~4_combout ) # ((\inst96|cnt [1] & \inst96|IBUS_RA~9_combout )))) # (!\inst96|cnt [2] & (\inst96|cnt [1] & ((\inst96|IBUS_RA~9_combout ))))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|Set_EXC~4_combout ),
	.datad(\inst96|IBUS_RA~9_combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~5 .lut_mask = 16'hECA0;
defparam \inst96|Set_EXC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cycloneiii_lcell_comb \inst96|Set_EXC~6 (
// Equation(s):
// \inst96|Set_EXC~6_combout  = (\inst96|Tset0~4_combout ) # ((\inst96|Set_EXC~3_combout ) # ((\inst12|inst2|SRC~q  & \inst96|Set_EXC~5_combout )))

	.dataa(\inst96|Tset0~4_combout ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst96|Set_EXC~3_combout ),
	.datad(\inst96|Set_EXC~5_combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~6 .lut_mask = 16'hFEFA;
defparam \inst96|Set_EXC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneiii_lcell_comb \inst96|Set_EXC (
// Equation(s):
// \inst96|Set_EXC~combout  = (!\inst12|inst5~combout  & ((\inst96|Set_EXC~2_combout ) # ((!\inst96|WideOr20~1_combout  & \inst96|Set_EXC~6_combout ))))

	.dataa(\inst96|Set_EXC~2_combout ),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|WideOr20~1_combout ),
	.datad(\inst96|Set_EXC~6_combout ),
	.cin(gnd),
	.combout(\inst96|Set_EXC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC .lut_mask = 16'h2322;
defparam \inst96|Set_EXC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneiii_lcell_comb \inst12|inst2|FI~0 (
// Equation(s):
// \inst12|inst2|FI~0_combout  = (!\inst96|Set_DST~combout  & (!\inst96|Set_SRC~combout  & !\inst96|Set_EXC~combout ))

	.dataa(gnd),
	.datab(\inst96|Set_DST~combout ),
	.datac(\inst96|Set_SRC~combout ),
	.datad(\inst96|Set_EXC~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|FI~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|FI~0 .lut_mask = 16'h0003;
defparam \inst12|inst2|FI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneiii_lcell_comb \inst12|inst2|SRC~0 (
// Equation(s):
// \inst12|inst2|SRC~0_combout  = (\Start~input_o ) # ((\inst96|Set_FI~6_combout ) # (!\inst12|inst2|FI~0_combout ))

	.dataa(\Start~input_o ),
	.datab(gnd),
	.datac(\inst12|inst2|FI~0_combout ),
	.datad(\inst96|Set_FI~6_combout ),
	.cin(gnd),
	.combout(\inst12|inst2|SRC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|SRC~0 .lut_mask = 16'hFFAF;
defparam \inst12|inst2|SRC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneiii_lcell_comb \inst12|inst2|EXC~0 (
// Equation(s):
// \inst12|inst2|EXC~0_combout  = (\Start~input_o  & (!\inst12|inst2|SRC~0_combout  & (\inst12|inst2|EXC~q ))) # (!\Start~input_o  & ((\inst96|Set_EXC~combout ) # ((!\inst12|inst2|SRC~0_combout  & \inst12|inst2|EXC~q ))))

	.dataa(\Start~input_o ),
	.datab(\inst12|inst2|SRC~0_combout ),
	.datac(\inst12|inst2|EXC~q ),
	.datad(\inst96|Set_EXC~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|EXC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|EXC~0 .lut_mask = 16'h7530;
defparam \inst12|inst2|EXC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N3
dffeas \inst12|inst2|EXC (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst2|EXC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst2|EXC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst2|EXC .is_wysiwyg = "true";
defparam \inst12|inst2|EXC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneiii_lcell_comb \inst96|WideNor4~2 (
// Equation(s):
// \inst96|WideNor4~2_combout  = (\inst96|WideNor4~1_combout  & (!\inst12|inst3|T [6] & (!\inst12|inst2|EXC~q  & !\inst12|inst3|T [4])))

	.dataa(\inst96|WideNor4~1_combout ),
	.datab(\inst12|inst3|T [6]),
	.datac(\inst12|inst2|EXC~q ),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|WideNor4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor4~2 .lut_mask = 16'h0002;
defparam \inst96|WideNor4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneiii_lcell_comb \inst96|WideNor2~1 (
// Equation(s):
// \inst96|WideNor2~1_combout  = (!\inst12|inst3|T [2] & (!\inst12|inst3|T [3] & (\inst96|WideNor4~2_combout  & \inst96|WideNor0~2_combout )))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst96|WideNor4~2_combout ),
	.datad(\inst96|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor2~1 .lut_mask = 16'h1000;
defparam \inst96|WideNor2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneiii_lcell_comb \inst96|temp[15]~3 (
// Equation(s):
// \inst96|temp[15]~3_combout  = (((!\inst96|Equal0~0_combout  & !\inst96|Equal4~3_combout )) # (!\inst96|Op_MOV1~0_combout )) # (!\inst96|WideNor2~1_combout )

	.dataa(\inst96|Equal0~0_combout ),
	.datab(\inst96|WideNor2~1_combout ),
	.datac(\inst96|Equal4~3_combout ),
	.datad(\inst96|Op_MOV1~0_combout ),
	.cin(gnd),
	.combout(\inst96|temp[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|temp[15]~3 .lut_mask = 16'h37FF;
defparam \inst96|temp[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneiii_lcell_comb \inst96|MAR_IBUS~0 (
// Equation(s):
// \inst96|MAR_IBUS~0_combout  = (\inst12|inst2|SRC~q  & (!\inst96|temp[15]~3_combout  & (!\inst12|inst3|T [0] & \inst96|cnt [0])))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst96|temp[15]~3_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|MAR_IBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MAR_IBUS~0 .lut_mask = 16'h0200;
defparam \inst96|MAR_IBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \inst9|inst1|16 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|16 .is_wysiwyg = "true";
defparam \inst9|inst1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneiii_lcell_comb \inst4|inst1|70~2 (
// Equation(s):
// \inst4|inst1|70~2_combout  = (\inst15|inst33|16~q  & (((\inst9|inst1|16~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst15|inst33|16~q  & (!\inst96|MAR_IBUS~0_combout  & ((\inst9|inst1|16~q ) # (!\inst96|RBL_IBUS~3_combout ))))

	.dataa(\inst15|inst33|16~q ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(\inst9|inst1|16~q ),
	.datad(\inst96|RBL_IBUS~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|70~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~2 .lut_mask = 16'hB0BB;
defparam \inst4|inst1|70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneiii_lcell_comb \inst4|inst1|70~3 (
// Equation(s):
// \inst4|inst1|70~3_combout  = (\inst4|inst1|70~2_combout  & ((\inst13|inst2|sub|110~q ) # (!\inst96|PC_IBUS~3_combout )))

	.dataa(\inst13|inst2|sub|110~q ),
	.datab(\inst4|inst1|70~2_combout ),
	.datac(\inst96|PC_IBUS~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst1|70~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~3 .lut_mask = 16'h8C8C;
defparam \inst4|inst1|70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \inst16|inst1|16 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|16 .is_wysiwyg = "true";
defparam \inst16|inst1|16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneiii_lcell_comb \inst4|inst1|70~4 (
// Equation(s):
// \inst4|inst1|70~4_combout  = (\inst4|inst1|70~1_combout  & (\inst4|inst1|70~3_combout  & ((\inst16|inst1|16~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst1|70~1_combout ),
	.datab(\inst4|inst1|70~3_combout ),
	.datac(\inst16|inst1|16~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|70~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~4 .lut_mask = 16'h8088;
defparam \inst4|inst1|70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneiii_lcell_comb \inst4|inst1|70~5 (
// Equation(s):
// \inst4|inst1|70~5_combout  = ((\inst4|inst1|70~4_combout  & ((\inst|inst5|26~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst4|inst1|70~4_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(\inst|inst5|26~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|70~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|70~5 .lut_mask = 16'hDD5D;
defparam \inst4|inst1|70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \inst11|inst4 (
	.clk(\inst96|IBUS_IR~combout ),
	.d(\inst4|inst1|70~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst4 .is_wysiwyg = "true";
defparam \inst11|inst4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneiii_lcell_comb \inst96|Equal13~1 (
// Equation(s):
// \inst96|Equal13~1_combout  = (\inst11|inst1~q  & (!\inst11|inst4~q  & \inst96|Equal13~0_combout ))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(gnd),
	.datad(\inst96|Equal13~0_combout ),
	.cin(gnd),
	.combout(\inst96|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal13~1 .lut_mask = 16'h2200;
defparam \inst96|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneiii_lcell_comb \inst96|DECAC~2 (
// Equation(s):
// \inst96|DECAC~2_combout  = (!\inst12|inst3|T [3] & !\inst12|inst3|T [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|DECAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|DECAC~2 .lut_mask = 16'h000F;
defparam \inst96|DECAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneiii_lcell_comb \inst96|Tplus1~7 (
// Equation(s):
// \inst96|Tplus1~7_combout  = (\inst96|Tplus1~3_combout  & (\inst96|Equal13~1_combout  & ((\inst12|inst3|T [4]) # (!\inst96|DECAC~2_combout ))))

	.dataa(\inst96|Tplus1~3_combout ),
	.datab(\inst12|inst3|T [4]),
	.datac(\inst96|Equal13~1_combout ),
	.datad(\inst96|DECAC~2_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~7 .lut_mask = 16'h80A0;
defparam \inst96|Tplus1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneiii_lcell_comb \inst96|Tplus1~19 (
// Equation(s):
// \inst96|Tplus1~19_combout  = (\inst12|inst2|DST~q  & (((\inst96|Equal11~2_combout ) # (\inst96|always0~6_combout )))) # (!\inst12|inst2|DST~q  & (\inst12|inst2|EXC~q  & ((\inst96|always0~6_combout ))))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst96|Equal11~2_combout ),
	.datad(\inst96|always0~6_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~19 .lut_mask = 16'hEEC0;
defparam \inst96|Tplus1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneiii_lcell_comb \inst96|Tplus1~8 (
// Equation(s):
// \inst96|Tplus1~8_combout  = (!\inst12|inst3|T [0] & (((\inst96|cnt [0] & \inst96|Tplus1~19_combout )) # (!\inst12|inst2|FI~q )))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst96|Tplus1~19_combout ),
	.datad(\inst12|inst2|FI~q ),
	.cin(gnd),
	.combout(\inst96|Tplus1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~8 .lut_mask = 16'h2033;
defparam \inst96|Tplus1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneiii_lcell_comb \inst96|Tplus1~5 (
// Equation(s):
// \inst96|Tplus1~5_combout  = (\inst12|inst3|T [1] & ((\inst96|cnt [2]) # ((\inst96|cnt [0] & !\inst12|inst3|T [0])))) # (!\inst12|inst3|T [1] & (\inst96|cnt [0] & ((!\inst12|inst3|T [0]))))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|cnt [2]),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|Tplus1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~5 .lut_mask = 16'hA0EC;
defparam \inst96|Tplus1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneiii_lcell_comb \inst96|Tplus1~6 (
// Equation(s):
// \inst96|Tplus1~6_combout  = (\inst96|Op_MOV3~combout  & (\inst12|inst2|SRC~q  & (\inst96|Tplus1~5_combout  & !\inst12|inst5~combout )))

	.dataa(\inst96|Op_MOV3~combout ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst96|Tplus1~5_combout ),
	.datad(\inst12|inst5~combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~6 .lut_mask = 16'h0080;
defparam \inst96|Tplus1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneiii_lcell_comb \inst96|Tplus1~18 (
// Equation(s):
// \inst96|Tplus1~18_combout  = (\inst96|Tplus1~17_combout ) # ((\inst96|Tplus1~7_combout ) # ((\inst96|Tplus1~8_combout ) # (\inst96|Tplus1~6_combout )))

	.dataa(\inst96|Tplus1~17_combout ),
	.datab(\inst96|Tplus1~7_combout ),
	.datac(\inst96|Tplus1~8_combout ),
	.datad(\inst96|Tplus1~6_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~18 .lut_mask = 16'hFFFE;
defparam \inst96|Tplus1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneiii_lcell_comb \inst96|always1~0 (
// Equation(s):
// \inst96|always1~0_combout  = (\inst96|Tset0~19_combout ) # ((!\inst12|inst5~combout  & (\inst96|Tplus1~18_combout  & \inst96|WideOr19~2_combout )))

	.dataa(\inst12|inst5~combout ),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst96|Tplus1~18_combout ),
	.datad(\inst96|WideOr19~2_combout ),
	.cin(gnd),
	.combout(\inst96|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|always1~0 .lut_mask = 16'hDCCC;
defparam \inst96|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \inst96|cnt[0] (
	.clk(\inst12|inst5~combout ),
	.d(\inst96|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst96|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst96|cnt[0] .is_wysiwyg = "true";
defparam \inst96|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneiii_lcell_comb \inst96|PCplus1~3 (
// Equation(s):
// \inst96|PCplus1~3_combout  = (!\inst96|Equal13~0_combout ) # (!\inst11|inst1~q )

	.dataa(\inst11|inst1~q ),
	.datab(\inst96|Equal13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|PCplus1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PCplus1~3 .lut_mask = 16'h7777;
defparam \inst96|PCplus1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneiii_lcell_comb \inst96|Set_SRC~1 (
// Equation(s):
// \inst96|Set_SRC~1_combout  = (\inst96|cnt [0] & (((\inst96|Op_MOV3~combout  & !\inst12|inst3|T [0])) # (!\inst96|PCplus1~3_combout )))

	.dataa(\inst96|Op_MOV3~combout ),
	.datab(\inst96|cnt [0]),
	.datac(\inst96|PCplus1~3_combout ),
	.datad(\inst12|inst3|T [0]),
	.cin(gnd),
	.combout(\inst96|Set_SRC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_SRC~1 .lut_mask = 16'h0C8C;
defparam \inst96|Set_SRC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneiii_lcell_comb \inst96|Set_SRC~2 (
// Equation(s):
// \inst96|Set_SRC~2_combout  = (!\inst96|cnt [1] & (\inst96|cnt [2] & (\inst12|inst3|T [4] & \inst96|Op_MOV1~combout )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|cnt [2]),
	.datac(\inst12|inst3|T [4]),
	.datad(\inst96|Op_MOV1~combout ),
	.cin(gnd),
	.combout(\inst96|Set_SRC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_SRC~2 .lut_mask = 16'h4000;
defparam \inst96|Set_SRC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneiii_lcell_comb \inst96|Set_SRC~3 (
// Equation(s):
// \inst96|Set_SRC~3_combout  = (\inst96|Set_SRC~1_combout ) # ((\inst96|Set_SRC~2_combout ) # ((\inst96|cnt [1] & \inst96|IMUL~5_combout )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|Set_SRC~1_combout ),
	.datac(\inst96|IMUL~5_combout ),
	.datad(\inst96|Set_SRC~2_combout ),
	.cin(gnd),
	.combout(\inst96|Set_SRC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_SRC~3 .lut_mask = 16'hFFEC;
defparam \inst96|Set_SRC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneiii_lcell_comb \inst96|WideNor2~0 (
// Equation(s):
// \inst96|WideNor2~0_combout  = (!\inst12|inst2|SRC~q  & \inst12|inst2|DST~q )

	.dataa(gnd),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst12|inst2|DST~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor2~0 .lut_mask = 16'h3030;
defparam \inst96|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneiii_lcell_comb \inst96|WideOr12~1 (
// Equation(s):
// \inst96|WideOr12~1_combout  = (((!\inst96|WideOr12~0_combout  & !\inst96|Equal3~0_combout )) # (!\inst96|WideNor2~0_combout )) # (!\inst96|WideNor2~1_combout )

	.dataa(\inst96|WideOr12~0_combout ),
	.datab(\inst96|WideNor2~1_combout ),
	.datac(\inst96|Equal3~0_combout ),
	.datad(\inst96|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~1 .lut_mask = 16'h37FF;
defparam \inst96|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneiii_lcell_comb \inst96|WideOr20~2 (
// Equation(s):
// \inst96|WideOr20~2_combout  = (\inst96|WideOr5~6_combout  & (\inst96|WideNor6~combout  & \inst96|WideOr12~1_combout ))

	.dataa(\inst96|WideOr5~6_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor6~combout ),
	.datad(\inst96|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr20~2 .lut_mask = 16'hA000;
defparam \inst96|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneiii_lcell_comb \inst96|Set_SRC (
// Equation(s):
// \inst96|Set_SRC~combout  = (\inst12|inst2|DST~q  & (\inst96|Set_SRC~3_combout  & (!\inst96|WideOr20~2_combout  & !\inst12|inst5~combout )))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst96|Set_SRC~3_combout ),
	.datac(\inst96|WideOr20~2_combout ),
	.datad(\inst12|inst5~combout ),
	.cin(gnd),
	.combout(\inst96|Set_SRC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_SRC .lut_mask = 16'h0008;
defparam \inst96|Set_SRC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneiii_lcell_comb \inst12|inst2|SRC~1 (
// Equation(s):
// \inst12|inst2|SRC~1_combout  = (\inst96|Set_SRC~combout  & !\inst96|Set_EXC~combout )

	.dataa(gnd),
	.datab(\inst96|Set_SRC~combout ),
	.datac(gnd),
	.datad(\inst96|Set_EXC~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|SRC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|SRC~1 .lut_mask = 16'h00CC;
defparam \inst12|inst2|SRC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N13
dffeas \inst12|inst2|SRC (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst2|SRC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Start~input_o ),
	.sload(gnd),
	.ena(\inst12|inst2|SRC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst2|SRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst2|SRC .is_wysiwyg = "true";
defparam \inst12|inst2|SRC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneiii_lcell_comb \inst96|WideNor7~2 (
// Equation(s):
// \inst96|WideNor7~2_combout  = (!\inst12|inst2|DST~q  & (\inst12|inst2|SRC~q  & \inst96|WideNor2~1_combout ))

	.dataa(\inst12|inst2|DST~q ),
	.datab(gnd),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst96|WideNor2~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor7~2 .lut_mask = 16'h5000;
defparam \inst96|WideNor7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneiii_lcell_comb \inst96|WideNor0~3 (
// Equation(s):
// \inst96|WideNor0~3_combout  = (\inst96|W_B~12_combout  & (!\inst12|inst3|T [5] & (!\inst12|inst2|FI~q  & !\inst12|inst2|EXC~q )))

	.dataa(\inst96|W_B~12_combout ),
	.datab(\inst12|inst3|T [5]),
	.datac(\inst12|inst2|FI~q ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor0~3 .lut_mask = 16'h0002;
defparam \inst96|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneiii_lcell_comb \inst96|WideNor0~4 (
// Equation(s):
// \inst96|WideNor0~4_combout  = (\inst96|WideNor11~1_combout  & (!\inst12|inst3|T [6] & (\inst96|WideNor0~3_combout  & !\inst12|inst3|T [7])))

	.dataa(\inst96|WideNor11~1_combout ),
	.datab(\inst12|inst3|T [6]),
	.datac(\inst96|WideNor0~3_combout ),
	.datad(\inst12|inst3|T [7]),
	.cin(gnd),
	.combout(\inst96|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor0~4 .lut_mask = 16'h0020;
defparam \inst96|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneiii_lcell_comb \inst96|WideNor0 (
// Equation(s):
// \inst96|WideNor0~combout  = (\inst12|inst3|T [1]) # ((\inst12|inst3|T [0]) # (!\inst96|WideNor0~4_combout ))

	.dataa(gnd),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor0 .lut_mask = 16'hFCFF;
defparam \inst96|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneiii_lcell_comb \inst96|WideOr14~1 (
// Equation(s):
// \inst96|WideOr14~1_combout  = (\inst96|WideOr14~0_combout  & (\inst96|WideNor0~combout  & ((!\inst96|WideNor7~2_combout ) # (!\inst96|Equal2~1_combout ))))

	.dataa(\inst96|WideOr14~0_combout ),
	.datab(\inst96|Equal2~1_combout ),
	.datac(\inst96|WideNor7~2_combout ),
	.datad(\inst96|WideNor0~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr14~1 .lut_mask = 16'h2A00;
defparam \inst96|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneiii_lcell_comb \inst96|WideNor27~2 (
// Equation(s):
// \inst96|WideNor27~2_combout  = (!\inst11|inst4~q  & (!\inst11|inst2~q  & (!\inst11|inst3~q  & \inst96|WideNor2~1_combout )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|WideNor2~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor27~2 .lut_mask = 16'h0100;
defparam \inst96|WideNor27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneiii_lcell_comb \inst96|WideNor27~3 (
// Equation(s):
// \inst96|WideNor27~3_combout  = (!\inst11|inst1~q  & (!\inst11|insta~q  & (\inst96|WideNor27~2_combout  & \inst11|inst~q )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|insta~q ),
	.datac(\inst96|WideNor27~2_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|WideNor27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor27~3 .lut_mask = 16'h1000;
defparam \inst96|WideNor27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneiii_lcell_comb \inst96|WideOr12~5 (
// Equation(s):
// \inst96|WideOr12~5_combout  = (\inst96|WideNor2~1_combout  & ((\inst96|WideOr12~4_combout ) # ((\inst96|Equal0~0_combout ) # (\inst96|WideNor55~2_combout ))))

	.dataa(\inst96|WideOr12~4_combout ),
	.datab(\inst96|Equal0~0_combout ),
	.datac(\inst96|WideNor55~2_combout ),
	.datad(\inst96|WideNor2~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~5 .lut_mask = 16'hFE00;
defparam \inst96|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneiii_lcell_comb \inst96|WideOr12~6 (
// Equation(s):
// \inst96|WideOr12~6_combout  = (\inst96|WideOr12~3_combout  & (((!\inst96|WideNor27~3_combout  & !\inst96|WideOr12~5_combout )) # (!\inst96|WideNor2~0_combout )))

	.dataa(\inst96|WideOr12~3_combout ),
	.datab(\inst96|WideNor27~3_combout ),
	.datac(\inst96|WideOr12~5_combout ),
	.datad(\inst96|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~6 .lut_mask = 16'h02AA;
defparam \inst96|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneiii_lcell_comb \inst96|WideOr17~3 (
// Equation(s):
// \inst96|WideOr17~3_combout  = (\inst96|WideNor71~combout  & ((!\inst96|WideNor11~2_combout ) # (!\inst96|Equal0~0_combout )))

	.dataa(\inst96|WideNor71~combout ),
	.datab(\inst96|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr17~3 .lut_mask = 16'h22AA;
defparam \inst96|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneiii_lcell_comb \inst96|WideNor75 (
// Equation(s):
// \inst96|WideNor75~combout  = ((\inst12|inst3|T [4]) # ((!\inst96|WideNor75~0_combout ) # (!\inst96|WideNor75~2_combout ))) # (!\inst12|inst3|T [1])

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst12|inst3|T [4]),
	.datac(\inst96|WideNor75~2_combout ),
	.datad(\inst96|WideNor75~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor75~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor75 .lut_mask = 16'hDFFF;
defparam \inst96|WideNor75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneiii_lcell_comb \inst96|WideOr19~0 (
// Equation(s):
// \inst96|WideOr19~0_combout  = (((!\inst96|temp[15]~3_combout ) # (!\inst96|WideOr7~1_combout )) # (!\inst96|WideNor75~combout )) # (!\inst96|WideNor76~combout )

	.dataa(\inst96|WideNor76~combout ),
	.datab(\inst96|WideNor75~combout ),
	.datac(\inst96|WideOr7~1_combout ),
	.datad(\inst96|temp[15]~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr19~0 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneiii_lcell_comb \inst96|WideNor62~0 (
// Equation(s):
// \inst96|WideNor62~0_combout  = (\inst96|WideNor6~0_combout  & (\inst96|WideNor69~2_combout  & (\inst96|Equal12~1_combout  & !\inst12|inst3|T [4])))

	.dataa(\inst96|WideNor6~0_combout ),
	.datab(\inst96|WideNor69~2_combout ),
	.datac(\inst96|Equal12~1_combout ),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|WideNor62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor62~0 .lut_mask = 16'h0080;
defparam \inst96|WideNor62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneiii_lcell_comb \inst96|WideNor63 (
// Equation(s):
// \inst96|WideNor63~combout  = (\inst12|inst3|T [2]) # ((!\inst96|WideNor62~0_combout ) # (!\inst12|inst3|T [3]))

	.dataa(gnd),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst96|WideNor62~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor63~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor63 .lut_mask = 16'hCFFF;
defparam \inst96|WideNor63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneiii_lcell_comb \inst96|WideOr19~1 (
// Equation(s):
// \inst96|WideOr19~1_combout  = (((\inst96|WideOr19~0_combout ) # (!\inst96|WideNor63~combout )) # (!\inst96|WideOr17~3_combout )) # (!\inst96|temp[40]~4_combout )

	.dataa(\inst96|temp[40]~4_combout ),
	.datab(\inst96|WideOr17~3_combout ),
	.datac(\inst96|WideOr19~0_combout ),
	.datad(\inst96|WideNor63~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr19~1 .lut_mask = 16'hF7FF;
defparam \inst96|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneiii_lcell_comb \inst96|WideOr19~2 (
// Equation(s):
// \inst96|WideOr19~2_combout  = (((\inst96|WideOr19~1_combout ) # (!\inst96|WideOr12~6_combout )) # (!\inst96|WideOr14~1_combout )) # (!\inst96|WideOr2~0_combout )

	.dataa(\inst96|WideOr2~0_combout ),
	.datab(\inst96|WideOr14~1_combout ),
	.datac(\inst96|WideOr12~6_combout ),
	.datad(\inst96|WideOr19~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr19~2 .lut_mask = 16'hFF7F;
defparam \inst96|WideOr19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneiii_lcell_comb \inst96|Tplus1 (
// Equation(s):
// \inst96|Tplus1~combout  = (\inst12|inst5~combout ) # ((!\inst96|Tplus1~18_combout ) # (!\inst96|WideOr19~2_combout ))

	.dataa(\inst12|inst5~combout ),
	.datab(gnd),
	.datac(\inst96|WideOr19~2_combout ),
	.datad(\inst96|Tplus1~18_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1 .lut_mask = 16'hAFFF;
defparam \inst96|Tplus1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneiii_lcell_comb \inst12|inst3|T~0 (
// Equation(s):
// \inst12|inst3|T~0_combout  = (!\Start~input_o  & (!\inst96|Tset0~19_combout  & ((\inst12|inst3|T [0]) # (!\inst96|Tplus1~combout ))))

	.dataa(\Start~input_o ),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|Tplus1~combout ),
	.cin(gnd),
	.combout(\inst12|inst3|T~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst3|T~0 .lut_mask = 16'h1011;
defparam \inst12|inst3|T~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N31
dffeas \inst12|inst3|T[0] (
	.clk(\inst12|inst5~combout ),
	.d(\inst12|inst3|T~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|T[0] .is_wysiwyg = "true";
defparam \inst12|inst3|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneiii_lcell_comb \inst96|WideNor1 (
// Equation(s):
// \inst96|WideNor1~combout  = ((!\inst12|inst3|T [1]) # (!\inst96|WideNor0~4_combout )) # (!\inst12|inst3|T [0])

	.dataa(gnd),
	.datab(\inst12|inst3|T [0]),
	.datac(\inst96|WideNor0~4_combout ),
	.datad(\inst12|inst3|T [1]),
	.cin(gnd),
	.combout(\inst96|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor1 .lut_mask = 16'h3FFF;
defparam \inst96|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneiii_lcell_comb \inst96|WideOr20 (
// Equation(s):
// \inst96|WideOr20~combout  = (((!\inst96|WideOr20~0_combout ) # (!\inst96|WideOr20~2_combout )) # (!\inst96|WideNor1~combout )) # (!\inst96|WideOr20~1_combout )

	.dataa(\inst96|WideOr20~1_combout ),
	.datab(\inst96|WideNor1~combout ),
	.datac(\inst96|WideOr20~2_combout ),
	.datad(\inst96|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr20 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneiii_lcell_comb \inst96|Tset0~8 (
// Equation(s):
// \inst96|Tset0~8_combout  = (\inst12|inst3|T [4] & ((\inst96|INCAC~3_combout ) # ((\inst96|Tplus1~2_combout  & \inst96|Op_MOV4~combout )))) # (!\inst12|inst3|T [4] & (((\inst96|Tplus1~2_combout  & \inst96|Op_MOV4~combout ))))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst96|INCAC~3_combout ),
	.datac(\inst96|Tplus1~2_combout ),
	.datad(\inst96|Op_MOV4~combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~8 .lut_mask = 16'hF888;
defparam \inst96|Tset0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneiii_lcell_comb \inst17|D_E (
// Equation(s):
// \inst17|D_E~combout  = (\inst12|inst2|DST~q ) # (\inst12|inst2|EXC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst17|D_E~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|D_E .lut_mask = 16'hFFF0;
defparam \inst17|D_E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneiii_lcell_comb \inst96|Tset0~6 (
// Equation(s):
// \inst96|Tset0~6_combout  = (!\inst12|inst3|T [0] & (\inst17|D_E~combout  & ((\inst96|Op_MOV3~combout ) # (\inst96|Equal14~0_combout ))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst17|D_E~combout ),
	.datac(\inst96|Op_MOV3~combout ),
	.datad(\inst96|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~6 .lut_mask = 16'h4440;
defparam \inst96|Tset0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneiii_lcell_comb \inst96|Tset0~7 (
// Equation(s):
// \inst96|Tset0~7_combout  = (\inst96|Equal13~1_combout  & ((\inst12|inst2|DST~q ) # ((\inst12|inst2|EXC~q  & \inst12|inst3|T [5]))))

	.dataa(\inst12|inst2|EXC~q ),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst12|inst3|T [5]),
	.datad(\inst96|Equal13~1_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~7 .lut_mask = 16'hEC00;
defparam \inst96|Tset0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneiii_lcell_comb \inst96|Tset0~9 (
// Equation(s):
// \inst96|Tset0~9_combout  = (\inst96|cnt [0] & ((\inst96|Tset0~8_combout ) # ((\inst96|Tset0~6_combout ) # (\inst96|Tset0~7_combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|Tset0~8_combout ),
	.datac(\inst96|Tset0~6_combout ),
	.datad(\inst96|Tset0~7_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~9 .lut_mask = 16'hAAA8;
defparam \inst96|Tset0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneiii_lcell_comb \inst96|Tset0~11 (
// Equation(s):
// \inst96|Tset0~11_combout  = (\inst96|cnt [1] & (\inst12|inst2|DST~q  & ((\inst96|Equal11~2_combout ) # (\inst96|always0~6_combout ))))

	.dataa(\inst96|Equal11~2_combout ),
	.datab(\inst96|cnt [1]),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|always0~6_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~11 .lut_mask = 16'hC080;
defparam \inst96|Tset0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneiii_lcell_comb \inst96|Tset0~12 (
// Equation(s):
// \inst96|Tset0~12_combout  = (\inst96|Tset0~9_combout ) # ((\inst12|inst3|T [1] & ((\inst96|Tset0~10_combout ) # (\inst96|Tset0~11_combout ))))

	.dataa(\inst96|Tset0~10_combout ),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|Tset0~9_combout ),
	.datad(\inst96|Tset0~11_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~12 .lut_mask = 16'hFCF8;
defparam \inst96|Tset0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneiii_lcell_comb \inst96|Tset0~18 (
// Equation(s):
// \inst96|Tset0~18_combout  = (\inst12|inst3|T [4] & ((\inst96|Equal12~1_combout ) # ((\inst96|Equal11~2_combout  & !\inst12|inst3|T [0])))) # (!\inst12|inst3|T [4] & (\inst96|Equal11~2_combout  & (!\inst12|inst3|T [0])))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst96|Equal11~2_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|Equal12~1_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~18 .lut_mask = 16'hAE0C;
defparam \inst96|Tset0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneiii_lcell_comb \inst96|Tset0~3 (
// Equation(s):
// \inst96|Tset0~3_combout  = (!\inst17|D_E~combout  & (!\inst11|inst4~q  & (!\inst11|inst~q  & \inst96|Equal2~0_combout )))

	.dataa(\inst17|D_E~combout ),
	.datab(\inst11|inst4~q ),
	.datac(\inst11|inst~q ),
	.datad(\inst96|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~3 .lut_mask = 16'h0100;
defparam \inst96|Tset0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneiii_lcell_comb \inst96|Tset0~4 (
// Equation(s):
// \inst96|Tset0~4_combout  = (\inst12|inst2|SRC~q  & (\inst96|cnt [1] & (!\inst12|inst3|T [0] & \inst96|Tset0~3_combout )))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst96|cnt [1]),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|Tset0~3_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~4 .lut_mask = 16'h0800;
defparam \inst96|Tset0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneiii_lcell_comb \inst96|Tset0~14 (
// Equation(s):
// \inst96|Tset0~14_combout  = (\inst12|inst3|T [4] & ((\inst12|inst2|DST~q ) # ((\inst12|inst3|T [3] & \inst12|inst2|SRC~q )))) # (!\inst12|inst3|T [4] & (\inst12|inst3|T [3] & (\inst12|inst2|SRC~q )))

	.dataa(\inst12|inst3|T [4]),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst12|inst2|DST~q ),
	.cin(gnd),
	.combout(\inst96|Tset0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~14 .lut_mask = 16'hEAC0;
defparam \inst96|Tset0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N8
cycloneiii_lcell_comb \inst96|Tset0~15 (
// Equation(s):
// \inst96|Tset0~15_combout  = (!\inst96|cnt [1] & ((\inst96|Tset0~2_combout ) # ((\inst96|Op_MOV1~combout  & \inst96|Tset0~14_combout ))))

	.dataa(\inst96|Tset0~2_combout ),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|Tset0~14_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~15 .lut_mask = 16'h3222;
defparam \inst96|Tset0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
cycloneiii_lcell_comb \inst96|Tset0~16 (
// Equation(s):
// \inst96|Tset0~16_combout  = (\inst96|Tset0~15_combout ) # ((\inst12|inst3|T [2] & (\inst12|inst2|SRC~q  & \inst96|Op_MOV3~combout )))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst96|Tset0~15_combout ),
	.datad(\inst96|Op_MOV3~combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~16 .lut_mask = 16'hF8F0;
defparam \inst96|Tset0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
cycloneiii_lcell_comb \inst96|Tset0~13 (
// Equation(s):
// \inst96|Tset0~13_combout  = (\inst12|inst2|SRC~q  & (\inst96|cnt [1] & ((\inst96|Equal13~1_combout ) # (\inst96|IBUS_RA~9_combout ))))

	.dataa(\inst96|Equal13~1_combout ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst96|cnt [1]),
	.datad(\inst96|IBUS_RA~9_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~13 .lut_mask = 16'hC080;
defparam \inst96|Tset0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
cycloneiii_lcell_comb \inst96|Tset0~17 (
// Equation(s):
// \inst96|Tset0~17_combout  = (\inst96|Tset0~4_combout ) # ((\inst96|Tset0~13_combout ) # ((\inst96|cnt [2] & \inst96|Tset0~16_combout )))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|Tset0~4_combout ),
	.datac(\inst96|Tset0~16_combout ),
	.datad(\inst96|Tset0~13_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~17 .lut_mask = 16'hFFEC;
defparam \inst96|Tset0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneiii_lcell_comb \inst96|Tset0~20 (
// Equation(s):
// \inst96|Tset0~20_combout  = (\inst96|Tset0~17_combout ) # ((\inst96|cnt [0] & (\inst12|inst2|EXC~q  & \inst96|Tset0~18_combout )))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst96|Tset0~18_combout ),
	.datad(\inst96|Tset0~17_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~20 .lut_mask = 16'hFF80;
defparam \inst96|Tset0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneiii_lcell_comb \inst96|Tset0~19 (
// Equation(s):
// \inst96|Tset0~19_combout  = (!\inst12|inst5~combout  & (\inst96|WideOr20~combout  & ((\inst96|Tset0~12_combout ) # (\inst96|Tset0~20_combout ))))

	.dataa(\inst12|inst5~combout ),
	.datab(\inst96|WideOr20~combout ),
	.datac(\inst96|Tset0~12_combout ),
	.datad(\inst96|Tset0~20_combout ),
	.cin(gnd),
	.combout(\inst96|Tset0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tset0~19 .lut_mask = 16'h4440;
defparam \inst96|Tset0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneiii_lcell_comb \inst96|cnt~0 (
// Equation(s):
// \inst96|cnt~0_combout  = (!\inst96|Tset0~19_combout  & (\inst96|Tplus1~combout  & \inst96|cnt [0]))

	.dataa(gnd),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst96|Tplus1~combout ),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|cnt~0 .lut_mask = 16'h3000;
defparam \inst96|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N31
dffeas \inst96|cnt[1] (
	.clk(\inst12|inst5~combout ),
	.d(\inst96|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst96|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst96|cnt[1] .is_wysiwyg = "true";
defparam \inst96|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cycloneiii_lcell_comb \inst96|MDR_IBUS (
// Equation(s):
// \inst96|MDR_IBUS~combout  = (!\inst96|cnt [1] & (\inst96|cnt [2] & \inst96|I_DBUS~0_combout ))

	.dataa(gnd),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|cnt [2]),
	.datad(\inst96|I_DBUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|MDR_IBUS~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MDR_IBUS .lut_mask = 16'h3000;
defparam \inst96|MDR_IBUS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
cycloneiii_lcell_comb \inst2|Reg_DX~40 (
// Equation(s):
// \inst2|Reg_DX~40_combout  = (\inst2|Equal13~4_combout  & (\inst4|inst1|73~5_combout )) # (!\inst2|Equal13~4_combout  & ((\inst96|W_B~13_combout  & (\inst4|inst1|73~5_combout )) # (!\inst96|W_B~13_combout  & ((\inst4|inst|73~6_combout )))))

	.dataa(\inst4|inst1|73~5_combout ),
	.datab(\inst2|Equal13~4_combout ),
	.datac(\inst4|inst|73~6_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~40 .lut_mask = 16'hAAB8;
defparam \inst2|Reg_DX~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y29_N27
dffeas \inst2|Reg_DX[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~40_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[14] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
cycloneiii_lcell_comb \inst2|Reg_CX~38 (
// Equation(s):
// \inst2|Reg_CX~38_combout  = (\inst2|Equal14~0_combout  & (((\inst4|inst1|73~5_combout )))) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|73~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|73~6_combout ))))

	.dataa(\inst4|inst|73~6_combout ),
	.datab(\inst2|Equal14~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst4|inst1|73~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~38 .lut_mask = 16'hFE02;
defparam \inst2|Reg_CX~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \inst2|Reg_CX[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~38_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[14] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \inst2|Reg_SP[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[14] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cycloneiii_lcell_comb \inst2|Rout~25 (
// Equation(s):
// \inst2|Rout~25_combout  = (\inst2|Rout[13]~19_combout  & (((!\inst2|Rout[13]~13_combout )))) # (!\inst2|Rout[13]~19_combout  & ((\inst2|Rout[13]~13_combout  & ((\inst2|Reg_SP [14]))) # (!\inst2|Rout[13]~13_combout  & (\inst2|Reg_CX [14]))))

	.dataa(\inst2|Rout[13]~19_combout ),
	.datab(\inst2|Reg_CX [14]),
	.datac(\inst2|Reg_SP [14]),
	.datad(\inst2|Rout[13]~13_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~25 .lut_mask = 16'h50EE;
defparam \inst2|Rout~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneiii_lcell_comb \inst2|Reg_BX~24 (
// Equation(s):
// \inst2|Reg_BX~24_combout  = (\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|73~6_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|73~5_combout ))

	.dataa(gnd),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(\inst4|inst1|73~5_combout ),
	.datad(\inst4|inst|73~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~24 .lut_mask = 16'hFC30;
defparam \inst2|Reg_BX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \inst2|Reg_BX[14] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~24_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[14] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cycloneiii_lcell_comb \inst2|Rout~26 (
// Equation(s):
// \inst2|Rout~26_combout  = (\inst2|Rout[13]~19_combout  & ((\inst2|Rout~25_combout  & ((\inst2|Reg_BX [14]))) # (!\inst2|Rout~25_combout  & (\inst2|Reg_DX [14])))) # (!\inst2|Rout[13]~19_combout  & (((\inst2|Rout~25_combout ))))

	.dataa(\inst2|Rout[13]~19_combout ),
	.datab(\inst2|Reg_DX [14]),
	.datac(\inst2|Rout~25_combout ),
	.datad(\inst2|Reg_BX [14]),
	.cin(gnd),
	.combout(\inst2|Rout~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~26 .lut_mask = 16'hF858;
defparam \inst2|Rout~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneiii_lcell_comb \inst2|Rout[13]~17 (
// Equation(s):
// \inst2|Rout[13]~17_combout  = (\inst2|Rout[13]~16_combout  & (\inst2|WideNor2~combout )) # (!\inst2|Rout[13]~16_combout  & ((\inst2|Rout[13]~15_combout )))

	.dataa(gnd),
	.datab(\inst2|Rout[13]~16_combout ),
	.datac(\inst2|WideNor2~combout ),
	.datad(\inst2|Rout[13]~15_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~17 .lut_mask = 16'hF3C0;
defparam \inst2|Rout[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cycloneiii_lcell_comb \inst2|Rout~31 (
// Equation(s):
// \inst2|Rout~31_combout  = (\inst2|Rout[13]~22_combout  & (((\inst2|Rout[13]~17_combout )))) # (!\inst2|Rout[13]~22_combout  & ((\inst2|Rout[13]~17_combout  & (\inst2|Rout~30_combout )) # (!\inst2|Rout[13]~17_combout  & ((\inst2|Rout [14])))))

	.dataa(\inst2|Rout~30_combout ),
	.datab(\inst2|Rout [14]),
	.datac(\inst2|Rout[13]~22_combout ),
	.datad(\inst2|Rout[13]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~31 .lut_mask = 16'hFA0C;
defparam \inst2|Rout~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cycloneiii_lcell_comb \inst2|Rout~32 (
// Equation(s):
// \inst2|Rout~32_combout  = (\inst2|Rout[13]~22_combout  & ((\inst2|Rout~31_combout  & (\inst2|Reg_AX [14])) # (!\inst2|Rout~31_combout  & ((\inst2|Rout~26_combout ))))) # (!\inst2|Rout[13]~22_combout  & (((\inst2|Rout~31_combout ))))

	.dataa(\inst2|Reg_AX [14]),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout~26_combout ),
	.datad(\inst2|Rout~31_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~32 .lut_mask = 16'hBBC0;
defparam \inst2|Rout~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N29
dffeas \inst2|Rout[14] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[14] .is_wysiwyg = "true";
defparam \inst2|Rout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneiii_lcell_comb \inst14|inst|27~0 (
// Equation(s):
// \inst14|inst|27~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst|73~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst|73~6_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst|73~2_combout ),
	.datac(\inst4|inst|73~6_combout ),
	.datad(\inst24|inst5|inst1|74~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|27~0 .lut_mask = 16'hD8FA;
defparam \inst14|inst|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N13
dffeas \inst14|inst2|13 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst|27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst2|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst2|13 .is_wysiwyg = "true";
defparam \inst14|inst2|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneiii_lcell_comb \inst24|inst|Dout[6]~2 (
// Equation(s):
// \inst24|inst|Dout[6]~2_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|73~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|73~2_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst5|inst1|73~2_combout ),
	.datad(\inst24|inst5|inst|73~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[6]~2 .lut_mask = 16'hF7D5;
defparam \inst24|inst|Dout[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y30_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[6]~2_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y28_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[6]~2_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y30_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[6]~2_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ADF00000000000000000FA9;
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a14~portadataout ) # 
// ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1])))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & 
// \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2 .lut_mask = 16'hCBC8;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a30~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a22~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a22~portadataout ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3 .lut_mask = 16'hF588;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneiii_lcell_comb \inst24|inst5|inst|73~1 (
// Equation(s):
// \inst24|inst5|inst|73~1_combout  = (\inst15|inst2|19~q  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout )) # (!\inst15|inst2|19~q  & ((\inst96|MAR_ABUS~5_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ))) # (!\inst96|MAR_ABUS~5_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.datab(\inst15|inst2|19~q ),
	.datac(\inst96|MAR_ABUS~5_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|73~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|73~1 .lut_mask = 16'hBA8A;
defparam \inst24|inst5|inst|73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneiii_lcell_comb \inst24|inst5|inst|73~2 (
// Equation(s):
// \inst24|inst5|inst|73~2_combout  = (\inst96|MRD~0_combout  & (\inst24|inst5|inst|73~1_combout  & ((\inst14|inst2|13~q ) # (!\inst96|MDR_DBUS~1_combout )))) # (!\inst96|MRD~0_combout  & ((\inst14|inst2|13~q ) # ((!\inst96|MDR_DBUS~1_combout ))))

	.dataa(\inst96|MRD~0_combout ),
	.datab(\inst14|inst2|13~q ),
	.datac(\inst24|inst5|inst|73~1_combout ),
	.datad(\inst96|MDR_DBUS~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|73~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|73~2 .lut_mask = 16'hC4F5;
defparam \inst24|inst5|inst|73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneiii_lcell_comb \inst24|inst|Dout[14]~3 (
// Equation(s):
// \inst24|inst|Dout[14]~3_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst|73~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst1|73~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst|always0~0_combout ),
	.datac(\inst24|inst5|inst1|73~2_combout ),
	.datad(\inst24|inst5|inst|73~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[14]~3 .lut_mask = 16'hFD75;
defparam \inst24|inst|Dout[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y18_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[14]~3_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y34_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[14]~3_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101700000000000000001505;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0])) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a14~portadataout )) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2 .lut_mask = 16'hD9C8;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y20_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[14]~3_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y21_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[14]~3_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a30~portadataout ))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a22~portadataout )))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2_combout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a22~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3 .lut_mask = 16'hEC64;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneiii_lcell_comb \inst24|inst5|inst1|73~1 (
// Equation(s):
// \inst24|inst5|inst1|73~1_combout  = (\inst96|MAR_ABUS~5_combout  & ((\inst15|inst2|19~q  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ))) # (!\inst15|inst2|19~q  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout )))) # (!\inst96|MAR_ABUS~5_combout  & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ))))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst15|inst2|19~q ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|73~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|73~1 .lut_mask = 16'hFD20;
defparam \inst24|inst5|inst1|73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneiii_lcell_comb \inst24|inst5|inst1|73~2 (
// Equation(s):
// \inst24|inst5|inst1|73~2_combout  = (\inst96|MRD~0_combout  & (\inst24|inst5|inst1|73~1_combout  & ((\inst14|inst33|13~q ) # (!\inst96|MDR_DBUS~1_combout )))) # (!\inst96|MRD~0_combout  & ((\inst14|inst33|13~q ) # ((!\inst96|MDR_DBUS~1_combout ))))

	.dataa(\inst96|MRD~0_combout ),
	.datab(\inst14|inst33|13~q ),
	.datac(\inst24|inst5|inst1|73~1_combout ),
	.datad(\inst96|MDR_DBUS~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|73~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|73~2 .lut_mask = 16'hC4F5;
defparam \inst24|inst5|inst1|73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneiii_lcell_comb \inst14|inst1|27~0 (
// Equation(s):
// \inst14|inst1|27~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|73~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|73~5_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|73~2_combout ),
	.datac(\inst24|inst5|inst1|74~5_combout ),
	.datad(\inst4|inst1|73~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|27~0 .lut_mask = 16'hDF8A;
defparam \inst14|inst1|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N21
dffeas \inst14|inst33|13 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|13 .is_wysiwyg = "true";
defparam \inst14|inst33|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneiii_lcell_comb \inst4|inst1|73~1 (
// Equation(s):
// \inst4|inst1|73~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [14] & ((\inst14|inst33|13~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst33|13~q )) # (!\inst96|MDR_IBUS~combout )))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst96|MDR_IBUS~combout ),
	.datac(\inst2|Rout [14]),
	.datad(\inst14|inst33|13~q ),
	.cin(gnd),
	.combout(\inst4|inst1|73~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~1 .lut_mask = 16'hF531;
defparam \inst4|inst1|73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \inst16|inst1|13 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|13 .is_wysiwyg = "true";
defparam \inst16|inst1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneiii_lcell_comb \inst4|inst1|73~4 (
// Equation(s):
// \inst4|inst1|73~4_combout  = (\inst4|inst1|73~3_combout  & (\inst4|inst1|73~1_combout  & ((\inst16|inst1|13~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst1|73~3_combout ),
	.datab(\inst4|inst1|73~1_combout ),
	.datac(\inst16|inst1|13~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|73~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~4 .lut_mask = 16'h8088;
defparam \inst4|inst1|73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \inst7|inst1|14 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|14 .is_wysiwyg = "true";
defparam \inst7|inst1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneiii_lcell_comb \inst|inst3|44~0 (
// Equation(s):
// \inst|inst3|44~0_combout  = (\inst7|inst1|14~q  & (!\inst|inst14|WideOr3~2_combout  & ((!\inst96|SUBC~combout )))) # (!\inst7|inst1|14~q  & (((!\inst|inst14|WideOr2~0_combout ))))

	.dataa(\inst|inst14|WideOr3~2_combout ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst7|inst1|14~q ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst3|44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|44~0 .lut_mask = 16'h0353;
defparam \inst|inst3|44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \inst6|inst1|14 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|14 .is_wysiwyg = "true";
defparam \inst6|inst1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneiii_lcell_comb \inst|inst3|44~1 (
// Equation(s):
// \inst|inst3|44~1_combout  = (\inst6|inst1|14~q ) # ((\inst96|W_B~11_combout  & (\inst|inst3|44~0_combout  & \inst96|WideOr7~combout )))

	.dataa(\inst96|W_B~11_combout ),
	.datab(\inst|inst3|44~0_combout ),
	.datac(\inst6|inst1|14~q ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|inst3|44~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|44~1 .lut_mask = 16'hF8F0;
defparam \inst|inst3|44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneiii_lcell_comb \inst|inst3|74~0 (
// Equation(s):
// \inst|inst3|74~0_combout  = ((!\inst|inst3|43~1_combout  & ((!\inst96|W_B~13_combout ) # (!\inst|inst3|47~0_combout )))) # (!\inst|inst3|44~1_combout )

	.dataa(\inst|inst3|47~0_combout ),
	.datab(\inst|inst3|43~1_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst|inst3|44~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3|74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~0 .lut_mask = 16'h13FF;
defparam \inst|inst3|74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneiii_lcell_comb \inst|inst3|74~2 (
// Equation(s):
// \inst|inst3|74~2_combout  = (!\inst|inst19~combout  & ((\inst|inst3|74~0_combout ) # ((\inst|inst3|74~1_combout  & \inst|inst|78~8_combout ))))

	.dataa(\inst|inst3|74~1_combout ),
	.datab(\inst|inst3|74~0_combout ),
	.datac(\inst|inst19~combout ),
	.datad(\inst|inst|78~8_combout ),
	.cin(gnd),
	.combout(\inst|inst3|74~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~2 .lut_mask = 16'h0E0C;
defparam \inst|inst3|74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \inst7|inst1|13 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|13 .is_wysiwyg = "true";
defparam \inst7|inst1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneiii_lcell_comb \inst|inst3|45~0 (
// Equation(s):
// \inst|inst3|45~0_combout  = (\inst7|inst1|13~q  & (!\inst|inst14|WideOr3~2_combout  & ((!\inst96|SUBC~combout )))) # (!\inst7|inst1|13~q  & (((!\inst|inst14|WideOr2~0_combout ))))

	.dataa(\inst|inst14|WideOr3~2_combout ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst7|inst1|13~q ),
	.datad(\inst96|SUBC~combout ),
	.cin(gnd),
	.combout(\inst|inst3|45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|45~0 .lut_mask = 16'h0353;
defparam \inst|inst3|45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N23
dffeas \inst6|inst1|13 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|13 .is_wysiwyg = "true";
defparam \inst6|inst1|13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneiii_lcell_comb \inst|inst3|45~1 (
// Equation(s):
// \inst|inst3|45~1_combout  = (\inst6|inst1|13~q ) # ((\inst96|W_B~11_combout  & (\inst|inst3|45~0_combout  & \inst96|WideOr7~combout )))

	.dataa(\inst96|W_B~11_combout ),
	.datab(\inst|inst3|45~0_combout ),
	.datac(\inst6|inst1|13~q ),
	.datad(\inst96|WideOr7~combout ),
	.cin(gnd),
	.combout(\inst|inst3|45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|45~1 .lut_mask = 16'hF8F0;
defparam \inst|inst3|45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneiii_lcell_comb \inst|inst3|74~3 (
// Equation(s):
// \inst|inst3|74~3_combout  = ((!\inst7|inst1|13~q  & !\inst|inst14|WideOr1~0_combout )) # (!\inst6|inst1|13~q )

	.dataa(gnd),
	.datab(\inst7|inst1|13~q ),
	.datac(\inst6|inst1|13~q ),
	.datad(\inst|inst14|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst3|74~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~3 .lut_mask = 16'h0F3F;
defparam \inst|inst3|74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneiii_lcell_comb \inst|inst3|74~4 (
// Equation(s):
// \inst|inst3|74~4_combout  = (\inst|inst3|74~3_combout ) # (((!\inst|inst14|WideOr0~1_combout  & \inst7|inst1|13~q )) # (!\inst96|W_B~13_combout ))

	.dataa(\inst|inst14|WideOr0~1_combout ),
	.datab(\inst|inst3|74~3_combout ),
	.datac(\inst7|inst1|13~q ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst|inst3|74~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|74~4 .lut_mask = 16'hDCFF;
defparam \inst|inst3|74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneiii_lcell_comb \inst|inst5|10~0 (
// Equation(s):
// \inst|inst5|10~0_combout  = \inst|inst3|45~1_combout  $ (!\inst|inst3|74~4_combout )

	.dataa(gnd),
	.datab(\inst|inst3|45~1_combout ),
	.datac(gnd),
	.datad(\inst|inst3|74~4_combout ),
	.cin(gnd),
	.combout(\inst|inst5|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|10~0 .lut_mask = 16'hCC33;
defparam \inst|inst5|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneiii_lcell_comb \inst|inst5|10~1 (
// Equation(s):
// \inst|inst5|10~1_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~28_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst3|74~2_combout  $ ((!\inst|inst5|10~0_combout ))))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst3|74~2_combout ),
	.datac(\inst|inst5|10~0_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~28_combout ),
	.cin(gnd),
	.combout(\inst|inst5|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|10~1 .lut_mask = 16'hEB41;
defparam \inst|inst5|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneiii_lcell_comb \inst4|inst1|73~5 (
// Equation(s):
// \inst4|inst1|73~5_combout  = ((\inst4|inst1|73~4_combout  & ((\inst|inst5|10~1_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst4|inst1|73~4_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(\inst|inst5|10~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|73~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~5 .lut_mask = 16'hDD5D;
defparam \inst4|inst1|73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N31
dffeas \inst11|inst1 (
	.clk(\inst96|IBUS_IR~combout ),
	.d(gnd),
	.asdata(\inst4|inst1|73~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst1 .is_wysiwyg = "true";
defparam \inst11|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneiii_lcell_comb \inst96|Equal12~1 (
// Equation(s):
// \inst96|Equal12~1_combout  = (\inst11|inst1~q  & (\inst96|Equal12~0_combout  & !\inst11|inst3~q ))

	.dataa(gnd),
	.datab(\inst11|inst1~q ),
	.datac(\inst96|Equal12~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal12~1 .lut_mask = 16'h00C0;
defparam \inst96|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneiii_lcell_comb \inst96|WideOr14 (
// Equation(s):
// \inst96|WideOr14~combout  = (((\inst96|Equal12~1_combout  & \inst96|WideNor11~2_combout )) # (!\inst96|WideNor63~combout )) # (!\inst96|WideOr14~1_combout )

	.dataa(\inst96|WideOr14~1_combout ),
	.datab(\inst96|Equal12~1_combout ),
	.datac(\inst96|WideNor11~2_combout ),
	.datad(\inst96|WideNor63~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr14 .lut_mask = 16'hD5FF;
defparam \inst96|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneiii_lcell_comb \inst96|PC_IBUS~2 (
// Equation(s):
// \inst96|PC_IBUS~2_combout  = (\inst12|inst3|T [0] & (\inst12|inst3|T [3] & ((\inst96|cnt [0])))) # (!\inst12|inst3|T [0] & ((\inst96|cnt [1]) # ((\inst12|inst3|T [3] & \inst96|cnt [0]))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst96|cnt [1]),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|PC_IBUS~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PC_IBUS~2 .lut_mask = 16'hDC50;
defparam \inst96|PC_IBUS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneiii_lcell_comb \inst96|PC_IBUS~3 (
// Equation(s):
// \inst96|PC_IBUS~3_combout  = (\inst96|WideOr14~combout  & ((\inst96|PC_IBUS~1_combout ) # ((\inst96|ALU_BUS~2_combout  & \inst96|PC_IBUS~2_combout ))))

	.dataa(\inst96|PC_IBUS~1_combout ),
	.datab(\inst96|WideOr14~combout ),
	.datac(\inst96|ALU_BUS~2_combout ),
	.datad(\inst96|PC_IBUS~2_combout ),
	.cin(gnd),
	.combout(\inst96|PC_IBUS~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|PC_IBUS~3 .lut_mask = 16'hC888;
defparam \inst96|PC_IBUS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N24
cycloneiii_lcell_comb \inst4|inst1|74~6 (
// Equation(s):
// \inst4|inst1|74~6_combout  = (\inst96|RBL_IBUS~3_combout ) # ((\inst96|MAR_IBUS~0_combout ) # (\inst96|SR_IBUS~1_combout ))

	.dataa(\inst96|RBL_IBUS~3_combout ),
	.datab(\inst96|MAR_IBUS~0_combout ),
	.datac(gnd),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~6 .lut_mask = 16'hFFEE;
defparam \inst4|inst1|74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N14
cycloneiii_lcell_comb \inst4|inst1|74~7 (
// Equation(s):
// \inst4|inst1|74~7_combout  = (\inst4|inst1|74~5_combout ) # ((\inst96|PC_IBUS~3_combout ) # ((\inst96|ALU_BUS~combout ) # (\inst4|inst1|74~6_combout )))

	.dataa(\inst4|inst1|74~5_combout ),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst96|ALU_BUS~combout ),
	.datad(\inst4|inst1|74~6_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~7 .lut_mask = 16'hFFFE;
defparam \inst4|inst1|74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N10
cycloneiii_lcell_comb \inst4|inst1|69~5 (
// Equation(s):
// \inst4|inst1|69~5_combout  = (\inst4|inst1|69~4_combout ) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|69~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|69~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|69~5 .lut_mask = 16'hAAFF;
defparam \inst4|inst1|69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N11
dffeas \inst11|inst (
	.clk(\inst96|IBUS_IR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst .is_wysiwyg = "true";
defparam \inst11|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneiii_lcell_comb \inst96|Equal11~2 (
// Equation(s):
// \inst96|Equal11~2_combout  = (\inst11|inst1~q  & (!\inst11|inst~q  & (\inst96|Equal11~0_combout  & !\inst11|inst3~q )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst~q ),
	.datac(\inst96|Equal11~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal11~2 .lut_mask = 16'h0020;
defparam \inst96|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneiii_lcell_comb \inst96|ALU_BUS~0 (
// Equation(s):
// \inst96|ALU_BUS~0_combout  = (\inst96|Tplus1~2_combout  & ((\inst96|Equal11~2_combout ) # ((\inst96|ADDC~0_combout  & \inst12|inst3|T [4])))) # (!\inst96|Tplus1~2_combout  & (((\inst96|ADDC~0_combout  & \inst12|inst3|T [4]))))

	.dataa(\inst96|Tplus1~2_combout ),
	.datab(\inst96|Equal11~2_combout ),
	.datac(\inst96|ADDC~0_combout ),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|ALU_BUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ALU_BUS~0 .lut_mask = 16'hF888;
defparam \inst96|ALU_BUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneiii_lcell_comb \inst96|WideNor76 (
// Equation(s):
// \inst96|WideNor76~combout  = (((!\inst96|WideNor4~2_combout ) # (!\inst96|WideNor4~0_combout )) # (!\inst96|WideNor9~0_combout )) # (!\inst96|Equal14~0_combout )

	.dataa(\inst96|Equal14~0_combout ),
	.datab(\inst96|WideNor9~0_combout ),
	.datac(\inst96|WideNor4~0_combout ),
	.datad(\inst96|WideNor4~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor76~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor76 .lut_mask = 16'h7FFF;
defparam \inst96|WideNor76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneiii_lcell_comb \inst96|WideOr6~2 (
// Equation(s):
// \inst96|WideOr6~2_combout  = (\inst96|temp[40]~4_combout  & (\inst96|WideNor76~combout  & \inst96|WideNor78~combout ))

	.dataa(\inst96|temp[40]~4_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor76~combout ),
	.datad(\inst96|WideNor78~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr6~2 .lut_mask = 16'hA000;
defparam \inst96|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneiii_lcell_comb \inst96|WideOr4 (
// Equation(s):
// \inst96|WideOr4~combout  = (((!\inst96|WideNor34~combout ) # (!\inst96|WideOr6~2_combout )) # (!\inst96|WideOr4~0_combout )) # (!\inst96|WideOr0~0_combout )

	.dataa(\inst96|WideOr0~0_combout ),
	.datab(\inst96|WideOr4~0_combout ),
	.datac(\inst96|WideOr6~2_combout ),
	.datad(\inst96|WideNor34~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr4 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneiii_lcell_comb \inst96|DECAC~4 (
// Equation(s):
// \inst96|DECAC~4_combout  = (\inst96|Equal13~1_combout  & (\inst12|inst2|EXC~q  & ((\inst12|inst3|T [3]) # (\inst12|inst3|T [1]))))

	.dataa(\inst12|inst3|T [3]),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|Equal13~1_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|DECAC~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|DECAC~4 .lut_mask = 16'hE000;
defparam \inst96|DECAC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneiii_lcell_comb \inst96|ALU_BUS~1 (
// Equation(s):
// \inst96|ALU_BUS~1_combout  = (!\inst96|DECAC~4_combout  & (!\inst96|INCAC~0_combout  & ((!\inst12|inst2|EXC~q ) # (!\inst96|IMUL~5_combout ))))

	.dataa(\inst96|IMUL~5_combout ),
	.datab(\inst96|DECAC~4_combout ),
	.datac(\inst96|INCAC~0_combout ),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|ALU_BUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ALU_BUS~1 .lut_mask = 16'h0103;
defparam \inst96|ALU_BUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneiii_lcell_comb \inst96|ALU_BUS (
// Equation(s):
// \inst96|ALU_BUS~combout  = (\inst96|cnt [0] & (\inst96|WideOr4~combout  & ((\inst96|ALU_BUS~0_combout ) # (!\inst96|ALU_BUS~1_combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|ALU_BUS~0_combout ),
	.datac(\inst96|WideOr4~combout ),
	.datad(\inst96|ALU_BUS~1_combout ),
	.cin(gnd),
	.combout(\inst96|ALU_BUS~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|ALU_BUS .lut_mask = 16'h80A0;
defparam \inst96|ALU_BUS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cycloneiii_lcell_comb \inst2|Rout[13]~2 (
// Equation(s):
// \inst2|Rout[13]~2_combout  = (!\inst2|Equal7~0_combout  & !\inst2|Equal8~0_combout )

	.dataa(\inst2|Equal7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~2 .lut_mask = 16'h0055;
defparam \inst2|Rout[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneiii_lcell_comb \inst2|Rout[13]~7 (
// Equation(s):
// \inst2|Rout[13]~7_combout  = (!\inst96|W_B~13_combout  & (!\inst2|Equal11~1_combout  & (\inst2|WideOr9~1_combout  & \inst2|Rout[13]~2_combout )))

	.dataa(\inst96|W_B~13_combout ),
	.datab(\inst2|Equal11~1_combout ),
	.datac(\inst2|WideOr9~1_combout ),
	.datad(\inst2|Rout[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~7 .lut_mask = 16'h1000;
defparam \inst2|Rout[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneiii_lcell_comb \inst2|Rout[13]~8 (
// Equation(s):
// \inst2|Rout[13]~8_combout  = (\inst2|Equal3~0_combout ) # ((\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~158_combout ) # (\inst2|Rout[13]~7_combout ))))

	.dataa(\inst2|Rout[13]~158_combout ),
	.datab(\inst2|Rout[13]~6_combout ),
	.datac(\inst2|Rout[13]~7_combout ),
	.datad(\inst2|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~8 .lut_mask = 16'hFFC8;
defparam \inst2|Rout[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneiii_lcell_comb \inst2|Rout[13]~9 (
// Equation(s):
// \inst2|Rout[13]~9_combout  = (\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout ) # (\inst96|W_B~13_combout )))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(gnd),
	.datac(\inst2|Rout[13]~8_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~9 .lut_mask = 16'hAAA0;
defparam \inst2|Rout[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N23
dffeas \inst2|Reg_DI[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[13] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneiii_lcell_comb \inst2|Rout[13]~3 (
// Equation(s):
// \inst2|Rout[13]~3_combout  = (\inst2|Equal8~0_combout ) # ((!\inst2|Equal7~0_combout  & \inst2|Equal6~1_combout ))

	.dataa(\inst2|Equal7~0_combout ),
	.datab(gnd),
	.datac(\inst2|Equal6~1_combout ),
	.datad(\inst2|Equal8~0_combout ),
	.cin(gnd),
	.combout(\inst2|Rout[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout[13]~3 .lut_mask = 16'hFF50;
defparam \inst2|Rout[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneiii_lcell_comb \inst2|Rout~33 (
// Equation(s):
// \inst2|Rout~33_combout  = (\inst2|Rout[13]~3_combout  & (((\inst2|Reg_CX [5]) # (!\inst2|Rout[13]~2_combout )))) # (!\inst2|Rout[13]~3_combout  & (\inst2|Reg_DX [5] & ((\inst2|Rout[13]~2_combout ))))

	.dataa(\inst2|Reg_DX [5]),
	.datab(\inst2|Rout[13]~3_combout ),
	.datac(\inst2|Reg_CX [5]),
	.datad(\inst2|Rout[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~33 .lut_mask = 16'hE2CC;
defparam \inst2|Rout~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneiii_lcell_comb \inst2|Rout~34 (
// Equation(s):
// \inst2|Rout~34_combout  = (\inst2|Rout~33_combout  & ((\inst2|Reg_AX [5]) # ((\inst2|Rout[13]~2_combout )))) # (!\inst2|Rout~33_combout  & (((\inst2|Reg_BX [5] & !\inst2|Rout[13]~2_combout ))))

	.dataa(\inst2|Reg_AX [5]),
	.datab(\inst2|Reg_BX [5]),
	.datac(\inst2|Rout~33_combout ),
	.datad(\inst2|Rout[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~34 .lut_mask = 16'hF0AC;
defparam \inst2|Rout~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneiii_lcell_comb \inst2|Rout~36 (
// Equation(s):
// \inst2|Rout~36_combout  = (\inst2|Rout~35_combout  & (((\inst2|Reg_DI [13])) # (!\inst2|Rout[13]~9_combout ))) # (!\inst2|Rout~35_combout  & (\inst2|Rout[13]~9_combout  & ((\inst2|Rout~34_combout ))))

	.dataa(\inst2|Rout~35_combout ),
	.datab(\inst2|Rout[13]~9_combout ),
	.datac(\inst2|Reg_DI [13]),
	.datad(\inst2|Rout~34_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~36 .lut_mask = 16'hE6A2;
defparam \inst2|Rout~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneiii_lcell_comb \inst2|Reg_BX~27 (
// Equation(s):
// \inst2|Reg_BX~27_combout  = (\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|72~6_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|72~5_combout ))

	.dataa(\inst4|inst1|72~5_combout ),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(gnd),
	.datad(\inst4|inst|72~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~27 .lut_mask = 16'hEE22;
defparam \inst2|Reg_BX~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \inst2|Reg_BX[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~27_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[13] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y30_N23
dffeas \inst2|Reg_SP[13] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[13] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cycloneiii_lcell_comb \inst2|Rout~37 (
// Equation(s):
// \inst2|Rout~37_combout  = (\inst2|Rout[13]~13_combout  & ((\inst2|Rout[13]~19_combout  & ((\inst2|Reg_DX [13]))) # (!\inst2|Rout[13]~19_combout  & (\inst2|Reg_SP [13])))) # (!\inst2|Rout[13]~13_combout  & (\inst2|Rout[13]~19_combout ))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_SP [13]),
	.datad(\inst2|Reg_DX [13]),
	.cin(gnd),
	.combout(\inst2|Rout~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~37 .lut_mask = 16'hEC64;
defparam \inst2|Rout~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cycloneiii_lcell_comb \inst2|Rout~38 (
// Equation(s):
// \inst2|Rout~38_combout  = (\inst2|Rout[13]~13_combout  & (((\inst2|Rout~37_combout )))) # (!\inst2|Rout[13]~13_combout  & ((\inst2|Rout~37_combout  & (\inst2|Reg_BX [13])) # (!\inst2|Rout~37_combout  & ((\inst2|Reg_CX [13])))))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Reg_BX [13]),
	.datac(\inst2|Rout~37_combout ),
	.datad(\inst2|Reg_CX [13]),
	.cin(gnd),
	.combout(\inst2|Rout~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~38 .lut_mask = 16'hE5E0;
defparam \inst2|Rout~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cycloneiii_lcell_comb \inst2|Rout~39 (
// Equation(s):
// \inst2|Rout~39_combout  = (\inst2|Rout[13]~17_combout  & (\inst2|Rout[13]~22_combout )) # (!\inst2|Rout[13]~17_combout  & ((\inst2|Rout[13]~22_combout  & ((\inst2|Rout~38_combout ))) # (!\inst2|Rout[13]~22_combout  & (\inst2|Rout [13]))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout [13]),
	.datad(\inst2|Rout~38_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~39 .lut_mask = 16'hDC98;
defparam \inst2|Rout~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cycloneiii_lcell_comb \inst2|Rout~40 (
// Equation(s):
// \inst2|Rout~40_combout  = (\inst2|Rout[13]~17_combout  & ((\inst2|Rout~39_combout  & ((\inst2|Reg_AX [13]))) # (!\inst2|Rout~39_combout  & (\inst2|Rout~36_combout )))) # (!\inst2|Rout[13]~17_combout  & (((\inst2|Rout~39_combout ))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout~36_combout ),
	.datac(\inst2|Rout~39_combout ),
	.datad(\inst2|Reg_AX [13]),
	.cin(gnd),
	.combout(\inst2|Rout~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~40 .lut_mask = 16'hF858;
defparam \inst2|Rout~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N31
dffeas \inst2|Rout[13] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[13] .is_wysiwyg = "true";
defparam \inst2|Rout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
cycloneiii_lcell_comb \inst14|inst1|31~0 (
// Equation(s):
// \inst14|inst1|31~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|72~2_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|72~5_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|72~2_combout ),
	.datac(\inst24|inst5|inst1|74~5_combout ),
	.datad(\inst4|inst1|72~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|31~0 .lut_mask = 16'hDF8A;
defparam \inst14|inst1|31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \inst14|inst33|14 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|14 .is_wysiwyg = "true";
defparam \inst14|inst33|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneiii_lcell_comb \inst4|inst1|72~1 (
// Equation(s):
// \inst4|inst1|72~1_combout  = (\inst96|R_IBUS~combout  & (\inst2|Rout [13] & ((\inst14|inst33|14~q ) # (!\inst96|MDR_IBUS~combout )))) # (!\inst96|R_IBUS~combout  & (((\inst14|inst33|14~q )) # (!\inst96|MDR_IBUS~combout )))

	.dataa(\inst96|R_IBUS~combout ),
	.datab(\inst96|MDR_IBUS~combout ),
	.datac(\inst2|Rout [13]),
	.datad(\inst14|inst33|14~q ),
	.cin(gnd),
	.combout(\inst4|inst1|72~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~1 .lut_mask = 16'hF531;
defparam \inst4|inst1|72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \inst16|inst1|14 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|72~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|14 .is_wysiwyg = "true";
defparam \inst16|inst1|14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneiii_lcell_comb \inst4|inst1|72~4 (
// Equation(s):
// \inst4|inst1|72~4_combout  = (\inst4|inst1|72~3_combout  & (\inst4|inst1|72~1_combout  & ((\inst16|inst1|14~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst1|72~3_combout ),
	.datab(\inst4|inst1|72~1_combout ),
	.datac(\inst16|inst1|14~q ),
	.datad(\inst96|SR_IBUS~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|72~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~4 .lut_mask = 16'h8088;
defparam \inst4|inst1|72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneiii_lcell_comb \inst|inst3|79 (
// Equation(s):
// \inst|inst3|79~combout  = (!\inst|inst19~combout  & (((!\inst|inst3|46~1_combout  & \inst|inst|78~8_combout )) # (!\inst|inst3|43~1_combout )))

	.dataa(\inst|inst3|46~1_combout ),
	.datab(\inst|inst|78~8_combout ),
	.datac(\inst|inst19~combout ),
	.datad(\inst|inst3|43~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3|79~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|79 .lut_mask = 16'h040F;
defparam \inst|inst3|79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneiii_lcell_comb \inst|inst5|6~0 (
// Equation(s):
// \inst|inst5|6~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~26_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst3|81~0_combout  $ (((!\inst|inst3|79~combout )))))

	.dataa(\inst|inst3|81~0_combout ),
	.datab(\inst96|IMUL~4_combout ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~26_combout ),
	.datad(\inst|inst3|79~combout ),
	.cin(gnd),
	.combout(\inst|inst5|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|6~0 .lut_mask = 16'hE2D1;
defparam \inst|inst5|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneiii_lcell_comb \inst4|inst1|72~5 (
// Equation(s):
// \inst4|inst1|72~5_combout  = ((\inst4|inst1|72~4_combout  & ((\inst|inst5|6~0_combout ) # (!\inst96|ALU_BUS~combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(\inst4|inst1|72~4_combout ),
	.datad(\inst|inst5|6~0_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|72~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~5 .lut_mask = 16'hF575;
defparam \inst4|inst1|72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N15
dffeas \inst11|inst2 (
	.clk(\inst96|IBUS_IR~combout ),
	.d(\inst4|inst1|72~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|inst2 .is_wysiwyg = "true";
defparam \inst11|inst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneiii_lcell_comb \inst96|Equal2~0 (
// Equation(s):
// \inst96|Equal2~0_combout  = (!\inst11|inst1~q  & (!\inst11|inst2~q  & (!\inst11|inst3~q  & \inst11|insta~q )))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst2~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst11|insta~q ),
	.cin(gnd),
	.combout(\inst96|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal2~0 .lut_mask = 16'h0100;
defparam \inst96|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneiii_lcell_comb \inst96|Equal4~3 (
// Equation(s):
// \inst96|Equal4~3_combout  = (\inst11|inst~q  & (\inst96|Equal2~0_combout  & \inst11|inst4~q ))

	.dataa(\inst11|inst~q ),
	.datab(gnd),
	.datac(\inst96|Equal2~0_combout ),
	.datad(\inst11|inst4~q ),
	.cin(gnd),
	.combout(\inst96|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Equal4~3 .lut_mask = 16'hA000;
defparam \inst96|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneiii_lcell_comb \inst96|WideOr11 (
// Equation(s):
// \inst96|WideOr11~combout  = ((\inst96|WideNor11~2_combout  & ((\inst96|Equal4~3_combout ) # (\inst96|Equal0~0_combout )))) # (!\inst96|WideOr11~2_combout )

	.dataa(\inst96|WideOr11~2_combout ),
	.datab(\inst96|Equal4~3_combout ),
	.datac(\inst96|Equal0~0_combout ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr11 .lut_mask = 16'hFD55;
defparam \inst96|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneiii_lcell_comb \inst96|SR_IBUS~0 (
// Equation(s):
// \inst96|SR_IBUS~0_combout  = (\inst96|Op_MOV4~combout ) # ((\inst96|Op_MOV1~combout ) # ((\inst96|always0~5_combout  & \inst96|always0~2_combout )))

	.dataa(\inst96|always0~5_combout ),
	.datab(\inst96|always0~2_combout ),
	.datac(\inst96|Op_MOV4~combout ),
	.datad(\inst96|Op_MOV1~combout ),
	.cin(gnd),
	.combout(\inst96|SR_IBUS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|SR_IBUS~0 .lut_mask = 16'hFFF8;
defparam \inst96|SR_IBUS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneiii_lcell_comb \inst96|SR_IBUS~1 (
// Equation(s):
// \inst96|SR_IBUS~1_combout  = (\inst96|Tplus1~2_combout  & (\inst96|WideOr11~combout  & (\inst96|cnt [0] & \inst96|SR_IBUS~0_combout )))

	.dataa(\inst96|Tplus1~2_combout ),
	.datab(\inst96|WideOr11~combout ),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|SR_IBUS~0_combout ),
	.cin(gnd),
	.combout(\inst96|SR_IBUS~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|SR_IBUS~1 .lut_mask = 16'h8000;
defparam \inst96|SR_IBUS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \inst16|inst1|12 (
	.clk(\inst96|IBUS_SR~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|12 .is_wysiwyg = "true";
defparam \inst16|inst1|12 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N5
dffeas \inst2|Reg_DI[15] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|74~8_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[15] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneiii_lcell_comb \inst2|Reg_AX~39 (
// Equation(s):
// \inst2|Reg_AX~39_combout  = (\inst2|Equal16~0_combout  & (((\inst4|inst|74~6_combout )))) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & (\inst4|inst1|74~8_combout )) # (!\inst96|W_B~13_combout  & ((\inst4|inst|74~6_combout )))))

	.dataa(\inst2|Equal16~0_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst4|inst1|74~8_combout ),
	.datad(\inst4|inst|74~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~39 .lut_mask = 16'hFB40;
defparam \inst2|Reg_AX~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \inst2|Reg_AX[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~39_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[7] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cycloneiii_lcell_comb \inst2|Reg_DX~37 (
// Equation(s):
// \inst2|Reg_DX~37_combout  = (\inst2|Equal13~4_combout  & (((\inst4|inst|74~6_combout )))) # (!\inst2|Equal13~4_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|74~8_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|74~6_combout ))))

	.dataa(\inst2|Equal13~4_combout ),
	.datab(\inst96|W_B~13_combout ),
	.datac(\inst4|inst|74~6_combout ),
	.datad(\inst4|inst1|74~8_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~37 .lut_mask = 16'hF4B0;
defparam \inst2|Reg_DX~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \inst2|Reg_DX[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~37_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[7] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneiii_lcell_comb \inst2|Reg_CX~36 (
// Equation(s):
// \inst2|Reg_CX~36_combout  = (\inst2|Equal14~0_combout  & (\inst4|inst|74~6_combout )) # (!\inst2|Equal14~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|74~8_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|74~6_combout ))))

	.dataa(\inst4|inst|74~6_combout ),
	.datab(\inst2|Equal14~0_combout ),
	.datac(\inst96|W_B~13_combout ),
	.datad(\inst4|inst1|74~8_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~36 .lut_mask = 16'hBA8A;
defparam \inst2|Reg_CX~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \inst2|Reg_CX[7] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~36_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[7] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneiii_lcell_comb \inst2|Rout~4 (
// Equation(s):
// \inst2|Rout~4_combout  = (\inst2|Rout[13]~2_combout  & ((\inst2|Rout[13]~3_combout  & ((\inst2|Reg_CX [7]))) # (!\inst2|Rout[13]~3_combout  & (\inst2|Reg_DX [7])))) # (!\inst2|Rout[13]~2_combout  & (((\inst2|Rout[13]~3_combout ))))

	.dataa(\inst2|Rout[13]~2_combout ),
	.datab(\inst2|Reg_DX [7]),
	.datac(\inst2|Reg_CX [7]),
	.datad(\inst2|Rout[13]~3_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~4 .lut_mask = 16'hF588;
defparam \inst2|Rout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cycloneiii_lcell_comb \inst2|Rout~5 (
// Equation(s):
// \inst2|Rout~5_combout  = (\inst2|Rout[13]~2_combout  & (((\inst2|Rout~4_combout )))) # (!\inst2|Rout[13]~2_combout  & ((\inst2|Rout~4_combout  & ((\inst2|Reg_AX [7]))) # (!\inst2|Rout~4_combout  & (\inst2|Reg_BX [7]))))

	.dataa(\inst2|Reg_BX [7]),
	.datab(\inst2|Reg_AX [7]),
	.datac(\inst2|Rout[13]~2_combout ),
	.datad(\inst2|Rout~4_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~5 .lut_mask = 16'hFC0A;
defparam \inst2|Rout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneiii_lcell_comb \inst2|Rout~11 (
// Equation(s):
// \inst2|Rout~11_combout  = (\inst2|Rout~10_combout  & (((\inst2|Reg_DI [15])) # (!\inst2|Rout[13]~9_combout ))) # (!\inst2|Rout~10_combout  & (\inst2|Rout[13]~9_combout  & ((\inst2|Rout~5_combout ))))

	.dataa(\inst2|Rout~10_combout ),
	.datab(\inst2|Rout[13]~9_combout ),
	.datac(\inst2|Reg_DI [15]),
	.datad(\inst2|Rout~5_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~11 .lut_mask = 16'hE6A2;
defparam \inst2|Rout~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cycloneiii_lcell_comb \inst2|Rout~23 (
// Equation(s):
// \inst2|Rout~23_combout  = (\inst2|Rout[13]~22_combout  & ((\inst2|Rout~21_combout ) # ((\inst2|Rout[13]~17_combout )))) # (!\inst2|Rout[13]~22_combout  & (((!\inst2|Rout[13]~17_combout  & \inst2|Rout [15]))))

	.dataa(\inst2|Rout~21_combout ),
	.datab(\inst2|Rout[13]~22_combout ),
	.datac(\inst2|Rout[13]~17_combout ),
	.datad(\inst2|Rout [15]),
	.cin(gnd),
	.combout(\inst2|Rout~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~23 .lut_mask = 16'hCBC8;
defparam \inst2|Rout~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cycloneiii_lcell_comb \inst2|Rout~24 (
// Equation(s):
// \inst2|Rout~24_combout  = (\inst2|Rout[13]~17_combout  & ((\inst2|Rout~23_combout  & ((\inst2|Reg_AX [15]))) # (!\inst2|Rout~23_combout  & (\inst2|Rout~11_combout )))) # (!\inst2|Rout[13]~17_combout  & (((\inst2|Rout~23_combout ))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout~11_combout ),
	.datac(\inst2|Rout~23_combout ),
	.datad(\inst2|Reg_AX [15]),
	.cin(gnd),
	.combout(\inst2|Rout~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~24 .lut_mask = 16'hF858;
defparam \inst2|Rout~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N17
dffeas \inst2|Rout[15] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[15] .is_wysiwyg = "true";
defparam \inst2|Rout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneiii_lcell_comb \inst14|inst1|26~0 (
// Equation(s):
// \inst14|inst1|26~0_combout  = (\inst96|I_DBUS~1_combout  & ((\inst24|inst5|inst1|74~4_combout ) # ((!\inst24|inst5|inst1|74~5_combout )))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|74~8_combout ))))

	.dataa(\inst24|inst5|inst1|74~4_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst4|inst1|74~8_combout ),
	.datad(\inst96|I_DBUS~1_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|26~0 .lut_mask = 16'hBBF0;
defparam \inst14|inst1|26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \inst14|inst33|12 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|12 .is_wysiwyg = "true";
defparam \inst14|inst33|12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneiii_lcell_comb \inst4|inst1|74~1 (
// Equation(s):
// \inst4|inst1|74~1_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst33|12~q  & ((\inst2|Rout [15]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & (((\inst2|Rout [15])) # (!\inst96|R_IBUS~combout )))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst96|R_IBUS~combout ),
	.datac(\inst2|Rout [15]),
	.datad(\inst14|inst33|12~q ),
	.cin(gnd),
	.combout(\inst4|inst1|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~1 .lut_mask = 16'hF351;
defparam \inst4|inst1|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneiii_lcell_comb \inst4|inst1|74~4 (
// Equation(s):
// \inst4|inst1|74~4_combout  = (\inst4|inst1|74~3_combout  & (\inst4|inst1|74~1_combout  & ((\inst16|inst1|12~q ) # (!\inst96|SR_IBUS~1_combout ))))

	.dataa(\inst4|inst1|74~3_combout ),
	.datab(\inst96|SR_IBUS~1_combout ),
	.datac(\inst16|inst1|12~q ),
	.datad(\inst4|inst1|74~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~4 .lut_mask = 16'hA200;
defparam \inst4|inst1|74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneiii_lcell_comb \inst4|inst1|74~9 (
// Equation(s):
// \inst4|inst1|74~9_combout  = (\inst4|inst1|74~4_combout  & ((\inst|inst5|11~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst4|inst1|74~4_combout ),
	.datab(\inst|inst5|11~0_combout ),
	.datac(gnd),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst1|74~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|74~9 .lut_mask = 16'h88AA;
defparam \inst4|inst1|74~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N18
cycloneiii_lcell_comb \inst4|inst1|73~6 (
// Equation(s):
// \inst4|inst1|73~6_combout  = (\inst4|inst1|73~4_combout  & ((\inst|inst5|10~1_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst4|inst1|73~4_combout ),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(gnd),
	.datad(\inst|inst5|10~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|73~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|73~6 .lut_mask = 16'hAA22;
defparam \inst4|inst1|73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneiii_lcell_comb \inst4|inst1|72~6 (
// Equation(s):
// \inst4|inst1|72~6_combout  = (\inst4|inst1|72~4_combout  & ((\inst|inst5|6~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst|inst5|6~0_combout ),
	.datab(\inst4|inst1|72~4_combout ),
	.datac(gnd),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst1|72~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|72~6 .lut_mask = 16'h88CC;
defparam \inst4|inst1|72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneiii_lcell_comb \inst24|inst5|inst|69~1 (
// Equation(s):
// \inst24|inst5|inst|69~1_combout  = ((\inst15|inst11|1~1_combout  & (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout )) # (!\inst15|inst11|1~1_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout )))) # (!\inst96|MRD~0_combout )

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.datab(\inst96|MRD~0_combout ),
	.datac(\inst15|inst11|1~1_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|69~1 .lut_mask = 16'hBFB3;
defparam \inst24|inst5|inst|69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneiii_lcell_comb \inst24|inst5|inst|69~2 (
// Equation(s):
// \inst24|inst5|inst|69~2_combout  = (\inst24|inst5|inst|69~1_combout  & ((\inst14|inst2|17~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst14|inst2|17~q ),
	.datab(gnd),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst|69~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|69~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|69~2 .lut_mask = 16'hAF00;
defparam \inst24|inst5|inst|69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneiii_lcell_comb \inst24|inst|Dout[2]~10 (
// Equation(s):
// \inst24|inst|Dout[2]~10_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|69~2_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|69~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst5|inst1|74~5_combout ),
	.datab(\inst24|inst5|inst|69~2_combout ),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst24|inst5|inst1|69~2_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[2]~10 .lut_mask = 16'hFD5D;
defparam \inst24|inst|Dout[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y41_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[2]~10_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y43_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[2]~10_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y34_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[2]~10_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y35_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[2]~10_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037300000000000000002021;
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]) # 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a10~portadataout )))) # (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10 .lut_mask = 16'hB9A8;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a26~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a18~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a26~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11 .lut_mask = 16'hF588;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneiii_lcell_comb \inst24|inst5|inst1|69~1 (
// Equation(s):
// \inst24|inst5|inst1|69~1_combout  = ((\inst15|inst11|1~1_combout  & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ))) # (!\inst15|inst11|1~1_combout  & 
// (\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ))) # (!\inst96|MRD~0_combout )

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.datab(\inst96|MRD~0_combout ),
	.datac(\inst15|inst11|1~1_combout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|69~1 .lut_mask = 16'hFB3B;
defparam \inst24|inst5|inst1|69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneiii_lcell_comb \inst24|inst5|inst1|69~2 (
// Equation(s):
// \inst24|inst5|inst1|69~2_combout  = (\inst24|inst5|inst1|69~1_combout  & ((\inst14|inst33|17~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(gnd),
	.datab(\inst14|inst33|17~q ),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst1|69~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|69~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|69~2 .lut_mask = 16'hCF00;
defparam \inst24|inst5|inst1|69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneiii_lcell_comb \inst14|inst1|10~0 (
// Equation(s):
// \inst14|inst1|10~0_combout  = (\inst96|I_DBUS~1_combout  & (((\inst24|inst5|inst1|69~2_combout )) # (!\inst24|inst5|inst1|74~5_combout ))) # (!\inst96|I_DBUS~1_combout  & (((\inst4|inst1|69~5_combout ))))

	.dataa(\inst96|I_DBUS~1_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst1|69~2_combout ),
	.datad(\inst4|inst1|69~5_combout ),
	.cin(gnd),
	.combout(\inst14|inst1|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst1|10~0 .lut_mask = 16'hF7A2;
defparam \inst14|inst1|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \inst14|inst33|17 (
	.clk(\inst96|BUS_MDR~clkctrl_outclk ),
	.d(\inst14|inst1|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst33|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst33|17 .is_wysiwyg = "true";
defparam \inst14|inst33|17 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \inst2|Reg_SI[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SI [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SI[10] .is_wysiwyg = "true";
defparam \inst2|Reg_SI[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N2
cycloneiii_lcell_comb \inst2|Reg_BP[10]~feeder (
// Equation(s):
// \inst2|Reg_BP[10]~feeder_combout  = \inst4|inst1|69~5_combout 

	.dataa(\inst4|inst1|69~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_BP[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BP[10]~feeder .lut_mask = 16'hAAAA;
defparam \inst2|Reg_BP[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N3
dffeas \inst2|Reg_BP[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BP[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[10] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneiii_lcell_comb \inst2|Rout~61 (
// Equation(s):
// \inst2|Rout~61_combout  = (\inst2|Rout[13]~6_combout  & (\inst2|Rout[13]~8_combout )) # (!\inst2|Rout[13]~6_combout  & ((\inst2|Rout[13]~8_combout  & ((\inst2|Reg_BP [10]))) # (!\inst2|Rout[13]~8_combout  & (\inst2|Reg_SI [10]))))

	.dataa(\inst2|Rout[13]~6_combout ),
	.datab(\inst2|Rout[13]~8_combout ),
	.datac(\inst2|Reg_SI [10]),
	.datad(\inst2|Reg_BP [10]),
	.cin(gnd),
	.combout(\inst2|Rout~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~61 .lut_mask = 16'hDC98;
defparam \inst2|Rout~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \inst2|Reg_DI[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[10] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneiii_lcell_comb \inst2|Reg_CX~45 (
// Equation(s):
// \inst2|Reg_CX~45_combout  = ((\inst2|Reg_CX[12]~28_combout  & ((\inst4|inst1|69~4_combout ))) # (!\inst2|Reg_CX[12]~28_combout  & (\inst4|inst|69~5_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~28_combout ),
	.datab(\inst4|inst|69~5_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst1|69~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~45 .lut_mask = 16'hEF4F;
defparam \inst2|Reg_CX~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \inst2|Reg_CX[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~45_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[2] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneiii_lcell_comb \inst2|Reg_BX~33 (
// Equation(s):
// \inst2|Reg_BX~33_combout  = ((\inst2|Reg_BX[15]~16_combout  & (\inst4|inst1|69~4_combout )) # (!\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst|69~5_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(\inst4|inst1|69~4_combout ),
	.datac(\inst4|inst|69~5_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~33 .lut_mask = 16'hD8FF;
defparam \inst2|Reg_BX~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \inst2|Reg_BX[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~33_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[2] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneiii_lcell_comb \inst2|Rout~59 (
// Equation(s):
// \inst2|Rout~59_combout  = (\inst2|Rout[13]~2_combout  & (\inst2|Reg_DX [2] & (!\inst2|Rout[13]~3_combout ))) # (!\inst2|Rout[13]~2_combout  & (((\inst2|Rout[13]~3_combout ) # (\inst2|Reg_BX [2]))))

	.dataa(\inst2|Reg_DX [2]),
	.datab(\inst2|Rout[13]~2_combout ),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Reg_BX [2]),
	.cin(gnd),
	.combout(\inst2|Rout~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~59 .lut_mask = 16'h3B38;
defparam \inst2|Rout~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneiii_lcell_comb \inst2|Rout~60 (
// Equation(s):
// \inst2|Rout~60_combout  = (\inst2|Rout[13]~3_combout  & ((\inst2|Rout~59_combout  & (\inst2|Reg_AX [2])) # (!\inst2|Rout~59_combout  & ((\inst2|Reg_CX [2]))))) # (!\inst2|Rout[13]~3_combout  & (((\inst2|Rout~59_combout ))))

	.dataa(\inst2|Reg_AX [2]),
	.datab(\inst2|Reg_CX [2]),
	.datac(\inst2|Rout[13]~3_combout ),
	.datad(\inst2|Rout~59_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~60 .lut_mask = 16'hAFC0;
defparam \inst2|Rout~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneiii_lcell_comb \inst2|Rout~62 (
// Equation(s):
// \inst2|Rout~62_combout  = (\inst2|Rout[13]~9_combout  & ((\inst2|Rout~61_combout  & (\inst2|Reg_DI [10])) # (!\inst2|Rout~61_combout  & ((\inst2|Rout~60_combout ))))) # (!\inst2|Rout[13]~9_combout  & (\inst2|Rout~61_combout ))

	.dataa(\inst2|Rout[13]~9_combout ),
	.datab(\inst2|Rout~61_combout ),
	.datac(\inst2|Reg_DI [10]),
	.datad(\inst2|Rout~60_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~62 .lut_mask = 16'hE6C4;
defparam \inst2|Rout~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneiii_lcell_comb \inst2|Rout~63 (
// Equation(s):
// \inst2|Rout~63_combout  = (\inst2|Rout[13]~17_combout  & (((\inst2|Rout[13]~22_combout ) # (\inst2|Rout~62_combout )))) # (!\inst2|Rout[13]~17_combout  & (\inst2|Rout [10] & (!\inst2|Rout[13]~22_combout )))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout [10]),
	.datac(\inst2|Rout[13]~22_combout ),
	.datad(\inst2|Rout~62_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~63 .lut_mask = 16'hAEA4;
defparam \inst2|Rout~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneiii_lcell_comb \inst2|Reg_DX~46 (
// Equation(s):
// \inst2|Reg_DX~46_combout  = ((\inst2|Reg_DX[3]~32_combout  & (\inst4|inst|69~5_combout )) # (!\inst2|Reg_DX[3]~32_combout  & ((\inst4|inst1|69~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|69~5_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|69~4_combout ),
	.datad(\inst2|Reg_DX[3]~32_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~46 .lut_mask = 16'hBBF3;
defparam \inst2|Reg_DX~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N23
dffeas \inst2|Reg_DX[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~46_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[10] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneiii_lcell_comb \inst2|Reg_CX~44 (
// Equation(s):
// \inst2|Reg_CX~44_combout  = ((\inst2|Reg_CX[12]~31_combout  & (\inst4|inst|69~5_combout )) # (!\inst2|Reg_CX[12]~31_combout  & ((\inst4|inst1|69~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_CX[12]~31_combout ),
	.datab(\inst4|inst|69~5_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst1|69~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~44 .lut_mask = 16'hDF8F;
defparam \inst2|Reg_CX~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \inst2|Reg_CX[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~44_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[12]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[10] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cycloneiii_lcell_comb \inst2|Reg_SP[10]~feeder (
// Equation(s):
// \inst2|Reg_SP[10]~feeder_combout  = \inst4|inst1|69~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|inst1|69~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_SP[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_SP[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|Reg_SP[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \inst2|Reg_SP[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_SP[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_SP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_SP[10] .is_wysiwyg = "true";
defparam \inst2|Reg_SP[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneiii_lcell_comb \inst2|Rout~57 (
// Equation(s):
// \inst2|Rout~57_combout  = (\inst2|Rout[13]~13_combout  & (!\inst2|Rout[13]~19_combout  & ((\inst2|Reg_SP [10])))) # (!\inst2|Rout[13]~13_combout  & ((\inst2|Rout[13]~19_combout ) # ((\inst2|Reg_CX [10]))))

	.dataa(\inst2|Rout[13]~13_combout ),
	.datab(\inst2|Rout[13]~19_combout ),
	.datac(\inst2|Reg_CX [10]),
	.datad(\inst2|Reg_SP [10]),
	.cin(gnd),
	.combout(\inst2|Rout~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~57 .lut_mask = 16'h7654;
defparam \inst2|Rout~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cycloneiii_lcell_comb \inst2|Reg_BX~32 (
// Equation(s):
// \inst2|Reg_BX~32_combout  = ((\inst2|Reg_BX[15]~20_combout  & ((\inst4|inst|69~5_combout ))) # (!\inst2|Reg_BX[15]~20_combout  & (\inst4|inst1|69~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|69~4_combout ),
	.datab(\inst2|Reg_BX[15]~20_combout ),
	.datac(\inst4|inst1|74~7_combout ),
	.datad(\inst4|inst|69~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_BX~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~32 .lut_mask = 16'hEF2F;
defparam \inst2|Reg_BX~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \inst2|Reg_BX[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~32_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[15]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[10] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneiii_lcell_comb \inst2|Rout~58 (
// Equation(s):
// \inst2|Rout~58_combout  = (\inst2|Rout[13]~19_combout  & ((\inst2|Rout~57_combout  & ((\inst2|Reg_BX [10]))) # (!\inst2|Rout~57_combout  & (\inst2|Reg_DX [10])))) # (!\inst2|Rout[13]~19_combout  & (((\inst2|Rout~57_combout ))))

	.dataa(\inst2|Rout[13]~19_combout ),
	.datab(\inst2|Reg_DX [10]),
	.datac(\inst2|Rout~57_combout ),
	.datad(\inst2|Reg_BX [10]),
	.cin(gnd),
	.combout(\inst2|Rout~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~58 .lut_mask = 16'hF858;
defparam \inst2|Rout~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneiii_lcell_comb \inst2|Reg_AX~50 (
// Equation(s):
// \inst2|Reg_AX~50_combout  = ((\inst2|Reg_AX[4]~36_combout  & ((\inst4|inst|69~5_combout ))) # (!\inst2|Reg_AX[4]~36_combout  & (\inst4|inst1|69~4_combout ))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst2|Reg_AX[4]~36_combout ),
	.datac(\inst4|inst1|69~4_combout ),
	.datad(\inst4|inst|69~5_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~50 .lut_mask = 16'hFD75;
defparam \inst2|Reg_AX~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \inst2|Reg_AX[10] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~50_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[10] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
cycloneiii_lcell_comb \inst2|Rout~64 (
// Equation(s):
// \inst2|Rout~64_combout  = (\inst2|Rout[13]~22_combout  & ((\inst2|Rout~63_combout  & ((\inst2|Reg_AX [10]))) # (!\inst2|Rout~63_combout  & (\inst2|Rout~58_combout )))) # (!\inst2|Rout[13]~22_combout  & (\inst2|Rout~63_combout ))

	.dataa(\inst2|Rout[13]~22_combout ),
	.datab(\inst2|Rout~63_combout ),
	.datac(\inst2|Rout~58_combout ),
	.datad(\inst2|Reg_AX [10]),
	.cin(gnd),
	.combout(\inst2|Rout~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~64 .lut_mask = 16'hEC64;
defparam \inst2|Rout~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N3
dffeas \inst2|Rout[10] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[10] .is_wysiwyg = "true";
defparam \inst2|Rout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
cycloneiii_lcell_comb \inst4|inst1|69~1 (
// Equation(s):
// \inst4|inst1|69~1_combout  = (\inst96|MDR_IBUS~combout  & (\inst14|inst33|17~q  & ((\inst2|Rout [10]) # (!\inst96|R_IBUS~combout )))) # (!\inst96|MDR_IBUS~combout  & (((\inst2|Rout [10])) # (!\inst96|R_IBUS~combout )))

	.dataa(\inst96|MDR_IBUS~combout ),
	.datab(\inst96|R_IBUS~combout ),
	.datac(\inst14|inst33|17~q ),
	.datad(\inst2|Rout [10]),
	.cin(gnd),
	.combout(\inst4|inst1|69~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|69~1 .lut_mask = 16'hF531;
defparam \inst4|inst1|69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
cycloneiii_lcell_comb \inst|inst5|27~0 (
// Equation(s):
// \inst|inst5|27~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~20_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst|82~0_combout  $ (((!\inst|inst|75~0_combout )))))

	.dataa(\inst|inst|82~0_combout ),
	.datab(\inst96|IMUL~4_combout ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~20_combout ),
	.datad(\inst|inst|75~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|27~0 .lut_mask = 16'hE2D1;
defparam \inst|inst5|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N10
cycloneiii_lcell_comb \inst13|inst2|sub|97 (
// Equation(s):
// \inst13|inst2|sub|97~combout  = \inst13|inst2|sub|99~q  $ (((\inst13|inst2|sub|9~q  & (\inst13|inst2|sub|87~q  & \inst13|inst1|sub|104~0_combout ))))

	.dataa(\inst13|inst2|sub|9~q ),
	.datab(\inst13|inst2|sub|87~q ),
	.datac(\inst13|inst1|sub|104~0_combout ),
	.datad(\inst13|inst2|sub|99~q ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|97 .lut_mask = 16'h7F80;
defparam \inst13|inst2|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
cycloneiii_lcell_comb \inst13|inst2|sub|102~0 (
// Equation(s):
// \inst13|inst2|sub|102~0_combout  = (\inst96|PCplus1~combout  & (((\inst13|inst2|sub|97~combout )))) # (!\inst96|PCplus1~combout  & (((\inst4|inst1|69~4_combout )) # (!\inst4|inst1|74~7_combout )))

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst13|inst2|sub|97~combout ),
	.datac(\inst96|PCplus1~combout ),
	.datad(\inst4|inst1|69~4_combout ),
	.cin(gnd),
	.combout(\inst13|inst2|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst2|sub|102~0 .lut_mask = 16'hCFC5;
defparam \inst13|inst2|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N15
dffeas \inst13|inst2|sub|99 (
	.clk(\inst96|IBUS_PC~clkctrl_outclk ),
	.d(\inst13|inst2|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst2|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst2|sub|99 .is_wysiwyg = "true";
defparam \inst13|inst2|sub|99 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \inst9|inst1|17 (
	.clk(\inst96|IBUS_RBL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|69~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|17 .is_wysiwyg = "true";
defparam \inst9|inst1|17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneiii_lcell_comb \inst4|inst1|69~2 (
// Equation(s):
// \inst4|inst1|69~2_combout  = (\inst96|MAR_IBUS~0_combout  & (\inst15|inst33|17~q  & ((\inst9|inst1|17~q ) # (!\inst96|RBL_IBUS~3_combout )))) # (!\inst96|MAR_IBUS~0_combout  & (((\inst9|inst1|17~q )) # (!\inst96|RBL_IBUS~3_combout )))

	.dataa(\inst96|MAR_IBUS~0_combout ),
	.datab(\inst96|RBL_IBUS~3_combout ),
	.datac(\inst9|inst1|17~q ),
	.datad(\inst15|inst33|17~q ),
	.cin(gnd),
	.combout(\inst4|inst1|69~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|69~2 .lut_mask = 16'hF351;
defparam \inst4|inst1|69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneiii_lcell_comb \inst4|inst1|69~3 (
// Equation(s):
// \inst4|inst1|69~3_combout  = (\inst16|inst3|10~0_combout  & (\inst4|inst1|69~2_combout  & ((\inst13|inst2|sub|99~q ) # (!\inst96|PC_IBUS~3_combout ))))

	.dataa(\inst16|inst3|10~0_combout ),
	.datab(\inst96|PC_IBUS~3_combout ),
	.datac(\inst13|inst2|sub|99~q ),
	.datad(\inst4|inst1|69~2_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|69~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|69~3 .lut_mask = 16'hA200;
defparam \inst4|inst1|69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneiii_lcell_comb \inst4|inst1|69~4 (
// Equation(s):
// \inst4|inst1|69~4_combout  = (\inst4|inst1|69~1_combout  & (\inst4|inst1|69~3_combout  & ((\inst|inst5|27~0_combout ) # (!\inst96|ALU_BUS~combout ))))

	.dataa(\inst4|inst1|69~1_combout ),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(\inst|inst5|27~0_combout ),
	.datad(\inst4|inst1|69~3_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|69~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|69~4 .lut_mask = 16'hA200;
defparam \inst4|inst1|69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneiii_lcell_comb \inst|inst4|lpm_mult_component|auto_generated|le7a[7] (
// Equation(s):
// \inst|inst4|lpm_mult_component|auto_generated|le7a [7] = (\inst6|inst|12~q  & \inst7|inst|12~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|inst|12~q ),
	.datad(\inst7|inst|12~q ),
	.cin(gnd),
	.combout(\inst|inst4|lpm_mult_component|auto_generated|le7a [7]),
	.cout());
// synopsys translate_off
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[7] .lut_mask = 16'hF000;
defparam \inst|inst4|lpm_mult_component|auto_generated|le7a[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneiii_lcell_comb \inst|inst1|52~1 (
// Equation(s):
// \inst|inst1|52~1_combout  = (\inst|inst1|52~0_combout ) # ((\inst|inst4|lpm_mult_component|auto_generated|le7a [7] & ((\inst96|ANDC~combout ) # (\inst|inst14|WideOr0~0_combout ))))

	.dataa(\inst|inst1|52~0_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|le7a [7]),
	.datac(\inst96|ANDC~combout ),
	.datad(\inst|inst14|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|52~1 .lut_mask = 16'hEEEA;
defparam \inst|inst1|52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cycloneiii_lcell_comb \inst|inst1|51 (
// Equation(s):
// \inst|inst1|51~combout  = (\inst6|inst|12~q ) # ((\inst7|inst|12~q  & ((!\inst|inst14|WideOr3~3_combout ))) # (!\inst7|inst|12~q  & (!\inst|inst14|WideOr2~0_combout )))

	.dataa(\inst7|inst|12~q ),
	.datab(\inst|inst14|WideOr2~0_combout ),
	.datac(\inst6|inst|12~q ),
	.datad(\inst|inst14|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\inst|inst1|51~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|51 .lut_mask = 16'hF1FB;
defparam \inst|inst1|51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneiii_lcell_comb \inst|inst1|77~0 (
// Equation(s):
// \inst|inst1|77~0_combout  = \inst|inst1|52~1_combout  $ (\inst|inst1|51~combout )

	.dataa(gnd),
	.datab(\inst|inst1|52~1_combout ),
	.datac(gnd),
	.datad(\inst|inst1|51~combout ),
	.cin(gnd),
	.combout(\inst|inst1|77~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|77~0 .lut_mask = 16'h33CC;
defparam \inst|inst1|77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneiii_lcell_comb \inst|inst6|11~0 (
// Equation(s):
// \inst|inst6|11~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~14_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst1|74~1_combout  $ ((!\inst|inst1|77~0_combout ))))

	.dataa(\inst|inst1|74~1_combout ),
	.datab(\inst|inst1|77~0_combout ),
	.datac(\inst96|IMUL~4_combout ),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~14_combout ),
	.cin(gnd),
	.combout(\inst|inst6|11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|11~0 .lut_mask = 16'hF909;
defparam \inst|inst6|11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneiii_lcell_comb \inst4|inst|74~5 (
// Equation(s):
// \inst4|inst|74~5_combout  = (\inst4|inst|74~4_combout  & ((\inst|inst6|11~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst4|inst|74~4_combout ),
	.datab(\inst|inst6|11~0_combout ),
	.datac(gnd),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|74~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|74~5 .lut_mask = 16'h88AA;
defparam \inst4|inst|74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneiii_lcell_comb \inst4|inst|73~5 (
// Equation(s):
// \inst4|inst|73~5_combout  = (\inst4|inst|73~4_combout  & ((\inst|inst6|10~1_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(gnd),
	.datab(\inst4|inst|73~4_combout ),
	.datac(\inst|inst6|10~1_combout ),
	.datad(\inst96|ALU_BUS~combout ),
	.cin(gnd),
	.combout(\inst4|inst|73~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|73~5 .lut_mask = 16'hC0CC;
defparam \inst4|inst|73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneiii_lcell_comb \inst|inst1|81 (
// Equation(s):
// \inst|inst1|81~combout  = \inst|inst1|47~0_combout  $ (\inst|inst1|44~combout  $ (((\inst|inst1|74~0_combout  & \inst|inst14|WideOr4~0_combout ))))

	.dataa(\inst|inst1|47~0_combout ),
	.datab(\inst|inst1|74~0_combout ),
	.datac(\inst|inst1|44~combout ),
	.datad(\inst|inst14|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst|inst1|81~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|81 .lut_mask = 16'h965A;
defparam \inst|inst1|81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneiii_lcell_comb \inst|inst6|6~0 (
// Equation(s):
// \inst|inst6|6~0_combout  = (\inst96|IMUL~4_combout  & (\inst|inst4|lpm_mult_component|auto_generated|op_5~10_combout )) # (!\inst96|IMUL~4_combout  & ((!\inst|inst1|81~combout )))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(gnd),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~10_combout ),
	.datad(\inst|inst1|81~combout ),
	.cin(gnd),
	.combout(\inst|inst6|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|6~0 .lut_mask = 16'hA0F5;
defparam \inst|inst6|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneiii_lcell_comb \inst4|inst|72~5 (
// Equation(s):
// \inst4|inst|72~5_combout  = (\inst4|inst|72~4_combout  & ((\inst|inst6|6~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(\inst96|ALU_BUS~combout ),
	.datab(\inst|inst6|6~0_combout ),
	.datac(gnd),
	.datad(\inst4|inst|72~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst|72~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|72~5 .lut_mask = 16'hDD00;
defparam \inst4|inst|72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneiii_lcell_comb \inst4|inst|70~5 (
// Equation(s):
// \inst4|inst|70~5_combout  = (\inst4|inst|70~4_combout  & ((\inst|inst6|26~0_combout ) # (!\inst96|ALU_BUS~combout )))

	.dataa(gnd),
	.datab(\inst96|ALU_BUS~combout ),
	.datac(\inst|inst6|26~0_combout ),
	.datad(\inst4|inst|70~4_combout ),
	.cin(gnd),
	.combout(\inst4|inst|70~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|70~5 .lut_mask = 16'hF300;
defparam \inst4|inst|70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneiii_lcell_comb \inst24|inst|Dout[15]~1 (
// Equation(s):
// \inst24|inst|Dout[15]~1_combout  = ((\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|74~2_combout )) # (!\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|74~4_combout )))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst1|74~5_combout ),
	.datac(\inst24|inst5|inst|74~2_combout ),
	.datad(\inst24|inst5|inst1|74~4_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[15]~1 .lut_mask = 16'hF7B3;
defparam \inst24|inst|Dout[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y40_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[15]~1_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y36_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[15]~1_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012D0000000000000000012A9;
// synopsys translate_on

// Location: M9K_X61_Y23_N0
cycloneiii_ram_block \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 (
	.portawe(\inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst14~clkctrl_outclk ),
	.ena0(\inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[15]~1_combout }),
	.portaaddr({\inst15|inst12|31~1_combout ,\inst15|inst12|36~1_combout ,\inst15|inst12|11~1_combout ,\inst15|inst12|10~1_combout ,\inst15|inst12|6~1_combout ,\inst15|inst12|1~1_combout ,\inst15|inst11|26~1_combout ,\inst15|inst11|27~1_combout ,\inst15|inst11|31~1_combout ,
\inst15|inst11|36~1_combout ,\inst15|inst11|11~1_combout ,\inst15|inst11|10~1_combout ,\inst15|inst11|6~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .init_file = "M1.mif";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]) # 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a23~portadataout )))) # (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1] & (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & 
// (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a7~portadataout )))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0 .lut_mask = 16'hBA98;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneiii_lcell_comb \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1 (
// Equation(s):
// \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout  = (\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  & 
// ((\inst24|inst1|sram|ram_block|auto_generated|ram_block1a31~portadataout ))) # (!\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  & (\inst24|inst1|sram|ram_block|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ))))

	.dataa(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst24|inst1|sram|ram_block|auto_generated|ram_block1a31~portadataout ),
	.datac(\inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1 .lut_mask = 16'hCFA0;
defparam \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneiii_lcell_comb \inst24|inst5|inst|74~1 (
// Equation(s):
// \inst24|inst5|inst|74~1_combout  = (\inst96|MAR_ABUS~5_combout  & ((\inst15|inst2|19~q  & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ))) # (!\inst15|inst2|19~q  & 
// (\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout )))) # (!\inst96|MAR_ABUS~5_combout  & (((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ))))

	.dataa(\inst96|MAR_ABUS~5_combout ),
	.datab(\inst15|inst2|19~q ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|74~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|74~1 .lut_mask = 16'hFD20;
defparam \inst24|inst5|inst|74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneiii_lcell_comb \inst24|inst5|inst|74~2 (
// Equation(s):
// \inst24|inst5|inst|74~2_combout  = (\inst96|MRD~0_combout  & (\inst24|inst5|inst|74~1_combout  & ((\inst14|inst2|12~q ) # (!\inst96|MDR_DBUS~1_combout )))) # (!\inst96|MRD~0_combout  & ((\inst14|inst2|12~q ) # ((!\inst96|MDR_DBUS~1_combout ))))

	.dataa(\inst96|MRD~0_combout ),
	.datab(\inst14|inst2|12~q ),
	.datac(\inst96|MDR_DBUS~1_combout ),
	.datad(\inst24|inst5|inst|74~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst|74~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst|74~2 .lut_mask = 16'hCF45;
defparam \inst24|inst5|inst|74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneiii_lcell_comb \inst24|inst|Dout[7]~0 (
// Equation(s):
// \inst24|inst|Dout[7]~0_combout  = ((\inst24|inst|always0~0_combout  & ((\inst24|inst5|inst1|74~4_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst24|inst5|inst|74~2_combout ))) # (!\inst24|inst5|inst1|74~5_combout )

	.dataa(\inst24|inst|always0~0_combout ),
	.datab(\inst24|inst5|inst|74~2_combout ),
	.datac(\inst24|inst5|inst1|74~4_combout ),
	.datad(\inst24|inst5|inst1|74~5_combout ),
	.cin(gnd),
	.combout(\inst24|inst|Dout[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst|Dout[7]~0 .lut_mask = 16'hE4FF;
defparam \inst24|inst|Dout[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y33_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[7]~0_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y37_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[7]~0_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y29_N0
cycloneiii_ram_block \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 (
	.portawe(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst96|M_clk~clkctrl_outclk ),
	.clk1(\inst24|inst10~clkctrl_outclk ),
	.ena0(\inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst24|inst|Dout[7]~0_combout }),
	.portaaddr({\inst24|inst|Add0~62_combout ,\inst24|inst|Add0~63_combout ,\inst24|inst|Add0~64_combout ,\inst24|inst|Add0~65_combout ,\inst24|inst|Add0~66_combout ,\inst24|inst|Add0~67_combout ,\inst24|inst|Add0~68_combout ,\inst24|inst|Add0~69_combout ,
\inst24|inst|Add0~70_combout ,\inst24|inst|Add0~71_combout ,\inst24|inst|Add0~72_combout ,\inst24|inst|Add0~73_combout ,\inst24|inst|Add0~74_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .init_file = "M0.mif";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .logical_ram_name = "Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ACF00000000000000002EA8;
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1])))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a23~portadataout )) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1] & ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a23~portadataout ),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [1]),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0 .lut_mask = 16'hE3E0;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneiii_lcell_comb \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1 (
// Equation(s):
// \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout  = (\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & ((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  & 
// ((\inst24|inst2|sram|ram_block|auto_generated|ram_block1a31~portadataout ))) # (!\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout  & (\inst24|inst2|sram|ram_block|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0] & (((\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ))))

	.dataa(\inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a [0]),
	.datab(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a15~portadataout ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0_combout ),
	.cin(gnd),
	.combout(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1 .lut_mask = 16'hF588;
defparam \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneiii_lcell_comb \inst24|inst5|inst1|74~3 (
// Equation(s):
// \inst24|inst5|inst1|74~3_combout  = ((\inst15|inst11|1~1_combout  & (\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout )) # (!\inst15|inst11|1~1_combout  & ((\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout 
// )))) # (!\inst96|MRD~0_combout )

	.dataa(\inst96|MRD~0_combout ),
	.datab(\inst15|inst11|1~1_combout ),
	.datac(\inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.datad(\inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|74~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|74~3 .lut_mask = 16'hF7D5;
defparam \inst24|inst5|inst1|74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneiii_lcell_comb \inst24|inst5|inst1|74~4 (
// Equation(s):
// \inst24|inst5|inst1|74~4_combout  = (\inst24|inst5|inst1|74~3_combout  & ((\inst14|inst33|12~q ) # (!\inst96|MDR_DBUS~1_combout )))

	.dataa(\inst96|MDR_DBUS~1_combout ),
	.datab(gnd),
	.datac(\inst14|inst33|12~q ),
	.datad(\inst24|inst5|inst1|74~3_combout ),
	.cin(gnd),
	.combout(\inst24|inst5|inst1|74~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst5|inst1|74~4 .lut_mask = 16'hF500;
defparam \inst24|inst5|inst1|74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneiii_lcell_comb \inst96|IBUS_IR~0 (
// Equation(s):
// \inst96|IBUS_IR~0_combout  = (!\inst12|inst5~combout  & \inst96|cnt [2])

	.dataa(\inst12|inst5~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst96|cnt [2]),
	.cin(gnd),
	.combout(\inst96|IBUS_IR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_IR~0 .lut_mask = 16'h5500;
defparam \inst96|IBUS_IR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneiii_lcell_comb \inst96|IBUS_IR (
// Equation(s):
// \inst96|IBUS_IR~combout  = LCELL((\inst96|WideNor0~4_combout  & (\inst96|WideNor1~2_combout  & (!\inst96|cnt [0] & \inst96|IBUS_IR~0_combout ))))

	.dataa(\inst96|WideNor0~4_combout ),
	.datab(\inst96|WideNor1~2_combout ),
	.datac(\inst96|cnt [0]),
	.datad(\inst96|IBUS_IR~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_IR~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_IR .lut_mask = 16'h0800;
defparam \inst96|IBUS_IR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneiii_lcell_comb \inst96|Tplus1~4 (
// Equation(s):
// \inst96|Tplus1~4_combout  = (\inst12|inst2|EXC~q  & (\inst96|Equal13~1_combout  & ((\inst12|inst3|T [2]) # (!\inst12|inst3|T [0]))))

	.dataa(\inst12|inst3|T [2]),
	.datab(\inst12|inst2|EXC~q ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|Equal13~1_combout ),
	.cin(gnd),
	.combout(\inst96|Tplus1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Tplus1~4 .lut_mask = 16'h8C00;
defparam \inst96|Tplus1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneiii_lcell_comb \inst96|IBUS_RA~4 (
// Equation(s):
// \inst96|IBUS_RA~4_combout  = (\inst96|Tplus1~3_combout  & (\inst96|always0~2_combout  & (!\inst12|inst3|T [0] & \inst96|always0~5_combout )))

	.dataa(\inst96|Tplus1~3_combout ),
	.datab(\inst96|always0~2_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|always0~5_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~4 .lut_mask = 16'h0800;
defparam \inst96|IBUS_RA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneiii_lcell_comb \inst96|IBUS_RA~7 (
// Equation(s):
// \inst96|IBUS_RA~7_combout  = (\inst96|IBUS_RA~4_combout ) # ((\inst96|cnt [1] & ((\inst96|IBUS_RA~6_combout ) # (\inst96|Tplus1~4_combout ))))

	.dataa(\inst96|IBUS_RA~6_combout ),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|Tplus1~4_combout ),
	.datad(\inst96|IBUS_RA~4_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~7 .lut_mask = 16'hFFC8;
defparam \inst96|IBUS_RA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneiii_lcell_comb \inst96|IBUS_RA~2 (
// Equation(s):
// \inst96|IBUS_RA~2_combout  = (\inst12|inst2|DST~q  & (\inst12|inst3|T [2] & (\inst96|Op_MOV1~combout  & !\inst96|cnt [1])))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~2 .lut_mask = 16'h0080;
defparam \inst96|IBUS_RA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneiii_lcell_comb \inst96|IBUS_RA~3 (
// Equation(s):
// \inst96|IBUS_RA~3_combout  = (\inst96|cnt [2] & ((\inst96|IBUS_RA~2_combout ) # ((\inst12|inst3|T [1] & \inst96|ALU_BUS~2_combout ))))

	.dataa(\inst96|cnt [2]),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|IBUS_RA~2_combout ),
	.datad(\inst96|ALU_BUS~2_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA~3 .lut_mask = 16'hA8A0;
defparam \inst96|IBUS_RA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneiii_lcell_comb \inst96|WideOr11~0 (
// Equation(s):
// \inst96|WideOr11~0_combout  = (\inst11|inst4~q  & (\inst96|WideNor35~0_combout  & !\inst11|inst~q ))

	.dataa(gnd),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|WideNor35~0_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr11~0 .lut_mask = 16'h00C0;
defparam \inst96|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneiii_lcell_comb \inst96|WideOr11~2 (
// Equation(s):
// \inst96|WideOr11~2_combout  = ((!\inst96|WideOr11~1_combout  & (!\inst96|WideOr11~0_combout  & !\inst96|WideNor40~0_combout ))) # (!\inst96|WideNor11~2_combout )

	.dataa(\inst96|WideOr11~1_combout ),
	.datab(\inst96|WideOr11~0_combout ),
	.datac(\inst96|WideNor40~0_combout ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr11~2 .lut_mask = 16'h01FF;
defparam \inst96|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneiii_lcell_comb \inst96|WideOr2~0 (
// Equation(s):
// \inst96|WideOr2~0_combout  = (\inst96|WideOr5~4_combout  & (\inst96|WideOr11~2_combout  & \inst96|WideOr7~2_combout ))

	.dataa(\inst96|WideOr5~4_combout ),
	.datab(\inst96|WideOr11~2_combout ),
	.datac(gnd),
	.datad(\inst96|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr2~0 .lut_mask = 16'h8800;
defparam \inst96|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneiii_lcell_comb \inst96|WideOr2 (
// Equation(s):
// \inst96|WideOr2~combout  = ((\inst96|Equal11~1_combout  & \inst96|WideNor3~4_combout )) # (!\inst96|WideOr2~0_combout )

	.dataa(gnd),
	.datab(\inst96|Equal11~1_combout ),
	.datac(\inst96|WideNor3~4_combout ),
	.datad(\inst96|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr2 .lut_mask = 16'hC0FF;
defparam \inst96|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneiii_lcell_comb \inst96|IBUS_RA (
// Equation(s):
// \inst96|IBUS_RA~combout  = LCELL((!\inst12|inst5~combout  & (\inst96|WideOr2~combout  & ((\inst96|IBUS_RA~7_combout ) # (\inst96|IBUS_RA~3_combout )))))

	.dataa(\inst96|IBUS_RA~7_combout ),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|IBUS_RA~3_combout ),
	.datad(\inst96|WideOr2~combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RA~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RA .lut_mask = 16'h3200;
defparam \inst96|IBUS_RA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneiii_lcell_comb \inst96|WideOr3 (
// Equation(s):
// \inst96|WideOr3~combout  = ((!\inst96|WideNor5~combout ) # (!\inst96|WideNor63~combout )) # (!\inst96|WideOr3~2_combout )

	.dataa(\inst96|WideOr3~2_combout ),
	.datab(gnd),
	.datac(\inst96|WideNor63~combout ),
	.datad(\inst96|WideNor5~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr3 .lut_mask = 16'h5FFF;
defparam \inst96|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneiii_lcell_comb \inst96|IBUS_RB~2 (
// Equation(s):
// \inst96|IBUS_RB~2_combout  = (\inst96|cnt [0] & (\inst12|inst3|T [3] & \inst12|inst2|EXC~q ))

	.dataa(gnd),
	.datab(\inst96|cnt [0]),
	.datac(\inst12|inst3|T [3]),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|IBUS_RB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RB~2 .lut_mask = 16'hC000;
defparam \inst96|IBUS_RB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneiii_lcell_comb \inst96|IBUS_RB~3 (
// Equation(s):
// \inst96|IBUS_RB~3_combout  = (\inst96|IBUS_RB~1_combout  & ((\inst96|R_IBUS~0_combout ) # ((\inst96|IBUS_RB~2_combout  & \inst96|Equal12~1_combout )))) # (!\inst96|IBUS_RB~1_combout  & (\inst96|IBUS_RB~2_combout  & ((\inst96|Equal12~1_combout ))))

	.dataa(\inst96|IBUS_RB~1_combout ),
	.datab(\inst96|IBUS_RB~2_combout ),
	.datac(\inst96|R_IBUS~0_combout ),
	.datad(\inst96|Equal12~1_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RB~3 .lut_mask = 16'hECA0;
defparam \inst96|IBUS_RB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneiii_lcell_comb \inst96|IBUS_RB (
// Equation(s):
// \inst96|IBUS_RB~combout  = LCELL((!\inst12|inst5~combout  & (\inst96|WideOr3~combout  & \inst96|IBUS_RB~3_combout )))

	.dataa(gnd),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|WideOr3~combout ),
	.datad(\inst96|IBUS_RB~3_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RB~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RB .lut_mask = 16'h3000;
defparam \inst96|IBUS_RB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneiii_lcell_comb \inst96|BUS_MDR~1 (
// Equation(s):
// \inst96|BUS_MDR~1_combout  = (\inst96|cnt [1] & (((!\inst96|cnt [0] & !\inst96|MAR_ABUS~0_combout )) # (!\inst96|BUS_MDR~0_combout )))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|cnt [1]),
	.datac(\inst96|MAR_ABUS~0_combout ),
	.datad(\inst96|BUS_MDR~0_combout ),
	.cin(gnd),
	.combout(\inst96|BUS_MDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|BUS_MDR~1 .lut_mask = 16'h04CC;
defparam \inst96|BUS_MDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneiii_lcell_comb \inst96|BUS_MDR~2 (
// Equation(s):
// \inst96|BUS_MDR~2_combout  = (\inst96|Tplus1~3_combout  & ((\inst96|RBL_IBUS~1_combout ) # ((!\inst12|inst3|T [0] & \inst96|Op_MOV1~combout ))))

	.dataa(\inst12|inst3|T [0]),
	.datab(\inst96|Op_MOV1~combout ),
	.datac(\inst96|RBL_IBUS~1_combout ),
	.datad(\inst96|Tplus1~3_combout ),
	.cin(gnd),
	.combout(\inst96|BUS_MDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|BUS_MDR~2 .lut_mask = 16'hF400;
defparam \inst96|BUS_MDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneiii_lcell_comb \inst96|WideOr17 (
// Equation(s):
// \inst96|WideOr17~combout  = (((\inst96|Equal0~0_combout  & \inst96|WideNor11~2_combout )) # (!\inst96|WideOr17~2_combout )) # (!\inst96|WideNor71~combout )

	.dataa(\inst96|Equal0~0_combout ),
	.datab(\inst96|WideNor71~combout ),
	.datac(\inst96|WideNor11~2_combout ),
	.datad(\inst96|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr17~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr17 .lut_mask = 16'hB3FF;
defparam \inst96|WideOr17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneiii_lcell_comb \inst96|BUS_MDR (
// Equation(s):
// \inst96|BUS_MDR~combout  = LCELL((!\inst12|inst5~combout  & (\inst96|WideOr17~combout  & ((\inst96|BUS_MDR~1_combout ) # (\inst96|BUS_MDR~2_combout )))))

	.dataa(\inst96|BUS_MDR~1_combout ),
	.datab(\inst96|BUS_MDR~2_combout ),
	.datac(\inst12|inst5~combout ),
	.datad(\inst96|WideOr17~combout ),
	.cin(gnd),
	.combout(\inst96|BUS_MDR~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|BUS_MDR .lut_mask = 16'h0E00;
defparam \inst96|BUS_MDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneiii_lcell_comb \inst96|MWR (
// Equation(s):
// \inst96|MWR~combout  = (\inst96|MDR_DBUS~1_combout  & !\inst96|cnt [1])

	.dataa(\inst96|MDR_DBUS~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|MWR~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|MWR .lut_mask = 16'h00AA;
defparam \inst96|MWR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneiii_lcell_comb \inst96|WideOr14~2 (
// Equation(s):
// \inst96|WideOr14~2_combout  = (\inst96|WideOr14~1_combout  & ((!\inst96|Equal12~1_combout ) # (!\inst96|WideNor11~2_combout )))

	.dataa(gnd),
	.datab(\inst96|WideOr14~1_combout ),
	.datac(\inst96|WideNor11~2_combout ),
	.datad(\inst96|Equal12~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr14~2 .lut_mask = 16'h0CCC;
defparam \inst96|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneiii_lcell_comb \inst96|WideOr15 (
// Equation(s):
// \inst96|WideOr15~combout  = (\inst96|WideOr15~0_combout ) # (((!\inst96|WideNor18~combout ) # (!\inst96|WideOr14~2_combout )) # (!\inst96|WideOr9~0_combout ))

	.dataa(\inst96|WideOr15~0_combout ),
	.datab(\inst96|WideOr9~0_combout ),
	.datac(\inst96|WideOr14~2_combout ),
	.datad(\inst96|WideNor18~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr15 .lut_mask = 16'hBFFF;
defparam \inst96|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneiii_lcell_comb \inst96|IBUS_MAR~1 (
// Equation(s):
// \inst96|IBUS_MAR~1_combout  = (\inst12|inst2|SRC~q  & ((\inst12|inst3|T [3]) # (\inst12|inst3|T [1])))

	.dataa(gnd),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst12|inst3|T [1]),
	.datad(\inst12|inst2|SRC~q ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~1 .lut_mask = 16'hFC00;
defparam \inst96|IBUS_MAR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneiii_lcell_comb \inst96|IBUS_MAR~3 (
// Equation(s):
// \inst96|IBUS_MAR~3_combout  = (\inst96|Op_MOV1~combout  & (\inst96|cnt [0] & ((\inst96|IBUS_MAR~2_combout ) # (\inst96|IBUS_MAR~1_combout ))))

	.dataa(\inst96|IBUS_MAR~2_combout ),
	.datab(\inst96|IBUS_MAR~1_combout ),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~3 .lut_mask = 16'hE000;
defparam \inst96|IBUS_MAR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneiii_lcell_comb \inst96|IBUS_MAR~4 (
// Equation(s):
// \inst96|IBUS_MAR~4_combout  = (\inst96|IBUS_MAR~3_combout ) # ((\inst96|cnt [1] & (\inst96|Tplus1~2_combout  & \inst96|Equal12~1_combout )))

	.dataa(\inst96|cnt [1]),
	.datab(\inst96|Tplus1~2_combout ),
	.datac(\inst96|Equal12~1_combout ),
	.datad(\inst96|IBUS_MAR~3_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~4 .lut_mask = 16'hFF80;
defparam \inst96|IBUS_MAR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneiii_lcell_comb \inst96|IBUS_MAR~5 (
// Equation(s):
// \inst96|IBUS_MAR~5_combout  = (\inst96|IBUS_MAR~0_combout ) # ((\inst96|IBUS_MAR~4_combout ) # ((\inst96|IBUS_RB~2_combout  & \inst96|Equal13~1_combout )))

	.dataa(\inst96|IBUS_MAR~0_combout ),
	.datab(\inst96|IBUS_RB~2_combout ),
	.datac(\inst96|IBUS_MAR~4_combout ),
	.datad(\inst96|Equal13~1_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR~5 .lut_mask = 16'hFEFA;
defparam \inst96|IBUS_MAR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneiii_lcell_comb \inst96|IBUS_MAR (
// Equation(s):
// \inst96|IBUS_MAR~combout  = LCELL((\inst96|WideOr15~combout  & ((\inst96|Tplus1~6_combout ) # ((!\inst12|inst5~combout  & \inst96|IBUS_MAR~5_combout )))))

	.dataa(\inst96|WideOr15~combout ),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|IBUS_MAR~5_combout ),
	.datad(\inst96|Tplus1~6_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_MAR~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_MAR .lut_mask = 16'hAA20;
defparam \inst96|IBUS_MAR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneiii_lcell_comb \inst96|WideOr5~7 (
// Equation(s):
// \inst96|WideOr5~7_combout  = (\inst12|inst2|DST~q  & (!\inst12|inst2|SRC~q  & (\inst11|inst3~q  & \inst96|WideNor3~3_combout )))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst11|inst3~q ),
	.datad(\inst96|WideNor3~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~7 .lut_mask = 16'h2000;
defparam \inst96|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneiii_lcell_comb \inst96|WideOr5~5 (
// Equation(s):
// \inst96|WideOr5~5_combout  = (\inst11|inst4~q  & ((\inst96|WideNor3~4_combout ) # ((\inst96|WideOr5~7_combout  & !\inst11|inst~q )))) # (!\inst11|inst4~q  & (((\inst96|WideOr5~7_combout ))))

	.dataa(\inst11|inst4~q ),
	.datab(\inst96|WideNor3~4_combout ),
	.datac(\inst96|WideOr5~7_combout ),
	.datad(\inst11|inst~q ),
	.cin(gnd),
	.combout(\inst96|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~5 .lut_mask = 16'hD8F8;
defparam \inst96|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneiii_lcell_comb \inst96|WideOr5~6 (
// Equation(s):
// \inst96|WideOr5~6_combout  = (\inst96|WideNor35~0_combout  & (!\inst96|WideOr5~5_combout  & ((!\inst96|WideNor28~0_combout ) # (!\inst96|WideNor3~4_combout )))) # (!\inst96|WideNor35~0_combout  & (((!\inst96|WideNor28~0_combout )) # 
// (!\inst96|WideNor3~4_combout )))

	.dataa(\inst96|WideNor35~0_combout ),
	.datab(\inst96|WideNor3~4_combout ),
	.datac(\inst96|WideOr5~5_combout ),
	.datad(\inst96|WideNor28~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~6 .lut_mask = 16'h135F;
defparam \inst96|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneiii_lcell_comb \inst96|WideOr10 (
// Equation(s):
// \inst96|WideOr10~combout  = ((\inst96|WideNor9~3_combout  & (\inst11|inst4~q  $ (\inst11|inst1~q )))) # (!\inst96|WideOr5~6_combout )

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst1~q ),
	.datac(\inst96|WideOr5~6_combout ),
	.datad(\inst96|WideNor9~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr10 .lut_mask = 16'h6F0F;
defparam \inst96|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneiii_lcell_comb \inst96|IBUS_SR~1 (
// Equation(s):
// \inst96|IBUS_SR~1_combout  = (!\inst96|cnt [0] & (\inst12|inst2|DST~q  & (\inst96|IMUL~5_combout  & \inst96|cnt [1])))

	.dataa(\inst96|cnt [0]),
	.datab(\inst12|inst2|DST~q ),
	.datac(\inst96|IMUL~5_combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|IBUS_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_SR~1 .lut_mask = 16'h4000;
defparam \inst96|IBUS_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
cycloneiii_lcell_comb \inst96|IBUS_SR~0 (
// Equation(s):
// \inst96|IBUS_SR~0_combout  = (\inst12|inst2|SRC~q  & (\inst12|inst3|T [2] & (\inst96|cnt [2] & \inst96|Set_SRC~0_combout )))

	.dataa(\inst12|inst2|SRC~q ),
	.datab(\inst12|inst3|T [2]),
	.datac(\inst96|cnt [2]),
	.datad(\inst96|Set_SRC~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_SR~0 .lut_mask = 16'h8000;
defparam \inst96|IBUS_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneiii_lcell_comb \inst96|IBUS_SR (
// Equation(s):
// \inst96|IBUS_SR~combout  = LCELL((\inst96|WideOr10~combout  & (!\inst12|inst5~combout  & ((\inst96|IBUS_SR~1_combout ) # (\inst96|IBUS_SR~0_combout )))))

	.dataa(\inst96|WideOr10~combout ),
	.datab(\inst12|inst5~combout ),
	.datac(\inst96|IBUS_SR~1_combout ),
	.datad(\inst96|IBUS_SR~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_SR~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_SR .lut_mask = 16'h2220;
defparam \inst96|IBUS_SR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneiii_lcell_comb \inst96|WideNor76~0 (
// Equation(s):
// \inst96|WideNor76~0_combout  = (\inst17|Beat~0_combout  & (\inst96|Equal14~0_combout  & (\inst96|Op_MOV1~0_combout  & \inst96|WideNor4~2_combout )))

	.dataa(\inst17|Beat~0_combout ),
	.datab(\inst96|Equal14~0_combout ),
	.datac(\inst96|Op_MOV1~0_combout ),
	.datad(\inst96|WideNor4~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor76~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor76~0 .lut_mask = 16'h8000;
defparam \inst96|WideNor76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneiii_lcell_comb \inst96|WideOr5~3 (
// Equation(s):
// \inst96|WideOr5~3_combout  = (\inst96|WideNor63~2_combout  & (!\inst96|WideNor76~0_combout  & ((!\inst96|WideNor11~2_combout ) # (!\inst96|Equal13~1_combout )))) # (!\inst96|WideNor63~2_combout  & (((!\inst96|WideNor11~2_combout ) # 
// (!\inst96|Equal13~1_combout ))))

	.dataa(\inst96|WideNor63~2_combout ),
	.datab(\inst96|WideNor76~0_combout ),
	.datac(\inst96|Equal13~1_combout ),
	.datad(\inst96|WideNor11~2_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~3 .lut_mask = 16'h0777;
defparam \inst96|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneiii_lcell_comb \inst96|WideNor74 (
// Equation(s):
// \inst96|WideNor74~combout  = (((\inst12|inst2|DST~q ) # (!\inst96|Equal14~0_combout )) # (!\inst12|inst2|SRC~q )) # (!\inst96|WideNor2~1_combout )

	.dataa(\inst96|WideNor2~1_combout ),
	.datab(\inst12|inst2|SRC~q ),
	.datac(\inst12|inst2|DST~q ),
	.datad(\inst96|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor74~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor74 .lut_mask = 16'hF7FF;
defparam \inst96|WideNor74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneiii_lcell_comb \inst96|WideOr5~4 (
// Equation(s):
// \inst96|WideOr5~4_combout  = (\inst96|WideOr5~3_combout  & (\inst96|WideNor74~combout  & ((!\inst96|WideNor69~1_combout ) # (!\inst96|WideNor4~0_combout ))))

	.dataa(\inst96|WideNor4~0_combout ),
	.datab(\inst96|WideNor69~1_combout ),
	.datac(\inst96|WideOr5~3_combout ),
	.datad(\inst96|WideNor74~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5~4 .lut_mask = 16'h7000;
defparam \inst96|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneiii_lcell_comb \inst96|WideOr5 (
// Equation(s):
// \inst96|WideOr5~combout  = (((!\inst96|WideOr5~4_combout ) # (!\inst96|WideNor5~combout )) # (!\inst96|WideOr5~2_combout )) # (!\inst96|WideOr5~6_combout )

	.dataa(\inst96|WideOr5~6_combout ),
	.datab(\inst96|WideOr5~2_combout ),
	.datac(\inst96|WideNor5~combout ),
	.datad(\inst96|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr5 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneiii_lcell_comb \inst96|RE~3 (
// Equation(s):
// \inst96|RE~3_combout  = (\inst12|inst3|T [1] & ((\inst96|Equal11~2_combout ) # ((\inst96|always0~2_combout  & \inst96|always0~5_combout ))))

	.dataa(\inst96|always0~2_combout ),
	.datab(\inst12|inst3|T [1]),
	.datac(\inst96|always0~5_combout ),
	.datad(\inst96|Equal11~2_combout ),
	.cin(gnd),
	.combout(\inst96|RE~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~3 .lut_mask = 16'hCC80;
defparam \inst96|RE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneiii_lcell_comb \inst96|RE~4 (
// Equation(s):
// \inst96|RE~4_combout  = (\inst12|inst2|DST~q  & ((\inst96|RE~3_combout ) # ((\inst12|inst3|T [3] & \inst96|Op_MOV1~combout ))))

	.dataa(\inst12|inst2|DST~q ),
	.datab(\inst12|inst3|T [3]),
	.datac(\inst96|Op_MOV1~combout ),
	.datad(\inst96|RE~3_combout ),
	.cin(gnd),
	.combout(\inst96|RE~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~4 .lut_mask = 16'hAA80;
defparam \inst96|RE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneiii_lcell_comb \inst96|RE~5 (
// Equation(s):
// \inst96|RE~5_combout  = (\inst96|WideOr5~combout  & ((\inst96|RE~2_combout ) # ((\inst96|RE~4_combout ) # (\inst96|Tplus1~4_combout ))))

	.dataa(\inst96|RE~2_combout ),
	.datab(\inst96|WideOr5~combout ),
	.datac(\inst96|RE~4_combout ),
	.datad(\inst96|Tplus1~4_combout ),
	.cin(gnd),
	.combout(\inst96|RE~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE~5 .lut_mask = 16'hCCC8;
defparam \inst96|RE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneiii_lcell_comb \inst96|RE (
// Equation(s):
// \inst96|RE~combout  = LCELL((\inst96|RE~5_combout  & (\inst96|cnt [0] & !\inst12|inst5~combout )))

	.dataa(\inst96|RE~5_combout ),
	.datab(\inst96|cnt [0]),
	.datac(gnd),
	.datad(\inst12|inst5~combout ),
	.cin(gnd),
	.combout(\inst96|RE~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|RE .lut_mask = 16'h0088;
defparam \inst96|RE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneiii_lcell_comb \inst96|WideOr6 (
// Equation(s):
// \inst96|WideOr6~combout  = (((!\inst96|WideOr6~4_combout ) # (!\inst96|WideNor78~combout )) # (!\inst96|WideNor76~combout )) # (!\inst96|temp[40]~4_combout )

	.dataa(\inst96|temp[40]~4_combout ),
	.datab(\inst96|WideNor76~combout ),
	.datac(\inst96|WideNor78~combout ),
	.datad(\inst96|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr6 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneiii_lcell_comb \inst96|WE~4 (
// Equation(s):
// \inst96|WE~4_combout  = ((\inst96|WE~2_combout  & (!\inst12|inst3|T [0] & \inst12|inst2|EXC~q ))) # (!\inst96|ALU_BUS~1_combout )

	.dataa(\inst96|WE~2_combout ),
	.datab(\inst96|ALU_BUS~1_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst12|inst2|EXC~q ),
	.cin(gnd),
	.combout(\inst96|WE~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WE~4 .lut_mask = 16'h3B33;
defparam \inst96|WE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneiii_lcell_comb \inst96|WE (
// Equation(s):
// \inst96|WE~combout  = LCELL((\inst96|cnt [0] & (\inst96|WideOr6~combout  & (!\inst12|inst5~combout  & \inst96|WE~4_combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|WideOr6~combout ),
	.datac(\inst12|inst5~combout ),
	.datad(\inst96|WE~4_combout ),
	.cin(gnd),
	.combout(\inst96|WE~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WE .lut_mask = 16'h0800;
defparam \inst96|WE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneiii_lcell_comb \inst17|Decoder0~11 (
// Equation(s):
// \inst17|Decoder0~11_combout  = (\inst11|inst9~q  & (!\inst11|inst6~q  & (\inst11|inst10~q  & !\inst11|inst11~q )))

	.dataa(\inst11|inst9~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst10~q ),
	.datad(\inst11|inst11~q ),
	.cin(gnd),
	.combout(\inst17|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder0~11 .lut_mask = 16'h0020;
defparam \inst17|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneiii_lcell_comb \inst17|Decoder1~11 (
// Equation(s):
// \inst17|Decoder1~11_combout  = (!\inst11|inst14~q  & (!\inst11|inst6~q  & (\inst11|inst12~q  & \inst11|inst13~q )))

	.dataa(\inst11|inst14~q ),
	.datab(\inst11|inst6~q ),
	.datac(\inst11|inst12~q ),
	.datad(\inst11|inst13~q ),
	.cin(gnd),
	.combout(\inst17|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Decoder1~11 .lut_mask = 16'h1000;
defparam \inst17|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
cycloneiii_lcell_comb \inst17|R[3]~17 (
// Equation(s):
// \inst17|R[3]~17_combout  = (\inst17|always0~1_combout  & (\inst17|always0~0_combout  & ((\inst17|Decoder1~11_combout )))) # (!\inst17|always0~1_combout  & (((\inst17|Decoder0~11_combout ))))

	.dataa(\inst17|always0~0_combout ),
	.datab(\inst17|Decoder0~11_combout ),
	.datac(\inst17|Decoder1~11_combout ),
	.datad(\inst17|always0~1_combout ),
	.cin(gnd),
	.combout(\inst17|R[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|R[3]~17 .lut_mask = 16'hA0CC;
defparam \inst17|R[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
cycloneiii_lcell_comb \inst96|WideOr8 (
// Equation(s):
// \inst96|WideOr8~combout  = (((!\inst96|temp[15]~3_combout ) # (!\inst96|WideOr8~0_combout )) # (!\inst96|WideNor75~combout )) # (!\inst96|WideNor19~combout )

	.dataa(\inst96|WideNor19~combout ),
	.datab(\inst96|WideNor75~combout ),
	.datac(\inst96|WideOr8~0_combout ),
	.datad(\inst96|temp[15]~3_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr8 .lut_mask = 16'h7FFF;
defparam \inst96|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N20
cycloneiii_lcell_comb \inst96|IBUS_RBL~1 (
// Equation(s):
// \inst96|IBUS_RBL~1_combout  = (\inst12|inst3|T [1] & ((\inst96|Equal14~0_combout ) # ((\inst96|Op_MOV3~combout  & \inst12|inst3|T [2])))) # (!\inst12|inst3|T [1] & (\inst96|Op_MOV3~combout  & (\inst12|inst3|T [2])))

	.dataa(\inst12|inst3|T [1]),
	.datab(\inst96|Op_MOV3~combout ),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst96|Equal14~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RBL~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RBL~1 .lut_mask = 16'hEAC0;
defparam \inst96|IBUS_RBL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
cycloneiii_lcell_comb \inst96|Set_EXC~0 (
// Equation(s):
// \inst96|Set_EXC~0_combout  = (\inst11|inst1~q  & (!\inst11|inst4~q  & (\inst96|Equal13~0_combout  & \inst96|cnt [1])))

	.dataa(\inst11|inst1~q ),
	.datab(\inst11|inst4~q ),
	.datac(\inst96|Equal13~0_combout ),
	.datad(\inst96|cnt [1]),
	.cin(gnd),
	.combout(\inst96|Set_EXC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|Set_EXC~0 .lut_mask = 16'h2000;
defparam \inst96|Set_EXC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
cycloneiii_lcell_comb \inst96|IBUS_RBL~0 (
// Equation(s):
// \inst96|IBUS_RBL~0_combout  = (!\inst12|inst3|T [0] & ((\inst96|Set_EXC~0_combout ) # ((\inst96|Op_MOV1~combout  & \inst96|cnt [0]))))

	.dataa(\inst96|Op_MOV1~combout ),
	.datab(\inst96|Set_EXC~0_combout ),
	.datac(\inst12|inst3|T [0]),
	.datad(\inst96|cnt [0]),
	.cin(gnd),
	.combout(\inst96|IBUS_RBL~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RBL~0 .lut_mask = 16'h0E0C;
defparam \inst96|IBUS_RBL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
cycloneiii_lcell_comb \inst96|IBUS_RBL~2 (
// Equation(s):
// \inst96|IBUS_RBL~2_combout  = (\inst12|inst2|SRC~q  & ((\inst96|IBUS_RBL~0_combout ) # ((\inst96|cnt [2] & \inst96|IBUS_RBL~1_combout ))))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|IBUS_RBL~1_combout ),
	.datac(\inst12|inst2|SRC~q ),
	.datad(\inst96|IBUS_RBL~0_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RBL~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RBL~2 .lut_mask = 16'hF080;
defparam \inst96|IBUS_RBL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
cycloneiii_lcell_comb \inst96|IBUS_RBL (
// Equation(s):
// \inst96|IBUS_RBL~combout  = LCELL((\inst96|WideOr8~combout  & (!\inst12|inst5~combout  & ((\inst96|Tset0~4_combout ) # (\inst96|IBUS_RBL~2_combout )))))

	.dataa(\inst96|WideOr8~combout ),
	.datab(\inst96|Tset0~4_combout ),
	.datac(\inst12|inst5~combout ),
	.datad(\inst96|IBUS_RBL~2_combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_RBL~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_RBL .lut_mask = 16'h0A08;
defparam \inst96|IBUS_RBL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneiii_lcell_comb \inst96|IBUS_PC~8 (
// Equation(s):
// \inst96|IBUS_PC~8_combout  = ((\inst96|ALU_BUS~2_combout  & ((\inst12|inst3|T [4]) # (!\inst17|Beat~1_combout )))) # (!\inst96|IBUS_PC~7_combout )

	.dataa(\inst17|Beat~1_combout ),
	.datab(\inst96|IBUS_PC~7_combout ),
	.datac(\inst96|ALU_BUS~2_combout ),
	.datad(\inst12|inst3|T [4]),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC~8 .lut_mask = 16'hF373;
defparam \inst96|IBUS_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneiii_lcell_comb \inst96|WideOr7~5 (
// Equation(s):
// \inst96|WideOr7~5_combout  = (\inst96|WideNor1~combout  & (\inst96|WideOr7~3_combout  & \inst96|WideOr7~1_combout ))

	.dataa(gnd),
	.datab(\inst96|WideNor1~combout ),
	.datac(\inst96|WideOr7~3_combout ),
	.datad(\inst96|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr7~5 .lut_mask = 16'hC000;
defparam \inst96|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneiii_lcell_comb \inst96|WideOr12~7 (
// Equation(s):
// \inst96|WideOr12~7_combout  = (\inst96|WideOr12~6_combout  & (\inst96|WideOr9~0_combout  & (\inst96|WideOr7~5_combout  & \inst96|WideOr12~1_combout )))

	.dataa(\inst96|WideOr12~6_combout ),
	.datab(\inst96|WideOr9~0_combout ),
	.datac(\inst96|WideOr7~5_combout ),
	.datad(\inst96|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12~7 .lut_mask = 16'h8000;
defparam \inst96|WideOr12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneiii_lcell_comb \inst96|WideOr12 (
// Equation(s):
// \inst96|WideOr12~combout  = (!\inst96|WideOr12~7_combout ) # (!\inst96|WideNor64~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|WideNor64~combout ),
	.datad(\inst96|WideOr12~7_combout ),
	.cin(gnd),
	.combout(\inst96|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr12 .lut_mask = 16'h0FFF;
defparam \inst96|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneiii_lcell_comb \inst96|IBUS_PC (
// Equation(s):
// \inst96|IBUS_PC~combout  = LCELL((\inst96|cnt [0] & (\inst96|IBUS_PC~8_combout  & (!\inst12|inst5~combout  & \inst96|WideOr12~combout ))))

	.dataa(\inst96|cnt [0]),
	.datab(\inst96|IBUS_PC~8_combout ),
	.datac(\inst12|inst5~combout ),
	.datad(\inst96|WideOr12~combout ),
	.cin(gnd),
	.combout(\inst96|IBUS_PC~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|IBUS_PC .lut_mask = 16'h0800;
defparam \inst96|IBUS_PC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneiii_lcell_comb \inst24|inst|A_plus[0] (
// Equation(s):
// \inst24|inst|A_plus [0] = (\inst24|inst|always0~0_combout  & ((!\inst15|inst11|1~1_combout ))) # (!\inst24|inst|always0~0_combout  & (\inst15|inst11|1~1_combout ))

	.dataa(\inst15|inst11|1~1_combout ),
	.datab(gnd),
	.datac(\inst24|inst|always0~0_combout ),
	.datad(\inst15|inst11|1~1_combout ),
	.cin(gnd),
	.combout(\inst24|inst|A_plus [0]),
	.cout());
// synopsys translate_off
defparam \inst24|inst|A_plus[0] .lut_mask = 16'h0AFA;
defparam \inst24|inst|A_plus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneiii_lcell_comb \inst96|cnt~2 (
// Equation(s):
// \inst96|cnt~2_combout  = (\inst96|cnt [2] & (!\inst96|Tset0~19_combout  & \inst96|Tplus1~combout ))

	.dataa(\inst96|cnt [2]),
	.datab(\inst96|Tset0~19_combout ),
	.datac(\inst96|Tplus1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst96|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|cnt~2 .lut_mask = 16'h2020;
defparam \inst96|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \inst96|cnt[3] (
	.clk(\inst12|inst5~combout ),
	.d(\inst96|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst96|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst96|cnt[3] .is_wysiwyg = "true";
defparam \inst96|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneiii_lcell_comb \inst|inst|80~0 (
// Equation(s):
// \inst|inst|80~0_combout  = \inst|inst|46~2_combout  $ (((\inst|inst19~combout ) # ((!\inst|inst1|78~1_combout  & !\inst|inst1|78~3_combout ))))

	.dataa(\inst|inst|46~2_combout ),
	.datab(\inst|inst1|78~1_combout ),
	.datac(\inst|inst1|78~3_combout ),
	.datad(\inst|inst19~combout ),
	.cin(gnd),
	.combout(\inst|inst|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|80~0 .lut_mask = 16'h55A9;
defparam \inst|inst|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneiii_lcell_comb \inst|inst5|36~0 (
// Equation(s):
// \inst|inst5|36~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~16_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst|43~2_combout  $ (((\inst|inst|80~0_combout )))))

	.dataa(\inst|inst|43~2_combout ),
	.datab(\inst|inst4|lpm_mult_component|auto_generated|op_5~16_combout ),
	.datac(\inst|inst|80~0_combout ),
	.datad(\inst96|IMUL~4_combout ),
	.cin(gnd),
	.combout(\inst|inst5|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|36~0 .lut_mask = 16'hCC5A;
defparam \inst|inst5|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneiii_lcell_comb \inst|inst6|27~0 (
// Equation(s):
// \inst|inst6|27~0_combout  = (\inst96|IMUL~4_combout  & ((\inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout ))) # (!\inst96|IMUL~4_combout  & (!\inst|inst2|82~combout ))

	.dataa(\inst96|IMUL~4_combout ),
	.datab(\inst|inst2|82~combout ),
	.datac(gnd),
	.datad(\inst|inst4|lpm_mult_component|auto_generated|op_5~4_combout ),
	.cin(gnd),
	.combout(\inst|inst6|27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|27~0 .lut_mask = 16'hBB11;
defparam \inst|inst6|27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneiii_lcell_comb \inst|inst2|64 (
// Equation(s):
// \inst|inst2|64~combout  = (!\inst|inst14|CN0~0_combout  & \inst|inst14|WideOr4~0_combout )

	.dataa(\inst|inst14|CN0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst14|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\inst|inst2|64~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|64 .lut_mask = 16'h5500;
defparam \inst|inst2|64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneiii_lcell_comb \inst|inst2|80~0 (
// Equation(s):
// \inst|inst2|80~0_combout  = \inst|inst2|64~combout  $ (((\inst|inst2|46~1_combout ) # ((\inst|inst2|46~0_combout  & \inst|inst14|WideOr0~1_combout ))))

	.dataa(\inst|inst2|46~1_combout ),
	.datab(\inst|inst2|64~combout ),
	.datac(\inst|inst2|46~0_combout ),
	.datad(\inst|inst14|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|inst2|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|80~0 .lut_mask = 16'h3666;
defparam \inst|inst2|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneiii_lcell_comb \inst|inst6|36~0 (
// Equation(s):
// \inst|inst6|36~0_combout  = (\inst96|IMUL~4_combout  & (((\inst|inst4|lpm_mult_component|auto_generated|op_5~0_combout )))) # (!\inst96|IMUL~4_combout  & (\inst|inst2|43~combout  $ ((!\inst|inst2|80~0_combout ))))

	.dataa(\inst|inst2|43~combout ),
	.datab(\inst|inst2|80~0_combout ),
	.datac(\inst|inst4|lpm_mult_component|auto_generated|op_5~0_combout ),
	.datad(\inst96|IMUL~4_combout ),
	.cin(gnd),
	.combout(\inst|inst6|36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|36~0 .lut_mask = 16'hF099;
defparam \inst|inst6|36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiii_clkctrl \inst96|RE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|RE~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|RE~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|RE~clkctrl .clock_type = "global clock";
defparam \inst96|RE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \inst2|Reg_DI[11] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|70~5_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[11] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneiii_lcell_comb \inst2|Reg_BX~28 (
// Equation(s):
// \inst2|Reg_BX~28_combout  = (\inst2|Reg_BX[15]~16_combout  & ((\inst4|inst1|70~5_combout ))) # (!\inst2|Reg_BX[15]~16_combout  & (\inst4|inst|70~6_combout ))

	.dataa(\inst2|Reg_BX[15]~16_combout ),
	.datab(\inst4|inst|70~6_combout ),
	.datac(\inst4|inst1|70~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Reg_BX~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_BX~28 .lut_mask = 16'hE4E4;
defparam \inst2|Reg_BX~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \inst2|Reg_BX[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_BX~28_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_BX[1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BX[3] .is_wysiwyg = "true";
defparam \inst2|Reg_BX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneiii_lcell_comb \inst2|Reg_CX~34 (
// Equation(s):
// \inst2|Reg_CX~34_combout  = (\inst2|Reg_CX[12]~28_combout  & (((\inst4|inst1|70~6_combout )) # (!\inst4|inst1|74~7_combout ))) # (!\inst2|Reg_CX[12]~28_combout  & (((\inst4|inst|70~6_combout ))))

	.dataa(\inst2|Reg_CX[12]~28_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|70~6_combout ),
	.datad(\inst4|inst|70~6_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_CX~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_CX~34 .lut_mask = 16'hF7A2;
defparam \inst2|Reg_CX~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \inst2|Reg_CX[3] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_CX~34_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_CX[1]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_CX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_CX[3] .is_wysiwyg = "true";
defparam \inst2|Reg_CX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cycloneiii_lcell_comb \inst2|Rout~49 (
// Equation(s):
// \inst2|Rout~49_combout  = (\inst2|Rout[13]~3_combout  & (((\inst2|Reg_CX [3]) # (!\inst2|Rout[13]~2_combout )))) # (!\inst2|Rout[13]~3_combout  & (\inst2|Reg_DX [3] & (\inst2|Rout[13]~2_combout )))

	.dataa(\inst2|Reg_DX [3]),
	.datab(\inst2|Rout[13]~3_combout ),
	.datac(\inst2|Rout[13]~2_combout ),
	.datad(\inst2|Reg_CX [3]),
	.cin(gnd),
	.combout(\inst2|Rout~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~49 .lut_mask = 16'hEC2C;
defparam \inst2|Rout~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneiii_lcell_comb \inst2|Rout~50 (
// Equation(s):
// \inst2|Rout~50_combout  = (\inst2|Rout[13]~2_combout  & (((\inst2|Rout~49_combout )))) # (!\inst2|Rout[13]~2_combout  & ((\inst2|Rout~49_combout  & (\inst2|Reg_AX [3])) # (!\inst2|Rout~49_combout  & ((\inst2|Reg_BX [3])))))

	.dataa(\inst2|Reg_AX [3]),
	.datab(\inst2|Reg_BX [3]),
	.datac(\inst2|Rout[13]~2_combout ),
	.datad(\inst2|Rout~49_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~50 .lut_mask = 16'hFA0C;
defparam \inst2|Rout~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneiii_lcell_comb \inst2|Rout~52 (
// Equation(s):
// \inst2|Rout~52_combout  = (\inst2|Rout~51_combout  & (((\inst2|Reg_DI [11])) # (!\inst2|Rout[13]~9_combout ))) # (!\inst2|Rout~51_combout  & (\inst2|Rout[13]~9_combout  & ((\inst2|Rout~50_combout ))))

	.dataa(\inst2|Rout~51_combout ),
	.datab(\inst2|Rout[13]~9_combout ),
	.datac(\inst2|Reg_DI [11]),
	.datad(\inst2|Rout~50_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~52 .lut_mask = 16'hE6A2;
defparam \inst2|Rout~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneiii_lcell_comb \inst2|Rout~56 (
// Equation(s):
// \inst2|Rout~56_combout  = (\inst2|Rout~55_combout  & ((\inst2|Reg_AX [11]) # ((!\inst2|Rout[13]~17_combout )))) # (!\inst2|Rout~55_combout  & (((\inst2|Rout~52_combout  & \inst2|Rout[13]~17_combout ))))

	.dataa(\inst2|Rout~55_combout ),
	.datab(\inst2|Reg_AX [11]),
	.datac(\inst2|Rout~52_combout ),
	.datad(\inst2|Rout[13]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~56 .lut_mask = 16'hD8AA;
defparam \inst2|Rout~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N21
dffeas \inst2|Rout[11] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[11] .is_wysiwyg = "true";
defparam \inst2|Rout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneiii_lcell_comb \inst2|Reg_AX~52 (
// Equation(s):
// \inst2|Reg_AX~52_combout  = (\inst2|Reg_AX[4]~36_combout  & (((\inst4|inst|68~4_combout )) # (!\inst4|inst1|74~7_combout ))) # (!\inst2|Reg_AX[4]~36_combout  & (((\inst4|inst1|68~6_combout ))))

	.dataa(\inst4|inst1|74~7_combout ),
	.datab(\inst2|Reg_AX[4]~36_combout ),
	.datac(\inst4|inst1|68~6_combout ),
	.datad(\inst4|inst|68~4_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~52 .lut_mask = 16'hFC74;
defparam \inst2|Reg_AX~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \inst2|Reg_AX[9] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~52_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[9] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneiii_lcell_comb \inst2|Rout~70 (
// Equation(s):
// \inst2|Rout~70_combout  = (\inst2|Rout~69_combout  & ((\inst2|Reg_BX [9]) # ((\inst2|Rout[13]~13_combout )))) # (!\inst2|Rout~69_combout  & (((!\inst2|Rout[13]~13_combout  & \inst2|Reg_CX [9]))))

	.dataa(\inst2|Rout~69_combout ),
	.datab(\inst2|Reg_BX [9]),
	.datac(\inst2|Rout[13]~13_combout ),
	.datad(\inst2|Reg_CX [9]),
	.cin(gnd),
	.combout(\inst2|Rout~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~70 .lut_mask = 16'hADA8;
defparam \inst2|Rout~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cycloneiii_lcell_comb \inst2|Rout~71 (
// Equation(s):
// \inst2|Rout~71_combout  = (\inst2|Rout[13]~17_combout  & (((\inst2|Rout[13]~22_combout )))) # (!\inst2|Rout[13]~17_combout  & ((\inst2|Rout[13]~22_combout  & ((\inst2|Rout~70_combout ))) # (!\inst2|Rout[13]~22_combout  & (\inst2|Rout [9]))))

	.dataa(\inst2|Rout[13]~17_combout ),
	.datab(\inst2|Rout [9]),
	.datac(\inst2|Rout[13]~22_combout ),
	.datad(\inst2|Rout~70_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~71 .lut_mask = 16'hF4A4;
defparam \inst2|Rout~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneiii_lcell_comb \inst2|Rout~72 (
// Equation(s):
// \inst2|Rout~72_combout  = (\inst2|Rout~71_combout  & (((\inst2|Reg_AX [9]) # (!\inst2|Rout[13]~17_combout )))) # (!\inst2|Rout~71_combout  & (\inst2|Rout~68_combout  & ((\inst2|Rout[13]~17_combout ))))

	.dataa(\inst2|Rout~68_combout ),
	.datab(\inst2|Reg_AX [9]),
	.datac(\inst2|Rout~71_combout ),
	.datad(\inst2|Rout[13]~17_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~72 .lut_mask = 16'hCAF0;
defparam \inst2|Rout~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \inst2|Rout[9] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[9] .is_wysiwyg = "true";
defparam \inst2|Rout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneiii_lcell_comb \inst2|Reg_AX~42 (
// Equation(s):
// \inst2|Reg_AX~42_combout  = (\inst2|Equal16~0_combout  & (\inst4|inst|73~6_combout )) # (!\inst2|Equal16~0_combout  & ((\inst96|W_B~13_combout  & ((\inst4|inst1|73~5_combout ))) # (!\inst96|W_B~13_combout  & (\inst4|inst|73~6_combout ))))

	.dataa(\inst2|Equal16~0_combout ),
	.datab(\inst4|inst|73~6_combout ),
	.datac(\inst4|inst1|73~5_combout ),
	.datad(\inst96|W_B~13_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~42 .lut_mask = 16'hD8CC;
defparam \inst2|Reg_AX~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N3
dffeas \inst2|Reg_AX[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~42_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[6] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \inst2|Reg_DI[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DI[6] .is_wysiwyg = "true";
defparam \inst2|Reg_DI[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \inst2|Reg_BP[6] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst|73~6_combout ),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_BP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_BP[6] .is_wysiwyg = "true";
defparam \inst2|Reg_BP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneiii_lcell_comb \inst2|Rout~108 (
// Equation(s):
// \inst2|Rout~108_combout  = (\inst2|Rout~107_combout  & (((\inst2|Reg_BP [6]) # (!\inst2|Rout[7]~94_combout )))) # (!\inst2|Rout~107_combout  & (\inst2|Reg_DI [6] & ((\inst2|Rout[7]~94_combout ))))

	.dataa(\inst2|Rout~107_combout ),
	.datab(\inst2|Reg_DI [6]),
	.datac(\inst2|Reg_BP [6]),
	.datad(\inst2|Rout[7]~94_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~108 .lut_mask = 16'hE4AA;
defparam \inst2|Rout~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneiii_lcell_comb \inst2|Rout~109 (
// Equation(s):
// \inst2|Rout~109_combout  = (\inst2|Rout~104_combout  & (((\inst2|Rout~108_combout ) # (!\inst2|Rout[7]~88_combout )))) # (!\inst2|Rout~104_combout  & (\inst2|Reg_AX [6] & (\inst2|Rout[7]~88_combout )))

	.dataa(\inst2|Rout~104_combout ),
	.datab(\inst2|Reg_AX [6]),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout~108_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~109 .lut_mask = 16'hEA4A;
defparam \inst2|Rout~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \inst2|Rout[6] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[6] .is_wysiwyg = "true";
defparam \inst2|Rout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneiii_lcell_comb \inst2|Reg_AX~49 (
// Equation(s):
// \inst2|Reg_AX~49_combout  = ((\inst2|Reg_AX[4]~35_combout  & (\inst4|inst|69~5_combout )) # (!\inst2|Reg_AX[4]~35_combout  & ((\inst4|inst1|69~4_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst4|inst|69~5_combout ),
	.datab(\inst4|inst1|74~7_combout ),
	.datac(\inst4|inst1|69~4_combout ),
	.datad(\inst2|Reg_AX[4]~35_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_AX~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_AX~49 .lut_mask = 16'hBBF3;
defparam \inst2|Reg_AX~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \inst2|Reg_AX[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_AX~49_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_AX[4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_AX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_AX[2] .is_wysiwyg = "true";
defparam \inst2|Reg_AX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cycloneiii_lcell_comb \inst2|Reg_DX~47 (
// Equation(s):
// \inst2|Reg_DX~47_combout  = ((\inst2|Reg_DX[8]~30_combout  & (\inst4|inst1|69~4_combout )) # (!\inst2|Reg_DX[8]~30_combout  & ((\inst4|inst|69~5_combout )))) # (!\inst4|inst1|74~7_combout )

	.dataa(\inst2|Reg_DX[8]~30_combout ),
	.datab(\inst4|inst1|69~4_combout ),
	.datac(\inst4|inst|69~5_combout ),
	.datad(\inst4|inst1|74~7_combout ),
	.cin(gnd),
	.combout(\inst2|Reg_DX~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Reg_DX~47 .lut_mask = 16'hD8FF;
defparam \inst2|Reg_DX~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \inst2|Reg_DX[2] (
	.clk(\inst96|WE~clkctrl_outclk ),
	.d(\inst2|Reg_DX~47_combout ),
	.asdata(vcc),
	.clrn(!\Start~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Reg_DX[3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Reg_DX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Reg_DX[2] .is_wysiwyg = "true";
defparam \inst2|Reg_DX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneiii_lcell_comb \inst2|Rout~135 (
// Equation(s):
// \inst2|Rout~135_combout  = (\inst2|Rout~134_combout  & (((\inst2|Reg_BX [2])) # (!\inst2|Rout[7]~90_combout ))) # (!\inst2|Rout~134_combout  & (\inst2|Rout[7]~90_combout  & (\inst2|Reg_DX [2])))

	.dataa(\inst2|Rout~134_combout ),
	.datab(\inst2|Rout[7]~90_combout ),
	.datac(\inst2|Reg_DX [2]),
	.datad(\inst2|Reg_BX [2]),
	.cin(gnd),
	.combout(\inst2|Rout~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~135 .lut_mask = 16'hEA62;
defparam \inst2|Rout~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneiii_lcell_comb \inst2|Rout~136 (
// Equation(s):
// \inst2|Rout~136_combout  = (\inst2|Rout[7]~88_combout  & (((\inst2|Rout[7]~87_combout )))) # (!\inst2|Rout[7]~88_combout  & ((\inst2|Rout[7]~87_combout  & (\inst2|Rout [2])) # (!\inst2|Rout[7]~87_combout  & ((\inst2|Rout~135_combout )))))

	.dataa(\inst2|Rout [2]),
	.datab(\inst2|Rout~135_combout ),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout[7]~87_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~136 .lut_mask = 16'hFA0C;
defparam \inst2|Rout~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneiii_lcell_comb \inst2|Rout~141 (
// Equation(s):
// \inst2|Rout~141_combout  = (\inst2|Rout[7]~88_combout  & ((\inst2|Rout~136_combout  & (\inst2|Rout~140_combout )) # (!\inst2|Rout~136_combout  & ((\inst2|Reg_AX [2]))))) # (!\inst2|Rout[7]~88_combout  & (((\inst2|Rout~136_combout ))))

	.dataa(\inst2|Rout~140_combout ),
	.datab(\inst2|Reg_AX [2]),
	.datac(\inst2|Rout[7]~88_combout ),
	.datad(\inst2|Rout~136_combout ),
	.cin(gnd),
	.combout(\inst2|Rout~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Rout~141 .lut_mask = 16'hAFC0;
defparam \inst2|Rout~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \inst2|Rout[2] (
	.clk(\inst96|RE~clkctrl_outclk ),
	.d(\inst2|Rout~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|Rout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|Rout[2] .is_wysiwyg = "true";
defparam \inst2|Rout[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \inst96|IBUS_RA~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_RA~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_RA~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_RA~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_RA~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N4
cycloneiii_lcell_comb \inst6|inst1|15~feeder (
// Equation(s):
// \inst6|inst1|15~feeder_combout  = \inst4|inst1|71~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|inst1|71~5_combout ),
	.cin(gnd),
	.combout(\inst6|inst1|15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1|15~feeder .lut_mask = 16'hFF00;
defparam \inst6|inst1|15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y30_N5
dffeas \inst6|inst1|15 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst6|inst1|15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|15 .is_wysiwyg = "true";
defparam \inst6|inst1|15 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \inst6|inst1|19 (
	.clk(\inst96|IBUS_RA~clkctrl_outclk ),
	.d(\inst4|inst1|67~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|inst1|19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|inst1|19 .is_wysiwyg = "true";
defparam \inst6|inst1|19 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \inst96|IBUS_RB~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst96|IBUS_RB~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst96|IBUS_RB~clkctrl_outclk ));
// synopsys translate_off
defparam \inst96|IBUS_RB~clkctrl .clock_type = "global clock";
defparam \inst96|IBUS_RB~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \inst7|inst1|18 (
	.clk(\inst96|IBUS_RB~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|inst1|68~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst1|18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst1|18 .is_wysiwyg = "true";
defparam \inst7|inst1|18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cycloneiii_lcell_comb \inst96|WideNor50~0 (
// Equation(s):
// \inst96|WideNor50~0_combout  = (\inst11|inst4~q  & (!\inst11|inst~q  & (\inst96|WideNor35~0_combout  & \inst11|inst3~q )))

	.dataa(\inst11|inst4~q ),
	.datab(\inst11|inst~q ),
	.datac(\inst96|WideNor35~0_combout ),
	.datad(\inst11|inst3~q ),
	.cin(gnd),
	.combout(\inst96|WideNor50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor50~0 .lut_mask = 16'h2000;
defparam \inst96|WideNor50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneiii_lcell_comb \inst96|WideNor54 (
// Equation(s):
// \inst96|WideNor54~combout  = (!\inst96|WideNor12~0_combout ) # (!\inst96|WideNor50~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst96|WideNor50~0_combout ),
	.datad(\inst96|WideNor12~0_combout ),
	.cin(gnd),
	.combout(\inst96|WideNor54~combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideNor54 .lut_mask = 16'h0FFF;
defparam \inst96|WideNor54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
cycloneiii_lcell_comb \inst96|WideOr1~0 (
// Equation(s):
// \inst96|WideOr1~0_combout  = (((\inst96|WideNor4~0_combout  & \inst96|WideNor76~0_combout )) # (!\inst96|WideNor34~combout )) # (!\inst96|WideNor78~combout )

	.dataa(\inst96|WideNor78~combout ),
	.datab(\inst96|WideNor4~0_combout ),
	.datac(\inst96|WideNor76~0_combout ),
	.datad(\inst96|WideNor34~combout ),
	.cin(gnd),
	.combout(\inst96|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|WideOr1~0 .lut_mask = 16'hD5FF;
defparam \inst96|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cycloneiii_lcell_comb \inst96|temp[40]~4 (
// Equation(s):
// \inst96|temp[40]~4_combout  = (\inst96|WideNor68~combout  & (((\inst12|inst3|T [2]) # (!\inst96|WideNor69~1_combout )) # (!\inst12|inst3|T [3])))

	.dataa(\inst12|inst3|T [3]),
	.datab(\inst96|WideNor69~1_combout ),
	.datac(\inst12|inst3|T [2]),
	.datad(\inst96|WideNor68~combout ),
	.cin(gnd),
	.combout(\inst96|temp[40]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst96|temp[40]~4 .lut_mask = 16'hF700;
defparam \inst96|temp[40]~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign FI = \FI~output_o ;

assign DST = \DST~output_o ;

assign SRC = \SRC~output_o ;

assign EXC = \EXC~output_o ;

assign \INT  = \INT~output_o ;

assign CLK = \CLK~output_o ;

assign OpCode[5] = \OpCode[5]~output_o ;

assign OpCode[4] = \OpCode[4]~output_o ;

assign OpCode[3] = \OpCode[3]~output_o ;

assign OpCode[2] = \OpCode[2]~output_o ;

assign OpCode[1] = \OpCode[1]~output_o ;

assign OpCode[0] = \OpCode[0]~output_o ;

assign IBUS_IR = \IBUS_IR~output_o ;

assign IBUS[15] = \IBUS[15]~output_o ;

assign IBUS[14] = \IBUS[14]~output_o ;

assign IBUS[13] = \IBUS[13]~output_o ;

assign IBUS[12] = \IBUS[12]~output_o ;

assign IBUS[11] = \IBUS[11]~output_o ;

assign IBUS[10] = \IBUS[10]~output_o ;

assign IBUS[9] = \IBUS[9]~output_o ;

assign IBUS[8] = \IBUS[8]~output_o ;

assign IBUS[7] = \IBUS[7]~output_o ;

assign IBUS[6] = \IBUS[6]~output_o ;

assign IBUS[5] = \IBUS[5]~output_o ;

assign IBUS[4] = \IBUS[4]~output_o ;

assign IBUS[3] = \IBUS[3]~output_o ;

assign IBUS[2] = \IBUS[2]~output_o ;

assign IBUS[1] = \IBUS[1]~output_o ;

assign IBUS[0] = \IBUS[0]~output_o ;

assign ALU_IBUS = \ALU_IBUS~output_o ;

assign ADDC = \ADDC~output_o ;

assign SUBC = \SUBC~output_o ;

assign INCAC = \INCAC~output_o ;

assign DECAC = \DECAC~output_o ;

assign W_B = \W_B~output_o ;

assign IBUS_RA = \IBUS_RA~output_o ;

assign IBUS_RB = \IBUS_RB~output_o ;

assign MDR_DBUS = \MDR_DBUS~output_o ;

assign MDR_IBUS = \MDR_IBUS~output_o ;

assign BUS_MDR = \BUS_MDR~output_o ;

assign I_DBUS = \I_DBUS~output_o ;

assign DBUS[15] = \DBUS[15]~output_o ;

assign DBUS[14] = \DBUS[14]~output_o ;

assign DBUS[13] = \DBUS[13]~output_o ;

assign DBUS[12] = \DBUS[12]~output_o ;

assign DBUS[11] = \DBUS[11]~output_o ;

assign DBUS[10] = \DBUS[10]~output_o ;

assign DBUS[9] = \DBUS[9]~output_o ;

assign DBUS[8] = \DBUS[8]~output_o ;

assign DBUS[7] = \DBUS[7]~output_o ;

assign DBUS[6] = \DBUS[6]~output_o ;

assign DBUS[5] = \DBUS[5]~output_o ;

assign DBUS[4] = \DBUS[4]~output_o ;

assign DBUS[3] = \DBUS[3]~output_o ;

assign DBUS[2] = \DBUS[2]~output_o ;

assign DBUS[1] = \DBUS[1]~output_o ;

assign DBUS[0] = \DBUS[0]~output_o ;

assign MRD = \MRD~output_o ;

assign MWR = \MWR~output_o ;

assign M_clk = \M_clk~output_o ;

assign ABUS[15] = \ABUS[15]~output_o ;

assign ABUS[14] = \ABUS[14]~output_o ;

assign ABUS[13] = \ABUS[13]~output_o ;

assign ABUS[12] = \ABUS[12]~output_o ;

assign ABUS[11] = \ABUS[11]~output_o ;

assign ABUS[10] = \ABUS[10]~output_o ;

assign ABUS[9] = \ABUS[9]~output_o ;

assign ABUS[8] = \ABUS[8]~output_o ;

assign ABUS[7] = \ABUS[7]~output_o ;

assign ABUS[6] = \ABUS[6]~output_o ;

assign ABUS[5] = \ABUS[5]~output_o ;

assign ABUS[4] = \ABUS[4]~output_o ;

assign ABUS[3] = \ABUS[3]~output_o ;

assign ABUS[2] = \ABUS[2]~output_o ;

assign ABUS[1] = \ABUS[1]~output_o ;

assign ABUS[0] = \ABUS[0]~output_o ;

assign MAR_ABUS = \MAR_ABUS~output_o ;

assign MAR_IBUS = \MAR_IBUS~output_o ;

assign IBUS_MAR = \IBUS_MAR~output_o ;

assign IBUS_SR = \IBUS_SR~output_o ;

assign SR_IBUS = \SR_IBUS~output_o ;

assign R_IBUS = \R_IBUS~output_o ;

assign RE = \RE~output_o ;

assign WE = \WE~output_o ;

assign R[15] = \R[15]~output_o ;

assign R[14] = \R[14]~output_o ;

assign R[13] = \R[13]~output_o ;

assign R[12] = \R[12]~output_o ;

assign R[11] = \R[11]~output_o ;

assign R[10] = \R[10]~output_o ;

assign R[9] = \R[9]~output_o ;

assign R[8] = \R[8]~output_o ;

assign R[7] = \R[7]~output_o ;

assign R[6] = \R[6]~output_o ;

assign R[5] = \R[5]~output_o ;

assign R[4] = \R[4]~output_o ;

assign R[3] = \R[3]~output_o ;

assign R[2] = \R[2]~output_o ;

assign R[1] = \R[1]~output_o ;

assign R[0] = \R[0]~output_o ;

assign T[7] = \T[7]~output_o ;

assign T[6] = \T[6]~output_o ;

assign T[5] = \T[5]~output_o ;

assign T[4] = \T[4]~output_o ;

assign T[3] = \T[3]~output_o ;

assign T[2] = \T[2]~output_o ;

assign T[1] = \T[1]~output_o ;

assign T[0] = \T[0]~output_o ;

assign IBUS_RBL = \IBUS_RBL~output_o ;

assign RBL_IBUS = \RBL_IBUS~output_o ;

assign PC_IBUS = \PC_IBUS~output_o ;

assign PCplus1 = \PCplus1~output_o ;

assign IBUS_PC = \IBUS_PC~output_o ;

assign zero_PC = \zero_PC~output_o ;

assign setTp1 = \setTp1~output_o ;

assign A_plus[15] = \A_plus[15]~output_o ;

assign A_plus[14] = \A_plus[14]~output_o ;

assign A_plus[13] = \A_plus[13]~output_o ;

assign A_plus[12] = \A_plus[12]~output_o ;

assign A_plus[11] = \A_plus[11]~output_o ;

assign A_plus[10] = \A_plus[10]~output_o ;

assign A_plus[9] = \A_plus[9]~output_o ;

assign A_plus[8] = \A_plus[8]~output_o ;

assign A_plus[7] = \A_plus[7]~output_o ;

assign A_plus[6] = \A_plus[6]~output_o ;

assign A_plus[5] = \A_plus[5]~output_o ;

assign A_plus[4] = \A_plus[4]~output_o ;

assign A_plus[3] = \A_plus[3]~output_o ;

assign A_plus[2] = \A_plus[2]~output_o ;

assign A_plus[1] = \A_plus[1]~output_o ;

assign A_plus[0] = \A_plus[0]~output_o ;

assign cnt[3] = \cnt[3]~output_o ;

assign cnt[2] = \cnt[2]~output_o ;

assign cnt[1] = \cnt[1]~output_o ;

assign cnt[0] = \cnt[0]~output_o ;

assign jieguo[15] = \jieguo[15]~output_o ;

assign jieguo[14] = \jieguo[14]~output_o ;

assign jieguo[13] = \jieguo[13]~output_o ;

assign jieguo[12] = \jieguo[12]~output_o ;

assign jieguo[11] = \jieguo[11]~output_o ;

assign jieguo[10] = \jieguo[10]~output_o ;

assign jieguo[9] = \jieguo[9]~output_o ;

assign jieguo[8] = \jieguo[8]~output_o ;

assign jieguo[7] = \jieguo[7]~output_o ;

assign jieguo[6] = \jieguo[6]~output_o ;

assign jieguo[5] = \jieguo[5]~output_o ;

assign jieguo[4] = \jieguo[4]~output_o ;

assign jieguo[3] = \jieguo[3]~output_o ;

assign jieguo[2] = \jieguo[2]~output_o ;

assign jieguo[1] = \jieguo[1]~output_o ;

assign jieguo[0] = \jieguo[0]~output_o ;

assign R_DATA[15] = \R_DATA[15]~output_o ;

assign R_DATA[14] = \R_DATA[14]~output_o ;

assign R_DATA[13] = \R_DATA[13]~output_o ;

assign R_DATA[12] = \R_DATA[12]~output_o ;

assign R_DATA[11] = \R_DATA[11]~output_o ;

assign R_DATA[10] = \R_DATA[10]~output_o ;

assign R_DATA[9] = \R_DATA[9]~output_o ;

assign R_DATA[8] = \R_DATA[8]~output_o ;

assign R_DATA[7] = \R_DATA[7]~output_o ;

assign R_DATA[6] = \R_DATA[6]~output_o ;

assign R_DATA[5] = \R_DATA[5]~output_o ;

assign R_DATA[4] = \R_DATA[4]~output_o ;

assign R_DATA[3] = \R_DATA[3]~output_o ;

assign R_DATA[2] = \R_DATA[2]~output_o ;

assign R_DATA[1] = \R_DATA[1]~output_o ;

assign R_DATA[0] = \R_DATA[0]~output_o ;

assign ra[15] = \ra[15]~output_o ;

assign ra[14] = \ra[14]~output_o ;

assign ra[13] = \ra[13]~output_o ;

assign ra[12] = \ra[12]~output_o ;

assign ra[11] = \ra[11]~output_o ;

assign ra[10] = \ra[10]~output_o ;

assign ra[9] = \ra[9]~output_o ;

assign ra[8] = \ra[8]~output_o ;

assign ra[7] = \ra[7]~output_o ;

assign ra[6] = \ra[6]~output_o ;

assign ra[5] = \ra[5]~output_o ;

assign ra[4] = \ra[4]~output_o ;

assign ra[3] = \ra[3]~output_o ;

assign ra[2] = \ra[2]~output_o ;

assign ra[1] = \ra[1]~output_o ;

assign ra[0] = \ra[0]~output_o ;

assign rb[15] = \rb[15]~output_o ;

assign rb[14] = \rb[14]~output_o ;

assign rb[13] = \rb[13]~output_o ;

assign rb[12] = \rb[12]~output_o ;

assign rb[11] = \rb[11]~output_o ;

assign rb[10] = \rb[10]~output_o ;

assign rb[9] = \rb[9]~output_o ;

assign rb[8] = \rb[8]~output_o ;

assign rb[7] = \rb[7]~output_o ;

assign rb[6] = \rb[6]~output_o ;

assign rb[5] = \rb[5]~output_o ;

assign rb[4] = \rb[4]~output_o ;

assign rb[3] = \rb[3]~output_o ;

assign rb[2] = \rb[2]~output_o ;

assign rb[1] = \rb[1]~output_o ;

assign rb[0] = \rb[0]~output_o ;

assign temp[47] = \temp[47]~output_o ;

assign temp[46] = \temp[46]~output_o ;

assign temp[45] = \temp[45]~output_o ;

assign temp[44] = \temp[44]~output_o ;

assign temp[43] = \temp[43]~output_o ;

assign temp[42] = \temp[42]~output_o ;

assign temp[41] = \temp[41]~output_o ;

assign temp[40] = \temp[40]~output_o ;

assign temp[39] = \temp[39]~output_o ;

assign temp[38] = \temp[38]~output_o ;

assign temp[37] = \temp[37]~output_o ;

assign temp[36] = \temp[36]~output_o ;

assign temp[35] = \temp[35]~output_o ;

assign temp[34] = \temp[34]~output_o ;

assign temp[33] = \temp[33]~output_o ;

assign temp[32] = \temp[32]~output_o ;

assign temp[31] = \temp[31]~output_o ;

assign temp[30] = \temp[30]~output_o ;

assign temp[29] = \temp[29]~output_o ;

assign temp[28] = \temp[28]~output_o ;

assign temp[27] = \temp[27]~output_o ;

assign temp[26] = \temp[26]~output_o ;

assign temp[25] = \temp[25]~output_o ;

assign temp[24] = \temp[24]~output_o ;

assign temp[23] = \temp[23]~output_o ;

assign temp[22] = \temp[22]~output_o ;

assign temp[21] = \temp[21]~output_o ;

assign temp[20] = \temp[20]~output_o ;

assign temp[19] = \temp[19]~output_o ;

assign temp[18] = \temp[18]~output_o ;

assign temp[17] = \temp[17]~output_o ;

assign temp[16] = \temp[16]~output_o ;

assign temp[15] = \temp[15]~output_o ;

assign temp[14] = \temp[14]~output_o ;

assign temp[13] = \temp[13]~output_o ;

assign temp[12] = \temp[12]~output_o ;

assign temp[11] = \temp[11]~output_o ;

assign temp[10] = \temp[10]~output_o ;

assign temp[9] = \temp[9]~output_o ;

assign temp[8] = \temp[8]~output_o ;

assign temp[7] = \temp[7]~output_o ;

assign temp[6] = \temp[6]~output_o ;

assign temp[5] = \temp[5]~output_o ;

assign temp[4] = \temp[4]~output_o ;

assign temp[3] = \temp[3]~output_o ;

assign temp[2] = \temp[2]~output_o ;

assign temp[1] = \temp[1]~output_o ;

assign temp[0] = \temp[0]~output_o ;

endmodule
