<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>elinkxlreg.h source code [netbsd/sys/dev/ic/elinkxlreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ex_dpd,ex_dpd1,ex_fraghdr,ex_rxdesc,ex_txdesc,ex_upd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/elinkxlreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='elinkxlreg.h.html'>elinkxlreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: elinkxlreg.h,v 1.15 2008/04/28 20:23:49 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Frank van der Linden.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * This file defines the registers specific to the EtherLink XL family</i></td></tr>
<tr><th id="34">34</th><td><i> * of NICs.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SOFTINFO3" data-ref="_M/EEPROM_SOFTINFO3">EEPROM_SOFTINFO3</dfn>	0x15	/* Software info #3 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SUBVENDOR_ELXL" data-ref="_M/EEPROM_SUBVENDOR_ELXL">EEPROM_SUBVENDOR_ELXL</dfn>	0x17	/* Subsys vendor id */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/EEPROM_SUBSYSID" data-ref="_M/EEPROM_SUBSYSID">EEPROM_SUBSYSID</dfn>		0x18	/* Subsys id */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/EEPROM_MEDIA" data-ref="_M/EEPROM_MEDIA">EEPROM_MEDIA</dfn>		0x19	/* Media options (90xB) */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/EEPROM_CHECKSUM_ELXL" data-ref="_M/EEPROM_CHECKSUM_ELXL">EEPROM_CHECKSUM_ELXL</dfn>	0x20	/* EEPROM checksum */</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/READ_EEPROM8" data-ref="_M/READ_EEPROM8">READ_EEPROM8</dfn>		0x0200	/* 8 bit EEPROM read command */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * Flat address space registers (outside the windows)</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ELINK_TXPKTID" data-ref="_M/ELINK_TXPKTID">ELINK_TXPKTID</dfn>		0x18	/* 90xB only */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ELINK_TIMER" data-ref="_M/ELINK_TIMER">ELINK_TIMER</dfn>		0x1a</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ELINK_TXSTATUS" data-ref="_M/ELINK_TXSTATUS">ELINK_TXSTATUS</dfn>		0x1b</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ELINK_INTSTATUSAUTO" data-ref="_M/ELINK_INTSTATUSAUTO">ELINK_INTSTATUSAUTO</dfn>	0x1e</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ELINK_DMACTRL" data-ref="_M/ELINK_DMACTRL">ELINK_DMACTRL</dfn>		0x20</u></td></tr>
<tr><th id="54">54</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DNCMPLREQ" data-ref="_M/ELINK_DMAC_DNCMPLREQ">ELINK_DMAC_DNCMPLREQ</dfn>	0x00000002</u></td></tr>
<tr><th id="55">55</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DNSTALLED" data-ref="_M/ELINK_DMAC_DNSTALLED">ELINK_DMAC_DNSTALLED</dfn>	0x00000004</u></td></tr>
<tr><th id="56">56</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_UPCOMPLETE" data-ref="_M/ELINK_DMAC_UPCOMPLETE">ELINK_DMAC_UPCOMPLETE</dfn>	0x00000008</u></td></tr>
<tr><th id="57">57</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DNCOMPLETE" data-ref="_M/ELINK_DMAC_DNCOMPLETE">ELINK_DMAC_DNCOMPLETE</dfn>	0x00000010</u></td></tr>
<tr><th id="58">58</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_UPRXEAREN" data-ref="_M/ELINK_DMAC_UPRXEAREN">ELINK_DMAC_UPRXEAREN</dfn>	0x00000020</u></td></tr>
<tr><th id="59">59</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_ARNCNTDN" data-ref="_M/ELINK_DMAC_ARNCNTDN">ELINK_DMAC_ARNCNTDN</dfn>	0x00000040</u></td></tr>
<tr><th id="60">60</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DNINPROG" data-ref="_M/ELINK_DMAC_DNINPROG">ELINK_DMAC_DNINPROG</dfn>	0x00000080</u></td></tr>
<tr><th id="61">61</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_CNTSPEED" data-ref="_M/ELINK_DMAC_CNTSPEED">ELINK_DMAC_CNTSPEED</dfn>	0x00000100</u></td></tr>
<tr><th id="62">62</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_CNTDNMODE" data-ref="_M/ELINK_DMAC_CNTDNMODE">ELINK_DMAC_CNTDNMODE</dfn>	0x00000200</u></td></tr>
<tr><th id="63">63</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_ALTSEQDIS" data-ref="_M/ELINK_DMAC_ALTSEQDIS">ELINK_DMAC_ALTSEQDIS</dfn>	0x00010000</u></td></tr>
<tr><th id="64">64</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DEFEATMWI" data-ref="_M/ELINK_DMAC_DEFEATMWI">ELINK_DMAC_DEFEATMWI</dfn>	0x00100000</u></td></tr>
<tr><th id="65">65</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_DEFEATMRL" data-ref="_M/ELINK_DMAC_DEFEATMRL">ELINK_DMAC_DEFEATMRL</dfn>	0x00200000</u></td></tr>
<tr><th id="66">66</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_UPOVERDIS" data-ref="_M/ELINK_DMAC_UPOVERDIS">ELINK_DMAC_UPOVERDIS</dfn>	0x00400000</u></td></tr>
<tr><th id="67">67</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_TARGABORT" data-ref="_M/ELINK_DMAC_TARGABORT">ELINK_DMAC_TARGABORT</dfn>	0x40000000</u></td></tr>
<tr><th id="68">68</th><td><u>#	define <dfn class="macro" id="_M/ELINK_DMAC_MSTRABORT" data-ref="_M/ELINK_DMAC_MSTRABORT">ELINK_DMAC_MSTRABORT</dfn>	0x80000000</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNLISTPTR" data-ref="_M/ELINK_DNLISTPTR">ELINK_DNLISTPTR</dfn>		0x24</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNBURSTTHRESH" data-ref="_M/ELINK_DNBURSTTHRESH">ELINK_DNBURSTTHRESH</dfn>	0x2a	/* 90xB only */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNPRIOTHRESH" data-ref="_M/ELINK_DNPRIOTHRESH">ELINK_DNPRIOTHRESH</dfn>	0x2c	/* 90xB only */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNPOLL" data-ref="_M/ELINK_DNPOLL">ELINK_DNPOLL</dfn>		0x2d	/* 90xB only */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ELINK_TXFREETHRESH" data-ref="_M/ELINK_TXFREETHRESH">ELINK_TXFREETHRESH</dfn>	0x2f	/* 90x only */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPPKTSTATUS" data-ref="_M/ELINK_UPPKTSTATUS">ELINK_UPPKTSTATUS</dfn>	0x30</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ELINK_FREETIMER" data-ref="_M/ELINK_FREETIMER">ELINK_FREETIMER</dfn>		0x34</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ELINK_COUNTDOWN" data-ref="_M/ELINK_COUNTDOWN">ELINK_COUNTDOWN</dfn>		0x36</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPLISTPTR" data-ref="_M/ELINK_UPLISTPTR">ELINK_UPLISTPTR</dfn>		0x38</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPPRIOTHRESH" data-ref="_M/ELINK_UPPRIOTHRESH">ELINK_UPPRIOTHRESH</dfn>	0x3c	/* 90xB only */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPPOLL" data-ref="_M/ELINK_UPPOLL">ELINK_UPPOLL</dfn>		0x3d	/* 90xB only */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPBURSTTHRESH" data-ref="_M/ELINK_UPBURSTTHRESH">ELINK_UPBURSTTHRESH</dfn>	0x3e	/* 90xB only */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ELINK_REALTIMECNT" data-ref="_M/ELINK_REALTIMECNT">ELINK_REALTIMECNT</dfn>	0x40	/* 90xB only */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNMAXBURST" data-ref="_M/ELINK_DNMAXBURST">ELINK_DNMAXBURST</dfn>	0x78	/* 90xB only */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPMAXBURST" data-ref="_M/ELINK_UPMAXBURST">ELINK_UPMAXBURST</dfn>	0x7a	/* 90xB only */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/*</i></td></tr>
<tr><th id="86">86</th><td><i> * This is reset options for the other cards, media options for</i></td></tr>
<tr><th id="87">87</th><td><i> * the 90xB NICs. Reset options are in a separate register for</i></td></tr>
<tr><th id="88">88</th><td><i> * the 90xB.</i></td></tr>
<tr><th id="89">89</th><td><i> */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ELINK_W3_MEDIA_OPTIONS" data-ref="_M/ELINK_W3_MEDIA_OPTIONS">ELINK_W3_MEDIA_OPTIONS</dfn>	0x08</u></td></tr>
<tr><th id="91">91</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_100BASET4" data-ref="_M/ELINK_MEDIACAP_100BASET4">ELINK_MEDIACAP_100BASET4</dfn>	0x0001</u></td></tr>
<tr><th id="92">92</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_100BASETX" data-ref="_M/ELINK_MEDIACAP_100BASETX">ELINK_MEDIACAP_100BASETX</dfn>	0x0002</u></td></tr>
<tr><th id="93">93</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_100BASEFX" data-ref="_M/ELINK_MEDIACAP_100BASEFX">ELINK_MEDIACAP_100BASEFX</dfn>	0x0004</u></td></tr>
<tr><th id="94">94</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_10BASET" data-ref="_M/ELINK_MEDIACAP_10BASET">ELINK_MEDIACAP_10BASET</dfn>	0x0008</u></td></tr>
<tr><th id="95">95</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_10BASE2" data-ref="_M/ELINK_MEDIACAP_10BASE2">ELINK_MEDIACAP_10BASE2</dfn>	0x0010</u></td></tr>
<tr><th id="96">96</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_10BASE5" data-ref="_M/ELINK_MEDIACAP_10BASE5">ELINK_MEDIACAP_10BASE5</dfn>	0x0020</u></td></tr>
<tr><th id="97">97</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_MII" data-ref="_M/ELINK_MEDIACAP_MII">ELINK_MEDIACAP_MII</dfn>	0x0040</u></td></tr>
<tr><th id="98">98</th><td><u>#	define <dfn class="macro" id="_M/ELINK_MEDIACAP_10BASEFL" data-ref="_M/ELINK_MEDIACAP_10BASEFL">ELINK_MEDIACAP_10BASEFL</dfn>	0x0080</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * Reset options for the 90xB</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ELINK_W2_RESET_OPTIONS" data-ref="_M/ELINK_W2_RESET_OPTIONS">ELINK_W2_RESET_OPTIONS</dfn>	0x0c</u></td></tr>
<tr><th id="104">104</th><td><u>#	define <dfn class="macro" id="_M/ELINK_RESET_OPT_LEDPOLAR" data-ref="_M/ELINK_RESET_OPT_LEDPOLAR">ELINK_RESET_OPT_LEDPOLAR</dfn>	0x0010</u></td></tr>
<tr><th id="105">105</th><td><u>#	define <dfn class="macro" id="_M/ELINK_RESET_OPT_PHYPOWER" data-ref="_M/ELINK_RESET_OPT_PHYPOWER">ELINK_RESET_OPT_PHYPOWER</dfn>	0x4000</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/*</i></td></tr>
<tr><th id="108">108</th><td><i> * Window 4, offset 8 is defined for MII/PHY access for EtherLink XL</i></td></tr>
<tr><th id="109">109</th><td><i> * cards.</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_PHYSMGMT" data-ref="_M/ELINK_W4_PHYSMGMT">ELINK_W4_PHYSMGMT</dfn>	0x08</u></td></tr>
<tr><th id="112">112</th><td><u>#	define <dfn class="macro" id="_M/ELINK_PHY_CLK" data-ref="_M/ELINK_PHY_CLK">ELINK_PHY_CLK</dfn>	0x0001</u></td></tr>
<tr><th id="113">113</th><td><u>#	define <dfn class="macro" id="_M/ELINK_PHY_DATA" data-ref="_M/ELINK_PHY_DATA">ELINK_PHY_DATA</dfn>	0x0002</u></td></tr>
<tr><th id="114">114</th><td><u>#	define <dfn class="macro" id="_M/ELINK_PHY_DIR" data-ref="_M/ELINK_PHY_DIR">ELINK_PHY_DIR</dfn>	0x0004</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * Counter in window 4 for packets with a bad start-of-stream delimiter/</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_BADSSD" data-ref="_M/ELINK_W4_BADSSD">ELINK_W4_BADSSD</dfn>		0x0c</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ELINK_W4_UBYTESOK" data-ref="_M/ELINK_W4_UBYTESOK">ELINK_W4_UBYTESOK</dfn>	0x0d</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * Define for extra multicast hash filter bit implemented in the 90xB</i></td></tr>
<tr><th id="124">124</th><td><i> */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/FIL_MULTIHASH" data-ref="_M/FIL_MULTIHASH">FIL_MULTIHASH</dfn>		0x10</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/*</i></td></tr>
<tr><th id="128">128</th><td><i> * Defines for the interrupt status register, only for the 90x[B]</i></td></tr>
<tr><th id="129">129</th><td><i> */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/HOST_ERROR" data-ref="_M/HOST_ERROR">HOST_ERROR</dfn>		0x0002</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/LINK_EVENT" data-ref="_M/LINK_EVENT">LINK_EVENT</dfn>		0x0100</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/DN_COMPLETE" data-ref="_M/DN_COMPLETE">DN_COMPLETE</dfn>		0x0200</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/UP_COMPLETE" data-ref="_M/UP_COMPLETE">UP_COMPLETE</dfn>		0x0400</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/XL_WATCHED_INTERRUPTS" data-ref="_M/XL_WATCHED_INTERRUPTS">XL_WATCHED_INTERRUPTS</dfn> \</u></td></tr>
<tr><th id="136">136</th><td><u>    (HOST_ERROR | TX_COMPLETE | UPD_STATS | DN_COMPLETE | UP_COMPLETE)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> * Window 7 registers. These are different for 90x and 90xB than</i></td></tr>
<tr><th id="141">141</th><td><i> * for the EtherLink III / Fast EtherLink cards.</i></td></tr>
<tr><th id="142">142</th><td><i> */</i></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_VLANMASK" data-ref="_M/ELINK_W7_VLANMASK">ELINK_W7_VLANMASK</dfn>	0x00	/* 90xB only */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_VLANTYPE" data-ref="_M/ELINK_W7_VLANTYPE">ELINK_W7_VLANTYPE</dfn>	0x04	/* 90xB only */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_TIMER" data-ref="_M/ELINK_W7_TIMER">ELINK_W7_TIMER</dfn>		0x0a	/* 90x only */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_TX_STATUS" data-ref="_M/ELINK_W7_TX_STATUS">ELINK_W7_TX_STATUS</dfn>	0x0b	/* 90x only */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_POWEREVENT" data-ref="_M/ELINK_W7_POWEREVENT">ELINK_W7_POWEREVENT</dfn>	0x0c	/* 90xB only */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ELINK_W7_INTSTATUS" data-ref="_M/ELINK_W7_INTSTATUS">ELINK_W7_INTSTATUS</dfn>	0x0e</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * Command definitions.</i></td></tr>
<tr><th id="153">153</th><td><i> */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPSTALL" data-ref="_M/ELINK_UPSTALL">ELINK_UPSTALL</dfn>		0x3000</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ELINK_UPUNSTALL" data-ref="_M/ELINK_UPUNSTALL">ELINK_UPUNSTALL</dfn>		0x3001</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNSTALL" data-ref="_M/ELINK_DNSTALL">ELINK_DNSTALL</dfn>		0x3002</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ELINK_DNUNSTALL" data-ref="_M/ELINK_DNUNSTALL">ELINK_DNUNSTALL</dfn>		0x3003</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ELINK_TXRECLTHRESH" data-ref="_M/ELINK_TXRECLTHRESH">ELINK_TXRECLTHRESH</dfn>	0xc000</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ELINK_TXSTARTTHRESH" data-ref="_M/ELINK_TXSTARTTHRESH">ELINK_TXSTARTTHRESH</dfn>	0x9800</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ELINK_CLEARHASHFILBIT" data-ref="_M/ELINK_CLEARHASHFILBIT">ELINK_CLEARHASHFILBIT</dfn>	0xc800</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ELINK_SETHASHFILBIT" data-ref="_M/ELINK_SETHASHFILBIT">ELINK_SETHASHFILBIT</dfn>	0xcc00</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * The Internal Config register is different on 90xB cards. The</i></td></tr>
<tr><th id="165">165</th><td><i> * different masks / shifts are defined here.</i></td></tr>
<tr><th id="166">166</th><td><i> */</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/*</i></td></tr>
<tr><th id="169">169</th><td><i> * Lower 16 bits.</i></td></tr>
<tr><th id="170">170</th><td><i> */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/CONFIG_TXLARGE" data-ref="_M/CONFIG_TXLARGE">CONFIG_TXLARGE</dfn>		(u_int16_t) 0x4000</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CONFIG_TXLARGE_SHIFT" data-ref="_M/CONFIG_TXLARGE_SHIFT">CONFIG_TXLARGE_SHIFT</dfn>	14</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/CONFIG_RXLARGE" data-ref="_M/CONFIG_RXLARGE">CONFIG_RXLARGE</dfn>		(u_int16_t) 0x8000</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CONFIG_RXLARGE_SHIFT" data-ref="_M/CONFIG_RXLARGE_SHIFT">CONFIG_RXLARGE_SHIFT</dfn>	15</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/*</i></td></tr>
<tr><th id="178">178</th><td><i> * Upper 16 bits.</i></td></tr>
<tr><th id="179">179</th><td><i> */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/CONFIG_XCVR_SEL" data-ref="_M/CONFIG_XCVR_SEL">CONFIG_XCVR_SEL</dfn>		(u_int16_t) 0x00f0</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CONFIG_XCVR_SEL_SHIFT" data-ref="_M/CONFIG_XCVR_SEL_SHIFT">CONFIG_XCVR_SEL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/ELINKMEDIA_AUTO" data-ref="_M/ELINKMEDIA_AUTO">ELINKMEDIA_AUTO</dfn>		8</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/CONFIG_AUTOSEL" data-ref="_M/CONFIG_AUTOSEL">CONFIG_AUTOSEL</dfn>		(u_int16_t) 0x0100</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/CONFIG_AUTOSEL_SHIFT" data-ref="_M/CONFIG_AUTOSEL_SHIFT">CONFIG_AUTOSEL_SHIFT</dfn>	8</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/CONFIG_DISABLEROM" data-ref="_M/CONFIG_DISABLEROM">CONFIG_DISABLEROM</dfn>	(u_int16_t) 0x0200</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/CONFIG_DISABLEROM_SHIFT" data-ref="_M/CONFIG_DISABLEROM_SHIFT">CONFIG_DISABLEROM_SHIFT</dfn>	9</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/*</i></td></tr>
<tr><th id="192">192</th><td><i> * ID of internal PHY.</i></td></tr>
<tr><th id="193">193</th><td><i> */</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ELINK_INTPHY_ID" data-ref="_M/ELINK_INTPHY_ID">ELINK_INTPHY_ID</dfn>		24</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/*</i></td></tr>
<tr><th id="198">198</th><td><i> * Fragment header as laid out in memory for DMA access.</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>struct</b> <dfn class="type def" id="ex_fraghdr" title='ex_fraghdr' data-ref="ex_fraghdr" data-ref-filename="ex_fraghdr">ex_fraghdr</dfn> {</td></tr>
<tr><th id="202">202</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_fraghdr::fr_addr" title='ex_fraghdr::fr_addr' data-ref="ex_fraghdr::fr_addr" data-ref-filename="ex_fraghdr..fr_addr">fr_addr</dfn>;	<i>/* phys addr of frag */</i></td></tr>
<tr><th id="203">203</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_fraghdr::fr_len" title='ex_fraghdr::fr_len' data-ref="ex_fraghdr::fr_len" data-ref-filename="ex_fraghdr..fr_len">fr_len</dfn>;	<i>/* length of frag */</i></td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/EX_FR_LENMASK" data-ref="_M/EX_FR_LENMASK">EX_FR_LENMASK</dfn>	0x00001fff	/* mask for length in fr_len field */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/EX_FR_LAST" data-ref="_M/EX_FR_LAST">EX_FR_LAST</dfn>	0x80000000	/* indicates last fragment */</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/EX_NDPD" data-ref="_M/EX_NDPD">EX_NDPD</dfn>		256</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/EX_NUPD" data-ref="_M/EX_NUPD">EX_NUPD</dfn>		128</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/*</i></td></tr>
<tr><th id="213">213</th><td><i> * Note: the number of receive fragments in an UPD is 1, since we're</i></td></tr>
<tr><th id="214">214</th><td><i> * receiving into one contiguous mbuf.</i></td></tr>
<tr><th id="215">215</th><td><i> */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/EX_NRFRAGS" data-ref="_M/EX_NRFRAGS">EX_NRFRAGS</dfn>	1		/* # fragments in rcv pkt (&lt; 64) */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/EX_NTFRAGS" data-ref="_M/EX_NTFRAGS">EX_NTFRAGS</dfn>	32		/* # fragments in tx pkt (&lt; 64) */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/*</i></td></tr>
<tr><th id="220">220</th><td><i> * Type 0 Download Packet Descriptor (DPD).</i></td></tr>
<tr><th id="221">221</th><td><i> */</i></td></tr>
<tr><th id="222">222</th><td><b>struct</b> <dfn class="type def" id="ex_dpd" title='ex_dpd' data-ref="ex_dpd" data-ref-filename="ex_dpd">ex_dpd</dfn> {</td></tr>
<tr><th id="223">223</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_dpd::dpd_nextptr" title='ex_dpd::dpd_nextptr' data-ref="ex_dpd::dpd_nextptr" data-ref-filename="ex_dpd..dpd_nextptr">dpd_nextptr</dfn>;		<i>/* prt to next fragheader */</i></td></tr>
<tr><th id="224">224</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_dpd::dpd_fsh" title='ex_dpd::dpd_fsh' data-ref="ex_dpd::dpd_fsh" data-ref-filename="ex_dpd..dpd_fsh">dpd_fsh</dfn>;		<i>/* frame start header */</i></td></tr>
<tr><th id="225">225</th><td>	<em>volatile</em> <b>struct</b> <a class="type" href="#ex_fraghdr" title='ex_fraghdr' data-ref="ex_fraghdr" data-ref-filename="ex_fraghdr">ex_fraghdr</a> <dfn class="decl field" id="ex_dpd::dpd_frags" title='ex_dpd::dpd_frags' data-ref="ex_dpd::dpd_frags" data-ref-filename="ex_dpd..dpd_frags">dpd_frags</dfn>[<a class="macro" href="#217" title="32" data-ref="_M/EX_NTFRAGS">EX_NTFRAGS</a>];</td></tr>
<tr><th id="226">226</th><td>};</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/*</i></td></tr>
<tr><th id="229">229</th><td><i> * Type 1 DPD, supported by 90xB.</i></td></tr>
<tr><th id="230">230</th><td><i> */</i></td></tr>
<tr><th id="231">231</th><td><b>struct</b> <dfn class="type def" id="ex_dpd1" title='ex_dpd1' data-ref="ex_dpd1" data-ref-filename="ex_dpd1">ex_dpd1</dfn> {</td></tr>
<tr><th id="232">232</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_dpd1::dpd_nextptr" title='ex_dpd1::dpd_nextptr' data-ref="ex_dpd1::dpd_nextptr" data-ref-filename="ex_dpd1..dpd_nextptr">dpd_nextptr</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_dpd1::dpd_schedtime" title='ex_dpd1::dpd_schedtime' data-ref="ex_dpd1::dpd_schedtime" data-ref-filename="ex_dpd1..dpd_schedtime">dpd_schedtime</dfn>;	<i>/* time to download */</i></td></tr>
<tr><th id="234">234</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_dpd1::dpd_fsh" title='ex_dpd1::dpd_fsh' data-ref="ex_dpd1::dpd_fsh" data-ref-filename="ex_dpd1..dpd_fsh">dpd_fsh</dfn>;</td></tr>
<tr><th id="235">235</th><td>	<em>volatile</em> <b>struct</b> <a class="type" href="#ex_fraghdr" title='ex_fraghdr' data-ref="ex_fraghdr" data-ref-filename="ex_fraghdr">ex_fraghdr</a> <dfn class="decl field" id="ex_dpd1::dpd_frags" title='ex_dpd1::dpd_frags' data-ref="ex_dpd1::dpd_frags" data-ref-filename="ex_dpd1..dpd_frags">dpd_frags</dfn>[<a class="macro" href="#217" title="32" data-ref="_M/EX_NTFRAGS">EX_NTFRAGS</a>];</td></tr>
<tr><th id="236">236</th><td>};</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><b>struct</b> <dfn class="type def" id="ex_upd" title='ex_upd' data-ref="ex_upd" data-ref-filename="ex_upd">ex_upd</dfn> {</td></tr>
<tr><th id="239">239</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_upd::upd_nextptr" title='ex_upd::upd_nextptr' data-ref="ex_upd::upd_nextptr" data-ref-filename="ex_upd..upd_nextptr">upd_nextptr</dfn>;</td></tr>
<tr><th id="240">240</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="ex_upd::upd_pktstatus" title='ex_upd::upd_pktstatus' data-ref="ex_upd::upd_pktstatus" data-ref-filename="ex_upd..upd_pktstatus">upd_pktstatus</dfn>;</td></tr>
<tr><th id="241">241</th><td>	<em>volatile</em> <b>struct</b> <a class="type" href="#ex_fraghdr" title='ex_fraghdr' data-ref="ex_fraghdr" data-ref-filename="ex_fraghdr">ex_fraghdr</a> <dfn class="decl field" id="ex_upd::upd_frags" title='ex_upd::upd_frags' data-ref="ex_upd::upd_frags" data-ref-filename="ex_upd..upd_frags">upd_frags</dfn>[<a class="macro" href="#216" title="1" data-ref="_M/EX_NRFRAGS">EX_NRFRAGS</a>];</td></tr>
<tr><th id="242">242</th><td>};</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * Higher level linked list of upload packet descriptors.</i></td></tr>
<tr><th id="246">246</th><td><i> */</i></td></tr>
<tr><th id="247">247</th><td><b>struct</b> <dfn class="type def" id="ex_rxdesc" title='ex_rxdesc' data-ref="ex_rxdesc" data-ref-filename="ex_rxdesc">ex_rxdesc</dfn> {</td></tr>
<tr><th id="248">248</th><td>	<b>struct</b> <a class="type" href="#ex_rxdesc" title='ex_rxdesc' data-ref="ex_rxdesc" data-ref-filename="ex_rxdesc">ex_rxdesc</a> *<dfn class="decl field" id="ex_rxdesc::rx_next" title='ex_rxdesc::rx_next' data-ref="ex_rxdesc::rx_next" data-ref-filename="ex_rxdesc..rx_next">rx_next</dfn>;</td></tr>
<tr><th id="249">249</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a> *<dfn class="decl field" id="ex_rxdesc::rx_mbhead" title='ex_rxdesc::rx_mbhead' data-ref="ex_rxdesc::rx_mbhead" data-ref-filename="ex_rxdesc..rx_mbhead">rx_mbhead</dfn>;</td></tr>
<tr><th id="250">250</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ex_rxdesc::rx_dmamap" title='ex_rxdesc::rx_dmamap' data-ref="ex_rxdesc::rx_dmamap" data-ref-filename="ex_rxdesc..rx_dmamap">rx_dmamap</dfn>;</td></tr>
<tr><th id="251">251</th><td>	<b>struct</b> <a class="type" href="#ex_upd" title='ex_upd' data-ref="ex_upd" data-ref-filename="ex_upd">ex_upd</a> *<dfn class="decl field" id="ex_rxdesc::rx_upd" title='ex_rxdesc::rx_upd' data-ref="ex_rxdesc::rx_upd" data-ref-filename="ex_rxdesc..rx_upd">rx_upd</dfn>;</td></tr>
<tr><th id="252">252</th><td>};</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/*</i></td></tr>
<tr><th id="255">255</th><td><i> * .. and for download packet descriptors.</i></td></tr>
<tr><th id="256">256</th><td><i> */</i></td></tr>
<tr><th id="257">257</th><td><b>struct</b> <dfn class="type def" id="ex_txdesc" title='ex_txdesc' data-ref="ex_txdesc" data-ref-filename="ex_txdesc">ex_txdesc</dfn> {</td></tr>
<tr><th id="258">258</th><td>	<b>struct</b> <a class="type" href="#ex_txdesc" title='ex_txdesc' data-ref="ex_txdesc" data-ref-filename="ex_txdesc">ex_txdesc</a> *<dfn class="decl field" id="ex_txdesc::tx_next" title='ex_txdesc::tx_next' data-ref="ex_txdesc::tx_next" data-ref-filename="ex_txdesc..tx_next">tx_next</dfn>;</td></tr>
<tr><th id="259">259</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a> *<dfn class="decl field" id="ex_txdesc::tx_mbhead" title='ex_txdesc::tx_mbhead' data-ref="ex_txdesc::tx_mbhead" data-ref-filename="ex_txdesc..tx_mbhead">tx_mbhead</dfn>;</td></tr>
<tr><th id="260">260</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="ex_txdesc::tx_dmamap" title='ex_txdesc::tx_dmamap' data-ref="ex_txdesc::tx_dmamap" data-ref-filename="ex_txdesc..tx_dmamap">tx_dmamap</dfn>;</td></tr>
<tr><th id="261">261</th><td>	<b>struct</b> <a class="type" href="#ex_dpd" title='ex_dpd' data-ref="ex_dpd" data-ref-filename="ex_dpd">ex_dpd</a> *<dfn class="decl field" id="ex_txdesc::tx_dpd" title='ex_txdesc::tx_dpd' data-ref="ex_txdesc::tx_dpd" data-ref-filename="ex_txdesc..tx_dpd">tx_dpd</dfn>;</td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/*</i></td></tr>
<tr><th id="265">265</th><td><i> * hardware ip4csum-tx on ex(4) sometimes seems to set wrong IP checksums</i></td></tr>
<tr><th id="266">266</th><td><i> * if the TX IP packet length is 21 or 22 bytes which requires autopadding.</i></td></tr>
<tr><th id="267">267</th><td><i> * To avoid this bug, we have to pad such very short packets manually.</i></td></tr>
<tr><th id="268">268</th><td><i> */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/EX_IP4CSUMTX_MINLEN" data-ref="_M/EX_IP4CSUMTX_MINLEN">EX_IP4CSUMTX_MINLEN</dfn>	22</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/EX_IP4CSUMTX_PADLEN" data-ref="_M/EX_IP4CSUMTX_PADLEN">EX_IP4CSUMTX_PADLEN</dfn>	(ETHER_HDR_LEN + EX_IP4CSUMTX_MINLEN)</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/DPDMEM_SIZE" data-ref="_M/DPDMEM_SIZE">DPDMEM_SIZE</dfn>		(sizeof(struct ex_dpd) * EX_NDPD)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/DPDMEMPAD_OFF" data-ref="_M/DPDMEMPAD_OFF">DPDMEMPAD_OFF</dfn>		DPDMEM_SIZE</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/DPDMEMPAD_DMADDR" data-ref="_M/DPDMEMPAD_DMADDR">DPDMEMPAD_DMADDR</dfn>(sc)	((sc)-&gt;sc_dpddma + DPDMEMPAD_OFF)</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/DPD_DMADDR" data-ref="_M/DPD_DMADDR">DPD_DMADDR</dfn>(s,t) \</u></td></tr>
<tr><th id="277">277</th><td><u>	((s)-&gt;sc_dpddma + ((char *)((t)-&gt;tx_dpd) - (char *)((s)-&gt;sc_dpd)))</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/*</i></td></tr>
<tr><th id="280">280</th><td><i> * Frame Start Header bitfields.</i></td></tr>
<tr><th id="281">281</th><td><i> */</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_DNIND" data-ref="_M/EX_DPD_DNIND">EX_DPD_DNIND</dfn>	0x80000000	/* intr on download done */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_TXIND" data-ref="_M/EX_DPD_TXIND">EX_DPD_TXIND</dfn>	0x00008000	/* intr on tx done */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_NOCRC" data-ref="_M/EX_DPD_NOCRC">EX_DPD_NOCRC</dfn>	0x00002000	/* no CRC append */</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/*</i></td></tr>
<tr><th id="288">288</th><td><i> * Lower 12 bits are the tx length for the 90x family. The 90xB</i></td></tr>
<tr><th id="289">289</th><td><i> * assumes that the tx length is the sum of all frame lengths,</i></td></tr>
<tr><th id="290">290</th><td><i> * and uses the bits as below. It also defines some more bits in</i></td></tr>
<tr><th id="291">291</th><td><i> * the upper part.</i></td></tr>
<tr><th id="292">292</th><td><i> */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_EMPTY" data-ref="_M/EX_DPD_EMPTY">EX_DPD_EMPTY</dfn>	0x20000000	/* no data in this DPD */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_UPDEFEAT" data-ref="_M/EX_DPD_UPDEFEAT">EX_DPD_UPDEFEAT</dfn>	0x10000000	/* don't round tx lengths up */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_UDPCKSUM" data-ref="_M/EX_DPD_UDPCKSUM">EX_DPD_UDPCKSUM</dfn>	0x08000000	/* do hardware UDP checksum */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_TCPCKSUM" data-ref="_M/EX_DPD_TCPCKSUM">EX_DPD_TCPCKSUM</dfn>	0x04000000	/* do hardware TCP checksum */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_IPCKSUM" data-ref="_M/EX_DPD_IPCKSUM">EX_DPD_IPCKSUM</dfn>	0x02000000	/* do hardware IP checksum */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_DNCMPLT" data-ref="_M/EX_DPD_DNCMPLT">EX_DPD_DNCMPLT</dfn>	0x01000000	/* packet has been downloaded */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_IDMASK" data-ref="_M/EX_DPD_IDMASK">EX_DPD_IDMASK</dfn>	0x000003fc	/* mask for packet id */</u></td></tr>
<tr><th id="300">300</th><td><u>#	define <dfn class="macro" id="_M/EX_DPD_IDSHIFT" data-ref="_M/EX_DPD_IDSHIFT">EX_DPD_IDSHIFT</dfn>	2</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/EX_DPD_RNDMASK" data-ref="_M/EX_DPD_RNDMASK">EX_DPD_RNDMASK</dfn>	0x00000003	/* mask for rounding */</u></td></tr>
<tr><th id="302">302</th><td>					<i>/* 0 -&gt; dword, 2 -&gt; word, 1,3 -&gt; none */</i></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/*</i></td></tr>
<tr><th id="305">305</th><td><i> * Schedtime bitfields.</i></td></tr>
<tr><th id="306">306</th><td><i> */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/EX_SCHED_TIMEVALID" data-ref="_M/EX_SCHED_TIMEVALID">EX_SCHED_TIMEVALID</dfn>	0x20000000	/* field contains value */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/EX_SCHED_LDCOUNT" data-ref="_M/EX_SCHED_LDCOUNT">EX_SCHED_LDCOUNT</dfn>	0x10000000	/* load schedtime onto NIC */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/EX_SCHED_TIMEMASK" data-ref="_M/EX_SCHED_TIMEMASK">EX_SCHED_TIMEMASK</dfn>	0x00ffffff</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i>/*</i></td></tr>
<tr><th id="312">312</th><td><i> * upd_pktstatus bitfields.</i></td></tr>
<tr><th id="313">313</th><td><i> * The *CKSUMERR fields are only valid if the matching *CHECKED field</i></td></tr>
<tr><th id="314">314</th><td><i> * is set.</i></td></tr>
<tr><th id="315">315</th><td><i> */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_PKTLENMASK" data-ref="_M/EX_UPD_PKTLENMASK">EX_UPD_PKTLENMASK</dfn>	0x00001fff	/* 12:0 -&gt; packet length */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_ERROR" data-ref="_M/EX_UPD_ERROR">EX_UPD_ERROR</dfn>		0x00004000	/* rcv error */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_COMPLETE" data-ref="_M/EX_UPD_COMPLETE">EX_UPD_COMPLETE</dfn>		0x00008000	/* rcv complete */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_OVERRUN" data-ref="_M/EX_UPD_OVERRUN">EX_UPD_OVERRUN</dfn>		0x00010000	/* rcv overrun */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_RUNT" data-ref="_M/EX_UPD_RUNT">EX_UPD_RUNT</dfn>		0x00020000	/* pkt &lt; 60 bytes */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_ALIGNERR" data-ref="_M/EX_UPD_ALIGNERR">EX_UPD_ALIGNERR</dfn>		0x00040000	/* alignment error */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_CRCERR" data-ref="_M/EX_UPD_CRCERR">EX_UPD_CRCERR</dfn>		0x00080000	/* CRC error */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_OVERSIZED" data-ref="_M/EX_UPD_OVERSIZED">EX_UPD_OVERSIZED</dfn>	0x00100000	/* oversize frame */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_DRIBBLEBITS" data-ref="_M/EX_UPD_DRIBBLEBITS">EX_UPD_DRIBBLEBITS</dfn>	0x00800000	/* pkt had dribble bits */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_OVERFLOW" data-ref="_M/EX_UPD_OVERFLOW">EX_UPD_OVERFLOW</dfn>		0x01000000	/* insufficient space for pkt */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_IPCKSUMERR" data-ref="_M/EX_UPD_IPCKSUMERR">EX_UPD_IPCKSUMERR</dfn>	0x02000000	/* IP cksum error (90xB) */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_TCPCKSUMERR" data-ref="_M/EX_UPD_TCPCKSUMERR">EX_UPD_TCPCKSUMERR</dfn>	0x04000000	/* TCP cksum error (90xB) */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_UDPCKSUMERR" data-ref="_M/EX_UPD_UDPCKSUMERR">EX_UPD_UDPCKSUMERR</dfn>	0x08000000	/* UDP cksum error (90xB) */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_IPCHECKED" data-ref="_M/EX_UPD_IPCHECKED">EX_UPD_IPCHECKED</dfn>	0x20000000	/* IP cksum done */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_TCPCHECKED" data-ref="_M/EX_UPD_TCPCHECKED">EX_UPD_TCPCHECKED</dfn>	0x40000000	/* TCP cksum done */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_UDPCHECKED" data-ref="_M/EX_UPD_UDPCHECKED">EX_UPD_UDPCHECKED</dfn>	0x80000000	/* UDP cksum done */</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_ERR" data-ref="_M/EX_UPD_ERR">EX_UPD_ERR</dfn>		0x001f4000	/* Errors we check for */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/EX_UPD_ERR_VLAN" data-ref="_M/EX_UPD_ERR_VLAN">EX_UPD_ERR_VLAN</dfn>		0x000f0000	/* same for 802.1q */</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_ex_cardbus.c.html'>netbsd/sys/dev/cardbus/if_ex_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
