1: "scalar_i8_signbit_shl_and_eq"
7: "scalar_i8_signbit_shl_and_eq" is unchanged by InstCombine

1: "scalar_i16_signbit_shl_and_eq"
7: "scalar_i16_signbit_shl_and_eq" is unchanged by InstCombine

1: "scalar_i32_signbit_shl_and_eq"
7: "scalar_i32_signbit_shl_and_eq" is unchanged by InstCombine

1: "scalar_i64_signbit_shl_and_eq"
7: "scalar_i64_signbit_shl_and_eq" is unchanged by InstCombine

1: "scalar_i32_signbit_shl_and_ne"
7: "scalar_i32_signbit_shl_and_ne" is unchanged by InstCombine

1: "vec_4xi32_signbit_shl_and_eq"
7: "vec_4xi32_signbit_shl_and_eq" is unchanged by InstCombine

1: "vec_4xi32_signbit_shl_and_eq_undef1"
4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef1" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "vec_4xi32_signbit_shl_and_eq_undef2"
4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef2" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "vec_4xi32_signbit_shl_and_eq_undef3"
4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: llvm.mlir.undef

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "vec_4xi32_signbit_shl_and_eq_undef3" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "scalar_i32_signbit_shl_and_eq_extra_use_shl"
4: "scalar_i32_signbit_shl_and_eq_extra_use_shl" has unsupported operation: llvm.store

1: "scalar_i32_signbit_shl_and_eq_extra_use_and"
4: "scalar_i32_signbit_shl_and_eq_extra_use_and" has unsupported operation: llvm.store

1: "scalar_i32_signbit_shl_and_eq_extra_use_shl_and"
4: "scalar_i32_signbit_shl_and_eq_extra_use_shl_and" has unsupported operation: llvm.store

4: "scalar_i32_signbit_shl_and_eq_extra_use_shl_and" has unsupported operation: llvm.store

1: "scalar_i32_signbit_shl_and_eq_X_is_constant1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.icmp
2: llvm.return

1: "scalar_i32_signbit_shl_and_eq_X_is_constant2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.icmp
2: llvm.return

1: "scalar_i32_signbit_shl_and_slt"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.icmp
2: llvm.return

1: "scalar_i32_signbit_shl_and_eq_nonzero"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.icmp
2: llvm.return

