// Seed: 3558627642
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3
);
  assign id_5 = id_1;
  assign id_5 = (1);
  assign id_5 = id_1;
  always #1 assert (!id_0);
  assign id_5 = 1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output tri1  id_2#(.id_5(1)),
    output logic id_3
);
  assign id_5 = 1;
  initial begin
    id_5 <= id_0;
    assign id_2 = ~1;
    $display((1));
  end
  always @(1, posedge 1) id_2 = id_1;
  assign id_3 = id_0;
  final $display;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_6;
endmodule
