

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Mon Nov 21 20:06:56 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       46|    11403|  0.460 us|  0.114 ms|   47|  11404|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_126_2   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_132_3   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_143_4   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_144_5   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_145_6   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_146_7   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_81_1    |       84|       84|        14|          -|          -|     6|        no|
        | + VITIS_LOOP_84_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_41_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_160_8   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_161_9   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_61_1    |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       69|       69|        23|          -|          -|     3|        no|
        | + VITIS_LOOP_44_2   |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_100_1   |       48|       48|        16|          -|          -|     3|        no|
        | + VITIS_LOOP_103_2  |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_61_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_64_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_187_10  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_188_11  |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_189_12  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_192_13  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 2
  * Pipeline-10: initiation interval (II) = 1, depth = 2
  * Pipeline-11: initiation interval (II) = 1, depth = 2
  * Pipeline-12: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 159
* Pipeline : 13
  Pipeline-0 : II = 1, D = 2, States = { 40 41 }
  Pipeline-1 : II = 1, D = 2, States = { 43 44 }
  Pipeline-2 : II = 1, D = 2, States = { 46 47 }
  Pipeline-3 : II = 1, D = 2, States = { 49 50 }
  Pipeline-4 : II = 1, D = 2, States = { 52 53 }
  Pipeline-5 : II = 1, D = 2, States = { 78 79 }
  Pipeline-6 : II = 1, D = 2, States = { 81 82 }
  Pipeline-7 : II = 1, D = 2, States = { 140 141 }
  Pipeline-8 : II = 1, D = 2, States = { 143 144 }
  Pipeline-9 : II = 1, D = 2, States = { 146 147 }
  Pipeline-10 : II = 1, D = 2, States = { 149 150 }
  Pipeline-11 : II = 1, D = 2, States = { 154 155 }
  Pipeline-12 : II = 1, D = 2, States = { 157 158 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 35 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 39 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 149 
40 --> 42 41 
41 --> 40 
42 --> 43 
43 --> 45 44 
44 --> 43 
45 --> 46 
46 --> 48 47 
47 --> 46 
48 --> 49 
49 --> 51 50 
50 --> 49 
51 --> 52 
52 --> 54 53 
53 --> 52 
54 --> 55 
55 --> 56 
56 --> 64 57 
57 --> 58 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 57 
64 --> 65 
65 --> 68 66 
66 --> 67 65 
67 --> 66 
68 --> 69 
69 --> 70 78 
70 --> 71 69 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 70 
78 --> 80 79 
79 --> 78 
80 --> 81 
81 --> 83 82 
82 --> 81 
83 --> 84 
84 --> 85 
85 --> 86 92 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 85 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 103 
96 --> 97 95 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 96 
103 --> 104 116 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 115 103 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 129 122 
122 --> 123 121 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 122 
129 --> 130 
130 --> 139 131 
131 --> 132 130 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 131 
139 --> 140 
140 --> 142 141 
141 --> 140 
142 --> 143 
143 --> 145 144 
144 --> 143 
145 --> 146 
146 --> 148 147 
147 --> 146 
148 --> 157 
149 --> 151 150 
150 --> 149 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 156 155 
155 --> 154 
156 --> 148 
157 --> 159 158 
158 --> 157 
159 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%din_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:20]   --->   Operation 160 'alloca' 'din_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:21]   --->   Operation 161 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 162 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 163 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 164 'getelementptr' 'A_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_36" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 165 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 166 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_1" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 167 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 168 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_1" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 169 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 170 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_2" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 171 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %counter"   --->   Operation 172 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 173 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_2" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 174 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 175 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 %counter_read, i6 %A_addr_3" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 176 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 177 [2/2] (2.78ns)   --->   "%conv = fpext i32 %counter_read" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 177 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 178 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_3" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 179 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 180 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_5" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 181 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 182 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_4" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 183 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 184 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_5" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 185 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 186 [1/2] (2.78ns)   --->   "%conv = fpext i32 %counter_read" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 186 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 187 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_6" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 188 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 189 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_7" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 190 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 191 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_6" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 192 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 193 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_7" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 194 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 195 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 195 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 196 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %counter_read, i5 %B_addr_9" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 197 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 198 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_10" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 199 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 200 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_8" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 201 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 202 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_9" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 203 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 204 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 204 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 205 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_11" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 206 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 207 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_12" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 208 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 209 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 %counter_read, i6 %A_addr_10" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 210 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 211 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_11" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 212 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 213 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 213 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 214 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %counter_read, i5 %B_addr_13" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 215 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 216 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_14" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 217 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 218 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_12" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 219 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 220 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_13" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 221 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 222 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 222 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 223 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_15" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 224 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 225 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 0, i5 %B_addr_16" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 226 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 227 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_14" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 228 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 229 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_15" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 230 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 231 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 231 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 232 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %counter_read, i5 %B_addr_17" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 233 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 234 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_16" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 235 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 236 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 %counter_read, i6 %A_addr_17" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 237 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 238 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 238 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 239 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_18" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 240 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 241 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_19" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 242 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 243 [6/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 243 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 244 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_20" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 245 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 246 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_21" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 247 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 248 [5/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 248 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 249 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_22" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 250 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 251 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_23" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 252 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 253 [4/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 253 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 254 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_24" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 255 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 256 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_25" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 257 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 258 [3/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 258 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 259 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_26" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 260 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 261 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_27" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 262 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 263 [2/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 263 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.60>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 264 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_28" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 265 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 266 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_29" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 267 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 268 [1/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 268 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.32>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 269 'getelementptr' 'A_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_30" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 270 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 271 'getelementptr' 'A_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_31" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 272 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 273 [2/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 273 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.11>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 274 'getelementptr' 'A_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_32" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 275 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 276 'getelementptr' 'A_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_33" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 277 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 278 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:52]   --->   Operation 279 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %conv1, i5 %B_addr" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 280 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 281 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %conv1, i5 %B_addr_4" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 282 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 2.35>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 283 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_20, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 285 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_20, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 288 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_8, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_8, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 299 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 300 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 300 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 301 'getelementptr' 'A_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 0, i6 %A_addr_34" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 302 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 303 'getelementptr' 'A_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (1.35ns)   --->   "%store_ln43 = store i32 1, i6 %A_addr_35" [../../src/hls_src/KF_kernel.cpp:43]   --->   Operation 304 'store' 'store_ln43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 305 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.79ns)   --->   "%store_ln51 = store i32 %conv1, i5 %B_addr_8" [../../src/hls_src/KF_kernel.cpp:51]   --->   Operation 306 'store' 'store_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q"   --->   Operation 307 'load' 'guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load, void %codeRepl52, void %split._crit_edge" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 308 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 0" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 309 'store' 'store_ln76' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 310 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 1" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 310 'store' 'store_ln76' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 311 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 2" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 311 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_19 : Operation 312 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 3" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 312 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 20 <SV = 19> <Delay = 1.35>
ST_20 : Operation 313 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 4" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 313 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 314 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 5" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 314 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 21 <SV = 20> <Delay = 1.35>
ST_21 : Operation 315 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 6" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 315 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 316 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 7" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 316 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 22 <SV = 21> <Delay = 1.35>
ST_22 : Operation 317 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 8" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 317 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_22 : Operation 318 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 9" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 318 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 23 <SV = 22> <Delay = 1.35>
ST_23 : Operation 319 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 10" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 319 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_23 : Operation 320 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 11" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 320 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 24 <SV = 23> <Delay = 1.35>
ST_24 : Operation 321 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 12" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 321 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_24 : Operation 322 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 13" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 322 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 25 <SV = 24> <Delay = 1.35>
ST_25 : Operation 323 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 14" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 323 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_25 : Operation 324 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 15" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 324 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 26 <SV = 25> <Delay = 1.35>
ST_26 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 16" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 325 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_26 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 17" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 326 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 327 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 18" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 327 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_27 : Operation 328 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 19" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 328 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 28 <SV = 27> <Delay = 1.35>
ST_28 : Operation 329 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 20" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 329 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_28 : Operation 330 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 21" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 330 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 29 <SV = 28> <Delay = 1.35>
ST_29 : Operation 331 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 22" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 331 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 332 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 23" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 332 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 30 <SV = 29> <Delay = 1.35>
ST_30 : Operation 333 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 24" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 333 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 334 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 25" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 334 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 31 <SV = 30> <Delay = 1.35>
ST_31 : Operation 335 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 26" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 335 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 336 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 27" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 336 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 31> <Delay = 1.35>
ST_32 : Operation 337 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 28" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 337 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 29" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 338 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 33 <SV = 32> <Delay = 1.35>
ST_33 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 30" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 339 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_33 : Operation 340 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 31" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 340 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 34 <SV = 33> <Delay = 1.35>
ST_34 : Operation 341 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 32" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 341 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 342 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 33" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 342 'store' 'store_ln76' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 35 <SV = 34> <Delay = 1.35>
ST_35 : Operation 343 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 0, i32 34" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 343 'store' 'store_ln76' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 344 [1/1] (1.35ns)   --->   "%store_ln76 = store i32 %q_read, i32 35" [../../src/hls_src/KF_kernel.cpp:76]   --->   Operation 344 'store' 'store_ln76' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q"   --->   Operation 345 'store' 'store_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split._crit_edge"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_Q_load)> <Delay = 0.00>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load = load i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R"   --->   Operation 347 'load' 'guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load, void %codeRepl53, void %._crit_edge" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 348 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 349 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 %r_read, i32 0" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 349 'store' 'store_ln85' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_35 : Operation 350 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 1" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 350 'store' 'store_ln85' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 36 <SV = 35> <Delay = 0.79>
ST_36 : Operation 351 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 2" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 351 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_36 : Operation 352 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 3" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 352 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 37 <SV = 36> <Delay = 0.79>
ST_37 : Operation 353 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 %r_read, i32 4" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 353 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_37 : Operation 354 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 5" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 354 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 38 <SV = 37> <Delay = 0.79>
ST_38 : Operation 355 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 6" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 355 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_38 : Operation 356 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 0, i32 7" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 356 'store' 'store_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 39 <SV = 38> <Delay = 1.11>
ST_39 : Operation 357 [1/1] (0.79ns)   --->   "%store_ln85 = store i32 %r_read, i32 8" [../../src/hls_src/KF_kernel.cpp:85]   --->   Operation 357 'store' 'store_ln85' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R"   --->   Operation 358 'store' 'store_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load)> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 359 'br' 'br_ln0' <Predicate = (!guard_variable_for_KalmanFilterKernel_float_float_float_float_float_R_load)> <Delay = 0.00>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%num_calls_load = load i32 %num_calls" [../../src/hls_src/KF_kernel.cpp:112]   --->   Operation 360 'load' 'num_calls_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 361 [1/1] (1.11ns)   --->   "%icmp_ln112 = icmp_eq  i32 %num_calls_load, i32 0" [../../src/hls_src/KF_kernel.cpp:112]   --->   Operation 361 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.preheader7.preheader, void %.preheader9.preheader" [../../src/hls_src/KF_kernel.cpp:112]   --->   Operation 362 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 363 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.48>
ST_39 : Operation 364 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 364 'br' 'br_ln0' <Predicate = (icmp_ln112)> <Delay = 0.48>

State 40 <SV = 39> <Delay = 1.35>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln132, void %.split39, i3 0, void %.preheader7.preheader" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 365 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 366 [1/1] (0.74ns)   --->   "%add_ln132 = add i3 %i_1, i3 1" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 366 'add' 'add_ln132' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 367 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 367 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 368 [1/1] (0.69ns)   --->   "%icmp_ln132 = icmp_eq  i3 %i_1, i3 6" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 368 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 369 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 369 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split39, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 370 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 371 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i_1" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 371 'zext' 'i_1_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_40 : Operation 372 [1/1] (0.00ns)   --->   "%din_addr_1_56 = getelementptr i32 %din, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 372 'getelementptr' 'din_addr_1_56' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_40 : Operation 373 [2/2] (1.35ns)   --->   "%din_load_1_57 = load i11 %din_addr_1_56" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 373 'load' 'din_load_1_57' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 41 <SV = 40> <Delay = 2.14>
ST_41 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 374 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_41 : Operation 375 [1/2] (1.35ns)   --->   "%din_load_1_57 = load i11 %din_addr_1_56" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 375 'load' 'din_load_1_57' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_41 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln133 = bitcast i32 %din_load_1_57" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 376 'bitcast' 'bitcast_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_41 : Operation 377 [1/1] (0.00ns)   --->   "%din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 377 'getelementptr' 'din_addr_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_41 : Operation 378 [1/1] (0.79ns)   --->   "%store_ln133 = store i32 %bitcast_ln133, i3 %din_addr_4" [../../src/hls_src/KF_kernel.cpp:133]   --->   Operation 378 'store' 'store_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_41 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 379 'br' 'br_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 42 <SV = 40> <Delay = 0.48>
ST_42 : Operation 380 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 380 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 43 <SV = 41> <Delay = 1.53>
ST_43 : Operation 381 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln143_1, void %.split3726, i2 0, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 381 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 382 [1/1] (0.62ns)   --->   "%add_ln143_1 = add i2 %j, i2 1" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 382 'add' 'add_ln143_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 383 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 383 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 384 [1/1] (0.51ns)   --->   "%icmp_ln143 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 384 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 385 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 385 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %.split37, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 386 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 387 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 387 'zext' 'j_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_43 : Operation 388 [1/1] (0.74ns)   --->   "%add_ln143 = add i3 %j_cast, i3 3" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 388 'add' 'add_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i3 %add_ln143" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 389 'zext' 'zext_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_43 : Operation 390 [1/1] (0.00ns)   --->   "%din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln143" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 390 'getelementptr' 'din_addr_5' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_43 : Operation 391 [2/2] (0.79ns)   --->   "%din_load_3 = load i3 %din_addr_5" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 391 'load' 'din_load_3' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 392 [1/1] (0.69ns)   --->   "%switch_ln143 = switch i2 %j, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 392 'switch' 'switch_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.69>
ST_43 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 44 <SV = 42> <Delay = 0.79>
ST_44 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 394 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 395 [1/2] (0.79ns)   --->   "%din_load_3 = load i3 %din_addr_5" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 395 'load' 'din_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_44 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln143 = store i32 %din_load_3, i32 %u_1" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 396 'store' 'store_ln143' <Predicate = (j == 1)> <Delay = 0.00>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split3726" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 397 'br' 'br_ln143' <Predicate = (j == 1)> <Delay = 0.00>
ST_44 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln143 = store i32 %din_load_3, i32 %u_0" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 398 'store' 'store_ln143' <Predicate = (j == 0)> <Delay = 0.00>
ST_44 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split3726" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 399 'br' 'br_ln143' <Predicate = (j == 0)> <Delay = 0.00>
ST_44 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln143 = store i32 %din_load_3, i32 %u_2" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 400 'store' 'store_ln143' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_44 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split3726" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 401 'br' 'br_ln143' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>

State 45 <SV = 42> <Delay = 0.48>
ST_45 : Operation 402 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 402 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 46 <SV = 43> <Delay = 1.12>
ST_46 : Operation 403 [1/1] (0.00ns)   --->   "%j_1 = phi i2 %add_ln144, void %.split3517, i2 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 403 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 404 [1/1] (0.62ns)   --->   "%add_ln144 = add i2 %j_1, i2 1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 404 'add' 'add_ln144' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 405 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 405 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 406 [1/1] (0.51ns)   --->   "%icmp_ln144 = icmp_eq  i2 %j_1, i2 3" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 406 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 407 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split35, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 408 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 409 [1/1] (0.33ns)   --->   "%xor_ln144 = xor i2 %j_1, i2 2" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 409 'xor' 'xor_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i2 %xor_ln144" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 410 'sext' 'sext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i3 %sext_ln144" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 411 'zext' 'zext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_46 : Operation 412 [1/1] (0.00ns)   --->   "%din_addr_6 = getelementptr i32 %din_s, i64 0, i64 %zext_ln144" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 412 'getelementptr' 'din_addr_6' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_46 : Operation 413 [2/2] (0.79ns)   --->   "%din_load_4 = load i3 %din_addr_6" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 413 'load' 'din_load_4' <Predicate = (!icmp_ln144)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_46 : Operation 414 [1/1] (0.69ns)   --->   "%switch_ln144 = switch i2 %j_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 414 'switch' 'switch_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.69>
ST_46 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 47 <SV = 44> <Delay = 0.79>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 416 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 417 [1/2] (0.79ns)   --->   "%din_load_4 = load i3 %din_addr_6" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 417 'load' 'din_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_47 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %din_load_4, i32 %z_1" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 418 'store' 'store_ln144' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_47 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln144 = br void %.split3517" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 419 'br' 'br_ln144' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %din_load_4, i32 %z_0" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 420 'store' 'store_ln144' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_47 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln144 = br void %.split3517" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 421 'br' 'br_ln144' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_47 : Operation 422 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %din_load_4, i32 %z_2" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 422 'store' 'store_ln144' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln144 = br void %.split3517" [../../src/hls_src/KF_kernel.cpp:144]   --->   Operation 423 'br' 'br_ln144' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>

State 48 <SV = 44> <Delay = 0.48>
ST_48 : Operation 424 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 424 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 49 <SV = 45> <Delay = 0.79>
ST_49 : Operation 425 [1/1] (0.00ns)   --->   "%j_2 = phi i3 %add_ln145, void %.split33, i3 0, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 425 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 426 [1/1] (0.74ns)   --->   "%add_ln145 = add i3 %j_2, i3 1" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 426 'add' 'add_ln145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 427 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 427 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 428 [1/1] (0.69ns)   --->   "%icmp_ln145 = icmp_eq  i3 %j_2, i3 6" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 428 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %.split33, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 430 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 431 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %j_2" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 431 'zext' 'j_2_cast' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 432 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %j_2_cast" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 432 'getelementptr' 'x_hat_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_49 : Operation 433 [2/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 433 'load' 'x_hat_load_1' <Predicate = (!icmp_ln145)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 50 <SV = 46> <Delay = 1.58>
ST_50 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 434 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_50 : Operation 435 [1/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 435 'load' 'x_hat_load_1' <Predicate = (!icmp_ln145)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_50 : Operation 436 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %j_2_cast" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 436 'getelementptr' 'x_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_50 : Operation 437 [1/1] (0.79ns)   --->   "%store_ln145 = store i32 %x_hat_load_1, i3 %x_addr" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 437 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_50 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 51 <SV = 46> <Delay = 0.48>
ST_51 : Operation 439 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 439 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 52 <SV = 47> <Delay = 1.35>
ST_52 : Operation 440 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln146, void %.split31, i6 0, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 440 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 441 [1/1] (0.88ns)   --->   "%add_ln146 = add i6 %j_3, i6 1" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 441 'add' 'add_ln146' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 442 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 442 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 443 [1/1] (0.87ns)   --->   "%icmp_ln146 = icmp_eq  i6 %j_3, i6 36" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 443 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 444 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 444 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %.split31, void" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 445 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 446 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 446 'zext' 'j_3_cast' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_52 : Operation 447 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %j_3_cast" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 447 'getelementptr' 'P_hat_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_52 : Operation 448 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 448 'load' 'P_hat_load' <Predicate = (!icmp_ln146)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 53 <SV = 48> <Delay = 2.70>
ST_53 : Operation 449 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 449 'specloopname' 'specloopname_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_53 : Operation 450 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 450 'load' 'P_hat_load' <Predicate = (!icmp_ln146)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 451 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 %j_3_cast" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 451 'getelementptr' 'P_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_53 : Operation 452 [1/1] (1.35ns)   --->   "%store_ln146 = store i32 %P_hat_load, i6 %P_addr" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 452 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 453 'br' 'br_ln0' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 54 <SV = 48> <Delay = 0.48>
ST_54 : Operation 454 [2/2] (0.00ns)   --->   "%call_ln151 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:151]   --->   Operation 454 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 455 [1/1] (0.00ns)   --->   "%u_0_load = load i32 %u_0" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 455 'load' 'u_0_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 456 [1/1] (0.00ns)   --->   "%u_1_load = load i32 %u_1" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 456 'load' 'u_1_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 457 [1/1] (0.00ns)   --->   "%u_2_load = load i32 %u_2" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 457 'load' 'u_2_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 458 [2/2] (0.48ns)   --->   "%call_ln152 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 458 'call' 'call_ln152' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 49> <Delay = 0.48>
ST_55 : Operation 459 [1/2] (0.00ns)   --->   "%call_ln151 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:151]   --->   Operation 459 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 460 [1/2] (0.00ns)   --->   "%call_ln152 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0_load, i32 %u_1_load, i32 %u_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:152]   --->   Operation 460 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 461 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 461 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 56 <SV = 50> <Delay = 1.24>
ST_56 : Operation 462 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %add_ln41, void %._crit_edge.loopexit.i27, i3 0, void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 462 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 463 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_4, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 463 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 464 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_4, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 464 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 465 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 465 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 466 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 467 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 467 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 468 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 468 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_56 : Operation 469 [2/2] (0.54ns)   --->   "%call_ln155 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 469 'call' 'call_ln155' <Predicate = (icmp_ln41)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 51> <Delay = 2.09>
ST_57 : Operation 470 [1/1] (0.00ns)   --->   "%j_12 = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 470 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j_12" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 471 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 472 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 472 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_12, void %.split.i, void %._crit_edge.loopexit.i27" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 473 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 474 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 474 'add' 'add_ln48' <Predicate = (!j_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 475 'zext' 'zext_ln48' <Predicate = (!j_12)> <Delay = 0.00>
ST_57 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 476 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = (!j_12)> <Delay = 0.00>
ST_57 : Operation 477 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 477 'load' 'tmp_mat_1_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_57 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 478 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = (!j_12)> <Delay = 0.00>
ST_57 : Operation 479 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 479 'load' 'tmp_mat_2_load_1' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_57 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 480 'br' 'br_ln0' <Predicate = (j_12)> <Delay = 0.00>

State 58 <SV = 52> <Delay = 1.35>
ST_58 : Operation 481 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 481 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_58 : Operation 482 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 482 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 59 <SV = 53> <Delay = 6.01>
ST_59 : Operation 483 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 483 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 54> <Delay = 6.01>
ST_60 : Operation 484 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 484 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 55> <Delay = 6.01>
ST_61 : Operation 485 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 485 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 56> <Delay = 6.01>
ST_62 : Operation 486 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 486 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 57> <Delay = 6.80>
ST_63 : Operation 487 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 487 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 488 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 488 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 489 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 489 'getelementptr' 'x_minus_addr_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 490 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153]   --->   Operation 490 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_63 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 491 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 64 <SV = 51> <Delay = 0.48>
ST_64 : Operation 492 [1/2] (0.00ns)   --->   "%call_ln155 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 492 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 493 [1/1] (0.48ns)   --->   "%br_ln81 = br void" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 493 'br' 'br_ln81' <Predicate = true> <Delay = 0.48>

State 65 <SV = 52> <Delay = 1.24>
ST_65 : Operation 494 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 494 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 495 [1/1] (0.74ns)   --->   "%add_ln81 = add i3 %i_3, i3 1" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 495 'add' 'add_ln81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_3" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 496 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 497 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp_eq  i3 %i_3, i3 6" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 497 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 498 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 498 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split29, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 499 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 500 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_65 : Operation 501 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_3, i3 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 501 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_65 : Operation 502 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_3, i1 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 502 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_65 : Operation 503 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 503 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_65 : Operation 504 [1/1] (0.88ns)   --->   "%empty = sub i6 %p_shl, i6 %p_shl3_cast" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 504 'sub' 'empty' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 505 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 505 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_65 : Operation 506 [2/2] (0.54ns)   --->   "%call_ln157 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 506 'call' 'call_ln157' <Predicate = (icmp_ln81)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 53> <Delay = 2.23>
ST_66 : Operation 507 [1/1] (0.00ns)   --->   "%j_5 = phi i3 %add_ln84, void %.split27, i3 0, void %.split29" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 507 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 508 [1/1] (0.74ns)   --->   "%add_ln84 = add i3 %j_5, i3 1" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 508 'add' 'add_ln84' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %j_5" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 509 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 510 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_5, i3 6" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 510 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 511 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 511 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split27, void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 512 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 513 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %zext_ln84, i6 %empty" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 513 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %add_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 514 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_66 : Operation 515 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 515 'getelementptr' 'A_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_66 : Operation 516 [2/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 516 'load' 'A_load' <Predicate = (!icmp_ln84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_66 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_5, i3 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 517 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_66 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_5, i1 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 518 'bitconcatenate' 'shl_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_66 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i4 %shl_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 519 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_66 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 520 'sub' 'sub_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_66 : Operation 521 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 521 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_66 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 522 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 67 <SV = 54> <Delay = 2.70>
ST_67 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 523 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 524 [1/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 524 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_67 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i6 %add_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 525 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 526 'getelementptr' 'tmp_mat_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 527 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 527 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_67 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 528 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 68 <SV = 53> <Delay = 0.48>
ST_68 : Operation 529 [1/2] (0.00ns)   --->   "%call_ln157 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 529 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 530 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 530 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 69 <SV = 54> <Delay = 0.88>
ST_69 : Operation 531 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i43, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 531 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 532 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_8, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 532 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 533 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_8, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 533 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 534 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 534 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i30, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 535 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 536 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_69 : Operation 537 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_8, i3 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 537 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_69 : Operation 538 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_8, i1 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 538 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_69 : Operation 539 [1/1] (0.00ns)   --->   "%p_shl77_cast = zext i4 %p_shl2" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 539 'zext' 'p_shl77_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_69 : Operation 540 [1/1] (0.88ns)   --->   "%empty_58 = sub i6 %p_shl1, i6 %p_shl77_cast" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 540 'sub' 'empty_58' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 541 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 541 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_69 : Operation 542 [1/1] (0.48ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 542 'br' 'br_ln0' <Predicate = (icmp_ln41_1)> <Delay = 0.48>

State 70 <SV = 55> <Delay = 2.23>
ST_70 : Operation 543 [1/1] (0.00ns)   --->   "%j_13 = phi i3 %add_ln44, void %.split.i41, i3 0, void %.split2.i30" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 543 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 544 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_13, i3 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 544 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_13" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 545 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 546 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_13, i3 6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 546 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 547 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 547 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i41, void %._crit_edge.loopexit.i43" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 548 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 549 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_58" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 549 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 550 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 551 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 552 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 552 'load' 'tmp_mat_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_70 : Operation 553 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q_r, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 553 'getelementptr' 'Q_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 554 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 554 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_70 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 555 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 71 <SV = 56> <Delay = 1.35>
ST_71 : Operation 556 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 556 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_71 : Operation 557 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 557 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 72 <SV = 57> <Delay = 6.01>
ST_72 : Operation 558 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_1, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 558 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 58> <Delay = 6.01>
ST_73 : Operation 559 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_1, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 559 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 59> <Delay = 6.01>
ST_74 : Operation 560 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_1, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 560 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 60> <Delay = 6.01>
ST_75 : Operation 561 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_1, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 561 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 61> <Delay = 6.01>
ST_76 : Operation 562 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load_1, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 562 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 62> <Delay = 1.35>
ST_77 : Operation 563 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 563 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 564 [1/1] (0.00ns)   --->   "%P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 564 'getelementptr' 'P_minus_addr_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 565 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158]   --->   Operation 565 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_77 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 566 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 55> <Delay = 0.79>
ST_78 : Operation 567 [1/1] (0.00ns)   --->   "%j_4 = phi i3 %add_ln160, void %.split25, i3 0, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 567 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 568 [1/1] (0.74ns)   --->   "%add_ln160 = add i3 %j_4, i3 1" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 568 'add' 'add_ln160' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 569 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 569 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 570 [1/1] (0.69ns)   --->   "%icmp_ln160 = icmp_eq  i3 %j_4, i3 6" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 570 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 571 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 571 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %.split25, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 572 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 573 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 573 'zext' 'j_4_cast' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_78 : Operation 574 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %j_4_cast" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 574 'getelementptr' 'x_minus_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_78 : Operation 575 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 575 'load' 'x_minus_load' <Predicate = (!icmp_ln160)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 79 <SV = 56> <Delay = 1.58>
ST_79 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 576 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_79 : Operation 577 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 577 'load' 'x_minus_load' <Predicate = (!icmp_ln160)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_79 : Operation 578 [1/1] (0.00ns)   --->   "%x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 %j_4_cast" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 578 'getelementptr' 'x_plus_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_79 : Operation 579 [1/1] (0.79ns)   --->   "%store_ln160 = store i32 %x_minus_load, i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:160]   --->   Operation 579 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_79 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 580 'br' 'br_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>

State 80 <SV = 56> <Delay = 0.48>
ST_80 : Operation 581 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 581 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 81 <SV = 57> <Delay = 1.35>
ST_81 : Operation 582 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln161, void %.split23, i6 0, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 582 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 583 [1/1] (0.88ns)   --->   "%add_ln161 = add i6 %j_6, i6 1" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 583 'add' 'add_ln161' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 584 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 584 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 585 [1/1] (0.87ns)   --->   "%icmp_ln161 = icmp_eq  i6 %j_6, i6 36" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 585 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 586 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 586 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %.split23, void" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 587 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 588 [1/1] (0.00ns)   --->   "%j_6_cast = zext i6 %j_6" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 588 'zext' 'j_6_cast' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_81 : Operation 589 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %j_6_cast" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 589 'getelementptr' 'P_minus_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_81 : Operation 590 [2/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 590 'load' 'P_minus_load' <Predicate = (!icmp_ln161)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 82 <SV = 58> <Delay = 2.70>
ST_82 : Operation 591 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 591 'specloopname' 'specloopname_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_82 : Operation 592 [1/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 592 'load' 'P_minus_load' <Predicate = (!icmp_ln161)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 593 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %j_6_cast" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 593 'getelementptr' 'P_plus_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_82 : Operation 594 [1/1] (1.35ns)   --->   "%store_ln161 = store i32 %P_minus_load, i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:161]   --->   Operation 594 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 595 'br' 'br_ln0' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 83 <SV = 58> <Delay = 0.00>
ST_83 : Operation 596 [2/2] (0.00ns)   --->   "%call_ln168 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 596 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 59> <Delay = 0.48>
ST_84 : Operation 597 [1/2] (0.00ns)   --->   "%call_ln168 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 597 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 598 [1/1] (0.00ns)   --->   "%z_0_load = load i32 %z_0" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 598 'load' 'z_0_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 599 [1/1] (0.00ns)   --->   "%z_1_load = load i32 %z_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 599 'load' 'z_1_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 600 [1/1] (0.00ns)   --->   "%z_2_load = load i32 %z_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 600 'load' 'z_2_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 601 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 601 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 85 <SV = 60> <Delay = 1.35>
ST_85 : Operation 602 [1/1] (0.00ns)   --->   "%i_9 = phi i2 %add_ln61, void %.split2122, i2 0, void" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 602 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 603 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %i_9, i2 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 603 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_9" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 604 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 605 [1/1] (0.51ns)   --->   "%icmp_ln61 = icmp_eq  i2 %i_9, i2 3" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 605 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 606 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 606 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split21, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 607 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 608 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_0_load, i32 %z_1_load, i32 %z_2_load, i2 %i_9" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 608 'mux' 'tmp' <Predicate = (!icmp_ln61)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 609 'getelementptr' 'tmp_mat_3_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_85 : Operation 610 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 610 'load' 'tmp_mat_3_load' <Predicate = (!icmp_ln61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_85 : Operation 611 [2/2] (0.00ns)   --->   "%call_ln171 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 611 'call' 'call_ln171' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 61> <Delay = 1.35>
ST_86 : Operation 612 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 612 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 87 <SV = 62> <Delay = 6.01>
ST_87 : Operation 613 [5/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 613 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 63> <Delay = 6.01>
ST_88 : Operation 614 [4/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 614 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 64> <Delay = 6.01>
ST_89 : Operation 615 [3/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 615 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 65> <Delay = 6.01>
ST_90 : Operation 616 [2/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 616 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 66> <Delay = 6.01>
ST_91 : Operation 617 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 617 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 618 [1/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 618 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 619 [1/1] (0.69ns)   --->   "%switch_ln68 = switch i2 %i_9, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 619 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.69>
ST_91 : Operation 620 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 620 'store' 'store_ln68' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_91 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2122" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 621 'br' 'br_ln68' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_91 : Operation 622 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_0" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 622 'store' 'store_ln68' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_91 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2122" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 623 'br' 'br_ln68' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_91 : Operation 624 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 624 'store' 'store_ln68' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_91 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2122" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 625 'br' 'br_ln68' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_91 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 626 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 92 <SV = 61> <Delay = 0.00>
ST_92 : Operation 627 [1/2] (0.00ns)   --->   "%call_ln171 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 627 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 62> <Delay = 0.48>
ST_93 : Operation 628 [2/2] (0.48ns)   --->   "%call_ln172 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 628 'call' 'call_ln172' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 63> <Delay = 0.48>
ST_94 : Operation 629 [1/2] (0.00ns)   --->   "%call_ln172 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 629 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 630 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 630 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 95 <SV = 64> <Delay = 0.86>
ST_95 : Operation 631 [1/1] (0.00ns)   --->   "%i_10 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i59, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 631 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 632 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_10, i2 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 632 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_10" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 633 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 634 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_10, i2 3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 634 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 635 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 635 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i46, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 636 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 637 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 637 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_95 : Operation 638 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_10, i2 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 638 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_95 : Operation 639 [1/1] (0.00ns)   --->   "%p_shl78_cast = zext i4 %p_shl4" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 639 'zext' 'p_shl78_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_95 : Operation 640 [1/1] (0.86ns)   --->   "%empty_59 = sub i5 %p_shl78_cast, i5 %zext_ln41" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 640 'sub' 'empty_59' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 641 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 641 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_95 : Operation 642 [1/1] (0.48ns)   --->   "%br_ln100 = br void %matAdd<float, 6, 6>.1.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 642 'br' 'br_ln100' <Predicate = (icmp_ln41_2)> <Delay = 0.48>

State 96 <SV = 65> <Delay = 2.22>
ST_96 : Operation 643 [1/1] (0.00ns)   --->   "%j_14 = phi i2 %add_ln44_1, void %.split.i57, i2 0, void %.split2.i46" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 643 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 644 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_14, i2 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 644 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_14" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 645 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 646 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_14, i2 3" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 646 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 647 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 647 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i57, void %._crit_edge.loopexit.i59" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 648 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 649 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_59" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 649 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 650 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_96 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 651 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_96 : Operation 652 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 652 'load' 'tmp_mat_2_load_2' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_96 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 653 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 97 <SV = 66> <Delay = 1.35>
ST_97 : Operation 654 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 654 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 655 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R_r, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 655 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 656 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 656 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 98 <SV = 67> <Delay = 6.80>
ST_98 : Operation 657 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 657 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_98 : Operation 658 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_2, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 658 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 68> <Delay = 6.01>
ST_99 : Operation 659 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_2, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 659 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 69> <Delay = 6.01>
ST_100 : Operation 660 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_2, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 660 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 70> <Delay = 6.01>
ST_101 : Operation 661 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_2, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 661 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 71> <Delay = 6.80>
ST_102 : Operation 662 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 662 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 663 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_2, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 663 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 664 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr i32 %S, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 664 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 665 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %S_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173]   --->   Operation 665 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_102 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 666 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 103 <SV = 65> <Delay = 1.00>
ST_103 : Operation 667 [1/1] (0.00ns)   --->   "%i_5 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 667 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 668 [1/1] (0.62ns)   --->   "%add_ln100 = add i2 %i_5, i2 1" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 668 'add' 'add_ln100' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %i_5" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 669 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 670 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp_eq  i2 %i_5, i2 3" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 670 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 671 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 671 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split19, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 672 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 673 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_5, i2 0" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 673 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_103 : Operation 674 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %p_shl6" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 674 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_103 : Operation 675 [1/1] (0.86ns)   --->   "%empty_60 = sub i4 %p_shl6, i4 %zext_ln100" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 675 'sub' 'empty_60' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 676 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i32 %S, i64 0, i64 %p_shl6_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 676 'getelementptr' 'S_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_103 : Operation 677 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl6_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 677 'getelementptr' 'S_inv_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_103 : Operation 678 [2/2] (0.79ns)   --->   "%S_load = load i4 %S_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 678 'load' 'S_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_103 : Operation 679 [2/2] (0.48ns)   --->   "%call_ln176 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 679 'call' 'call_ln176' <Predicate = (icmp_ln100)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 66> <Delay = 0.79>
ST_104 : Operation 680 [1/2] (0.79ns)   --->   "%S_load = load i4 %S_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 680 'load' 'S_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 105 <SV = 67> <Delay = 6.70>
ST_105 : Operation 681 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 681 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 68> <Delay = 6.70>
ST_106 : Operation 682 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 682 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 69> <Delay = 6.70>
ST_107 : Operation 683 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 683 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 70> <Delay = 6.70>
ST_108 : Operation 684 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 684 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 71> <Delay = 6.70>
ST_109 : Operation 685 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 685 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 72> <Delay = 6.70>
ST_110 : Operation 686 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 686 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 73> <Delay = 6.70>
ST_111 : Operation 687 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 687 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 74> <Delay = 6.70>
ST_112 : Operation 688 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 688 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 75> <Delay = 6.70>
ST_113 : Operation 689 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 689 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 76> <Delay = 6.70>
ST_114 : Operation 690 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 690 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 691 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 691 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 692 [1/1] (0.48ns)   --->   "%br_ln103 = br void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 692 'br' 'br_ln103' <Predicate = true> <Delay = 0.48>

State 115 <SV = 77> <Delay = 1.65>
ST_115 : Operation 693 [1/1] (0.00ns)   --->   "%j_7 = phi i2 %add_ln103, void, i2 0, void %.split19" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 693 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 694 [1/1] (0.62ns)   --->   "%add_ln103 = add i2 %j_7, i2 1" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 694 'add' 'add_ln103' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_7" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 695 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 696 [1/1] (0.51ns)   --->   "%icmp_ln103 = icmp_eq  i2 %j_7, i2 3" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 696 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 697 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 697 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split17, void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 698 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 699 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 699 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_115 : Operation 700 [1/1] (0.51ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_5, i2 %j_7" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 700 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void, void" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 701 'br' 'br_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_115 : Operation 702 [1/1] (0.86ns)   --->   "%add_ln110 = add i4 %zext_ln103, i4 %empty_60" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 702 'add' 'add_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %add_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 703 'zext' 'zext_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_115 : Operation 704 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 704 'getelementptr' 'S_inv_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_115 : Operation 705 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 705 'store' 'store_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_115 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 706 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_115 : Operation 707 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 707 'store' 'store_ln108' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_115 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [../../src/hls_src/matrix_ops.h:109]   --->   Operation 708 'br' 'br_ln109' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.00>
ST_115 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 709 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_115 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.1.exit"   --->   Operation 710 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 116 <SV = 66> <Delay = 0.00>
ST_116 : Operation 711 [1/2] (0.00ns)   --->   "%call_ln176 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:176]   --->   Operation 711 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 67> <Delay = 0.00>
ST_117 : Operation 712 [2/2] (0.00ns)   --->   "%call_ln177 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:177]   --->   Operation 712 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 68> <Delay = 0.00>
ST_118 : Operation 713 [1/2] (0.00ns)   --->   "%call_ln177 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:177]   --->   Operation 713 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 69> <Delay = 0.48>
ST_119 : Operation 714 [1/1] (0.00ns)   --->   "%y_bar_0_load = load i32 %y_bar_0" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 714 'load' 'y_bar_0_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 715 [1/1] (0.00ns)   --->   "%y_bar_1_load = load i32 %y_bar_1" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 715 'load' 'y_bar_1_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 716 [1/1] (0.00ns)   --->   "%y_bar_2_load = load i32 %y_bar_2" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 716 'load' 'y_bar_2_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 717 [2/2] (0.48ns)   --->   "%call_ln179 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0_load, i32 %y_bar_1_load, i32 %y_bar_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 717 'call' 'call_ln179' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 70> <Delay = 0.48>
ST_120 : Operation 718 [1/2] (0.00ns)   --->   "%call_ln179 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0_load, i32 %y_bar_1_load, i32 %y_bar_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 718 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 719 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 719 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 121 <SV = 71> <Delay = 0.74>
ST_121 : Operation 720 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i75, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 720 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 721 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_11, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 721 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 722 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_11, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 722 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 723 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 723 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i62, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 724 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 725 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 725 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_121 : Operation 726 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 726 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_121 : Operation 727 [2/2] (0.00ns)   --->   "%call_ln182 = call void @matMultiply<float, 6, 6, 6>.1, i32 %tmp_mat_2, i32 %K, i32 %H" [../../src/hls_src/KF_kernel.cpp:182]   --->   Operation 727 'call' 'call_ln182' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 72> <Delay = 2.09>
ST_122 : Operation 728 [1/1] (0.00ns)   --->   "%j_15 = phi i1 1, void %.split.i73, i1 0, void %.split2.i62"   --->   Operation 728 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 729 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 730 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 730 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_15, void %.split.i73, void %._crit_edge.loopexit.i75" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 731 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 732 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_11" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 732 'add' 'add_ln48_3' <Predicate = (!j_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 733 'zext' 'zext_ln48_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_122 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 734 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_122 : Operation 735 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 735 'load' 'tmp_mat_3_load_2' <Predicate = (!j_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_122 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 736 'br' 'br_ln0' <Predicate = (j_15)> <Delay = 0.00>

State 123 <SV = 73> <Delay = 1.35>
ST_123 : Operation 737 [1/1] (0.00ns)   --->   "%x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 737 'getelementptr' 'x_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 738 [2/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 738 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_123 : Operation 739 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 739 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 124 <SV = 74> <Delay = 6.80>
ST_124 : Operation 740 [1/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 740 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_124 : Operation 741 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 741 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 75> <Delay = 6.01>
ST_125 : Operation 742 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 742 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 76> <Delay = 6.01>
ST_126 : Operation 743 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 743 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 77> <Delay = 6.01>
ST_127 : Operation 744 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 744 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 78> <Delay = 6.80>
ST_128 : Operation 745 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 745 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 746 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 746 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 747 [1/1] (0.00ns)   --->   "%x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 747 'getelementptr' 'x_plus_addr_3' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 748 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180]   --->   Operation 748 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_128 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 749 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 129 <SV = 72> <Delay = 0.48>
ST_129 : Operation 750 [1/2] (0.00ns)   --->   "%call_ln182 = call void @matMultiply<float, 6, 6, 6>.1, i32 %tmp_mat_2, i32 %K, i32 %H" [../../src/hls_src/KF_kernel.cpp:182]   --->   Operation 750 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 751 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 751 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 130 <SV = 73> <Delay = 1.24>
ST_130 : Operation 752 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 752 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 753 [1/1] (0.74ns)   --->   "%add_ln61_1 = add i3 %i_6, i3 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 753 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 754 [1/1] (0.69ns)   --->   "%icmp_ln61_1 = icmp_eq  i3 %i_6, i3 6" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 754 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 755 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 755 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split15, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit128" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 756 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 757 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 757 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_130 : Operation 758 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_6, i3 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 758 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_130 : Operation 759 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_6, i1 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 759 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_130 : Operation 760 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %p_shl8" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 760 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_130 : Operation 761 [1/1] (0.88ns)   --->   "%empty_61 = sub i6 %p_shl7, i6 %p_shl8_cast" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 761 'sub' 'empty_61' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 762 [1/1] (0.48ns)   --->   "%br_ln64 = br void" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 762 'br' 'br_ln64' <Predicate = (!icmp_ln61_1)> <Delay = 0.48>
ST_130 : Operation 763 [2/2] (0.54ns)   --->   "%call_ln184 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 763 'call' 'call_ln184' <Predicate = (icmp_ln61_1)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 74> <Delay = 2.23>
ST_131 : Operation 764 [1/1] (0.00ns)   --->   "%j_9 = phi i3 %add_ln64, void %.split13, i3 0, void %.split15" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 764 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 765 [1/1] (0.74ns)   --->   "%add_ln64 = add i3 %j_9, i3 1" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 765 'add' 'add_ln64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %j_9" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 766 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 767 [1/1] (0.69ns)   --->   "%icmp_ln64 = icmp_eq  i3 %j_9, i3 6" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 767 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 768 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 768 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split13, void %._crit_edge.loopexit.i" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 769 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 770 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %zext_ln64, i6 %empty_61" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 770 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 771 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 772 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 772 'getelementptr' 'I_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 773 [2/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 773 'load' 'I_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_131 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 774 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 775 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 775 'load' 'tmp_mat_2_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_131 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 776 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 132 <SV = 75> <Delay = 1.35>
ST_132 : Operation 777 [1/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 777 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_132 : Operation 778 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 778 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 133 <SV = 76> <Delay = 6.01>
ST_133 : Operation 779 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 779 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 77> <Delay = 6.01>
ST_134 : Operation 780 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 780 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 78> <Delay = 6.01>
ST_135 : Operation 781 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 781 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 79> <Delay = 6.01>
ST_136 : Operation 782 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 782 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 80> <Delay = 6.01>
ST_137 : Operation 783 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 783 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 81> <Delay = 1.35>
ST_138 : Operation 784 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 784 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 785 'getelementptr' 'tmp_mat_1_addr' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 786 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 786 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_138 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 787 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 139 <SV = 74> <Delay = 0.48>
ST_139 : Operation 788 [1/2] (0.00ns)   --->   "%call_ln184 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 788 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 789 [1/1] (0.48ns)   --->   "%br_ln187 = br void" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 789 'br' 'br_ln187' <Predicate = true> <Delay = 0.48>

State 140 <SV = 75> <Delay = 0.79>
ST_140 : Operation 790 [1/1] (0.00ns)   --->   "%j_8 = phi i3 %add_ln187, void %.split11, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit128" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 790 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 791 [1/1] (0.74ns)   --->   "%add_ln187 = add i3 %j_8, i3 1" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 791 'add' 'add_ln187' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 792 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 792 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 793 [1/1] (0.69ns)   --->   "%icmp_ln187 = icmp_eq  i3 %j_8, i3 6" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 793 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 794 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 794 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split11, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 795 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 796 [1/1] (0.00ns)   --->   "%j_8_cast = zext i3 %j_8" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 796 'zext' 'j_8_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_140 : Operation 797 [1/1] (0.00ns)   --->   "%x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 %j_8_cast" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 797 'getelementptr' 'x_plus_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_140 : Operation 798 [2/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 798 'load' 'x_plus_load' <Predicate = (!icmp_ln187)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 141 <SV = 76> <Delay = 1.58>
ST_141 : Operation 799 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 799 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_141 : Operation 800 [1/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 800 'load' 'x_plus_load' <Predicate = (!icmp_ln187)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_141 : Operation 801 [1/1] (0.00ns)   --->   "%x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 %j_8_cast" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 801 'getelementptr' 'x_hat_addr_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_141 : Operation 802 [1/1] (0.79ns)   --->   "%store_ln187 = store i32 %x_plus_load, i3 %x_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 802 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_141 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 803 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 142 <SV = 76> <Delay = 0.48>
ST_142 : Operation 804 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 804 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 143 <SV = 77> <Delay = 1.35>
ST_143 : Operation 805 [1/1] (0.00ns)   --->   "%j_10 = phi i6 %add_ln188, void %.split9, i6 0, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 805 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 806 [1/1] (0.88ns)   --->   "%add_ln188 = add i6 %j_10, i6 1" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 806 'add' 'add_ln188' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 807 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 807 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 808 [1/1] (0.87ns)   --->   "%icmp_ln188 = icmp_eq  i6 %j_10, i6 36" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 808 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 809 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 809 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %.split9, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 810 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 811 [1/1] (0.00ns)   --->   "%j_10_cast = zext i6 %j_10" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 811 'zext' 'j_10_cast' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_143 : Operation 812 [1/1] (0.00ns)   --->   "%P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 %j_10_cast" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 812 'getelementptr' 'P_plus_addr_1' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_143 : Operation 813 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 813 'load' 'P_plus_load' <Predicate = (!icmp_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 144 <SV = 78> <Delay = 2.70>
ST_144 : Operation 814 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 814 'specloopname' 'specloopname_ln188' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_144 : Operation 815 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 815 'load' 'P_plus_load' <Predicate = (!icmp_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 816 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %j_10_cast" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 816 'getelementptr' 'P_hat_addr_1' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_144 : Operation 817 [1/1] (1.35ns)   --->   "%store_ln188 = store i32 %P_plus_load, i6 %P_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 817 'store' 'store_ln188' <Predicate = (!icmp_ln188)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_144 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 818 'br' 'br_ln0' <Predicate = (!icmp_ln188)> <Delay = 0.00>

State 145 <SV = 78> <Delay = 0.48>
ST_145 : Operation 819 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 819 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 146 <SV = 79> <Delay = 0.79>
ST_146 : Operation 820 [1/1] (0.00ns)   --->   "%j_11 = phi i3 %add_ln189, void %.split7, i3 0, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 820 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 821 [1/1] (0.74ns)   --->   "%add_ln189 = add i3 %j_11, i3 1" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 821 'add' 'add_ln189' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 822 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 822 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 823 [1/1] (0.69ns)   --->   "%icmp_ln189 = icmp_eq  i3 %j_11, i3 6" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 823 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 824 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 824 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %.split7, void %.loopexit.loopexit" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 825 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 826 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 826 'zext' 'j_11_cast' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_146 : Operation 827 [1/1] (0.00ns)   --->   "%x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 %j_11_cast" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 827 'getelementptr' 'x_plus_addr_2' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_146 : Operation 828 [2/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 828 'load' 'x_plus_load_1' <Predicate = (!icmp_ln189)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 147 <SV = 80> <Delay = 1.58>
ST_147 : Operation 829 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 829 'specloopname' 'specloopname_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_147 : Operation 830 [1/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 830 'load' 'x_plus_load_1' <Predicate = (!icmp_ln189)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_147 : Operation 831 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %j_11_cast" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 831 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_147 : Operation 832 [1/1] (0.79ns)   --->   "%store_ln189 = store i32 %x_plus_load_1, i3 %dout_addr_1" [../../src/hls_src/KF_kernel.cpp:189]   --->   Operation 832 'store' 'store_ln189' <Predicate = (!icmp_ln189)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_147 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 833 'br' 'br_ln0' <Predicate = (!icmp_ln189)> <Delay = 0.00>

State 148 <SV = 80> <Delay = 0.48>
ST_148 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 834 'br' 'br_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_148 : Operation 835 [1/1] (0.48ns)   --->   "%br_ln192 = br void" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 835 'br' 'br_ln192' <Predicate = true> <Delay = 0.48>

State 149 <SV = 39> <Delay = 1.35>
ST_149 : Operation 836 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln113, void %.split5, i3 0, void %.preheader9.preheader" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 836 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 837 [1/1] (0.74ns)   --->   "%add_ln113 = add i3 %i, i3 1" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 837 'add' 'add_ln113' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 838 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 838 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 839 [1/1] (0.69ns)   --->   "%icmp_ln113 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 839 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 840 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 840 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split5, void" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 841 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 842 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 842 'zext' 'i_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_149 : Operation 843 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 843 'getelementptr' 'din_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_149 : Operation 844 [2/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 844 'load' 'din_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 150 <SV = 40> <Delay = 2.14>
ST_150 : Operation 845 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../src/hls_src/KF_kernel.cpp:113]   --->   Operation 845 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_150 : Operation 846 [1/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 846 'load' 'din_load' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_150 : Operation 847 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %din_load" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 847 'bitcast' 'bitcast_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_150 : Operation 848 [1/1] (0.00ns)   --->   "%din_addr_3 = getelementptr i32 %din_s, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 848 'getelementptr' 'din_addr_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_150 : Operation 849 [1/1] (0.79ns)   --->   "%store_ln114 = store i32 %bitcast_ln114, i3 %din_addr_3" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 849 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_150 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 850 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 151 <SV = 40> <Delay = 0.79>
ST_151 : Operation 851 [1/1] (0.00ns)   --->   "%din_addr_54 = getelementptr i32 %din_s, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:118]   --->   Operation 851 'getelementptr' 'din_addr_54' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 852 [2/2] (0.79ns)   --->   "%din_load_55 = load i3 %din_addr_54" [../../src/hls_src/KF_kernel.cpp:118]   --->   Operation 852 'load' 'din_load_55' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_151 : Operation 853 [1/1] (0.79ns)   --->   "%store_ln121 = store i32 0, i32 3" [../../src/hls_src/KF_kernel.cpp:121]   --->   Operation 853 'store' 'store_ln121' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_151 : Operation 854 [1/1] (0.79ns)   --->   "%store_ln122 = store i32 0, i32 4" [../../src/hls_src/KF_kernel.cpp:122]   --->   Operation 854 'store' 'store_ln122' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 152 <SV = 41> <Delay = 1.58>
ST_152 : Operation 855 [1/2] (0.79ns)   --->   "%din_load_55 = load i3 %din_addr_54" [../../src/hls_src/KF_kernel.cpp:118]   --->   Operation 855 'load' 'din_load_55' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 856 [1/1] (0.79ns)   --->   "%store_ln118 = store i32 %din_load_55, i32 0" [../../src/hls_src/KF_kernel.cpp:118]   --->   Operation 856 'store' 'store_ln118' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 857 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din_s, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 857 'getelementptr' 'din_addr_1' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 858 [2/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 858 'load' 'din_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 859 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i32 %din_s, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 859 'getelementptr' 'din_addr_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 860 [2/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_2" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 860 'load' 'din_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_152 : Operation 861 [1/1] (0.79ns)   --->   "%store_ln123 = store i32 0, i32 5" [../../src/hls_src/KF_kernel.cpp:123]   --->   Operation 861 'store' 'store_ln123' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 153 <SV = 42> <Delay = 1.58>
ST_153 : Operation 862 [1/2] (0.79ns)   --->   "%din_load_1 = load i3 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 862 'load' 'din_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 863 [1/1] (0.79ns)   --->   "%store_ln119 = store i32 %din_load_1, i32 1" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 863 'store' 'store_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 864 [1/2] (0.79ns)   --->   "%din_load_2 = load i3 %din_addr_2" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 864 'load' 'din_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 865 [1/1] (0.79ns)   --->   "%store_ln120 = store i32 %din_load_2, i32 2" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 865 'store' 'store_ln120' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 866 [1/1] (0.48ns)   --->   "%br_ln126 = br void" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 866 'br' 'br_ln126' <Predicate = true> <Delay = 0.48>

State 154 <SV = 43> <Delay = 0.79>
ST_154 : Operation 867 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln126, void %.split3, i3 0, void" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 867 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 868 [1/1] (0.74ns)   --->   "%add_ln126 = add i3 %i_2, i3 1" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 868 'add' 'add_ln126' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 869 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 869 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 870 [1/1] (0.69ns)   --->   "%icmp_ln126 = icmp_eq  i3 %i_2, i3 6" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 870 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 871 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 871 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split3, void %.loopexit.loopexit89" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 872 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 873 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 873 'zext' 'i_2_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_154 : Operation 874 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %i_2_cast" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 874 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_154 : Operation 875 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 875 'load' 'x_hat_load' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 155 <SV = 44> <Delay = 1.58>
ST_155 : Operation 876 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 876 'specloopname' 'specloopname_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_155 : Operation 877 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 877 'load' 'x_hat_load' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 878 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %i_2_cast" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 878 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_155 : Operation 879 [1/1] (0.79ns)   --->   "%store_ln126 = store i32 %x_hat_load, i3 %dout_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 879 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_155 : Operation 880 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 880 'br' 'br_ln0' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 156 <SV = 44> <Delay = 0.00>
ST_156 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 881 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 157 <SV = 81> <Delay = 0.79>
ST_157 : Operation 882 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln192, void %.split, i3 0, void %.loopexit" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 882 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 883 [1/1] (0.74ns)   --->   "%add_ln192 = add i3 %i_7, i3 1" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 883 'add' 'add_ln192' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 884 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 884 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 885 [1/1] (0.69ns)   --->   "%icmp_ln192 = icmp_eq  i3 %i_7, i3 6" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 885 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 886 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 886 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %.split, void" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 887 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 888 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 888 'zext' 'i_7_cast' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_157 : Operation 889 [1/1] (0.00ns)   --->   "%dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %i_7_cast" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 889 'getelementptr' 'dout_addr_2' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_157 : Operation 890 [2/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 890 'load' 'dout_load' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 158 <SV = 82> <Delay = 2.14>
ST_158 : Operation 891 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../../src/hls_src/KF_kernel.cpp:192]   --->   Operation 891 'specloopname' 'specloopname_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_158 : Operation 892 [1/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 892 'load' 'dout_load' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_158 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln193 = bitcast i32 %dout_load" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 893 'bitcast' 'bitcast_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_158 : Operation 894 [1/1] (0.00ns)   --->   "%dout_addr_62 = getelementptr i32 %dout, i64 0, i64 %i_7_cast" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 894 'getelementptr' 'dout_addr_62' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_158 : Operation 895 [1/1] (1.35ns)   --->   "%store_ln193 = store i32 %bitcast_ln193, i11 %dout_addr_62" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 895 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_158 : Operation 896 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 896 'br' 'br_ln0' <Predicate = (!icmp_ln192)> <Delay = 0.00>

State 159 <SV = 82> <Delay = 1.20>
ST_159 : Operation 897 [1/1] (1.20ns)   --->   "%add_ln198 = add i32 %num_calls_load, i32 1" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 897 'add' 'add_ln198' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 898 [1/1] (0.00ns)   --->   "%store_ln198 = store i32 %add_ln198, i32 %num_calls" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 898 'store' 'store_ln198' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 899 [1/1] (0.00ns)   --->   "%ret_ln200 = ret" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 899 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('A', ../../src/hls_src/KF_kernel.cpp:43) [68]  (0 ns)
	'getelementptr' operation ('mat_in', ../../src/hls_src/KF_kernel.cpp:43) [70]  (0 ns)
	'store' operation ('store_ln43', ../../src/hls_src/KF_kernel.cpp:43) of constant 1 on array 'A', ../../src/hls_src/KF_kernel.cpp:43 [71]  (1.35 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	wire read on port 'counter' [65]  (0 ns)
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:52) [143]  (2.79 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:52) [143]  (2.79 ns)

 <State 4>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 5>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 6>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 7>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 8>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 9>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:52) [144]  (6.6 ns)

 <State 10>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 11>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 12>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 13>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 14>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 15>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:52) [145]  (6.6 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:52) [146]  (3.32 ns)

 <State 17>: 4.11ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:52) [146]  (3.32 ns)
	'store' operation ('store_ln51', ../../src/hls_src/KF_kernel.cpp:51) of variable 'conv1', ../../src/hls_src/KF_kernel.cpp:52 on array 'B', ../../src/hls_src/KF_kernel.cpp:51 [147]  (0.79 ns)

 <State 18>: 2.35ns
The critical path consists of the following:
	s_axi read on port 'q' [64]  (1 ns)
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of variable 'q' on array 'Q_r' [185]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [187]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [189]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [191]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [193]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [195]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [197]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of variable 'q' on array 'Q_r' [199]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [201]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [203]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [205]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [207]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [209]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [211]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of variable 'q' on array 'Q_r' [213]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [215]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [217]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln76', ../../src/hls_src/KF_kernel.cpp:76) of constant 0 on array 'Q_r' [219]  (1.35 ns)

 <State 36>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln85', ../../src/hls_src/KF_kernel.cpp:85) of constant 0 on array 'R_r' [229]  (0.79 ns)

 <State 37>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln85', ../../src/hls_src/KF_kernel.cpp:85) of variable 'r' on array 'R_r' [231]  (0.79 ns)

 <State 38>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln85', ../../src/hls_src/KF_kernel.cpp:85) of constant 0 on array 'R_r' [233]  (0.79 ns)

 <State 39>: 1.11ns
The critical path consists of the following:
	'load' operation ('num_calls_load', ../../src/hls_src/KF_kernel.cpp:112) on static variable 'num_calls' [239]  (0 ns)
	'icmp' operation ('icmp_ln112', ../../src/hls_src/KF_kernel.cpp:112) [240]  (1.11 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:132) with incoming values : ('add_ln132', ../../src/hls_src/KF_kernel.cpp:132) [245]  (0 ns)
	'getelementptr' operation ('din_addr_1_56', ../../src/hls_src/KF_kernel.cpp:133) [254]  (0 ns)
	'load' operation ('din_load_1_57', ../../src/hls_src/KF_kernel.cpp:133) on array 'din' [255]  (1.35 ns)

 <State 41>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load_1_57', ../../src/hls_src/KF_kernel.cpp:133) on array 'din' [255]  (1.35 ns)
	'store' operation ('store_ln133', ../../src/hls_src/KF_kernel.cpp:133) of variable 'bitcast_ln133', ../../src/hls_src/KF_kernel.cpp:133 on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [258]  (0.79 ns)

 <State 42>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:143) with incoming values : ('add_ln143_1', ../../src/hls_src/KF_kernel.cpp:143) [263]  (0.489 ns)

 <State 43>: 1.54ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:143) with incoming values : ('add_ln143_1', ../../src/hls_src/KF_kernel.cpp:143) [263]  (0 ns)
	'add' operation ('add_ln143', ../../src/hls_src/KF_kernel.cpp:143) [272]  (0.746 ns)
	'getelementptr' operation ('din_addr_5', ../../src/hls_src/KF_kernel.cpp:143) [274]  (0 ns)
	'load' operation ('din_load_3', ../../src/hls_src/KF_kernel.cpp:143) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [275]  (0.79 ns)

 <State 44>: 0.79ns
The critical path consists of the following:
	'load' operation ('din_load_3', ../../src/hls_src/KF_kernel.cpp:143) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [275]  (0.79 ns)
	'store' operation ('store_ln143', ../../src/hls_src/KF_kernel.cpp:143) of variable 'din_load_3', ../../src/hls_src/KF_kernel.cpp:143 on static variable 'u_1' [278]  (0 ns)

 <State 45>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:144) with incoming values : ('add_ln144', ../../src/hls_src/KF_kernel.cpp:144) [291]  (0.489 ns)

 <State 46>: 1.12ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:144) with incoming values : ('add_ln144', ../../src/hls_src/KF_kernel.cpp:144) [291]  (0 ns)
	'xor' operation ('xor_ln144', ../../src/hls_src/KF_kernel.cpp:144) [299]  (0.331 ns)
	'getelementptr' operation ('din_addr_6', ../../src/hls_src/KF_kernel.cpp:144) [302]  (0 ns)
	'load' operation ('din_load_4', ../../src/hls_src/KF_kernel.cpp:144) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [303]  (0.79 ns)

 <State 47>: 0.79ns
The critical path consists of the following:
	'load' operation ('din_load_4', ../../src/hls_src/KF_kernel.cpp:144) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [303]  (0.79 ns)
	'store' operation ('store_ln144', ../../src/hls_src/KF_kernel.cpp:144) of variable 'din_load_4', ../../src/hls_src/KF_kernel.cpp:144 on static variable 'z_1' [306]  (0 ns)

 <State 48>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:145) with incoming values : ('add_ln145', ../../src/hls_src/KF_kernel.cpp:145) [319]  (0.489 ns)

 <State 49>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:145) with incoming values : ('add_ln145', ../../src/hls_src/KF_kernel.cpp:145) [319]  (0 ns)
	'getelementptr' operation ('x_hat_addr_1', ../../src/hls_src/KF_kernel.cpp:145) [328]  (0 ns)
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:145) on array 'x_hat' [329]  (0.79 ns)

 <State 50>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:145) on array 'x_hat' [329]  (0.79 ns)
	'store' operation ('store_ln145', ../../src/hls_src/KF_kernel.cpp:145) of variable 'x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:145 on array 'x' [331]  (0.79 ns)

 <State 51>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:146) with incoming values : ('add_ln146', ../../src/hls_src/KF_kernel.cpp:146) [336]  (0.489 ns)

 <State 52>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:146) with incoming values : ('add_ln146', ../../src/hls_src/KF_kernel.cpp:146) [336]  (0 ns)
	'getelementptr' operation ('P_hat_addr', ../../src/hls_src/KF_kernel.cpp:146) [345]  (0 ns)
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:146) on array 'P_hat' [346]  (1.35 ns)

 <State 53>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:146) on array 'P_hat' [346]  (1.35 ns)
	'store' operation ('store_ln146', ../../src/hls_src/KF_kernel.cpp:146) of variable 'P_hat_load', ../../src/hls_src/KF_kernel.cpp:146 on array 'P' [348]  (1.35 ns)

 <State 54>: 0.489ns
The critical path consists of the following:
	'load' operation ('u_0_load', ../../src/hls_src/KF_kernel.cpp:152) on static variable 'u_0' [352]  (0 ns)
	'call' operation ('call_ln152', ../../src/hls_src/KF_kernel.cpp:152) to 'matMultiply<float, 6, 6, 6>.2' [355]  (0.489 ns)

 <State 55>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153) [358]  (0.489 ns)

 <State 56>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153) [358]  (0 ns)
	'add' operation ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:153) [359]  (0.746 ns)
	blocking operation 0.499 ns on control path)

 <State 57>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [367]  (0 ns)
	'add' operation ('add_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [373]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [375]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) on array 'tmp_mat_1' [376]  (1.35 ns)

 <State 58>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) on array 'tmp_mat_1' [376]  (1.35 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [379]  (6.02 ns)

 <State 60>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [379]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [379]  (6.02 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [379]  (6.02 ns)

 <State 63>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) [379]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153) of variable 'add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:153 on array 'x_minus' [381]  (0.79 ns)

 <State 64>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [389]  (0.489 ns)

 <State 65>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [389]  (0 ns)
	'sub' operation ('empty', ../../src/hls_src/matrix_ops.h:81) [400]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 66>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:84) with incoming values : ('add_ln84', ../../src/hls_src/matrix_ops.h:84) [403]  (0 ns)
	'add' operation ('add_ln88', ../../src/hls_src/matrix_ops.h:88) [411]  (0.887 ns)
	'getelementptr' operation ('A_addr', ../../src/hls_src/matrix_ops.h:88) [413]  (0 ns)
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:43 [414]  (1.35 ns)

 <State 67>: 2.7ns
The critical path consists of the following:
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:43 [414]  (1.35 ns)
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of variable 'A_load', ../../src/hls_src/matrix_ops.h:88 on array 'tmp_mat_2' [422]  (1.35 ns)

 <State 68>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158) [430]  (0.489 ns)

 <State 69>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158) [430]  (0 ns)
	'sub' operation ('empty_58', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:158) [440]  (0.887 ns)

 <State 70>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158) with incoming values : ('add_ln44', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:158) [443]  (0 ns)
	'add' operation ('add_ln48_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [451]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [453]  (0 ns)
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) on array 'tmp_mat_3' [454]  (1.35 ns)

 <State 71>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) on array 'tmp_mat_3' [454]  (1.35 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [457]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [457]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [457]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [457]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [457]  (6.02 ns)

 <State 77>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) [458]  (0 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158) of variable 'add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:158 on array 'P_minus' [459]  (1.35 ns)

 <State 78>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:160) with incoming values : ('add_ln160', ../../src/hls_src/KF_kernel.cpp:160) [466]  (0 ns)
	'getelementptr' operation ('x_minus_addr', ../../src/hls_src/KF_kernel.cpp:160) [475]  (0 ns)
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:160) on array 'x_minus' [476]  (0.79 ns)

 <State 79>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:160) on array 'x_minus' [476]  (0.79 ns)
	'store' operation ('store_ln160', ../../src/hls_src/KF_kernel.cpp:160) of variable 'x_minus_load', ../../src/hls_src/KF_kernel.cpp:160 on array 'x_plus' [478]  (0.79 ns)

 <State 80>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:161) with incoming values : ('add_ln161', ../../src/hls_src/KF_kernel.cpp:161) [483]  (0.489 ns)

 <State 81>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:161) with incoming values : ('add_ln161', ../../src/hls_src/KF_kernel.cpp:161) [483]  (0 ns)
	'getelementptr' operation ('P_minus_addr', ../../src/hls_src/KF_kernel.cpp:161) [492]  (0 ns)
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:161) on array 'P_minus' [493]  (1.35 ns)

 <State 82>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:161) on array 'P_minus' [493]  (1.35 ns)
	'store' operation ('store_ln161', ../../src/hls_src/KF_kernel.cpp:161) of variable 'P_minus_load', ../../src/hls_src/KF_kernel.cpp:161 on array 'P_plus' [495]  (1.35 ns)

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [504]  (0.489 ns)

 <State 85>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [504]  (0 ns)
	'getelementptr' operation ('tmp_mat_3_addr', ../../src/hls_src/matrix_ops.h:68) [513]  (0 ns)
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3' [514]  (1.35 ns)

 <State 86>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3' [514]  (1.35 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [515]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [515]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [515]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [515]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [515]  (6.02 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i', ../../src/hls_src/matrix_ops.h:68 on static variable 'y_bar_1' [518]  (0 ns)

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln172', ../../src/hls_src/KF_kernel.cpp:172) to 'matMultiply<float, 6, 6, 6>.4' [530]  (0.489 ns)

 <State 94>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173) [533]  (0.489 ns)

 <State 95>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173) [533]  (0 ns)
	'sub' operation ('empty_59', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:173) [543]  (0.868 ns)

 <State 96>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173) with incoming values : ('add_ln44_1', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:173) [546]  (0 ns)
	'add' operation ('add_ln48_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [554]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [556]  (0 ns)
	'load' operation ('tmp_mat_2_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) on array 'tmp_mat_2' [557]  (1.35 ns)

 <State 97>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) on array 'tmp_mat_2' [557]  (1.35 ns)

 <State 98>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) on array 'R_r' [559]  (0.79 ns)
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [560]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [560]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [560]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [560]  (6.02 ns)

 <State 102>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) [560]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173) of variable 'add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:173 on array 'S' [562]  (0.79 ns)

 <State 103>: 1ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:100) with incoming values : ('add_ln100', ../../src/hls_src/matrix_ops.h:100) [569]  (0 ns)
	'sub' operation ('empty_60', ../../src/hls_src/matrix_ops.h:100) [579]  (0.868 ns)
	blocking operation 0.133 ns on control path)

 <State 104>: 0.79ns
The critical path consists of the following:
	'load' operation ('S_load', ../../src/hls_src/matrix_ops.h:108) on array 'S' [582]  (0.79 ns)

 <State 105>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 106>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 107>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 108>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 109>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 110>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 111>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 112>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 113>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 114>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [583]  (6.71 ns)

 <State 115>: 1.66ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:103) with incoming values : ('add_ln103', ../../src/hls_src/matrix_ops.h:103) [586]  (0 ns)
	'add' operation ('add_ln110', ../../src/hls_src/matrix_ops.h:110) [597]  (0.868 ns)
	'getelementptr' operation ('S_inv_addr_1', ../../src/hls_src/matrix_ops.h:110) [599]  (0 ns)
	'store' operation ('store_ln110', ../../src/hls_src/matrix_ops.h:110) of constant 0 on array 'S_inv' [600]  (0.79 ns)

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0.489ns
The critical path consists of the following:
	'load' operation ('y_bar_0_load', ../../src/hls_src/KF_kernel.cpp:179) on static variable 'y_bar_0' [612]  (0 ns)
	'call' operation ('call_ln179', ../../src/hls_src/KF_kernel.cpp:179) to 'matMultiply<float, 6, 6, 6>.2' [615]  (0.489 ns)

 <State 120>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180) [618]  (0.489 ns)

 <State 121>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180) [618]  (0 ns)
	'add' operation ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:180) [619]  (0.746 ns)

 <State 122>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [627]  (0 ns)
	'add' operation ('add_ln48_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [633]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [637]  (0 ns)
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) on array 'tmp_mat_3' [638]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) on array 'tmp_mat_3' [638]  (1.35 ns)

 <State 124>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) on array 'x_minus' [636]  (0.79 ns)
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [639]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [639]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [639]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [639]  (6.02 ns)

 <State 128>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) [639]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180) of variable 'add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:180 on array 'x_plus' [641]  (0.79 ns)

 <State 129>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [649]  (0.489 ns)

 <State 130>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [649]  (0 ns)
	'sub' operation ('empty_61', ../../src/hls_src/matrix_ops.h:61) [659]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 131>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:64) with incoming values : ('add_ln64', ../../src/hls_src/matrix_ops.h:64) [662]  (0 ns)
	'add' operation ('add_ln68', ../../src/hls_src/matrix_ops.h:68) [670]  (0.887 ns)
	'getelementptr' operation ('I_addr', ../../src/hls_src/matrix_ops.h:68) [672]  (0 ns)
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [673]  (1.35 ns)

 <State 132>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [673]  (1.35 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [676]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [676]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [676]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [676]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [676]  (6.02 ns)

 <State 138>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_mat_1_addr', ../../src/hls_src/matrix_ops.h:68) [677]  (0 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i1', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1' [678]  (1.35 ns)

 <State 139>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:187) with incoming values : ('add_ln187', ../../src/hls_src/KF_kernel.cpp:187) [686]  (0.489 ns)

 <State 140>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:187) with incoming values : ('add_ln187', ../../src/hls_src/KF_kernel.cpp:187) [686]  (0 ns)
	'getelementptr' operation ('x_plus_addr_1', ../../src/hls_src/KF_kernel.cpp:187) [695]  (0 ns)
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:187) on array 'x_plus' [696]  (0.79 ns)

 <State 141>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:187) on array 'x_plus' [696]  (0.79 ns)
	'store' operation ('store_ln187', ../../src/hls_src/KF_kernel.cpp:187) of variable 'x_plus_load', ../../src/hls_src/KF_kernel.cpp:187 on array 'x_hat' [698]  (0.79 ns)

 <State 142>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:188) with incoming values : ('add_ln188', ../../src/hls_src/KF_kernel.cpp:188) [703]  (0.489 ns)

 <State 143>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:188) with incoming values : ('add_ln188', ../../src/hls_src/KF_kernel.cpp:188) [703]  (0 ns)
	'getelementptr' operation ('P_plus_addr_1', ../../src/hls_src/KF_kernel.cpp:188) [712]  (0 ns)
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:188) on array 'P_plus' [713]  (1.35 ns)

 <State 144>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:188) on array 'P_plus' [713]  (1.35 ns)
	'store' operation ('store_ln188', ../../src/hls_src/KF_kernel.cpp:188) of variable 'P_plus_load', ../../src/hls_src/KF_kernel.cpp:188 on array 'P_hat' [715]  (1.35 ns)

 <State 145>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:189) with incoming values : ('add_ln189', ../../src/hls_src/KF_kernel.cpp:189) [720]  (0.489 ns)

 <State 146>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:189) with incoming values : ('add_ln189', ../../src/hls_src/KF_kernel.cpp:189) [720]  (0 ns)
	'getelementptr' operation ('x_plus_addr_2', ../../src/hls_src/KF_kernel.cpp:189) [729]  (0 ns)
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:189) on array 'x_plus' [730]  (0.79 ns)

 <State 147>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:189) on array 'x_plus' [730]  (0.79 ns)
	'store' operation ('store_ln189', ../../src/hls_src/KF_kernel.cpp:189) of variable 'x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:189 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:21 [732]  (0.79 ns)

 <State 148>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:192) with incoming values : ('add_ln192', ../../src/hls_src/KF_kernel.cpp:192) [788]  (0.489 ns)

 <State 149>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:113) with incoming values : ('add_ln113', ../../src/hls_src/KF_kernel.cpp:113) [739]  (0 ns)
	'getelementptr' operation ('din_addr', ../../src/hls_src/KF_kernel.cpp:114) [748]  (0 ns)
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:114) on array 'din' [749]  (1.35 ns)

 <State 150>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:114) on array 'din' [749]  (1.35 ns)
	'store' operation ('store_ln114', ../../src/hls_src/KF_kernel.cpp:114) of variable 'bitcast_ln114', ../../src/hls_src/KF_kernel.cpp:114 on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [752]  (0.79 ns)

 <State 151>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('din_addr_54', ../../src/hls_src/KF_kernel.cpp:118) [755]  (0 ns)
	'load' operation ('din_load_55', ../../src/hls_src/KF_kernel.cpp:118) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [756]  (0.79 ns)

 <State 152>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_55', ../../src/hls_src/KF_kernel.cpp:118) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [756]  (0.79 ns)
	'store' operation ('store_ln118', ../../src/hls_src/KF_kernel.cpp:118) of variable 'din_load_55', ../../src/hls_src/KF_kernel.cpp:118 on array 'x_hat' [757]  (0.79 ns)

 <State 153>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:119) on array 'din_', ../../src/hls_src/KF_kernel.cpp:20 [759]  (0.79 ns)
	'store' operation ('store_ln119', ../../src/hls_src/KF_kernel.cpp:119) of variable 'din_load_1', ../../src/hls_src/KF_kernel.cpp:119 on array 'x_hat' [760]  (0.79 ns)

 <State 154>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:126) with incoming values : ('add_ln126', ../../src/hls_src/KF_kernel.cpp:126) [769]  (0 ns)
	'getelementptr' operation ('x_hat_addr', ../../src/hls_src/KF_kernel.cpp:126) [778]  (0 ns)
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:126) on array 'x_hat' [779]  (0.79 ns)

 <State 155>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:126) on array 'x_hat' [779]  (0.79 ns)
	'store' operation ('store_ln126', ../../src/hls_src/KF_kernel.cpp:126) of variable 'x_hat_load', ../../src/hls_src/KF_kernel.cpp:126 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:21 [781]  (0.79 ns)

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:192) with incoming values : ('add_ln192', ../../src/hls_src/KF_kernel.cpp:192) [788]  (0 ns)
	'getelementptr' operation ('dout_addr_2', ../../src/hls_src/KF_kernel.cpp:193) [797]  (0 ns)
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:193) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:21 [798]  (0.79 ns)

 <State 158>: 2.14ns
The critical path consists of the following:
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:193) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:21 [798]  (0.79 ns)
	'store' operation ('store_ln193', ../../src/hls_src/KF_kernel.cpp:193) of variable 'bitcast_ln193', ../../src/hls_src/KF_kernel.cpp:193 on array 'dout' [801]  (1.35 ns)

 <State 159>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln198', ../../src/hls_src/KF_kernel.cpp:198) [804]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
