
*** Running vivado
    with args -log design_1_dlmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dlmb_bram_if_cntlr_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_dlmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 291.305 ; gain = 81.379
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 330.648 ; gain = 120.723
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 330.648 ; gain = 120.723
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 586.789 ; gain = 7.230
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 586.789 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 586.789 ; gain = 376.863
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 586.789 ; gain = 376.863
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 586.789 ; gain = 376.863
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 586.789 ; gain = 376.863
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 586.789 ; gain = 376.863
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 588.086 ; gain = 378.160
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 588.086 ; gain = 378.160
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     4|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 608.414 ; gain = 398.488
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 624.520 ; gain = 409.473
