# NPTEL Computer Architecture Week 04 Assignment Answers

Are you looking for NPTEL Computer Architecture Week 04 Assignment Answers? This repository will help you find your answers and solutions for Week 04 of the Computer Architecture course. We provide detailed solutions to help you complete your assignments efficiently.


![Computer Architecture Nptel Week 4 Assignment Answers (July-Dec 2024)](https://miro.medium.com/v2/resize:fit:875/1*ySY7NB_eykDmeWTqbTSoaA.jpeg)

Computer Architecture Nptel Week 4 Assignment Answers (July-Dec 2024)


# Computer Architecture Nptel Week 4 Assignment Answers (July-Dec 2024)

**Session: JUL-DEC 2024**

**Q1.** Consider the following ARM assembly instruction.

ldr r1, \[r0] If the value obtained from the address stored in r0 is v, then we need to fetch the bytes from **\_ to \_\_** from memory and save them in r1.\
v to v+4\
v to v+3\
v+1 to v+4\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**Q2.** In the ARM ISA, we have a/an _\__ bit to specify if the return address needs to be saved or not for branch instructions.\
L (Link)\
S (Status)\
I (Instruction)\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**For answers or latest updates join our telegram channel:** [**Click here to join**](https://telegram.me/nptel_assignments)

**These are Computer Architecture Nptel Week 4 Assignment Answers**

**Q3.** The x86 ISA has **\_ floating-point registers and the register \_** is always the top of the stack.\
8, st0\
8, st7\
16, st0\
16, st7

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**Q4.** In the ARM ISA, the effective memory address is computed after updating the base address in the **\_\_** addressing mode (with auto update).\
pre-indexed\
post-indexed\
register-indirect\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**For answers or latest updates join our telegram channel:** [**Click here to join**](https://telegram.me/nptel_assignments)

**These are Computer Architecture Nptel Week 4 Assignment Answers**

**Q5.** In the x86 processor, the local descriptor table (LDT) is typically local to a _\_\__.\
process\
program\
user\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**Q6.** In the x86 ISA, the fixed offset used while specifying the effective address of a memory operand, is known as the **\_\_**.\
displacement\
scaled index\
base address\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**For answers or latest updates join our telegram channel:** [**Click here to join**](https://telegram.me/nptel_assignments)

**These are Computer Architecture Nptel Week 4 Assignment Answers**

**Q7.** The x86 ISA is a **\_\_** ISA.\
CISC\
RISC\
VLIW\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**Q8.** In the x86 ISA, if the memory operand of an instruction is of the form \[eax + ecx\*2], then the addressing mode is **\_\_**.\
base-scaled-index\
base-scaled-index-offset\
base-offset\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**For answers or latest updates join our telegram channel:** [**Click here to join**](https://telegram.me/nptel_assignments)

**These are Computer Architecture Nptel Week 4 Assignment Answers**

**Q9.**Which of the following statements is incorrect for the x86 ISA?\
Both the operands can be a register\
At most one of the operands can be a memory location\
Both the operands can be an immediate value\
None of the options

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**Q10.** In the ARM ISA, the bl instruction saves the return address into the \_\_ register.\
lr\
sp\
fp\
ip

**Answer:** [**Click here to view Answers**](https://progiez.com/computer-architecture-nptel-week-4-assignment-answers)

**For answers or latest updates join our telegram channel:** [**Click here to join**](https://telegram.me/nptel_assignments)

**These are Computer Architecture Nptel Week 4 Assignment Answers**

All weeks of Computer Architecture: [Click Here](https://progiez.com/nptel-assignment-answers/computer-architecture-nptel)

For answers to additional Nptel courses, please refer to this link: [NPTEL Assignment Answers](https://progiez.com/nptel-assignment-answers)
