[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2020-12-09 10:15:14","objective":"*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Special Net\n    -Misc.\n*Architecture\n*Examples","schedule":"week / date / topics\n01. 02/26/21 Chapter 5 (Memory types, Set-up &amp; hold time)\n02. 03/05/21 Chapter 5 (Memory devices: Latch, FF, &amp; ROM)\n03. 03/12/21 Chapter 5 (Memory devices: RAM , Clock skew) \n04. 03/19/21 Chapter 5 (Memory timing and clock, Testing)\n05. 03/26/21 (QZ1)Chapter 5 (Sequential machine, State graph)  \n06. 04/02/21 兒童節\n07. 04/09/21 Packaging (Packaging flow)\n08. 04/16/21 Midterm Examination \n09. 04/23/21 Exam review , Packaging (Relibility)\n10. 04/30/21 Chapter 6 (ALU, adder)\n11. 05/07/21 Chapter 6 (Multiplier)\n12. 05/14/21 Chapter 7 (Placement)\n13. 05/21/21 Chapter 7 (Routing, Special nets)\n14. 05/28/21 Chapter 8 (Architecture)\n15. 06/04/21 (QZ2) Chapter 8 (Architecture)\n16. 06/11/21 Chapter 9  (Example)\n17. 06/18/21 Final Examination\n18. 06/25/21 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes online:\nhttps://myweb.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
