****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Wed Nov  9 06:17:35 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (16.90, 0.01)] [Net: clk] [Fanout: 1] 
 (1) ctobgt_inst_2271:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.07, 9.98)] [Net: ctobgt_0] [Fanout: 2] 
  (2) cts_inv_4121740:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (16.70, 2.30)] [Net: ctsbuf_net_1312] [Fanout: 1] 
   (3) cto_buf_1997:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.73, 5.38)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_4081736:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.50, 6.91)] [Net: ctsbuf_net_1211] [Fanout: 1] 
     (5) cts_inv_4041732:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 6.91)] [Net: ctsbuf_net_1110] [Fanout: 2] 
      (6) cts_inv_3921720:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.46, 6.91)] [Net: ctsbuf_net_87] [Fanout: 5] 
       (7) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 6.91)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 13] 
        (8) ccd_drc_inst_2380:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (6.40, 3.84)] [Net: ccd_drc_1] [Fanout: 1] 
         (9) ccd_drc_inst_2379:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (6.08, 3.84)] [Net: ccd_drc_0] [Fanout: 20] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 12.65)] [BALANCE PIN] [Offset values] 
          (10) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.02, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 9.58)] [BALANCE PIN] [Offset values] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.36, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 10.39)] [BALANCE PIN] [Offset values] 
          (10) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 11.92)] [BALANCE PIN] [Offset values] 
          (10) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.04)] [BALANCE PIN] [Offset values] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.02, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [BALANCE PIN] [Offset values] 
        (8) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.25, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_7/ctobgt_inst_2272:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.55, 14.59)] [Net: clk_gate_out_reg_7/ctobgt_0] [Fanout: 2] 
        (8) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 9.98)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_2002:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.06, 2.30)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_1998:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 0.77)] [Net: cts1] [Fanout: 14] 
           (11) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
           (11) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 2.71)] [BALANCE PIN] [Offset values] 
           (11) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 5.78)] [BALANCE PIN] [Offset values] 
           (11) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.31, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 8.04)] [BALANCE PIN] [Offset values] 
           (11) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
           (11) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
           (11) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
           (11) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [BALANCE PIN] [Offset values] 
           (11) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_2000:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.83, 20.74)] [Net: cts2] [Fanout: 18] 
          (10) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 17.26)] [BALANCE PIN] [Offset values] 
          (10) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.56, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
          (10) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.49, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.00)] [BALANCE PIN] [Offset values] 
          (10) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 18.07)] [BALANCE PIN] [Offset values] 
          (10) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.72)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 13.06)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 14] 
         (9) cto_buf_2001:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.93, 22.27)] [Net: cts3] [Fanout: 9] 
          (10) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.00)] [BALANCE PIN] [Offset values] 
          (10) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 18.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 16.53)] [BALANCE PIN] [Offset values] 
          (10) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.85)] [BALANCE PIN] [Offset values] 
          (10) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 18.07)] [BALANCE PIN] [Offset values] 
          (10) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 20.33)] [BALANCE PIN] [Offset values] 
          (10) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.72)] [BALANCE PIN] [Offset values] 
         (9) clk_gate_out_reg_7/cts_buf_3451673:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 5.38)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 11] 
          (10) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.60, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.01, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.20, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 19.60)] [BALANCE PIN] [Offset values] 
         (9) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 12.65)] [BALANCE PIN] [Offset values] 
         (9) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 8.04)] [BALANCE PIN] [Offset values] 
         (9) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [BALANCE PIN] [Offset values] 
         (9) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 20.33)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.87, 5.38)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
        (8) cto_buf_2023:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.56, 3.84)] [Net: cts11] [Fanout: 1] 
         (9) cto_buf_2003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 8.45)] [Net: cts5] [Fanout: 16] 
          (10) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.01, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.42, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.07, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.76, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.58, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.39, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 8.04)] [BALANCE PIN] [Offset values] 
        (8) cto_buf_2004:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (33.86, 16.13)] [Net: cts6] [Fanout: 16] 
         (9) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 8.04)] [BALANCE PIN] [Offset values] 
         (9) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.90, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.91, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.26, 7.32)] [BALANCE PIN] [Offset values] 
         (9) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.33, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 7.32)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_4/cto_buf_1999:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.38, 2.30)] [Net: clk_gate_out_reg_4/cts0] [Fanout: 1] 
        (8) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.63, 3.84)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
         (9) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 3.43)] [BALANCE PIN] [Offset values] 
         (9) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.96, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.72, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.34, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 3.43)] [BALANCE PIN] [Offset values] 
         (9) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 2.71)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 6.91)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
        (8) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 11.11)] [BALANCE PIN] [Offset values] 
        (8) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.99, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.46, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.54, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.72, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.15, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [BALANCE PIN] [Offset values] 
        (8) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [BALANCE PIN] [Offset values] 
        (8) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
        (8) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.29, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.04)] [BALANCE PIN] [Offset values] 
        (8) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.01, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.72, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
      (6) cts_inv_3931721:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 9.98)] [Net: ctsbuf_net_98] [Fanout: 1] 
       (7) cts_inv_3791707:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.74, 17.66)] [Net: ctsbuf_net_65] [Fanout: 1] 
        (8) cts_inv_3751703:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 2.30)] [Net: ctsbuf_net_54] [Fanout: 1] 
         (9) cts_inv_3711699:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (27.26, 28.42)] [Net: ctsbuf_net_43] [Fanout: 1] 
          (10) cts_inv_3671695:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (14.27, 2.30)] [Net: ctsbuf_net_32] [Fanout: 12] 
           (11) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 4.23)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.56, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 2.70)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 3.45)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.18, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.24, 1.17)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 1.91)] [BALANCE PIN] [Offset values] 
  (2) cts_inv_4031731:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (20.93, 16.13)] [Net: ctsbuf_net_109] [Fanout: 1] 
   (3) cts_inv_3911719:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 29.95)] [Net: ctsbuf_net_76] [Fanout: 5] 
    (4) cto_buf_2005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.43, 45.31)] [Net: cts7] [Fanout: 2] 
     (5) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.91, 46.85)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.04, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.22, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.86, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.98, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.41, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 44.18)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 45.31)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.30, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 44.91)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.52, 24.21)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 31.08)] [BALANCE PIN] [Offset values] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 22.68)] [BALANCE PIN] [Offset values] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.14, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.53, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.22, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.23, 39.57)] [BALANCE PIN] [Offset values] 
     (5) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.99, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.44, 41.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 42.64)] [BALANCE PIN] [Offset values] 
     (5) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 21.87)] [BALANCE PIN] [Offset values] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 24.94)] [BALANCE PIN] [Offset values] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 23.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 38.76)] [BALANCE PIN] [Offset values] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 40.30)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.04, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 41.83)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 43.37)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 26.88)] [Net: clk_gate_out_reg_9/p_abuf0] [ICG] [Fanout: 2] 
     (5) clk_gate_out_reg_9/cto_buf_2021:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.91, 19.20)] [Net: clk_gate_out_reg_9/cts0] [Fanout: 1] 
      (6) clk_gate_out_reg_9/cts_buf_3541682:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (32.58, 31.49)] [Net: clk_gate_out_reg_9/ENCLK] [Fanout: 11] 
       (7) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 4.97)] [BALANCE PIN] [Offset values] 
       (7) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 32.62)] [BALANCE PIN] [Offset values] 
       (7) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.15)] [BALANCE PIN] [Offset values] 
       (7) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.96)] [BALANCE PIN] [Offset values] 
       (7) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 35.69)] [BALANCE PIN] [Offset values] 
       (7) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 36.50)] [BALANCE PIN] [Offset values] 
       (7) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 37.23)] [BALANCE PIN] [Offset values] 
       (7) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 38.04)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_2022:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.79, 25.34)] [Net: cts10] [Fanout: 14] 
      (6) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_2019:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 42.24)] [Net: cts8] [Fanout: 8] 
       (7) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.07, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.12, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.86, 42.64)] [BALANCE PIN] [Offset values] 
       (7) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 43.37)] [BALANCE PIN] [Offset values] 
       (7) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.70, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.45, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 36.50)] [BALANCE PIN] [Offset values] 
      (6) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 35.69)] [BALANCE PIN] [Offset values] 
      (6) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [BALANCE PIN] [Offset values] 
      (6) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 25.34)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.10, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.80, 45.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 46.44)] [BALANCE PIN] [Offset values] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 46.44)] [BALANCE PIN] [Offset values] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.74, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 42.64)] [BALANCE PIN] [Offset values] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.53, 41.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.78, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_0/cto_buf_2018:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.11, 45.31)] [Net: clk_gate_out_reg_0/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 43.78)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.06, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.62, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.86, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.48, 47.25)] [BALANCE PIN] [Offset values] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (16.90, 0.01)] [Net: clk] [Fanout: 1] 
 (1) ctobgt_inst_2271:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.07, 9.98)] [Net: ctobgt_0] [Fanout: 2] 
  (2) cts_inv_4121740:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (16.70, 2.30)] [Net: ctsbuf_net_1312] [Fanout: 1] 
   (3) cto_buf_1997:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.73, 5.38)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_4081736:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.50, 6.91)] [Net: ctsbuf_net_1211] [Fanout: 1] 
     (5) cts_inv_4041732:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 6.91)] [Net: ctsbuf_net_1110] [Fanout: 2] 
      (6) cts_inv_3921720:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.46, 6.91)] [Net: ctsbuf_net_87] [Fanout: 5] 
       (7) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 6.91)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 13] 
        (8) ccd_drc_inst_2380:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (6.40, 3.84)] [Net: ccd_drc_1] [Fanout: 1] 
         (9) ccd_drc_inst_2379:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (6.08, 3.84)] [Net: ccd_drc_0] [Fanout: 20] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 2.71)] [SINK PIN] 
          (10) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 12.65)] [SINK PIN] 
          (10) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 3.43)] [SINK PIN] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.02, 2.71)] [SINK PIN] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 3.43)] [SINK PIN] 
          (10) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 9.58)] [SINK PIN] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 2.71)] [SINK PIN] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 1.90)] [SINK PIN] 
          (10) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 4.24)] [SINK PIN] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.36, 3.43)] [SINK PIN] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 1.17)] [SINK PIN] 
          (10) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 10.39)] [SINK PIN] 
          (10) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 7.32)] [SINK PIN] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 3.43)] [SINK PIN] 
          (10) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 11.92)] [SINK PIN] 
          (10) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.04)] [SINK PIN] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.02, 3.43)] [SINK PIN] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 2.71)] [SINK PIN] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [SINK PIN] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 3.43)] [SINK PIN] 
        (8) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
        (8) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 7.32)] [SINK PIN] 
        (8) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
        (8) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
        (8) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
        (8) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
        (8) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [SINK PIN] 
        (8) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
        (8) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.25, 5.78)] [SINK PIN] 
        (8) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 4.24)] [SINK PIN] 
        (8) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
        (8) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
       (7) clk_gate_out_reg_7/ctobgt_inst_2272:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.55, 14.59)] [Net: clk_gate_out_reg_7/ctobgt_0] [Fanout: 2] 
        (8) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 9.98)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_2002:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.06, 2.30)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_1998:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 0.77)] [Net: cts1] [Fanout: 14] 
           (11) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
           (11) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 4.24)] [SINK PIN] 
           (11) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 2.71)] [SINK PIN] 
           (11) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 1.17)] [SINK PIN] 
           (11) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 1.90)] [SINK PIN] 
           (11) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 5.78)] [SINK PIN] 
           (11) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 1.17)] [SINK PIN] 
           (11) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.31, 3.43)] [SINK PIN] 
           (11) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 8.04)] [SINK PIN] 
           (11) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
           (11) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
           (11) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
           (11) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [SINK PIN] 
           (11) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
         (9) cto_buf_2000:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.83, 20.74)] [Net: cts2] [Fanout: 18] 
          (10) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 17.26)] [SINK PIN] 
          (10) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 2.71)] [SINK PIN] 
          (10) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 2.71)] [SINK PIN] 
          (10) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.56, 1.90)] [SINK PIN] 
          (10) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [SINK PIN] 
          (10) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 2.71)] [SINK PIN] 
          (10) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [SINK PIN] 
          (10) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 1.90)] [SINK PIN] 
          (10) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 3.43)] [SINK PIN] 
          (10) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 1.17)] [SINK PIN] 
          (10) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
          (10) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 1.90)] [SINK PIN] 
          (10) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.49, 7.32)] [SINK PIN] 
          (10) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 7.32)] [SINK PIN] 
          (10) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.00)] [SINK PIN] 
          (10) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [SINK PIN] 
          (10) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 18.07)] [SINK PIN] 
          (10) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.72)] [SINK PIN] 
        (8) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 13.06)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 14] 
         (9) cto_buf_2001:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.93, 22.27)] [Net: cts3] [Fanout: 9] 
          (10) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.00)] [SINK PIN] 
          (10) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 3.43)] [SINK PIN] 
          (10) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 18.79)] [SINK PIN] 
          (10) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 16.53)] [SINK PIN] 
          (10) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.85)] [SINK PIN] 
          (10) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 18.07)] [SINK PIN] 
          (10) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 6.51)] [SINK PIN] 
          (10) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 20.33)] [SINK PIN] 
          (10) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.72)] [SINK PIN] 
         (9) clk_gate_out_reg_7/cts_buf_3451673:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 5.38)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 11] 
          (10) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [SINK PIN] 
          (10) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.60, 3.43)] [SINK PIN] 
          (10) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 4.24)] [SINK PIN] 
          (10) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 4.24)] [SINK PIN] 
          (10) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.01, 6.51)] [SINK PIN] 
          (10) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.20, 4.97)] [SINK PIN] 
          (10) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 7.32)] [SINK PIN] 
          (10) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 4.97)] [SINK PIN] 
          (10) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 2.71)] [SINK PIN] 
          (10) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 4.97)] [SINK PIN] 
          (10) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.24)] [SINK PIN] 
         (9) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
         (9) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 19.60)] [SINK PIN] 
         (9) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 12.65)] [SINK PIN] 
         (9) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
         (9) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
         (9) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
         (9) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
         (9) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 8.04)] [SINK PIN] 
         (9) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [SINK PIN] 
         (9) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 20.33)] [SINK PIN] 
       (7) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.87, 5.38)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
        (8) cto_buf_2023:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.56, 3.84)] [Net: cts11] [Fanout: 1] 
         (9) cto_buf_2003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 8.45)] [Net: cts5] [Fanout: 16] 
          (10) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 5.78)] [SINK PIN] 
          (10) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.01, 4.97)] [SINK PIN] 
          (10) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 5.78)] [SINK PIN] 
          (10) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.42, 7.32)] [SINK PIN] 
          (10) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 5.78)] [SINK PIN] 
          (10) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 4.24)] [SINK PIN] 
          (10) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 4.97)] [SINK PIN] 
          (10) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 4.24)] [SINK PIN] 
          (10) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 7.32)] [SINK PIN] 
          (10) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 6.51)] [SINK PIN] 
          (10) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.07, 4.97)] [SINK PIN] 
          (10) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.76, 6.51)] [SINK PIN] 
          (10) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 6.51)] [SINK PIN] 
          (10) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.58, 7.32)] [SINK PIN] 
          (10) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.39, 7.32)] [SINK PIN] 
          (10) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 8.04)] [SINK PIN] 
        (8) cto_buf_2004:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (33.86, 16.13)] [Net: cts6] [Fanout: 16] 
         (9) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 8.04)] [SINK PIN] 
         (9) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.90, 4.24)] [SINK PIN] 
         (9) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 6.51)] [SINK PIN] 
         (9) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.91, 4.97)] [SINK PIN] 
         (9) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 2.71)] [SINK PIN] 
         (9) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 6.51)] [SINK PIN] 
         (9) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.26, 7.32)] [SINK PIN] 
         (9) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 6.51)] [SINK PIN] 
         (9) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [SINK PIN] 
         (9) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 4.97)] [SINK PIN] 
         (9) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 4.97)] [SINK PIN] 
         (9) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 6.51)] [SINK PIN] 
         (9) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 4.97)] [SINK PIN] 
         (9) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 5.78)] [SINK PIN] 
         (9) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.33, 5.78)] [SINK PIN] 
         (9) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 7.32)] [SINK PIN] 
       (7) clk_gate_out_reg_4/cto_buf_1999:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.38, 2.30)] [Net: clk_gate_out_reg_4/cts0] [Fanout: 1] 
        (8) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.63, 3.84)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
         (9) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 1.17)] [SINK PIN] 
         (9) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 3.43)] [SINK PIN] 
         (9) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 1.17)] [SINK PIN] 
         (9) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 1.90)] [SINK PIN] 
         (9) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 1.17)] [SINK PIN] 
         (9) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 4.97)] [SINK PIN] 
         (9) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.96, 1.90)] [SINK PIN] 
         (9) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 1.90)] [SINK PIN] 
         (9) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 1.17)] [SINK PIN] 
         (9) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
         (9) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 1.90)] [SINK PIN] 
         (9) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.90)] [SINK PIN] 
         (9) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 2.71)] [SINK PIN] 
         (9) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [SINK PIN] 
         (9) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
         (9) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.90)] [SINK PIN] 
         (9) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 1.17)] [SINK PIN] 
         (9) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 1.17)] [SINK PIN] 
         (9) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.72, 1.17)] [SINK PIN] 
         (9) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 1.17)] [SINK PIN] 
         (9) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 4.97)] [SINK PIN] 
         (9) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.34, 2.71)] [SINK PIN] 
         (9) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 1.17)] [SINK PIN] 
         (9) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
         (9) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.90)] [SINK PIN] 
         (9) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [SINK PIN] 
         (9) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 4.24)] [SINK PIN] 
         (9) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
         (9) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [SINK PIN] 
         (9) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [SINK PIN] 
         (9) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 3.43)] [SINK PIN] 
         (9) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 2.71)] [SINK PIN] 
       (7) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 6.91)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
        (8) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [SINK PIN] 
        (8) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 4.24)] [SINK PIN] 
        (8) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 11.11)] [SINK PIN] 
        (8) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 4.24)] [SINK PIN] 
        (8) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 5.78)] [SINK PIN] 
        (8) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 4.24)] [SINK PIN] 
        (8) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.99, 4.97)] [SINK PIN] 
        (8) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.46, 6.51)] [SINK PIN] 
        (8) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 5.78)] [SINK PIN] 
        (8) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.54, 6.51)] [SINK PIN] 
        (8) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.72, 5.78)] [SINK PIN] 
        (8) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 6.51)] [SINK PIN] 
        (8) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.15, 4.97)] [SINK PIN] 
        (8) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 6.51)] [SINK PIN] 
        (8) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.97)] [SINK PIN] 
        (8) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
        (8) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [SINK PIN] 
        (8) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [SINK PIN] 
        (8) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [SINK PIN] 
        (8) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
        (8) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 6.51)] [SINK PIN] 
        (8) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 5.78)] [SINK PIN] 
        (8) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 6.51)] [SINK PIN] 
        (8) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 5.78)] [SINK PIN] 
        (8) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.29, 5.78)] [SINK PIN] 
        (8) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.04)] [SINK PIN] 
        (8) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 4.24)] [SINK PIN] 
        (8) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.01, 7.32)] [SINK PIN] 
        (8) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 4.97)] [SINK PIN] 
        (8) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.72, 7.32)] [SINK PIN] 
        (8) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [SINK PIN] 
        (8) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
      (6) cts_inv_3931721:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 9.98)] [Net: ctsbuf_net_98] [Fanout: 1] 
       (7) cts_inv_3791707:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.74, 17.66)] [Net: ctsbuf_net_65] [Fanout: 1] 
        (8) cts_inv_3751703:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 2.30)] [Net: ctsbuf_net_54] [Fanout: 1] 
         (9) cts_inv_3711699:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (27.26, 28.42)] [Net: ctsbuf_net_43] [Fanout: 1] 
          (10) cts_inv_3671695:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (14.27, 2.30)] [Net: ctsbuf_net_32] [Fanout: 12] 
           (11) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 4.23)] [SINK PIN] 
           (11) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.56, 1.91)] [SINK PIN] 
           (11) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 2.70)] [SINK PIN] 
           (11) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 3.45)] [SINK PIN] 
           (11) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.18, 1.16)] [SINK PIN] 
           (11) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 1.16)] [SINK PIN] 
           (11) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 1.16)] [SINK PIN] 
           (11) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 1.91)] [SINK PIN] 
           (11) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 1.16)] [SINK PIN] 
           (11) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.24, 1.17)] [SINK PIN] 
           (11) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.91)] [SINK PIN] 
           (11) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 1.91)] [SINK PIN] 
  (2) cts_inv_4031731:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (20.93, 16.13)] [Net: ctsbuf_net_109] [Fanout: 1] 
   (3) cts_inv_3911719:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 29.95)] [Net: ctsbuf_net_76] [Fanout: 5] 
    (4) cto_buf_2005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.43, 45.31)] [Net: cts7] [Fanout: 2] 
     (5) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.91, 46.85)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [SINK PIN] 
      (6) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 45.72)] [SINK PIN] 
      (6) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 46.44)] [SINK PIN] 
      (6) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 47.25)] [SINK PIN] 
      (6) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 47.25)] [SINK PIN] 
      (6) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 46.44)] [SINK PIN] 
      (6) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 47.25)] [SINK PIN] 
      (6) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 46.44)] [SINK PIN] 
      (6) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.25)] [SINK PIN] 
      (6) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.04, 44.91)] [SINK PIN] 
      (6) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 46.44)] [SINK PIN] 
      (6) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 45.72)] [SINK PIN] 
      (6) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.06, 46.44)] [SINK PIN] 
      (6) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.06, 46.44)] [SINK PIN] 
      (6) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.22, 46.44)] [SINK PIN] 
      (6) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
      (6) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [SINK PIN] 
      (6) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
      (6) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 45.72)] [SINK PIN] 
      (6) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.86, 45.72)] [SINK PIN] 
      (6) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.98, 46.44)] [SINK PIN] 
      (6) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 45.72)] [SINK PIN] 
      (6) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.41, 44.91)] [SINK PIN] 
      (6) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 44.91)] [SINK PIN] 
      (6) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [SINK PIN] 
      (6) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 45.72)] [SINK PIN] 
      (6) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 45.72)] [SINK PIN] 
      (6) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 45.72)] [SINK PIN] 
      (6) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 46.44)] [SINK PIN] 
      (6) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
      (6) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
      (6) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 44.18)] [SINK PIN] 
     (5) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 45.31)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 44.18)] [SINK PIN] 
      (6) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [SINK PIN] 
      (6) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 45.72)] [SINK PIN] 
      (6) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 45.72)] [SINK PIN] 
      (6) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 44.18)] [SINK PIN] 
      (6) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
      (6) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 44.91)] [SINK PIN] 
      (6) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 44.91)] [SINK PIN] 
      (6) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
      (6) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [SINK PIN] 
      (6) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
      (6) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [SINK PIN] 
      (6) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
      (6) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
      (6) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 45.72)] [SINK PIN] 
      (6) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
      (6) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 44.91)] [SINK PIN] 
      (6) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 44.91)] [SINK PIN] 
      (6) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 42.64)] [SINK PIN] 
      (6) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.91)] [SINK PIN] 
      (6) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 44.18)] [SINK PIN] 
      (6) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 44.91)] [SINK PIN] 
      (6) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 45.72)] [SINK PIN] 
      (6) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 44.18)] [SINK PIN] 
      (6) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.30, 43.37)] [SINK PIN] 
      (6) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 43.37)] [SINK PIN] 
      (6) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 42.64)] [SINK PIN] 
      (6) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 43.37)] [SINK PIN] 
      (6) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 44.91)] [SINK PIN] 
      (6) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 44.18)] [SINK PIN] 
      (6) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 44.18)] [SINK PIN] 
      (6) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 44.91)] [SINK PIN] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 30.36)] [SINK PIN] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.52, 24.21)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 27.28)] [SINK PIN] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 31.08)] [SINK PIN] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 22.68)] [SINK PIN] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 25.75)] [SINK PIN] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.14, 27.28)] [SINK PIN] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [SINK PIN] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.53, 43.37)] [SINK PIN] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 30.36)] [SINK PIN] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.22, 28.01)] [SINK PIN] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.23, 39.57)] [SINK PIN] 
     (5) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.99, 44.18)] [SINK PIN] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 8.04)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 43.37)] [SINK PIN] 
     (5) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.44, 41.11)] [SINK PIN] 
     (5) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 42.64)] [SINK PIN] 
     (5) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 43.37)] [SINK PIN] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 29.55)] [SINK PIN] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 28.82)] [SINK PIN] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 28.01)] [SINK PIN] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 21.87)] [SINK PIN] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 24.94)] [SINK PIN] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 23.40)] [SINK PIN] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 38.76)] [SINK PIN] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 40.30)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.04, 44.91)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 41.83)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 43.37)] [SINK PIN] 
    (4) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 26.88)] [Net: clk_gate_out_reg_9/p_abuf0] [ICG] [Fanout: 2] 
     (5) clk_gate_out_reg_9/cto_buf_2021:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.91, 19.20)] [Net: clk_gate_out_reg_9/cts0] [Fanout: 1] 
      (6) clk_gate_out_reg_9/cts_buf_3541682:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (32.58, 31.49)] [Net: clk_gate_out_reg_9/ENCLK] [Fanout: 11] 
       (7) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 44.18)] [SINK PIN] 
       (7) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 4.97)] [SINK PIN] 
       (7) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 31.89)] [SINK PIN] 
       (7) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 31.89)] [SINK PIN] 
       (7) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 32.62)] [SINK PIN] 
       (7) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.15)] [SINK PIN] 
       (7) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.96)] [SINK PIN] 
       (7) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 35.69)] [SINK PIN] 
       (7) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 36.50)] [SINK PIN] 
       (7) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 37.23)] [SINK PIN] 
       (7) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 38.04)] [SINK PIN] 
     (5) cto_buf_2022:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.79, 25.34)] [Net: cts10] [Fanout: 14] 
      (6) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [SINK PIN] 
      (6) cto_buf_2019:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 42.24)] [Net: cts8] [Fanout: 8] 
       (7) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.07, 44.18)] [SINK PIN] 
       (7) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [SINK PIN] 
       (7) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 45.72)] [SINK PIN] 
       (7) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.12, 44.91)] [SINK PIN] 
       (7) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.86, 42.64)] [SINK PIN] 
       (7) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 44.18)] [SINK PIN] 
       (7) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 43.37)] [SINK PIN] 
       (7) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 44.91)] [SINK PIN] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.70, 47.25)] [SINK PIN] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.45, 44.91)] [SINK PIN] 
      (6) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 36.50)] [SINK PIN] 
      (6) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [SINK PIN] 
      (6) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [SINK PIN] 
      (6) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
      (6) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 35.69)] [SINK PIN] 
      (6) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 39.57)] [SINK PIN] 
      (6) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [SINK PIN] 
      (6) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 34.96)] [SINK PIN] 
      (6) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 37.23)] [SINK PIN] 
      (6) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [SINK PIN] 
    (4) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 25.34)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 5.78)] [SINK PIN] 
     (5) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.10, 2.71)] [SINK PIN] 
     (5) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 5.78)] [SINK PIN] 
     (5) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 1.90)] [SINK PIN] 
     (5) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 1.90)] [SINK PIN] 
     (5) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 7.32)] [SINK PIN] 
     (5) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 1.90)] [SINK PIN] 
     (5) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 4.24)] [SINK PIN] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.80, 45.72)] [SINK PIN] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 47.25)] [SINK PIN] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 46.44)] [SINK PIN] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 46.44)] [SINK PIN] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 47.25)] [SINK PIN] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 44.91)] [SINK PIN] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 3.43)] [SINK PIN] 
     (5) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.74, 4.24)] [SINK PIN] 
     (5) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.18)] [SINK PIN] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 44.18)] [SINK PIN] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 44.91)] [SINK PIN] 
     (5) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [SINK PIN] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 44.18)] [SINK PIN] 
     (5) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 44.18)] [SINK PIN] 
     (5) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 44.18)] [SINK PIN] 
     (5) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.24)] [SINK PIN] 
     (5) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [SINK PIN] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 47.25)] [SINK PIN] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 42.64)] [SINK PIN] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.53, 41.11)] [SINK PIN] 
     (5) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.78, 5.78)] [SINK PIN] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
    (4) clk_gate_out_reg_0/cto_buf_2018:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.11, 45.31)] [Net: clk_gate_out_reg_0/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 43.78)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [SINK PIN] 
      (6) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.83)] [SINK PIN] 
      (6) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.11)] [SINK PIN] 
      (6) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.06, 40.30)] [SINK PIN] 
      (6) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 43.37)] [SINK PIN] 
      (6) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 38.76)] [SINK PIN] 
      (6) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 45.72)] [SINK PIN] 
      (6) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 46.44)] [SINK PIN] 
      (6) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 47.25)] [SINK PIN] 
      (6) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.62, 47.25)] [SINK PIN] 
      (6) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 45.72)] [SINK PIN] 
      (6) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.25)] [SINK PIN] 
      (6) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.25)] [SINK PIN] 
      (6) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.78, 47.25)] [SINK PIN] 
      (6) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 45.72)] [SINK PIN] 
      (6) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.18)] [SINK PIN] 
      (6) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.86, 47.25)] [SINK PIN] 
      (6) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 47.25)] [SINK PIN] 
      (6) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 46.44)] [SINK PIN] 
      (6) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 47.25)] [SINK PIN] 
      (6) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 46.44)] [SINK PIN] 
      (6) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 46.44)] [SINK PIN] 
      (6) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
      (6) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
      (6) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
      (6) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
      (6) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 47.25)] [SINK PIN] 
      (6) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
      (6) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [SINK PIN] 
      (6) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
      (6) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
      (6) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.48, 47.25)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (16.90, 0.01)] [Net: clk] [Fanout: 1] 
 (1) ctobgt_inst_2271:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.07, 9.98)] [Net: ctobgt_0] [Fanout: 2] 
  (2) cts_inv_4121740:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (16.70, 2.30)] [Net: ctsbuf_net_1312] [Fanout: 1] 
   (3) cto_buf_1997:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.73, 5.38)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_4081736:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.50, 6.91)] [Net: ctsbuf_net_1211] [Fanout: 1] 
     (5) cts_inv_4041732:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 6.91)] [Net: ctsbuf_net_1110] [Fanout: 2] 
      (6) cts_inv_3921720:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.46, 6.91)] [Net: ctsbuf_net_87] [Fanout: 5] 
       (7) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 6.91)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 13] 
        (8) ccd_drc_inst_2380:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (6.40, 3.84)] [Net: ccd_drc_1] [Fanout: 1] 
         (9) ccd_drc_inst_2379:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (6.08, 3.84)] [Net: ccd_drc_0] [Fanout: 20] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 2.71)] [SINK PIN] 
          (10) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 12.65)] [SINK PIN] 
          (10) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 3.43)] [SINK PIN] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.02, 2.71)] [SINK PIN] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 3.43)] [SINK PIN] 
          (10) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 9.58)] [SINK PIN] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 2.71)] [SINK PIN] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 1.90)] [SINK PIN] 
          (10) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 4.24)] [SINK PIN] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.36, 3.43)] [SINK PIN] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 1.17)] [SINK PIN] 
          (10) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 10.39)] [SINK PIN] 
          (10) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 7.32)] [SINK PIN] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 3.43)] [SINK PIN] 
          (10) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 11.92)] [SINK PIN] 
          (10) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.04)] [SINK PIN] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.02, 3.43)] [SINK PIN] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 2.71)] [SINK PIN] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [SINK PIN] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 3.43)] [SINK PIN] 
        (8) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
        (8) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 7.32)] [SINK PIN] 
        (8) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [SINK PIN] 
        (8) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
        (8) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
        (8) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
        (8) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [SINK PIN] 
        (8) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
        (8) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.25, 5.78)] [SINK PIN] 
        (8) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 4.24)] [SINK PIN] 
        (8) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
        (8) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
       (7) clk_gate_out_reg_7/ctobgt_inst_2272:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.55, 14.59)] [Net: clk_gate_out_reg_7/ctobgt_0] [Fanout: 2] 
        (8) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 9.98)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_2002:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.06, 2.30)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_1998:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 0.77)] [Net: cts1] [Fanout: 14] 
           (11) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [SINK PIN] 
           (11) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 4.24)] [SINK PIN] 
           (11) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 2.71)] [SINK PIN] 
           (11) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 1.17)] [SINK PIN] 
           (11) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 1.90)] [SINK PIN] 
           (11) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 5.78)] [SINK PIN] 
           (11) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 1.17)] [SINK PIN] 
           (11) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.31, 3.43)] [SINK PIN] 
           (11) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 8.04)] [SINK PIN] 
           (11) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [SINK PIN] 
           (11) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [SINK PIN] 
           (11) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [SINK PIN] 
           (11) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [SINK PIN] 
           (11) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [SINK PIN] 
         (9) cto_buf_2000:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.83, 20.74)] [Net: cts2] [Fanout: 18] 
          (10) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 17.26)] [SINK PIN] 
          (10) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 2.71)] [SINK PIN] 
          (10) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 2.71)] [SINK PIN] 
          (10) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.56, 1.90)] [SINK PIN] 
          (10) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [SINK PIN] 
          (10) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 2.71)] [SINK PIN] 
          (10) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [SINK PIN] 
          (10) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 1.90)] [SINK PIN] 
          (10) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 3.43)] [SINK PIN] 
          (10) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 1.17)] [SINK PIN] 
          (10) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [SINK PIN] 
          (10) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 1.90)] [SINK PIN] 
          (10) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.49, 7.32)] [SINK PIN] 
          (10) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 7.32)] [SINK PIN] 
          (10) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.00)] [SINK PIN] 
          (10) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [SINK PIN] 
          (10) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 18.07)] [SINK PIN] 
          (10) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.72)] [SINK PIN] 
        (8) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 13.06)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 14] 
         (9) cto_buf_2001:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.93, 22.27)] [Net: cts3] [Fanout: 9] 
          (10) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.00)] [SINK PIN] 
          (10) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 3.43)] [SINK PIN] 
          (10) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 18.79)] [SINK PIN] 
          (10) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 16.53)] [SINK PIN] 
          (10) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.85)] [SINK PIN] 
          (10) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 18.07)] [SINK PIN] 
          (10) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 6.51)] [SINK PIN] 
          (10) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 20.33)] [SINK PIN] 
          (10) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.72)] [SINK PIN] 
         (9) clk_gate_out_reg_7/cts_buf_3451673:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 5.38)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 11] 
          (10) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [SINK PIN] 
          (10) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.60, 3.43)] [SINK PIN] 
          (10) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 4.24)] [SINK PIN] 
          (10) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 4.24)] [SINK PIN] 
          (10) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.01, 6.51)] [SINK PIN] 
          (10) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.20, 4.97)] [SINK PIN] 
          (10) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 7.32)] [SINK PIN] 
          (10) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 4.97)] [SINK PIN] 
          (10) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 2.71)] [SINK PIN] 
          (10) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 4.97)] [SINK PIN] 
          (10) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.24)] [SINK PIN] 
         (9) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [SINK PIN] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
         (9) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 19.60)] [SINK PIN] 
         (9) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 12.65)] [SINK PIN] 
         (9) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
         (9) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
         (9) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
         (9) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
         (9) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [SINK PIN] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 8.04)] [SINK PIN] 
         (9) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [SINK PIN] 
         (9) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 20.33)] [SINK PIN] 
       (7) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.87, 5.38)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
        (8) cto_buf_2023:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.56, 3.84)] [Net: cts11] [Fanout: 1] 
         (9) cto_buf_2003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 8.45)] [Net: cts5] [Fanout: 16] 
          (10) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 5.78)] [SINK PIN] 
          (10) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.01, 4.97)] [SINK PIN] 
          (10) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 5.78)] [SINK PIN] 
          (10) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.42, 7.32)] [SINK PIN] 
          (10) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 5.78)] [SINK PIN] 
          (10) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 4.24)] [SINK PIN] 
          (10) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 4.97)] [SINK PIN] 
          (10) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 4.24)] [SINK PIN] 
          (10) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 7.32)] [SINK PIN] 
          (10) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 6.51)] [SINK PIN] 
          (10) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.07, 4.97)] [SINK PIN] 
          (10) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.76, 6.51)] [SINK PIN] 
          (10) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 6.51)] [SINK PIN] 
          (10) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.58, 7.32)] [SINK PIN] 
          (10) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.39, 7.32)] [SINK PIN] 
          (10) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 8.04)] [SINK PIN] 
        (8) cto_buf_2004:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (33.86, 16.13)] [Net: cts6] [Fanout: 16] 
         (9) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 8.04)] [SINK PIN] 
         (9) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.90, 4.24)] [SINK PIN] 
         (9) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 6.51)] [SINK PIN] 
         (9) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.91, 4.97)] [SINK PIN] 
         (9) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 2.71)] [SINK PIN] 
         (9) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 6.51)] [SINK PIN] 
         (9) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.26, 7.32)] [SINK PIN] 
         (9) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 6.51)] [SINK PIN] 
         (9) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [SINK PIN] 
         (9) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 4.97)] [SINK PIN] 
         (9) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 4.97)] [SINK PIN] 
         (9) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 6.51)] [SINK PIN] 
         (9) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 4.97)] [SINK PIN] 
         (9) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 5.78)] [SINK PIN] 
         (9) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.33, 5.78)] [SINK PIN] 
         (9) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 7.32)] [SINK PIN] 
       (7) clk_gate_out_reg_4/cto_buf_1999:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.38, 2.30)] [Net: clk_gate_out_reg_4/cts0] [Fanout: 1] 
        (8) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.63, 3.84)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
         (9) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 1.17)] [SINK PIN] 
         (9) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 3.43)] [SINK PIN] 
         (9) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 1.17)] [SINK PIN] 
         (9) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 1.90)] [SINK PIN] 
         (9) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 1.17)] [SINK PIN] 
         (9) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 4.97)] [SINK PIN] 
         (9) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.96, 1.90)] [SINK PIN] 
         (9) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 1.90)] [SINK PIN] 
         (9) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 1.17)] [SINK PIN] 
         (9) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
         (9) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 1.90)] [SINK PIN] 
         (9) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.90)] [SINK PIN] 
         (9) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 2.71)] [SINK PIN] 
         (9) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [SINK PIN] 
         (9) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
         (9) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.90)] [SINK PIN] 
         (9) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 1.17)] [SINK PIN] 
         (9) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 1.17)] [SINK PIN] 
         (9) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.72, 1.17)] [SINK PIN] 
         (9) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 1.17)] [SINK PIN] 
         (9) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 4.97)] [SINK PIN] 
         (9) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.34, 2.71)] [SINK PIN] 
         (9) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 1.17)] [SINK PIN] 
         (9) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
         (9) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.90)] [SINK PIN] 
         (9) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [SINK PIN] 
         (9) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 4.24)] [SINK PIN] 
         (9) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [SINK PIN] 
         (9) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [SINK PIN] 
         (9) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [SINK PIN] 
         (9) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 3.43)] [SINK PIN] 
         (9) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 2.71)] [SINK PIN] 
       (7) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 6.91)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
        (8) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [SINK PIN] 
        (8) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 4.24)] [SINK PIN] 
        (8) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 11.11)] [SINK PIN] 
        (8) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 4.24)] [SINK PIN] 
        (8) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 5.78)] [SINK PIN] 
        (8) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 4.24)] [SINK PIN] 
        (8) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.99, 4.97)] [SINK PIN] 
        (8) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.46, 6.51)] [SINK PIN] 
        (8) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 5.78)] [SINK PIN] 
        (8) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.54, 6.51)] [SINK PIN] 
        (8) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.72, 5.78)] [SINK PIN] 
        (8) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 6.51)] [SINK PIN] 
        (8) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.15, 4.97)] [SINK PIN] 
        (8) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 6.51)] [SINK PIN] 
        (8) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.97)] [SINK PIN] 
        (8) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
        (8) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [SINK PIN] 
        (8) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [SINK PIN] 
        (8) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [SINK PIN] 
        (8) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
        (8) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 6.51)] [SINK PIN] 
        (8) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 5.78)] [SINK PIN] 
        (8) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 6.51)] [SINK PIN] 
        (8) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 5.78)] [SINK PIN] 
        (8) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.29, 5.78)] [SINK PIN] 
        (8) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.04)] [SINK PIN] 
        (8) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 4.24)] [SINK PIN] 
        (8) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.01, 7.32)] [SINK PIN] 
        (8) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 4.97)] [SINK PIN] 
        (8) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.72, 7.32)] [SINK PIN] 
        (8) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [SINK PIN] 
        (8) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
      (6) cts_inv_3931721:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 9.98)] [Net: ctsbuf_net_98] [Fanout: 1] 
       (7) cts_inv_3791707:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.74, 17.66)] [Net: ctsbuf_net_65] [Fanout: 1] 
        (8) cts_inv_3751703:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 2.30)] [Net: ctsbuf_net_54] [Fanout: 1] 
         (9) cts_inv_3711699:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (27.26, 28.42)] [Net: ctsbuf_net_43] [Fanout: 1] 
          (10) cts_inv_3671695:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (14.27, 2.30)] [Net: ctsbuf_net_32] [Fanout: 12] 
           (11) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 4.23)] [SINK PIN] 
           (11) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.56, 1.91)] [SINK PIN] 
           (11) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 2.70)] [SINK PIN] 
           (11) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 3.45)] [SINK PIN] 
           (11) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.18, 1.16)] [SINK PIN] 
           (11) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 1.16)] [SINK PIN] 
           (11) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 1.16)] [SINK PIN] 
           (11) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 1.91)] [SINK PIN] 
           (11) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 1.16)] [SINK PIN] 
           (11) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.24, 1.17)] [SINK PIN] 
           (11) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.91)] [SINK PIN] 
           (11) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 1.91)] [SINK PIN] 
  (2) cts_inv_4031731:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (20.93, 16.13)] [Net: ctsbuf_net_109] [Fanout: 1] 
   (3) cts_inv_3911719:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 29.95)] [Net: ctsbuf_net_76] [Fanout: 5] 
    (4) cto_buf_2005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.43, 45.31)] [Net: cts7] [Fanout: 2] 
     (5) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.91, 46.85)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [SINK PIN] 
      (6) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 45.72)] [SINK PIN] 
      (6) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 46.44)] [SINK PIN] 
      (6) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 47.25)] [SINK PIN] 
      (6) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 47.25)] [SINK PIN] 
      (6) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 46.44)] [SINK PIN] 
      (6) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 47.25)] [SINK PIN] 
      (6) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 46.44)] [SINK PIN] 
      (6) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.25)] [SINK PIN] 
      (6) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.04, 44.91)] [SINK PIN] 
      (6) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 46.44)] [SINK PIN] 
      (6) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 45.72)] [SINK PIN] 
      (6) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.06, 46.44)] [SINK PIN] 
      (6) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.06, 46.44)] [SINK PIN] 
      (6) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.22, 46.44)] [SINK PIN] 
      (6) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
      (6) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [SINK PIN] 
      (6) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
      (6) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 45.72)] [SINK PIN] 
      (6) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.86, 45.72)] [SINK PIN] 
      (6) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.98, 46.44)] [SINK PIN] 
      (6) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 45.72)] [SINK PIN] 
      (6) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.41, 44.91)] [SINK PIN] 
      (6) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 44.91)] [SINK PIN] 
      (6) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [SINK PIN] 
      (6) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 45.72)] [SINK PIN] 
      (6) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 45.72)] [SINK PIN] 
      (6) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 45.72)] [SINK PIN] 
      (6) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 46.44)] [SINK PIN] 
      (6) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [SINK PIN] 
      (6) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [SINK PIN] 
      (6) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 44.18)] [SINK PIN] 
     (5) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 45.31)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 44.18)] [SINK PIN] 
      (6) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [SINK PIN] 
      (6) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 45.72)] [SINK PIN] 
      (6) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 45.72)] [SINK PIN] 
      (6) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 44.18)] [SINK PIN] 
      (6) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
      (6) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 44.91)] [SINK PIN] 
      (6) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 44.91)] [SINK PIN] 
      (6) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
      (6) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [SINK PIN] 
      (6) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
      (6) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [SINK PIN] 
      (6) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
      (6) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
      (6) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 45.72)] [SINK PIN] 
      (6) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [SINK PIN] 
      (6) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 44.91)] [SINK PIN] 
      (6) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 44.91)] [SINK PIN] 
      (6) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 42.64)] [SINK PIN] 
      (6) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.91)] [SINK PIN] 
      (6) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 44.18)] [SINK PIN] 
      (6) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 44.91)] [SINK PIN] 
      (6) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 45.72)] [SINK PIN] 
      (6) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 44.18)] [SINK PIN] 
      (6) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.30, 43.37)] [SINK PIN] 
      (6) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 43.37)] [SINK PIN] 
      (6) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 42.64)] [SINK PIN] 
      (6) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 43.37)] [SINK PIN] 
      (6) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 44.91)] [SINK PIN] 
      (6) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 44.18)] [SINK PIN] 
      (6) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 44.18)] [SINK PIN] 
      (6) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 44.91)] [SINK PIN] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 30.36)] [SINK PIN] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [SINK PIN] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.52, 24.21)] [SINK PIN] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 27.28)] [SINK PIN] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 31.08)] [SINK PIN] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 22.68)] [SINK PIN] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 25.75)] [SINK PIN] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.14, 27.28)] [SINK PIN] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [SINK PIN] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.53, 43.37)] [SINK PIN] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [SINK PIN] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 30.36)] [SINK PIN] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.22, 28.01)] [SINK PIN] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.23, 39.57)] [SINK PIN] 
     (5) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.99, 44.18)] [SINK PIN] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 8.04)] [SINK PIN] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 43.37)] [SINK PIN] 
     (5) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.44, 41.11)] [SINK PIN] 
     (5) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 42.64)] [SINK PIN] 
     (5) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 43.37)] [SINK PIN] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 29.55)] [SINK PIN] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 28.82)] [SINK PIN] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 28.01)] [SINK PIN] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 21.87)] [SINK PIN] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 24.94)] [SINK PIN] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 23.40)] [SINK PIN] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 38.76)] [SINK PIN] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 40.30)] [SINK PIN] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.04, 44.91)] [SINK PIN] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 41.83)] [SINK PIN] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 43.37)] [SINK PIN] 
    (4) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 26.88)] [Net: clk_gate_out_reg_9/p_abuf0] [ICG] [Fanout: 2] 
     (5) clk_gate_out_reg_9/cto_buf_2021:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.91, 19.20)] [Net: clk_gate_out_reg_9/cts0] [Fanout: 1] 
      (6) clk_gate_out_reg_9/cts_buf_3541682:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (32.58, 31.49)] [Net: clk_gate_out_reg_9/ENCLK] [Fanout: 11] 
       (7) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 44.18)] [SINK PIN] 
       (7) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 4.97)] [SINK PIN] 
       (7) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 31.89)] [SINK PIN] 
       (7) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 31.89)] [SINK PIN] 
       (7) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 32.62)] [SINK PIN] 
       (7) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.15)] [SINK PIN] 
       (7) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.96)] [SINK PIN] 
       (7) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 35.69)] [SINK PIN] 
       (7) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 36.50)] [SINK PIN] 
       (7) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 37.23)] [SINK PIN] 
       (7) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 38.04)] [SINK PIN] 
     (5) cto_buf_2022:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.79, 25.34)] [Net: cts10] [Fanout: 14] 
      (6) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [SINK PIN] 
      (6) cto_buf_2019:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 42.24)] [Net: cts8] [Fanout: 8] 
       (7) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.07, 44.18)] [SINK PIN] 
       (7) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [SINK PIN] 
       (7) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 45.72)] [SINK PIN] 
       (7) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.12, 44.91)] [SINK PIN] 
       (7) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.86, 42.64)] [SINK PIN] 
       (7) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 44.18)] [SINK PIN] 
       (7) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 43.37)] [SINK PIN] 
       (7) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 44.91)] [SINK PIN] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.70, 47.25)] [SINK PIN] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.45, 44.91)] [SINK PIN] 
      (6) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 36.50)] [SINK PIN] 
      (6) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [SINK PIN] 
      (6) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [SINK PIN] 
      (6) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [SINK PIN] 
      (6) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 35.69)] [SINK PIN] 
      (6) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 39.57)] [SINK PIN] 
      (6) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [SINK PIN] 
      (6) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 34.96)] [SINK PIN] 
      (6) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 37.23)] [SINK PIN] 
      (6) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [SINK PIN] 
    (4) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 25.34)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 5.78)] [SINK PIN] 
     (5) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.10, 2.71)] [SINK PIN] 
     (5) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 5.78)] [SINK PIN] 
     (5) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 1.90)] [SINK PIN] 
     (5) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 1.90)] [SINK PIN] 
     (5) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 7.32)] [SINK PIN] 
     (5) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 1.90)] [SINK PIN] 
     (5) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 4.24)] [SINK PIN] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.80, 45.72)] [SINK PIN] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 47.25)] [SINK PIN] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 46.44)] [SINK PIN] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 46.44)] [SINK PIN] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 47.25)] [SINK PIN] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 44.91)] [SINK PIN] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 3.43)] [SINK PIN] 
     (5) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.74, 4.24)] [SINK PIN] 
     (5) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.18)] [SINK PIN] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 44.18)] [SINK PIN] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 44.91)] [SINK PIN] 
     (5) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [SINK PIN] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 44.18)] [SINK PIN] 
     (5) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 44.18)] [SINK PIN] 
     (5) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 44.18)] [SINK PIN] 
     (5) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.24)] [SINK PIN] 
     (5) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [SINK PIN] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 47.25)] [SINK PIN] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 42.64)] [SINK PIN] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.53, 41.11)] [SINK PIN] 
     (5) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.78, 5.78)] [SINK PIN] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
    (4) clk_gate_out_reg_0/cto_buf_2018:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.11, 45.31)] [Net: clk_gate_out_reg_0/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 43.78)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [SINK PIN] 
      (6) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.83)] [SINK PIN] 
      (6) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.11)] [SINK PIN] 
      (6) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.06, 40.30)] [SINK PIN] 
      (6) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 43.37)] [SINK PIN] 
      (6) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 38.76)] [SINK PIN] 
      (6) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 45.72)] [SINK PIN] 
      (6) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 46.44)] [SINK PIN] 
      (6) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 47.25)] [SINK PIN] 
      (6) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.62, 47.25)] [SINK PIN] 
      (6) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 45.72)] [SINK PIN] 
      (6) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.25)] [SINK PIN] 
      (6) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.25)] [SINK PIN] 
      (6) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.78, 47.25)] [SINK PIN] 
      (6) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 45.72)] [SINK PIN] 
      (6) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.18)] [SINK PIN] 
      (6) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.86, 47.25)] [SINK PIN] 
      (6) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 47.25)] [SINK PIN] 
      (6) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 46.44)] [SINK PIN] 
      (6) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 47.25)] [SINK PIN] 
      (6) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 46.44)] [SINK PIN] 
      (6) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 46.44)] [SINK PIN] 
      (6) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
      (6) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
      (6) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
      (6) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
      (6) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 47.25)] [SINK PIN] 
      (6) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [SINK PIN] 
      (6) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [SINK PIN] 
      (6) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [SINK PIN] 
      (6) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
      (6) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.48, 47.25)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (16.90, 0.01)] [Net: clk] [Fanout: 1] 
 (1) ctobgt_inst_2271:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (19.07, 9.98)] [Net: ctobgt_0] [Fanout: 2] 
  (2) cts_inv_4121740:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (16.70, 2.30)] [Net: ctsbuf_net_1312] [Fanout: 1] 
   (3) cto_buf_1997:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.73, 5.38)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_4081736:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.50, 6.91)] [Net: ctsbuf_net_1211] [Fanout: 1] 
     (5) cts_inv_4041732:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 6.91)] [Net: ctsbuf_net_1110] [Fanout: 2] 
      (6) cts_inv_3921720:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (22.46, 6.91)] [Net: ctsbuf_net_87] [Fanout: 5] 
       (7) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 6.91)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 13] 
        (8) ccd_drc_inst_2380:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (6.40, 3.84)] [Net: ccd_drc_1] [Fanout: 1] 
         (9) ccd_drc_inst_2379:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (6.08, 3.84)] [Net: ccd_drc_0] [Fanout: 20] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 12.65)] [BALANCE PIN] [Offset values] 
          (10) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.02, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.52, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 9.58)] [BALANCE PIN] [Offset values] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.51, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.36, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 10.39)] [BALANCE PIN] [Offset values] 
          (10) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 11.92)] [BALANCE PIN] [Offset values] 
          (10) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.04)] [BALANCE PIN] [Offset values] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.02, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 2.71)] [BALANCE PIN] [Offset values] 
        (8) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.25, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.98, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_7/ctobgt_inst_2272:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (23.55, 14.59)] [Net: clk_gate_out_reg_7/ctobgt_0] [Fanout: 2] 
        (8) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 9.98)] [Net: clk_gate_out_reg_2/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_2002:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (32.06, 2.30)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_1998:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 0.77)] [Net: cts1] [Fanout: 14] 
           (11) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.92)] [BALANCE PIN] [Offset values] 
           (11) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.91, 2.71)] [BALANCE PIN] [Offset values] 
           (11) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 5.78)] [BALANCE PIN] [Offset values] 
           (11) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.31, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.90, 8.04)] [BALANCE PIN] [Offset values] 
           (11) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 13.46)] [BALANCE PIN] [Offset values] 
           (11) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.85)] [BALANCE PIN] [Offset values] 
           (11) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 14.19)] [BALANCE PIN] [Offset values] 
           (11) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 8.85)] [BALANCE PIN] [Offset values] 
           (11) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 11.11)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_2000:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.83, 20.74)] [Net: cts2] [Fanout: 18] 
          (10) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 17.26)] [BALANCE PIN] [Offset values] 
          (10) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.20, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.56, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.10, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 16.53)] [BALANCE PIN] [Offset values] 
          (10) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.49, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.00)] [BALANCE PIN] [Offset values] 
          (10) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 18.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 18.07)] [BALANCE PIN] [Offset values] 
          (10) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 15.72)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 13.06)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 14] 
         (9) cto_buf_2001:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (44.93, 22.27)] [Net: cts3] [Fanout: 9] 
          (10) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.00)] [BALANCE PIN] [Offset values] 
          (10) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.28, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 18.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 16.53)] [BALANCE PIN] [Offset values] 
          (10) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 8.85)] [BALANCE PIN] [Offset values] 
          (10) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 18.07)] [BALANCE PIN] [Offset values] 
          (10) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 20.33)] [BALANCE PIN] [Offset values] 
          (10) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 15.72)] [BALANCE PIN] [Offset values] 
         (9) clk_gate_out_reg_7/cts_buf_3451673:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 5.38)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 11] 
          (10) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.60, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.84, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.01, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.20, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.31, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.68, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 10.39)] [BALANCE PIN] [Offset values] 
         (9) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 19.60)] [BALANCE PIN] [Offset values] 
         (9) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 12.65)] [BALANCE PIN] [Offset values] 
         (9) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.14)] [BALANCE PIN] [Offset values] 
         (9) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.51, 8.04)] [BALANCE PIN] [Offset values] 
         (9) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 9.58)] [BALANCE PIN] [Offset values] 
         (9) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 20.33)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.87, 5.38)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
        (8) cto_buf_2023:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (42.56, 3.84)] [Net: cts11] [Fanout: 1] 
         (9) cto_buf_2003:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 8.45)] [Net: cts5] [Fanout: 16] 
          (10) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.01, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.42, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.07, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.76, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.58, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.39, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 8.04)] [BALANCE PIN] [Offset values] 
        (8) cto_buf_2004:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (33.86, 16.13)] [Net: cts6] [Fanout: 16] 
         (9) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.70, 8.04)] [BALANCE PIN] [Offset values] 
         (9) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.90, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.91, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.27, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.26, 7.32)] [BALANCE PIN] [Offset values] 
         (9) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.59, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 6.51)] [BALANCE PIN] [Offset values] 
         (9) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.28, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.58, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.33, 5.78)] [BALANCE PIN] [Offset values] 
         (9) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.14, 7.32)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_4/cto_buf_1999:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (32.38, 2.30)] [Net: clk_gate_out_reg_4/cts0] [Fanout: 1] 
        (8) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.63, 3.84)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 32] 
         (9) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 3.43)] [BALANCE PIN] [Offset values] 
         (9) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.66, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.96, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.89, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.18, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.40, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.72, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 4.97)] [BALANCE PIN] [Offset values] 
         (9) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.34, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.42, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.34, 1.90)] [BALANCE PIN] [Offset values] 
         (9) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 4.24)] [BALANCE PIN] [Offset values] 
         (9) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.26, 1.17)] [BALANCE PIN] [Offset values] 
         (9) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 2.71)] [BALANCE PIN] [Offset values] 
         (9) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 3.43)] [BALANCE PIN] [Offset values] 
         (9) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 2.71)] [BALANCE PIN] [Offset values] 
       (7) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 6.91)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
        (8) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 11.11)] [BALANCE PIN] [Offset values] 
        (8) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.70, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.99, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.46, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.54, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.72, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.15, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
        (8) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [BALANCE PIN] [Offset values] 
        (8) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 2.71)] [BALANCE PIN] [Offset values] 
        (8) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
        (8) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.11, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.62, 6.51)] [BALANCE PIN] [Offset values] 
        (8) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.29, 5.78)] [BALANCE PIN] [Offset values] 
        (8) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 8.04)] [BALANCE PIN] [Offset values] 
        (8) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.44, 4.24)] [BALANCE PIN] [Offset values] 
        (8) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.01, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.72, 7.32)] [BALANCE PIN] [Offset values] 
        (8) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 4.97)] [BALANCE PIN] [Offset values] 
        (8) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
      (6) cts_inv_3931721:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 9.98)] [Net: ctsbuf_net_98] [Fanout: 1] 
       (7) cts_inv_3791707:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.74, 17.66)] [Net: ctsbuf_net_65] [Fanout: 1] 
        (8) cts_inv_3751703:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 2.30)] [Net: ctsbuf_net_54] [Fanout: 1] 
         (9) cts_inv_3711699:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (27.26, 28.42)] [Net: ctsbuf_net_43] [Fanout: 1] 
          (10) cts_inv_3671695:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (14.27, 2.30)] [Net: ctsbuf_net_32] [Fanout: 12] 
           (11) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 4.23)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.56, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 2.70)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.63, 3.45)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.18, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 1.16)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.24, 1.17)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 1.91)] [BALANCE PIN] [Offset values] 
           (11) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 1.91)] [BALANCE PIN] [Offset values] 
  (2) cts_inv_4031731:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (20.93, 16.13)] [Net: ctsbuf_net_109] [Fanout: 1] 
   (3) cts_inv_3911719:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 29.95)] [Net: ctsbuf_net_76] [Fanout: 5] 
    (4) cto_buf_2005:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.43, 45.31)] [Net: cts7] [Fanout: 2] 
     (5) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.91, 46.85)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.14, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.02, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.04, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.22, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.86, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.98, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.34, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.41, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.82, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.86, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.00, 44.18)] [BALANCE PIN] [Offset values] 
     (5) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 45.31)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.22, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.33, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.15, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.26, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.26, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.42, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.30, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.34, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (5.50, 42.64)] [BALANCE PIN] [Offset values] 
      (6) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.20, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 44.91)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 21.87)] [BALANCE PIN] [Offset values] 
     (5) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.52, 24.21)] [BALANCE PIN] [Offset values] 
     (5) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 31.08)] [BALANCE PIN] [Offset values] 
     (5) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 22.68)] [BALANCE PIN] [Offset values] 
     (5) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.07, 25.75)] [BALANCE PIN] [Offset values] 
     (5) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (3.14, 27.28)] [BALANCE PIN] [Offset values] 
     (5) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.53, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 26.47)] [BALANCE PIN] [Offset values] 
     (5) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 30.36)] [BALANCE PIN] [Offset values] 
     (5) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (1.22, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.23, 39.57)] [BALANCE PIN] [Offset values] 
     (5) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.99, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.57, 8.04)] [BALANCE PIN] [Offset values] 
     (5) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.44, 41.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.78, 42.64)] [BALANCE PIN] [Offset values] 
     (5) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.98, 43.37)] [BALANCE PIN] [Offset values] 
     (5) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 29.55)] [BALANCE PIN] [Offset values] 
     (5) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 28.82)] [BALANCE PIN] [Offset values] 
     (5) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.12, 28.01)] [BALANCE PIN] [Offset values] 
     (5) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 21.87)] [BALANCE PIN] [Offset values] 
     (5) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.61, 24.94)] [BALANCE PIN] [Offset values] 
     (5) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 23.40)] [BALANCE PIN] [Offset values] 
     (5) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.81, 38.76)] [BALANCE PIN] [Offset values] 
     (5) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.59, 40.30)] [BALANCE PIN] [Offset values] 
     (5) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.04, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 41.83)] [BALANCE PIN] [Offset values] 
     (5) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.01, 43.37)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 26.88)] [Net: clk_gate_out_reg_9/p_abuf0] [ICG] [Fanout: 2] 
     (5) clk_gate_out_reg_9/cto_buf_2021:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (46.91, 19.20)] [Net: clk_gate_out_reg_9/cts0] [Fanout: 1] 
      (6) clk_gate_out_reg_9/cts_buf_3541682:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (32.58, 31.49)] [Net: clk_gate_out_reg_9/ENCLK] [Fanout: 11] 
       (7) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.50, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.19, 4.97)] [BALANCE PIN] [Offset values] 
       (7) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.86, 31.89)] [BALANCE PIN] [Offset values] 
       (7) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 32.62)] [BALANCE PIN] [Offset values] 
       (7) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.15)] [BALANCE PIN] [Offset values] 
       (7) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 34.96)] [BALANCE PIN] [Offset values] 
       (7) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 35.69)] [BALANCE PIN] [Offset values] 
       (7) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 36.50)] [BALANCE PIN] [Offset values] 
       (7) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.80, 37.23)] [BALANCE PIN] [Offset values] 
       (7) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.18, 38.04)] [BALANCE PIN] [Offset values] 
     (5) cto_buf_2022:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.79, 25.34)] [Net: cts10] [Fanout: 14] 
      (6) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 42.64)] [BALANCE PIN] [Offset values] 
      (6) cto_buf_2019:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.99, 42.24)] [Net: cts8] [Fanout: 8] 
       (7) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.07, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.69, 46.44)] [BALANCE PIN] [Offset values] 
       (7) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 45.72)] [BALANCE PIN] [Offset values] 
       (7) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (21.12, 44.91)] [BALANCE PIN] [Offset values] 
       (7) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.86, 42.64)] [BALANCE PIN] [Offset values] 
       (7) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 44.18)] [BALANCE PIN] [Offset values] 
       (7) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.56, 43.37)] [BALANCE PIN] [Offset values] 
       (7) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.70, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.45, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 36.50)] [BALANCE PIN] [Offset values] 
      (6) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.70, 33.43)] [BALANCE PIN] [Offset values] 
      (6) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 35.69)] [BALANCE PIN] [Offset values] 
      (6) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.96, 39.57)] [BALANCE PIN] [Offset values] 
      (6) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 34.15)] [BALANCE PIN] [Offset values] 
      (6) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.64, 34.96)] [BALANCE PIN] [Offset values] 
      (6) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.58, 37.23)] [BALANCE PIN] [Offset values] 
      (6) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 43.37)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 25.34)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 32] 
     (5) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.06, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.10, 2.71)] [BALANCE PIN] [Offset values] 
     (5) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.59, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.99, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 7.32)] [BALANCE PIN] [Offset values] 
     (5) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 1.90)] [BALANCE PIN] [Offset values] 
     (5) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.80, 45.72)] [BALANCE PIN] [Offset values] 
     (5) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.46, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 46.44)] [BALANCE PIN] [Offset values] 
     (5) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.61, 46.44)] [BALANCE PIN] [Offset values] 
     (5) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.62, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.74, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.08, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
     (5) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.34, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [BALANCE PIN] [Offset values] 
     (5) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.16, 44.18)] [BALANCE PIN] [Offset values] 
     (5) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 4.24)] [BALANCE PIN] [Offset values] 
     (5) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.31, 3.43)] [BALANCE PIN] [Offset values] 
     (5) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 47.25)] [BALANCE PIN] [Offset values] 
     (5) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.28, 42.64)] [BALANCE PIN] [Offset values] 
     (5) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.53, 41.11)] [BALANCE PIN] [Offset values] 
     (5) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.78, 5.78)] [BALANCE PIN] [Offset values] 
     (5) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
    (4) clk_gate_out_reg_0/cto_buf_2018:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (34.11, 45.31)] [Net: clk_gate_out_reg_0/cts0] [Fanout: 1] 
     (5) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.85, 43.78)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
      (6) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.83)] [BALANCE PIN] [Offset values] 
      (6) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 41.11)] [BALANCE PIN] [Offset values] 
      (6) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.06, 40.30)] [BALANCE PIN] [Offset values] 
      (6) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 43.37)] [BALANCE PIN] [Offset values] 
      (6) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 38.76)] [BALANCE PIN] [Offset values] 
      (6) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.41, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.89, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.62, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.70, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.78, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 45.72)] [BALANCE PIN] [Offset values] 
      (6) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 44.18)] [BALANCE PIN] [Offset values] 
      (6) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.86, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.54, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.30, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.38, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.06, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
      (6) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.53, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 46.44)] [BALANCE PIN] [Offset values] 
      (6) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
      (6) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.48, 47.25)] [BALANCE PIN] [Offset values] 
1
