`timescale 1ns / 1ps

module lab25 (
 input logic [4 : 0]  sw,
 output logic [6 : 0] seg,
 output logic [3 : 0] an
);
    assign an = 4'b1110;
 assign seg = 
 
 (sw == 5'b00001) ? ~(7'b0111111):
 (sw >> 1 == 5'b00001) ? ~(7'b0000110):
 (sw >> 2 == 5'b00001) ? ~(7'b1011011):
 (sw >> 3 == 5'b00001) ? ~(7'b1001111):
 (sw >> 4 == 5'b00001) ? ~(7'b1100110): ~(7'b1111001);

 
 /*
 assign seg = 
 (sw == 5'b00000) ? ~(7'b0111111):
 (sw  == 5'b00001) ? ~(7'b0000110):
 (sw >> 1 == 5'b00001) ? ~(7'b1011011):
 (sw >> 2== 5'b00001) ? ~(7'b1001111):
 () ? ~(7'b1100110):
 () ? ~(7'b1101101):0;
    */
endmodule

