##-----------------------------------------------------------------------------
##
## (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
##-----------------------------------------------------------------------------
##
## Project    : The Xilinx PCI Express DMA
## File       : xilinx_pcie_xdma_ref_board.xdc
## Version    : 4.1
##-----------------------------------------------------------------------------
#
# User Configuration
# Link Width   - x2
# Link Speed   - Gen3
# Family       - virtexuplus
# Part         - xcvu9p
# Package      - fsgd2104
# Speed grade  - -2L
#
# PCIe Block INT - 8
# PCIe Block STR - X1Y2
#
# Xilinx Reference Board is VCU1525
###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################
##
## Free Running Clock is Required for IBERT/DRP operations.
##
# Clock for the 300 MHz clock is already created in the Clock Wizard IP.
# 300 MHz clock pin constraints.
set_property IOSTANDARD LVDS [get_ports free_run_clock_p_in]
set_property IOSTANDARD LVDS [get_ports free_run_clock_n_in]
#set_property PACKAGE_PIN AW19 [get_ports free_run_clock_p_in]
#set_property PACKAGE_PIN AW20 [get_ports free_run_clock_n_in]
#
#############################################################################################################
create_clock -period 10.000 -name sys_clk [get_ports sys_clk_p]
#
#############################################################################################################
set_false_path -from [get_ports sys_rst_n]
set_property PULLUP true [get_ports sys_rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]
#
set_property PACKAGE_PIN BD21 [get_ports sys_rst_n]
#
#
#############################################################################################################
set_property PACKAGE_PIN AM10 [get_ports sys_clk_n]
set_property PACKAGE_PIN AM11 [get_ports sys_clk_p]
#
#############################################################################################################
# LEDs for VCU1525
set_property PACKAGE_PIN BC21 [get_ports led_0]
# user_link_up
set_property PACKAGE_PIN BB21 [get_ports led_1]
# Clock Up/Heart Beat(HB)
set_property PACKAGE_PIN BA20 [get_ports led_2]
# LED 3 is intentionally left unconnected because the board only has 3 status LEDs.
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 85.0 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]

#############################################################################################################
set_property IOSTANDARD LVCMOS18 [get_ports led_0]
set_property IOSTANDARD LVCMOS18 [get_ports led_1]
set_property IOSTANDARD LVCMOS18 [get_ports led_2]
## LED 3 is intentionally left unconnected because the board only has 3 status LEDs.
#


#
# BITFILE/BITSTREAM compress options
#
#set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-1 [current_design]
#set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type1 [current_design]
#set_property CONFIG_MODE BPI16 [current_design]
#set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
#set_property BITSTREAM.CONFIG.UNUSEDPIN Pulldown [current_design]
#
#
set_false_path -to [get_pins -hier {*sync_reg[0]/D}]
#



set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/avm_read]
set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/avm_write]
set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/avm_readdatavalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/avm_write_i_reg_n_0]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[24]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[45]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[89]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[98]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[43]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[55]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[84]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[37]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[58]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[88]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[40]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[54]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[79]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[31]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[39]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[102]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[48]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[73]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[109]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[118]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[47]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[122]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[58]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[68]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[94]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[12]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[53]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[42]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[127]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[17]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[56]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[101]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[38]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[57]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[79]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[97]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[33]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[60]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[92]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[29]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[120]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[51]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[67]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[116]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[125]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[87]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[41]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[75]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[32]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[125]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[24]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[90]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[93]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[19]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[43]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[99]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[123]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[69]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[77]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[98]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[115]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[121]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[18]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[77]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[44]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[37]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[86]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[89]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[22]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[28]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[81]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[26]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[53]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[91]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[117]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[17]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[23]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[118]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[12]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[34]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[41]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[87]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[102]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[48]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[76]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[85]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[93]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[42]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[38]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[108]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/wea[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[72]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[49]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[100]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[119]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[57]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[61]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[83]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[103]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[55]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[65]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[105]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[22]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[92]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[127]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[25]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[52]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[109]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[75]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[105]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[60]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[66]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[82]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[124]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[19]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[49]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[112]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[113]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[51]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[27]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[104]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[112]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[52]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[76]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[106]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[33]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[20]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[90]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[95]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[29]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[71]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[88]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[121]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[32]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[64]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[83]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[86]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[50]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[59]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[96]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[126]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[50]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[62]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[115]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[18]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[74]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[104]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[120]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[34]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[56]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[101]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[70]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[78]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[123]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[54]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[78]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[84]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[28]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[46]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[80]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[97]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[26]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[59]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[96]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[111]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[20]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[62]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[111]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[114]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[36]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[61]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[94]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[107]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[63]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[72]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[81]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[107]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[46]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[70]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[116]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[126]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[36]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[39]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[110]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[108]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[71]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[74]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[113]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[25]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[47]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[95]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[124]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[30]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[73]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[106]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[117]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[35]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[65]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[122]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[80]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[44]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[69]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[103]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[23]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[66]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[82]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[100]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[67]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[68]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[21]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[45]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[85]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[119]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[91]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[40]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[63]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[27]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[114]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[64]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[99]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[21]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[35]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[110]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[31]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[30]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[12]}]

set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[53]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[81]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[61]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[69]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[96]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[34]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[46]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[55]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[88]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[98]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[104]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[109]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[57]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[48]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[87]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[107]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[108]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[114]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[124]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[43]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[63]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[45]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[112]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[119]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[121]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[122]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[40]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[95]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[106]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[113]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[120]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[35]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[92]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[97]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[111]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[116]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[32]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[37]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[50]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[64]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[94]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[77]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[117]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[127]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[38]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[49]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[58]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[78]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[90]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[66]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[73]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[41]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[33]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[83]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[42]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[110]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[118]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[123]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[65]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[71]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[91]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[84]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[60]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[74]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[126]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[99]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[67]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[36]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[39]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[44]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[47]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[59]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[89]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[101]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[103]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[75]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[70]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[86]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[85]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[52]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[68]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[76]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[82]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[93]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[51]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[54]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[79]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[72]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[102]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[105]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[125]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[56]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[62]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[80]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[100]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[115]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bid[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[99]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[110]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[84]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[65]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[48]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[110]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[75]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[105]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[56]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[115]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[36]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[122]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[127]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[42]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[103]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[59]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[63]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[115]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[120]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[88]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[123]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[37]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[44]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[78]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[41]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[127]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[90]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awid[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[62]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[70]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[82]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[124]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[105]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[81]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[60]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rid[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[79]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[100]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[41]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[74]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[99]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[109]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[82]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[74]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[99]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[34]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[126]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[93]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[85]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[111]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[83]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[93]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[44]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[103]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[95]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[70]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[40]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[34]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[91]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[75]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[46]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[126]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[49]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[122]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[94]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[61]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[38]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[63]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[117]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[88]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awid[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[67]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[124]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[52]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[88]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[107]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[61]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[67]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[47]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[108]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[47]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[108]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[91]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[121]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[92]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[122]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[58]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[53]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[61]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[106]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[100]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[79]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[66]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[95]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[32]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[114]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[113]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[86]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rid[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[63]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[70]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[40]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[112]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[94]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[69]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[108]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[39]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[37]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[111]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[38]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[73]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[124]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[85]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[57]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[119]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[44]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[66]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[100]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[111]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[46]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[120]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[50]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[71]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[53]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[65]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[67]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[110]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[98]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awid[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[87]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[91]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[121]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[60]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[116]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[91]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arid[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[97]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[115]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[54]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[54]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[73]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[43]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[110]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[83]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[78]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[114]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[61]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[51]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[113]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[39]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[122]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awburst[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[96]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[49]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[84]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[50]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[59]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[113]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[125]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[40]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[107]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[93]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[123]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[94]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[84]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[44]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[113]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[48]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[35]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[114]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[116]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[92]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[127]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[75]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[64]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[70]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[82]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[58]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[118]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[72]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[92]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[92]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arsize[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arid[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[95]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[106]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[45]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[69]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[123]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[121]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[33]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[77]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[112]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[73]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[118]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[37]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[66]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[111]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[37]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[39]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[90]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[120]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[64]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[112]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awsize[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[76]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[78]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[80]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[38]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[33]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[32]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[112]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[100]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[34]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[86]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[79]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awsize[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[50]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[126]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[95]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[72]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[102]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awid[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[74]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[46]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[106]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[120]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[97]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[98]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[99]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[52]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[64]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[103]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[33]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[62]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[101]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[81]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[89]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[42]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[96]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[114]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[93]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[71]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[107]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[109]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[31]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[41]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[69]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[117]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[48]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[35]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[69]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[118]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[108]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[36]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[98]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[60]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[67]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[72]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[51]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[55]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[49]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[60]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[45]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[38]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[33]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[83]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[35]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[55]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[82]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[57]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[119]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[71]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[125]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[103]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[73]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[80]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[36]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[87]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[106]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[59]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rresp[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[86]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[39]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[105]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[52]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[96]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[83]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[53]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[45]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[81]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[58]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[65]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[123]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arsize[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[71]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[77]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[22]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[85]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[25]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[90]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[68]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[104]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[45]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[96]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[118]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[24]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[68]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[51]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[40]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[74]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[55]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[119]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[115]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[34]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[48]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[102]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[88]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[116]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[56]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[57]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[78]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[15]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[80]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arburst[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awburst[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[84]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[116]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[47]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[46]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[75]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[125]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[89]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[56]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rid[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[42]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[18]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[102]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[51]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[11]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[94]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[20]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[62]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[55]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[68]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[21]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[56]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[77]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[104]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[119]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awlen[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[66]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[35]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[77]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[102]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[105]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[17]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bid[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[43]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[125]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[85]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[98]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[50]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[121]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[86]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[28]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arid[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[27]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[54]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rid[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[32]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[76]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[4]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[23]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bresp[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[47]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[57]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[126]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[89]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[10]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arburst[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[63]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[58]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[43]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[62]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[30]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arid[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awsize[2]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[65]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[19]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[43]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[13]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[59]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[54]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[101]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[124]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bid[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[80]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[87]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[53]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[9]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[101]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[68]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[26]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[97]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arsize[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[29]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bid[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[89]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[109]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[36]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_burstcount[3]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[109]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[42]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_araddr[14]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awaddr[7]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[101]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[117]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[81]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_address[5]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[90]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[49]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[107]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[117]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arlen[6]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[32]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[72]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rresp[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[41]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[8]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[76]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[79]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[52]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[1]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[87]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bresp[0]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[64]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rdata[104]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wdata[76]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[97]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[16]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdata[127]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wstrb[12]}]
set_property MARK_DEBUG false [get_nets {xdma_app_i/axi4_amm_bridge_dma_inst/avm_writedata[104]}]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/avm_beginbursttransfer]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/avm_read]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/avm_readdatavalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/avm_waitrequest]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/avm_write]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arready]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_arvalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awready]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_awvalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wlast]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bready]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_bvalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rlast]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rready]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_rvalid]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wready]
set_property MARK_DEBUG false [get_nets xdma_app_i/axi4_amm_bridge_dma_inst/s_axi_wvalid]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[12]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/current_state[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/current_state[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[8]}]
set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/avm_waitrequest]

set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[22]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[39]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[96]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[111]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[25]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[35]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[86]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[96]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[48]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[35]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[95]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[106]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[65]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[113]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[126]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[66]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[75]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[43]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[37]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[62]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[73]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[44]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[26]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[65]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[17]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[101]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[83]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[100]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[123]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[110]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[108]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[33]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[45]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[28]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[50]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[94]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[114]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[127]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[80]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[61]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[125]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[24]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[66]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[93]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[121]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[10]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[87]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[118]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[124]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[52]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[82]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[90]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[57]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[23]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[77]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[39]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[56]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[85]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[67]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[27]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[83]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[21]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[57]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[119]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[30]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[62]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[126]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[119]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[48]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[60]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[98]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[91]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[49]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[58]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[120]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[40]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[69]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[87]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[97]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[17]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[53]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[94]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[11]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[108]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[109]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[125]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[41]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[34]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[51]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[92]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[85]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[77]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[97]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[120]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[124]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[78]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[6]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[18]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[102]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[18]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[42]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[64]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[101]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[122]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[20]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[69]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[73]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[47]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[27]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[67]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[116]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[15]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[37]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[70]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[30]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[34]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[99]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[95]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[105]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[79]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[29]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[31]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[88]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[43]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[26]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[81]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[112]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[59]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[14]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[54]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[53]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[68]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[117]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[33]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[112]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[24]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[114]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[41]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[63]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[20]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[127]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[103]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[115]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[86]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[44]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[16]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[74]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[61]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[74]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[25]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[28]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[56]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[113]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[54]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[36]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[84]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[118]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[38]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[89]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[116]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[4]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[46]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[106]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[107]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[98]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[19]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[81]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[12]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[49]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[63]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[75]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[42]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[52]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[103]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[115]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[12]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[71]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[91]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[50]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[90]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[51]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[117]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[122]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[76]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[92]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[64]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[60]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[46]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[55]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[59]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[78]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[93]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[5]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[105]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[13]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[31]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[70]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[99]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/wea[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[32]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[3]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[84]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[100]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[123]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[9]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[79]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[89]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[82]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[2]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[47]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[71]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[29]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[19]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[72]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[80]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[68]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[21]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[8]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[107]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[32]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[23]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[102]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[104]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[36]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[7]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[104]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[109]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[121]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[45]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[88]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[111]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[72]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[1]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[22]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[38]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[58]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[110]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[76]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[40]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[55]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/next_state[0]}]
set_property MARK_DEBUG true [get_nets {xdma_app_i/axi4_amm_slave_dma_isnt/next_state[1]}]
set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/rd_lat_done]
set_property MARK_DEBUG true [get_nets xdma_app_i/axi4_amm_slave_dma_isnt/wr_done]
connect_debug_port u_ila_0/probe4 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[8]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[9]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[10]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[11]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[12]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[13]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[14]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[15]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_addr_reg[16]_0[16]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[8]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[9]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[10]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[11]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[12]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[13]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[14]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[15]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[16]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[17]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[18]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[19]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[20]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[21]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[22]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[23]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[24]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[25]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[26]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[27]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[28]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[29]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[30]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[31]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[32]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[33]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[34]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[35]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[36]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[37]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[38]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[39]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[40]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[41]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[42]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[43]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[44]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[45]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[46]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[47]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[48]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[49]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[50]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[51]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[52]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[53]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[54]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[55]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[56]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[57]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[58]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[59]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[60]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[61]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[62]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[63]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[64]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[65]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[66]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[67]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[68]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[69]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[70]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[71]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[72]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[73]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[74]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[75]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[76]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[77]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[78]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[79]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[80]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[81]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[82]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[83]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[84]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[85]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[86]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[87]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[88]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[89]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[90]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[91]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[92]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[93]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[94]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[95]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[96]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[97]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[98]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[99]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[100]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[101]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[102]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[103]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[104]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[105]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[106]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[107]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[108]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[109]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[110]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[111]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[112]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[113]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[114]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[115]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[116]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[117]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[118]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[119]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[120]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[121]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[122]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[123]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[124]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[125]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[126]} {xdma_app_i/axi4_amm_slave_dma_isnt/local_mem_wdata_reg[127]_0[127]}]]

connect_debug_port u_ila_0/probe2 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i_reg__0[8]}]]

connect_debug_port u_ila_0/probe30 [get_nets [list xdma_app_i/axi4_amm_slave_bypassdma_isnt/start]]
connect_debug_port u_ila_0/probe31 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/start]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[0]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[1]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[2]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[3]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[4]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[5]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[6]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[7]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[8]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[9]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[10]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[11]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[12]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[13]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[14]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[15]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[16]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[17]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[18]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[19]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[20]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[21]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[22]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[23]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[24]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[25]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[26]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[27]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[28]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[29]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[30]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[31]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[32]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[33]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[34]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[35]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[36]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[37]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[38]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[39]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[40]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[41]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[42]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[43]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[44]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[45]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[46]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[47]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[48]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[49]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[50]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[51]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[52]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[53]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[54]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[55]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[56]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[57]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[58]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[59]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[60]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[61]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[62]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[63]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[64]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[65]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[66]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[67]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[68]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[69]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[70]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[71]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[72]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[73]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[74]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[75]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[76]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[77]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[78]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[79]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[80]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[81]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[82]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[83]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[84]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[85]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[86]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[87]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[88]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[89]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[90]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[91]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[92]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[93]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[94]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[95]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[96]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[97]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[98]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[99]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[100]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[101]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[102]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[103]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[104]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[105]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[106]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[107]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[108]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[109]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[110]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[111]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[112]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[113]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[114]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[115]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[116]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[117]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[118]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[119]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[120]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[121]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[122]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[123]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[124]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[125]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[126]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/douta[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[0]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[1]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[2]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[3]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[4]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[5]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[6]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[7]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[8]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[9]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[10]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[11]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[12]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[13]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[14]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[15]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[16]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[17]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[18]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[19]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[20]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[21]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[22]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[23]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[24]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[25]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[26]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[27]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[28]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[29]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[30]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[31]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[32]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[33]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[34]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[35]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[36]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[37]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[38]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[39]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[40]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[41]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[42]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[43]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[44]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[45]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[46]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[47]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[48]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[49]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[50]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[51]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[52]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[53]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[54]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[55]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[56]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[57]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[58]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[59]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[60]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[61]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[62]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[63]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[64]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[65]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[66]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[67]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[68]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[69]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[70]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[71]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[72]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[73]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[74]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[75]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[76]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[77]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[78]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[79]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[80]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[81]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[82]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[83]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[84]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[85]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[86]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[87]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[88]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[89]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[90]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[91]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[92]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[93]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[94]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[95]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[96]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[97]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[98]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[99]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[100]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[101]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[102]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[103]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[104]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[105]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[106]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[107]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[108]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[109]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[110]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[111]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[112]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[113]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[114]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[115]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[116]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[117]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[118]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[119]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[120]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[121]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[122]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[123]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[124]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[125]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[126]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/dina[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {xdma_app_i/blk_mem_131072D128W_xdma_isnt/wea[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 17 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[0]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[1]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[2]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[3]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[4]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[5]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[6]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[7]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[8]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[9]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[10]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[11]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[12]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[13]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[14]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[15]} {xdma_app_i/blk_mem_131072D128W_xdma_isnt/addra[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {xdma_app_i/axi4_amm_slave_bypassdma_isnt/current_state[0]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/current_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[0]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[1]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[2]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[3]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[4]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[5]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[6]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[7]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/arlen_i[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {xdma_app_i/axi4_amm_slave_bypassdma_isnt/next_state[0]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/next_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 9 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/arlen_i[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[0]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[1]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[2]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[3]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[4]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[5]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[6]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[7]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[8]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[9]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[10]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[11]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[12]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[13]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[14]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[15]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[16]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[17]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[18]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[19]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[20]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[21]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[22]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[23]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[24]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[25]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[26]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[27]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[28]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[29]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[30]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_address_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 9 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[0]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[1]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[2]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[3]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[4]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[5]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[6]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[7]} {xdma_app_i/axi4_amm_slave_bypassdma_isnt/awlen_i[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[8]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[9]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[10]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[11]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[12]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[13]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[14]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[15]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[16]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[17]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[18]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[19]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[20]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[21]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[22]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[23]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[24]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[25]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[26]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[27]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[28]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[29]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[30]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_address_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/next_state[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/next_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 9 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/avm_burstcount[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/current_state[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/current_state[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 9 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[0]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[1]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[2]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[3]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[4]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[5]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[6]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[7]} {xdma_app_i/axi4_amm_slave_dma_isnt/awlen_i[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 128 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[0]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[1]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[2]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[3]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[4]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[5]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[6]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[7]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[8]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[9]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[10]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[11]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[12]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[13]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[14]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[15]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[16]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[17]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[18]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[19]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[20]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[21]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[22]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[23]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[24]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[25]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[26]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[27]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[28]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[29]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[30]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[31]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[32]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[33]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[34]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[35]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[36]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[37]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[38]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[39]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[40]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[41]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[42]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[43]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[44]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[45]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[46]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[47]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[48]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[49]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[50]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[51]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[52]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[53]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[54]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[55]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[56]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[57]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[58]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[59]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[60]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[61]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[62]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[63]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[64]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[65]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[66]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[67]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[68]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[69]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[70]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[71]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[72]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[73]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[74]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[75]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[76]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[77]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[78]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[79]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[80]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[81]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[82]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[83]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[84]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[85]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[86]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[87]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[88]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[89]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[90]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[91]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[92]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[93]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[94]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[95]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[96]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[97]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[98]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[99]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[100]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[101]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[102]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[103]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[104]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[105]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[106]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[107]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[108]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[109]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[110]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[111]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[112]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[113]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[114]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[115]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[116]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[117]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[118]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[119]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[120]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[121]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[122]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[123]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[124]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[125]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[126]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/douta[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/wea[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 10 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[0]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[1]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[2]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[3]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[4]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[5]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[6]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[7]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[8]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/addra[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 128 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[0]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[1]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[2]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[3]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[4]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[5]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[6]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[7]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[8]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[9]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[10]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[11]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[12]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[13]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[14]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[15]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[16]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[17]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[18]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[19]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[20]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[21]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[22]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[23]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[24]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[25]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[26]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[27]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[28]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[29]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[30]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[31]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[32]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[33]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[34]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[35]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[36]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[37]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[38]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[39]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[40]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[41]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[42]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[43]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[44]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[45]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[46]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[47]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[48]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[49]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[50]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[51]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[52]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[53]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[54]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[55]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[56]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[57]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[58]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[59]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[60]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[61]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[62]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[63]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[64]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[65]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[66]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[67]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[68]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[69]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[70]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[71]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[72]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[73]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[74]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[75]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[76]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[77]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[78]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[79]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[80]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[81]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[82]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[83]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[84]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[85]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[86]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[87]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[88]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[89]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[90]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[91]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[92]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[93]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[94]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[95]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[96]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[97]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[98]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[99]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[100]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[101]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[102]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[103]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[104]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[105]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[106]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[107]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[108]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[109]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[110]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[111]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[112]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[113]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[114]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[115]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[116]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[117]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[118]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[119]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[120]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[121]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[122]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[123]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[124]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[125]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[126]} {xdma_app_i/blk_mem_1024D128W_bypassdma_isnt/dina[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_read]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_read_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_read_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_readdatavalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_waitrequest]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_write]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/avm_write_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list xdma_app_i/axi4_amm_slave_bypassdma_isnt/avm_write_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list xdma_app_i/axi4_amm_slave_bypassdma_isnt/rd_lat_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/rd_lat_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list xdma_app_i/axi4_amm_slave_bypassdma_isnt/wr_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list xdma_app_i/axi4_amm_slave_dma_isnt/wr_done]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list xdma_0_i/inst/pcie4_ip_i/inst/store_ltssm]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_CLK_CORECLK]
