<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4024" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4024{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4024{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4024{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4024{left:95px;bottom:1088px;}
#t5_4024{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_4024{left:95px;bottom:1063px;}
#t7_4024{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4024{left:121px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_4024{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4024{left:95px;bottom:1005px;}
#tb_4024{left:121px;bottom:1005px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_4024{left:95px;bottom:981px;}
#td_4024{left:121px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_4024{left:121px;bottom:964px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_4024{left:662px;bottom:971px;}
#tg_4024{left:669px;bottom:964px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#th_4024{left:95px;bottom:940px;}
#ti_4024{left:121px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tj_4024{left:95px;bottom:915px;}
#tk_4024{left:121px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tl_4024{left:121px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_4024{left:121px;bottom:881px;letter-spacing:-0.16px;}
#tn_4024{left:95px;bottom:857px;}
#to_4024{left:121px;bottom:857px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_4024{left:121px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tq_4024{left:121px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.29px;}
#tr_4024{left:262px;bottom:830px;}
#ts_4024{left:273px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tt_4024{left:121px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#tu_4024{left:348px;bottom:813px;}
#tv_4024{left:360px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tw_4024{left:121px;bottom:790px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tx_4024{left:121px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_4024{left:121px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_4024{left:121px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t10_4024{left:69px;bottom:705px;}
#t11_4024{left:95px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t12_4024{left:95px;bottom:684px;}
#t13_4024{left:121px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t14_4024{left:121px;bottom:668px;letter-spacing:-0.16px;}
#t15_4024{left:95px;bottom:643px;}
#t16_4024{left:121px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_4024{left:95px;bottom:619px;}
#t18_4024{left:121px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_4024{left:95px;bottom:594px;}
#t1a_4024{left:121px;bottom:594px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_4024{left:95px;bottom:570px;}
#t1c_4024{left:121px;bottom:570px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1d_4024{left:121px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_4024{left:121px;bottom:536px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_4024{left:95px;bottom:512px;}
#t1g_4024{left:121px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1h_4024{left:95px;bottom:487px;}
#t1i_4024{left:121px;bottom:487px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#t1j_4024{left:121px;bottom:470px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1k_4024{left:95px;bottom:446px;}
#t1l_4024{left:121px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1m_4024{left:121px;bottom:419px;}
#t1n_4024{left:147px;bottom:422px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t1o_4024{left:147px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_4024{left:147px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1q_4024{left:147px;bottom:371px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1r_4024{left:121px;bottom:345px;}
#t1s_4024{left:147px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_4024{left:147px;bottom:330px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1u_4024{left:147px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_4024{left:69px;bottom:243px;letter-spacing:-0.13px;}
#t1w_4024{left:91px;bottom:243px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t1x_4024{left:91px;bottom:226px;letter-spacing:-0.11px;}
#t1y_4024{left:91px;bottom:209px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t1z_4024{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t20_4024{left:69px;bottom:171px;letter-spacing:-0.13px;}
#t21_4024{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t22_4024{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t23_4024{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t24_4024{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t25_4024{left:91px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_4024{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4024{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4024{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4024{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4024{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4024{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4024{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4024" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4024Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4024" style="-webkit-user-select: none;"><object width="935" height="1210" data="4024/4024.svg" type="image/svg+xml" id="pdf4024" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4024" class="t s1_4024">28-2 </span><span id="t2_4024" class="t s1_4024">Vol. 3C </span>
<span id="t3_4024" class="t s2_4024">VM EXITS </span>
<span id="t4_4024" class="t s3_4024">— </span><span id="t5_4024" class="t s3_4024">An NMI causes subsequent NMIs to be blocked, but only after the VM exit completes. </span>
<span id="t6_4024" class="t s3_4024">— </span><span id="t7_4024" class="t s3_4024">An external interrupt does not acknowledge the interrupt controller and the interrupt remains pending, </span>
<span id="t8_4024" class="t s3_4024">unless the “acknowledge interrupt on exit” VM-exit control is 1. In such a case, the interrupt controller is </span>
<span id="t9_4024" class="t s3_4024">acknowledged and the interrupt is no longer pending. </span>
<span id="ta_4024" class="t s3_4024">— </span><span id="tb_4024" class="t s3_4024">The flags L0 – L3 in DR7 (bit 0, bit 2, bit 4, and bit 6) are not cleared when a task switch causes a VM exit. </span>
<span id="tc_4024" class="t s3_4024">— </span><span id="td_4024" class="t s3_4024">If a task switch causes a VM exit, none of the following are modified by the task switch: old task-state </span>
<span id="te_4024" class="t s3_4024">segment (TSS); new TSS; old TSS descriptor; new TSS descriptor; RFLAGS.NT </span>
<span id="tf_4024" class="t s4_4024">1 </span>
<span id="tg_4024" class="t s3_4024">; or the TR register. </span>
<span id="th_4024" class="t s3_4024">— </span><span id="ti_4024" class="t s3_4024">No last-exception record is made if the event that would do so directly causes a VM exit. </span>
<span id="tj_4024" class="t s3_4024">— </span><span id="tk_4024" class="t s3_4024">If a machine-check exception causes a VM exit directly, this does not prevent machine-check MSRs from </span>
<span id="tl_4024" class="t s3_4024">being updated. These are updated by the machine-check event itself and not the resulting machine-check </span>
<span id="tm_4024" class="t s3_4024">exception. </span>
<span id="tn_4024" class="t s3_4024">— </span><span id="to_4024" class="t s3_4024">If the logical processor is in an inactive state (see Section 25.4.2) and not executing instructions, some </span>
<span id="tp_4024" class="t s3_4024">events may be blocked but others may return the logical processor to the active state. Unblocked events </span>
<span id="tq_4024" class="t s3_4024">may cause VM exits. </span>
<span id="tr_4024" class="t s4_4024">2 </span>
<span id="ts_4024" class="t s3_4024">If an unblocked event causes a VM exit directly, a return to the active state occurs </span>
<span id="tt_4024" class="t s3_4024">only after the VM exit completes. </span>
<span id="tu_4024" class="t s4_4024">3 </span>
<span id="tv_4024" class="t s3_4024">The VM exit generates any special bus cycle that is normally generated </span>
<span id="tw_4024" class="t s3_4024">when the active state is entered from that activity state. </span>
<span id="tx_4024" class="t s3_4024">MTF VM exits (see Section 26.5.2 and Section 27.7.8) are not blocked in the HLT activity state. If an MTF </span>
<span id="ty_4024" class="t s3_4024">VM exit occurs in the HLT activity state, the logical processor returns to the active state only after the </span>
<span id="tz_4024" class="t s3_4024">VM exit completes. MTF VM exits are blocked the shutdown state and the wait-for-SIPI state. </span>
<span id="t10_4024" class="t s5_4024">• </span><span id="t11_4024" class="t s3_4024">If an event causes a VM exit indirectly, the event does update architectural state: </span>
<span id="t12_4024" class="t s3_4024">— </span><span id="t13_4024" class="t s3_4024">A debug exception updates DR6, DR7, and the IA32_DEBUGCTL MSR. No debug exceptions are considered </span>
<span id="t14_4024" class="t s3_4024">pending. </span>
<span id="t15_4024" class="t s3_4024">— </span><span id="t16_4024" class="t s3_4024">A page fault updates CR2. </span>
<span id="t17_4024" class="t s3_4024">— </span><span id="t18_4024" class="t s3_4024">An NMI causes subsequent NMIs to be blocked before the VM exit commences. </span>
<span id="t19_4024" class="t s3_4024">— </span><span id="t1a_4024" class="t s3_4024">An external interrupt acknowledges the interrupt controller and the interrupt is no longer pending. </span>
<span id="t1b_4024" class="t s3_4024">— </span><span id="t1c_4024" class="t s3_4024">If the logical processor had been in an inactive state, it enters the active state and, before the VM exit </span>
<span id="t1d_4024" class="t s3_4024">commences, generates any special bus cycle that is normally generated when the active state is entered </span>
<span id="t1e_4024" class="t s3_4024">from that activity state. </span>
<span id="t1f_4024" class="t s3_4024">— </span><span id="t1g_4024" class="t s3_4024">There is no blocking by STI or by MOV SS when the VM exit commences. </span>
<span id="t1h_4024" class="t s3_4024">— </span><span id="t1i_4024" class="t s3_4024">Processor state that is normally updated as part of delivery through the IDT (CS, RIP, SS, RSP, RFLAGS) is </span>
<span id="t1j_4024" class="t s3_4024">not modified. However, the incomplete delivery of the event may write to the stack. </span>
<span id="t1k_4024" class="t s3_4024">— </span><span id="t1l_4024" class="t s3_4024">The treatment of last-exception records is implementation dependent: </span>
<span id="t1m_4024" class="t s6_4024">• </span><span id="t1n_4024" class="t s3_4024">Some processors make a last-exception record when beginning the delivery of an event through the IDT </span>
<span id="t1o_4024" class="t s3_4024">(before it can encounter a nested exception). Such processors perform this update even if the event </span>
<span id="t1p_4024" class="t s3_4024">encounters a nested exception that causes a VM exit (including the case where nested exceptions lead </span>
<span id="t1q_4024" class="t s3_4024">to a triple fault). </span>
<span id="t1r_4024" class="t s6_4024">• </span><span id="t1s_4024" class="t s3_4024">Other processors delay making a last-exception record until event delivery has reached some event </span>
<span id="t1t_4024" class="t s3_4024">handler successfully (perhaps after one or more nested exceptions). Such processors do not update the </span>
<span id="t1u_4024" class="t s3_4024">last-exception record if a VM exit or triple fault occurs before an event handler is reached. </span>
<span id="t1v_4024" class="t s7_4024">1. </span><span id="t1w_4024" class="t s7_4024">This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX oper- </span>
<span id="t1x_4024" class="t s7_4024">ation also support Intel 64 architecture. For processors that do not support Intel 64 architecture, this notation refers to the 32-bit </span>
<span id="t1y_4024" class="t s7_4024">forms of those registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 </span>
<span id="t1z_4024" class="t s7_4024">bits of the indicated register. </span>
<span id="t20_4024" class="t s7_4024">2. </span><span id="t21_4024" class="t s7_4024">If a VM exit takes the processor from an inactive state resulting from execution of a specific instruction (HLT or MWAIT), the value </span>
<span id="t22_4024" class="t s7_4024">saved for RIP by that VM exit will reference the following instruction. </span>
<span id="t23_4024" class="t s7_4024">3. </span><span id="t24_4024" class="t s7_4024">An exception is made if the logical processor had been inactive due to execution of MWAIT; in this case, it is considered to have </span>
<span id="t25_4024" class="t s7_4024">become active before the VM exit. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
