// Seed: 2483254375
module module_0 (
    input supply1 id_0
    , id_9,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output supply0 id_7
);
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd20,
    parameter id_5  = 32'd67,
    parameter id_8  = 32'd26
) (
    input wire id_0,
    output tri id_1,
    output wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply1 _id_5,
    output wire id_6,
    input wire id_7,
    input wire _id_8,
    output wor id_9,
    input supply1 id_10,
    output tri id_11,
    input wand _id_12,
    output wire id_13,
    output tri1 id_14
);
  logic [7:0][1  ==  (  -1  ) : id_5] id_16;
  tri id_17 = 1;
  logic id_18 = id_8;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_2,
      id_2,
      id_10,
      id_2,
      id_6,
      id_2
  );
  assign modCall_1.id_7 = 0;
  logic [id_12 : 1 'b0 ==  id_8] id_19 = id_17;
  assign id_2 = id_12;
  assign id_16[id_12] = id_17;
endmodule
