matrixAccTopDevice.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
matrixAccelerator.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
matrixControl3x3.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
XBar2.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
aFIFO.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
multiplyComputePynq.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
adder.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
fixedmultiplyCompute.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/fixedmultiplyCompute.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_matrixAccTopDevice_0_0.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/sim/Convolution_Accel_matrixAccTopDevice_0_0.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_processing_system7_0_0.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/sim/Convolution_Accel_processing_system7_0_0.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_xlslice_0_0.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_0_0/sim/Convolution_Accel_xlslice_0_0.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_xlslice_0_1.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_0_1/sim/Convolution_Accel_xlslice_0_1.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_xlslice_1_0.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_xlslice_1_0/sim/Convolution_Accel_xlslice_1_0.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel_xlconcat_0_0.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/ip/Convolution_Accel_xlconcat_0_0/sim/Convolution_Accel_xlconcat_0_0.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
Convolution_Accel.v,verilog,xil_defaultlib,../../bd/Convolution_Accel/sim/Convolution_Accel.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
