{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702827598262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702827598269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 12:39:58 2023 " "Processing started: Sun Dec 17 12:39:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702827598269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827598269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor0Address -c Processor0Address " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor0Address -c Processor0Address" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827598269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702827598787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702827598787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/quartus-pcid/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/quartus-pcid/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../Quartus-pcid/Processor.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(165) " "Verilog HDL information at cpu.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702827608413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "op_ALU OP_ALU cpu.v(26) " "Verilog HDL Declaration information at cpu.v(26): object \"op_ALU\" differs only in case from object \"OP_ALU\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702827608414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.v(8) " "Verilog HDL Declaration information at cpu.v(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702827608414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor0address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor0address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor0Address " "Found entity 1: Processor0Address" {  } { { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinstruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryinstruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryinstruction-SYN " "Found design unit 1: memoryinstruction-SYN" {  } { { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608907 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryInstruction " "Found entity 1: MemoryInstruction" {  } { { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorydata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorydata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorydata-SYN " "Found design unit 1: memorydata-SYN" {  } { { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608911 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryData " "Found entity 1: MemoryData" {  } { { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827608911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827608911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor0Address " "Elaborating entity \"Processor0Address\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702827609102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:inst " "Elaborating entity \"Processor\" for hierarchy \"Processor:inst\"" {  } { { "Processor0Address.bdf" "inst" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 264 328 640 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Processor:inst\|alu:b2v_Alu " "Elaborating entity \"alu\" for hierarchy \"Processor:inst\|alu:b2v_Alu\"" {  } { { "../Quartus-pcid/Processor.v" "b2v_Alu" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609109 "|Processor0Address|Processor:inst|alu:b2v_Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu Processor:inst\|cpu:b2v_inst " "Elaborating entity \"cpu\" for hierarchy \"Processor:inst\|cpu:b2v_inst\"" {  } { { "../Quartus-pcid/Processor.v" "b2v_inst" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(201) " "Verilog HDL assignment warning at cpu.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(241) " "Verilog HDL assignment warning at cpu.v(241): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(360) " "Verilog HDL assignment warning at cpu.v(360): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(377) " "Verilog HDL assignment warning at cpu.v(377): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(394) " "Verilog HDL assignment warning at cpu.v(394): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(410) " "Verilog HDL assignment warning at cpu.v(410): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(426) " "Verilog HDL assignment warning at cpu.v(426): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(441) " "Verilog HDL assignment warning at cpu.v(441): truncated value with size 11 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(454) " "Verilog HDL assignment warning at cpu.v(454): truncated value with size 32 to match size of target (5)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcounter_next cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"pcounter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp1 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp2 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TOS cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"TOS\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_a cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_b cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_ALU cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"op_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_data_out cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"memory_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_inst cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"write_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609116 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"read_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_data cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[0\] cpu.v(165) " "Inferred latch for \"address_memory_data\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[1\] cpu.v(165) " "Inferred latch for \"address_memory_data\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[2\] cpu.v(165) " "Inferred latch for \"address_memory_data\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[3\] cpu.v(165) " "Inferred latch for \"address_memory_data\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[4\] cpu.v(165) " "Inferred latch for \"address_memory_data\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_enable cpu.v(165) " "Inferred latch for \"read_data_enable\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_enable cpu.v(165) " "Inferred latch for \"write_data_enable\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[0\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[1\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[2\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[3\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[4\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[0\] cpu.v(165) " "Inferred latch for \"memory_data_out\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[1\] cpu.v(165) " "Inferred latch for \"memory_data_out\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[2\] cpu.v(165) " "Inferred latch for \"memory_data_out\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[3\] cpu.v(165) " "Inferred latch for \"memory_data_out\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[4\] cpu.v(165) " "Inferred latch for \"memory_data_out\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[5\] cpu.v(165) " "Inferred latch for \"memory_data_out\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[6\] cpu.v(165) " "Inferred latch for \"memory_data_out\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[7\] cpu.v(165) " "Inferred latch for \"memory_data_out\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[8\] cpu.v(165) " "Inferred latch for \"memory_data_out\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[9\] cpu.v(165) " "Inferred latch for \"memory_data_out\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[10\] cpu.v(165) " "Inferred latch for \"memory_data_out\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[11\] cpu.v(165) " "Inferred latch for \"memory_data_out\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[12\] cpu.v(165) " "Inferred latch for \"memory_data_out\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[13\] cpu.v(165) " "Inferred latch for \"memory_data_out\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[14\] cpu.v(165) " "Inferred latch for \"memory_data_out\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[15\] cpu.v(165) " "Inferred latch for \"memory_data_out\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[0\] cpu.v(165) " "Inferred latch for \"op_ALU\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[1\] cpu.v(165) " "Inferred latch for \"op_ALU\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[2\] cpu.v(165) " "Inferred latch for \"op_ALU\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[3\] cpu.v(165) " "Inferred latch for \"op_ALU\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[4\] cpu.v(165) " "Inferred latch for \"op_ALU\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[0\] cpu.v(165) " "Inferred latch for \"operand_b\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[1\] cpu.v(165) " "Inferred latch for \"operand_b\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[2\] cpu.v(165) " "Inferred latch for \"operand_b\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[3\] cpu.v(165) " "Inferred latch for \"operand_b\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[4\] cpu.v(165) " "Inferred latch for \"operand_b\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[5\] cpu.v(165) " "Inferred latch for \"operand_b\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609117 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[6\] cpu.v(165) " "Inferred latch for \"operand_b\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[7\] cpu.v(165) " "Inferred latch for \"operand_b\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[8\] cpu.v(165) " "Inferred latch for \"operand_b\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[9\] cpu.v(165) " "Inferred latch for \"operand_b\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[10\] cpu.v(165) " "Inferred latch for \"operand_b\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[11\] cpu.v(165) " "Inferred latch for \"operand_b\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[12\] cpu.v(165) " "Inferred latch for \"operand_b\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[13\] cpu.v(165) " "Inferred latch for \"operand_b\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[14\] cpu.v(165) " "Inferred latch for \"operand_b\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[15\] cpu.v(165) " "Inferred latch for \"operand_b\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[0\] cpu.v(165) " "Inferred latch for \"operand_a\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[1\] cpu.v(165) " "Inferred latch for \"operand_a\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[2\] cpu.v(165) " "Inferred latch for \"operand_a\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[3\] cpu.v(165) " "Inferred latch for \"operand_a\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[4\] cpu.v(165) " "Inferred latch for \"operand_a\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[5\] cpu.v(165) " "Inferred latch for \"operand_a\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[6\] cpu.v(165) " "Inferred latch for \"operand_a\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[7\] cpu.v(165) " "Inferred latch for \"operand_a\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[8\] cpu.v(165) " "Inferred latch for \"operand_a\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[9\] cpu.v(165) " "Inferred latch for \"operand_a\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[10\] cpu.v(165) " "Inferred latch for \"operand_a\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[11\] cpu.v(165) " "Inferred latch for \"operand_a\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[12\] cpu.v(165) " "Inferred latch for \"operand_a\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[13\] cpu.v(165) " "Inferred latch for \"operand_a\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[14\] cpu.v(165) " "Inferred latch for \"operand_a\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[15\] cpu.v(165) " "Inferred latch for \"operand_a\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609118 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_subroutines cpu.v(165) " "Inferred latch for \"stack_pop_subroutines\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_subroutines cpu.v(165) " "Inferred latch for \"stack_push_subroutines\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_operations cpu.v(165) " "Inferred latch for \"stack_pop_operations\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_operations cpu.v(165) " "Inferred latch for \"stack_push_operations\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[0\] cpu.v(165) " "Inferred latch for \"TOS\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[1\] cpu.v(165) " "Inferred latch for \"TOS\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[2\] cpu.v(165) " "Inferred latch for \"TOS\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[3\] cpu.v(165) " "Inferred latch for \"TOS\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[4\] cpu.v(165) " "Inferred latch for \"TOS\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[5\] cpu.v(165) " "Inferred latch for \"TOS\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[6\] cpu.v(165) " "Inferred latch for \"TOS\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[7\] cpu.v(165) " "Inferred latch for \"TOS\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[8\] cpu.v(165) " "Inferred latch for \"TOS\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[9\] cpu.v(165) " "Inferred latch for \"TOS\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[10\] cpu.v(165) " "Inferred latch for \"TOS\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[11\] cpu.v(165) " "Inferred latch for \"TOS\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[12\] cpu.v(165) " "Inferred latch for \"TOS\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[13\] cpu.v(165) " "Inferred latch for \"TOS\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[14\] cpu.v(165) " "Inferred latch for \"TOS\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[15\] cpu.v(165) " "Inferred latch for \"TOS\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[0\] cpu.v(165) " "Inferred latch for \"Temp2\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609119 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[1\] cpu.v(165) " "Inferred latch for \"Temp2\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[2\] cpu.v(165) " "Inferred latch for \"Temp2\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[3\] cpu.v(165) " "Inferred latch for \"Temp2\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[4\] cpu.v(165) " "Inferred latch for \"Temp2\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[5\] cpu.v(165) " "Inferred latch for \"Temp2\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[6\] cpu.v(165) " "Inferred latch for \"Temp2\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[7\] cpu.v(165) " "Inferred latch for \"Temp2\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[8\] cpu.v(165) " "Inferred latch for \"Temp2\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[9\] cpu.v(165) " "Inferred latch for \"Temp2\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[10\] cpu.v(165) " "Inferred latch for \"Temp2\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[11\] cpu.v(165) " "Inferred latch for \"Temp2\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[12\] cpu.v(165) " "Inferred latch for \"Temp2\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[13\] cpu.v(165) " "Inferred latch for \"Temp2\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[14\] cpu.v(165) " "Inferred latch for \"Temp2\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[15\] cpu.v(165) " "Inferred latch for \"Temp2\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[0\] cpu.v(165) " "Inferred latch for \"Temp1\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[1\] cpu.v(165) " "Inferred latch for \"Temp1\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[2\] cpu.v(165) " "Inferred latch for \"Temp1\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[3\] cpu.v(165) " "Inferred latch for \"Temp1\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[4\] cpu.v(165) " "Inferred latch for \"Temp1\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[5\] cpu.v(165) " "Inferred latch for \"Temp1\[5\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[6\] cpu.v(165) " "Inferred latch for \"Temp1\[6\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[7\] cpu.v(165) " "Inferred latch for \"Temp1\[7\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[8\] cpu.v(165) " "Inferred latch for \"Temp1\[8\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[9\] cpu.v(165) " "Inferred latch for \"Temp1\[9\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[10\] cpu.v(165) " "Inferred latch for \"Temp1\[10\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[11\] cpu.v(165) " "Inferred latch for \"Temp1\[11\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[12\] cpu.v(165) " "Inferred latch for \"Temp1\[12\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[13\] cpu.v(165) " "Inferred latch for \"Temp1\[13\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[14\] cpu.v(165) " "Inferred latch for \"Temp1\[14\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[15\] cpu.v(165) " "Inferred latch for \"Temp1\[15\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[0\] cpu.v(165) " "Inferred latch for \"pcounter_next\[0\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[1\] cpu.v(165) " "Inferred latch for \"pcounter_next\[1\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[2\] cpu.v(165) " "Inferred latch for \"pcounter_next\[2\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[3\] cpu.v(165) " "Inferred latch for \"pcounter_next\[3\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[4\] cpu.v(165) " "Inferred latch for \"pcounter_next\[4\]\" at cpu.v(165)" {  } { { "../cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609120 "|Processor0Address|Processor:inst|cpu:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack Processor:inst\|stack:b2v_stack_operations " "Elaborating entity \"stack\" for hierarchy \"Processor:inst\|stack:b2v_stack_operations\"" {  } { { "../Quartus-pcid/Processor.v" "b2v_stack_operations" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Quartus-pcid/Processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(41) " "Verilog HDL assignment warning at stack.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609124 "|Processor0Address|Processor:inst|stack:b2v_stack_operations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(44) " "Verilog HDL assignment warning at stack.v(44): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702827609124 "|Processor0Address|Processor:inst|stack:b2v_stack_operations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInstruction MemoryInstruction:inst6 " "Elaborating entity \"MemoryInstruction\" for hierarchy \"MemoryInstruction:inst6\"" {  } { { "Processor0Address.bdf" "inst6" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInstruction:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\"" {  } { { "MemoryInstruction.vhd" "altsyncram_component" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInstruction:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\"" {  } { { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInstruction:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstructionsMemoryIn.mif " "Parameter \"init_file\" = \"InstructionsMemoryIn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609210 ""}  } { { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702827609210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1et3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1et3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1et3 " "Found entity 1: altsyncram_1et3" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827609267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1et3 MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated " "Elaborating entity \"altsyncram_1et3\" for hierarchy \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryData MemoryData:inst4 " "Elaborating entity \"MemoryData\" for hierarchy \"MemoryData:inst4\"" {  } { { "Processor0Address.bdf" "inst4" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryData:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryData:inst4\|altsyncram:altsyncram_component\"" {  } { { "MemoryData.vhd" "altsyncram_component" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryData:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryData:inst4\|altsyncram:altsyncram_component\"" {  } { { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryData:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryData:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702827609320 ""}  } { { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702827609320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kup3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kup3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kup3 " "Found entity 1: altsyncram_kup3" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702827609369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827609369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kup3 MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated " "Elaborating entity \"altsyncram_kup3\" for hierarchy \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827609370 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:inst\|stack:b2v_stack_operations\|stack " "RAM logic \"Processor:inst\|stack:b2v_stack_operations\|stack\" is uninferred due to asynchronous read logic" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702827609641 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Processor:inst\|stack:b2v_stack_subroutines\|stack " "RAM logic \"Processor:inst\|stack:b2v_stack_subroutines\|stack\" is uninferred due to inappropriate RAM size" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702827609641 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702827609641 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[11\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[12\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[13\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[14\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[15\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[0\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[1\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[2\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[3\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[4\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[0\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[1\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[2\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[3\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[4\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[5\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[5\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[6\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[6\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[7\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[7\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[8\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[8\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[9\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[9\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[10\] " "Synthesized away node \"MemoryInstruction:inst6\|altsyncram:altsyncram_component\|altsyncram_1et3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1et3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_1et3.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryInstruction.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryInstruction.vhd" 59 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 528 856 1072 656 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[10\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[11\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[12\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[13\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[14\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[15\] " "Synthesized away node \"MemoryData:inst4\|altsyncram:altsyncram_component\|altsyncram_kup3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_kup3.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/db/altsyncram_kup3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemoryData.vhd" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/MemoryData.vhd" 61 0 0 } } { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 48 848 1064 176 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827609711 "|Processor0Address|MemoryData:inst4|altsyncram:altsyncram_component|altsyncram_kup3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702827609711 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702827609711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702827609978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/output_files/Processor0Address.map.smsg " "Generated suppressed messages file C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/output_files/Processor0Address.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827610046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702827610158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702827610158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 304 -80 88 320 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827610203 "|Processor0Address|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processor0Address.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/QuartusVFinal/Processor0Address.bdf" { { 288 -80 88 304 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702827610203 "|Processor0Address|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702827610203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702827610203 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702827610203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702827610203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702827610241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 12:40:10 2023 " "Processing ended: Sun Dec 17 12:40:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702827610241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702827610241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702827610241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702827610241 ""}
