#pragma once

enum ICM45686_User_Bank_0_Register_Map
{
    ACCEL_DATA_X1_UI = 0x00,
    ACCEL_DATA_X0_UI,
    ACCEL_DATA_Y1_UI,
    ACCEL_DATA_Y0_UI,
    ACCEL_DATA_Z1_UI,
    ACCEL_DATA_Z0_UI,
    GYRO_DATA_X1_UI,
    GYRO_DATA_X0_UI,
    GYRO_DATA_Y1_UI,
    GYRO_DATA_Y0_UI,
    GYRO_DATA_Z1_UI,
    GYRO_DATA_Z0_UI,
    TEMP_DATA1_UI,
    TEMP_DATA0_UI,
    TMST_FSYNCH,
    TMST_FSYNCL,
    PWR_MGMT0,
    FIFO_COUNT_0 = 0x12,
    FIFO_COUNT_1,
    FIFO_DATA,
    INT1_CONFIG0 = 0x16,
    INT1_CONFIG1,
    INT1_CONFIG2,
    INT1_STATUS0,
    INT1_STATUS1,
    ACCEL_CONFIG0,
    GYRO_CONFIG0,
    FIFO_CONFIG0,
    FIFO_CONFIG1_0,
    FIFO_CONFIG1_1,
    FIFO_CONFIG2,
    FIFO_CONFIG3,
    FIFO_CONFIG4,
    TMST_WOM_CONFIG,
    FSYNC_CONFIG0,
    FSYNC_CONFIG1,
    RTC_CONFIG,
    DMP_EXT_SEN_ODR_CFG,
    ODR_DECIMATE_CONFIG,
    EDMP_APEX_EN0,
    EDMP_APEX_EN1,
    APEX_BUFFER_MGMT,
    INTF_CONFIG0,
    INTF_CONFIG1_OVRD,
    INTF_AUX_CONFIG,
    IOC_PAD_SCENARIO,
    IOC_PAD_SCENARIO_AUX_OVRD,
    DRIVE_CONFIG0,
    DRIVE_CONFIG1,
    DRIVE_CONFIG2,
    INT_APEX_CONFIG0,
    INT_APEX_CONFIG1,
    INT_APEX_STATUS0,
    INT_APEX_STATUS1,
    ACCEL_DATA_X1_AUX1 = 0x44,
    ACCEL_DATA_X0_AUX1,
    ACCEL_DATA_Y1_AUX1,
    ACCEL_DATA_Y0_AUX1,
    ACCEL_DATA_Z1_AUX1,
    ACCEL_DATA_Z0_AUX1,
    GYRO_DATA_X1_AUX1,
    GYRO_DATA_X0_AUX1,
    GYRO_DATA_Y1_AUX1,
    GYRO_DATA_Y0_AUX1,
    GYRO_DATA_Z1_AUX1,
    GYRO_DATA_Z0_AUX1,
    TEMP_DATA1_AUX1,
    TEMP_DATA0_AUX1,
    TMST_FSYNCH_AUX1,
    TMST_FSYNCL_AUX1,
    PWR_MGMT_AUX1,
    FS_SEL_AUX1,
    INT2_CONFIG0,
    INT2_CONFIG1,
    INT2_CONFIG2,
    INT2_STATUS0,
    INT2_STATUS1,
    WHO_AM_I = 0x72,
    REG_HOST_MSG,
    IREG_ADDR_15_8 = 0x7C,
    IREG_ADDR_7_0,
    IREG_DATA,
    REG_MISC2,
};

enum ICM45686_User_Bank_IMEM_Register_Map
{
    IMEM_SRAM_REG_0 = 0x00,
    IMEM_SRAM_REG_1,
    IMEM_SRAM_REG_2,
    IMEM_SRAM_REG_3,
    IMEM_SRAM_REG_4,
    IMEM_SRAM_REG_5,
    IMEM_SRAM_REG_6,
    IMEM_SRAM_REG_7,
    IMEM_SRAM_REG_8,
    IMEM_SRAM_REG_9,
    IMEM_SRAM_REG_10,
    IMEM_SRAM_REG_11,
    IMEM_SRAM_REG_56 = 0x38,
    IMEM_SRAM_REG_57,
    IMEM_SRAM_REG_64 = 0x40,
    IMEM_SRAM_REG_68 = 0x44,
    IMEM_SRAM_REG_92 = 0x5C,
    IMEM_SRAM_REG_96 = 0x60,
    IMEM_SRAM_REG_97,
    IMEM_SRAM_REG_98,
    IMEM_SRAM_REG_99,
    IMEM_SRAM_REG_100,
    IMEM_SRAM_REG_101,
    IMEM_SRAM_REG_102,
    IMEM_SRAM_REG_103,
    IMEM_SRAM_REG_104,
    IMEM_SRAM_REG_105,
    IMEM_SRAM_REG_106,
    IMEM_SRAM_REG_107,
    IMEM_SRAM_REG_136 = 0x88,
    IMEM_SRAM_REG_137,
    IMEM_SRAM_REG_138,
    IMEM_SRAM_REG_139,
    IMEM_SRAM_REG_141 = 0x8D,
    IMEM_SRAM_REG_142,
    IMEM_SRAM_REG_143,
    IMEM_SRAM_REG_144,
    IMEM_SRAM_REG_146 = 0x92,
    IMEM_SRAM_REG_154 = 0x9A,
    IMEM_SRAM_REG_155,
    IMEM_SRAM_REG_156,
    IMEM_SRAM_REG_157,
    IMEM_SRAM_REG_159 = 0x9F,
    IMEM_SRAM_REG_160,
    IMEM_SRAM_REG_182 = 0xB6,
    IMEM_SRAM_REG_185 = 0xB9,
    IMEM_SRAM_REG_196 = 0xC4,
    IMEM_SRAM_REG_197,
    IMEM_SRAM_REG_198,
    IMEM_SRAM_REG_199,
    IMEM_SRAM_REG_288 = 0x120,
    IMEM_SRAM_REG_289,
    IMEM_SRAM_REG_290,
    IMEM_SRAM_REG_291,
    IMEM_SRAM_REG_292,
    IMEM_SRAM_REG_293,
    IMEM_SRAM_REG_294,
    IMEM_SRAM_REG_295,
    IMEM_SRAM_REG_296,
    IMEM_SRAM_REG_297,
    IMEM_SRAM_REG_298,
    IMEM_SRAM_REG_299,
    IMEM_SRAM_REG_304 = 0x130,
    IMEM_SRAM_REG_305,
    IMEM_SRAM_REG_306,
    IMEM_SRAM_REG_307,
    IMEM_SRAM_REG_308,
    IMEM_SRAM_REG_309,
    IMEM_SRAM_REG_316 = 0x13C,
    IMEM_SRAM_REG_317,
    IMEM_SRAM_REG_318,
    IMEM_SRAM_REG_319,
    IMEM_SRAM_REG_320,
    IMEM_SRAM_REG_321,
    IMEM_SRAM_REG_392 = 0x188,
    IMEM_SRAM_REG_393,
    IMEM_SRAM_REG_400 = 0x190,
    IMEM_SRAM_REG_401,
    IMEM_SRAM_REG_402,
    IMEM_SRAM_REG_403,
    IMEM_SRAM_REG_404,
    IMEM_SRAM_REG_405,
    IMEM_SRAM_REG_406,
    IMEM_SRAM_REG_540 = 0x21C,
    IMEM_SRAM_REG_541,
    IMEM_SRAM_REG_542,
    IMEM_SRAM_REG_543,
    IMEM_SRAM_REG_544,
    IMEM_SRAM_REG_545,
    IMEM_SRAM_REG_546,
    IMEM_SRAM_REG_547,
    IMEM_SRAM_REG_548,
    IMEM_SRAM_REG_549,
    IMEM_SRAM_REG_550,
    IMEM_SRAM_REG_551,
    IMEM_SRAM_REG_556 = 0x22C,
    IMEM_SRAM_REG_557,
    IMEM_SRAM_REG_558,
    IMEM_SRAM_REG_559,
    IMEM_SRAM_REG_560,
    IMEM_SRAM_REG_561,
    IMEM_SRAM_REG_562,
    IMEM_SRAM_REG_563,
    IMEM_SRAM_REG_564,
    IMEM_SRAM_REG_565,
    IMEM_SRAM_REG_566,
    IMEM_SRAM_REG_567,
    IMEM_SRAM_REG_568,
    IMEM_SRAM_REG_569,
    IMEM_SRAM_REG_570,
    IMEM_SRAM_REG_571,
    IMEM_SRAM_REG_572,
    IMEM_SRAM_REG_573,
    IMEM_SRAM_REG_574,
    IMEM_SRAM_REG_575,
    IMEM_SRAM_REG_576,
    IMEM_SRAM_REG_577,
    IMEM_SRAM_REG_578,
    IMEM_SRAM_REG_579,
    IMEM_SRAM_REG_580,
    IMEM_SRAM_REG_581,
    IMEM_SRAM_REG_582,
    IMEM_SRAM_REG_583,
    IMEM_SRAM_REG_584,
    IMEM_SRAM_REG_585,
    IMEM_SRAM_REG_586,
    IMEM_SRAM_REG_587,
    IMEM_SRAM_REG_988 = 0x3DC,
    IMEM_SRAM_REG_989,
    IMEM_SRAM_REG_990,
    IMEM_SRAM_REG_991,
    IMEM_SRAM_REG_994 = 0x3E2,
    IMEM_SRAM_REG_995,
    IMEM_SRAM_REG_1000 = 0x3E8,
    IMEM_SRAM_REG_1001,
    IMEM_SRAM_REG_1002,
    IMEM_SRAM_REG_1003,
    IMEM_SRAM_REG_1004,
    IMEM_SRAM_REG_1008 = 0x3F0,
    IMEM_SRAM_REG_1009,
    IMEM_SRAM_REG_1010,
    IMEM_SRAM_REG_1011,
    IMEM_SRAM_REG_1016 = 0x3F8,
    IMEM_SRAM_REG_1017,
    IMEM_SRAM_REG_1018,
    IMEM_SRAM_REG_1019,
    IMEM_SRAM_REG_1042 = 0x412,
    IMEM_SRAM_REG_1168 = 0x490,
    IMEM_SRAM_REG_1169,
    IMEM_SRAM_REG_1170,
    IMEM_SRAM_REG_1171,
    IMEM_SRAM_REG_1172,
    IMEM_SRAM_REG_1173,
    IMEM_SRAM_REG_1174,
    IMEM_SRAM_REG_1175,
    IMEM_SRAM_REG_1176,
    IMEM_SRAM_REG_1177,
    IMEM_SRAM_REG_1178,
    IMEM_SRAM_REG_1179,
    IMEM_SRAM_REG_1180,
    IMEM_SRAM_REG_1181,
    IMEM_SRAM_REG_1182,
    IMEM_SRAM_REG_1183,
    IMEM_SRAM_REG_1184,
    IMEM_SRAM_REG_1185,
    IMEM_SRAM_REG_1186,
    IMEM_SRAM_REG_1187,
    IMEM_SRAM_REG_1188,
    IMEM_SRAM_REG_1189,
    IMEM_SRAM_REG_1190,
    IMEM_SRAM_REG_1191,
    IMEM_SRAM_REG_1192,
    IMEM_SRAM_REG_1193,
    IMEM_SRAM_REG_1194,
    IMEM_SRAM_REG_1195,
    IMEM_SRAM_REG_1196,
    IMEM_SRAM_REG_1197,
    IMEM_SRAM_REG_1198,
    IMEM_SRAM_REG_1199,
    IMEM_SRAM_REG_1200,
    IMEM_SRAM_REG_1201,
    IMEM_SRAM_REG_1202,
    IMEM_SRAM_REG_1203,
};

enum ICM45686_User_Bank_IPREG_BAR_Register_Map
{
    PREG_BAR_REG_57 = 0x39,
    IPREG_BAR_REG_58,
    IPREG_BAR_REG_59,
    IPREG_BAR_REG_60,
    IPREG_BAR_REG_61,
    IPREG_BAR_REG_62,
};

enum ICM45686_User_Bank_IPREG_TOP1_Register_Map
{
    I2CM_COMMAND_0 = 0x06,
    I2CM_COMMAND_1,
    I2CM_COMMAND_2,
    I2CM_COMMAND_3,
    I2CM_DEV_PROFILE0 = 0x0E,
    I2CM_DEV_PROFILE1,
    I2CM_DEV_PROFILE2,
    I2CM_DEV_PROFILE3,
    I2CM_CONTROL = 0x16,
    I2CM_STATUS = 0x18,
    I2CM_EXT_DEV_STATUS = 0x1A,
    I2CM_RD_DATA0 = 0x1B,
    I2CM_RD_DATA1,
    I2CM_RD_DATA2,
    I2CM_RD_DATA3,
    I2CM_RD_DATA4,
    I2CM_RD_DATA5,
    I2CM_RD_DATA6,
    I2CM_RD_DATA7,
    I2CM_RD_DATA8,
    I2CM_RD_DATA9,
    I2CM_RD_DATA10,
    I2CM_RD_DATA11,
    I2CM_RD_DATA12,
    I2CM_RD_DATA13,
    I2CM_RD_DATA14,
    I2CM_RD_DATA15,
    I2CM_RD_DATA16,
    I2CM_RD_DATA17,
    I2CM_RD_DATA18,
    I2CM_RD_DATA19,
    I2CM_RD_DATA20,
    I2CM_WR_DATA0 = 0x33,
    I2CM_WR_DATA1,
    I2CM_WR_DATA2,
    I2CM_WR_DATA3,
    I2CM_WR_DATA4,
    I2CM_WR_DATA5,
    SIFS_IXC_ERROR_STATUS = 0x4B,
    EDMP_PRGRM_IRQ0_0 = 0x4F,
    EDMP_PRGRM_IRQ0_1,
    EDMP_PRGRM_IRQ1_0,
    EDMP_PRGRM_IRQ1_1,
    EDMP_PRGRM_IRQ2_0,
    EDMP_PRGRM_IRQ2_1,
    EDMP_SP_START_ADDR,
    SMC_CONTROL_0 = 0x58,
    SMC_CONTROL_1,
    STC_CONFIG = 0x63,
    SREG_CTRL = 0x67,
    SIFS_I3C_STC_CFG,
    INT_PULSE_MIN_ON_INTF0,
    INT_PULSE_MIN_ON_INTF1,
    INT_PULSE_MIN_OFF_INTF0,
    INT_PULSE_MIN_OFF_INTF1,
    ISR_0_7 = 0x6E,
    ISR_8_15,
    ISR_16_23,
    STATUS_MASK_PIN_0_7,
    STATUS_MASK_PIN_8_15,
    STATUS_MASK_PIN_16_23,
    INT_I2CM_SOURCE,
    ACCEL_WOM_X_THR = 0x7E,
    ACCEL_WOM_Y_THR,
    ACCEL_WOM_Z_THR,
    SELFTEST = 0x90,
    IPREG_MISC = 0x97,
    SW_PLL1_TRIM = 0xA2,
    FIFO_SRAM_SLEEP = 0xA7,
};

enum ICM45686_User_Bank_IPREG_SYS1_Register_Map
{
    IPREG_SYS1_REG_42 = 0x2A,
    IPREG_SYS1_REG_43,
    IPREG_SYS1_REG_56 = 0x38,
    IPREG_SYS1_REG_57,
    IPREG_SYS1_REG_70 = 0x46,
    IPREG_SYS1_REG_71,
    IPREG_SYS1_REG_166 = 0xA6,
    IPREG_SYS1_REG_168 = 0xA8,
    IPREG_SYS1_REG_170 = 0xAA,
    IPREG_SYS1_REG_171,
    IPREG_SYS1_REG_172,
};

enum ICM45686_User_Bank_IPREG_SYS2_Register_Map
{
    IPREG_SYS2_REG_24 = 0x18,
    IPREG_SYS2_REG_25,
    IPREG_SYS2_REG_32 = 0x20,
    IPREG_SYS2_REG_33,
    IPREG_SYS2_REG_40 = 0x28,
    IPREG_SYS2_REG_41,
    IPREG_SYS2_REG_123 = 0x7B,
    IPREG_SYS2_REG_129 = 0x81,
    IPREG_SYS2_REG_130,
    IPREG_SYS2_REG_131,
    IPREG_SYS2_REG_132,
};
