
<html><head><title>Glossary</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669113" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669113" />
<meta name="NextFile" content="" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Glossary" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html" title="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block">Appendix_E__Migration_of_prop. ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">23</div>
<h1 style="margin: 4px 0 4px;"><span>Glossary</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="Glossary-1031355"></span></p>
<h4 id="Glossary-A">A</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1033531"></span>ADE</strong></p>

<p>Abbreviation for Analog Design Environment.The Cadence&#174; Virtuoso&#174; Analog Design Environment is the analog design and simulation environment for the Virtuoso custom design platform. It has became an industry&#39;s standard environment for simulating and analyzing full-custom, analog, and RF IC designs, and it is the task-based tool within the Virtuoso Specification-driven Environment.</p>

<p><strong>AICM</strong></p>

<p>Abbreviation for Automatically-inserted Connect Module.</p>

<p><strong>access function</strong></p>

<p>The method by which flows and potentials are accessed on nets, ports, and branches.</p>

<p><strong>analog procedural block</strong></p>

<p>A procedural sequence of statements that defines the behavioral description of a continuous time simulation.</p>
<h4 id="Glossary-B">B</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1033631"></span>BSIM</strong></p>

<p>Abbreviation for Berkeley Short-channel IGFET Model.BSIM is a physics-based, accurate, scalable, robust and predictive MOSFET SPICE model for circuit simulation and CMOS technology development. It is developed by the BSIM Research Group in the Department of Electrical Engineering and Computer Sciences (EECS) at the University of California, Berkeley.</p>

<p><strong>branch</strong></p>

<p>A path between two nodes. Each branch has two associated quantities, a potential and a flow, with a reference direction for each.</p>
<h4 id="Glossary-C">C</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1031358"></span>CM</strong></p>

<p>Abbreviation for connect module.A module inserted automatically or manually by using the<code> connect </code>statement, which contains the code required to translate and propagate signals between nets that have different discipline domains and that are connected through a port. Connect modules are also known as interface elements.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034535"></span>CMI</strong></p>

<p>Abbreviation for Compile Module Interface.A Cadence API used to include model primitives in the C and C++ languages. CMI is shipped with the SPECTRE release. The CMI models can be used in Spectre, APS, UltraSim, XPS, and AMS-D simulators.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-circuittopology"></span><span class="confluence-anchor-link" id="Glossary-1032303"></span>circuit topology</strong></p>

<p>The interconnection of all the circuit elements with given parameters and port bindings.</p>

<p><strong>collapsible and non-collapsible port connection</strong></p>

<p>A port connection is collapsible if the upper and lower connections are nets. For connections of selects of packed or unpacked net arrays, the selects must have constant indices to be collapsible. It is important to note that, amongst other things, the presence of variables or constant expressions on either side of the connections makes the port connections non-collapsible.</p>
<h4 id="Glossary-D">D</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034708"></span>DSPF</strong></p>

<p>Abbreviation for Detailed Standard Parasitic Format.A file format to represent parasitic data.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1033769"></span>DUT</strong></p>

<p>Abbreviation for Design Under Test.Typically DUT refers to the portion of the simulation that is synthesized. The other portion of the simulation could be referred to as the test bench.</p>

<p><strong>digital island</strong></p>

<p>The set of drivers and receivers interconnected by a purely digital net.</p>

<p><strong>discipline resolution</strong></p>

<p>The process of assigning a domain and discipline to nets whose domain and discipline are otherwise unknown (or whose discipline is wire).</p>

<p><strong>driver</strong></p>

<p>A primitive device or behavioral construct that affects the digital value of a signal.</p>

<p><strong>driver-receiver segregation</strong></p>

<p>The conceptual severing of connections between drivers and receivers that occurs in mixed nets. When driver-receiver segregation occurs, digital signals propagate only through connect modules inserted between the drivers and receivers.</p>
<h4 id="Glossary-E">E</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1033873"></span>E2R</strong></p>

<p>Abbreviation for Electrical-to-Real.An automatically-inserted connect module that connects a Verilog-AMS electrical object and a SystemVerilog Real object (wreal), and converts a signal with electrical discipline to logic real value.</p>
<h4 id="Glossary-G">G</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034594"></span>GUI</strong></p>

<p>Abbreviation for Graphical User Interface.</p>
<h4 id="Glossary-H">H</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1032191"></span>HDL</strong></p>

<p>Abbreviation for<span style=""> Hardware Description Language.</span>HDL is any language from a class of computer, specification, or modeling languages used for formal description and design of electronic circuits and digital logic. It can describe a circuit&#39;s operation, design and organization, and tests to verify its operation through simulation.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1033954"></span>HED</strong></p>

<p>Abbreviation for Hierarchy Editor.The Cadence hierarchy editor (HED) is used in the Cadence&#174; Virtuoso flow to define the design partitioning during analog and mixed-signal simulation. The defined design partitioning is stored in a configuration file.</p>
<h4 id="Glossary-I">I</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034481"></span>IE</strong></p>

<p>Abbreviation for Interface Element.Also known as connect modules, interface elements work as analog-to-digital (A2D) and digital-to-analog (D2A) converters during mixed-signal simulation. IEs operate the electrical-to-logic and logic-to-electrical conversions. The Spectre&#174; AMS Designer Simulator allows automatic insertion of IEs during elaboration.</p>
<h4 id="Glossary-M">M</h4>

<p><strong>mixed bus</strong></p>

<p>A bus comprising at least one net from the analog domain and at least one net from the digital domain.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1032283"></span>MOSFET</strong></p>

<p>Abbreviation for Metal-Oxide-Semiconductor Field-Effect Transistor.MOSFET is a transistor used for amplifying or switching electronic signals. In MOSFET, a voltage on the oxide-insulated gate electrode can induce a conducting channel between the two other contacts called source and drain. The channel can be of n-type or p-type and is accordingly called an nMOSFET or a pMOSFET (also commonly known as nMOS and pMOS).</p>

<p><strong>MSDC</strong></p>

<p>Abbreviation for<span style=""> Mixed-Signal DC.</span></p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1035964"></span>mtline</strong></p>

<p>Abbreviation for multi-conduction transmission line.Characterized by constant RLGC matrices or frequency-dependent RLGC data, an mtline can contain as many conductors as described in the input. However, there must be at least two conductors, with one conductor used as a reference to define terminal voltages. The reference conductor can be ground. The order of the conductors is the same as the order of the data in the input. The mtline model is included in Spectre, APS, UltraSim, XPS and AMS-D simulators.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036054"></span>MTS</strong></p>

<p>Abbreviation for Multi-technology Simulation.Technology to enable the simulation of a system that consists of IC blocks to be manufactured with different processes.</p>
<h4 id="Glossary-N">N</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034080"></span>NCF</strong></p>

<p>Abbreviation for Netlist Compiled Function.The Spectre circuit simulator allows a netlist expression to call functions that are loaded from a Dynamic Link Library (DLL). By creating functions in C or C++, for example, it takes advantage of the features of these languages and overcomes the restrictions of the netlist user-defined function.</p>

<p><strong>xmelab</strong></p>

<p>Native code elaborator. The elaborator gathers various portions of a design and creates a snapshot that can be simulated (with xmsim). See <a href="../XceliumSC_Ref/Elaborator_Options.html">Elaborator Options</a>.</p>

<p><strong>xmsim</strong></p>

<p>Native code simulator. See <a href="../XceliumSC_Ref/Simulator_Options.html">Simulator Options</a>.</p>

<p><strong>xmvhdl</strong></p>

<p>Native code VHDL compiler. See <a href="../XceliumSC_Ref/Introduction_to_the_Xcelium_Executables.html">Introduction to the Xcelium Executables</a>.&#160;</p>

<p><strong>xmvlog</strong></p>

<p>Native code Verilog compiler. See <a href="../XceliumSC_Ref/Introduction_to_the_Xcelium_Executables.html">Introduction to the Xcelium Executables</a>.</p>
<h4 id="Glossary-O">O</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036112"></span>OMI</strong></p>

<p>Abbreviation for Open Model Interface.An IEEE 1499 standard, which ensures open exchange of HDL-based IP. It is a language-neutral interface between models and simulation tools.</p>

<p><strong>ordinary module</strong></p>

<p>Any module other than a connect module.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1032298"></span>OOMR</strong></p>

<p>Abbreviation for<span style=""> Out-of-module reference.</span>A direct reference from one Verilog module to another module that does not pass through any ports.</p>
<h4 id="Glossary-P">P</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034677"></span>.pak</strong></p>

<p>The NC Simulator stores output data from xrun, xmvlog, xmvhdl, and xmelab in one or more binary object files with the extension<code> .pak </code>, in the library in which the files are compiled.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1035591"></span>PLI</strong></p>

<p>Abbreviation for Programming Language Interface.A procedural interface that allows C/C++ functions to access the internal data structures of a SystemVerilog simulation. PLI includes SystemVerilog/Verification Procedural Interface (VPI) and VHDL Procedural Interface (VHPI).</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034191"></span>PPE</strong></p>

<p>Abbreviation for Post-processing Environment.Refers to the environment where simulation has finished and the results are being analyzed typically with a waveform viewer, as opposed to &quot;live-simulation,&quot; where simulation is still running.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034400"></span>PSF</strong></p>

<p>Abbreviation for Parameter Storage Format.When the AMS Designer simulator runs standalone, it writes the results of the AC analysis to a PSF file. By default, the software stores the PSF file in a directory called ascf.raw (where ascf is the name of the analog simulation control file).</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034986"></span>PSL</strong></p>

<p>Abbreviation for Property Specification Language.An IEEE 1850 standard for Property Specification Language.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034241"></span>PSO</strong></p>

<p>Abbreviation for Power-shutoff.PSO, also called power gating, is one of the most effective power management techniques for reducing power. In PSO, selected functional blocks of the chip are individually powered down when they are not in use, to save leakage and dynamic power.</p>
<h4 id="Glossary-R">R</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036188"></span>R2E</strong></p>

<p>Abbreviation for Wreal-to-Electrical.A connect module, also known as an interface element, which converts digital logic values (0, 1, x, and z states) to real numbers.</p>

<p><strong>receiver</strong></p>

<p>A primitive device or behavioral construct that samples the digital value of a signal.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036517"></span>RNM</strong></p>

<p>Abbreviation for Real Number Modeling or Real Number Models.Technique used to speed up simulation. As compared to SPICE and Fast SPICE simulators, RNM is more effective as it uses digital solvers (instead of analog solvers), and real ports and real variables in the behavioral code. During RNM simulation, the analog continuous blocks are represented with discrete real values computed in a digital solver. RNM simulations provide several magnitudes of simulation speed as compared to analog simulations. Though traditional analog verification flows provide accurate results, they are slower than RNM simulations. This is because analog solvers compute non-linear differential equations with matrixes, and such computations consume time and cost huge amount of CPU computations. Thus, unlike SPICE simulations, RNM displays high simulation speed gain, facilitates fast computation, and does not display convergence issues. RNM performance enables co-simulation of hardware and software in mixed-signal SoC verification.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036133"></span>RTSF</strong></p>

<p>Abbreviation for Rain Tree Storage Format.Cadence proprietary format created by the Spectre, APS, UltraSim, and AMS-D simulators. RTSF is a PSF XL extension that provides improved viewing performance in the Virtuoso Visualization and Analysis XL tool. RTSF facilitates ultra fast viewing of data that contain a large number of time points.</p>
<h4 id="Glossary-S">S</h4>

<p><strong>SFE</strong></p>

<p>Abbreviation for<span style=""> Simulation Front End.</span></p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034342"></span>SHM</strong></p>

<p>Abbreviation for<span style=""> Simulation History Manager.</span>A high-performance Cadence proprietary database for waveforms and related data used by NC-Sim, SimVision, ViVA, and other tools. It consists of a directory, typically with a &quot;.shm&quot; suffix, containing one or more SST2 database files.</p>

<p><strong>singular interconnect</strong></p>

<p>A singular interconnect is an interconnect which has no bounds declared. It represents a single atomic connection.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034784"></span>SPEF</strong></p>

<p>Abbreviation for Standard Parasitic Exchange Format.An IEEE standard for representing parasitic data related to wires in a chip, in the ASCII format.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034354"></span>SST2</strong></p>

<p>A Cadence proprietary database format used to store waveforms and related data in an SHM database directory. SST2 database files use the suffixes &quot;.dsn,&quot; &quot;.trn,&quot; and &quot;.stc.&quot;</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034860"></span>SV<br /></strong><span style="letter-spacing: 0.0px;">Abbreviation for SystemVerilog.An IEEE P1800 standard for unified hardware design, specification, and verification language.</span></p>

<p><br /></p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1034951"></span>SVA</strong></p>

<p>Abbreviation for SystemVerilog Assertion.</p>

<p><strong>signal</strong></p>

<p>A hierarchical collection of nets which, because of port connections, are contiguous.</p>
<h4 id="Glossary-T">T</h4>

<p><strong>topology</strong></p>

<p>See<a href="#Glossary-1032303"><span style=""> circuit topology </span></a>.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-topologychanges"></span>topology changes</strong></p>

<p>Removal or introduction of nodes or using different devices in a design as a result of replacing subcircuit definitions or Verilog-A modules with respect to the original Spectre/SPICE files submitted to<code> xmsim </code>for simulation.</p>
<h4 id="Glossary-U">U</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1036267"></span>UDP</strong></p>

<p>Abbreviation for User-defined Primitives.Allows designers to create objects during the modeling task. Multiple languages, such as Verilog and VHDL, support UDPs.</p>
<h4 id="Glossary-V">V</h4>

<p><strong><span class="confluence-anchor-link" id="Glossary-1032273"></span>VCD</strong></p>

<p>Abbreviation for<span style=""> Value Change Dump.</span>A waveform format that SimVision can use; its format is ASCII-based and non-proprietary, allowing it to be used by many tools from different companies.</p>

<p><strong><span class="confluence-anchor-link" id="Glossary-1035631"></span>VPI</strong></p>

<p>Abbreviation for SystemVerilog/Verification Procedural Interface.VPI provides a library of C-language functions and a mechanism for associating foreign language functions with SystemVerilog user-defined system task and system function names. SystemVerilog also has a DPI protocol for interacting with C code.</p>
<h4 id="Glossary-GeneralTermsRelatedtoSimulation">General Terms Related to Simulation</h4>

<p><strong>ABV</strong></p>
<div>Abbreviation for Assertion Based Verification.A methodology based on the assertion properties defined by the designer, to verify circuit operation. The assertion properties check or capture the design intent. Usually when the property check finds a failure, it reports an error. ABV allows improvisation of the design quality and verification productivity. Some languages according to the IEEE standard such as PSL and SVA are focused on ABV.</div>

<p><strong>AXUM</strong></p>

<p>Abbreviation for AMS Designer Xcelium Use Model. AXUM is a use model of AMS Designer dedicated for digital centric users, based on command-line simulation and SimVision debugging environment.</p>

<p><strong>AVUM</strong></p>

<p>Abbreviation for AMS Designer Virtuoso Use Model.A Cadence&#174; Virtuoso&#174; Analog Design Environment (ADE) based AMS Designer use model dedicated for analog- and mixed-centric users. The main difference between the AVUM and the AXUM flows is that AVUM is schematic based. It uses HED for design (analog/digital) partitioning. ADE provides netlisting, and the powerful and advanced simulation and post-processing cockpit.</p>

<p><strong>AST</strong></p>

<p>A VHDL syntax tree; an output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.</p>

<p><strong>COD</strong></p>

<p>Refers to code; is an output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.</p>

<p><strong>DFII</strong></p>

<p>Abbreviation for Design Framework II.Refers to the former Cadence Design Framework II, which has now become Virtuoso Design Environment in IC 6.1.</p>

<p><strong>MDV</strong></p>

<p>Abbreviation for Metric Driven Verification.Key methodology to silicon realization. MDV helps the design creators and integrators close the productivity gap (through improved approaches to design, verification, and implementation) and the profitability gap (by providing new capabilities for system optimization and IP creation, selection, and integration). MDV broadens the scope of the term &quot;metrics&quot; by including checks, assertions, and software- and time-based data points.</p>

<p><strong>OA</strong></p>

<p>Abbreviation for Open Access.A database format. OpenAccess data is supported by many industry-leading physical design tools, including the Cadence Virtuoso Custom Design Platform, as it helps eliminate tedious translation steps to save time and minimize misstep.</p>

<p><strong>SAM</strong></p>

<p>Abbreviation for Simulation Analog Master.An output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.</p>

<p><strong>SIG</strong></p>

<p>Overlay tables; an output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.</p>

<p><strong>SSS</strong></p>

<p>Abbreviation for Simulation Snapshot.An output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.</p>

<p><strong>VHPI</strong></p>

<p>Abbreviation for VHDL Procedural Interface.An interface that allows C-language programs access to VHDL design information and provides foreign language functions along with the ability to interact with a VHDL simulator through VHDL code.</p>

<p><strong>VST</strong></p>

<p>Abbreviation for Verilog Syntax Tree.An output data object type. NC and AMS-D simulators store such output data object type in the<code> .pak </code>file.&#160;</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html" id="prev" title="Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block">Appendix_E__Migration_of_prop. ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>