# Full-Adder-RTL-to-GDS
A core segment of the ASIC design flow featuring a 1-bit Full Adder. This project covers RTL coding, functional verification (DV), and the physical implementation path from synthesis to GDSII layout, including floorplanning, placement, routing, and sign-off.
