/// Auto-generated register definitions for DBGMCU
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f0::dbgmcu {

// ============================================================================
// DBGMCU - Debug support
// Base Address: 0x40015800
// ============================================================================

/// DBGMCU Register Structure
struct DBGMCU_Registers {

    /// MCU Device ID Code Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IDCODE;

    /// Debug MCU Configuration
          Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// APB Low Freeze Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APBLFZ;

    /// APB High Freeze Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APBHFZ;
};

static_assert(sizeof(DBGMCU_Registers) >= 16, "DBGMCU_Registers size mismatch");

/// DBGMCU peripheral instance
inline DBGMCU_Registers* DBGMCU() {
    return reinterpret_cast<DBGMCU_Registers*>(0x40015800);
}

}  // namespace alloy::hal::st::stm32f0::dbgmcu
