ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/kf_top_tb.v
	module worklib.kf_top_tb:v
		errors: 0, warnings: 0
file: ../src/kf_top.v
	module worklib.kf_top:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Data_Bank:v <0x271232b3>
			streams:   4, words:  2086
		worklib.kf_top:v <0x54baa543>
			streams:  11, words:  3118
		worklib.kf_top_tb:v <0x3e5766f9>
			streams:  11, words: 86476
		worklib.rom_256x16:v <0x776afbe3>
			streams:   4, words:  2312
		worklib.sequencer:v <0x4f8e4f84>
			streams:   7, words:  2767
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                12      12
		Registers:              82      82
		Scalar wires:           30       -
		Vectored wires:         53       -
		Always blocks:          21      21
		Initial blocks:          5       5
		Cont. assignments:      39      52
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.kf_top_tb:v
Loading snapshot worklib.kf_top_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
[ROM] Loaded instructions from kf_1d.mem
================================================================
Kalman Filter ASIC Testbench - Mode: 1D
================================================================

========================================
1D Kalman Filter Test
========================================
  Completed at cycle          40
  x_hat = 2.274597 (expected: 2.275)

================================================================
Test Complete
================================================================

Simulation complete via $finish(1) at time 535 NS + 0
../src/kf_top_tb.v:507     $finish;
ncsim> exit
