{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521574016748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521574016753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 15:26:54 2018 " "Processing started: Tue Mar 20 15:26:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521574016753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521574016753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g04_L4 -c g04_L4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off g04_L4 -c g04_L4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521574016753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521574017287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521574017287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_FIR_tb-test " "Found design unit 1: g04_FIR_tb-test" {  } { { "testbench.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/testbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521574026438 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_FIR_tb " "Found entity 1: g04_FIR_tb" {  } { { "testbench.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521574026438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521574026438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g04_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g04_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g04_FIR_2-fir_implementation " "Found design unit 1: g04_FIR_2-fir_implementation" {  } { { "g04_FIR_2.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/g04_FIR_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521574026446 ""} { "Info" "ISGN_ENTITY_NAME" "1 g04_FIR_2 " "Found entity 1: g04_FIR_2" {  } { { "g04_FIR_2.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/g04_FIR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521574026446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521574026446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g04_FIR_2 " "Elaborating entity \"g04_FIR_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1521574026487 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i g04_FIR_2.vhd(18) " "VHDL Signal Declaration warning at g04_FIR_2.vhd(18): used implicit default value for signal \"i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g04_FIR_2.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/g04_FIR_2.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1521574026489 "|g04_FIR_2"}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "-2147483647 24 downto 0 COEFF_ARRAY g04_FIR_2.vhd(26) " "VHDL assignment error at g04_FIR_2.vhd(26): index -2147483647 is outside the range (24 downto 0) of object \"COEFF_ARRAY\"" {  } { { "g04_FIR_2.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/abiebe12/Desktop/ECSE325-master/src/Lab4/g04_FIR_2.vhd" 26 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Design Software" 0 -1 1521574026490 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1521574026490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521574026655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 20 15:27:06 2018 " "Processing ended: Tue Mar 20 15:27:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521574026655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521574026655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521574026655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521574026655 ""}
