// Seed: 2545241817
module module_0 (
    input  tri1  id_0
    , id_8,
    output wire  id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri1  id_4,
    output wire  module_0,
    output wand  id_6
);
  tri1 id_9;
  tri  id_10;
  assign id_1 = 1'b0;
  assign id_9 = 1;
  wire id_11;
  wire id_12;
  always_comb @(id_10 or negedge 1) begin
    $display(1, 1, ~id_8 - 1);
  end
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wand id_4
);
  supply1 id_6;
  wire id_7;
  module_0(
      id_3, id_6, id_6, id_0, id_6, id_2, id_6
  );
  wire id_8;
  final $display(id_6, 1, id_3);
endmodule
