ARM GAS  /tmp/ccnqwCWM.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB141:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccnqwCWM.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Pinout Configuration
  36:Core/Src/gpio.c **** */
  37:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  38:Core/Src/gpio.c **** {
  29              		.loc 1 38 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  39:Core/Src/gpio.c **** 
  40:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  41:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  37              		.loc 1 41 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 41 3 view .LVU2
  40              		.loc 1 41 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6B     		ldr	r2, [r3, #48]
  43 0006 42F00402 		orr	r2, r2, #4
  44 000a 1A63     		str	r2, [r3, #48]
  45              		.loc 1 41 3 view .LVU4
  46 000c 1A6B     		ldr	r2, [r3, #48]
  47 000e 02F00402 		and	r2, r2, #4
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 41 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 41 3 view .LVU6
  42:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  53              		.loc 1 42 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 42 3 view .LVU8
  56              		.loc 1 42 3 view .LVU9
  57 0016 1A6B     		ldr	r2, [r3, #48]
  58 0018 42F02002 		orr	r2, r2, #32
  59 001c 1A63     		str	r2, [r3, #48]
  60              		.loc 1 42 3 view .LVU10
  61 001e 1B6B     		ldr	r3, [r3, #48]
  62 0020 03F02003 		and	r3, r3, #32
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 42 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 42 3 view .LVU12
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c **** }
  68              		.loc 1 44 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccnqwCWM.s 			page 3


  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00380240 		.word	1073887232
  78              		.cfi_endproc
  79              	.LFE141:
  81              		.text
  82              	.Letext0:
  83              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
  84              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
ARM GAS  /tmp/ccnqwCWM.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccnqwCWM.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccnqwCWM.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccnqwCWM.s:77     .text.MX_GPIO_Init:000000000000002c $d

NO UNDEFINED SYMBOLS
