Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 14:01:28 2019
| Host         : LAPTOP-V1E3ESMK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -pb CPU_top_timing_summary_routed.pb -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 85 register/latch pins with no clock driven by root clock pin: PC_reg[0]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PC_reg[0]_rep__0/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PC_reg[0]_rep__1/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[10]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[1]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[2]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[3]_rep/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[4]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[5]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[6]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[7]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[8]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: PC_reg[9]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: U2/ALUControl_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: U2/ALUControl_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: U2/ALUControl_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U6/slowCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.961        0.000                      0                 9213        0.142        0.000                      0                 9213        3.000        0.000                       0                  3314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
U9/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U9/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.961        0.000                      0                 9172        0.244        0.000                      0                 9172        9.500        0.000                       0                  3289  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 5.990        0.000                      0                   41        0.142        0.000                      0                   41        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U9/inst/clk_in1
  To Clock:  U9/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U9/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U9/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[25][10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 9.750 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.736     7.945    U3/Mem[111]_0
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.443     9.750    U3/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][10]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.509    
                         clock uncertainty           -0.084    10.425    
    SLICE_X34Y8          FDRE (Setup_fdre_C_R)       -0.519     9.906    U3/Mem_reg[25][10]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[25][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 9.750 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.736     7.945    U3/Mem[111]_0
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.443     9.750    U3/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][2]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.509    
                         clock uncertainty           -0.084    10.425    
    SLICE_X34Y8          FDRE (Setup_fdre_C_R)       -0.519     9.906    U3/Mem_reg[25][2]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[25][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 9.750 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.736     7.945    U3/Mem[111]_0
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.443     9.750    U3/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][3]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.509    
                         clock uncertainty           -0.084    10.425    
    SLICE_X34Y8          FDRE (Setup_fdre_C_R)       -0.519     9.906    U3/Mem_reg[25][3]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[25][6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.580ns (7.920%)  route 6.743ns (92.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.250ns = ( 9.750 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.736     7.945    U3/Mem[111]_0
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.443     9.750    U3/CLK_BUFG
    SLICE_X34Y8          FDRE                                         r  U3/Mem_reg[25][6]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.509    
                         clock uncertainty           -0.084    10.425    
    SLICE_X34Y8          FDRE (Setup_fdre_C_R)       -0.519     9.906    U3/Mem_reg[25][6]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][0]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][2]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][3]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[5][5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.580ns (7.939%)  route 6.726ns (92.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.249ns = ( 9.751 - 10.000 ) 
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           2.229    -1.741    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -1.617 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.578    -1.039    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.943 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.564     0.622    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     1.078 f  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           1.007     2.085    U3/Mem_reg[0][15]_0[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.209 r  U3/Mem[0][15]_i_1/O
                         net (fo=1990, routed)        5.719     7.928    U3/Mem[111]_0
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.162    11.162    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     5.616 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.977     7.594    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100     7.694 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.522     8.216    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.307 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        1.444     9.751    U3/CLK_BUFG
    SLICE_X34Y6          FDRE                                         r  U3/Mem_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.758    10.510    
                         clock uncertainty           -0.084    10.426    
    SLICE_X34Y6          FDRE (Setup_fdre_C_R)       -0.519     9.907    U3/Mem_reg[5][5]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U4/Rec_reg[2][22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U4/RD1_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.630ns  (logic 0.361ns (57.259%)  route 0.269ns (42.741%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.162ns = ( 10.162 - 10.000 ) 
    Source Clock Delay      (SCD):    0.233ns = ( 10.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.559    10.233    U4/CLK
    SLICE_X36Y34         FDRE                                         r  U4/Rec_reg[2][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.146    10.379 r  U4/Rec_reg[2][22]/Q
                         net (fo=3, routed)           0.111    10.490    U4/display[22]
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.045    10.535 r  U4/RD1[22]_i_12/O
                         net (fo=1, routed)           0.000    10.535    U4/RD1[22]_i_12_n_2
    SLICE_X37Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    10.597 r  U4/RD1_reg[22]_i_5/O
                         net (fo=1, routed)           0.159    10.755    U4/RD1_reg[22]_i_5_n_2
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.108    10.863 r  U4/RD1[22]_i_1/O
                         net (fo=1, routed)           0.000    10.863    U4/RD1[22]_i_1_n_2
    SLICE_X34Y35         FDRE                                         r  U4/RD1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.826    10.162    U4/CLK
    SLICE_X34Y35         FDRE                                         r  U4/RD1_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.495    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.124    10.619    U4/RD1_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.619    
                         arrival time                          10.863    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785    -0.622    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.577 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225    -0.352    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.326 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.561     0.235    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.376 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.185     0.561    FSM_onehot_state_reg_n_2_[1]
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105    -0.998    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.942 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249    -0.693    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.664 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.831     0.167    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism              0.068     0.235    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.070     0.305    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U4/Rec_reg[7][26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U4/RD2_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.688ns  (logic 0.374ns (54.323%)  route 0.314ns (45.677%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.162ns = ( 10.162 - 10.000 ) 
    Source Clock Delay      (SCD):    0.234ns = ( 10.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.560    10.234    U4/CLK
    SLICE_X39Y37         FDRE                                         r  U4/Rec_reg[7][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.146    10.380 r  U4/Rec_reg[7][26]/Q
                         net (fo=2, routed)           0.065    10.445    U4/Rec_reg[7][26]
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.045    10.490 r  U4/RD2[26]_i_13/O
                         net (fo=1, routed)           0.000    10.490    U4/RD2[26]_i_13_n_2
    SLICE_X38Y37         MUXF7 (Prop_muxf7_I1_O)      0.075    10.565 r  U4/RD2_reg[26]_i_5/O
                         net (fo=1, routed)           0.249    10.814    U4/RD2_reg[26]_i_5_n_2
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.108    10.922 r  U4/RD2[26]_i_1/O
                         net (fo=1, routed)           0.000    10.922    U4/RD2[26]_i_1_n_2
    SLICE_X34Y35         FDRE                                         r  U4/RD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.826    10.162    U4/CLK
    SLICE_X34Y35         FDRE                                         r  U4/RD2_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.495    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.125    10.620    U4/RD2_reg[26]
  -------------------------------------------------------------------
                         required time                        -10.620    
                         arrival time                          10.922    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 U4/Rec_reg[9][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U4/RD1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.668ns  (logic 0.361ns (54.014%)  route 0.307ns (45.987%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns = ( 10.163 - 10.000 ) 
    Source Clock Delay      (SCD):    0.232ns = ( 10.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.558    10.232    U4/CLK
    SLICE_X35Y34         FDRE                                         r  U4/Rec_reg[9][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.146    10.378 r  U4/Rec_reg[9][8]/Q
                         net (fo=2, routed)           0.168    10.545    U4/Rec_reg[9][8]
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.045    10.590 r  U4/RD1[8]_i_10/O
                         net (fo=1, routed)           0.000    10.590    U4/RD1[8]_i_10_n_2
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    10.652 r  U4/RD1_reg[8]_i_4/O
                         net (fo=1, routed)           0.140    10.792    U4/RD1_reg[8]_i_4_n_2
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.108    10.900 r  U4/RD1[8]_i_1/O
                         net (fo=1, routed)           0.000    10.900    U4/RD1[8]_i_1_n_2
    SLICE_X39Y35         FDRE                                         r  U4/RD1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.827    10.163    U4/CLK
    SLICE_X39Y35         FDRE                                         r  U4/RD1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.496    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.098    10.594    U4/RD1_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.594    
                         arrival time                          10.900    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U3/Mem_reg[79][13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/RD_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.665ns  (logic 0.364ns (54.708%)  route 0.301ns (45.293%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.158ns = ( 10.158 - 10.000 ) 
    Source Clock Delay      (SCD):    0.231ns = ( 10.231 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.557    10.231    U3/CLK_BUFG
    SLICE_X35Y16         FDRE                                         r  U3/Mem_reg[79][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.146    10.377 r  U3/Mem_reg[79][13]/Q
                         net (fo=1, routed)           0.178    10.555    U3/Mem_reg_n_2_[79][13]
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.045    10.600 r  U3/RD[29]_i_7/O
                         net (fo=1, routed)           0.000    10.600    U3/RD[29]_i_7_n_2
    SLICE_X39Y19         MUXF7 (Prop_muxf7_I1_O)      0.065    10.665 r  U3/RD_reg[29]_i_2/O
                         net (fo=1, routed)           0.124    10.788    U3/RD_reg[29]_i_2_n_2
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.108    10.896 r  U3/RD[29]_i_1/O
                         net (fo=1, routed)           0.000    10.896    U3/RD[29]_i_1_n_2
    SLICE_X40Y20         FDRE                                         r  U3/RD_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.822    10.158    U3/CLK_BUFG
    SLICE_X40Y20         FDRE                                         r  U3/RD_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.491    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.098    10.589    U3/RD_reg[29]
  -------------------------------------------------------------------
                         required time                        -10.589    
                         arrival time                          10.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U3/Mem_reg[95][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/RD_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.673ns  (logic 0.364ns (54.056%)  route 0.309ns (45.944%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.157ns = ( 10.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.229ns = ( 10.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.555    10.229    U3/CLK_BUFG
    SLICE_X33Y19         FDRE                                         r  U3/Mem_reg[95][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.146    10.375 r  U3/Mem_reg[95][14]/Q
                         net (fo=1, routed)           0.193    10.568    U3/Mem_reg_n_2_[95][14]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.045    10.613 r  U3/RD[30]_i_9/O
                         net (fo=1, routed)           0.000    10.613    U3/RD[30]_i_9_n_2
    SLICE_X35Y20         MUXF7 (Prop_muxf7_I1_O)      0.065    10.678 r  U3/RD_reg[30]_i_3/O
                         net (fo=1, routed)           0.116    10.794    U3/RD_reg[30]_i_3_n_2
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.108    10.902 r  U3/RD[30]_i_1/O
                         net (fo=1, routed)           0.000    10.902    U3/RD[30]_i_1_n_2
    SLICE_X37Y20         FDRE                                         r  U3/RD_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.821    10.157    U3/CLK_BUFG
    SLICE_X37Y20         FDRE                                         r  U3/RD_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.490    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.099    10.589    U3/RD_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.589    
                         arrival time                          10.902    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 U4/Rec_reg[1][22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U4/RD2_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.716ns  (logic 0.370ns (51.663%)  route 0.346ns (48.338%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.162ns = ( 10.162 - 10.000 ) 
    Source Clock Delay      (SCD):    0.233ns = ( 10.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.559    10.233    U4/CLK
    SLICE_X36Y35         FDRE                                         r  U4/Rec_reg[1][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.146    10.379 r  U4/Rec_reg[1][22]/Q
                         net (fo=3, routed)           0.129    10.508    U4/display[54]
    SLICE_X37Y34         LUT5 (Prop_lut5_I4_O)        0.045    10.553 r  U4/RD2[22]_i_12/O
                         net (fo=1, routed)           0.000    10.553    U4/RD2[22]_i_12_n_2
    SLICE_X37Y34         MUXF7 (Prop_muxf7_I0_O)      0.071    10.624 r  U4/RD2_reg[22]_i_5/O
                         net (fo=1, routed)           0.217    10.841    U4/RD2_reg[22]_i_5_n_2
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.108    10.949 r  U4/RD2[22]_i_1/O
                         net (fo=1, routed)           0.000    10.949    U4/RD2[22]_i_1_n_2
    SLICE_X34Y35         FDRE                                         r  U4/RD2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.826    10.162    U4/CLK
    SLICE_X34Y35         FDRE                                         r  U4/RD2_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.333    10.495    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.125    10.620    U4/RD2_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.620    
                         arrival time                          10.949    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U4/RD2_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[117][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.466ns  (logic 0.191ns (41.012%)  route 0.275ns (58.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.157ns = ( 10.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.232ns = ( 10.232 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.558    10.232    U4/CLK
    SLICE_X57Y28         FDRE                                         r  U4/RD2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.146    10.378 r  U4/RD2_reg[17]/Q
                         net (fo=64, routed)          0.275    10.653    U1/RD2[17]
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.045    10.698 r  U1/Mem[117][1]_i_1/O
                         net (fo=1, routed)           0.000    10.698    U3/Mem_reg[117][15]_0[1]
    SLICE_X56Y25         FDRE                                         r  U3/Mem_reg[117][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.821    10.157    U3/CLK_BUFG
    SLICE_X56Y25         FDRE                                         r  U3/Mem_reg[117][1]/C  (IS_INVERTED)
                         clock pessimism              0.085    10.242    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.125    10.367    U3/Mem_reg[117][1]
  -------------------------------------------------------------------
                         required time                        -10.367    
                         arrival time                          10.698    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.194%)  route 0.271ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785    -0.622    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.577 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225    -0.352    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.326 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.561     0.235    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.376 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.271     0.647    FSM_onehot_state_reg_n_2_[2]
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105    -0.998    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.942 r  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249    -0.693    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.664 r  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.831     0.167    CLK_BUFG
    SLICE_X41Y39         FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism              0.068     0.235    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.072     0.307    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U4/RD2_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/Mem_reg[119][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.405%)  route 0.288ns (57.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.157ns = ( 10.157 - 10.000 ) 
    Source Clock Delay      (SCD):    0.233ns = ( 10.233 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.440    10.440    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     8.081 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.567    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.593 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           0.785     9.378    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     9.423 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.225     9.648    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.674 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.559    10.233    U4/CLK
    SLICE_X56Y29         FDRE                                         r  U4/RD2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.167    10.400 r  U4/RD2_reg[1]/Q
                         net (fo=131, routed)         0.288    10.688    U1/RD2[1]
    SLICE_X56Y24         LUT5 (Prop_lut5_I2_O)        0.045    10.733 r  U1/Mem[119][1]_i_1/O
                         net (fo=1, routed)           0.000    10.733    U3/Mem_reg[119][15]_0[1]
    SLICE_X56Y24         FDRE                                         r  U3/Mem_reg[119][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                   IBUF                         0.000    10.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.480    10.480    U9/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.338 f  U9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     7.867    U9/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     7.896 f  U9/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     9.002    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056     9.058 f  CLK_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.249     9.307    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.336 f  CLK_BUFG_inst/O
                         net (fo=3286, routed)        0.821    10.157    U3/CLK_BUFG
    SLICE_X56Y24         FDRE                                         r  U3/Mem_reg[119][1]/C  (IS_INVERTED)
                         clock pessimism              0.104    10.261    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.125    10.386    U3/Mem_reg[119][1]
  -------------------------------------------------------------------
                         required time                        -10.386    
                         arrival time                          10.733    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U9/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    U9/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X41Y39     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y39     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y39     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y39     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y39     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y15     U3/Mem_reg[107][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y16     U3/Mem_reg[107][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y16     U3/Mem_reg[107][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y19     U3/Mem_reg[107][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y21     U3/Mem_reg[107][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y19     U3/Mem_reg[107][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y19     U3/Mem_reg[107][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y16     U3/Mem_reg[107][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y18     U3/Mem_reg[107][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y16     U3/Mem_reg[107][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y16     U3/Mem_reg[107][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y21     U3/Mem_reg[107][8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y12     U3/Mem_reg[108][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y4      U3/Mem_reg[20][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y5      U3/Mem_reg[20][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y5      U3/Mem_reg[20][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y5      U3/Mem_reg[20][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U9/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U9/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U9/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.766ns (25.511%)  route 2.237ns (74.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.512     6.622    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.629    13.017    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[4]/C
                         clock pessimism              0.154    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X52Y51         FDRE (Setup_fdre_C_R)       -0.524    12.612    U6/i_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.766ns (25.511%)  route 2.237ns (74.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.512     6.622    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.629    13.017    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[5]/C
                         clock pessimism              0.154    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X52Y51         FDRE (Setup_fdre_C_R)       -0.524    12.612    U6/i_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.766ns (25.511%)  route 2.237ns (74.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.512     6.622    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.629    13.017    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
                         clock pessimism              0.154    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X52Y51         FDRE (Setup_fdre_C_R)       -0.524    12.612    U6/i_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.766ns (25.511%)  route 2.237ns (74.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 13.017 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.512     6.622    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.629    13.017    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[7]/C
                         clock pessimism              0.154    13.172    
                         clock uncertainty           -0.035    13.136    
    SLICE_X52Y51         FDRE (Setup_fdre_C_R)       -0.524    12.612    U6/i_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.766ns (25.183%)  route 2.276ns (74.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 13.072 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.551     6.661    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.684    13.072    U6/CLK100MHZ
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[0]/C
                         clock pessimism              0.154    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X52Y50         FDRE (Setup_fdre_C_R)       -0.524    12.667    U6/i_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.766ns (25.183%)  route 2.276ns (74.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 13.072 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.551     6.661    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.684    13.072    U6/CLK100MHZ
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[1]/C
                         clock pessimism              0.154    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X52Y50         FDRE (Setup_fdre_C_R)       -0.524    12.667    U6/i_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.766ns (25.183%)  route 2.276ns (74.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 13.072 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.551     6.661    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.684    13.072    U6/CLK100MHZ
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[2]/C
                         clock pessimism              0.154    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X52Y50         FDRE (Setup_fdre_C_R)       -0.524    12.667    U6/i_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.766ns (25.183%)  route 2.276ns (74.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 13.072 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.551     6.661    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.684    13.072    U6/CLK100MHZ
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[3]/C
                         clock pessimism              0.154    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X52Y50         FDRE (Setup_fdre_C_R)       -0.524    12.667    U6/i_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.766ns (24.387%)  route 2.375ns (75.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 13.148 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.651     6.761    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.760    13.148    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[10]/C
                         clock pessimism              0.274    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X52Y52         FDRE (Setup_fdre_C_R)       -0.524    12.863    U6/i_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 U6/i_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.766ns (24.387%)  route 2.375ns (75.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 13.148 - 10.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.161     3.620    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.518     4.138 r  U6/i_cnt_reg[16]/Q
                         net (fo=2, routed)           0.775     4.913    U6/i_cnt_reg[16]
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.037 r  U6/i_cnt[0]_i_3/O
                         net (fo=2, routed)           0.950     5.986    U6/i_cnt[0]_i_3_n_2
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.110 r  U6/i_cnt[0]_i_1/O
                         net (fo=20, routed)          0.651     6.761    U6/i_cnt[0]_i_1_n_2
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.760    13.148    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[11]/C
                         clock pessimism              0.274    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X52Y52         FDRE (Setup_fdre_C_R)       -0.524    12.863    U6/i_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  6.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/slowCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.985%)  route 0.185ns (47.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.837     1.063    U6/CLK100MHZ
    SLICE_X52Y50         FDRE                                         r  U6/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.227 r  U6/i_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     1.412    U6/i_cnt_reg[0]
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.457 r  U6/slowCLK_i_1/O
                         net (fo=1, routed)           0.000     1.457    U6/slowCLK_i_1_n_2
    SLICE_X53Y52         FDRE                                         r  U6/slowCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.045     1.459    U6/CLK100MHZ
    SLICE_X53Y52         FDRE                                         r  U6/slowCLK_reg/C
                         clock pessimism             -0.235     1.224    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.091     1.315    U6/slowCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.373ns (74.827%)  route 0.125ns (25.173%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.535 r  U6/i_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.535    U6/i_cnt_reg[8]_i_1_n_9
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.045     1.459    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[8]/C
                         clock pessimism             -0.235     1.224    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.134     1.358    U6/i_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.386ns (75.467%)  route 0.125ns (24.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.548 r  U6/i_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.548    U6/i_cnt_reg[8]_i_1_n_7
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.045     1.459    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[10]/C
                         clock pessimism             -0.235     1.224    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.134     1.358    U6/i_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.453ns (78.308%)  route 0.125ns (21.692%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.522 r  U6/i_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    U6/i_cnt_reg[8]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.562 r  U6/i_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.562    U6/i_cnt_reg[12]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.615 r  U6/i_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.615    U6/i_cnt_reg[16]_i_1_n_9
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.092     1.506    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[16]/C
                         clock pessimism             -0.235     1.272    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.134     1.406    U6/i_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.409ns (76.522%)  route 0.125ns (23.478%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.571 r  U6/i_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.571    U6/i_cnt_reg[8]_i_1_n_8
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.045     1.459    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[9]/C
                         clock pessimism             -0.235     1.224    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.134     1.358    U6/i_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.411ns (76.610%)  route 0.125ns (23.390%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.573 r  U6/i_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.573    U6/i_cnt_reg[8]_i_1_n_6
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.045     1.459    U6/CLK100MHZ
    SLICE_X52Y52         FDRE                                         r  U6/i_cnt_reg[11]/C
                         clock pessimism             -0.235     1.224    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.134     1.358    U6/i_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.466ns (78.785%)  route 0.125ns (21.215%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.522 r  U6/i_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    U6/i_cnt_reg[8]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.562 r  U6/i_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.562    U6/i_cnt_reg[12]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.628 r  U6/i_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.628    U6/i_cnt_reg[16]_i_1_n_7
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.092     1.506    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[18]/C
                         clock pessimism             -0.235     1.272    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.134     1.406    U6/i_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.489ns (79.579%)  route 0.125ns (20.421%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.522 r  U6/i_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    U6/i_cnt_reg[8]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.562 r  U6/i_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.562    U6/i_cnt_reg[12]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.651 r  U6/i_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.651    U6/i_cnt_reg[16]_i_1_n_8
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.092     1.506    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[17]/C
                         clock pessimism             -0.235     1.272    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.134     1.406    U6/i_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.491ns (79.645%)  route 0.125ns (20.355%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.482 r  U6/i_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.482    U6/i_cnt_reg[4]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.522 r  U6/i_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    U6/i_cnt_reg[8]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.562 r  U6/i_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.562    U6/i_cnt_reg[12]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.653 r  U6/i_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.653    U6/i_cnt_reg[16]_i_1_n_6
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.092     1.506    U6/CLK100MHZ
    SLICE_X52Y54         FDRE                                         r  U6/i_cnt_reg[19]/C
                         clock pessimism             -0.235     1.272    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.134     1.406    U6/i_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U6/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/i_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.810     1.037    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.201 r  U6/i_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.326    U6/i_cnt_reg[6]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.436 r  U6/i_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.436    U6/i_cnt_reg[4]_i_1_n_7
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          0.940     1.354    U6/CLK100MHZ
    SLICE_X52Y51         FDRE                                         r  U6/i_cnt_reg[6]/C
                         clock pessimism             -0.318     1.037    
    SLICE_X52Y51         FDRE (Hold_fdre_C_D)         0.134     1.171    U6/i_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y50  U6/i_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y52  U6/i_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y52  U6/i_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y53  U6/i_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y53  U6/i_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y53  U6/i_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y53  U6/i_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y54  U6/i_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y54  U6/i_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y54  U6/i_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y52  U6/i_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y52  U6/i_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y52  U6/i_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y52  U6/i_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y51  U6/i_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y51  U6/i_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50  U6/i_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y53  U6/i_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y53  U6/i_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y53  U6/i_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y53  U6/i_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y54  U6/i_cnt_reg[16]/C



