#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 10 21:47:58 2024
# Process ID: 65124
# Current directory: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65844 C:\Users\Yicheng Zhou\OneDrive\Desktop\UIUC\ECE 496\FPGA_build\CAVLC\CAVLC.xpr
# Log file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/vivado.log
# Journal file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC\vivado.jou
# Running On: DESKTOP-AENBBM7, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17071 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.xpr}
update_compile_order -fileset sources_1
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 2}
add_wave {{/test/uut/state}} 
save_wave_config {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}}
set_property xsim.view {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}
source test.tcl
current_wave_config {test_behav.wcfg}
add_wave {{/test/uut/XSTATE}} 
save_wave_config {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}
source test.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/sim_2.v} w ]
add_files -fileset sim_1 {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/sim_2.v}}
update_compile_order -fileset sim_1
create_fileset -simset sim_2
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
set_property SOURCE_SET sources_1 [get_filesets sim_2]
file mkdir C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new
file mkdir {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new}
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new/sim_2.v} w ]
add_files -fileset sim_2 {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_2/new/sim_2.v}}
update_compile_order -fileset sim_2
export_ip_user_files -of_objects  [get_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/sim_2.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/CAVLC.srcs/sim_1/new/sim_2.v}}
update_compile_order -fileset sim_2
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
source test.tcl
create_project project_3 {C:/Users/Yicheng Zhou/OneDrive/Desktop/project_3} -part xc7a75tfgg484-1
close_project
close_sim
add_files -norecurse {{C:/Users/Yicheng Zhou/OneDrive/Desktop/hardh264/src/h264cavlc.vhd}}
update_compile_order -fileset sources_1
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse {{C:/Users/Yicheng Zhou/OneDrive/Desktop/hardh264/tests/cavlc_test.vhd}}
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
launch_simulation
open_wave_config {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/CAVLC/test_behav.wcfg}
source test.tcl
close_sim
