INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/pipeline_cpu/pipeline_cpu.sim/sim_1/impl/func/pipeline_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Assist_ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module Data_CONF
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-311] analyzing module IF_Module
INFO: [VRFC 10-311] analyzing module LOHI
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MULU
INFO: [VRFC 10-311] analyzing module Pipeline_Core
INFO: [VRFC 10-311] analyzing module Pipeline_cpu
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-311] analyzing module ROM_dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/pipeline_cpu/pipeline_cpu.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
