{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766470521637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766470521638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 14:15:21 2025 " "Processing started: Tue Dec 23 14:15:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766470521638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766470521638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766470521638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_85c_slow.vo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_85c_slow.vo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_0c_slow.vo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_0c_slow.vo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522386 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_min_1200mv_0c_fast.vo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_min_1200mv_0c_fast.vo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720.vo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720.vo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_85c_v_slow.sdo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_85c_v_slow.sdo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_0c_v_slow.sdo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_0c_v_slow.sdo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470522975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_min_1200mv_0c_v_fast.sdo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_min_1200mv_0c_v_fast.sdo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470523108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_v.sdo G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_v.sdo in folder \"G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766470523243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766470523282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 14:15:23 2025 " "Processing ended: Tue Dec 23 14:15:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766470523282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766470523282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766470523282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766470523282 ""}
