// Seed: 884471147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output tri0 id_16,
    input tri id_17,
    output wire id_18,
    output wor id_19,
    output supply0 id_20,
    input supply1 id_21,
    output tri id_22,
    input supply1 id_23,
    input wor id_24,
    output tri id_25,
    input uwire id_26,
    output tri0 id_27,
    output wand id_28
);
  tri0 id_30, id_31;
  assign (highz1, pull0) id_28 = !id_31 - id_11;
  module_0(
      id_31, id_31, id_31, id_31
  );
endmodule
