

================================================================
== Vivado HLS Report for 'xfOtsuKernel'
================================================================
* Date:           Wed Mar 18 11:35:47 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 37.203 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1034|     1034| 51.700 us | 51.700 us |  1034|  1034|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_Inverse_fu_227  |Inverse  |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
        |grp_Inverse_fu_239  |Inverse  |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HISTOGRAM_NORM_LOOP  |      256|      256|         2|          1|          1|   256|    yes   |
        |- SUM_LOOP             |      256|      256|         2|          1|          1|   256|    yes   |
        |- THRESHOLD_LOOP       |      515|      515|         5|          2|          1|   256|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     47|       0|   3933|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|      66|    828|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    308|    -|
|Register         |        -|      -|     917|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     47|     983|   5069|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     21|   ~0   |      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_Inverse_fu_227  |Inverse  |        4|      0|  33|  414|    0|
    |grp_Inverse_fu_239  |Inverse  |        4|      0|  33|  414|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        8|      0|  66|  828|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |HistArray_V_U  |xfOtsuKernel_HistxdS  |        1|  0|   0|    0|   256|   33|     1|         8448|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   256|   33|     1|         8448|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln104_fu_720_p2                      |     *    |      2|  0|   20|          32|           9|
    |mul_ln121_fu_873_p2                      |     *    |      4|  0|   47|          25|          64|
    |mul_ln123_fu_887_p2                      |     *    |      4|  0|   20|          32|          32|
    |mul_ln127_fu_942_p2                      |     *    |     10|  0|   47|          64|          64|
    |mul_ln135_fu_993_p2                      |     *    |      4|  0|   20|          32|          32|
    |mul_ln136_fu_1016_p2                     |     *    |      7|  0|   47|          32|          64|
    |mul_ln89_fu_507_p2                       |     *    |      2|  0|   20|           8|          32|
    |ret_V_1_fu_664_p2                        |     *    |      6|  0|   17|          32|          45|
    |ret_V_2_fu_857_p2                        |     *    |      2|  0|   22|           9|          33|
    |ret_V_fu_626_p2                          |     *    |      4|  0|   20|          32|          32|
    |total_V_fu_539_p2                        |     *    |      2|  0|   47|          25|          25|
    |add_ln112_1_fu_823_p2                    |     +    |      0|  0|   32|          25|          25|
    |add_ln115_fu_732_p2                      |     +    |      0|  0|   15|           8|           8|
    |add_ln127_1_fu_760_p2                    |     +    |      0|  0|   15|           9|           9|
    |add_ln127_fu_751_p2                      |     +    |      0|  0|   15|           8|           4|
    |add_ln67_fu_281_p2                       |     +    |      0|  0|   15|           6|           7|
    |add_ln77_fu_375_p2                       |     +    |      0|  0|   15|           6|           7|
    |add_ln88_fu_487_p2                       |     +    |      0|  0|   39|          32|          32|
    |i_1_fu_701_p2                            |     +    |      0|  0|   15|           9|           1|
    |i_2_fu_794_p2                            |     +    |      0|  0|   15|           9|           1|
    |i_fu_611_p2                              |     +    |      0|  0|   15|           9|           1|
    |sumB_fu_867_p2                           |     +    |      0|  0|   71|          64|          64|
    |sum_fu_726_p2                            |     +    |      0|  0|   39|          32|          32|
    |wB_fu_817_p2                             |     +    |      0|  0|   39|          32|          32|
    |d_fu_897_p2                              |     -    |      0|  0|   71|          64|          64|
    |sub_ln125_fu_911_p2                      |     -    |      0|  0|   71|           1|          64|
    |sub_ln1500_1_fu_591_p2                   |     -    |      0|  0|   15|           1|           8|
    |sub_ln1500_fu_577_p2                     |     -    |      0|  0|   15|           1|           8|
    |sub_ln72_fu_321_p2                       |     -    |      0|  0|   15|           5|           8|
    |sub_ln82_fu_415_p2                       |     -    |      0|  0|   15|           5|           8|
    |wF_fu_938_p2                             |     -    |      0|  0|   32|          25|          25|
    |and_ln70_fu_343_p2                       |    and   |      0|  0|    2|           1|           1|
    |and_ln80_fu_437_p2                       |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op198_call_state11_state10  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op208_call_state12_state11  |    and   |      0|  0|    2|           1|           1|
    |ashr_ln127_fu_946_p2                     |   ashr   |      0|  0|  182|          64|          64|
    |icmp_ln101_fu_695_p2                     |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln108_fu_788_p2                     |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln113_fu_829_p2                     |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln115_fu_840_p2                     |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln138_fu_1036_p2                    |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln65_fu_271_p2                      |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln70_fu_315_p2                      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln75_fu_365_p2                      |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln80_fu_409_p2                      |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln93_fu_605_p2                      |   icmp   |      0|  0|   13|           9|          10|
    |a1_fu_878_p2                             |   lshr   |      0|  0|  182|          64|          64|
    |c1_fu_892_p2                             |   lshr   |      0|  0|  182|          64|          64|
    |hgt_1_fu_385_p2                          |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln115_fu_835_p2                     |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln1500_1_fu_669_p2                  |   lshr   |      0|  0|  235|          77|          77|
    |lshr_ln1500_fu_635_p2                    |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln88_fu_501_p2                      |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln89_fu_525_p2                      |   lshr   |      0|  0|  101|          32|          32|
    |maxtmp_fu_1006_p2                        |   lshr   |      0|  0|  182|          64|          64|
    |varMax_fu_1030_p2                        |   lshr   |      0|  0|  182|          64|          64|
    |wdt_1_fu_291_p2                          |   lshr   |      0|  0|  101|          32|          32|
    |ap_predicate_tran12to14_state10          |    or    |      0|  0|    2|           1|           1|
    |d_1_fu_917_p3                            |  select  |      0|  0|   64|           1|          64|
    |hgt_3_fu_443_p3                          |  select  |      0|  0|   32|           1|          32|
    |hgt_4_fu_451_p3                          |  select  |      0|  0|   32|           1|          32|
    |select_ln138_1_fu_1049_p3                |  select  |      0|  0|   64|           1|          64|
    |select_ln138_fu_1042_p3                  |  select  |      0|  0|    8|           1|           8|
    |select_ln1500_fu_687_p3                  |  select  |      0|  0|   33|           1|          33|
    |select_ln70_fu_459_p3                    |  select  |      0|  0|    7|           1|           7|
    |select_ln80_fu_467_p3                    |  select  |      0|  0|    7|           1|           7|
    |tmp2_V_fu_653_p3                         |  select  |      0|  0|   45|           1|          45|
    |wdt_3_fu_349_p3                          |  select  |      0|  0|   32|           1|          32|
    |wdt_4_fu_357_p3                          |  select  |      0|  0|   32|           1|          32|
    |hgt_2_fu_425_p2                          |    shl   |      0|  0|  101|          32|          32|
    |shl_ln1500_1_fu_674_p2                   |    shl   |      0|  0|  235|          77|          77|
    |shl_ln1500_fu_640_p2                     |    shl   |      0|  0|  235|          77|          77|
    |wdt_2_fu_331_p2                          |    shl   |      0|  0|  101|          32|          32|
    |ap_enable_pp0                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                  |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                  |    xor   |      0|  0|    2|           2|           1|
    |xor_ln65_fu_337_p2                       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln75_fu_431_p2                       |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                    |          |     47|  0| 3933|        1725|        2174|
    +-----------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |HistArray_V_address0                    |  27|          5|    8|         40|
    |HistArray_V_d0                          |  15|          3|   33|         99|
    |ap_NS_fsm                               |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                 |  15|          3|    1|          3|
    |ap_phi_mux_i_op_assign_2_phi_fu_207_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_op_assign_3_phi_fu_219_p4  |   9|          2|    9|         18|
    |ap_phi_mux_i_op_assign_phi_fu_195_p4    |   9|          2|    9|         18|
    |grp_Inverse_fu_227_M                    |  15|          3|    6|         18|
    |grp_Inverse_fu_227_N_read               |  21|          4|    8|         32|
    |grp_Inverse_fu_227_ap_start             |   9|          2|    1|          2|
    |grp_Inverse_fu_227_x                    |  21|          4|   16|         64|
    |i_0_reg_168                             |   9|          2|    9|         18|
    |i_op_assign_1_reg_179                   |   9|          2|   32|         64|
    |i_op_assign_2_reg_203                   |   9|          2|   32|         64|
    |i_op_assign_3_reg_215                   |   9|          2|    9|         18|
    |i_op_assign_4_fu_104                    |   9|          2|   64|        128|
    |i_op_assign_reg_191                     |   9|          2|    9|         18|
    |thresh_write_assign_fu_108              |   9|          2|    8|         16|
    |varMax_0_fu_100                         |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 308|         64|  354|        830|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln112_1_reg_1250               |  25|   0|   25|          0|
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |d_1_reg_1264                       |  64|   0|   64|          0|
    |grp_Inverse_fu_227_ap_start_reg    |   1|   0|    1|          0|
    |i_0_reg_168                        |   9|   0|    9|          0|
    |i_1_reg_1157                       |   9|   0|    9|          0|
    |i_2_reg_1235                       |   9|   0|    9|          0|
    |i_op_assign_1_reg_179              |  32|   0|   32|          0|
    |i_op_assign_2_reg_203              |  32|   0|   32|          0|
    |i_op_assign_3_reg_215              |   9|   0|    9|          0|
    |i_op_assign_4_fu_104               |  64|   0|   64|          0|
    |i_op_assign_reg_191                |   9|   0|    9|          0|
    |icmp_ln101_reg_1153                |   1|   0|    1|          0|
    |icmp_ln108_reg_1231                |   1|   0|    1|          0|
    |icmp_ln108_reg_1231_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln113_reg_1256                |   1|   0|    1|          0|
    |icmp_ln113_reg_1256_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln115_reg_1260                |   1|   0|    1|          0|
    |icmp_ln115_reg_1260_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln93_reg_1134                 |   1|   0|    1|          0|
    |max_val_reg_1270                   |   8|   0|    8|          0|
    |max_val_reg_1270_pp2_iter1_reg     |   8|   0|    8|          0|
    |n1_1_fu_116                        |   8|   0|    8|          0|
    |n1_reg_1290                        |   8|   0|    8|          0|
    |n2_1_fu_112                        |   8|   0|    8|          0|
    |res_reg_1275                       |  32|   0|   32|          0|
    |rhs_V_reg_1109                     |  32|   0|   77|         45|
    |sext_ln115_reg_1205                |  32|   0|   32|          0|
    |sext_ln88_1_reg_1072               |   8|   0|    8|          0|
    |sext_ln89_1_reg_1078               |   9|   0|    9|          0|
    |sext_ln89_2_reg_1083               |   8|   0|    8|          0|
    |thresh_write_assign_fu_108         |   8|   0|    8|          0|
    |tmp_3_reg_1099                     |   1|   0|    1|          0|
    |tmp_4_reg_1114                     |   1|   0|    1|          0|
    |total_V_reg_1088                   |  25|   0|   25|          0|
    |val1_reg_1285                      |  32|   0|   32|          0|
    |varMax_0_fu_100                    |  64|   0|   64|          0|
    |wB_reg_1245                        |  32|   0|   32|          0|
    |x_inv2_reg_1280                    |  16|   0|   16|          0|
    |zext_ln121_1_reg_1215              |  32|   0|   64|         32|
    |zext_ln121_reg_1210                |  25|   0|   64|         39|
    |zext_ln123_reg_1221                |  32|   0|   64|         32|
    |zext_ln127_reg_1226                |  32|   0|   64|         32|
    |zext_ln1500_1_reg_1119             |  32|   0|   77|         45|
    |zext_ln1500_2_reg_1124             |  32|   0|   77|         45|
    |zext_ln1500_3_reg_1129             |  32|   0|   77|         45|
    |zext_ln1500_reg_1094               |  32|   0|   64|         32|
    |zext_ln215_reg_1104                |  32|   0|   64|         32|
    |zext_ln96_reg_1143                 |   9|   0|   64|         55|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 917|   0| 1351|        434|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_start         |  in |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_done          | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_idle          | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_ready         | out |    1| ap_ctrl_hs | xfOtsuKernel | return value |
|ap_return        | out |    8| ap_ctrl_hs | xfOtsuKernel | return value |
|p_hist_address0  | out |    8|  ap_memory |    p_hist    |     array    |
|p_hist_ce0       | out |    1|  ap_memory |    p_hist    |     array    |
|p_hist_q0        |  in |   32|  ap_memory |    p_hist    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 2, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 9 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 18.4>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%HistArray_V = alloca [256 x i33], align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 15 'alloca' 'HistArray_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_1 : Operation 16 [2/2] (18.4ns)   --->   "%call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 16 'call' 'call_ret4' <Predicate = true> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (18.4ns)   --->   "%call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 17 'call' 'call_ret6' <Predicate = true> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 31.6>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %p_hist, [8 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%HistArray_V_addr = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 19 'getelementptr' 'HistArray_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store i33 0, i33* %HistArray_V_addr, align 16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 20 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/2] (5.02ns)   --->   "%call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 21 'call' 'call_ret4' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wdt = extractvalue { i32, i8 } %call_ret4, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 22 'extractvalue' 'wdt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shift1 = extractvalue { i32, i8 } %call_ret4, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 23 'extractvalue' 'shift1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (5.02ns)   --->   "%call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 24 'call' 'call_ret6' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%hgt = extractvalue { i32, i8 } %call_ret6, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 25 'extractvalue' 'hgt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift2 = extractvalue { i32, i8 } %call_ret6, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 26 'extractvalue' 'shift2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp sgt i8 %shift1, 24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 27 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i8 %shift1 to i7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 28 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 -24, %trunc_ln67" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 29 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%zext_ln67 = zext i7 %add_ln67 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 30 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%wdt_1 = lshr i32 %wdt, %zext_ln67" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 31 'lshr' 'wdt_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift1, i32 1, i32 7)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1, i1 false)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 33 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp eq i8 %and_ln, %shift1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 34 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%sub_ln72 = sub i8 24, %shift1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 35 'sub' 'sub_ln72' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%zext_ln72 = zext i8 %sub_ln72 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 36 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%wdt_2 = shl i32 %wdt, %zext_ln72" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 37 'shl' 'wdt_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%xor_ln65 = xor i1 %icmp_ln65, true" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 38 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln70 = and i1 %icmp_ln70, %xor_ln65" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 39 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.42ns) (out node of the LUT)   --->   "%wdt_3 = select i1 %icmp_ln65, i32 %wdt_1, i32 %wdt_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 40 'select' 'wdt_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.69ns) (out node of the LUT)   --->   "%wdt_4 = select i1 %and_ln70, i32 %wdt, i32 %wdt_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 41 'select' 'wdt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln75 = icmp sgt i8 %shift2, 24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 42 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i8 %shift2 to i7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 43 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln77 = add i7 -24, %trunc_ln77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 44 'add' 'add_ln77' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%zext_ln77 = zext i7 %add_ln77 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 45 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%hgt_1 = lshr i32 %hgt, %zext_ln77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 46 'lshr' 'hgt_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift2, i32 1, i32 7)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 47 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 48 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp eq i8 %and_ln1, %shift2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 49 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%sub_ln82 = sub i8 24, %shift2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 50 'sub' 'sub_ln82' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%zext_ln82 = zext i8 %sub_ln82 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 51 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%hgt_2 = shl i32 %hgt, %zext_ln82" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 52 'shl' 'hgt_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln75 = xor i1 %icmp_ln75, true" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 53 'xor' 'xor_ln75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %icmp_ln80, %xor_ln75" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 54 'and' 'and_ln80' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (4.42ns) (out node of the LUT)   --->   "%hgt_3 = select i1 %icmp_ln75, i32 %hgt_1, i32 %hgt_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 55 'select' 'hgt_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.69ns) (out node of the LUT)   --->   "%hgt_4 = select i1 %and_ln80, i32 %hgt, i32 %hgt_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 56 'select' 'hgt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln70 = select i1 %and_ln70, i7 %tmp_1, i7 12" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 57 'select' 'select_ln70' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%select_ln80 = select i1 %and_ln80, i7 %tmp_2, i7 12" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 58 'select' 'select_ln80' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%shl_ln88 = shl i32 %wdt_4, 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 59 'shl' 'shl_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%shl_ln88_1 = shl i32 %wdt_4, 6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 60 'shl' 'shl_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln88 = add i32 %shl_ln88, %shl_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 61 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i7 %select_ln70 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 62 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i7 %select_ln70 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 63 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.42ns)   --->   "%lshr_ln88 = lshr i32 %add_ln88, %sext_ln88" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 64 'lshr' 'lshr_ln88' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (8.51ns)   --->   "%mul_ln89 = mul i32 180, %hgt_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 65 'mul' 'mul_ln89' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i7 %select_ln80 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 66 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i7 %select_ln80 to i9" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 67 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i7 %select_ln80 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 68 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (4.42ns)   --->   "%lshr_ln89 = lshr i32 %mul_ln89, %sext_ln89" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 69 'lshr' 'lshr_ln89' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %lshr_ln88 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 70 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i32 %lshr_ln89 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 71 'trunc' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (6.65ns)   --->   "%total_V = mul i25 %trunc_ln209_1, %trunc_ln209" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 72 'mul' 'total_V' <Predicate = true> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1500 = zext i32 %wdt_4 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 73 'zext' 'zext_ln1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln70, i32 6)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 74 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %sext_ln88 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 75 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%rhs_V = zext i32 %hgt_4 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 76 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln80, i32 6)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1500_1 = zext i32 %sext_ln89 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 78 'zext' 'zext_ln1500_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%sub_ln1500 = sub i8 0, %sext_ln89_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 79 'sub' 'sub_ln1500' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1500 = sext i8 %sub_ln1500 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 80 'sext' 'sext_ln1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1500_2 = zext i32 %sext_ln1500 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 81 'zext' 'zext_ln1500_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.87ns)   --->   "%sub_ln1500_1 = sub i8 0, %sext_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 82 'sub' 'sub_ln1500_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1500_1 = sext i8 %sub_ln1500_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 83 'sext' 'sext_ln1500_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1500_3 = zext i32 %sext_ln1500_1 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 84 'zext' 'zext_ln1500_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %_ifconv ], [ %i, %HISTOGRAM_NORM_LOOP ]"   --->   Operation 86 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp eq i9 %i_0, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 87 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 88 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 89 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %.preheader508.preheader, label %HISTOGRAM_NORM_LOOP" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_hist_addr = getelementptr [256 x i32]* %p_hist, i64 0, i64 %zext_ln96" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 92 'getelementptr' 'p_hist_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%p_hist_load = load volatile i32* %p_hist_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 93 'load' 'p_hist_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 34.5>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str154) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:94]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str154)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:94]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:95]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%p_hist_load = load volatile i32* %p_hist_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 97 'load' 'p_hist_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i32 %p_hist_load to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 98 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (8.51ns)   --->   "%ret_V = mul i64 %zext_ln1500, %zext_ln215_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 99 'mul' 'ret_V' <Predicate = (!icmp_ln93)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%zext_ln1352 = zext i64 %ret_V to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 100 'zext' 'zext_ln1352' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%lshr_ln1500 = lshr i64 %ret_V, %zext_ln215" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 101 'lshr' 'lshr_ln1500' <Predicate = (!icmp_ln93 & !tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%shl_ln1500 = shl i77 %zext_ln1352, %zext_ln1500_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 102 'shl' 'shl_ln1500' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%trunc_ln1500 = trunc i64 %lshr_ln1500 to i45" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 103 'trunc' 'trunc_ln1500' <Predicate = (!icmp_ln93 & !tmp_3)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%trunc_ln1500_1 = trunc i77 %shl_ln1500 to i45" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 104 'trunc' 'trunc_ln1500_1' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp2_V = select i1 %tmp_3, i45 %trunc_ln1500_1, i45 %trunc_ln1500" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 105 'select' 'tmp2_V' <Predicate = (!icmp_ln93)> <Delay = 4.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V = zext i45 %tmp2_V to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 106 'zext' 'lhs_V' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (10.2ns)   --->   "%ret_V_1 = mul i77 %rhs_V, %lhs_V" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 107 'mul' 'ret_V_1' <Predicate = (!icmp_ln93)> <Delay = 10.2> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%lshr_ln1500_1 = lshr i77 %ret_V_1, %zext_ln1500_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 108 'lshr' 'lshr_ln1500_1' <Predicate = (!icmp_ln93 & !tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%shl_ln1500_1 = shl i77 %ret_V_1, %zext_ln1500_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 109 'shl' 'shl_ln1500_1' <Predicate = (!icmp_ln93 & tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%trunc_ln1500_2 = trunc i77 %shl_ln1500_1 to i33" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 110 'trunc' 'trunc_ln1500_2' <Predicate = (!icmp_ln93 & tmp_4)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%trunc_ln1500_3 = trunc i77 %lshr_ln1500_1 to i33" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 111 'trunc' 'trunc_ln1500_3' <Predicate = (!icmp_ln93 & !tmp_4)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (4.64ns) (out node of the LUT)   --->   "%select_ln1500 = select i1 %tmp_4, i33 %trunc_ln1500_2, i33 %trunc_ln1500_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 112 'select' 'select_ln1500' <Predicate = (!icmp_ln93)> <Delay = 4.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%HistArray_V_addr_1 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln96" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 113 'getelementptr' 'HistArray_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (3.25ns)   --->   "store i33 %select_ln1500, i33* %HistArray_V_addr_1, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 114 'store' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str154, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:99]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 116 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader508" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %sum, %SUM_LOOP ], [ 0, %.preheader508.preheader ]"   --->   Operation 118 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%i_op_assign = phi i9 [ %i_1, %SUM_LOOP ], [ 0, %.preheader508.preheader ]"   --->   Operation 119 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln101 = icmp eq i9 %i_op_assign, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 120 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 121 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i_op_assign, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 122 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %.preheader, label %SUM_LOOP" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %i_op_assign to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 124 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%HistArray_V_addr_2 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln104" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 125 'getelementptr' 'HistArray_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%HistArray_V_load = load i33* %HistArray_V_addr_2, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 126 'load' 'HistArray_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 7 <SV = 5> <Delay = 14.3>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str155) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:102]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str155)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:102]   --->   Operation 128 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:103]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i9 %i_op_assign to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 130 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%HistArray_V_load = load i33* %HistArray_V_addr_2, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 131 'load' 'HistArray_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i33 %HistArray_V_load to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 132 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (8.51ns)   --->   "%mul_ln104 = mul i32 %trunc_ln104, %zext_ln104_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 133 'mul' 'mul_ln104' <Predicate = (!icmp_ln101)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%sum = add i32 %mul_ln104, %i_op_assign_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 134 'add' 'sum' <Predicate = (!icmp_ln101)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str155, i32 %tmp_8)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:105]   --->   Operation 135 'specregionend' 'empty_84' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader508" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 136 'br' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.78>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%varMax_0 = alloca i64"   --->   Operation 137 'alloca' 'varMax_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%i_op_assign_4 = alloca i64"   --->   Operation 138 'alloca' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%thresh_write_assign = alloca i8"   --->   Operation 139 'alloca' 'thresh_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%n2_1 = alloca i8"   --->   Operation 140 'alloca' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%n1_1 = alloca i8"   --->   Operation 141 'alloca' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.87ns)   --->   "%add_ln115 = add i8 %sext_ln89_2, %sext_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 142 'add' 'add_ln115' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i8 %add_ln115 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 143 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i25 %total_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 144 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i32 %sext_ln115 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 145 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %i_op_assign_1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 146 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln127 = add i8 %sext_ln88_1, 10" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 147 'add' 'add_ln127' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %add_ln127 to i9" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 148 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln127_1 = add i9 %sext_ln127, %sext_ln89_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 149 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i9 %add_ln127_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 150 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i32 %sext_ln127_1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 151 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.76ns)   --->   "store i8 0, i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 152 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 153 [1/1] (1.76ns)   --->   "store i64 0, i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 154 [1/1] (1.76ns)   --->   "store i64 0, i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 155 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %.preheader ], [ %wB, %THRESHOLD_LOOP_end ]"   --->   Operation 156 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i9 [ 0, %.preheader ], [ %i_2, %THRESHOLD_LOOP_end ]"   --->   Operation 157 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.66ns)   --->   "%icmp_ln108 = icmp eq i9 %i_op_assign_3, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 158 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i_op_assign_3, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 159 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.loopexit, label %THRESHOLD_LOOP_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i9 %i_op_assign_3 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 161 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%HistArray_V_addr_3 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln112" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 162 'getelementptr' 'HistArray_V_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (3.25ns)   --->   "%HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 163 'load' 'HistArray_V_load_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 10 <SV = 7> <Delay = 37.2>
ST_10 : Operation 164 [1/2] (3.25ns)   --->   "%HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 164 'load' 'HistArray_V_load_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i33 %HistArray_V_load_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 165 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i33 %HistArray_V_load_1 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 166 'trunc' 'trunc_ln112_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i32 %i_op_assign_2 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 167 'trunc' 'trunc_ln112_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (2.55ns)   --->   "%wB = add i32 %trunc_ln112, %i_op_assign_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 168 'add' 'wB' <Predicate = (!icmp_ln108)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (2.34ns)   --->   "%add_ln112_1 = add i25 %trunc_ln112_2, %trunc_ln112_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 169 'add' 'add_ln112_1' <Predicate = (!icmp_ln108)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp eq i32 %wB, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:113]   --->   Operation 170 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln108)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln115)   --->   "%lshr_ln115 = lshr i32 %wB, %sext_ln115" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 171 'lshr' 'lshr_ln115' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln115 = icmp eq i32 %lshr_ln115, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 172 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %.loopexit, label %3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 173 'br' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%i_op_assign_4_load = load i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 174 'load' 'i_op_assign_4_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i33 %HistArray_V_load_1 to i42" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 175 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i9 %i_op_assign_3 to i42" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 176 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (8.50ns)   --->   "%ret_V_2 = mul i42 %zext_ln215_5, %zext_ln215_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 177 'mul' 'ret_V_2' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i42 %ret_V_2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 178 'zext' 'zext_ln544' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (3.52ns)   --->   "%sumB = add i64 %zext_ln544, %i_op_assign_4_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 179 'add' 'sumB' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (12.3ns)   --->   "%mul_ln121 = mul i64 %zext_ln121, %sumB" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 180 'mul' 'mul_ln121' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%a1 = lshr i64 %mul_ln121, %zext_ln121_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 181 'lshr' 'a1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i32 %wB to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 182 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (8.51ns)   --->   "%mul_ln123 = mul nsw i64 %zext_ln123, %zext_ln123_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 183 'mul' 'mul_ln123' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%c1 = lshr i64 %mul_ln123, %zext_ln121_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 184 'lshr' 'c1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (4.59ns) (out node of the LUT)   --->   "%d = sub nsw i64 %a1, %c1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:124]   --->   Operation 185 'sub' 'd' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %d, i32 63)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 186 'bitselect' 'tmp_5' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (3.52ns)   --->   "%sub_ln125 = sub nsw i64 0, %d" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 187 'sub' 'sub_ln125' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.48ns)   --->   "%d_1 = select i1 %tmp_5, i64 %sub_ln125, i64 %d" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 188 'select' 'd_1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%max_val = trunc i9 %i_op_assign_3 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:141]   --->   Operation 189 'trunc' 'max_val' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.76ns)   --->   "store i64 %sumB, i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 190 'store' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 18.4>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%n1_1_load = load i8* %n1_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 191 'load' 'n1_1_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (2.34ns)   --->   "%wF = sub i25 %total_V, %add_ln112_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:117]   --->   Operation 192 'sub' 'wF' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (12.3ns)   --->   "%mul_ln127 = mul nsw i64 %d_1, %d_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 193 'mul' 'mul_ln127' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (4.59ns)   --->   "%ashr_ln127 = ashr i64 %mul_ln127, %zext_ln127" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 194 'ashr' 'ashr_ln127' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%res = trunc i64 %ashr_ln127 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 195 'trunc' 'res' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%x_inv1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln112_1, i32 9, i32 24)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:129]   --->   Operation 196 'partselect' 'x_inv1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%x_inv2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %wF, i32 9, i32 24)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:130]   --->   Operation 197 'partselect' 'x_inv2' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (18.4ns)   --->   "%call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 198 'call' 'call_ret8' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 18.4>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str156) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:109]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str156)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:109]   --->   Operation 200 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 256, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:110]   --->   Operation 201 'speclooptripcount' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:111]   --->   Operation 202 'specpipeline' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %THRESHOLD_LOOP_end, label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:113]   --->   Operation 203 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%n2_1_load = load i8* %n2_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 204 'load' 'n2_1_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 205 [1/2] (5.02ns)   --->   "%call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 205 'call' 'call_ret8' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%val1 = extractvalue { i32, i8 } %call_ret8, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 206 'extractvalue' 'val1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%n1 = extractvalue { i32, i8 } %call_ret8, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 207 'extractvalue' 'n1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 208 [2/2] (18.4ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 208 'call' 'call_ret' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %n1, i8* %n1_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 209 'store' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str156, i32 %tmp_9)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:145]   --->   Operation 210 'specregionend' 'empty_85' <Predicate = (!icmp_ln108 & !icmp_ln115) | (!icmp_ln108 & icmp_ln113)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 211 'br' <Predicate = (!icmp_ln108 & !icmp_ln115) | (!icmp_ln108 & icmp_ln113)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 36.0>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%varMax_0_load = load i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 212 'load' 'varMax_0_load' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%thresh_write_assign_s = load i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 213 'load' 'thresh_write_assign_s' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 214 [1/2] (5.02ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 214 'call' 'call_ret' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%val2 = extractvalue { i32, i8 } %call_ret, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 215 'extractvalue' 'val2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%n2 = extractvalue { i32, i8 } %call_ret, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 216 'extractvalue' 'n2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i32 %res to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 217 'zext' 'zext_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i32 %val1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 218 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (8.51ns)   --->   "%mul_ln135 = mul i64 %zext_ln135, %zext_ln135_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 219 'mul' 'mul_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i8 %n1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 220 'sext' 'sext_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i32 %sext_ln135 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 221 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (4.59ns)   --->   "%maxtmp = lshr i64 %mul_ln135, %zext_ln135_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 222 'lshr' 'maxtmp' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i32 %val2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 223 'zext' 'zext_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (12.3ns)   --->   "%mul_ln136 = mul i64 %zext_ln136, %maxtmp" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 224 'mul' 'mul_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i8 %n2 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 225 'sext' 'sext_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i32 %sext_ln136 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 226 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (4.59ns)   --->   "%varMax = lshr i64 %mul_ln136, %zext_ln136_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 227 'lshr' 'varMax' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (2.77ns)   --->   "%icmp_ln138 = icmp ugt i64 %varMax, %varMax_0_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 228 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (1.24ns)   --->   "%select_ln138 = select i1 %icmp_ln138, i8 %max_val, i8 %thresh_write_assign_s" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 229 'select' 'select_ln138' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (1.48ns)   --->   "%select_ln138_1 = select i1 %icmp_ln138, i64 %varMax, i64 %varMax_0_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 230 'select' 'select_ln138_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %n2, i8* %n2_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 231 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (1.76ns)   --->   "store i8 %select_ln138, i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 232 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.76>
ST_13 : Operation 233 [1/1] (1.76ns)   --->   "store i64 %select_ln138_1, i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 233 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.76>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %THRESHOLD_LOOP_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 234 'br' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%thresh_write_assign_1 = load i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:148]   --->   Operation 235 'load' 'thresh_write_assign_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "ret i8 %thresh_write_assign_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:148]   --->   Operation 236 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xf_division_lut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HistArray_V             (alloca           ) [ 001111111111110]
specinterface_ln0       (specinterface    ) [ 000000000000000]
HistArray_V_addr        (getelementptr    ) [ 000000000000000]
store_ln44              (store            ) [ 000000000000000]
call_ret4               (call             ) [ 000000000000000]
wdt                     (extractvalue     ) [ 000000000000000]
shift1                  (extractvalue     ) [ 000000000000000]
call_ret6               (call             ) [ 000000000000000]
hgt                     (extractvalue     ) [ 000000000000000]
shift2                  (extractvalue     ) [ 000000000000000]
icmp_ln65               (icmp             ) [ 000000000000000]
trunc_ln67              (trunc            ) [ 000000000000000]
add_ln67                (add              ) [ 000000000000000]
zext_ln67               (zext             ) [ 000000000000000]
wdt_1                   (lshr             ) [ 000000000000000]
tmp_1                   (partselect       ) [ 000000000000000]
and_ln                  (bitconcatenate   ) [ 000000000000000]
icmp_ln70               (icmp             ) [ 000000000000000]
sub_ln72                (sub              ) [ 000000000000000]
zext_ln72               (zext             ) [ 000000000000000]
wdt_2                   (shl              ) [ 000000000000000]
xor_ln65                (xor              ) [ 000000000000000]
and_ln70                (and              ) [ 000000000000000]
wdt_3                   (select           ) [ 000000000000000]
wdt_4                   (select           ) [ 000000000000000]
icmp_ln75               (icmp             ) [ 000000000000000]
trunc_ln77              (trunc            ) [ 000000000000000]
add_ln77                (add              ) [ 000000000000000]
zext_ln77               (zext             ) [ 000000000000000]
hgt_1                   (lshr             ) [ 000000000000000]
tmp_2                   (partselect       ) [ 000000000000000]
and_ln1                 (bitconcatenate   ) [ 000000000000000]
icmp_ln80               (icmp             ) [ 000000000000000]
sub_ln82                (sub              ) [ 000000000000000]
zext_ln82               (zext             ) [ 000000000000000]
hgt_2                   (shl              ) [ 000000000000000]
xor_ln75                (xor              ) [ 000000000000000]
and_ln80                (and              ) [ 000000000000000]
hgt_3                   (select           ) [ 000000000000000]
hgt_4                   (select           ) [ 000000000000000]
select_ln70             (select           ) [ 000000000000000]
select_ln80             (select           ) [ 000000000000000]
shl_ln88                (shl              ) [ 000000000000000]
shl_ln88_1              (shl              ) [ 000000000000000]
add_ln88                (add              ) [ 000000000000000]
sext_ln88               (sext             ) [ 000000000000000]
sext_ln88_1             (sext             ) [ 000111111000000]
lshr_ln88               (lshr             ) [ 000000000000000]
mul_ln89                (mul              ) [ 000000000000000]
sext_ln89               (sext             ) [ 000000000000000]
sext_ln89_1             (sext             ) [ 000111111000000]
sext_ln89_2             (sext             ) [ 000111111000000]
lshr_ln89               (lshr             ) [ 000000000000000]
trunc_ln209             (trunc            ) [ 000000000000000]
trunc_ln209_1           (trunc            ) [ 000000000000000]
total_V                 (mul              ) [ 000111111111110]
zext_ln1500             (zext             ) [ 000110000000000]
tmp_3                   (bitselect        ) [ 000110000000000]
zext_ln215              (zext             ) [ 000110000000000]
rhs_V                   (zext             ) [ 000110000000000]
tmp_4                   (bitselect        ) [ 000110000000000]
zext_ln1500_1           (zext             ) [ 000110000000000]
sub_ln1500              (sub              ) [ 000000000000000]
sext_ln1500             (sext             ) [ 000000000000000]
zext_ln1500_2           (zext             ) [ 000110000000000]
sub_ln1500_1            (sub              ) [ 000000000000000]
sext_ln1500_1           (sext             ) [ 000000000000000]
zext_ln1500_3           (zext             ) [ 000110000000000]
br_ln93                 (br               ) [ 001110000000000]
i_0                     (phi              ) [ 000100000000000]
icmp_ln93               (icmp             ) [ 000110000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
i                       (add              ) [ 001110000000000]
br_ln93                 (br               ) [ 000000000000000]
zext_ln96               (zext             ) [ 000110000000000]
p_hist_addr             (getelementptr    ) [ 000110000000000]
specloopname_ln94       (specloopname     ) [ 000000000000000]
tmp                     (specregionbegin  ) [ 000000000000000]
specpipeline_ln95       (specpipeline     ) [ 000000000000000]
p_hist_load             (load             ) [ 000000000000000]
zext_ln215_2            (zext             ) [ 000000000000000]
ret_V                   (mul              ) [ 000000000000000]
zext_ln1352             (zext             ) [ 000000000000000]
lshr_ln1500             (lshr             ) [ 000000000000000]
shl_ln1500              (shl              ) [ 000000000000000]
trunc_ln1500            (trunc            ) [ 000000000000000]
trunc_ln1500_1          (trunc            ) [ 000000000000000]
tmp2_V                  (select           ) [ 000000000000000]
lhs_V                   (zext             ) [ 000000000000000]
ret_V_1                 (mul              ) [ 000000000000000]
lshr_ln1500_1           (lshr             ) [ 000000000000000]
shl_ln1500_1            (shl              ) [ 000000000000000]
trunc_ln1500_2          (trunc            ) [ 000000000000000]
trunc_ln1500_3          (trunc            ) [ 000000000000000]
select_ln1500           (select           ) [ 000000000000000]
HistArray_V_addr_1      (getelementptr    ) [ 000000000000000]
store_ln98              (store            ) [ 000000000000000]
empty                   (specregionend    ) [ 000000000000000]
br_ln93                 (br               ) [ 001110000000000]
br_ln101                (br               ) [ 000001110000000]
i_op_assign_1           (phi              ) [ 000000111000000]
i_op_assign             (phi              ) [ 000000110000000]
icmp_ln101              (icmp             ) [ 000000110000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
i_1                     (add              ) [ 000001110000000]
br_ln101                (br               ) [ 000000000000000]
zext_ln104              (zext             ) [ 000000000000000]
HistArray_V_addr_2      (getelementptr    ) [ 000000110000000]
specloopname_ln102      (specloopname     ) [ 000000000000000]
tmp_8                   (specregionbegin  ) [ 000000000000000]
specpipeline_ln103      (specpipeline     ) [ 000000000000000]
zext_ln104_1            (zext             ) [ 000000000000000]
HistArray_V_load        (load             ) [ 000000000000000]
trunc_ln104             (trunc            ) [ 000000000000000]
mul_ln104               (mul              ) [ 000000000000000]
sum                     (add              ) [ 000001110000000]
empty_84                (specregionend    ) [ 000000000000000]
br_ln101                (br               ) [ 000001110000000]
varMax_0                (alloca           ) [ 000000001111110]
i_op_assign_4           (alloca           ) [ 000000001111110]
thresh_write_assign     (alloca           ) [ 000000001111111]
n2_1                    (alloca           ) [ 000000000111110]
n1_1                    (alloca           ) [ 000000000111110]
add_ln115               (add              ) [ 000000000000000]
sext_ln115              (sext             ) [ 000000000111110]
zext_ln121              (zext             ) [ 000000000111110]
zext_ln121_1            (zext             ) [ 000000000111110]
zext_ln123              (zext             ) [ 000000000111110]
add_ln127               (add              ) [ 000000000000000]
sext_ln127              (sext             ) [ 000000000000000]
add_ln127_1             (add              ) [ 000000000000000]
sext_ln127_1            (sext             ) [ 000000000000000]
zext_ln127              (zext             ) [ 000000000111110]
store_ln108             (store            ) [ 000000000000000]
store_ln108             (store            ) [ 000000000000000]
store_ln108             (store            ) [ 000000000000000]
br_ln108                (br               ) [ 000000001111110]
i_op_assign_2           (phi              ) [ 000000000110010]
i_op_assign_3           (phi              ) [ 000000000110010]
icmp_ln108              (icmp             ) [ 000000000111110]
i_2                     (add              ) [ 000000001111110]
br_ln108                (br               ) [ 000000000000000]
zext_ln112              (zext             ) [ 000000000000000]
HistArray_V_addr_3      (getelementptr    ) [ 000000000010000]
HistArray_V_load_1      (load             ) [ 000000000000000]
trunc_ln112             (trunc            ) [ 000000000000000]
trunc_ln112_1           (trunc            ) [ 000000000000000]
trunc_ln112_2           (trunc            ) [ 000000000000000]
wB                      (add              ) [ 000000001111110]
add_ln112_1             (add              ) [ 000000000101000]
icmp_ln113              (icmp             ) [ 000000000111110]
lshr_ln115              (lshr             ) [ 000000000000000]
icmp_ln115              (icmp             ) [ 000000000111110]
br_ln115                (br               ) [ 000000000000000]
i_op_assign_4_load      (load             ) [ 000000000000000]
zext_ln215_4            (zext             ) [ 000000000000000]
zext_ln215_5            (zext             ) [ 000000000000000]
ret_V_2                 (mul              ) [ 000000000000000]
zext_ln544              (zext             ) [ 000000000000000]
sumB                    (add              ) [ 000000000000000]
mul_ln121               (mul              ) [ 000000000000000]
a1                      (lshr             ) [ 000000000000000]
zext_ln123_1            (zext             ) [ 000000000000000]
mul_ln123               (mul              ) [ 000000000000000]
c1                      (lshr             ) [ 000000000000000]
d                       (sub              ) [ 000000000000000]
tmp_5                   (bitselect        ) [ 000000000000000]
sub_ln125               (sub              ) [ 000000000000000]
d_1                     (select           ) [ 000000000101000]
max_val                 (trunc            ) [ 000000000111110]
store_ln144             (store            ) [ 000000000000000]
n1_1_load               (load             ) [ 000000000000000]
wF                      (sub              ) [ 000000000000000]
mul_ln127               (mul              ) [ 000000000000000]
ashr_ln127              (ashr             ) [ 000000000000000]
res                     (trunc            ) [ 000000000110110]
x_inv1                  (partselect       ) [ 000000000000000]
x_inv2                  (partselect       ) [ 000000000010100]
specloopname_ln109      (specloopname     ) [ 000000000000000]
tmp_9                   (specregionbegin  ) [ 000000000000000]
speclooptripcount_ln110 (speclooptripcount) [ 000000000000000]
specpipeline_ln111      (specpipeline     ) [ 000000000000000]
br_ln113                (br               ) [ 000000000000000]
n2_1_load               (load             ) [ 000000000000000]
call_ret8               (call             ) [ 000000000000000]
val1                    (extractvalue     ) [ 000000000100010]
n1                      (extractvalue     ) [ 000000000100010]
store_ln144             (store            ) [ 000000000000000]
empty_85                (specregionend    ) [ 000000000000000]
br_ln108                (br               ) [ 000000001111110]
varMax_0_load           (load             ) [ 000000000000000]
thresh_write_assign_s   (load             ) [ 000000000000000]
call_ret                (call             ) [ 000000000000000]
val2                    (extractvalue     ) [ 000000000000000]
n2                      (extractvalue     ) [ 000000000000000]
zext_ln135              (zext             ) [ 000000000000000]
zext_ln135_1            (zext             ) [ 000000000000000]
mul_ln135               (mul              ) [ 000000000000000]
sext_ln135              (sext             ) [ 000000000000000]
zext_ln135_2            (zext             ) [ 000000000000000]
maxtmp                  (lshr             ) [ 000000000000000]
zext_ln136              (zext             ) [ 000000000000000]
mul_ln136               (mul              ) [ 000000000000000]
sext_ln136              (sext             ) [ 000000000000000]
zext_ln136_1            (zext             ) [ 000000000000000]
varMax                  (lshr             ) [ 000000000000000]
icmp_ln138              (icmp             ) [ 000000000000000]
select_ln138            (select           ) [ 000000000000000]
select_ln138_1          (select           ) [ 000000000000000]
store_ln144             (store            ) [ 000000000000000]
store_ln144             (store            ) [ 000000000000000]
store_ln144             (store            ) [ 000000000000000]
br_ln144                (br               ) [ 000000000000000]
thresh_write_assign_1   (load             ) [ 000000000000000]
ret_ln148               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hist">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hist"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xf_division_lut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_division_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Inverse"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="HistArray_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HistArray_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="varMax_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="varMax_0/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_op_assign_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_op_assign_4/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="thresh_write_assign_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh_write_assign/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="n2_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2_1/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="n1_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1_1/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="HistArray_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HistArray_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="33" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/2 store_ln98/4 HistArray_V_load/6 HistArray_V_load_1/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_hist_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_hist_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_hist_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="HistArray_V_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="1"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HistArray_V_addr_1/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="HistArray_V_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HistArray_V_addr_2/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="HistArray_V_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="33" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HistArray_V_addr_3/9 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_op_assign_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_op_assign_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_op_assign_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="1"/>
<pin id="193" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_op_assign_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_op_assign_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_op_assign_2_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/9 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_op_assign_3_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_op_assign_3_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_Inverse_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="40" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="0" index="4" bw="16" slack="0"/>
<pin id="233" dir="1" index="5" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/1 call_ret8/11 call_ret/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_Inverse_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="40" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="0" index="4" bw="16" slack="0"/>
<pin id="245" dir="1" index="5" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="40" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="wdt/2 val1/12 val2/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="40" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="shift1/2 n1/12 n2/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresh_write_assign_s/13 thresh_write_assign_1/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="hgt_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="40" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hgt/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shift2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="40" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="shift2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln65_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln67_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln67_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln67_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="wdt_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="wdt_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="4" slack="0"/>
<pin id="302" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln70_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_ln72_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln72/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln72_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="wdt_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="wdt_2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xor_ln65_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="and_ln70_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="wdt_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wdt_3/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="wdt_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wdt_4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln75_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln77_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln77_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln77_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="hgt_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="hgt_1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="0" index="3" bw="4" slack="0"/>
<pin id="396" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln80_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln82_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln82_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="hgt_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="hgt_2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln75_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln80_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="hgt_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hgt_3/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="hgt_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hgt_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln70_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="7" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln80_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln88_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln88/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln88_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln88_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln88_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln88_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln88_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="lshr_ln88_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln88/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="mul_ln89_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln89_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln89_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln89_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_2/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lshr_ln89_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="7" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln89/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln209_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln209_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="total_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="25" slack="0"/>
<pin id="541" dir="0" index="1" bw="25" slack="0"/>
<pin id="542" dir="1" index="2" bw="25" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="total_V/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1500_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1500/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="7" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln215_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="rhs_V_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln1500_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1500_1/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln1500_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="0"/>
<pin id="580" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1500/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1500_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1500/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln1500_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1500_2/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub_ln1500_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1500_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln1500_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1500_1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln1500_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1500_3/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln93_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="0" index="1" bw="9" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln96_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln215_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="ret_V_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln1352_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lshr_ln1500_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="2"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1500/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln1500_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="2"/>
<pin id="643" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1500/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln1500_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1500/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln1500_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="77" slack="0"/>
<pin id="651" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1500_1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp2_V_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="2"/>
<pin id="655" dir="0" index="1" bw="45" slack="0"/>
<pin id="656" dir="0" index="2" bw="45" slack="0"/>
<pin id="657" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_V/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="lhs_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="45" slack="0"/>
<pin id="662" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ret_V_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="0" index="1" bw="45" slack="0"/>
<pin id="667" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lshr_ln1500_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="77" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="2"/>
<pin id="672" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1500_1/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="shl_ln1500_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="77" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1500_1/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln1500_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="77" slack="0"/>
<pin id="681" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1500_2/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln1500_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="77" slack="0"/>
<pin id="685" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1500_3/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln1500_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="2"/>
<pin id="689" dir="0" index="1" bw="33" slack="0"/>
<pin id="690" dir="0" index="2" bw="33" slack="0"/>
<pin id="691" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1500/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln101_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="0" index="1" bw="9" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="i_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln104_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln104_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln104_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="33" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="mul_ln104_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln104/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sum_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln115_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="4"/>
<pin id="734" dir="0" index="1" bw="7" slack="4"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln115_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln121_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="25" slack="4"/>
<pin id="742" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln121_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln123_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln127_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="4"/>
<pin id="753" dir="0" index="1" bw="5" slack="0"/>
<pin id="754" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln127_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln127/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln127_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="7" slack="4"/>
<pin id="763" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln127_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln127_1/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln127_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln108_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/8 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln108_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="64" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln108_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln108_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="0"/>
<pin id="790" dir="0" index="1" bw="9" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="i_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln112_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln112_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="33" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln112_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="33" slack="0"/>
<pin id="811" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_1/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln112_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_2/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="wB_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="1"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wB/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln112_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="25" slack="0"/>
<pin id="825" dir="0" index="1" bw="25" slack="0"/>
<pin id="826" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln113_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="lshr_ln115_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="2"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln115/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln115_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/10 "/>
</bind>
</comp>

<comp id="846" class="1004" name="i_op_assign_4_load_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="2"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_op_assign_4_load/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln215_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="33" slack="0"/>
<pin id="851" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln215_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="1"/>
<pin id="855" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="ret_V_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="0" index="1" bw="33" slack="0"/>
<pin id="860" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln544_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="42" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sumB_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="42" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="0"/>
<pin id="870" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sumB/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="mul_ln121_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="25" slack="2"/>
<pin id="875" dir="0" index="1" bw="64" slack="0"/>
<pin id="876" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln121/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="a1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="2"/>
<pin id="881" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="a1/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln123_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/10 "/>
</bind>
</comp>

<comp id="887" class="1004" name="mul_ln123_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="2"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="c1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="2"/>
<pin id="895" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="c1/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="d_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="0"/>
<pin id="899" dir="0" index="1" bw="64" slack="0"/>
<pin id="900" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_5_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="64" slack="0"/>
<pin id="906" dir="0" index="2" bw="7" slack="0"/>
<pin id="907" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sub_ln125_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="64" slack="0"/>
<pin id="914" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="d_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="0" index="2" bw="64" slack="0"/>
<pin id="921" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_1/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="max_val_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="9" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="max_val/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="store_ln144_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="0"/>
<pin id="931" dir="0" index="1" bw="64" slack="2"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="n1_1_load_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="3"/>
<pin id="936" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_1_load/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="wF_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="25" slack="7"/>
<pin id="940" dir="0" index="1" bw="25" slack="1"/>
<pin id="941" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="wF/11 "/>
</bind>
</comp>

<comp id="942" class="1004" name="mul_ln127_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="1"/>
<pin id="944" dir="0" index="1" bw="64" slack="1"/>
<pin id="945" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln127/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="ashr_ln127_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="3"/>
<pin id="949" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln127/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="res_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="0"/>
<pin id="953" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="res/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="x_inv1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="25" slack="1"/>
<pin id="958" dir="0" index="2" bw="5" slack="0"/>
<pin id="959" dir="0" index="3" bw="6" slack="0"/>
<pin id="960" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_inv1/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="x_inv2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="0"/>
<pin id="967" dir="0" index="1" bw="25" slack="0"/>
<pin id="968" dir="0" index="2" bw="5" slack="0"/>
<pin id="969" dir="0" index="3" bw="6" slack="0"/>
<pin id="970" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_inv2/11 "/>
</bind>
</comp>

<comp id="975" class="1004" name="n2_1_load_load_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="4"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_1_load/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="store_ln144_store_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="4"/>
<pin id="982" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="varMax_0_load_load_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="5"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="varMax_0_load/13 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln135_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/13 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln135_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/13 "/>
</bind>
</comp>

<comp id="993" class="1004" name="mul_ln135_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln135/13 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln135_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln135_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_2/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="maxtmp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="maxtmp/13 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln136_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/13 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="mul_ln136_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="64" slack="0"/>
<pin id="1019" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln136/13 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln136_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln136_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="0"/>
<pin id="1028" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/13 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="varMax_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="0"/>
<pin id="1033" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="varMax/13 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="icmp_ln138_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="0"/>
<pin id="1038" dir="0" index="1" bw="64" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/13 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="select_ln138_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="3"/>
<pin id="1045" dir="0" index="2" bw="8" slack="0"/>
<pin id="1046" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138/13 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="select_ln138_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="64" slack="0"/>
<pin id="1052" dir="0" index="2" bw="64" slack="0"/>
<pin id="1053" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138_1/13 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="store_ln144_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="5"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="store_ln144_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="5"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/13 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="store_ln144_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="0"/>
<pin id="1069" dir="0" index="1" bw="64" slack="5"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/13 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="sext_ln88_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="4"/>
<pin id="1074" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln88_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="sext_ln89_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="4"/>
<pin id="1080" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln89_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="sext_ln89_2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="4"/>
<pin id="1085" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln89_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="total_V_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="25" slack="4"/>
<pin id="1090" dir="1" index="1" bw="25" slack="4"/>
</pin_list>
<bind>
<opset="total_V "/>
</bind>
</comp>

<comp id="1094" class="1005" name="zext_ln1500_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="2"/>
<pin id="1096" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1500 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="2"/>
<pin id="1101" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="zext_ln215_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="2"/>
<pin id="1106" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="rhs_V_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="77" slack="2"/>
<pin id="1111" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_4_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="2"/>
<pin id="1116" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="zext_ln1500_1_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="77" slack="2"/>
<pin id="1121" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1500_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="zext_ln1500_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="77" slack="2"/>
<pin id="1126" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1500_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="zext_ln1500_3_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="77" slack="2"/>
<pin id="1131" dir="1" index="1" bw="77" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1500_3 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="icmp_ln93_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="i_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="9" slack="0"/>
<pin id="1140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1143" class="1005" name="zext_ln96_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="1"/>
<pin id="1145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="p_hist_addr_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="1"/>
<pin id="1150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_hist_addr "/>
</bind>
</comp>

<comp id="1153" class="1005" name="icmp_ln101_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="i_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="9" slack="0"/>
<pin id="1159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="HistArray_V_addr_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="1"/>
<pin id="1164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HistArray_V_addr_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="sum_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1172" class="1005" name="varMax_0_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="0"/>
<pin id="1174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="varMax_0 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="i_op_assign_4_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="64" slack="0"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_op_assign_4 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="thresh_write_assign_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="thresh_write_assign "/>
</bind>
</comp>

<comp id="1193" class="1005" name="n2_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="4"/>
<pin id="1195" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="n2_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="n1_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="3"/>
<pin id="1201" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="n1_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sext_ln115_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="2"/>
<pin id="1207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln115 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="zext_ln121_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="64" slack="2"/>
<pin id="1212" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="zext_ln121_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="2"/>
<pin id="1217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln121_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="zext_ln123_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="2"/>
<pin id="1223" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln123 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="zext_ln127_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="3"/>
<pin id="1228" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln108_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="i_2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="9" slack="0"/>
<pin id="1237" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="HistArray_V_addr_3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="1"/>
<pin id="1242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HistArray_V_addr_3 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="wB_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="1"/>
<pin id="1247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wB "/>
</bind>
</comp>

<comp id="1250" class="1005" name="add_ln112_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="25" slack="1"/>
<pin id="1252" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="icmp_ln113_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="icmp_ln115_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="d_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="64" slack="1"/>
<pin id="1266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="max_val_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="3"/>
<pin id="1272" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1275" class="1005" name="res_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="2"/>
<pin id="1277" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="1280" class="1005" name="x_inv2_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="1"/>
<pin id="1282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_inv2 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="val1_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="n1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="1"/>
<pin id="1292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="255"><net_src comp="227" pin="5"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="227" pin="5"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="239" pin="5"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="239" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="256" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="256" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="252" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="256" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="297" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="256" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="256" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="252" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="271" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="315" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="271" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="291" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="331" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="343" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="252" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="349" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="267" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="267" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="263" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="267" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="391" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="267" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="267" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="263" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="365" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="409" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="365" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="385" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="425" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="437" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="263" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="443" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="343" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="297" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="437" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="391" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="357" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="357" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="48" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="475" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="459" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="459" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="487" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="493" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="451" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="467" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="467" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="467" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="507" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="501" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="531" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="357" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="459" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="48" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="493" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="451" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="467" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="48" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="513" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="12" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="521" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="12" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="497" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="172" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="56" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="172" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="172" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="625"><net_src comp="141" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="631" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="635" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="645" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="663"><net_src comp="653" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="664" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="679" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="694"><net_src comp="687" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="699"><net_src comp="195" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="56" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="195" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="62" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="195" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="715"><net_src comp="191" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="127" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="712" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="179" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="739"><net_src comp="732" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="179" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="12" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="24" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="24" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="219" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="56" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="219" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="62" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="219" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="808"><net_src comp="127" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="127" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="203" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="805" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="203" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="813" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="809" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="817" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="20" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="817" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="34" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="127" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="215" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="849" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="846" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="817" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="878" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="80" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="897" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="82" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="24" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="897" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="903" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="911" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="897" pin="2"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="215" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="867" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="934" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="950"><net_src comp="942" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="84" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="86" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="963"><net_src comp="88" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="964"><net_src comp="955" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="971"><net_src comp="84" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="938" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="86" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="974"><net_src comp="88" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="978"><net_src comp="975" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="983"><net_src comp="256" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="997"><net_src comp="987" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="993" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="252" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1006" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="256" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1016" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="984" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="260" pin="1"/><net_sink comp="1042" pin=2"/></net>

<net id="1054"><net_src comp="1036" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="1030" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="984" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1061"><net_src comp="256" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="1042" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="1049" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="497" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1081"><net_src comp="517" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1086"><net_src comp="521" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1091"><net_src comp="539" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1097"><net_src comp="545" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1102"><net_src comp="549" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1107"><net_src comp="557" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1112"><net_src comp="561" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1117"><net_src comp="565" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1122"><net_src comp="573" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1127"><net_src comp="587" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1132"><net_src comp="601" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1137"><net_src comp="605" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="611" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1146"><net_src comp="617" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1151"><net_src comp="134" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1156"><net_src comp="695" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="701" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1165"><net_src comp="154" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1170"><net_src comp="726" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1175"><net_src comp="100" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1178"><net_src comp="1172" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1182"><net_src comp="104" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1189"><net_src comp="108" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1192"><net_src comp="1186" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1196"><net_src comp="112" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1202"><net_src comp="116" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1208"><net_src comp="736" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1213"><net_src comp="740" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1218"><net_src comp="743" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1224"><net_src comp="747" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1229"><net_src comp="769" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1234"><net_src comp="788" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="794" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1243"><net_src comp="161" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1248"><net_src comp="817" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1253"><net_src comp="823" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1259"><net_src comp="829" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="840" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="917" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1273"><net_src comp="925" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1278"><net_src comp="951" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1283"><net_src comp="965" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1288"><net_src comp="252" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1293"><net_src comp="256" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="999" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xf_division_lut | {}
 - Input state : 
	Port: xfOtsuKernel : p_hist | {3 4 }
	Port: xfOtsuKernel : xf_division_lut | {1 2 11 12 13 }
  - Chain level:
	State 1
	State 2
		store_ln44 : 1
		wdt : 1
		shift1 : 1
		hgt : 1
		shift2 : 1
		icmp_ln65 : 2
		trunc_ln67 : 2
		add_ln67 : 3
		zext_ln67 : 4
		wdt_1 : 5
		tmp_1 : 2
		and_ln : 3
		icmp_ln70 : 4
		sub_ln72 : 2
		zext_ln72 : 3
		wdt_2 : 4
		xor_ln65 : 3
		and_ln70 : 5
		wdt_3 : 6
		wdt_4 : 7
		icmp_ln75 : 2
		trunc_ln77 : 2
		add_ln77 : 3
		zext_ln77 : 4
		hgt_1 : 5
		tmp_2 : 2
		and_ln1 : 3
		icmp_ln80 : 4
		sub_ln82 : 2
		zext_ln82 : 3
		hgt_2 : 4
		xor_ln75 : 3
		and_ln80 : 5
		hgt_3 : 6
		hgt_4 : 7
		select_ln70 : 5
		select_ln80 : 5
		shl_ln88 : 8
		shl_ln88_1 : 8
		add_ln88 : 8
		sext_ln88 : 6
		sext_ln88_1 : 6
		lshr_ln88 : 9
		mul_ln89 : 8
		sext_ln89 : 6
		sext_ln89_1 : 6
		sext_ln89_2 : 6
		lshr_ln89 : 9
		trunc_ln209 : 10
		trunc_ln209_1 : 10
		total_V : 11
		zext_ln1500 : 8
		tmp_3 : 6
		zext_ln215 : 7
		rhs_V : 8
		tmp_4 : 6
		zext_ln1500_1 : 7
		sub_ln1500 : 7
		sext_ln1500 : 8
		zext_ln1500_2 : 9
		sub_ln1500_1 : 7
		sext_ln1500_1 : 8
		zext_ln1500_3 : 9
	State 3
		icmp_ln93 : 1
		i : 1
		br_ln93 : 2
		zext_ln96 : 1
		p_hist_addr : 2
		p_hist_load : 3
	State 4
		zext_ln215_2 : 1
		ret_V : 2
		zext_ln1352 : 3
		lshr_ln1500 : 3
		shl_ln1500 : 4
		trunc_ln1500 : 4
		trunc_ln1500_1 : 5
		tmp2_V : 6
		lhs_V : 7
		ret_V_1 : 8
		lshr_ln1500_1 : 9
		shl_ln1500_1 : 9
		trunc_ln1500_2 : 10
		trunc_ln1500_3 : 10
		select_ln1500 : 11
		store_ln98 : 12
		empty : 1
	State 5
	State 6
		icmp_ln101 : 1
		i_1 : 1
		br_ln101 : 2
		zext_ln104 : 1
		HistArray_V_addr_2 : 2
		HistArray_V_load : 3
	State 7
		trunc_ln104 : 1
		mul_ln104 : 2
		sum : 3
		empty_84 : 1
	State 8
		sext_ln115 : 1
		zext_ln121_1 : 2
		sext_ln127 : 1
		add_ln127_1 : 2
		sext_ln127_1 : 3
		zext_ln127 : 4
		store_ln108 : 1
		store_ln108 : 1
		store_ln108 : 1
	State 9
		icmp_ln108 : 1
		i_2 : 1
		br_ln108 : 2
		zext_ln112 : 1
		HistArray_V_addr_3 : 2
		HistArray_V_load_1 : 3
	State 10
		trunc_ln112 : 1
		trunc_ln112_1 : 1
		wB : 2
		add_ln112_1 : 2
		icmp_ln113 : 3
		lshr_ln115 : 3
		icmp_ln115 : 4
		br_ln115 : 5
		zext_ln215_4 : 1
		ret_V_2 : 2
		zext_ln544 : 3
		sumB : 4
		mul_ln121 : 5
		a1 : 6
		zext_ln123_1 : 3
		mul_ln123 : 4
		c1 : 5
		d : 7
		tmp_5 : 8
		sub_ln125 : 8
		d_1 : 9
		store_ln144 : 5
	State 11
		ashr_ln127 : 1
		res : 2
		x_inv2 : 1
		call_ret8 : 1
	State 12
		val1 : 1
		n1 : 1
		call_ret : 1
		store_ln144 : 2
		empty_85 : 1
	State 13
		val2 : 1
		n2 : 1
		mul_ln135 : 1
		zext_ln135_2 : 1
		maxtmp : 2
		zext_ln136 : 2
		mul_ln136 : 3
		sext_ln136 : 2
		zext_ln136_1 : 3
		varMax : 4
		icmp_ln138 : 5
		select_ln138 : 6
		select_ln138_1 : 6
		store_ln144 : 2
		store_ln144 : 7
		store_ln144 : 7
	State 14
		ret_ln148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |      wdt_1_fu_291      |    0    |    0    |    0    |   101   |
|          |      hgt_1_fu_385      |    0    |    0    |    0    |   101   |
|          |    lshr_ln88_fu_501    |    0    |    0    |    0    |   101   |
|          |    lshr_ln89_fu_525    |    0    |    0    |    0    |   101   |
|          |   lshr_ln1500_fu_635   |    0    |    0    |    0    |   182   |
|   lshr   |  lshr_ln1500_1_fu_669  |    0    |    0    |    0    |   235   |
|          |    lshr_ln115_fu_835   |    0    |    0    |    0    |   101   |
|          |        a1_fu_878       |    0    |    0    |    0    |   182   |
|          |        c1_fu_892       |    0    |    0    |    0    |   182   |
|          |     maxtmp_fu_1006     |    0    |    0    |    0    |   182   |
|          |     varMax_fu_1030     |    0    |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_Inverse_fu_227   |    0    |  1.769  |    73   |   290   |
|          |   grp_Inverse_fu_239   |    0    |  1.769  |    73   |   290   |
|----------|------------------------|---------|---------|---------|---------|
|          |      wdt_2_fu_331      |    0    |    0    |    0    |   101   |
|          |      hgt_2_fu_425      |    0    |    0    |    0    |   101   |
|    shl   |     shl_ln88_fu_475    |    0    |    0    |    0    |    0    |
|          |    shl_ln88_1_fu_481   |    0    |    0    |    0    |    0    |
|          |    shl_ln1500_fu_640   |    0    |    0    |    0    |   182   |
|          |   shl_ln1500_1_fu_674  |    0    |    0    |    0    |   235   |
|----------|------------------------|---------|---------|---------|---------|
|          |     mul_ln89_fu_507    |    2    |    0    |    0    |    20   |
|          |     total_V_fu_539     |    2    |    0    |    0    |    47   |
|          |      ret_V_fu_626      |    4    |    0    |    0    |    20   |
|          |     ret_V_1_fu_664     |    6    |    0    |    0    |    17   |
|          |    mul_ln104_fu_720    |    2    |    0    |    0    |    20   |
|    mul   |     ret_V_2_fu_857     |    2    |    0    |    0    |    22   |
|          |    mul_ln121_fu_873    |    4    |    0    |    0    |    47   |
|          |    mul_ln123_fu_887    |    4    |    0    |    0    |    20   |
|          |    mul_ln127_fu_942    |    10   |    0    |    0    |    47   |
|          |    mul_ln135_fu_993    |    4    |    0    |    0    |    20   |
|          |    mul_ln136_fu_1016   |    7    |    0    |    0    |    47   |
|----------|------------------------|---------|---------|---------|---------|
|          |      wdt_3_fu_349      |    0    |    0    |    0    |    32   |
|          |      wdt_4_fu_357      |    0    |    0    |    0    |    32   |
|          |      hgt_3_fu_443      |    0    |    0    |    0    |    32   |
|          |      hgt_4_fu_451      |    0    |    0    |    0    |    32   |
|          |   select_ln70_fu_459   |    0    |    0    |    0    |    7    |
|  select  |   select_ln80_fu_467   |    0    |    0    |    0    |    7    |
|          |      tmp2_V_fu_653     |    0    |    0    |    0    |    45   |
|          |  select_ln1500_fu_687  |    0    |    0    |    0    |    33   |
|          |       d_1_fu_917       |    0    |    0    |    0    |    64   |
|          |  select_ln138_fu_1042  |    0    |    0    |    0    |    8    |
|          | select_ln138_1_fu_1049 |    0    |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|---------|
|          |     add_ln67_fu_281    |    0    |    0    |    0    |    15   |
|          |     add_ln77_fu_375    |    0    |    0    |    0    |    15   |
|          |     add_ln88_fu_487    |    0    |    0    |    0    |    39   |
|          |        i_fu_611        |    0    |    0    |    0    |    15   |
|          |       i_1_fu_701       |    0    |    0    |    0    |    15   |
|          |       sum_fu_726       |    0    |    0    |    0    |    39   |
|    add   |    add_ln115_fu_732    |    0    |    0    |    0    |    15   |
|          |    add_ln127_fu_751    |    0    |    0    |    0    |    15   |
|          |   add_ln127_1_fu_760   |    0    |    0    |    0    |    15   |
|          |       i_2_fu_794       |    0    |    0    |    0    |    15   |
|          |        wB_fu_817       |    0    |    0    |    0    |    39   |
|          |   add_ln112_1_fu_823   |    0    |    0    |    0    |    32   |
|          |       sumB_fu_867      |    0    |    0    |    0    |    71   |
|----------|------------------------|---------|---------|---------|---------|
|          |     sub_ln72_fu_321    |    0    |    0    |    0    |    15   |
|          |     sub_ln82_fu_415    |    0    |    0    |    0    |    15   |
|          |    sub_ln1500_fu_577   |    0    |    0    |    0    |    15   |
|    sub   |   sub_ln1500_1_fu_591  |    0    |    0    |    0    |    15   |
|          |        d_fu_897        |    0    |    0    |    0    |    71   |
|          |    sub_ln125_fu_911    |    0    |    0    |    0    |    71   |
|          |        wF_fu_938       |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|   ashr   |    ashr_ln127_fu_946   |    0    |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln65_fu_271    |    0    |    0    |    0    |    11   |
|          |    icmp_ln70_fu_315    |    0    |    0    |    0    |    11   |
|          |    icmp_ln75_fu_365    |    0    |    0    |    0    |    11   |
|          |    icmp_ln80_fu_409    |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln93_fu_605    |    0    |    0    |    0    |    13   |
|          |    icmp_ln101_fu_695   |    0    |    0    |    0    |    13   |
|          |    icmp_ln108_fu_788   |    0    |    0    |    0    |    13   |
|          |    icmp_ln113_fu_829   |    0    |    0    |    0    |    18   |
|          |    icmp_ln115_fu_840   |    0    |    0    |    0    |    18   |
|          |   icmp_ln138_fu_1036   |    0    |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|---------|
|    xor   |     xor_ln65_fu_337    |    0    |    0    |    0    |    2    |
|          |     xor_ln75_fu_431    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     and_ln70_fu_343    |    0    |    0    |    0    |    2    |
|          |     and_ln80_fu_437    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_252       |    0    |    0    |    0    |    0    |
|extractvalue|       grp_fu_256       |    0    |    0    |    0    |    0    |
|          |       hgt_fu_263       |    0    |    0    |    0    |    0    |
|          |      shift2_fu_267     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    trunc_ln67_fu_277   |    0    |    0    |    0    |    0    |
|          |    trunc_ln77_fu_371   |    0    |    0    |    0    |    0    |
|          |   trunc_ln209_fu_531   |    0    |    0    |    0    |    0    |
|          |  trunc_ln209_1_fu_535  |    0    |    0    |    0    |    0    |
|          |   trunc_ln1500_fu_645  |    0    |    0    |    0    |    0    |
|          |  trunc_ln1500_1_fu_649 |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln1500_2_fu_679 |    0    |    0    |    0    |    0    |
|          |  trunc_ln1500_3_fu_683 |    0    |    0    |    0    |    0    |
|          |   trunc_ln104_fu_716   |    0    |    0    |    0    |    0    |
|          |   trunc_ln112_fu_805   |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_1_fu_809  |    0    |    0    |    0    |    0    |
|          |  trunc_ln112_2_fu_813  |    0    |    0    |    0    |    0    |
|          |     max_val_fu_925     |    0    |    0    |    0    |    0    |
|          |       res_fu_951       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln67_fu_287    |    0    |    0    |    0    |    0    |
|          |    zext_ln72_fu_327    |    0    |    0    |    0    |    0    |
|          |    zext_ln77_fu_381    |    0    |    0    |    0    |    0    |
|          |    zext_ln82_fu_421    |    0    |    0    |    0    |    0    |
|          |   zext_ln1500_fu_545   |    0    |    0    |    0    |    0    |
|          |    zext_ln215_fu_557   |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_561      |    0    |    0    |    0    |    0    |
|          |  zext_ln1500_1_fu_573  |    0    |    0    |    0    |    0    |
|          |  zext_ln1500_2_fu_587  |    0    |    0    |    0    |    0    |
|          |  zext_ln1500_3_fu_601  |    0    |    0    |    0    |    0    |
|          |    zext_ln96_fu_617    |    0    |    0    |    0    |    0    |
|          |   zext_ln215_2_fu_622  |    0    |    0    |    0    |    0    |
|          |   zext_ln1352_fu_631   |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_660      |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln104_fu_707   |    0    |    0    |    0    |    0    |
|          |   zext_ln104_1_fu_712  |    0    |    0    |    0    |    0    |
|          |    zext_ln121_fu_740   |    0    |    0    |    0    |    0    |
|          |   zext_ln121_1_fu_743  |    0    |    0    |    0    |    0    |
|          |    zext_ln123_fu_747   |    0    |    0    |    0    |    0    |
|          |    zext_ln127_fu_769   |    0    |    0    |    0    |    0    |
|          |    zext_ln112_fu_800   |    0    |    0    |    0    |    0    |
|          |   zext_ln215_4_fu_849  |    0    |    0    |    0    |    0    |
|          |   zext_ln215_5_fu_853  |    0    |    0    |    0    |    0    |
|          |    zext_ln544_fu_863   |    0    |    0    |    0    |    0    |
|          |   zext_ln123_1_fu_883  |    0    |    0    |    0    |    0    |
|          |    zext_ln135_fu_987   |    0    |    0    |    0    |    0    |
|          |   zext_ln135_1_fu_990  |    0    |    0    |    0    |    0    |
|          |  zext_ln135_2_fu_1002  |    0    |    0    |    0    |    0    |
|          |   zext_ln136_fu_1012   |    0    |    0    |    0    |    0    |
|          |  zext_ln136_1_fu_1026  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_1_fu_297      |    0    |    0    |    0    |    0    |
|partselect|      tmp_2_fu_391      |    0    |    0    |    0    |    0    |
|          |      x_inv1_fu_955     |    0    |    0    |    0    |    0    |
|          |      x_inv2_fu_965     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|      and_ln_fu_307     |    0    |    0    |    0    |    0    |
|          |     and_ln1_fu_401     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln88_fu_493    |    0    |    0    |    0    |    0    |
|          |   sext_ln88_1_fu_497   |    0    |    0    |    0    |    0    |
|          |    sext_ln89_fu_513    |    0    |    0    |    0    |    0    |
|          |   sext_ln89_1_fu_517   |    0    |    0    |    0    |    0    |
|          |   sext_ln89_2_fu_521   |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln1500_fu_583   |    0    |    0    |    0    |    0    |
|          |  sext_ln1500_1_fu_597  |    0    |    0    |    0    |    0    |
|          |    sext_ln115_fu_736   |    0    |    0    |    0    |    0    |
|          |    sext_ln127_fu_756   |    0    |    0    |    0    |    0    |
|          |   sext_ln127_1_fu_765  |    0    |    0    |    0    |    0    |
|          |    sext_ln135_fu_999   |    0    |    0    |    0    |    0    |
|          |   sext_ln136_fu_1022   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_3_fu_549      |    0    |    0    |    0    |    0    |
| bitselect|      tmp_4_fu_565      |    0    |    0    |    0    |    0    |
|          |      tmp_5_fu_903      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    47   |  3.538  |   146   |   4444  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|HistArray_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| HistArray_V_addr_2_reg_1162|    8   |
| HistArray_V_addr_3_reg_1240|    8   |
|    add_ln112_1_reg_1250    |   25   |
|        d_1_reg_1264        |   64   |
|         i_0_reg_168        |    9   |
|        i_1_reg_1157        |    9   |
|        i_2_reg_1235        |    9   |
|    i_op_assign_1_reg_179   |   32   |
|    i_op_assign_2_reg_203   |   32   |
|    i_op_assign_3_reg_215   |    9   |
|   i_op_assign_4_reg_1179   |   64   |
|     i_op_assign_reg_191    |    9   |
|         i_reg_1138         |    9   |
|     icmp_ln101_reg_1153    |    1   |
|     icmp_ln108_reg_1231    |    1   |
|     icmp_ln113_reg_1256    |    1   |
|     icmp_ln115_reg_1260    |    1   |
|     icmp_ln93_reg_1134     |    1   |
|      max_val_reg_1270      |    8   |
|        n1_1_reg_1199       |    8   |
|         n1_reg_1290        |    8   |
|        n2_1_reg_1193       |    8   |
|    p_hist_addr_reg_1148    |    8   |
|        res_reg_1275        |   32   |
|       rhs_V_reg_1109       |   77   |
|     sext_ln115_reg_1205    |   32   |
|    sext_ln88_1_reg_1072    |    8   |
|    sext_ln89_1_reg_1078    |    9   |
|    sext_ln89_2_reg_1083    |    8   |
|        sum_reg_1167        |   32   |
|thresh_write_assign_reg_1186|    8   |
|       tmp_3_reg_1099       |    1   |
|       tmp_4_reg_1114       |    1   |
|      total_V_reg_1088      |   25   |
|        val1_reg_1285       |   32   |
|      varMax_0_reg_1172     |   64   |
|         wB_reg_1245        |   32   |
|       x_inv2_reg_1280      |   16   |
|    zext_ln121_1_reg_1215   |   64   |
|     zext_ln121_reg_1210    |   64   |
|     zext_ln123_reg_1221    |   64   |
|     zext_ln127_reg_1226    |   64   |
|   zext_ln1500_1_reg_1119   |   77   |
|   zext_ln1500_2_reg_1124   |   77   |
|   zext_ln1500_3_reg_1129   |   77   |
|    zext_ln1500_reg_1094    |   64   |
|     zext_ln215_reg_1104    |   64   |
|     zext_ln96_reg_1143     |   64   |
+----------------------------+--------+
|            Total           |  1388  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_127   |  p0  |   6  |   8  |   48   ||    33   |
|   grp_access_fu_127   |  p1  |   2  |  33  |   66   ||    9    |
|   grp_access_fu_141   |  p0  |   2  |   8  |   16   ||    9    |
| i_op_assign_1_reg_179 |  p0  |   2  |  32  |   64   ||    9    |
|  i_op_assign_reg_191  |  p0  |   2  |   9  |   18   ||    9    |
| i_op_assign_2_reg_203 |  p0  |   2  |  32  |   64   ||    9    |
| i_op_assign_3_reg_215 |  p0  |   2  |   9  |   18   ||    9    |
|   grp_Inverse_fu_227  |  p1  |   3  |  16  |   48   ||    15   |
|   grp_Inverse_fu_227  |  p2  |   2  |   6  |   12   |
|   grp_Inverse_fu_227  |  p3  |   3  |   8  |   24   ||    15   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   378  || 17.9645 ||   117   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   47   |    3   |   146  |  4444  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   117  |    -   |
|  Register |    -   |    -   |    -   |  1388  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   47   |   21   |  1534  |  4561  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
