

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 24 04:13:47 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.848 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10106|    10106| 0.101 ms | 0.101 ms |  10106|  10106|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1         |       12|       12|         1|          -|          -|    12|    no    |
        |- l_norm_i1         |     9936|     9936|       828|          -|          -|    12|    no    |
        | + l_j_init1        |       12|       12|         1|          1|          1|    12|    yes   |
        | + l_S_k_0_k1_l_j2  |      778|      778|        12|          1|          1|   768|    yes   |
        | + l_j_back1        |       12|       12|         2|          1|          1|    12|    yes   |
        | + l_j3             |       17|       17|         7|          1|          1|    12|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    320|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    302|    -|
|Register         |        0|      -|     646|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     994|   1493|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U10  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U11  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |v28_U  |Attention_layer_v28  |        2|  0|   0|    0|    12|   32|     1|          384|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                     |        2|  0|   0|    0|    12|   32|     1|          384|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln66_fu_342_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln75_fu_429_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln78_fu_467_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln79_fu_489_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln89_fu_531_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln93_fu_557_p2       |     +    |      0|  0|  15|           9|           9|
    |i1_fu_358_p2             |     +    |      0|  0|  13|           4|           1|
    |j2_fu_500_p2             |     +    |      0|  0|  13|           4|           1|
    |j3_fu_547_p2             |     +    |      0|  0|  13|           4|           1|
    |j_back1_fu_516_p2        |     +    |      0|  0|  13|           4|           1|
    |j_init1_fu_370_p2        |     +    |      0|  0|  13|           4|           1|
    |k1_fu_435_p2             |     +    |      0|  0|  15|           7|           1|
    |v25_fu_290_p2            |     +    |      0|  0|  13|           4|           1|
    |v26_fu_332_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln66_fu_320_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln89_fu_417_p2       |     -    |      0|  0|  15|           9|           9|
    |icmp_ln64_fu_284_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_326_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln69_fu_352_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln71_fu_364_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln75_fu_423_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln76_fu_441_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln86_fu_510_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln91_fu_541_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln78_1_fu_455_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln78_fu_447_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 320|         161|         131|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter11            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter6             |   9|          2|    1|          2|
    |ap_phi_mux_j_back1_0_phi_fu_250_p4  |   9|          2|    4|          8|
    |ap_phi_mux_k1_0_phi_fu_228_p4       |   9|          2|    7|         14|
    |grp_fu_273_p0                       |  15|          3|   32|         96|
    |grp_fu_273_p1                       |  15|          3|   32|         96|
    |i1_0_reg_190                        |   9|          2|    4|          8|
    |indvar_flatten_reg_213              |   9|          2|   10|         20|
    |j2_0_reg_235                        |   9|          2|    4|          8|
    |j3_0_reg_258                        |   9|          2|    4|          8|
    |j_back1_0_reg_246                   |   9|          2|    4|          8|
    |j_init1_0_reg_202                   |   9|          2|    4|          8|
    |k1_0_reg_224                        |   9|          2|    7|         14|
    |v24_address0                        |  21|          4|    8|         32|
    |v24_d0                              |  15|          3|   32|         96|
    |v25_0_reg_168                       |   9|          2|    4|          8|
    |v26_0_reg_179                       |   9|          2|    4|          8|
    |v28_address0                        |  15|          3|    4|         12|
    |v28_address1                        |  15|          3|    4|         12|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 302|         65|  174|        480|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |i1_0_reg_190              |   4|   0|    4|          0|
    |i1_reg_592                |   4|   0|    4|          0|
    |icmp_ln75_reg_616         |   1|   0|    1|          0|
    |icmp_ln86_reg_676         |   1|   0|    1|          0|
    |icmp_ln91_reg_690         |   1|   0|    1|          0|
    |indvar_flatten_reg_213    |  10|   0|   10|          0|
    |j2_0_reg_235              |   4|   0|    4|          0|
    |j3_0_reg_258              |   4|   0|    4|          0|
    |j_back1_0_reg_246         |   4|   0|    4|          0|
    |j_back1_reg_680           |   4|   0|    4|          0|
    |j_init1_0_reg_202         |   4|   0|    4|          0|
    |k1_0_reg_224              |   7|   0|    7|          0|
    |reg_278                   |  32|   0|   32|          0|
    |select_ln78_1_reg_630     |   7|   0|    7|          0|
    |select_ln78_reg_625       |   4|   0|    4|          0|
    |sub_ln66_reg_575          |   7|   0|    9|          2|
    |sub_ln89_reg_610          |   7|   0|    9|          2|
    |v22_load_reg_650          |  32|   0|   32|          0|
    |v24_addr_2_reg_699        |   8|   0|    8|          0|
    |v25_0_reg_168             |   4|   0|    4|          0|
    |v25_reg_570               |   4|   0|    4|          0|
    |v26_0_reg_179             |   4|   0|    4|          0|
    |v28_addr_2_reg_660        |   4|   0|    4|          0|
    |v33_reg_655               |  32|   0|   32|          0|
    |v35_reg_666               |  32|   0|   32|          0|
    |v36_reg_671               |  32|   0|   32|          0|
    |v40_reg_705               |  32|   0|   32|          0|
    |zext_ln89_reg_605         |   4|   0|   11|          7|
    |icmp_ln75_reg_616         |  64|  32|    1|          0|
    |icmp_ln91_reg_690         |  64|  32|    1|          0|
    |select_ln78_reg_625       |  64|  32|    4|          0|
    |v24_addr_2_reg_699        |  64|  32|    8|          0|
    |v28_addr_2_reg_660        |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 646| 160|  355|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_done       | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Attention_layer | return value |
|v22_address0  | out |   10|  ap_memory |       v22       |     array    |
|v22_ce0       | out |    1|  ap_memory |       v22       |     array    |
|v22_q0        |  in |   32|  ap_memory |       v22       |     array    |
|v23_address0  | out |   10|  ap_memory |       v23       |     array    |
|v23_ce0       | out |    1|  ap_memory |       v23       |     array    |
|v23_q0        |  in |   32|  ap_memory |       v23       |     array    |
|v24_address0  | out |    8|  ap_memory |       v24       |     array    |
|v24_ce0       | out |    1|  ap_memory |       v24       |     array    |
|v24_we0       | out |    1|  ap_memory |       v24       |     array    |
|v24_d0        | out |   32|  ap_memory |       v24       |     array    |
|v24_q0        |  in |   32|  ap_memory |       v24       |     array    |
|v24_address1  | out |    8|  ap_memory |       v24       |     array    |
|v24_ce1       | out |    1|  ap_memory |       v24       |     array    |
|v24_we1       | out |    1|  ap_memory |       v24       |     array    |
|v24_d1        | out |   32|  ap_memory |       v24       |     array    |
+--------------+-----+-----+------------+-----------------+--------------+

