arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision 	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_n4_v7_bidir.xml          	styr.blif	common       	2.54                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	9a78810-dirty	success   	52260      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.17     	1629                 	0.26      	5.17723       	-68.9207            	-5.17723            	16            	1924             	24                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	1.16                     	1816                       	20                               	7.03863            	-92.6036 	-7.03863 	0       	0       	-1                          	-1                             	0.18                
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	2.27                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	9a78810-dirty	success   	52640      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.17     	1629                 	0.31      	5.71876       	-72.5447            	-5.71876            	17            	2259             	34                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.83                     	2287                       	27                               	9.33104            	-117.473 	-9.33104 	0       	0       	-1                          	-1                             	0.22                
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	3.40                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	9a78810-dirty	success   	52348      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.15     	1629                 	0.31      	6.53994       	-79.8904            	-6.53994            	12            	1382             	28                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	2.09                     	1155                       	15                               	6.36419            	-81.9976 	-6.36419 	0       	0       	-1                          	-1                             	0.14                
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	2.53                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	9a78810-dirty	success   	52608      	10                	10                 	253                	263                  	1                 	172                 	84                    	10          	10           	100              	clb                      	auto       	0.22     	1712                 	0.60      	5.35772       	-58.4106            	-5.35772            	16            	1981             	32                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.53                     	1890                       	21                               	8.93428            	-110.909 	-8.93428 	0       	0       	-1                          	-1                             	0.32                
