Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:09:59 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.04e-02    0.101 1.42e+07    0.136 100.0
  sys_ctrl_inst (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16_test_1)
                                       1.97e-03 1.55e-02 1.33e+06 1.88e-02  13.9
  clk_gating_inst (CLK_GATE)           1.84e-03 2.68e-03 3.72e+04 4.55e-03   3.4
  alu_inst (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       6.92e-04 1.64e-02 4.29e+06 2.14e-02  15.8
    mult_38 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       1.03e-04 1.24e-04 1.65e+06 1.88e-03   1.4
    add_36 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       7.89e-06 1.16e-04 2.06e+05 3.30e-04   0.2
    sub_37 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       2.90e-05 1.39e-04 2.51e+05 4.18e-04   0.3
    div_39 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       3.07e-04 8.76e-04 1.27e+06 2.45e-03   1.8
  regfile_inst (RegFile_WIDTH8_DEPTH8_ADDR4_test_1)
                                       2.13e-03 1.84e-02 1.99e+06 2.25e-02  16.6
  uart_inst (UART_DATA_WIDTH8_test_1)  2.25e-03 1.49e-02 2.07e+06 1.93e-02  14.2
    UART_RX_inst (UART_RX_DATA_WIDTH8_test_1)
                                       1.37e-03 8.82e-03 1.32e+06 1.15e-02   8.5
      stp_chk (stop_check_test_1)      3.88e-05 2.34e-04 2.17e+04 2.95e-04   0.2
      strt_chk (start_check_test_1)    1.56e-06 2.24e-04 1.67e+04 2.42e-04   0.2
      par_chk (parity_check_DATA_WIDTH8_test_1)
                                       5.61e-05 2.74e-04 1.21e+05 4.51e-04   0.3
      deser_inst (deserializer_DATA_WIDTH8_test_1)
                                       1.46e-04 2.48e-03 1.66e+05 2.79e-03   2.1
      sampling_inst (data_sampling_test_1)
                                       1.54e-04 1.42e-03 4.24e+05 2.00e-03   1.5
      counter_inst (edge_bit_count_test_1)
                                       2.62e-04 2.99e-03 4.32e+05 3.68e-03   2.7
      fsm_inst (FSM_RX_test_1)         2.52e-04 1.17e-03 1.35e+05 1.55e-03   1.1
    UART_TX_inst (UART_TX_DATA_WIDTH8_test_1)
                                       8.47e-04 6.10e-03 7.40e+05 7.68e-03   5.7
      u_Serializer (Serializer_DATA_WIDTH8_test_1)
                                       2.55e-04 3.26e-03 3.06e+05 3.82e-03   2.8
      Parity_Gen (ParityCalc_WIDTH8_test_1)
                                       5.80e-05 1.91e-03 2.95e+05 2.27e-03   1.7
      mux_inst (MUX)                   3.49e-05 1.87e-05 2.20e+04 7.56e-05   0.1
      fsm_inst (FSM_test_1)            1.23e-04 8.78e-04 1.11e+05 1.11e-03   0.8
  clk_div2_inst (CLK_divider_test_0)   2.82e-05 2.25e-03 7.35e+05 3.01e-03   2.2
    add_47 (CLK_divider_1_DW01_inc_0)  1.60e-07 1.23e-06 9.76e+04 9.90e-05   0.1
  mux_clk_div_inst (CLKDIV_MUX)        6.30e-06 5.59e-06 4.66e+04 5.85e-05   0.0
  clk_div_inst (CLK_divider_test_1)    2.40e-04 3.00e-03 7.24e+05 3.96e-03   2.9
    add_47 (CLK_divider_0_DW01_inc_0)  8.65e-06 4.20e-05 9.74e+04 1.48e-04   0.1
  pulse_gen_inst (PULSE_GEN_test_1)    2.86e-06 4.20e-04 3.16e+04 4.55e-04   0.3
  async_fifo_inst (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                       2.42e-03 2.21e-02 2.51e+06 2.71e-02  20.0
    df_sync_inst (DF_SYNC_ADDR_WIDTH3_test_1)
                                       1.69e-05 3.52e-03 2.17e+05 3.76e-03   2.8
    fifo_wr_inst (FIFO_WR_ADDR_WIDTH3_test_1)
                                       5.69e-05 2.02e-03 2.64e+05 2.34e-03   1.7
    fifo_rd_inst (FIFO_RD_ADDR_WIDTH3_test_1)
                                       1.09e-04 2.48e-03 2.72e+05 2.87e-03   2.1
    fifo_mem_inst (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                       1.71e-03 1.40e-02 1.75e+06 1.75e-02  12.9
  data_sync_inst (DATA_SYNC_BUS_WIDTH8_NUM_STAGES2_test_1)
                                       5.06e-05 2.65e-03 2.12e+05 2.91e-03   2.1
  rst_sync2_inst (RST_SYNC_NUM_STAGES2_test_0)
                                       8.28e-06 5.92e-04 2.89e+04 6.29e-04   0.5
  rst_sync_inst (RST_SYNC_NUM_STAGES2_test_1)
                                       7.59e-06 5.88e-04 2.90e+04 6.24e-04   0.5
  U7_mux2X1 (mux2X1_5)                 9.90e-06 4.29e-05 1.28e+04 6.57e-05   0.0
  U6_mux2X1 (mux2X1_6)                 9.90e-06 4.29e-05 1.28e+04 6.56e-05   0.0
  U4_mux2X1 (mux2X1_0)                 5.90e-05 4.63e-05 1.15e+04 1.17e-04   0.1
  U3_mux2X1 (mux2X1_2)                 6.51e-04 1.91e-04 1.15e+04 8.53e-04   0.6
  U2_mux2X1 (mux2X1_3)                 9.66e-04 1.95e-04 1.15e+04 1.17e-03   0.9
  U1_mux2X1 (mux2X1_4)                 5.62e-04 1.89e-04 1.15e+04 7.63e-04   0.6
  U0_mux2X1 (mux2X1_1)                 4.77e-03 4.08e-04 1.88e+04 5.19e-03   3.8
1
