INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register_Behavioural/SIPO_Register_Behavioural.srcs/sources_1/new/SIPO_Register_Behavioural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegisterSIPOv2'
