irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on May 04, 2021 at 16:49:21 CST
irun
	+nc64bit
	+incdir+/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+ncinput+bdw_work/sims/V_BASIC/ncverilog.do
	+nclibdirname+bdw_work/sims/V_BASIC
	-f bdw_work/sims/V_BASIC/siminfo
		bdw_work/sims/top_V_BASIC.v
		bdw_work/wrappers/DC_Filter_cosim.v
		bdw_work/modules/DC_Filter/BASIC/DC_Filter_rtl.v
		bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask2.v
		bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask1.v
		bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_RAM_2322X32_1.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_DC_Filter_BASIC
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
	-l bdw_work/sims/V_BASIC/bdw_sim_verilog.log

   User defined plus("+") options:
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr

file: bdw_work/sims/top_V_BASIC.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/DC_Filter_cosim.v
	module worklib.DC_Filter_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/DC_Filter/BASIC/DC_Filter_rtl.v
	module worklib.DC_Filter:v
		errors: 0, warnings: 0
file: bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask2.v
	module worklib.DC_Filter_ROM_9X32_mask2:v
		errors: 0, warnings: 0
file: bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask1.v
	module worklib.DC_Filter_ROM_9X32_mask1:v
		errors: 0, warnings: 0
file: bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_RAM_2322X32_1.v
	module worklib.DC_Filter_RAM_2322X32_1:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ...........
            $readmemh("bdw_work/modules/DC_Filter/BASIC/DC_Filter_ROM_9X32_mask2_0.memh", mask2);
                                                                                              |
ncelab: *W,MEMODR (./bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask2.v,17|94): $readmem default memory order incompatible with IEEE1364.
......
            $readmemh("bdw_work/modules/DC_Filter/BASIC/DC_Filter_ROM_9X32_mask1_1.memh", mask1);
                                                                                              |
ncelab: *W,MEMODR (./bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask1.v,17|94): $readmem default memory order incompatible with IEEE1364.
... Done
	Generating native compiled code:
		worklib.DC_Filter:v <0x535c742a>
			streams: 215, words: 128956
		worklib.DC_Filter_RAM_2322X32_1:v <0x046e86a2>
			streams:   2, words:   779
		worklib.DC_Filter_ROM_9X32_mask1:v <0x189bf3c4>
			streams:   3, words:   924
		worklib.DC_Filter_ROM_9X32_mask2:v <0x2d874b5d>
			streams:   3, words:   924
		worklib.top:v <0x717dab17>
			streams: 125, words: 111961
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       6
		Registers:             262     260
		Scalar wires:           46       -
		Vectored wires:         92       -
		Always blocks:         132     131
		Initial blocks:         11      11
		Cont. assignments:      60     116
		Pseudo assignments:     16      16
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> 
ncsim> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100
Simulation stopped via $stop(1) at time 268433305100 PS + 0
./bdw_work/sims/top_V_BASIC.v:69 		#100 $stop;
ncsim> quit
TOOL:	irun(64)	15.20-s039: Exiting on May 04, 2021 at 17:08:01 CST  (total: 00:18:40)
