// Seed: 1632498484
module module_0;
  assign id_1[1] = id_1;
  always @(posedge id_1) if (1'h0 && 1) forever $display(1 - 1 & 1);
  always @(id_1[1]) begin : LABEL_0
    assert (id_1);
  end
endmodule
module module_1;
  id_1(
      .id_0(id_2),
      .id_1({1'h0{1 - 1}}),
      .id_2(1'd0 ** id_2 - id_2),
      .id_3(1'h0 == id_2),
      .id_4(id_3),
      .id_5(1 - id_2),
      .id_6(id_2)
  );
  wire id_4;
  module_0 modCall_1 ();
endmodule
