// Seed: 3093415043
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    output tri  id_3
);
  assign id_0 = 1'b0;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wire  id_3
);
  wire id_5;
  id_6(
      .id_0(id_3)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (id_18 => id_19) = 1;
  endspecify
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_21 + id_10 ? id_10 : 1'd0 - id_2;
  supply1 id_26 = 1;
  module_2 modCall_1 (
      id_5,
      id_11,
      id_26,
      id_9,
      id_8,
      id_15,
      id_21,
      id_8,
      id_26,
      id_1,
      id_19,
      id_19,
      id_26,
      id_17,
      id_12,
      id_3,
      id_5
  );
  assign id_15 = id_21;
  logic [7:0] id_27 = id_6;
endmodule
