<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>MXC Linux BSP: linux/arch/arm/mach-mx25/serial.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>linux/arch/arm/mach-mx25/serial.h File Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#2530d4c2e1b904c237a374999ee92dd3">UART1_HW_FLOW</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#2b05a053bce961924502884b9a5912d3">UART1_UCR4_CTSTL</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#327eef1b1d787b9b8541dd729349d8c0">UART1_DMA_ENABLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#013490c83b6511da7532071186055e85">UART1_DMA_RXBUFSIZE</a>&nbsp;&nbsp;&nbsp;1024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#5294cfb93498755cf30f4a6b54a78530">UART1_UFCR_RXTL</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#356c1cc963e669d6e31a2f21765981ba">UART1_UFCR_TXTL</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#f5538bdb9abbd82d4e9709de77e50d43">UART1_MUX_INTS</a>&nbsp;&nbsp;&nbsp;INTS_MUXED</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#67becd3747260222c51528b7e160b929">UART1_INT1</a>&nbsp;&nbsp;&nbsp;MX25_INT_UART1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#c8a1fae1e483a11649481198b861c2d1">UART1_INT2</a>&nbsp;&nbsp;&nbsp;(-1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mach-mx25_2serial_8h.html#a8312fb003b6fe308da31356157cddae">UART1_INT3</a>&nbsp;&nbsp;&nbsp;(-1)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="327eef1b1d787b9b8541dd729349d8c0"></a><!-- doxytag: member="serial.h::UART1_DMA_ENABLE" ref="327eef1b1d787b9b8541dd729349d8c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_DMA_ENABLE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is option to enable (set this option to 1) or disable DMA data transfer 
</div>
</div><p>
<a class="anchor" name="013490c83b6511da7532071186055e85"></a><!-- doxytag: member="serial.h::UART1_DMA_RXBUFSIZE" ref="013490c83b6511da7532071186055e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_DMA_RXBUFSIZE&nbsp;&nbsp;&nbsp;1024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specify the size of the DMA receive buffer. The minimum buffer size is 512 bytes. The buffer size should be a multiple of 256. 
</div>
</div><p>
<a class="anchor" name="2530d4c2e1b904c237a374999ee92dd3"></a><!-- doxytag: member="serial.h::UART1_HW_FLOW" ref="2530d4c2e1b904c237a374999ee92dd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_HW_FLOW&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This option allows to choose either an interrupt-driven software controlled hardware flow control (set this option to 0) or hardware-driven hardware flow control (set this option to 1). 
</div>
</div><p>
<a class="anchor" name="67becd3747260222c51528b7e160b929"></a><!-- doxytag: member="serial.h::UART1_INT1" ref="67becd3747260222c51528b7e160b929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_INT1&nbsp;&nbsp;&nbsp;MX25_INT_UART1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This define specifies the transmitter interrupt number or the interrupt number of the ANDed interrupt in case the interrupts are muxed. There exists a define like this for each UART port. 
</div>
</div><p>
<a class="anchor" name="c8a1fae1e483a11649481198b861c2d1"></a><!-- doxytag: member="serial.h::UART1_INT2" ref="c8a1fae1e483a11649481198b861c2d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_INT2&nbsp;&nbsp;&nbsp;(-1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This define specifies the receiver interrupt number. If the interrupts of the UART are muxed, then we specify here a dummy value -1. There exists a define like this for each UART port. 
</div>
</div><p>
<a class="anchor" name="a8312fb003b6fe308da31356157cddae"></a><!-- doxytag: member="serial.h::UART1_INT3" ref="a8312fb003b6fe308da31356157cddae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_INT3&nbsp;&nbsp;&nbsp;(-1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This specifies the master interrupt number. If the interrupts of the UART are muxed, then we specify here a dummy value of -1. There exists a define like this for each UART port. 
</div>
</div><p>
<a class="anchor" name="f5538bdb9abbd82d4e9709de77e50d43"></a><!-- doxytag: member="serial.h::UART1_MUX_INTS" ref="f5538bdb9abbd82d4e9709de77e50d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MUX_INTS&nbsp;&nbsp;&nbsp;INTS_MUXED          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This define specifies whether the muxed ANDed interrupt line or the individual interrupts from the UART port is integrated with the ARM core. There exists a define like this for each UART port. Valid values that can be used are <b>INTS_NOTMUXED</b> or <b>INTS_MUXED</b>. 
</div>
</div><p>
<a class="anchor" name="2b05a053bce961924502884b9a5912d3"></a><!-- doxytag: member="serial.h::UART1_UCR4_CTSTL" ref="2b05a053bce961924502884b9a5912d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_UCR4_CTSTL&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This specifies the threshold at which the CTS pin is deasserted by the RXFIFO. Set this value in Decimal to anything from 0 to 32 for hardware-driven hardware flow control. Read the HW spec while specifying this value. When using interrupt-driven software controlled hardware flow control set this option to -1. 
</div>
</div><p>
<a class="anchor" name="5294cfb93498755cf30f4a6b54a78530"></a><!-- doxytag: member="serial.h::UART1_UFCR_RXTL" ref="5294cfb93498755cf30f4a6b54a78530" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_UFCR_RXTL&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specify the MXC UART's Receive Trigger Level. This controls the threshold at which a maskable interrupt is generated by the RxFIFO. Set this value in Decimal to anything from 0 to 32. Read the HW spec while specifying this value. 
</div>
</div><p>
<a class="anchor" name="356c1cc963e669d6e31a2f21765981ba"></a><!-- doxytag: member="serial.h::UART1_UFCR_TXTL" ref="356c1cc963e669d6e31a2f21765981ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_UFCR_TXTL&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specify the MXC UART's Transmit Trigger Level. This controls the threshold at which a maskable interrupt is generated by the TxFIFO. Set this value in Decimal to anything from 0 to 32. Read the HW spec while specifying this value. 
</div>
</div><p>
</div>
<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN">
<HTML>
<HEAD>
<meta name="GENERATOR" content="Microsoft FrontPage 5.0">
<Title>footer</Title>
</HEAD>
<BODY>
</ul>
</ul>
</ul>
</ul>
<hr size="1">
<table border="0" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="100%" id="AutoNumber1">
  <tr>
    <td width="50%"><small>©&nbsp; Freescale Semiconductor, Inc., 2007.&nbsp; 
    All rights reserved.<br>
    </small><FONT COLOR="#FF0000"><small>Freescale Confidential Proprietary<br>
    </small></FONT><small><FONT COLOR="#FF0000">NDA Required</FONT></small></td>
    <td width="50%"><small>
<a href="http://www.doxygen.org/index.html">
<img src="Freescale25.png" alt="doxygen" align="right" border="0" width="129" height="48"></a></small></td>
  </tr>
</table>
<address style="align: right;">&nbsp;</address>
</body>
</html>
