[verilog]
include_paths = [
    "../lib"
]
