Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  4 01:15:23 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   376 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   322 |
| Unused register locations in slices containing registers |  1441 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   376 |
| >= 0 to < 4        |   140 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    50 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     6 |
| >= 16              |    62 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           45 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |             475 |          243 |
| Yes          | No                    | No                     |             579 |          249 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2487 |          988 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                       Enable Signal                                      |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][10]_1[0]    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                                           | sigma/reset_sync/Q[0]                                                          |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                        |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                     |                                                                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/coproc_custom0_wrapper/elem[0][31]_i_1_n_0                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_16                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              3 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_16                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/arst                                                          |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                 |                4 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                                              | sigma/reset_sync/SR[0]                                                         |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                                        | sigma/reset_sync/Q[0]                                                          |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][irq_mcause][3]_i_1_n_0        | sigma/sigma_tile/sfr/core_reset_o_reg_2                                        |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_10[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_0           | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]                                      |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                 |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              5 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_7[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_9[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0]                                            | sigma/reset_sync/reset_syncbuf_reg[0]_2                                        |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/coproc_custom0_wrapper/elem[0][31]_i_1_n_0                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                1 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_9[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                5 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][16]_0[0]    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_12[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                3 |              8 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/udm/uart_rx/SR[0]                                                        |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_10[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                5 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_8[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0                               |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff[7]_i_1_n_0                                       |                                                                                |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf_0                                                              | sigma/reset_sync/Q[0]                                                          |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                                          | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                                     | sigma/reset_sync/Q[0]                                                          |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                5 |              9 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |                6 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_15                                |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_11[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_12[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                4 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_11[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                6 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/host\\.rdata[31]_i_10_0                                           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_1 |                6 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_7[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                7 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/host\\.rdata[31]_i_10_0                                           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_2 |                5 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_8[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                6 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_8[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                7 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_11[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                6 |             12 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |                4 |             14 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/SR[0]                                                         |                9 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][10]_1[0]    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                4 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_12[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                7 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_7[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                6 |             15 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                9 |             15 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg[0]                                                   | sigma/reset_sync/SR[0]                                                         |                7 |             16 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/reset_sync/Q[0]                                                          |                8 |             17 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][10]_1[0]    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                5 |             17 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |               11 |             18 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_10[0]                                                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |               10 |             19 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_9[0]                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                |                8 |             19 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_16                                |               19 |             20 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter[0]_i_1_n_0                                                       | sigma/reset_sync/Q[0]                                                          |                5 |             20 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                6 |             22 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |                8 |             23 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         |                                                                                |               11 |             24 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/coproc_custom0_wrapper/elem[0][31]_i_1_n_0                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                4 |             24 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][16]_0[0]    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_14                                |                7 |             25 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |               11 |             26 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |                9 |             27 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |               13 |             30 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                                | sigma/reset_sync/Q[0]                                                          |               10 |             30 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |               17 |             30 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |               12 |             30 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |               11 |             31 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                     | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0                           |                8 |             31 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                 |               16 |             31 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_4[0]                                                   |                                                                                |               17 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_0[0]                                                   |                                                                                |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[22][0]                                            |                                                                                |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_addr_bo_reg[22]_0[0]                                          |                                                                                |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/m0_s2_rd_inprogress_reg[0]                                        |                                                                                |               16 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[31]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                 |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_2_n_0                                           | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                                 |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                                        | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |                6 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                                         | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                       |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_16                                |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                 |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][10]_0[0]       |                                                                                |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][10]_1[0]       |                                                                                |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                                             | sigma/udm/udm_controller/rst_o_reg_1[0]                                        |                6 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/core_reset_o_reg_6[0]                                               |                                                                                |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                          |               10 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                          |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/core_reset_o_reg_1[0]                                             | sigma/reset_sync/SR[0]                                                         |               12 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg[0]                                                     |                                                                                |               17 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_6[0]                                                   |                                                                                |               17 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/coproc_custom0_wrapper/elem[4][31]_i_1_n_0                              | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                 |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q                                 | sigma/sigma_tile/sfr/core_reset_o_reg_7[0]                                     |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_3[0]                                                   |                                                                                |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_5[0]                                                   |                                                                                |               14 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_2[0]                                                   |                                                                                |               19 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/update_reg_1[0]                                                   |                                                                                |               22 |             32 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_3                                        |               10 |             35 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_1                                        |               16 |             37 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_2                                        |               10 |             38 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                 |               28 |             46 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_1[0]                                                 |                                                                                |               12 |             48 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                 |               13 |             49 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0]_0[0]                                       |                                                                                |               29 |             50 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |               37 |             59 |
|  sys_clk/inst/clk_out1 |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                   |               29 |             60 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q                                  | sigma/sigma_tile/sfr/core_reset_o_reg_7[0]                                     |               18 |             62 |
|  sys_clk/inst/clk_out1 |                                                                                          |                                                                                |               45 |             70 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                 |               20 |             80 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_16                                |               26 |             82 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                 |               41 |            140 |
+------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


