// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_3_sub\Mysubsystem_46.v
// Created: 2024-08-14 07:07:58
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_46
// Source Path: sampleModel1777_3_sub/Subsystem/Mysubsystem_46
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_46
          (In1,
           Out1);


  input   In1;
  output  signed [7:0] Out1;  // int8


  wire [7:0] cfblk18_out1;  // ufix8_En7
  wire signed [7:0] cfblk8_out1;  // int8


  assign cfblk18_out1 = {In1, 7'b0000000};



  assign cfblk8_out1 = (cfblk18_out1 > 8'b00000000 ? 8'sb00000001 :
              8'sb00000000);



  assign Out1 = cfblk8_out1;

endmodule  // Mysubsystem_46

