// Seed: 2095600259
program module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  tri0  id_9,
    input  wor   id_10,
    input  uwire id_11,
    input  tri1  id_12
    , id_14
);
  assign id_14 = id_2;
  wor id_15 = 1;
  assign id_1 = id_7;
endprogram
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    output logic id_6,
    output supply0 id_7
    , id_18,
    input supply1 id_8
    , id_19,
    output wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wor id_12,
    input wire id_13,
    input wor id_14,
    output wand id_15,
    input tri id_16
);
  always begin
    id_18 = id_14 * id_0;
    id_6 <= 1;
    assert (1);
  end
  module_0(
      id_4, id_10, id_1, id_9, id_1, id_3, id_4, id_14, id_2, id_3, id_14, id_13, id_13
  );
endmodule
