git clone --depth 1 --no-tags https://github.com/bhoomi2611/summer-project-2021.git f:/verilog_sva_gh_scraper/data/full_repos/371096712
git clone --depth 1 --no-tags https://github.com/rpls/wrapped_chacha_uart_accel.git f:/verilog_sva_gh_scraper/data/full_repos/372652730
git clone --depth 1 --no-tags https://github.com/Ahmed-Hany-F/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/371144324
git clone --depth 1 --no-tags https://github.com/anonymousRepo10/ACW.git f:/verilog_sva_gh_scraper/data/full_repos/371821950
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Tomasulo-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/371755340
git clone --depth 1 --no-tags https://github.com/my1795/verySimpleCPU-CS240.git f:/verilog_sva_gh_scraper/data/full_repos/369291763
git clone --depth 1 --no-tags https://github.com/18520460/Exponential-Function.git f:/verilog_sva_gh_scraper/data/full_repos/369552685
git clone --depth 1 --no-tags https://github.com/gouyepeng/Myproject.git f:/verilog_sva_gh_scraper/data/full_repos/372371713
git clone --depth 1 --no-tags https://github.com/Kreator69/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372449461
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/373266765
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Cache-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/368884402
git clone --depth 1 --no-tags https://github.com/goeluddhav30/Synchronous-Circuit-Simulations.git f:/verilog_sva_gh_scraper/data/full_repos/371124119
git clone --depth 1 --no-tags https://github.com/pep0/picorv32_icebraker_playground.git f:/verilog_sva_gh_scraper/data/full_repos/371132201
git clone --depth 1 --no-tags https://github.com/anjaneshr20/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/371120925
git clone --depth 1 --no-tags https://github.com/siquanwa/8-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/370768384
git clone --depth 1 --no-tags https://github.com/zyp-git01/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/370932895
git clone --depth 1 --no-tags https://github.com/sowmya-gunji/2.Distributed-Arithmetic-for-large-sizes-.git f:/verilog_sva_gh_scraper/data/full_repos/374365840
git clone --depth 1 --no-tags https://github.com/cookienc/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364551662
git clone --depth 1 --no-tags https://github.com/FulvioPirazzi/Logic-clock.git f:/verilog_sva_gh_scraper/data/full_repos/364710625
git clone --depth 1 --no-tags https://github.com/RajBasnet/Ten_Bit_CPU_with_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/366578708
git clone --depth 1 --no-tags https://github.com/Hoanhtai123/Traffic-Light-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/365831851
git clone --depth 1 --no-tags https://github.com/BenAndrew310/CO-2021.git f:/verilog_sva_gh_scraper/data/full_repos/366994783
git clone --depth 1 --no-tags https://github.com/Pockylee/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/368035214
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-local-intc.git f:/verilog_sva_gh_scraper/data/full_repos/367930696
git clone --depth 1 --no-tags https://github.com/134ARG/piplined-processor-with-forward.git f:/verilog_sva_gh_scraper/data/full_repos/367544816
git clone --depth 1 --no-tags https://github.com/olivia0524/Smart-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/368045093
git clone --depth 1 --no-tags https://github.com/IObundle/iob-ila.git f:/verilog_sva_gh_scraper/data/full_repos/365298557
git clone --depth 1 --no-tags https://github.com/PrashantMata/processor_comparison.git f:/verilog_sva_gh_scraper/data/full_repos/374125764
git clone --depth 1 --no-tags https://github.com/Pablopabota/Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/364763199
git clone --depth 1 --no-tags https://github.com/m4akshay1/alu.git f:/verilog_sva_gh_scraper/data/full_repos/365142472
git clone --depth 1 --no-tags https://github.com/athareMTU/UAM_bit_synch.git f:/verilog_sva_gh_scraper/data/full_repos/364991639
git clone --depth 1 --no-tags https://github.com/kshitiz-arora/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/370344949
git clone --depth 1 --no-tags https://github.com/zerokfy/ramen_timer.git f:/verilog_sva_gh_scraper/data/full_repos/370383534
git clone --depth 1 --no-tags https://github.com/thanhnguyen210299/CSULB-CECS-341-_-COMPUTER-ARCHITECTURE-ORGANIZATING.git f:/verilog_sva_gh_scraper/data/full_repos/372109493
git clone --depth 1 --no-tags https://github.com/PabloEP/Proyecto-Atom.git f:/verilog_sva_gh_scraper/data/full_repos/372308188
git clone --depth 1 --no-tags https://github.com/y38y38/bitmask.git f:/verilog_sva_gh_scraper/data/full_repos/374328034
git clone --depth 1 --no-tags https://github.com/mario1D240/test5.git f:/verilog_sva_gh_scraper/data/full_repos/374293825
git clone --depth 1 --no-tags https://github.com/icykip/EE180_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/365940009
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/ComputeEngine.git f:/verilog_sva_gh_scraper/data/full_repos/365545070
git clone --depth 1 --no-tags https://github.com/djacuinde/Custom-CPU-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/367967466
git clone --depth 1 --no-tags https://github.com/juliosaracol/migortho.git f:/verilog_sva_gh_scraper/data/full_repos/368197657
git clone --depth 1 --no-tags https://github.com/shaliniros/Tomasulo-32-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/367615531
git clone --depth 1 --no-tags https://github.com/Rishabh-Baranwal45/Rishabh-Baranwal45.git f:/verilog_sva_gh_scraper/data/full_repos/367964678
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-pong.git f:/verilog_sva_gh_scraper/data/full_repos/369992890
git clone --depth 1 --no-tags https://github.com/TimTam725/Music_game.git f:/verilog_sva_gh_scraper/data/full_repos/369752236
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-trace-msg.git f:/verilog_sva_gh_scraper/data/full_repos/368890702
git clone --depth 1 --no-tags https://github.com/willy5986/proyecto-digitales-2.git f:/verilog_sva_gh_scraper/data/full_repos/370515979
git clone --depth 1 --no-tags https://github.com/PiChampion/VerilogCPU.git f:/verilog_sva_gh_scraper/data/full_repos/370445948
git clone --depth 1 --no-tags https://github.com/erikarn/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/370868001
git clone --depth 1 --no-tags https://github.com/sjidea/EE303A.git f:/verilog_sva_gh_scraper/data/full_repos/371577908
git clone --depth 1 --no-tags https://github.com/Haoyu1004/simpleriscv.git f:/verilog_sva_gh_scraper/data/full_repos/371292483
git clone --depth 1 --no-tags https://github.com/brianworts/VerilogCacheImplementation.git f:/verilog_sva_gh_scraper/data/full_repos/371462293
git clone --depth 1 --no-tags https://github.com/hsndmr15/RISCV_FBU.git f:/verilog_sva_gh_scraper/data/full_repos/371514118
git clone --depth 1 --no-tags https://github.com/nikaw525/data_sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/371112788
git clone --depth 1 --no-tags https://github.com/pratyush48/Project_Edge_Detection.git f:/verilog_sva_gh_scraper/data/full_repos/371701535
git clone --depth 1 --no-tags https://github.com/timeo-schmidt/Mars-Rover-Vision-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/371652361
git clone --depth 1 --no-tags https://github.com/nambhine1/Sequence-Detecter.git f:/verilog_sva_gh_scraper/data/full_repos/371906840
git clone --depth 1 --no-tags https://github.com/sjkelly/verilog-cosine-gen.git f:/verilog_sva_gh_scraper/data/full_repos/365082736
git clone --depth 1 --no-tags https://github.com/Dev4085/Single-Cycle-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/365986860
git clone --depth 1 --no-tags https://github.com/tharaka-w/Verilog-HDL-to-Traffic-Light-System.git f:/verilog_sva_gh_scraper/data/full_repos/366431410
git clone --depth 1 --no-tags https://github.com/ANNAmiuz/MIPS_5-Stage_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/366560917
git clone --depth 1 --no-tags https://github.com/alieken/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/369131200
git clone --depth 1 --no-tags https://github.com/Alexies-he/My_Digitalworks.git f:/verilog_sva_gh_scraper/data/full_repos/369532001
git clone --depth 1 --no-tags https://github.com/nkaranam178/General-Purpose-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/369408339
git clone --depth 1 --no-tags https://github.com/Firestarter97/datapath.git f:/verilog_sva_gh_scraper/data/full_repos/368667885
git clone --depth 1 --no-tags https://github.com/Sam-0403/CA_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/369224915
git clone --depth 1 --no-tags https://github.com/PanAMD/SSPA_D12_E5_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/369244626
git clone --depth 1 --no-tags https://github.com/AndreeaTrailescu/OcProject.git f:/verilog_sva_gh_scraper/data/full_repos/369799174
git clone --depth 1 --no-tags https://github.com/eb-thatsme/Adv-Processors_SingleCycleProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/369676086
git clone --depth 1 --no-tags https://github.com/archit16/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/369669243
git clone --depth 1 --no-tags https://github.com/kuantuna/CS240-project-cpu-2021.git f:/verilog_sva_gh_scraper/data/full_repos/369868815
git clone --depth 1 --no-tags https://github.com/TimTam725/SCP.git f:/verilog_sva_gh_scraper/data/full_repos/369757046
git clone --depth 1 --no-tags https://github.com/stefancocioran/CN1.git f:/verilog_sva_gh_scraper/data/full_repos/368183339
git clone --depth 1 --no-tags https://github.com/gurusha01/EE1.git f:/verilog_sva_gh_scraper/data/full_repos/368454107
git clone --depth 1 --no-tags https://github.com/Pragyajhala/Control-unit-design-for-mini-MIPS-using-verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/370678703
git clone --depth 1 --no-tags https://github.com/natefrisch01/ece583_final.git f:/verilog_sva_gh_scraper/data/full_repos/366503802
git clone --depth 1 --no-tags https://github.com/Nadeem0410khan/Traffic-signal-control.git f:/verilog_sva_gh_scraper/data/full_repos/366593407
git clone --depth 1 --no-tags https://github.com/ttpaik/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/366321845
git clone --depth 1 --no-tags https://github.com/windowsair/Archive.git f:/verilog_sva_gh_scraper/data/full_repos/364131823
git clone --depth 1 --no-tags https://github.com/huktonfonix/LWC_PE.git f:/verilog_sva_gh_scraper/data/full_repos/364094479
git clone --depth 1 --no-tags https://github.com/spirit-of-belong/learninggit.git f:/verilog_sva_gh_scraper/data/full_repos/366986173
git clone --depth 1 --no-tags https://github.com/Patavix/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/366735766
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/LEGv8_pipelined_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/365372585
git clone --depth 1 --no-tags https://github.com/Louis-Feng/CZ3001.git f:/verilog_sva_gh_scraper/data/full_repos/365448300
git clone --depth 1 --no-tags https://github.com/dishant2801/128bit-AES-encryption-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/365962192
git clone --depth 1 --no-tags https://github.com/s3722763/ATmega32AEmulator.git f:/verilog_sva_gh_scraper/data/full_repos/366281170
git clone --depth 1 --no-tags https://github.com/chenguokai/verelation.git f:/verilog_sva_gh_scraper/data/full_repos/366453549
git clone --depth 1 --no-tags https://github.com/RajBasnet/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/366578062
git clone --depth 1 --no-tags https://github.com/sidowic/CS203-project.git f:/verilog_sva_gh_scraper/data/full_repos/367288181
git clone --depth 1 --no-tags https://github.com/venkatkumar1810/RISC_V_Pipelined_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/364835353
git clone --depth 1 --no-tags https://github.com/searsm8/verilog_modules.git f:/verilog_sva_gh_scraper/data/full_repos/365011749
git clone --depth 1 --no-tags https://github.com/WangXiaoEric/solvercnf.git f:/verilog_sva_gh_scraper/data/full_repos/365133891
git clone --depth 1 --no-tags https://github.com/ShreyMaru/crypto-fgpa-Team3.git f:/verilog_sva_gh_scraper/data/full_repos/371238479
git clone --depth 1 --no-tags https://github.com/akyola/AE-01_RISC-V_Core.git f:/verilog_sva_gh_scraper/data/full_repos/372805218
git clone --depth 1 --no-tags https://github.com/gjrb0324/2021_Spring_Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/373302177
git clone --depth 1 --no-tags https://github.com/amar-singh-wisesciencewise/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/367799821
git clone --depth 1 --no-tags https://github.com/shubhi704/RAM-Based-001-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/370242571
git clone --depth 1 --no-tags https://github.com/dungnguyenvan2494/AES_verilog_128_bit.git f:/verilog_sva_gh_scraper/data/full_repos/369705295
git clone --depth 1 --no-tags https://github.com/avinashsaroj/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372266731
git clone --depth 1 --no-tags https://github.com/amitle2/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/372292853
