<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1585" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1585{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1585{left:703px;bottom:48px;letter-spacing:-0.12px;}
#t3_1585{left:666px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1585{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1585{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t6_1585{left:96px;bottom:989px;letter-spacing:0.29px;word-spacing:-0.01px;}
#t7_1585{left:96px;bottom:968px;letter-spacing:0.47px;word-spacing:-0.03px;}
#t8_1585{left:96px;bottom:947px;letter-spacing:0.59px;word-spacing:-0.06px;}
#t9_1585{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1585{left:96px;bottom:890px;letter-spacing:0.12px;word-spacing:-0.29px;}
#tb_1585{left:96px;bottom:869px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_1585{left:96px;bottom:834px;letter-spacing:0.17px;word-spacing:0.01px;}
#td_1585{left:96px;bottom:812px;letter-spacing:0.13px;word-spacing:-0.11px;}
#te_1585{left:96px;bottom:791px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_1585{left:96px;bottom:756px;letter-spacing:0.2px;word-spacing:-0.01px;}
#tg_1585{left:96px;bottom:734px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1585{left:96px;bottom:699px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_1585{left:96px;bottom:664px;letter-spacing:0.12px;word-spacing:-0.72px;}
#tj_1585{left:96px;bottom:643px;letter-spacing:0.32px;word-spacing:0.01px;}
#tk_1585{left:96px;bottom:621px;letter-spacing:0.18px;word-spacing:0.01px;}
#tl_1585{left:96px;bottom:600px;letter-spacing:0.12px;word-spacing:-0.17px;}
#tm_1585{left:96px;bottom:578px;letter-spacing:0.12px;word-spacing:-0.56px;}
#tn_1585{left:96px;bottom:557px;letter-spacing:0.18px;word-spacing:0.02px;}
#to_1585{left:96px;bottom:536px;letter-spacing:0.69px;}
#tp_1585{left:96px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_1585{left:96px;bottom:1022px;letter-spacing:0.29px;}
#tr_1585{left:589px;bottom:1022px;letter-spacing:0.2px;word-spacing:-0.47px;}
#ts_1585{left:99px;bottom:464px;letter-spacing:0.16px;}
#tt_1585{left:336px;bottom:464px;letter-spacing:0.18px;}
#tu_1585{left:446px;bottom:464px;letter-spacing:0.14px;}
#tv_1585{left:105px;bottom:429px;letter-spacing:0.13px;}
#tw_1585{left:141px;bottom:429px;letter-spacing:0.15px;}
#tx_1585{left:210px;bottom:429px;letter-spacing:0.16px;word-spacing:-0.09px;}
#ty_1585{left:342px;bottom:429px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tz_1585{left:452px;bottom:437px;letter-spacing:0.11px;word-spacing:0.03px;}
#t10_1585{left:452px;bottom:421px;letter-spacing:0.09px;}
#t11_1585{left:105px;bottom:386px;letter-spacing:0.13px;}
#t12_1585{left:141px;bottom:386px;letter-spacing:0.15px;}
#t13_1585{left:210px;bottom:386px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t14_1585{left:342px;bottom:386px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t15_1585{left:452px;bottom:394px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t16_1585{left:452px;bottom:379px;letter-spacing:0.08px;word-spacing:0.02px;}
#t17_1585{left:105px;bottom:344px;letter-spacing:0.13px;}
#t18_1585{left:141px;bottom:344px;letter-spacing:0.15px;}
#t19_1585{left:210px;bottom:344px;}
#t1a_1585{left:218px;bottom:344px;letter-spacing:0.18px;}
#t1b_1585{left:342px;bottom:344px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1c_1585{left:383px;bottom:344px;letter-spacing:0.11px;}
#t1d_1585{left:452px;bottom:351px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t1e_1585{left:452px;bottom:336px;letter-spacing:0.12px;}
#t1f_1585{left:105px;bottom:301px;letter-spacing:0.13px;}
#t1g_1585{left:141px;bottom:301px;letter-spacing:0.14px;}
#t1h_1585{left:218px;bottom:301px;letter-spacing:0.07px;word-spacing:0.09px;}
#t1i_1585{left:342px;bottom:301px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1j_1585{left:452px;bottom:308px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t1k_1585{left:452px;bottom:293px;letter-spacing:0.09px;}
#t1l_1585{left:105px;bottom:258px;letter-spacing:0.13px;}
#t1m_1585{left:141px;bottom:258px;letter-spacing:0.14px;}
#t1n_1585{left:218px;bottom:258px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1o_1585{left:342px;bottom:258px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1p_1585{left:452px;bottom:266px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1q_1585{left:452px;bottom:250px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1r_1585{left:105px;bottom:208px;letter-spacing:0.13px;}
#t1s_1585{left:141px;bottom:208px;letter-spacing:0.14px;}
#t1t_1585{left:218px;bottom:208px;}
#t1u_1585{left:227px;bottom:208px;letter-spacing:0.15px;}
#t1v_1585{left:342px;bottom:208px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1w_1585{left:383px;bottom:208px;letter-spacing:0.11px;}
#t1x_1585{left:452px;bottom:223px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1y_1585{left:452px;bottom:208px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1z_1585{left:452px;bottom:192px;letter-spacing:0.12px;}
#t20_1585{left:105px;bottom:165px;letter-spacing:0.13px;}
#t21_1585{left:141px;bottom:165px;letter-spacing:0.14px;}
#t22_1585{left:218px;bottom:165px;letter-spacing:0.07px;word-spacing:0.09px;}
#t23_1585{left:342px;bottom:165px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t24_1585{left:452px;bottom:165px;letter-spacing:0.11px;word-spacing:0.05px;}
#t25_1585{left:105px;bottom:130px;letter-spacing:0.13px;}
#t26_1585{left:141px;bottom:130px;letter-spacing:0.14px;}
#t27_1585{left:218px;bottom:130px;letter-spacing:0.1px;word-spacing:0.09px;}
#t28_1585{left:342px;bottom:130px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t29_1585{left:452px;bottom:137px;letter-spacing:0.1px;word-spacing:0.05px;}
#t2a_1585{left:452px;bottom:122px;letter-spacing:0.08px;word-spacing:0.03px;}
#t2b_1585{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1585{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1585{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1585{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_1585{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s5_1585{font-size:15px;font-family:Arial_61s;color:#000;}
.s6_1585{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s7_1585{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1585" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1585Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1585" style="-webkit-user-select: none;"><object width="935" height="1210" data="1585/1585.svg" type="image/svg+xml" id="pdf1585" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1585" class="t s1_1585">318 </span><span id="t2_1585" class="t s1_1585">General-Purpose </span>
<span id="t3_1585" class="t s1_1585">Instruction Reference </span>
<span id="t4_1585" class="t s1_1585">AMD64 Technology </span><span id="t5_1585" class="t s1_1585">24594—Rev. 3.35—June 2023 </span>
<span id="t6_1585" class="t s2_1585">Shifts the bits of a register or memory location (first operand) to the right through the CF bit by the </span>
<span id="t7_1585" class="t s2_1585">number of bit positions in an unsigned immediate value or the CL register (second operand). The </span>
<span id="t8_1585" class="t s2_1585">instruction discards bits shifted out of the CF flag. At the end of the shift operation, the CF flag </span>
<span id="t9_1585" class="t s2_1585">contains the last bit shifted out of the first operand. </span>
<span id="ta_1585" class="t s2_1585">The SAR instruction does not change the sign bit of the target operand. For each bit shift, it copies the </span>
<span id="tb_1585" class="t s2_1585">sign bit to the next bit, preserving the sign of the result. </span>
<span id="tc_1585" class="t s2_1585">The processor masks the upper three bits of the count operand, thus restricting the count to a number </span>
<span id="td_1585" class="t s2_1585">between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the </span>
<span id="te_1585" class="t s2_1585">count, providing a count in the range of 0 to 63. </span>
<span id="tf_1585" class="t s2_1585">For 1-bit shifts, the instruction clears the OF flag to 0. When the shift count is greater than 1, the OF </span>
<span id="tg_1585" class="t s2_1585">flag is undefined. </span>
<span id="th_1585" class="t s2_1585">If the shift count is 0, no flags are modified. </span>
<span id="ti_1585" class="t s2_1585">Although the SAR instruction effectively divides the operand by a power of 2, the behavior is different </span>
<span id="tj_1585" class="t s2_1585">from the IDIV instruction. For example, shifting –11 (FFFFFFF5h) by two bits to the right (that is, </span>
<span id="tk_1585" class="t s2_1585">divide –11 by 4), gives a result of FFFFFFFDh, or –3, whereas the IDIV instruction for dividing –11 </span>
<span id="tl_1585" class="t s2_1585">by 4 gives a result of –2. This is because the IDIV instruction rounds off the quotient to zero, whereas </span>
<span id="tm_1585" class="t s2_1585">the SAR instruction rounds off the remainder to zero for positive dividends and to negative infinity for </span>
<span id="tn_1585" class="t s2_1585">negative dividends. So, for positive operands, SAR behaves like the corresponding IDIV instruction. </span>
<span id="to_1585" class="t s2_1585">For negative operands, it gives the same result if and only if all the shifted-out bits are zeroes; </span>
<span id="tp_1585" class="t s2_1585">otherwise, the result is smaller by 1. </span>
<span id="tq_1585" class="t s3_1585">SAR </span><span id="tr_1585" class="t s3_1585">Shift Arithmetic Right </span>
<span id="ts_1585" class="t s4_1585">Mnemonic </span><span id="tt_1585" class="t s4_1585">Opcode </span><span id="tu_1585" class="t s4_1585">Description </span>
<span id="tv_1585" class="t s5_1585">SAR </span><span id="tw_1585" class="t s6_1585">reg/mem8</span><span id="tx_1585" class="t s5_1585">, 1 </span><span id="ty_1585" class="t s5_1585">D0 /7 </span>
<span id="tz_1585" class="t s5_1585">Shift a signed 8-bit register or memory operand right 1 </span>
<span id="t10_1585" class="t s5_1585">bit. </span>
<span id="t11_1585" class="t s5_1585">SAR </span><span id="t12_1585" class="t s6_1585">reg/mem8</span><span id="t13_1585" class="t s5_1585">, CL </span><span id="t14_1585" class="t s5_1585">D2 /7 </span>
<span id="t15_1585" class="t s5_1585">Shift a signed 8-bit register or memory operand right the </span>
<span id="t16_1585" class="t s5_1585">number of bits specified in the CL register. </span>
<span id="t17_1585" class="t s5_1585">SAR </span><span id="t18_1585" class="t s6_1585">reg/mem8</span><span id="t19_1585" class="t s5_1585">, </span><span id="t1a_1585" class="t s6_1585">imm8 </span><span id="t1b_1585" class="t s5_1585">C0 /7 </span><span id="t1c_1585" class="t s6_1585">ib </span>
<span id="t1d_1585" class="t s5_1585">Shift a signed 8-bit register or memory operand right the </span>
<span id="t1e_1585" class="t s5_1585">number of bits specified by an 8-bit immediate value. </span>
<span id="t1f_1585" class="t s5_1585">SAR </span><span id="t1g_1585" class="t s6_1585">reg/mem16</span><span id="t1h_1585" class="t s5_1585">, 1 </span><span id="t1i_1585" class="t s5_1585">D1 /7 </span>
<span id="t1j_1585" class="t s5_1585">Shift a signed 16-bit register or memory operand right 1 </span>
<span id="t1k_1585" class="t s5_1585">bit. </span>
<span id="t1l_1585" class="t s5_1585">SAR </span><span id="t1m_1585" class="t s6_1585">reg/mem16</span><span id="t1n_1585" class="t s5_1585">, CL </span><span id="t1o_1585" class="t s5_1585">D3 /7 </span>
<span id="t1p_1585" class="t s5_1585">Shift a signed 16-bit register or memory operand right </span>
<span id="t1q_1585" class="t s5_1585">the number of bits specified in the CL register. </span>
<span id="t1r_1585" class="t s5_1585">SAR </span><span id="t1s_1585" class="t s6_1585">reg/mem16</span><span id="t1t_1585" class="t s5_1585">, </span><span id="t1u_1585" class="t s6_1585">imm8 </span><span id="t1v_1585" class="t s5_1585">C1 /7 </span><span id="t1w_1585" class="t s6_1585">ib </span>
<span id="t1x_1585" class="t s5_1585">Shift a signed 16-bit register or memory operand right </span>
<span id="t1y_1585" class="t s5_1585">the number of bits specified by an 8-bit immediate </span>
<span id="t1z_1585" class="t s5_1585">value. </span>
<span id="t20_1585" class="t s5_1585">SAR </span><span id="t21_1585" class="t s6_1585">reg/mem32</span><span id="t22_1585" class="t s5_1585">, 1 </span><span id="t23_1585" class="t s5_1585">D1 /7 </span><span id="t24_1585" class="t s5_1585">Shift a signed 32-bit register or memory location 1 bit. </span>
<span id="t25_1585" class="t s5_1585">SAR </span><span id="t26_1585" class="t s6_1585">reg/mem32</span><span id="t27_1585" class="t s5_1585">, CL </span><span id="t28_1585" class="t s5_1585">D3 /7 </span>
<span id="t29_1585" class="t s5_1585">Shift a signed 32-bit register or memory location right </span>
<span id="t2a_1585" class="t s5_1585">the number of bits specified in the CL register. </span>
<span id="t2b_1585" class="t s7_1585">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
