{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 23:51:31 2020 " "Info: Processing started: Thu Oct 22 23:51:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 38 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 36 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 33 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode18w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 34 11 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst29 " "Info: Detected gated clock \"inst29\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 248 704 768 296 "inst33" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1 172.62 MHz 5.793 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 172.62 MHz between source register \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 5.793 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.276 ns + Longest register memory " "Info: + Longest register to memory delay is 1.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X21_Y11_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.053 ns) 0.563 ns inst50\[1\]~8 2 COMB LCCOMB_X21_Y11_N24 3 " "Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 3; COMB Node = 'inst50\[1\]~8'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.103 ns) 1.276 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X20_Y12 9 " "Info: 3: + IC(0.610 ns) + CELL(0.103 ns) = 1.276 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { inst50[1]~8 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_6l71.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_6l71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 12.23 % ) " "Info: Total cell delay = 0.156 ns ( 12.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 87.77 % ) " "Info: Total interconnect delay = 1.120 ns ( 87.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.510ns 0.610ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.401 ns - Smallest " "Info: - Smallest clock skew is -4.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.340 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.481 ns) 2.340 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X20_Y12 9 " "Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_6l71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_6l71.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_6l71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.05 % ) " "Info: Total cell delay = 1.335 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.005 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.741 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.712 ns) 2.810 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] 2 REG LCFF_X21_Y11_N5 29 " "Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N5; Fanout = 29; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.228 ns) 3.634 ns inst29 3 COMB LCCOMB_X17_Y11_N26 1 " "Info: 3: + IC(0.596 ns) + CELL(0.228 ns) = 3.634 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'inst29'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst29 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.000 ns) 5.161 ns inst29~clkctrl 4 COMB CLKCTRL_G1 9 " "Info: 4: + IC(1.527 ns) + CELL(0.000 ns) = 5.161 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'inst29~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { inst29 inst29~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.667 ns) 6.741 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X21_Y11_N23 2 " "Info: 5: + IC(0.913 ns) + CELL(0.667 ns) = 6.741 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.461 ns ( 36.51 % ) " "Info: Total cell delay = 2.461 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 63.49 % ) " "Info: Total interconnect delay = 4.280 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.596ns 1.527ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.596ns 1.527ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_6l71.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_6l71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.276 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.510ns 0.610ns } { 0.000ns 0.053ns 0.103ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.596ns 1.527ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK 4.008 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" and destination pin or register \"regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"CLK\" (Hold time is 4.008 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.454 ns + Largest " "Info: + Largest clock skew is 6.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.170 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.712 ns) 2.810 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y11_N3 30 " "Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.228 ns) 3.673 ns inst27 3 COMB LCCOMB_X19_Y11_N26 4 " "Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.761 ns) 4.657 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X19_Y11_N29 11 " "Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.053 ns) 5.513 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] 5 COMB LCCOMB_X19_Y11_N4 2 " "Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.000 ns) 7.617 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl 6 COMB CLKCTRL_G13 9 " "Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.667 ns) 9.170 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 7 REG LCFF_X17_Y9_N1 1 " "Info: 7: + IC(0.886 ns) + CELL(0.667 ns) = 9.170 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.275 ns ( 35.71 % ) " "Info: Total cell delay = 3.275 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.895 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.716 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 2.716 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X21_Y11_N1 30 " "Info: 2: + IC(1.244 ns) + CELL(0.618 ns) = 2.716 ns; Loc. = LCFF_X21_Y11_N1; Fanout = 30; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.20 % ) " "Info: Total cell delay = 1.472 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 45.80 % ) " "Info: Total interconnect delay = 1.244 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.244ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.244ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.501 ns - Shortest register register " "Info: - Shortest register to register delay is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X21_Y11_N1 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N1; Fanout = 30; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 0.654 ns inst33 2 COMB LCCOMB_X19_Y11_N8 10 " "Info: 2: + IC(0.601 ns) + CELL(0.053 ns) = 0.654 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 10; COMB Node = 'inst33'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst33 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 248 704 768 296 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.154 ns) 1.038 ns inst53\[1\]~16 3 COMB LCCOMB_X19_Y11_N28 22 " "Info: 3: + IC(0.230 ns) + CELL(0.154 ns) = 1.038 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53\[1\]~16'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { inst33 inst53[1]~16 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 632 -40 8 664 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.546 ns) 2.501 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X17_Y9_N1 1 " "Info: 4: + IC(0.917 ns) + CELL(0.546 ns) = 2.501 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.753 ns ( 30.11 % ) " "Info: Total cell delay = 0.753 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.748 ns ( 69.89 % ) " "Info: Total interconnect delay = 1.748 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst33 inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} inst33 {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.601ns 0.230ns 0.917ns } { 0.000ns 0.053ns 0.154ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.244ns } { 0.000ns 0.854ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst33 inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} inst33 {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.601ns 0.230ns 0.917ns } { 0.000ns 0.053ns 0.154ns 0.546ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK CLK 0.779 ns register " "Info: tsu for register \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"CLK\", clock pin = \"CLK\") is 0.779 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.160 ns + Longest pin register " "Info: + Longest pin to register delay is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.346 ns) 2.583 ns inst14 2 COMB LCCOMB_X19_Y11_N10 9 " "Info: 2: + IC(1.383 ns) + CELL(0.346 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 9; COMB Node = 'inst14'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { CLK inst14 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 40 704 768 88 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.272 ns) 3.112 ns inst53\[1\]~16 3 COMB LCCOMB_X19_Y11_N28 22 " "Info: 3: + IC(0.257 ns) + CELL(0.272 ns) = 3.112 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53\[1\]~16'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { inst14 inst53[1]~16 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 632 -40 8 664 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.546 ns) 4.160 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X19_Y11_N29 11 " "Info: 4: + IC(0.502 ns) + CELL(0.546 ns) = 4.160 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { inst53[1]~16 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 48.51 % ) " "Info: Total cell delay = 2.018 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 51.49 % ) " "Info: Total interconnect delay = 2.142 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK inst14 inst53[1]~16 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} inst14 {} inst53[1]~16 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.383ns 0.257ns 0.502ns } { 0.000ns 0.854ns 0.346ns 0.272ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.471 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.346 ns) 2.581 ns inst27 2 COMB LCCOMB_X19_Y11_N26 4 " "Info: 2: + IC(1.381 ns) + CELL(0.346 ns) = 2.581 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CLK inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.667 ns) 3.471 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X19_Y11_N29 11 " "Info: 3: + IC(0.223 ns) + CELL(0.667 ns) = 3.471 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 53.79 % ) " "Info: Total cell delay = 1.867 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 46.21 % ) " "Info: Total interconnect delay = 1.604 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.471 ns" { CLK inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.471 ns" { CLK {} CLK~combout {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.381ns 0.223ns } { 0.000ns 0.854ns 0.346ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { CLK inst14 inst53[1]~16 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { CLK {} CLK~combout {} inst14 {} inst53[1]~16 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.383ns 0.257ns 0.502ns } { 0.000ns 0.854ns 0.346ns 0.272ns 0.546ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.471 ns" { CLK inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.471 ns" { CLK {} CLK~combout {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.381ns 0.223ns } { 0.000ns 0.854ns 0.346ns 0.667ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK 010\[3\] regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] 13.300 ns register " "Info: tco from clock \"CLK\" to destination pin \"010\[3\]\" through register \"regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 13.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.181 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.712 ns) 2.810 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y11_N3 30 " "Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.228 ns) 3.673 ns inst27 3 COMB LCCOMB_X19_Y11_N26 4 " "Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.761 ns) 4.657 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X19_Y11_N29 11 " "Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.053 ns) 5.513 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] 5 COMB LCCOMB_X19_Y11_N4 2 " "Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.000 ns) 7.617 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl 6 COMB CLKCTRL_G13 9 " "Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.667 ns) 9.181 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X22_Y17_N17 1 " "Info: 7: + IC(0.897 ns) + CELL(0.667 ns) = 9.181 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.275 ns ( 35.67 % ) " "Info: Total cell delay = 3.275 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.906 ns ( 64.33 % ) " "Info: Total interconnect delay = 5.906 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.181 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.181 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.025 ns + Longest register pin " "Info: + Longest register to pin delay is 4.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X22_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(2.046 ns) 4.025 ns 010\[3\] 2 PIN PIN_AA10 0 " "Info: 2: + IC(1.979 ns) + CELL(2.046 ns) = 4.025 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = '010\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] 010[3] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 592 840 1016 608 "010\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 50.83 % ) " "Info: Total cell delay = 2.046 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 49.17 % ) " "Info: Total interconnect delay = 1.979 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] 010[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] {} 010[3] {} } { 0.000ns 1.979ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.181 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.181 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.897ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] 010[3] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] {} 010[3] {} } { 0.000ns 1.979ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK data\[1\] 10.707 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"data\[1\]\" is 10.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.117 ns) + CELL(0.228 ns) 5.199 ns inst53\[8\]~18 2 COMB LCCOMB_X17_Y11_N24 9 " "Info: 2: + IC(4.117 ns) + CELL(0.228 ns) = 5.199 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 9; COMB Node = 'inst53\[8\]~18'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.345 ns" { CLK inst53[8]~18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 632 -40 8 664 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.398 ns) + CELL(2.110 ns) 10.707 ns data\[1\] 3 PIN PIN_N8 0 " "Info: 3: + IC(3.398 ns) + CELL(2.110 ns) = 10.707 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { inst53[8]~18 data[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -16 656 832 0 "data\[8..0\]" "" } { 272 -312 -255 288 "data\[8..0\]" "" } { 416 -312 -255 432 "data\[8..0\]" "" } { 560 -320 -263 576 "data\[8..0\]" "" } { 632 8 88 648 "data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.192 ns ( 29.81 % ) " "Info: Total cell delay = 3.192 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.515 ns ( 70.19 % ) " "Info: Total interconnect delay = 7.515 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "10.707 ns" { CLK inst53[8]~18 data[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "10.707 ns" { CLK {} CLK~combout {} inst53[8]~18 {} data[1] {} } { 0.000ns 0.000ns 4.117ns 3.398ns } { 0.000ns 0.854ns 0.228ns 2.110ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK CLK 4.889 ns register " "Info: th for register \"regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"CLK\", clock pin = \"CLK\") is 4.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.170 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.712 ns) 2.810 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y11_N3 30 " "Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.228 ns) 3.673 ns inst27 3 COMB LCCOMB_X19_Y11_N26 4 " "Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.761 ns) 4.657 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X19_Y11_N29 11 " "Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.053 ns) 5.513 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] 5 COMB LCCOMB_X19_Y11_N4 2 " "Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.000 ns) 7.617 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl 6 COMB CLKCTRL_G13 9 " "Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.667 ns) 9.170 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 7 REG LCFF_X17_Y9_N1 1 " "Info: 7: + IC(0.886 ns) + CELL(0.667 ns) = 9.170 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.275 ns ( 35.71 % ) " "Info: Total cell delay = 3.275 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.895 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.346 ns) 2.583 ns inst33 2 COMB LCCOMB_X19_Y11_N8 10 " "Info: 2: + IC(1.383 ns) + CELL(0.346 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 10; COMB Node = 'inst33'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { CLK inst33 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 248 704 768 296 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.154 ns) 2.967 ns inst53\[1\]~16 3 COMB LCCOMB_X19_Y11_N28 22 " "Info: 3: + IC(0.230 ns) + CELL(0.154 ns) = 2.967 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53\[1\]~16'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { inst33 inst53[1]~16 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 632 -40 8 664 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.546 ns) 4.430 ns regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X17_Y9_N1 1 " "Info: 4: + IC(0.917 ns) + CELL(0.546 ns) = 4.430 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 42.89 % ) " "Info: Total cell delay = 1.900 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.530 ns ( 57.11 % ) " "Info: Total interconnect delay = 2.530 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { CLK inst33 inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { CLK {} CLK~combout {} inst33 {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.383ns 0.230ns 0.917ns } { 0.000ns 0.854ns 0.346ns 0.154ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.244ns 0.635ns 0.223ns 0.803ns 2.104ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.761ns 0.053ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { CLK inst33 inst53[1]~16 regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { CLK {} CLK~combout {} inst33 {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.383ns 0.230ns 0.917ns } { 0.000ns 0.854ns 0.346ns 0.154ns 0.546ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 23:51:31 2020 " "Info: Processing ended: Thu Oct 22 23:51:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
