Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 29 09:21:26 2020
| Host         : DESKTOP-M2MR233 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_led_appl_wrapper_control_sets_placed.rpt
| Design       : design_led_appl_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   136 |
|    Minimum number of control sets                        |   136 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   401 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   136 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             490 |          146 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             621 |          227 |
| Yes          | No                    | No                     |             252 |           72 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1112 |          358 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                             |                                                                                                   Enable Signal                                                                                                   |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                            |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                            |                1 |              1 |
| ~design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                        |                1 |              1 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                            |                1 |              1 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                            |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                            |                1 |              1 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                  |                1 |              1 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                               |                1 |              1 |
| ~design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                   | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                      |                1 |              1 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                            |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                  |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                   |                1 |              1 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                              | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              2 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                    |                1 |              2 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                                                                                                                  |                1 |              2 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                1 |              3 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                  | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |
| ~design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                                   | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                         |                3 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                              |                2 |              4 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                          | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                2 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_driver_0/U0/cnt_400[8]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                  |                2 |              4 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                2 |              4 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                                                                                  |                4 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_driver_0/U0/cnt_400[8]_i_1_n_0                                                                                                                                                              | design_led_appl_i/led_driver_0/U0/cnt_400[5]_i_1_n_0                                                                                                                                                                                             |                2 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                1 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                  | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                1 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_driver_0/U0/cnt_24[4]_i_1_n_0                                                                                                                                                               | design_led_appl_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                1 |              5 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                      |                2 |              6 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                      |                2 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                  | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              6 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                                                                                                  |                1 |              6 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_led_appl_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                2 |              7 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              7 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                      |                2 |              7 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                3 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                1 |              8 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                                                                                  |                7 |              8 |
|  design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                                                                                                  |                2 |              8 |
| ~design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                          | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                             | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                3 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0  | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0              | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                              |                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                       | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |                1 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                       | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_16_out                                               | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              8 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                3 |              9 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_driver_0/U0/cnt_reset[8]_i_1_n_0                                                                                                                                                            | design_led_appl_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              9 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                      |                2 |              9 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                      |                5 |              9 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                          | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                4 |              9 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                4 |             10 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             10 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                4 |             10 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                6 |             11 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                5 |             11 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                             | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |             11 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                4 |             11 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                6 |             16 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                 | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                7 |             16 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                6 |             16 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                5 |             19 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                         | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                4 |             21 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                6 |             21 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                   | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                     |                5 |             23 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_led_appl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                4 |             23 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                           |                7 |             23 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             24 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                  |                8 |             25 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                8 |             25 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                7 |             25 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                |                6 |             28 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                8 |             30 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                |                8 |             31 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                       | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                5 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                              |               10 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_192_255_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                9 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_256_319_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                       | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                7 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                     | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |               32 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                  |               12 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_0_63_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               14 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_384_447_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               11 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |               11 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                    | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                     | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |               10 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                6 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_320_383_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                                                                                                                  |                5 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                 | design_led_appl_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                5 |             32 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                                                                  |                7 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/led_ram_0/U0/RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                  |                8 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                     |               11 |             32 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                                                                  |                9 |             33 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                                                                                  |               10 |             34 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               15 |             41 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_led_appl_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                  |               14 |             47 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               13 |             49 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/PmodMTDS_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                     |               17 |             53 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                                                                                                                  |                8 |             64 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                                                                                  |               10 |             75 |
|  design_led_appl_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |               24 |             80 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               29 |             82 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                                                                                                                                  |               16 |            128 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               68 |            156 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_led_appl_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               87 |            221 |
|  design_led_appl_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |              125 |            424 |
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


