Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov 21 20:19:41 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file lab6_control_sets_placed.rpt
| Design       : lab6
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           16 |
| No           | No                    | Yes                    |              75 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              58 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | op/E[0]                                           | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | op/signal_single_pulse_reg_4[0]                   | rst_IBUF         |                3 |              5 |         1.67 |
|  cd14/counter_reg[13]_0 |                                                   |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | op/state_reg[2][0]                                | rst_IBUF         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG          | key_de/key                                        | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG          | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG          |                                                   |                  |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG          |                                                   | rst_IBUF         |               27 |             75 |         2.78 |
+-------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


