#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1914b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1914ca0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x190c8f0 .functor NOT 1, L_0x1945470, C4<0>, C4<0>, C4<0>;
L_0x1945200 .functor XOR 1, L_0x19450a0, L_0x1945160, C4<0>, C4<0>;
L_0x1945360 .functor XOR 1, L_0x1945200, L_0x19452c0, C4<0>, C4<0>;
v0x1942840_0 .net *"_ivl_10", 0 0, L_0x19452c0;  1 drivers
v0x1942940_0 .net *"_ivl_12", 0 0, L_0x1945360;  1 drivers
v0x1942a20_0 .net *"_ivl_2", 0 0, L_0x1945000;  1 drivers
v0x1942ae0_0 .net *"_ivl_4", 0 0, L_0x19450a0;  1 drivers
v0x1942bc0_0 .net *"_ivl_6", 0 0, L_0x1945160;  1 drivers
v0x1942cf0_0 .net *"_ivl_8", 0 0, L_0x1945200;  1 drivers
v0x1942dd0_0 .net "a", 0 0, v0x1940cd0_0;  1 drivers
v0x1942e70_0 .net "b", 0 0, v0x1940d70_0;  1 drivers
v0x1942f10_0 .net "c", 0 0, v0x1940e10_0;  1 drivers
v0x1942fb0_0 .var "clk", 0 0;
v0x1943050_0 .net "d", 0 0, v0x1940f80_0;  1 drivers
v0x19430f0_0 .net "out_dut", 0 0, L_0x1944ea0;  1 drivers
v0x1943190_0 .net "out_ref", 0 0, L_0x1944160;  1 drivers
v0x1943230_0 .var/2u "stats1", 159 0;
v0x19432d0_0 .var/2u "strobe", 0 0;
v0x1943370_0 .net "tb_match", 0 0, L_0x1945470;  1 drivers
v0x1943430_0 .net "tb_mismatch", 0 0, L_0x190c8f0;  1 drivers
v0x1943600_0 .net "wavedrom_enable", 0 0, v0x1941070_0;  1 drivers
v0x19436a0_0 .net "wavedrom_title", 511 0, v0x1941110_0;  1 drivers
L_0x1945000 .concat [ 1 0 0 0], L_0x1944160;
L_0x19450a0 .concat [ 1 0 0 0], L_0x1944160;
L_0x1945160 .concat [ 1 0 0 0], L_0x1944ea0;
L_0x19452c0 .concat [ 1 0 0 0], L_0x1944160;
L_0x1945470 .cmp/eeq 1, L_0x1945000, L_0x1945360;
S_0x1914e30 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1914ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19155b0 .functor NOT 1, v0x1940e10_0, C4<0>, C4<0>, C4<0>;
L_0x190d1b0 .functor NOT 1, v0x1940d70_0, C4<0>, C4<0>, C4<0>;
L_0x19438b0 .functor AND 1, L_0x19155b0, L_0x190d1b0, C4<1>, C4<1>;
L_0x1943950 .functor NOT 1, v0x1940f80_0, C4<0>, C4<0>, C4<0>;
L_0x1943a80 .functor NOT 1, v0x1940cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1943b80 .functor AND 1, L_0x1943950, L_0x1943a80, C4<1>, C4<1>;
L_0x1943c60 .functor OR 1, L_0x19438b0, L_0x1943b80, C4<0>, C4<0>;
L_0x1943d20 .functor AND 1, v0x1940cd0_0, v0x1940e10_0, C4<1>, C4<1>;
L_0x1943de0 .functor AND 1, L_0x1943d20, v0x1940f80_0, C4<1>, C4<1>;
L_0x1943ea0 .functor OR 1, L_0x1943c60, L_0x1943de0, C4<0>, C4<0>;
L_0x1944010 .functor AND 1, v0x1940d70_0, v0x1940e10_0, C4<1>, C4<1>;
L_0x1944080 .functor AND 1, L_0x1944010, v0x1940f80_0, C4<1>, C4<1>;
L_0x1944160 .functor OR 1, L_0x1943ea0, L_0x1944080, C4<0>, C4<0>;
v0x190cb60_0 .net *"_ivl_0", 0 0, L_0x19155b0;  1 drivers
v0x190cc00_0 .net *"_ivl_10", 0 0, L_0x1943b80;  1 drivers
v0x193f4c0_0 .net *"_ivl_12", 0 0, L_0x1943c60;  1 drivers
v0x193f580_0 .net *"_ivl_14", 0 0, L_0x1943d20;  1 drivers
v0x193f660_0 .net *"_ivl_16", 0 0, L_0x1943de0;  1 drivers
v0x193f790_0 .net *"_ivl_18", 0 0, L_0x1943ea0;  1 drivers
v0x193f870_0 .net *"_ivl_2", 0 0, L_0x190d1b0;  1 drivers
v0x193f950_0 .net *"_ivl_20", 0 0, L_0x1944010;  1 drivers
v0x193fa30_0 .net *"_ivl_22", 0 0, L_0x1944080;  1 drivers
v0x193fb10_0 .net *"_ivl_4", 0 0, L_0x19438b0;  1 drivers
v0x193fbf0_0 .net *"_ivl_6", 0 0, L_0x1943950;  1 drivers
v0x193fcd0_0 .net *"_ivl_8", 0 0, L_0x1943a80;  1 drivers
v0x193fdb0_0 .net "a", 0 0, v0x1940cd0_0;  alias, 1 drivers
v0x193fe70_0 .net "b", 0 0, v0x1940d70_0;  alias, 1 drivers
v0x193ff30_0 .net "c", 0 0, v0x1940e10_0;  alias, 1 drivers
v0x193fff0_0 .net "d", 0 0, v0x1940f80_0;  alias, 1 drivers
v0x19400b0_0 .net "out", 0 0, L_0x1944160;  alias, 1 drivers
S_0x1940210 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1914ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1940cd0_0 .var "a", 0 0;
v0x1940d70_0 .var "b", 0 0;
v0x1940e10_0 .var "c", 0 0;
v0x1940ee0_0 .net "clk", 0 0, v0x1942fb0_0;  1 drivers
v0x1940f80_0 .var "d", 0 0;
v0x1941070_0 .var "wavedrom_enable", 0 0;
v0x1941110_0 .var "wavedrom_title", 511 0;
S_0x19404b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1940210;
 .timescale -12 -12;
v0x1940710_0 .var/2s "count", 31 0;
E_0x190fa60/0 .event negedge, v0x1940ee0_0;
E_0x190fa60/1 .event posedge, v0x1940ee0_0;
E_0x190fa60 .event/or E_0x190fa60/0, E_0x190fa60/1;
E_0x190fcb0 .event negedge, v0x1940ee0_0;
E_0x18fa9f0 .event posedge, v0x1940ee0_0;
S_0x1940810 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1940210;
 .timescale -12 -12;
v0x1940a10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1940af0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1940210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1941270 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1914ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19442c0 .functor NOT 1, v0x1940e10_0, C4<0>, C4<0>, C4<0>;
L_0x1944330 .functor NOT 1, v0x1940f80_0, C4<0>, C4<0>, C4<0>;
L_0x19443c0 .functor AND 1, L_0x19442c0, L_0x1944330, C4<1>, C4<1>;
L_0x19444d0 .functor NOT 1, v0x1940d70_0, C4<0>, C4<0>, C4<0>;
L_0x1944570 .functor NOT 1, v0x1940e10_0, C4<0>, C4<0>, C4<0>;
L_0x19446f0 .functor AND 1, L_0x19444d0, L_0x1944570, C4<1>, C4<1>;
L_0x1944840 .functor OR 1, L_0x19443c0, L_0x19446f0, C4<0>, C4<0>;
L_0x1944950 .functor NOT 1, v0x1940f80_0, C4<0>, C4<0>, C4<0>;
L_0x1944b20 .functor AND 1, v0x1940cd0_0, L_0x1944950, C4<1>, C4<1>;
L_0x1944be0 .functor OR 1, L_0x1944840, L_0x1944b20, C4<0>, C4<0>;
L_0x1944d50 .functor AND 1, v0x1940cd0_0, v0x1940d70_0, C4<1>, C4<1>;
L_0x1944dc0 .functor AND 1, L_0x1944d50, v0x1940e10_0, C4<1>, C4<1>;
L_0x1944ea0 .functor OR 1, L_0x1944be0, L_0x1944dc0, C4<0>, C4<0>;
v0x1941560_0 .net *"_ivl_0", 0 0, L_0x19442c0;  1 drivers
v0x1941640_0 .net *"_ivl_10", 0 0, L_0x19446f0;  1 drivers
v0x1941720_0 .net *"_ivl_12", 0 0, L_0x1944840;  1 drivers
v0x1941810_0 .net *"_ivl_14", 0 0, L_0x1944950;  1 drivers
v0x19418f0_0 .net *"_ivl_16", 0 0, L_0x1944b20;  1 drivers
v0x1941a20_0 .net *"_ivl_18", 0 0, L_0x1944be0;  1 drivers
v0x1941b00_0 .net *"_ivl_2", 0 0, L_0x1944330;  1 drivers
v0x1941be0_0 .net *"_ivl_20", 0 0, L_0x1944d50;  1 drivers
v0x1941cc0_0 .net *"_ivl_22", 0 0, L_0x1944dc0;  1 drivers
v0x1941da0_0 .net *"_ivl_4", 0 0, L_0x19443c0;  1 drivers
v0x1941e80_0 .net *"_ivl_6", 0 0, L_0x19444d0;  1 drivers
v0x1941f60_0 .net *"_ivl_8", 0 0, L_0x1944570;  1 drivers
v0x1942040_0 .net "a", 0 0, v0x1940cd0_0;  alias, 1 drivers
v0x19420e0_0 .net "b", 0 0, v0x1940d70_0;  alias, 1 drivers
v0x19421d0_0 .net "c", 0 0, v0x1940e10_0;  alias, 1 drivers
v0x19422c0_0 .net "d", 0 0, v0x1940f80_0;  alias, 1 drivers
v0x19423b0_0 .net "out", 0 0, L_0x1944ea0;  alias, 1 drivers
S_0x1942620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1914ca0;
 .timescale -12 -12;
E_0x190f800 .event anyedge, v0x19432d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19432d0_0;
    %nor/r;
    %assign/vec4 v0x19432d0_0, 0;
    %wait E_0x190f800;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1940210;
T_3 ;
    %fork t_1, S_0x19404b0;
    %jmp t_0;
    .scope S_0x19404b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1940710_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1940f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940d70_0, 0;
    %assign/vec4 v0x1940cd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fa9f0;
    %load/vec4 v0x1940710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1940710_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1940f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940d70_0, 0;
    %assign/vec4 v0x1940cd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x190fcb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1940af0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x190fa60;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1940cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1940e10_0, 0;
    %assign/vec4 v0x1940f80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1940210;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1914ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1942fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19432d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1914ca0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1942fb0_0;
    %inv;
    %store/vec4 v0x1942fb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1914ca0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1940ee0_0, v0x1943430_0, v0x1942dd0_0, v0x1942e70_0, v0x1942f10_0, v0x1943050_0, v0x1943190_0, v0x19430f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1914ca0;
T_7 ;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1943230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1914ca0;
T_8 ;
    %wait E_0x190fa60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1943230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1943230_0, 4, 32;
    %load/vec4 v0x1943370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1943230_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1943230_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1943230_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1943190_0;
    %load/vec4 v0x1943190_0;
    %load/vec4 v0x19430f0_0;
    %xor;
    %load/vec4 v0x1943190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1943230_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1943230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1943230_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter1/response0/top_module.sv";
