{
  "process": "28",
 "power_names": [
    "AHVDD", "AHVDDB", "AHVDDG", "AHVDDR", "AHVDDWELL",
    "AVDD", "AVDDB", "AVDDBG", "AVDDG", "AVDDR", "AVDWELL",
    "DHVDD", "DVDD", "HVDDWELL", "TACVDD", "TAVD33", "TAVD33PST",
    "TAVDD", "TAVDDPST", "TVDD", "VD33", "VDD", "VDD5V", "VDDESD", "VDDG", "VDDM", "VDDPST", "VDDSA", "VDWELL"
  ],
  "ground_names": [
    "AGND", "AHVSS", "AHVSSB", "AHVSSG", "AHVSSR", "AHVSSUB",
    "AVSS", "AVSSB", "AVSSBG", "AVSSG", "AVSSR", "AVSSUB",
    "DHVSS", "DVSS", "GND", "HVSSUB", "TACVSS", "TAVSS", "TAVSSPST", "TVSS", "VS33", "VSS", "VSSESD", "VSSG", "VSSM", "VSSPST", "VSSUB"
  ],
  "generic_signals": [
    "VINP", "VINN", "VIP", "VIM", "VCM", "VREF",
    "RSTN", "SCK", "SDI", "SDO", "IOVDDH", "IOVSS", "IOVDDL"
  ],
  "pads": [
    "pad", "corner", "bondpad", "pad_ring"
  ],

  "layout_params": {
    "pad_width": 20,
    "pad_height": 110,
    "corner_size": 110,
    "pad_spacing": 60,
    "placement_order": "counterclockwise",
    "pad_offset": 20
  },
  "skill_params": {
    "layers": {
      "config_layer": "M3",
      "secondary_layer": "M3",
      "pin_layer": "AP",
      "core_label_layer": "M4"
    },
    "wire_widths": {
      "config_width": 0.2,
      "secondary_width": 0.2
    },
    "wire_offsets": {
      "vdd_wire_offset": 0.5,
      "gnd_wire_offset": -0.76
    },
    "via": {
      "via_def_name": "M3_M2",
      "via_params": {"cutRows": 2, "cutColumns": 4}
    },
    "via_offsets": {
      "vdd_offset": 2.345,
      "vss_offset": 2.39,
      "via_y_offset": 110.12
    },
    "pin_label_offsets": {
      "R0": {"x": 10, "y": -11},
      "R90": {"x": 11, "y": 10},
      "R180": {"x": -10, "y": 11},
      "R270": {"x": -11, "y": -10}
    },
    "secondary_offsets": {
      "I": 1.725,
      "OEN": 5.9,
      "REN": 10.2,
      "C": 14.33
    }
  },
  "digital_devices": [
    "PDDW16SDGZ_V_G", "PDDW16SDGZ_H_G",
    "PVDD1DGZ_V_G", "PVDD1DGZ_H_G",
    "PVSS1DGZ_V_G", "PVSS1DGZ_H_G",
    "PVDD2POC_V_G", "PVDD2POC_H_G",
    "PVSS2DGZ_V_G", "PVSS2DGZ_H_G"
  ],
  "digital_io": [
    "PDDW16SDGZ_V_G", "PDDW16SDGZ_H_G"
  ],
  "digital_vol": [
    "PVDD1DGZ_V_G", "PVDD1DGZ_H_G",
    "PVSS1DGZ_V_G", "PVSS1DGZ_H_G",
    "PVDD2POC_V_G", "PVDD2POC_H_G",
    "PVSS2DGZ_V_G", "PVSS2DGZ_H_G"
  ],
  "digital_pins":[
    "VDD","VSS","VDDPST","VSSPST"
  ],
  "analog_devices": [
    "PDB3AC_V_G", "PDB3AC_H_G",
    "PVDD1AC_V_G", "PVDD1AC_H_G",
    "PVSS1AC_V_G", "PVSS1AC_H_G",
    "PVDD3A_V_G", "PVDD3A_H_G",
    "PVSS3A_V_G", "PVSS3A_H_G",
    "PVDD3AC_V_G", "PVDD3AC_H_G",
    "PVSS3AC_V_G", "PVSS3AC_H_G"
  ],
  "analog_io": [
    "PDB3AC_V_G", "PDB3AC_H_G"
  ],
  "analog_vol": [
    "PVDD1AC_V_G", "PVDD1AC_H_G",
    "PVSS1AC_V_G", "PVSS1AC_H_G",
    "PVDD3A_V_G", "PVDD3A_H_G",
    "PVSS3A_V_G", "PVSS3A_H_G",
    "PVDD3AC_V_G", "PVDD3AC_H_G",
    "PVSS3AC_V_G", "PVSS3AC_H_G"
  ],
  "analog_pins":[
    "TACVDD","TACVSS","TVDD","AVSS"
  ],
  "corner_devices": ["PCORNERA_G", "PCORNER_G"],
  "analog_corner": ["PCORNERA_G"],
  "digital_corner": ["PCORNER_G"],
  "filler_devices": ["PFILLER10A_G", "PFILLER20A_G", "PFILLER10_G", "PFILLER20_G"],
  "analog_filler": ["PFILLER10A_G", "PFILLER20A_G"],
  "digital_filler": ["PFILLER10_G", "PFILLER20_G"],
  "cut_devices": ["PRCUTA_G"],
  "device_masters": {
    "default_library": "tphn28hpcpgv18",
    "default_view": "layout",
    "corner_master": "PCORNERA_G",
    "pad_master": "PDB3AC_V_G",
    "pad_library": "PAD",
    "pad60_master": "PAD60GU",
    "pad60nu_master": "PAD60NU",
    "filler_master": "PFILLER20A_G",
    "separator_master": "PRCUTA_G"
  }
}

