#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 29 03:10:28 2017
# Process ID: 17792
# Current directory: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1
# Command line: vivado.exe -log topModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topModule.tcl
# Log file: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/topModule.vds
# Journal file: D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topModule.tcl -notrace
Command: synth_design -top topModule -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction one_hot
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 293.949 ; gain = 83.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topModule' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:46]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:36]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:24' bound to instance 'C0' of component 'Decoder' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (2#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (3#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:36]
INFO: [Synth 8-638] synthesizing module 'addSubModule' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:43]
INFO: [Synth 8-638] synthesizing module 'comp2' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'comp2' (4#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/comp2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Inc_Dec' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Inc_Dec' (5#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shift_LR' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:45]
WARNING: [Synth 8-614] signal 'positions' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'shift_LR' (6#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Round_Unit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Round_Unit' (7#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ALU1' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:44]
WARNING: [Synth 8-614] signal 'alu1Enable' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:47]
WARNING: [Synth 8-3848] Net NanFlag in module/entity ALU1 does not have driver. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU1' (8#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'shiftUnit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shiftUnit' (9#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'aluMantisa' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'aluMantisa' (10#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:42]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:67]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (11#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:67]
WARNING: [Synth 8-614] signal 'small_num' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:169]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:169]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:169]
WARNING: [Synth 8-614] signal 'large_num' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:169]
WARNING: [Synth 8-614] signal 'large_exp' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:169]
WARNING: [Synth 8-614] signal 'exponentControl' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:192]
WARNING: [Synth 8-614] signal 'largeExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:192]
WARNING: [Synth 8-614] signal 'shiftPos' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:192]
WARNING: [Synth 8-614] signal 'stop' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:209]
WARNING: [Synth 8-614] signal 'finalRes' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:209]
WARNING: [Synth 8-614] signal 'exponentIncremented' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:209]
WARNING: [Synth 8-614] signal 'mantisaSum' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:209]
WARNING: [Synth 8-614] signal 'largeExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:209]
WARNING: [Synth 8-614] signal 'sign' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:223]
WARNING: [Synth 8-614] signal 'finalExponent' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:223]
WARNING: [Synth 8-614] signal 'finalRes' is read in the process but is not in the sensitivity list [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'addSubModule' (12#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:43]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (13#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'topModule' (14#1) [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:46]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[30]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[29]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[28]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[27]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[26]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[25]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[24]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port x[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[30]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[29]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[28]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[27]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[26]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[25]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[24]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port y[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port mantisaSum[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[23]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[22]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[21]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[20]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[19]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[18]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[17]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[16]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[15]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[14]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[13]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[12]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[11]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[10]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[9]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[8]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[7]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[6]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[5]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[4]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[3]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[2]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[1]
WARNING: [Synth 8-3331] design controlUnit has unconnected port finalRes[0]
WARNING: [Synth 8-3331] design controlUnit has unconnected port ready
WARNING: [Synth 8-3331] design ALU1 has unconnected port NanFlag
WARNING: [Synth 8-3331] design ALU1 has unconnected port rst
WARNING: [Synth 8-3331] design addSubModule has unconnected port yIN[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 331.289 ; gain = 120.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.289 ; gain = 120.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/constrs_1/imports/AdunareScadereVM/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/constrs_1/imports/AdunareScadereVM/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/constrs_1/imports/AdunareScadereVM/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 647.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "round" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:49]
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'controlUnit'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Xfinal_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'Yfinal_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/kpd.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'exponentOut_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'shiftedSum_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'sumInteger_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'mantisaShifted_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'largeMantisaExt_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'shifter_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'round_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'mantisaSum_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'aluEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:88]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  addexp |                      00000000001 |                             0000
                ctrlsign |                      00000000010 |                             0001
                     mux |                      00000000100 |                             0010
                 shiftst |                      00000001000 |                             0011
              addmantisa |                      00000010000 |                             0100
               normalise |                      00000100000 |                             0101
               checkflow |                      00001000000 |                             0110
               increment |                      00010000000 |                             0111
                shift_lr |                      00100000000 |                             1000
                   round |                      01000000000 |                             1001
                finalize |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'controlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'large_exp_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'small_num_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'shift_right_pos_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'addsub_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:105]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'muxEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'shiftEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'enableAluMantisa_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'shiftResult_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'shiftPos_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'enableCheck_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'incrementEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'shiftResultEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'roundEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:169]
WARNING: [Synth 8-327] inferring latch for variable 'opCheckEnable_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:228]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'largeExponent_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'underflow_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'sum_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'exponentSelect_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'smallMantisa_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'largeMantisa_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/topModule.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 9     
	  28 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	  11 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module PmodKYPD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Inc_Dec 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module shift_LR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Round_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ALU1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module shiftUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module aluMantisa 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module controlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  28 Input     28 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module addSubModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ADD_SUB/smallMantisa_reg[23]' (LD) to 'ADD_SUB/largeMantisa_reg[23]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[1]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[2]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[27]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[28]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[29]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[30]' (LD) to 'ADD_SUB/SHIFT/round_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/round_reg[31]' (LD) to 'ADD_SUB/SHIFT/largeMantisaExt_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/shiftEnable_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/\largeMantisa_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/enableAluMantisa_reg)
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/largeMantisaExt_reg[0]' (LD) to 'ADD_SUB/SHIFT/largeMantisaExt_reg[2]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/largeMantisaExt_reg[1]' (LD) to 'ADD_SUB/SHIFT/largeMantisaExt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ADD_SUB/SHIFT/\largeMantisaExt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/aluEnable_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/muxEnable_reg)
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[8]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[9]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[10]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[11]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[12]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[13]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[14]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[15]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[16]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[17]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[18]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[19]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[20]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[21]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[22]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[23]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[24]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[25]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[26]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[27]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[28]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[29]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SMALL_ALU/sumInteger_reg[30]' (LD) to 'ADD_SUB/SMALL_ALU/sumInteger_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/incrementEnable_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/enableCheck_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/shiftResultEnable_reg)
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[5]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[6]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[6]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[7]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[8]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[8]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[9]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[9]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[10]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[10]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[11]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[11]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[12]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[12]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[13]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[13]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[14]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[15]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[15]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[16]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[16]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[17]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[17]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[18]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[18]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[19]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[19]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[20]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[20]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[21]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[21]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[22]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[22]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[23]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[23]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[24]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[24]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[25]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[25]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[26]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[26]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[27]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[27]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[28]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[28]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[29]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[29]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[30]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/CONTROL/shiftPos_reg[30]' (LD) to 'ADD_SUB/CONTROL/shiftPos_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/CONTROL/done_reg)
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[1]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[1]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[2]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[2]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[3]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[3]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[4]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[4]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[5]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[5]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[6]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[6]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[7]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[7]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[8]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[8]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[9]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[9]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[10]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[10]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[11]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[11]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[12]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[12]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[13]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[13]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[14]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[14]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[15]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[15]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[16]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[16]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[17]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[17]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[18]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[18]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[19]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[19]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[20]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[20]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[21]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[21]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[22]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[22]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[23]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[23]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[24]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[24]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[25]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[25]'
INFO: [Synth 8-3886] merging instance 'ADD_SUB/SHIFT/mantisaShifted_reg[26]' (LD) to 'ADD_SUB/SHIFT/shifter_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ADD_SUB/SHIFT/\largeMantisaExt_reg[26] )
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[7]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[6]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[5]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[4]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[3]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[2]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[1]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (exponentOut_reg[0]) is unused and will be removed from module Inc_Dec.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[26]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[25]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[24]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[23]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[22]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[21]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[20]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[19]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[18]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[17]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[16]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[15]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[14]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[13]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[12]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[11]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[10]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[9]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[8]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[7]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[6]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[5]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[4]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[3]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[2]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[1]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (shiftedSum_reg[0]) is unused and will be removed from module shift_LR.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[31]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[7]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[6]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[5]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[4]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[3]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[2]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[1]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (sumInteger_reg[0]) is unused and will be removed from module ALU1.
WARNING: [Synth 8-3332] Sequential element (mantisaShifted_reg[0]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[26]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[25]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[24]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[23]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[22]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[21]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[20]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[19]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[18]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[17]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[16]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[15]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[14]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[13]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[12]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[11]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[10]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[9]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[8]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[7]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[6]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[5]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[4]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[3]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[0]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[26]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[25]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[24]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[23]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[22]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[21]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[20]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[19]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[18]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[17]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[16]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[15]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[14]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[13]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[12]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[11]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[10]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[9]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[8]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[7]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[6]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[5]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[4]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[3]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (round_reg[0]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (largeMantisaExt_reg[2]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[1]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[2]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[3]) is unused and will be removed from module shiftUnit.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[4]) is unused and will be removed from module shiftUnit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ADD_SUB/CONTROL/\shiftPos_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:33 ; elapsed = 00:06:37 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:42 ; elapsed = 00:06:46 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_11/O (GATE_2_6_XOR)
     1: ADD_SUB/INCREMENT/i_0/i_11/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[4]
      : ADD_SUB/INCREMENT/exponentIn[4]
      : ADD_SUB/i_0/exponentSelect[4]
     2: ADD_SUB/i_0/i_88/Z (MUX1)
     3: ADD_SUB/i_0/i_88/A (MUX1)
      : ADD_SUB/i_0/exponentOut[4]
      : ADD_SUB/INCREMENT/exponentOut[4]
      : ADD_SUB/INCREMENT/i_0/exponentOut[4]
     4: ADD_SUB/INCREMENT/i_0/i_51/O (GATE_2_14_OR)
     5: ADD_SUB/INCREMENT/i_0/i_51/I1 (GATE_2_14_OR)
     6: ADD_SUB/INCREMENT/i_0/i_50/O (GATE_2_8_AND)
     7: ADD_SUB/INCREMENT/i_0/i_50/I1 (GATE_2_8_AND)
     8: ADD_SUB/INCREMENT/i_0/i_49/Z (MUX1)
     9: ADD_SUB/INCREMENT/i_0/i_49/A (MUX1)
    10: ADD_SUB/INCREMENT/i_0/i_71/O[0] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_71/S[0] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_11/O (GATE_2_6_XOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/INCREMENT/i_0/i_11"
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_7/O (GATE_2_6_XOR)
     1: ADD_SUB/INCREMENT/i_0/i_7/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[0]
      : ADD_SUB/INCREMENT/exponentIn[0]
      : ADD_SUB/i_0/exponentSelect[0]
     2: ADD_SUB/i_0/i_84/Z (MUX1)
     3: ADD_SUB/i_0/i_84/A (MUX1)
      : ADD_SUB/i_0/exponentOut[0]
      : ADD_SUB/INCREMENT/exponentOut[0]
      : ADD_SUB/INCREMENT/i_0/exponentOut[0]
     4: ADD_SUB/INCREMENT/i_0/i_35/O (GATE_2_14_OR)
     5: ADD_SUB/INCREMENT/i_0/i_35/I1 (GATE_2_14_OR)
     6: ADD_SUB/INCREMENT/i_0/i_33/O (GATE_2_8_AND)
     7: ADD_SUB/INCREMENT/i_0/i_33/I1 (GATE_2_8_AND)
     8: ADD_SUB/INCREMENT/i_0/i_32/Z (MUX1)
     9: ADD_SUB/INCREMENT/i_0/i_32/A (MUX1)
    10: ADD_SUB/INCREMENT/i_0/i_70/O[0] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_70/S[0] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_7/O (GATE_2_6_XOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/INCREMENT/i_0/i_7"
Found timing loop:
     0: ADD_SUB/i_0/i_84/Z (MUX1)
     1: ADD_SUB/i_0/i_84/A (MUX1)
      : ADD_SUB/i_0/exponentOut[0]
      : ADD_SUB/INCREMENT/exponentOut[0]
      : ADD_SUB/INCREMENT/i_0/exponentOut[0]
     2: ADD_SUB/INCREMENT/i_0/i_35/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_35/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_33/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_33/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_32/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_32/B (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_31/O (GATE_2_8_AND)
     9: ADD_SUB/INCREMENT/i_0/i_31/I1 (GATE_2_8_AND)
    10: ADD_SUB/INCREMENT/i_0/i_68/O[0] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_68/S[0] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_0/O (GATE_2_6_XOR)
    13: ADD_SUB/INCREMENT/i_0/i_0/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[0]
      : ADD_SUB/INCREMENT/exponentIn[0]
      : ADD_SUB/i_0/exponentSelect[0]
    14: ADD_SUB/i_0/i_84/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_84"
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_8/O (GATE_2_6_XOR)
     1: ADD_SUB/INCREMENT/i_0/i_8/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[1]
      : ADD_SUB/INCREMENT/exponentIn[1]
      : ADD_SUB/i_0/exponentSelect[1]
     2: ADD_SUB/i_0/i_85/Z (MUX1)
     3: ADD_SUB/i_0/i_85/A (MUX1)
      : ADD_SUB/i_0/exponentOut[1]
      : ADD_SUB/INCREMENT/exponentOut[1]
      : ADD_SUB/INCREMENT/i_0/exponentOut[1]
     4: ADD_SUB/INCREMENT/i_0/i_39/O (GATE_2_14_OR)
     5: ADD_SUB/INCREMENT/i_0/i_39/I1 (GATE_2_14_OR)
     6: ADD_SUB/INCREMENT/i_0/i_38/O (GATE_2_8_AND)
     7: ADD_SUB/INCREMENT/i_0/i_38/I1 (GATE_2_8_AND)
     8: ADD_SUB/INCREMENT/i_0/i_37/Z (MUX1)
     9: ADD_SUB/INCREMENT/i_0/i_37/A (MUX1)
    10: ADD_SUB/INCREMENT/i_0/i_70/O[1] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_70/S[1] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_8/O (GATE_2_6_XOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/INCREMENT/i_0/i_8"
Found timing loop:
     0: ADD_SUB/i_0/i_85/Z (MUX1)
     1: ADD_SUB/i_0/i_85/A (MUX1)
      : ADD_SUB/i_0/exponentOut[1]
      : ADD_SUB/INCREMENT/exponentOut[1]
      : ADD_SUB/INCREMENT/i_0/exponentOut[1]
     2: ADD_SUB/INCREMENT/i_0/i_39/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_39/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_38/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_38/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_37/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_37/B (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_36/O (GATE_2_8_AND)
     9: ADD_SUB/INCREMENT/i_0/i_36/I1 (GATE_2_8_AND)
    10: ADD_SUB/INCREMENT/i_0/i_68/O[1] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_68/S[1] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_1/O (GATE_2_6_XOR)
    13: ADD_SUB/INCREMENT/i_0/i_1/I1 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[1]
      : ADD_SUB/INCREMENT/exponentIn[1]
      : ADD_SUB/i_0/exponentSelect[1]
    14: ADD_SUB/i_0/i_85/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_85"
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_9/O (GATE_2_6_XOR)
     1: ADD_SUB/INCREMENT/i_0/i_9/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[2]
      : ADD_SUB/INCREMENT/exponentIn[2]
      : ADD_SUB/i_0/exponentSelect[2]
     2: ADD_SUB/i_0/i_86/Z (MUX1)
     3: ADD_SUB/i_0/i_86/A (MUX1)
      : ADD_SUB/i_0/exponentOut[2]
      : ADD_SUB/INCREMENT/exponentOut[2]
      : ADD_SUB/INCREMENT/i_0/exponentOut[2]
     4: ADD_SUB/INCREMENT/i_0/i_43/O (GATE_2_14_OR)
     5: ADD_SUB/INCREMENT/i_0/i_43/I1 (GATE_2_14_OR)
     6: ADD_SUB/INCREMENT/i_0/i_42/O (GATE_2_8_AND)
     7: ADD_SUB/INCREMENT/i_0/i_42/I1 (GATE_2_8_AND)
     8: ADD_SUB/INCREMENT/i_0/i_41/Z (MUX1)
     9: ADD_SUB/INCREMENT/i_0/i_41/A (MUX1)
    10: ADD_SUB/INCREMENT/i_0/i_70/O[2] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_70/S[2] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_9/O (GATE_2_6_XOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/INCREMENT/i_0/i_9"
Found timing loop:
     0: ADD_SUB/i_0/i_86/Z (MUX1)
     1: ADD_SUB/i_0/i_86/A (MUX1)
      : ADD_SUB/i_0/exponentOut[2]
      : ADD_SUB/INCREMENT/exponentOut[2]
      : ADD_SUB/INCREMENT/i_0/exponentOut[2]
     2: ADD_SUB/INCREMENT/i_0/i_43/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_43/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_42/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_42/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_41/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_41/B (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_40/O (GATE_2_8_AND)
     9: ADD_SUB/INCREMENT/i_0/i_40/I1 (GATE_2_8_AND)
    10: ADD_SUB/INCREMENT/i_0/i_68/O[2] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_68/S[2] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_2/O (GATE_2_6_XOR)
    13: ADD_SUB/INCREMENT/i_0/i_2/I1 (GATE_2_6_XOR)
    14: ADD_SUB/INCREMENT/i_0/i_16/O (GATE_2_6_XOR)
    15: ADD_SUB/INCREMENT/i_0/i_16/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[2]
      : ADD_SUB/INCREMENT/exponentIn[2]
      : ADD_SUB/i_0/exponentSelect[2]
    16: ADD_SUB/i_0/i_86/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_86"
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_10/O (GATE_2_6_XOR)
     1: ADD_SUB/INCREMENT/i_0/i_10/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[3]
      : ADD_SUB/INCREMENT/exponentIn[3]
      : ADD_SUB/i_0/exponentSelect[3]
     2: ADD_SUB/i_0/i_87/Z (MUX1)
     3: ADD_SUB/i_0/i_87/A (MUX1)
      : ADD_SUB/i_0/exponentOut[3]
      : ADD_SUB/INCREMENT/exponentOut[3]
      : ADD_SUB/INCREMENT/i_0/exponentOut[3]
     4: ADD_SUB/INCREMENT/i_0/i_47/O (GATE_2_14_OR)
     5: ADD_SUB/INCREMENT/i_0/i_47/I1 (GATE_2_14_OR)
     6: ADD_SUB/INCREMENT/i_0/i_46/O (GATE_2_8_AND)
     7: ADD_SUB/INCREMENT/i_0/i_46/I1 (GATE_2_8_AND)
     8: ADD_SUB/INCREMENT/i_0/i_45/Z (MUX1)
     9: ADD_SUB/INCREMENT/i_0/i_45/A (MUX1)
    10: ADD_SUB/INCREMENT/i_0/i_70/O[3] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_70/S[3] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_10/O (GATE_2_6_XOR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/INCREMENT/i_0/i_10"
Found timing loop:
     0: ADD_SUB/i_0/i_87/Z (MUX1)
     1: ADD_SUB/i_0/i_87/A (MUX1)
      : ADD_SUB/i_0/exponentOut[3]
      : ADD_SUB/INCREMENT/exponentOut[3]
      : ADD_SUB/INCREMENT/i_0/exponentOut[3]
     2: ADD_SUB/INCREMENT/i_0/i_47/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_47/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_46/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_46/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_45/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_45/B (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_44/O (GATE_2_8_AND)
     9: ADD_SUB/INCREMENT/i_0/i_44/I1 (GATE_2_8_AND)
    10: ADD_SUB/INCREMENT/i_0/i_68/O[3] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_68/S[3] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_3/O (GATE_2_6_XOR)
    13: ADD_SUB/INCREMENT/i_0/i_3/I1 (GATE_2_6_XOR)
    14: ADD_SUB/INCREMENT/i_0/i_18/O (GATE_2_6_XOR)
    15: ADD_SUB/INCREMENT/i_0/i_18/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[3]
      : ADD_SUB/INCREMENT/exponentIn[3]
      : ADD_SUB/i_0/exponentSelect[3]
    16: ADD_SUB/i_0/i_87/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_87"
Found timing loop:
     0: ADD_SUB/i_0/i_88/Z (MUX1)
     1: ADD_SUB/i_0/i_88/A (MUX1)
      : ADD_SUB/i_0/exponentOut[4]
      : ADD_SUB/INCREMENT/exponentOut[4]
      : ADD_SUB/INCREMENT/i_0/exponentOut[4]
     2: ADD_SUB/INCREMENT/i_0/i_51/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_51/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_50/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_50/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_49/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_49/B (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_48/O (GATE_2_8_AND)
     9: ADD_SUB/INCREMENT/i_0/i_48/I1 (GATE_2_8_AND)
    10: ADD_SUB/INCREMENT/i_0/i_69/O[0] (CARRY4)
    11: ADD_SUB/INCREMENT/i_0/i_69/S[0] (CARRY4)
    12: ADD_SUB/INCREMENT/i_0/i_4/O (GATE_2_6_XOR)
    13: ADD_SUB/INCREMENT/i_0/i_4/I1 (GATE_2_6_XOR)
    14: ADD_SUB/INCREMENT/i_0/i_20/O (GATE_2_6_XOR)
    15: ADD_SUB/INCREMENT/i_0/i_20/I0 (GATE_2_6_XOR)
      : ADD_SUB/INCREMENT/i_0/exponentIn[4]
      : ADD_SUB/INCREMENT/exponentIn[4]
      : ADD_SUB/i_0/exponentSelect[4]
    16: ADD_SUB/i_0/i_88/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_88"
Found timing loop:
     0: ADD_SUB/i_0/i_89/Z (MUX1)
     1: ADD_SUB/i_0/i_89/A (MUX1)
      : ADD_SUB/i_0/exponentOut[5]
      : ADD_SUB/INCREMENT/exponentOut[5]
      : ADD_SUB/INCREMENT/i_0/exponentOut[5]
     2: ADD_SUB/INCREMENT/i_0/i_55/O (GATE_2_14_OR)
     3: ADD_SUB/INCREMENT/i_0/i_55/I1 (GATE_2_14_OR)
     4: ADD_SUB/INCREMENT/i_0/i_54/O (GATE_2_8_AND)
     5: ADD_SUB/INCREMENT/i_0/i_54/I1 (GATE_2_8_AND)
     6: ADD_SUB/INCREMENT/i_0/i_53/Z (MUX1)
     7: ADD_SUB/INCREMENT/i_0/i_53/A (MUX1)
     8: ADD_SUB/INCREMENT/i_0/i_71/O[1] (CARRY4)
     9: ADD_SUB/INCREMENT/i_0/i_71/S[1] (CARRY4)
      : ADD_SUB/INCREMENT/i_0/exponentIn[5]
      : ADD_SUB/INCREMENT/exponentIn[5]
      : ADD_SUB/i_0/exponentSelect[5]
    10: ADD_SUB/i_0/i_89/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_89"
Found timing loop:
     0: ADD_SUB/i_0/i_89/Z (MUX1)
     1: ADD_SUB/i_0/i_89/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:116]
Found timing loop:
     0: ADD_SUB/INCREMENT/i_0/i_59/O (GATE_2_14_OR)
     1: ADD_SUB/INCREMENT/i_0/i_59/I1 (GATE_2_14_OR)
     2: ADD_SUB/INCREMENT/i_0/i_58/O (GATE_2_8_AND)
     3: ADD_SUB/INCREMENT/i_0/i_58/I1 (GATE_2_8_AND)
     4: ADD_SUB/INCREMENT/i_0/i_57/Z (MUX1)
     5: ADD_SUB/INCREMENT/i_0/i_57/A (MUX1)
     6: ADD_SUB/INCREMENT/i_0/i_71/O[2] (CARRY4)
     7: ADD_SUB/INCREMENT/i_0/i_71/S[2] (CARRY4)
      : ADD_SUB/INCREMENT/i_0/exponentIn[6]
      : ADD_SUB/INCREMENT/exponentIn[6]
      : ADD_SUB/i_0/exponentSelect[6]
     8: ADD_SUB/i_0/i_90/Z (MUX1)
     9: ADD_SUB/i_0/i_90/A (MUX1)
      : ADD_SUB/i_0/exponentOut[6]
      : ADD_SUB/INCREMENT/exponentOut[6]
      : ADD_SUB/INCREMENT/i_0/exponentOut[6]
    10: ADD_SUB/INCREMENT/i_0/i_59/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd:51]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/INCREMENT/i_0/i_59"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[10]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[10]
      : ADD_SUB/i_0/sum[10]
     4: ADD_SUB/i_0/i_66/Z (MUX1)
     5: ADD_SUB/i_0/i_66/A (MUX1)
      : ADD_SUB/i_0/finalRes[7]
      : ADD_SUB/ROUND_U/finalRes[7]
      : ADD_SUB/ROUND_U/i_0/finalRes[7]
     6: ADD_SUB/ROUND_U/i_0/i_31/O (GATE_2_8_AND)
     7: ADD_SUB/ROUND_U/i_0/i_31/I1 (GATE_2_8_AND)
     8: ADD_SUB/ROUND_U/i_0/i_30/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_30/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_29/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_29/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_85/O[2] (CARRY4)
    13: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1030/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1030/I1 (GATE_2_2)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1029/O (GATE_2_2)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1029/I0 (GATE_2_2)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1028/O (GATE_2_14_OR)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1028/I1 (GATE_2_14_OR)
    22: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/Z (MUX1)
    23: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/A (MUX1)
    24: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/Z (MUX1)
    25: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/B (MUX1)
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
    27: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/I1 (GATE_2_14_OR)
    28: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
    29: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/I0 (GATE_2_14_OR)
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_406/O (INV)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_406/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[6]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[6]
      : ADD_SUB/i_0/sum[6]
    32: ADD_SUB/i_0/i_62/Z (MUX1)
    33: ADD_SUB/i_0/i_62/A (MUX1)
      : ADD_SUB/i_0/finalRes[3]
      : ADD_SUB/ROUND_U/finalRes[3]
      : ADD_SUB/ROUND_U/i_0/finalRes[3]
    34: ADD_SUB/ROUND_U/i_0/i_19/O (GATE_2_8_AND)
    35: ADD_SUB/ROUND_U/i_0/i_19/I1 (GATE_2_8_AND)
    36: ADD_SUB/ROUND_U/i_0/i_18/Z (MUX1)
    37: ADD_SUB/ROUND_U/i_0/i_18/A (MUX1)
    38: ADD_SUB/ROUND_U/i_0/i_17/Z (MUX1)
    39: ADD_SUB/ROUND_U/i_0/i_17/A (MUX1)
    40: ADD_SUB/ROUND_U/i_0/i_84/O[2] (CARRY4)
    41: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    42: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    43: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/I0 (GATE_2_14_OR)
    44: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/O (GATE_2_2)
    45: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/I1 (GATE_2_2)
    46: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/O (GATE_2_2)
    47: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/I0 (GATE_2_2)
    48: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/O (GATE_2_2)
    49: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/I0 (GATE_2_2)
    50: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/O (GATE_2_7_NAND)
    51: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/I1 (GATE_2_7_NAND)
    52: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/Z (MUX1)
    53: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/A (MUX1)
    54: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/Z (MUX1)
    55: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/A (MUX1)
    56: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
    57: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/A (MUX1)
    58: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
    59: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[19]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
      : ADD_SUB/i_0/sum[19]
    60: ADD_SUB/i_0/i_75/Z (MUX1)
    61: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
    62: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
    63: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
    64: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
    65: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
    66: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
    67: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
    68: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
    69: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    70: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    71: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/I0 (GATE_2_14_OR)
    72: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/O (GATE_2_2)
    73: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/I1 (GATE_2_2)
    74: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/O (GATE_2_2)
    75: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/I0 (GATE_2_2)
    76: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/O (GATE_2_14_OR)
    77: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/I1 (GATE_2_14_OR)
    78: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
    79: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
    80: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
    81: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/A (MUX1)
    82: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_604/Z (MUX1)
    83: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_604/B (MUX1)
    84: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_406/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_406/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[6]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[6]
      : ADD_SUB/i_0/sum[6]
     4: ADD_SUB/i_0/i_62/Z (MUX1)
     5: ADD_SUB/i_0/i_62/A (MUX1)
      : ADD_SUB/i_0/finalRes[3]
      : ADD_SUB/ROUND_U/finalRes[3]
      : ADD_SUB/ROUND_U/i_0/finalRes[3]
     6: ADD_SUB/ROUND_U/i_0/i_19/O (GATE_2_8_AND)
     7: ADD_SUB/ROUND_U/i_0/i_19/I1 (GATE_2_8_AND)
     8: ADD_SUB/ROUND_U/i_0/i_18/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_18/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_17/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_17/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_84/O[2] (CARRY4)
    13: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/I1 (GATE_2_2)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/O (GATE_2_2)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/I0 (GATE_2_2)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/O (GATE_2_2)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/I0 (GATE_2_2)
    22: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/O (GATE_2_7_NAND)
    23: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/I1 (GATE_2_7_NAND)
    24: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/Z (MUX1)
    25: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/A (MUX1)
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/Z (MUX1)
    27: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/A (MUX1)
    28: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
    29: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/A (MUX1)
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[19]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
      : ADD_SUB/i_0/sum[19]
    32: ADD_SUB/i_0/i_75/Z (MUX1)
    33: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
    34: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
    35: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
    36: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
    37: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
    38: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
    39: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
    40: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
    41: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    42: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    43: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/I0 (GATE_2_14_OR)
    44: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/O (GATE_2_2)
    45: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/I1 (GATE_2_2)
    46: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/O (GATE_2_2)
    47: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/I0 (GATE_2_2)
    48: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/O (GATE_2_14_OR)
    49: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/I1 (GATE_2_14_OR)
    50: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
    51: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
    52: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
    53: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/B (MUX1)
    54: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
    55: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/A (MUX1)
    56: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/I1 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1030/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1030/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1029/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1029/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1028/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1028/I1 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/B (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1188/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1187/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/O (GATE_2_2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1186/I0 (GATE_2_2)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/O (GATE_2_7_NAND)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1185/I1 (GATE_2_7_NAND)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/A (MUX1)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[19]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
      : ADD_SUB/i_0/sum[19]
    18: ADD_SUB/i_0/i_75/Z (MUX1)
    19: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
    20: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
    21: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
    22: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
    23: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
    24: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
    25: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
    26: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
    27: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    28: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    29: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/I0 (GATE_2_14_OR)
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/O (GATE_2_2)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/I1 (GATE_2_2)
    32: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/O (GATE_2_2)
    33: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/I0 (GATE_2_2)
    34: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/O (GATE_2_14_OR)
    35: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/I1 (GATE_2_14_OR)
    36: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
    37: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
    38: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
    39: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/B (MUX1)
    40: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
    41: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/A (MUX1)
    42: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
    43: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/A (MUX1)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[19]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
      : ADD_SUB/i_0/sum[19]
     8: ADD_SUB/i_0/i_75/Z (MUX1)
     9: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
    10: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
    11: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
    12: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
    13: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
    14: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
    15: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
    16: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
    17: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/I0 (GATE_2_14_OR)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/O (GATE_2_2)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/I1 (GATE_2_2)
    22: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/O (GATE_2_2)
    23: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/I0 (GATE_2_2)
    24: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/O (GATE_2_14_OR)
    25: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/I1 (GATE_2_14_OR)
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
    27: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
    28: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
    29: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/B (MUX1)
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/A (MUX1)
    32: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
    33: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1147"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_670/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_669/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_668/I1 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/B (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_859/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_859/I0 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_858/O (GATE_2_14_OR)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_858/I0 (GATE_2_14_OR)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_857/O (GATE_2_2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_857/I1 (GATE_2_2)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_812/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_812/B (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/B (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/O (INV)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
      : ADD_SUB/i_0/sum[8]
    18: ADD_SUB/i_0/i_64/Z (MUX1)
    19: ADD_SUB/i_0/i_64/A (MUX1)
      : ADD_SUB/i_0/finalRes[5]
      : ADD_SUB/ROUND_U/finalRes[5]
      : ADD_SUB/ROUND_U/i_0/finalRes[5]
    20: ADD_SUB/ROUND_U/i_0/i_25/O (GATE_2_8_AND)
    21: ADD_SUB/ROUND_U/i_0/i_25/I1 (GATE_2_8_AND)
    22: ADD_SUB/ROUND_U/i_0/i_24/Z (MUX1)
    23: ADD_SUB/ROUND_U/i_0/i_24/A (MUX1)
    24: ADD_SUB/ROUND_U/i_0/i_23/Z (MUX1)
    25: ADD_SUB/ROUND_U/i_0/i_23/A (MUX1)
    26: ADD_SUB/ROUND_U/i_0/i_85/O[0] (CARRY4)
    27: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    28: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    29: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_812/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_812/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/Z (MUX1)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/B (MUX1)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/I0 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/O (INV)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
      : ADD_SUB/i_0/sum[8]
    10: ADD_SUB/i_0/i_64/Z (MUX1)
    11: ADD_SUB/i_0/i_64/A (MUX1)
      : ADD_SUB/i_0/finalRes[5]
      : ADD_SUB/ROUND_U/finalRes[5]
      : ADD_SUB/ROUND_U/i_0/finalRes[5]
    12: ADD_SUB/ROUND_U/i_0/i_25/O (GATE_2_8_AND)
    13: ADD_SUB/ROUND_U/i_0/i_25/I1 (GATE_2_8_AND)
    14: ADD_SUB/ROUND_U/i_0/i_24/Z (MUX1)
    15: ADD_SUB/ROUND_U/i_0/i_24/A (MUX1)
    16: ADD_SUB/ROUND_U/i_0/i_23/Z (MUX1)
    17: ADD_SUB/ROUND_U/i_0/i_23/A (MUX1)
    18: ADD_SUB/ROUND_U/i_0/i_85/O[0] (CARRY4)
    19: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_812"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[19]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
      : ADD_SUB/i_0/sum[19]
     2: ADD_SUB/i_0/i_75/Z (MUX1)
     3: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
     4: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
     5: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
     6: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
    11: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_289/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_289/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_288/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_288/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_287/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_287/I1 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_212/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_212/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_620/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_620/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_619/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_619/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_618/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_618/I1 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_555/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_555/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/O (INV)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[3]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[3]
      : ADD_SUB/i_0/sum[3]
    18: ADD_SUB/i_0/i_59/Z (MUX1)
    19: ADD_SUB/i_0/i_59/A (MUX1)
      : ADD_SUB/i_0/finalRes[0]
      : ADD_SUB/ROUND_U/finalRes[0]
      : ADD_SUB/ROUND_U/i_0/finalRes[0]
    20: ADD_SUB/ROUND_U/i_0/i_8/O (GATE_2_8_AND)
    21: ADD_SUB/ROUND_U/i_0/i_8/I1 (GATE_2_8_AND)
    22: ADD_SUB/ROUND_U/i_0/i_7/Z (MUX1)
    23: ADD_SUB/ROUND_U/i_0/i_7/A (MUX1)
    24: ADD_SUB/ROUND_U/i_0/i_83/O (GATE_2_6_XOR)
    25: ADD_SUB/ROUND_U/i_0/i_83/I0 (GATE_2_6_XOR)
    26: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
    27: ADD_SUB/ROUND_U/i_0/i_16/I0 (GATE_2_14_OR)
    28: ADD_SUB/ROUND_U/i_0/i_6/O (INV)
    29: ADD_SUB/ROUND_U/i_0/i_6/I (INV)
    30: ADD_SUB/ROUND_U/i_0/i_2/O (GATE_2_1_NOR)
    31: ADD_SUB/ROUND_U/i_0/i_2/I0 (GATE_2_1_NOR)
    32: ADD_SUB/ROUND_U/i_0/i_1/O (GATE_2_14_OR)
    33: ADD_SUB/ROUND_U/i_0/i_1/I0 (GATE_2_14_OR)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[0]
      : ADD_SUB/ROUND_U/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[0]
    34: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1338/O (GATE_2_14_OR)
    35: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1338/I0 (GATE_2_14_OR)
    36: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1337/O (GATE_2_2)
    37: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1337/I1 (GATE_2_2)
    38: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1336/O (GATE_2_2)
    39: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1336/I0 (GATE_2_2)
    40: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1335/O (GATE_2_14_OR)
    41: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1335/I0 (GATE_2_14_OR)
    42: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1334/O (GATE_2_2)
    43: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1334/I1 (GATE_2_2)
    44: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1295/Z (MUX1)
    45: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1295/A (MUX1)
    46: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/Z (MUX1)
    47: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/A (MUX1)
    48: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/Z (MUX1)
    49: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/A (MUX1)
    50: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
    51: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[15]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[15]
      : ADD_SUB/i_0/sum[15]
    52: ADD_SUB/i_0/i_71/Z (MUX1)
    53: ADD_SUB/i_0/i_71/A (MUX1)
      : ADD_SUB/i_0/finalRes[12]
      : ADD_SUB/ROUND_U/finalRes[12]
      : ADD_SUB/ROUND_U/i_0/finalRes[12]
    54: ADD_SUB/ROUND_U/i_0/i_46/O (GATE_2_8_AND)
    55: ADD_SUB/ROUND_U/i_0/i_46/I1 (GATE_2_8_AND)
    56: ADD_SUB/ROUND_U/i_0/i_45/Z (MUX1)
    57: ADD_SUB/ROUND_U/i_0/i_45/A (MUX1)
    58: ADD_SUB/ROUND_U/i_0/i_44/Z (MUX1)
    59: ADD_SUB/ROUND_U/i_0/i_44/A (MUX1)
    60: ADD_SUB/ROUND_U/i_0/i_86/O[3] (CARRY4)
    61: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    62: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    63: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_815/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_815/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_814/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_814/I1 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_809/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_809/I0 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_808/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_808/I0 (GATE_2_14_OR)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_807/O (GATE_2_2)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_807/I1 (GATE_2_2)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_806/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_806/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_714/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_714/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_713/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_713/I0 (GATE_2_2)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/O (GATE_2_2)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/I1 (GATE_2_2)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_504/O (GATE_2_2)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_504/I1 (GATE_2_2)
    22: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
    23: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[27]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[27]
      : ADD_SUB/i_0/sum[27]
    24: ADD_SUB/i_0/i_83/Z (MUX1)
    25: ADD_SUB/i_0/i_83/A (MUX1)
      : ADD_SUB/i_0/finalRes[24]
      : ADD_SUB/ROUND_U/finalRes[24]
      : ADD_SUB/ROUND_U/i_0/finalRes[24]
    26: ADD_SUB/ROUND_U/i_0/i_82/O (GATE_2_1_NOR)
    27: ADD_SUB/ROUND_U/i_0/i_82/I0 (GATE_2_1_NOR)
    28: ADD_SUB/ROUND_U/i_0/i_81/O (GATE_2_7_NAND)
    29: ADD_SUB/ROUND_U/i_0/i_81/I1 (GATE_2_7_NAND)
    30: ADD_SUB/ROUND_U/i_0/i_89/CO[3] (CARRY4)
    31: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    32: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    33: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1151/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1151/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1150/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1150/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1149/O (GATE_2_2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1149/I1 (GATE_2_2)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1143/O (GATE_2_2)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1143/I1 (GATE_2_2)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1142/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1142/B (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1062/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1062/B (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/I1 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/I0 (GATE_2_14_OR)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/O (INV)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
      : ADD_SUB/i_0/sum[4]
    20: ADD_SUB/i_0/i_60/Z (MUX1)
    21: ADD_SUB/i_0/i_60/A (MUX1)
      : ADD_SUB/i_0/finalRes[1]
      : ADD_SUB/ROUND_U/finalRes[1]
      : ADD_SUB/ROUND_U/i_0/finalRes[1]
    22: ADD_SUB/ROUND_U/i_0/i_12/O (GATE_2_8_AND)
    23: ADD_SUB/ROUND_U/i_0/i_12/I1 (GATE_2_8_AND)
    24: ADD_SUB/ROUND_U/i_0/i_11/Z (MUX1)
    25: ADD_SUB/ROUND_U/i_0/i_11/A (MUX1)
    26: ADD_SUB/ROUND_U/i_0/i_10/Z (MUX1)
    27: ADD_SUB/ROUND_U/i_0/i_10/A (MUX1)
    28: ADD_SUB/ROUND_U/i_0/i_84/O[0] (CARRY4)
    29: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_86/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from S[0] -to CO[3] ADD_SUB/ROUND_U/i_0/i_86"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/I0 (GATE_2_14_OR)
     2: ADD_SUB/ROUND_U/i_0/i_6/O (INV)
     3: ADD_SUB/ROUND_U/i_0/i_6/I (INV)
     4: ADD_SUB/ROUND_U/i_0/i_2/O (GATE_2_1_NOR)
     5: ADD_SUB/ROUND_U/i_0/i_2/I0 (GATE_2_1_NOR)
     6: ADD_SUB/ROUND_U/i_0/i_1/O (GATE_2_14_OR)
     7: ADD_SUB/ROUND_U/i_0/i_1/I0 (GATE_2_14_OR)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[0]
      : ADD_SUB/ROUND_U/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[0]
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1338/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1338/I0 (GATE_2_14_OR)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1337/O (GATE_2_2)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1337/I1 (GATE_2_2)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1336/O (GATE_2_2)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1336/I0 (GATE_2_2)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1335/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1335/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1334/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1334/I1 (GATE_2_2)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1295/Z (MUX1)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1295/A (MUX1)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/Z (MUX1)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/A (MUX1)
    22: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/Z (MUX1)
    23: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/A (MUX1)
    24: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
    25: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[15]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[15]
      : ADD_SUB/i_0/sum[15]
    26: ADD_SUB/i_0/i_71/Z (MUX1)
    27: ADD_SUB/i_0/i_71/A (MUX1)
      : ADD_SUB/i_0/finalRes[12]
      : ADD_SUB/ROUND_U/finalRes[12]
      : ADD_SUB/ROUND_U/i_0/finalRes[12]
    28: ADD_SUB/ROUND_U/i_0/i_46/O (GATE_2_8_AND)
    29: ADD_SUB/ROUND_U/i_0/i_46/I1 (GATE_2_8_AND)
    30: ADD_SUB/ROUND_U/i_0/i_45/Z (MUX1)
    31: ADD_SUB/ROUND_U/i_0/i_45/A (MUX1)
    32: ADD_SUB/ROUND_U/i_0/i_44/Z (MUX1)
    33: ADD_SUB/ROUND_U/i_0/i_44/A (MUX1)
    34: ADD_SUB/ROUND_U/i_0/i_86/O[3] (CARRY4)
    35: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    36: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    37: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/ROUND_U/i_0/i_16"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/i_0/i_73/Z (MUX1)
     1: ADD_SUB/i_0/i_73/A (MUX1)
      : ADD_SUB/i_0/finalRes[14]
      : ADD_SUB/ROUND_U/finalRes[14]
      : ADD_SUB/ROUND_U/i_0/finalRes[14]
     2: ADD_SUB/ROUND_U/i_0/i_52/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_52/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_51/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_51/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_50/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_50/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_87/O[1] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_73"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_245/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_245/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_244/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_244/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_243/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_243/I1 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_242/O (GATE_2_2)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_242/I0 (GATE_2_2)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_241/O (GATE_2_7_NAND)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_241/I1 (GATE_2_7_NAND)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_240/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_240/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_23/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_23/A (MUX1)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_22/Z (MUX1)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_22/A (MUX1)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/Z (MUX1)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/B (MUX1)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[17]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[17]
      : ADD_SUB/i_0/sum[17]
    20: ADD_SUB/i_0/i_73/Z (MUX1)
    21: ADD_SUB/i_0/i_73/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/B (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_985"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[15]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[15]
      : ADD_SUB/i_0/sum[15]
     2: ADD_SUB/i_0/i_71/Z (MUX1)
     3: ADD_SUB/i_0/i_71/A (MUX1)
      : ADD_SUB/i_0/finalRes[12]
      : ADD_SUB/ROUND_U/finalRes[12]
      : ADD_SUB/ROUND_U/i_0/finalRes[12]
     4: ADD_SUB/ROUND_U/i_0/i_46/O (GATE_2_8_AND)
     5: ADD_SUB/ROUND_U/i_0/i_46/I1 (GATE_2_8_AND)
     6: ADD_SUB/ROUND_U/i_0/i_45/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_45/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_44/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_44/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_86/O[3] (CARRY4)
    11: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_470/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_470/I0 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_469/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_469/I0 (GATE_2_11)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_468/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_468/I0 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_467/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_467/I0 (GATE_2_14_OR)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_466/O (GATE_2_2)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_466/I1 (GATE_2_2)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_465/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_465/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/A (MUX1)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_367/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_367/I1 (GATE_2_14_OR)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/O (GATE_2_11)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[26]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[26]
      : ADD_SUB/i_0/sum[26]
    20: ADD_SUB/i_0/i_82/Z (MUX1)
    21: ADD_SUB/i_0/i_82/A (MUX1)
      : ADD_SUB/i_0/finalRes[23]
      : ADD_SUB/ROUND_U/finalRes[23]
      : ADD_SUB/ROUND_U/i_0/finalRes[23]
    22: ADD_SUB/ROUND_U/i_0/i_79/O (GATE_2_8_AND)
    23: ADD_SUB/ROUND_U/i_0/i_79/I1 (GATE_2_8_AND)
    24: ADD_SUB/ROUND_U/i_0/i_78/Z (MUX1)
    25: ADD_SUB/ROUND_U/i_0/i_78/A (MUX1)
    26: ADD_SUB/ROUND_U/i_0/i_77/Z (MUX1)
    27: ADD_SUB/ROUND_U/i_0/i_77/A (MUX1)
    28: ADD_SUB/ROUND_U/i_0/i_89/O[2] (CARRY4)
    29: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[27]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[27]
      : ADD_SUB/i_0/sum[27]
     2: ADD_SUB/i_0/i_83/Z (MUX1)
     3: ADD_SUB/i_0/i_83/A (MUX1)
      : ADD_SUB/i_0/finalRes[24]
      : ADD_SUB/ROUND_U/finalRes[24]
      : ADD_SUB/ROUND_U/i_0/finalRes[24]
     4: ADD_SUB/ROUND_U/i_0/i_82/O (GATE_2_1_NOR)
     5: ADD_SUB/ROUND_U/i_0/i_82/I0 (GATE_2_1_NOR)
     6: ADD_SUB/ROUND_U/i_0/i_81/O (GATE_2_7_NAND)
     7: ADD_SUB/ROUND_U/i_0/i_81/I1 (GATE_2_7_NAND)
     8: ADD_SUB/ROUND_U/i_0/i_89/CO[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_323/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_323/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[23]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[23]
      : ADD_SUB/i_0/sum[23]
     2: ADD_SUB/i_0/i_79/Z (MUX1)
     3: ADD_SUB/i_0/i_79/A (MUX1)
      : ADD_SUB/i_0/finalRes[20]
      : ADD_SUB/ROUND_U/finalRes[20]
      : ADD_SUB/ROUND_U/i_0/finalRes[20]
     4: ADD_SUB/ROUND_U/i_0/i_70/O (GATE_2_8_AND)
     5: ADD_SUB/ROUND_U/i_0/i_70/I1 (GATE_2_8_AND)
     6: ADD_SUB/ROUND_U/i_0/i_69/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_69/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_68/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_68/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_88/O[3] (CARRY4)
    11: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_323"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_423/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_423/I0 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_422/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_422/I0 (GATE_2_11)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_421/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_421/I0 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_420/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_420/I0 (GATE_2_14_OR)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_419/O (GATE_2_2)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_419/I1 (GATE_2_2)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_418/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_418/B (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_417/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_417/A (MUX1)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_416/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_416/I1 (GATE_2_14_OR)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/O (GATE_2_11)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[21]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[21]
      : ADD_SUB/i_0/sum[21]
    20: ADD_SUB/i_0/i_77/Z (MUX1)
    21: ADD_SUB/i_0/i_77/A (MUX1)
      : ADD_SUB/i_0/finalRes[18]
      : ADD_SUB/ROUND_U/finalRes[18]
      : ADD_SUB/ROUND_U/i_0/finalRes[18]
    22: ADD_SUB/ROUND_U/i_0/i_64/O (GATE_2_8_AND)
    23: ADD_SUB/ROUND_U/i_0/i_64/I1 (GATE_2_8_AND)
    24: ADD_SUB/ROUND_U/i_0/i_63/Z (MUX1)
    25: ADD_SUB/ROUND_U/i_0/i_63/A (MUX1)
    26: ADD_SUB/ROUND_U/i_0/i_62/Z (MUX1)
    27: ADD_SUB/ROUND_U/i_0/i_62/A (MUX1)
    28: ADD_SUB/ROUND_U/i_0/i_88/O[1] (CARRY4)
    29: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
    30: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
    31: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
      : ADD_SUB/i_0/sum[4]
     4: ADD_SUB/i_0/i_60/Z (MUX1)
     5: ADD_SUB/i_0/i_60/A (MUX1)
      : ADD_SUB/i_0/finalRes[1]
      : ADD_SUB/ROUND_U/finalRes[1]
      : ADD_SUB/ROUND_U/i_0/finalRes[1]
     6: ADD_SUB/ROUND_U/i_0/i_12/O (GATE_2_8_AND)
     7: ADD_SUB/ROUND_U/i_0/i_12/I1 (GATE_2_8_AND)
     8: ADD_SUB/ROUND_U/i_0/i_11/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_11/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_10/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_10/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_84/O[0] (CARRY4)
    13: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_988/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_988/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_987/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_987/I1 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_982/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_982/I0 (GATE_2_14_OR)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_981/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_981/I0 (GATE_2_14_OR)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_980/O (GATE_2_2)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_980/I0 (GATE_2_2)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_979/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_979/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_894/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_894/A (MUX1)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_711/Z (MUX1)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_711/A (MUX1)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/I1 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_514/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/I0 (GATE_2_14_OR)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/O (INV)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
      : ADD_SUB/i_0/sum[8]
     6: ADD_SUB/i_0/i_64/Z (MUX1)
     7: ADD_SUB/i_0/i_64/A (MUX1)
      : ADD_SUB/i_0/finalRes[5]
      : ADD_SUB/ROUND_U/finalRes[5]
      : ADD_SUB/ROUND_U/i_0/finalRes[5]
     8: ADD_SUB/ROUND_U/i_0/i_25/O (GATE_2_8_AND)
     9: ADD_SUB/ROUND_U/i_0/i_25/I1 (GATE_2_8_AND)
    10: ADD_SUB/ROUND_U/i_0/i_24/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_24/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_23/Z (MUX1)
    13: ADD_SUB/ROUND_U/i_0/i_23/A (MUX1)
    14: ADD_SUB/ROUND_U/i_0/i_85/O[0] (CARRY4)
    15: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706"
Found timing loop:
     0: ADD_SUB/i_0/i_70/Z (MUX1)
     1: ADD_SUB/i_0/i_70/A (MUX1)
      : ADD_SUB/i_0/finalRes[11]
      : ADD_SUB/ROUND_U/finalRes[11]
      : ADD_SUB/ROUND_U/i_0/finalRes[11]
     2: ADD_SUB/ROUND_U/i_0/i_43/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_43/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_42/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_42/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_41/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_41/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_86/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_70"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_373/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_373/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[7]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[7]
      : ADD_SUB/i_0/sum[7]
     4: ADD_SUB/i_0/i_63/Z (MUX1)
     5: ADD_SUB/i_0/i_63/A (MUX1)
      : ADD_SUB/i_0/finalRes[4]
      : ADD_SUB/ROUND_U/finalRes[4]
      : ADD_SUB/ROUND_U/i_0/finalRes[4]
     6: ADD_SUB/ROUND_U/i_0/i_22/O (GATE_2_8_AND)
     7: ADD_SUB/ROUND_U/i_0/i_22/I1 (GATE_2_8_AND)
     8: ADD_SUB/ROUND_U/i_0/i_21/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_21/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_20/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_20/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_84/O[3] (CARRY4)
    13: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_373"
Found timing loop:
     0: ADD_SUB/i_0/i_71/Z (MUX1)
     1: ADD_SUB/i_0/i_71/A (MUX1)
      : ADD_SUB/i_0/finalRes[12]
      : ADD_SUB/ROUND_U/finalRes[12]
      : ADD_SUB/ROUND_U/i_0/finalRes[12]
     2: ADD_SUB/ROUND_U/i_0/i_46/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_46/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_45/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_45/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_44/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_44/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_86/O[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_71"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_195/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_195/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_194/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_194/I0 (GATE_2_14_OR)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_193/O (INV)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_193/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[11]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[11]
      : ADD_SUB/i_0/sum[11]
     6: ADD_SUB/i_0/i_67/Z (MUX1)
     7: ADD_SUB/i_0/i_67/A (MUX1)
      : ADD_SUB/i_0/finalRes[8]
      : ADD_SUB/ROUND_U/finalRes[8]
      : ADD_SUB/ROUND_U/i_0/finalRes[8]
     8: ADD_SUB/ROUND_U/i_0/i_34/O (GATE_2_8_AND)
     9: ADD_SUB/ROUND_U/i_0/i_34/I1 (GATE_2_8_AND)
    10: ADD_SUB/ROUND_U/i_0/i_33/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_33/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_32/Z (MUX1)
    13: ADD_SUB/ROUND_U/i_0/i_32/A (MUX1)
    14: ADD_SUB/ROUND_U/i_0/i_85/O[3] (CARRY4)
    15: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_195"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_84/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from S[0] -to CO[3] ADD_SUB/ROUND_U/i_0/i_84"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_989/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1262/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1262/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1261/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1261/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1260/O (GATE_2_7_NAND)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1260/I1 (GATE_2_7_NAND)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1221/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1221/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1146/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1146/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_976/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_976/B (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_975/Z (MUX1)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_975/A (MUX1)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[25]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[25]
      : ADD_SUB/i_0/sum[25]
    16: ADD_SUB/i_0/i_81/Z (MUX1)
    17: ADD_SUB/i_0/i_81/A (MUX1)
      : ADD_SUB/i_0/finalRes[22]
      : ADD_SUB/ROUND_U/finalRes[22]
      : ADD_SUB/ROUND_U/i_0/finalRes[22]
    18: ADD_SUB/ROUND_U/i_0/i_76/O (GATE_2_8_AND)
    19: ADD_SUB/ROUND_U/i_0/i_76/I1 (GATE_2_8_AND)
    20: ADD_SUB/ROUND_U/i_0/i_75/Z (MUX1)
    21: ADD_SUB/ROUND_U/i_0/i_75/A (MUX1)
    22: ADD_SUB/ROUND_U/i_0/i_74/Z (MUX1)
    23: ADD_SUB/ROUND_U/i_0/i_74/A (MUX1)
    24: ADD_SUB/ROUND_U/i_0/i_89/O[1] (CARRY4)
    25: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    27: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263"
Found timing loop:
     0: ADD_SUB/i_0/i_73/Z (MUX1)
     1: ADD_SUB/i_0/i_73/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:116]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_85/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from S[0] -to CO[3] ADD_SUB/ROUND_U/i_0/i_85"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1226/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1226/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1225/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1225/I0 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1224/O (GATE_2_7_NAND)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1224/I1 (GATE_2_7_NAND)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1179/Z (MUX1)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1179/A (MUX1)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1106/Z (MUX1)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1106/A (MUX1)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/O (GATE_2_2)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[18]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[18]
      : ADD_SUB/i_0/sum[18]
    16: ADD_SUB/i_0/i_74/Z (MUX1)
    17: ADD_SUB/i_0/i_74/A (MUX1)
      : ADD_SUB/i_0/finalRes[15]
      : ADD_SUB/ROUND_U/finalRes[15]
      : ADD_SUB/ROUND_U/i_0/finalRes[15]
    18: ADD_SUB/ROUND_U/i_0/i_55/O (GATE_2_8_AND)
    19: ADD_SUB/ROUND_U/i_0/i_55/I1 (GATE_2_8_AND)
    20: ADD_SUB/ROUND_U/i_0/i_54/Z (MUX1)
    21: ADD_SUB/ROUND_U/i_0/i_54/A (MUX1)
    22: ADD_SUB/ROUND_U/i_0/i_53/Z (MUX1)
    23: ADD_SUB/ROUND_U/i_0/i_53/A (MUX1)
    24: ADD_SUB/ROUND_U/i_0/i_87/O[2] (CARRY4)
    25: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    27: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/i_0/i_77/Z (MUX1)
     1: ADD_SUB/i_0/i_77/A (MUX1)
      : ADD_SUB/i_0/finalRes[18]
      : ADD_SUB/ROUND_U/finalRes[18]
      : ADD_SUB/ROUND_U/i_0/finalRes[18]
     2: ADD_SUB/ROUND_U/i_0/i_64/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_64/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_63/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_63/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_62/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_62/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_88/O[1] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_77"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_73/O (GATE_2_8_AND)
     1: ADD_SUB/ROUND_U/i_0/i_73/I1 (GATE_2_8_AND)
     2: ADD_SUB/ROUND_U/i_0/i_72/Z (MUX1)
     3: ADD_SUB/ROUND_U/i_0/i_72/A (MUX1)
     4: ADD_SUB/ROUND_U/i_0/i_71/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_71/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_89/O[0] (CARRY4)
     7: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/ROUND_U/i_0/i_73"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_367/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_367/I1 (GATE_2_14_OR)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[26]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[26]
      : ADD_SUB/i_0/sum[26]
     6: ADD_SUB/i_0/i_82/Z (MUX1)
     7: ADD_SUB/i_0/i_82/A (MUX1)
      : ADD_SUB/i_0/finalRes[23]
      : ADD_SUB/ROUND_U/finalRes[23]
      : ADD_SUB/ROUND_U/i_0/finalRes[23]
     8: ADD_SUB/ROUND_U/i_0/i_79/O (GATE_2_8_AND)
     9: ADD_SUB/ROUND_U/i_0/i_79/I1 (GATE_2_8_AND)
    10: ADD_SUB/ROUND_U/i_0/i_78/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_78/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_77/Z (MUX1)
    13: ADD_SUB/ROUND_U/i_0/i_77/A (MUX1)
    14: ADD_SUB/ROUND_U/i_0/i_89/O[2] (CARRY4)
    15: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368"
Found timing loop:
     0: ADD_SUB/i_0/i_81/Z (MUX1)
     1: ADD_SUB/i_0/i_81/A (MUX1)
      : ADD_SUB/i_0/finalRes[22]
      : ADD_SUB/ROUND_U/finalRes[22]
      : ADD_SUB/ROUND_U/i_0/finalRes[22]
     2: ADD_SUB/ROUND_U/i_0/i_76/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_76/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_75/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_75/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_74/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_74/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_89/O[1] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_81"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
      : ADD_SUB/i_0/sum[8]
     4: ADD_SUB/i_0/i_64/Z (MUX1)
     5: ADD_SUB/i_0/i_64/A (MUX1)
      : ADD_SUB/i_0/finalRes[5]
      : ADD_SUB/ROUND_U/finalRes[5]
      : ADD_SUB/ROUND_U/i_0/finalRes[5]
     6: ADD_SUB/ROUND_U/i_0/i_25/O (GATE_2_8_AND)
     7: ADD_SUB/ROUND_U/i_0/i_25/I1 (GATE_2_8_AND)
     8: ADD_SUB/ROUND_U/i_0/i_24/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_24/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_23/Z (MUX1)
    11: ADD_SUB/ROUND_U/i_0/i_23/A (MUX1)
    12: ADD_SUB/ROUND_U/i_0/i_85/O[0] (CARRY4)
    13: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_317"
Found timing loop:
     0: ADD_SUB/i_0/i_72/Z (MUX1)
     1: ADD_SUB/i_0/i_72/A (MUX1)
      : ADD_SUB/i_0/finalRes[13]
      : ADD_SUB/ROUND_U/finalRes[13]
      : ADD_SUB/ROUND_U/i_0/finalRes[13]
     2: ADD_SUB/ROUND_U/i_0/i_49/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_49/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_48/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_48/B (MUX1)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_72"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_87/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from S[0] -to CO[3] ADD_SUB/ROUND_U/i_0/i_87"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/A (MUX1)
      : ADD_SUB/i_0/finalRes[1]
      : ADD_SUB/ROUND_U/finalRes[1]
      : ADD_SUB/ROUND_U/i_0/finalRes[1]
     2: ADD_SUB/ROUND_U/i_0/i_12/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_12/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_11/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_11/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_10/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_10/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_84/O[0] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_60"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_145/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_145/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[12]
      : ADD_SUB/i_0/sum[12]
     2: ADD_SUB/i_0/i_68/Z (MUX1)
     3: ADD_SUB/i_0/i_68/A (MUX1)
      : ADD_SUB/i_0/finalRes[9]
      : ADD_SUB/ROUND_U/finalRes[9]
      : ADD_SUB/ROUND_U/i_0/finalRes[9]
     4: ADD_SUB/ROUND_U/i_0/i_37/O (GATE_2_8_AND)
     5: ADD_SUB/ROUND_U/i_0/i_37/I1 (GATE_2_8_AND)
     6: ADD_SUB/ROUND_U/i_0/i_36/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_36/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_35/Z (MUX1)
     9: ADD_SUB/ROUND_U/i_0/i_35/A (MUX1)
    10: ADD_SUB/ROUND_U/i_0/i_86/O[0] (CARRY4)
    11: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd:49]
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_145"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:53]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211"
Found timing loop:
     0: ADD_SUB/i_0/i_71/Z (MUX1)
     1: ADD_SUB/i_0/i_71/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_63/Z (MUX1)
     1: ADD_SUB/i_0/i_63/A (MUX1)
      : ADD_SUB/i_0/finalRes[4]
      : ADD_SUB/ROUND_U/finalRes[4]
      : ADD_SUB/ROUND_U/i_0/finalRes[4]
     2: ADD_SUB/ROUND_U/i_0/i_22/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_22/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_21/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_21/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_20/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_20/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_84/O[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_63"
Found timing loop:
     0: ADD_SUB/i_0/i_79/Z (MUX1)
     1: ADD_SUB/i_0/i_79/A (MUX1)
      : ADD_SUB/i_0/finalRes[20]
      : ADD_SUB/ROUND_U/finalRes[20]
      : ADD_SUB/ROUND_U/i_0/finalRes[20]
     2: ADD_SUB/ROUND_U/i_0/i_70/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_70/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_69/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_69/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_68/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_68/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_88/O[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_79"
Found timing loop:
     0: ADD_SUB/i_0/i_59/Z (MUX1)
     1: ADD_SUB/i_0/i_59/A (MUX1)
      : ADD_SUB/i_0/finalRes[0]
      : ADD_SUB/ROUND_U/finalRes[0]
      : ADD_SUB/ROUND_U/i_0/finalRes[0]
     2: ADD_SUB/ROUND_U/i_0/i_8/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_8/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_7/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_7/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_83/O (GATE_2_6_XOR)
     7: ADD_SUB/ROUND_U/i_0/i_83/I0 (GATE_2_6_XOR)
     8: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     9: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_59"
Found timing loop:
     0: ADD_SUB/i_0/i_75/Z (MUX1)
     1: ADD_SUB/i_0/i_75/A (MUX1)
      : ADD_SUB/i_0/finalRes[16]
      : ADD_SUB/ROUND_U/finalRes[16]
      : ADD_SUB/ROUND_U/i_0/finalRes[16]
     2: ADD_SUB/ROUND_U/i_0/i_58/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_58/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_57/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_57/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_56/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_56/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_87/O[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_75"
Found timing loop:
     0: ADD_SUB/i_0/i_67/Z (MUX1)
     1: ADD_SUB/i_0/i_67/A (MUX1)
      : ADD_SUB/i_0/finalRes[8]
      : ADD_SUB/ROUND_U/finalRes[8]
      : ADD_SUB/ROUND_U/i_0/finalRes[8]
     2: ADD_SUB/ROUND_U/i_0/i_34/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_34/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_33/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_33/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_32/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_32/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_85/O[3] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_67"
Found timing loop:
     0: ADD_SUB/i_0/i_77/Z (MUX1)
     1: ADD_SUB/i_0/i_77/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/B (MUX1)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[17]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[17]
      : ADD_SUB/i_0/sum[17]
     2: ADD_SUB/i_0/i_73/Z (MUX1)
     3: ADD_SUB/i_0/i_73/Z (MUX1)
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21"
Found timing loop:
     0: ADD_SUB/i_0/i_70/Z (MUX1)
     1: ADD_SUB/i_0/i_70/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/A (MUX1)
      : ADD_SUB/i_0/finalRes[3]
      : ADD_SUB/ROUND_U/finalRes[3]
      : ADD_SUB/ROUND_U/i_0/finalRes[3]
     2: ADD_SUB/ROUND_U/i_0/i_19/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_19/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_18/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_18/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_17/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_17/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_84/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_84/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[4]
      : ADD_SUB/ROUND_U/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[4]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_62"
Found timing loop:
     0: ADD_SUB/i_0/i_78/Z (MUX1)
     1: ADD_SUB/i_0/i_78/A (MUX1)
      : ADD_SUB/i_0/finalRes[19]
      : ADD_SUB/ROUND_U/finalRes[19]
      : ADD_SUB/ROUND_U/i_0/finalRes[19]
     2: ADD_SUB/ROUND_U/i_0/i_67/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_67/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_66/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_66/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_65/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_65/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_88/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_78"
Found timing loop:
     0: ADD_SUB/i_0/i_74/Z (MUX1)
     1: ADD_SUB/i_0/i_74/A (MUX1)
      : ADD_SUB/i_0/finalRes[15]
      : ADD_SUB/ROUND_U/finalRes[15]
      : ADD_SUB/ROUND_U/i_0/finalRes[15]
     2: ADD_SUB/ROUND_U/i_0/i_55/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_55/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_54/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_54/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_53/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_53/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_87/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_87/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[16]
      : ADD_SUB/ROUND_U/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[16]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_671/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_74"
Found timing loop:
     0: ADD_SUB/i_0/i_66/Z (MUX1)
     1: ADD_SUB/i_0/i_66/A (MUX1)
      : ADD_SUB/i_0/finalRes[7]
      : ADD_SUB/ROUND_U/finalRes[7]
      : ADD_SUB/ROUND_U/i_0/finalRes[7]
     2: ADD_SUB/ROUND_U/i_0/i_31/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_31/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_30/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_30/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_29/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_29/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_85/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_66"
Found timing loop:
     0: ADD_SUB/i_0/i_68/Z (MUX1)
     1: ADD_SUB/i_0/i_68/A (MUX1)
      : ADD_SUB/i_0/finalRes[9]
      : ADD_SUB/ROUND_U/finalRes[9]
      : ADD_SUB/ROUND_U/i_0/finalRes[9]
     2: ADD_SUB/ROUND_U/i_0/i_37/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_37/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_36/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_36/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_35/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_35/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_86/O[0] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_86/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[12]
      : ADD_SUB/ROUND_U/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[12]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[12]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_68"
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_72/Z (MUX1)
     1: ADD_SUB/i_0/i_72/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/A (MUX1)
      : ADD_SUB/i_0/finalRes[5]
      : ADD_SUB/ROUND_U/finalRes[5]
      : ADD_SUB/ROUND_U/i_0/finalRes[5]
     2: ADD_SUB/ROUND_U/i_0/i_25/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_25/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_24/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_24/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_23/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_23/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_85/O[0] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_85/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[8]
      : ADD_SUB/ROUND_U/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[8]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_64"
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_78/Z (MUX1)
     1: ADD_SUB/i_0/i_78/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_74/Z (MUX1)
     1: ADD_SUB/i_0/i_74/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_66/Z (MUX1)
     1: ADD_SUB/i_0/i_66/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_68/Z (MUX1)
     1: ADD_SUB/i_0/i_68/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_72/Z (MUX1)
     1: ADD_SUB/i_0/i_72/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_82/Z (MUX1)
     1: ADD_SUB/i_0/i_82/A (MUX1)
      : ADD_SUB/i_0/finalRes[23]
      : ADD_SUB/ROUND_U/finalRes[23]
      : ADD_SUB/ROUND_U/i_0/finalRes[23]
     2: ADD_SUB/ROUND_U/i_0/i_79/O (GATE_2_8_AND)
     3: ADD_SUB/ROUND_U/i_0/i_79/I1 (GATE_2_8_AND)
     4: ADD_SUB/ROUND_U/i_0/i_78/Z (MUX1)
     5: ADD_SUB/ROUND_U/i_0/i_78/A (MUX1)
     6: ADD_SUB/ROUND_U/i_0/i_77/Z (MUX1)
     7: ADD_SUB/ROUND_U/i_0/i_77/A (MUX1)
     8: ADD_SUB/ROUND_U/i_0/i_89/O[2] (CARRY4)
     9: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_82"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
Found timing loop:
     0: ADD_SUB/i_0/i_63/Z (MUX1)
     1: ADD_SUB/i_0/i_63/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_79/Z (MUX1)
     1: ADD_SUB/i_0/i_79/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_59/Z (MUX1)
     1: ADD_SUB/i_0/i_59/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_75/Z (MUX1)
     1: ADD_SUB/i_0/i_75/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_67/Z (MUX1)
     1: ADD_SUB/i_0/i_67/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_77/Z (MUX1)
     1: ADD_SUB/i_0/i_77/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_73/Z (MUX1)
     1: ADD_SUB/i_0/i_73/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_81/Z (MUX1)
     1: ADD_SUB/i_0/i_81/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_83/Z (MUX1)
     1: ADD_SUB/i_0/i_83/A (MUX1)
      : ADD_SUB/i_0/finalRes[24]
      : ADD_SUB/ROUND_U/finalRes[24]
      : ADD_SUB/ROUND_U/i_0/finalRes[24]
     2: ADD_SUB/ROUND_U/i_0/i_82/O (GATE_2_1_NOR)
     3: ADD_SUB/ROUND_U/i_0/i_82/I0 (GATE_2_1_NOR)
     4: ADD_SUB/ROUND_U/i_0/i_81/O (GATE_2_7_NAND)
     5: ADD_SUB/ROUND_U/i_0/i_81/I1 (GATE_2_7_NAND)
     6: ADD_SUB/ROUND_U/i_0/i_89/CO[3] (CARRY4)
     7: ADD_SUB/ROUND_U/i_0/i_89/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[24]
      : ADD_SUB/ROUND_U/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[24]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[24]
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_290/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/i_0/i_83"
Found timing loop:
     0: ADD_SUB/i_0/i_79/Z (MUX1)
     1: ADD_SUB/i_0/i_79/Z (MUX1)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_87/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_87/S[1] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[17]
      : ADD_SUB/ROUND_U/shiftedSum[17]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[17]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[17]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from S[1] -to CO[3] ADD_SUB/ROUND_U/i_0/i_87"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[18]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[18]
      : ADD_SUB/i_0/sum[18]
     4: ADD_SUB/i_0/i_74/Z (MUX1)
     5: ADD_SUB/i_0/i_74/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[16]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[16]
      : ADD_SUB/i_0/sum[16]
     2: ADD_SUB/i_0/i_72/Z (MUX1)
     3: ADD_SUB/i_0/i_72/Z (MUX1)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_894/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_894/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_711/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_711/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_894"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[21]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[21]
      : ADD_SUB/i_0/sum[21]
     2: ADD_SUB/i_0/i_77/Z (MUX1)
     3: ADD_SUB/i_0/i_77/Z (MUX1)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/O (INV)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[3]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[3]
      : ADD_SUB/i_0/sum[3]
     4: ADD_SUB/i_0/i_59/Z (MUX1)
     5: ADD_SUB/i_0/i_59/Z (MUX1)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_766/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_766/I1 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_373/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_373/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_766"
Found timing loop:
     0: ADD_SUB/i_0/i_63/Z (MUX1)
     1: ADD_SUB/i_0/i_63/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_59/Z (MUX1)
     1: ADD_SUB/i_0/i_59/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_75/Z (MUX1)
     1: ADD_SUB/i_0/i_75/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_193/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_193/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[11]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[11]
      : ADD_SUB/i_0/sum[11]
     2: ADD_SUB/i_0/i_67/Z (MUX1)
     3: ADD_SUB/i_0/i_67/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_193"
Found timing loop:
     0: ADD_SUB/i_0/i_59/Z (MUX1)
     1: ADD_SUB/i_0/i_59/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_63/Z (MUX1)
     1: ADD_SUB/i_0/i_63/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_74/Z (MUX1)
     1: ADD_SUB/i_0/i_74/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[14]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[14]
      : ADD_SUB/i_0/sum[14]
     2: ADD_SUB/i_0/i_70/Z (MUX1)
     3: ADD_SUB/i_0/i_70/Z (MUX1)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_145/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_145/O (GATE_2_11)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_767/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_767/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_766/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_766/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_767"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559/I0 (GATE_2_2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[18]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[18]
      : ADD_SUB/i_0/sum[18]
     2: ADD_SUB/i_0/i_74/Z (MUX1)
     3: ADD_SUB/i_0/i_74/Z (MUX1)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_559"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/I1 (GATE_2_11)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[26]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[26]
      : ADD_SUB/i_0/sum[26]
     2: ADD_SUB/i_0/i_82/Z (MUX1)
     3: ADD_SUB/i_0/i_82/Z (MUX1)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_84/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_84/S[1] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[5]
      : ADD_SUB/ROUND_U/shiftedSum[5]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[5]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[5]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1152/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from S[1] -to CO[3] ADD_SUB/ROUND_U/i_0/i_84"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_860/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_407/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_209/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_210"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_417/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_417/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_416/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_416/I1 (GATE_2_14_OR)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_415/O (GATE_2_11)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_417"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/I1 (GATE_2_2)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_504/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_504/I1 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_555/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_555/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/Z (MUX1)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/A (MUX1)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_555"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_465/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_465/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_368/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_465"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_86/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_86/S[1] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[13]
      : ADD_SUB/ROUND_U/shiftedSum[13]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[13]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[13]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_816/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from S[1] -to CO[3] ADD_SUB/ROUND_U/i_0/i_86"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_424/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_196/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_196/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_195/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_195/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_196"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_164/O (GATE_2_11)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/Z (MUX1)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_505/O (GATE_2_2)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_976/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_976/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_975/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_975/A (MUX1)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[25]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[25]
      : ADD_SUB/i_0/sum[25]
     4: ADD_SUB/i_0/i_81/Z (MUX1)
     5: ADD_SUB/i_0/i_81/Z (MUX1)
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_976"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[10]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[10]
      : ADD_SUB/i_0/sum[10]
     2: ADD_SUB/i_0/i_66/Z (MUX1)
     3: ADD_SUB/i_0/i_66/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_84/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_84/S[2] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[6]
      : ADD_SUB/ROUND_U/shiftedSum[6]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[6]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[6]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1112/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1112/I0 (GATE_2_14_OR)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1111/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1111/I1 (GATE_2_2)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1110/O (GATE_2_2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1110/I0 (GATE_2_2)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1109/O (GATE_2_2)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1109/I0 (GATE_2_2)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1108/O (GATE_2_7_NAND)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1108/I1 (GATE_2_7_NAND)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1107/Z (MUX1)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1107/A (MUX1)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1024/O (GATE_2_14_OR)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1024/I0 (GATE_2_14_OR)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1023/O (GATE_2_2)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1023/I0 (GATE_2_2)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1022/Z (MUX1)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1022/A (MUX1)
    20: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/O (GATE_2_2)
    21: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/O (GATE_2_2)
Inferred a: "set_disable_timing -from S[2] -to CO[3] ADD_SUB/ROUND_U/i_0/i_84"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[3]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[3]
      : ADD_SUB/i_0/sum[3]
     2: ADD_SUB/i_0/i_59/Z (MUX1)
     3: ADD_SUB/i_0/i_59/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[7]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[7]
      : ADD_SUB/i_0/sum[7]
     2: ADD_SUB/i_0/i_63/Z (MUX1)
     3: ADD_SUB/i_0/i_63/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_158/O (GATE_2_11)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[8]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
      : ADD_SUB/i_0/sum[8]
     2: ADD_SUB/i_0/i_64/Z (MUX1)
     3: ADD_SUB/i_0/i_64/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_139"
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/O (GATE_2_11)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/O (GATE_2_11)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_122/O (INV)
Found timing loop:
     0: ADD_SUB/i_0/i_66/Z (MUX1)
     1: ADD_SUB/i_0/i_66/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_82/Z (MUX1)
     1: ADD_SUB/i_0/i_82/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_83/Z (MUX1)
     1: ADD_SUB/i_0/i_83/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_81/Z (MUX1)
     1: ADD_SUB/i_0/i_81/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_66/Z (MUX1)
     1: ADD_SUB/i_0/i_66/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_82/Z (MUX1)
     1: ADD_SUB/i_0/i_82/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_83/Z (MUX1)
     1: ADD_SUB/i_0/i_83/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_23/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_23/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_22/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_22/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/Z (MUX1)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_21/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_23"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_88/CO[3] (CARRY4)
     1: ADD_SUB/ROUND_U/i_0/i_88/S[0] (CARRY4)
      : ADD_SUB/ROUND_U/i_0/shiftedSum[20]
      : ADD_SUB/ROUND_U/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[20]
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/shiftedSum[20]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_471/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from S[0] -to CO[3] ADD_SUB/ROUND_U/i_0/i_88"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_246/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1263/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1066/A (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_92/O (GATE_2_2)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1220"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1022/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1022/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_660/O (GATE_2_2)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1022"
Found timing loop:
     0: ADD_SUB/i_0/i_60/Z (MUX1)
     1: ADD_SUB/i_0/i_60/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_62/Z (MUX1)
     1: ADD_SUB/i_0/i_62/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_66/Z (MUX1)
     1: ADD_SUB/i_0/i_66/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_74/Z (MUX1)
     1: ADD_SUB/i_0/i_74/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513/I (INV)
      : ADD_SUB/SHIFT_LEFT_RIGHT/i_0/sum[4]
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
      : ADD_SUB/i_0/sum[4]
     2: ADD_SUB/i_0/i_60/Z (MUX1)
     3: ADD_SUB/i_0/i_60/Z (MUX1)
Inferred a: "set_disable_timing -from I -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_513"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_186/O (INV)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/O (INV)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_191/O (INV)
Found timing loop:
     0: ADD_SUB/i_0/i_64/Z (MUX1)
     1: ADD_SUB/i_0/i_64/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1106/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1106/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_937/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1106"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_893/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1067"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1062/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1062/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_886/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1062"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_810/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_984"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_552/O (GATE_2_14_OR)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_714/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_714/I0 (GATE_2_14_OR)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_713/O (GATE_2_2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_713/I0 (GATE_2_2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/O (GATE_2_2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_507/O (GATE_2_2)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_714"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_706/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_707"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/B (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_408/B (MUX1)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/O (GATE_2_11)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_128/O (GATE_2_11)
Inferred a: "set_disable_timing -from B -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_553/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_554"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_621/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_212/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_212/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_211/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_212"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
     1: ADD_SUB/ROUND_U/i_0/i_16/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/i_0/i_75/Z (MUX1)
     1: ADD_SUB/i_0/i_75/Z (MUX1)
Found timing loop:
     0: ADD_SUB/i_0/i_59/Z (MUX1)
     1: ADD_SUB/i_0/i_59/Z (MUX1)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1227/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/Z (MUX1)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606/A (MUX1)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_605/Z (MUX1)
Inferred a: "set_disable_timing -from A -to Z ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_606"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1189/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_0/i_1031/O (GATE_2_14_OR)
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: ADD_SUB/INCREMENT/i_51/O (GATE_2_4)
     1: ADD_SUB/INCREMENT/i_51/I1 (GATE_2_4)
     2: ADD_SUB/INCREMENT/i_33/Z (MUX1)
     3: ADD_SUB/INCREMENT/i_33/A (MUX1)
     4: ADD_SUB/INCREMENT/i_39/O[3] (CARRY4)
     5: ADD_SUB/INCREMENT/i_39/S[3] (CARRY4)
      : ADD_SUB/INCREMENT/exponentIn[7]
     6: ADD_SUB/i_63/Z (MUX1)
     7: ADD_SUB/i_63/A (MUX1)
      : ADD_SUB/INCREMENT/exponentOut[7]
     8: ADD_SUB/INCREMENT/i_34/O (GATE_2_14_OR)
     9: ADD_SUB/INCREMENT/i_34/I1 (GATE_2_14_OR)
    10: ADD_SUB/INCREMENT/i_51/O (GATE_2_4)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/INCREMENT/i_51"
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_415' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_156' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_149' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_97' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_112' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_415' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_156' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_149' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_97' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_112' with timing assertions on output pin 'O'
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/I3 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[3]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[3]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/I1 (LUT2)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_32/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_32/I5 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_552/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_552/I3 (LUT6)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/O (LUT6)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/I5 (LUT6)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/O (LUT5)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/I3 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
    12: ADD_SUB/i_79/O (LUT3)
    13: ADD_SUB/i_79/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[1]
    14: ADD_SUB/ROUND_U/i_29/O (LUT5)
    15: ADD_SUB/ROUND_U/i_29/I2 (LUT5)
    16: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/ROUND_U/i_31"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/I2 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[0]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/I3 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/I4 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/I4 (LUT6)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/O (LUT5)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
    10: ADD_SUB/i_27/O (LUT3)
    11: ADD_SUB/i_27/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[2]
    12: ADD_SUB/ROUND_U/i_28/O (LUT5)
    13: ADD_SUB/ROUND_U/i_28/I2 (LUT5)
    14: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/ROUND_U/i_31"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/I1 (LUT2)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_30/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_30/I5 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_551/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_551/I3 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_458/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_458/I3 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[3]
     8: ADD_SUB/i_78/O (LUT3)
     9: ADD_SUB/i_78/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[0]
    10: ADD_SUB/ROUND_U/i_30/O (LUT5)
    11: ADD_SUB/ROUND_U/i_30/I3 (LUT5)
      : ADD_SUB/ROUND_U/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[0]
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/O (LUT6)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/I3 (LUT6)
    14: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/O (LUT6)
    15: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/I4 (LUT6)
    16: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/O (LUT6)
    17: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/I4 (LUT6)
    18: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/O (LUT5)
    19: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
    20: ADD_SUB/i_27/O (LUT3)
    21: ADD_SUB/i_27/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[2]
    22: ADD_SUB/ROUND_U/i_28/O (LUT5)
    23: ADD_SUB/ROUND_U/i_28/I2 (LUT5)
    24: ADD_SUB/ROUND_U/i_31/O (LUT4)
    25: ADD_SUB/ROUND_U/i_31/I1 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[2]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[2]
    26: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_537"
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[2]
     2: ADD_SUB/ROUND_U/i_28/O (LUT5)
     3: ADD_SUB/ROUND_U/i_28/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/I1 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[2]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[2]
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/i_27"
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[0]
     2: ADD_SUB/ROUND_U/i_30/O (LUT5)
     3: ADD_SUB/ROUND_U/i_30/I3 (LUT5)
      : ADD_SUB/ROUND_U/shiftedSum[0]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[0]
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/I3 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/I4 (LUT6)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/O (LUT6)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/I4 (LUT6)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/O (LUT5)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
    12: ADD_SUB/i_27/O (LUT3)
    13: ADD_SUB/i_27/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_78"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/I1 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[2]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[2]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/ROUND_U/i_31"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/I1 (LUT2)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_32/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_32/I5 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_552/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_552/I3 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/I5 (LUT6)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/O (LUT5)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/I3 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
    10: ADD_SUB/i_79/O (LUT3)
    11: ADD_SUB/i_79/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[1]
    12: ADD_SUB/ROUND_U/i_29/O (LUT5)
    13: ADD_SUB/ROUND_U/i_29/I2 (LUT5)
    14: ADD_SUB/ROUND_U/i_31/O (LUT4)
    15: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_536"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_9/I3 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_51/I4 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_571/I4 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/O (LUT5)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
     8: ADD_SUB/i_27/O (LUT3)
     9: ADD_SUB/i_27/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_9"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[6]
     2: ADD_SUB/ROUND_U/i_25/O (LUT5)
     3: ADD_SUB/ROUND_U/i_25/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/I0 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[1]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[1]
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_45/O (LUT5)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_45/I4 (LUT5)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_46/O (LUT6)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_46/I2 (LUT6)
    10: ADD_SUB/SHIFT_LEFT_RIGHT/i_219/O (LUT6)
    11: ADD_SUB/SHIFT_LEFT_RIGHT/i_219/I5 (LUT6)
    12: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/O (LUT5)
    13: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[9]
    14: ADD_SUB/i_28/O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/i_28"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/I0 (LUT4)
      : ADD_SUB/ROUND_U/shiftedSum[1]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[1]
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_45/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_45/I4 (LUT5)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_46/O (LUT6)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_46/I2 (LUT6)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_219/O (LUT6)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_219/I5 (LUT6)
     8: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/O (LUT5)
     9: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[9]
    10: ADD_SUB/i_28/O (LUT3)
    11: ADD_SUB/i_28/O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/ROUND_U/i_31"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[22]
     2: ADD_SUB/ROUND_U/i_9/O (LUT5)
     3: ADD_SUB/ROUND_U/i_9/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_95"
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[15]
     2: ADD_SUB/ROUND_U/i_16/O (LUT5)
     3: ADD_SUB/ROUND_U/i_16/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_90"
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[7]
     2: ADD_SUB/ROUND_U/i_24/O (LUT5)
     3: ADD_SUB/ROUND_U/i_24/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_83"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[14]
     2: ADD_SUB/ROUND_U/i_17/O (LUT5)
     3: ADD_SUB/ROUND_U/i_17/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_89"
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[11]
     2: ADD_SUB/ROUND_U/i_20/O (LUT5)
     3: ADD_SUB/ROUND_U/i_20/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_86"
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[3]
     2: ADD_SUB/ROUND_U/i_7/O (LUT5)
     3: ADD_SUB/ROUND_U/i_7/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_80"
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[10]
     2: ADD_SUB/ROUND_U/i_21/O (LUT5)
     3: ADD_SUB/ROUND_U/i_21/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/i_29"
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[18]
     2: ADD_SUB/ROUND_U/i_13/O (LUT5)
     3: ADD_SUB/ROUND_U/i_13/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_92"
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[20]
     2: ADD_SUB/ROUND_U/i_11/O (LUT5)
     3: ADD_SUB/ROUND_U/i_11/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_94"
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[24]
     2: ADD_SUB/ROUND_U/i_0/O (LUT6)
     3: ADD_SUB/ROUND_U/i_0/I5 (LUT6)
      : ADD_SUB/ROUND_U/shiftedSum[3]
      : ADD_SUB/SHIFT_LEFT_RIGHT/shiftedSum[3]
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_97"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_30/O (LUT3)
     1: ADD_SUB/i_30/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[17]
     2: ADD_SUB/ROUND_U/i_14/O (LUT5)
     3: ADD_SUB/ROUND_U/i_14/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/i_30"
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[1]
     2: ADD_SUB/ROUND_U/i_29/O (LUT5)
     3: ADD_SUB/ROUND_U/i_29/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_79"
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[9]
     2: ADD_SUB/ROUND_U/i_22/O (LUT5)
     3: ADD_SUB/ROUND_U/i_22/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_85"
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[13]
     2: ADD_SUB/ROUND_U/i_18/O (LUT5)
     3: ADD_SUB/ROUND_U/i_18/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_88"
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[5]
     2: ADD_SUB/ROUND_U/i_26/O (LUT5)
     3: ADD_SUB/ROUND_U/i_26/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_82"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_121/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_121/I5 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[18]
     4: ADD_SUB/i_90/O (LUT3)
     5: ADD_SUB/i_90/O (LUT3)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_121"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_61/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_61/I0 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_108/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_108/I5 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/O (LUT5)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
     6: ADD_SUB/i_91/O (LUT3)
     7: ADD_SUB/i_91/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[16]
     8: ADD_SUB/ROUND_U/i_15/O (LUT5)
     9: ADD_SUB/ROUND_U/i_15/I2 (LUT5)
    10: ADD_SUB/ROUND_U/i_31/O (LUT4)
    11: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_61"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_222/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[9]
     2: ADD_SUB/i_28/O (LUT3)
     3: ADD_SUB/i_28/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_222"
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_178/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_178/I2 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[27]
     2: ADD_SUB/i_97/O (LUT3)
     3: ADD_SUB/i_97/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_178"
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_87/O (LUT3)
     1: ADD_SUB/i_87/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[12]
     2: ADD_SUB/ROUND_U/i_19/O (LUT5)
     3: ADD_SUB/ROUND_U/i_19/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_87"
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[4]
     2: ADD_SUB/ROUND_U/i_27/O (LUT5)
     3: ADD_SUB/ROUND_U/i_27/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_81"
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[8]
     2: ADD_SUB/ROUND_U/i_23/O (LUT5)
     3: ADD_SUB/ROUND_U/i_23/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_84"
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_232/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_232/I4 (LUT5)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/I5 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[16]
     4: ADD_SUB/i_88/O (LUT3)
     5: ADD_SUB/i_88/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_232"
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_91/O (LUT3)
     1: ADD_SUB/i_91/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[16]
     2: ADD_SUB/ROUND_U/i_15/O (LUT5)
     3: ADD_SUB/ROUND_U/i_15/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_91"
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_87/O (LUT3)
     1: ADD_SUB/i_87/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_91/O (LUT3)
     1: ADD_SUB/i_91/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/I0 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[21]
     2: ADD_SUB/ROUND_U/i_10/O (LUT5)
     3: ADD_SUB/ROUND_U/i_10/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/i_31"
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_30/O (LUT3)
     1: ADD_SUB/i_30/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_6/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_6/I4 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_7/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_7/I5 (LUT6)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_8/O (LUT5)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_8/I4 (LUT5)
     6: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/O (LUT5)
     7: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[23]
     8: ADD_SUB/i_94/O (LUT3)
     9: ADD_SUB/i_94/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_6"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_483/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_483/I1 (LUT2)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[26]
     2: ADD_SUB/i_96/O (LUT3)
     3: ADD_SUB/i_96/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[23]
     4: ADD_SUB/ROUND_U/i_8/O (LUT5)
     5: ADD_SUB/ROUND_U/i_8/I2 (LUT5)
     6: ADD_SUB/ROUND_U/i_31/O (LUT4)
     7: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I1 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_483"
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_30/O (LUT3)
     1: ADD_SUB/i_30/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/ROUND_U/i_31/O (LUT4)
     1: ADD_SUB/ROUND_U/i_31/O (LUT4)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[23]
     2: ADD_SUB/i_94/O (LUT3)
     3: ADD_SUB/i_94/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_354"
Found timing loop:
     0: ADD_SUB/i_91/O (LUT3)
     1: ADD_SUB/i_91/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_96/O (LUT3)
     1: ADD_SUB/i_96/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[23]
     2: ADD_SUB/ROUND_U/i_8/O (LUT5)
     3: ADD_SUB/ROUND_U/i_8/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_96"
Found timing loop:
     0: ADD_SUB/i_93/O (LUT3)
     1: ADD_SUB/i_93/I2 (LUT3)
      : ADD_SUB/ROUND_U/finalRes[19]
     2: ADD_SUB/ROUND_U/i_12/O (LUT5)
     3: ADD_SUB/ROUND_U/i_12/I2 (LUT5)
     4: ADD_SUB/ROUND_U/i_31/O (LUT4)
     5: ADD_SUB/ROUND_U/i_31/O (LUT4)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/i_93"
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[20]
     2: ADD_SUB/i_30/O (LUT3)
     3: ADD_SUB/i_30/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_366"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_107/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_107/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[23]
     2: ADD_SUB/i_94/O (LUT3)
     3: ADD_SUB/i_94/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_107"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[19]
     2: ADD_SUB/i_91/O (LUT3)
     3: ADD_SUB/i_91/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_113"
Found timing loop:
     0: ADD_SUB/i_93/O (LUT3)
     1: ADD_SUB/i_93/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[18]
     2: ADD_SUB/i_90/O (LUT3)
     3: ADD_SUB/i_90/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_127"
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_483/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_483/O (LUT2)
Found timing loop:
     0: ADD_SUB/i_93/O (LUT3)
     1: ADD_SUB/i_93/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_272/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_272/I2 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[22]
     2: ADD_SUB/i_93/O (LUT3)
     3: ADD_SUB/i_93/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_272"
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_91/O (LUT3)
     1: ADD_SUB/i_91/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_87/O (LUT3)
     1: ADD_SUB/i_87/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_92/O (LUT3)
     1: ADD_SUB/i_92/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_96/O (LUT3)
     1: ADD_SUB/i_96/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_301/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_301/I4 (LUT5)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_303/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_303/I5 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[25]
     4: ADD_SUB/i_95/O (LUT3)
     5: ADD_SUB/i_95/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_301"
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_87/O (LUT3)
     1: ADD_SUB/i_87/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_249/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_249/I5 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_262/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_262/I3 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
     4: ADD_SUB/i_82/O (LUT3)
     5: ADD_SUB/i_82/O (LUT3)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_249"
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_449/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_449/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[6]
     2: ADD_SUB/i_80/O (LUT3)
     3: ADD_SUB/i_80/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_449"
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_81/O (LUT3)
     1: ADD_SUB/i_81/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_30/O (LUT3)
     1: ADD_SUB/i_30/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/I2 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[3]
     2: ADD_SUB/i_78/O (LUT3)
     3: ADD_SUB/i_78/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_113"
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_127/I0 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[10]
     2: ADD_SUB/i_83/O (LUT3)
     3: ADD_SUB/i_83/O (LUT3)
Inferred a: "set_disable_timing -from I0 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_127"
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/I2 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
     2: ADD_SUB/i_79/O (LUT3)
     3: ADD_SUB/i_79/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_366"
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_354/O (LUT5)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_31/O (LUT3)
     1: ADD_SUB/i_31/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_359/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_359/I2 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_361/O (LUT3)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_361/I2 (LUT3)
     4: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/O (LUT5)
     5: ADD_SUB/SHIFT_LEFT_RIGHT/i_366/I0 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[12]
     6: ADD_SUB/i_85/O (LUT3)
     7: ADD_SUB/i_85/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_359"
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_30/O (LUT3)
     1: ADD_SUB/i_30/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_381/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_381/I2 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[14]
     2: ADD_SUB/i_86/O (LUT3)
     3: ADD_SUB/i_86/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_381"
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_108/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_108/I5 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_113/I0 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[11]
     4: ADD_SUB/i_84/O (LUT3)
     5: ADD_SUB/i_84/O (LUT3)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_108"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_81/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_81/I3 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
     2: ADD_SUB/i_27/O (LUT3)
     3: ADD_SUB/i_27/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_81"
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_88/O (LUT3)
     1: ADD_SUB/i_88/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_84/O (LUT3)
     1: ADD_SUB/i_84/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_412/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_412/I3 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[11]
     2: ADD_SUB/i_84/O (LUT3)
     3: ADD_SUB/i_84/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_412"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_429/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_429/I3 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[9]
     2: ADD_SUB/i_28/O (LUT3)
     3: ADD_SUB/i_28/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_429"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_132/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_132/I5 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_134/O (LUT4)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_134/I1 (LUT4)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[12]
     4: ADD_SUB/i_85/O (LUT3)
     5: ADD_SUB/i_85/O (LUT3)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_132"
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_418/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_418/I3 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[10]
     2: ADD_SUB/i_83/O (LUT3)
     3: ADD_SUB/i_83/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_418"
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_85/O (LUT3)
     1: ADD_SUB/i_85/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_86/O (LUT3)
     1: ADD_SUB/i_86/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_95/O (LUT3)
     1: ADD_SUB/i_95/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_89/O (LUT3)
     1: ADD_SUB/i_89/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_29/O (LUT3)
     1: ADD_SUB/i_29/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/I5 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[16]
     2: ADD_SUB/i_88/O (LUT3)
     3: ADD_SUB/i_88/O (LUT3)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_233"
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_82/O (LUT3)
     1: ADD_SUB/i_82/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_233/O (LUT6)
Found timing loop:
     0: ADD_SUB/i_90/O (LUT3)
     1: ADD_SUB/i_90/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_120/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_120/I2 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_121/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_121/I0 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[6]
     4: ADD_SUB/i_80/O (LUT3)
     5: ADD_SUB/i_80/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_120"
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_293/I4 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
     2: ADD_SUB/i_27/O (LUT3)
     3: ADD_SUB/i_27/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_293"
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_262/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_262/I3 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[8]
     2: ADD_SUB/i_82/O (LUT3)
     3: ADD_SUB/i_82/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_262"
Found timing loop:
     0: ADD_SUB/i_83/O (LUT3)
     1: ADD_SUB/i_83/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_97/O (LUT3)
     1: ADD_SUB/i_97/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_28/O (LUT3)
     1: ADD_SUB/i_28/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_417/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_417/I2 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_418/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_418/I0 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[6]
     4: ADD_SUB/i_80/O (LUT3)
     5: ADD_SUB/i_80/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_417"
Found timing loop:
     0: ADD_SUB/i_80/O (LUT3)
     1: ADD_SUB/i_80/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_428/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_428/I2 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_429/O (LUT6)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_429/I0 (LUT6)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[5]
     4: ADD_SUB/i_27/O (LUT3)
     5: ADD_SUB/i_27/O (LUT3)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_428"
Found timing loop:
     0: ADD_SUB/i_27/O (LUT3)
     1: ADD_SUB/i_27/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_79/O (LUT3)
     1: ADD_SUB/i_79/O (LUT3)
Found timing loop:
     0: ADD_SUB/i_94/O (LUT3)
     1: ADD_SUB/i_94/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_448/O (LUT3)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_448/I2 (LUT3)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_449/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_449/O (LUT5)
Inferred a: "set_disable_timing -from I2 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_448"
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/O (LUT5)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/I3 (LUT5)
      : ADD_SUB/SHIFT_LEFT_RIGHT/sum[4]
     2: ADD_SUB/i_79/O (LUT3)
     3: ADD_SUB/i_79/O (LUT3)
Inferred a: "set_disable_timing -from I3 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_457"
Found timing loop:
     0: ADD_SUB/i_78/O (LUT3)
     1: ADD_SUB/i_78/O (LUT3)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_537/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_536/O (LUT2)
Found timing loop:
     0: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/O (LUT6)
     1: ADD_SUB/SHIFT_LEFT_RIGHT/i_456/I5 (LUT6)
     2: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/O (LUT5)
     3: ADD_SUB/SHIFT_LEFT_RIGHT/i_457/O (LUT5)
Inferred a: "set_disable_timing -from I5 -to O ADD_SUB/SHIFT_LEFT_RIGHT/i_456"
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_97' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_156' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_415' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_149' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_112' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_97' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_156' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_415' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_149' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_154' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'ADD_SUB/SHIFT_LEFT_RIGHT/i_112' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:43 ; elapsed = 00:06:47 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:131]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Facultate/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:92]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   121|
|3     |LUT1   |   296|
|4     |LUT2   |   249|
|5     |LUT3   |   313|
|6     |LUT4   |   137|
|7     |LUT5   |   277|
|8     |LUT6   |   463|
|9     |MUXF7  |     4|
|10    |FDCE   |    10|
|11    |FDPE   |     1|
|12    |FDRE   |   212|
|13    |LD     |   122|
|14    |IBUF   |     8|
|15    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------+------+
|      |Instance             |Module       |Cells |
+------+---------------------+-------------+------+
|1     |top                  |             |  2235|
|2     |  MPG                |debounce     |     4|
|3     |  KEYPAD             |PmodKYPD     |   452|
|4     |    C0               |Decoder      |   120|
|5     |  ADD_SUB            |addSubModule |  1495|
|6     |    INCREMENT        |Inc_Dec      |    38|
|7     |    SHIFT_LEFT_RIGHT |shift_LR     |   590|
|8     |    ROUND_U          |Round_Unit   |    55|
|9     |    SMALL_ALU        |ALU1         |    11|
|10    |    SHIFT            |shiftUnit    |   402|
|11    |    ALU_MANTISA      |aluMantisa   |    37|
|12    |    CONTROL          |controlUnit  |   210|
|13    |  SSD                |displ7seg    |    96|
+------+---------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 647.969 ; gain = 437.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 567 critical warnings and 384 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:32 ; elapsed = 00:06:38 . Memory (MB): peak = 647.969 ; gain = 112.176
Synthesis Optimization Complete : Time (s): cpu = 00:06:44 ; elapsed = 00:06:48 . Memory (MB): peak = 647.969 ; gain = 437.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  LD => LDCE: 122 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 253 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:44 ; elapsed = 00:06:47 . Memory (MB): peak = 647.969 ; gain = 437.262
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/AdunareScadereVM/AdunareScadereVM.runs/synth_1/topModule.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 647.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 03:17:19 2017...
