{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703725566439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703725566440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 22:06:05 2023 " "Processing started: Wed Dec 27 22:06:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703725566440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725566440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725566440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703725567874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703725567875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_modo_de_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4_not_invert.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4_not_invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4_not_invert " "Found entity 1: decod_2_pra_4_not_invert" {  } { { "decod_2_pra_4_not_invert.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_2_pra_4_not_invert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_acerto_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_acerto_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_acerto_ataque " "Found entity 1: verf_acerto_ataque" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/verf_acerto_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mapa " "Found entity 1: decod_mapa" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_num_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_num_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_num_7seg " "Found entity 1: decod_num_7seg" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_num_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizar_acerto_erro.v 1 1 " "Found 1 design units, including 1 entities, in source file sinalizar_acerto_erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinalizar_acerto_erro " "Found entity 1: sinalizar_acerto_erro" {  } { { "sinalizar_acerto_erro.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/sinalizar_acerto_erro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modos.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modos " "Found entity 1: decod_modos" {  } { { "decod_modos.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_modos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_7seg " "Found entity 1: decod_linha_7seg" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725582689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725582689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_not PBL2.v(64) " "Verilog HDL Implicit Net warning at PBL2.v(64): created implicit net for \"B1_not\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_debouncer PBL2.v(69) " "Verilog HDL Implicit Net warning at PBL2.v(69): created implicit net for \"B_debouncer\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_coluna_letra.v(35) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(35): created implicit net for \"T5\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_coluna_letra.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0_inv decod_mapa.v(222) " "Verilog HDL Implicit Net warning at decod_mapa.v(222): created implicit net for \"out0_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1_inv decod_mapa.v(227) " "Verilog HDL Implicit Net warning at decod_mapa.v(227): created implicit net for \"out1_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2_inv decod_mapa.v(231) " "Verilog HDL Implicit Net warning at decod_mapa.v(231): created implicit net for \"out2_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3_inv decod_mapa.v(237) " "Verilog HDL Implicit Net warning at decod_mapa.v(237): created implicit net for \"out3_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4_inv decod_mapa.v(241) " "Verilog HDL Implicit Net warning at decod_mapa.v(241): created implicit net for \"out4_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5_inv decod_mapa.v(248) " "Verilog HDL Implicit Net warning at decod_mapa.v(248): created implicit net for \"out5_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6_inv decod_mapa.v(255) " "Verilog HDL Implicit Net warning at decod_mapa.v(255): created implicit net for \"out6_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out7_inv decod_mapa.v(259) " "Verilog HDL Implicit Net warning at decod_mapa.v(259): created implicit net for \"out7_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out8_inv decod_mapa.v(264) " "Verilog HDL Implicit Net warning at decod_mapa.v(264): created implicit net for \"out8_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out9_inv decod_mapa.v(271) " "Verilog HDL Implicit Net warning at decod_mapa.v(271): created implicit net for \"out9_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out10_inv decod_mapa.v(276) " "Verilog HDL Implicit Net warning at decod_mapa.v(276): created implicit net for \"out10_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out11_inv decod_mapa.v(283) " "Verilog HDL Implicit Net warning at decod_mapa.v(283): created implicit net for \"out11_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out12_inv decod_mapa.v(287) " "Verilog HDL Implicit Net warning at decod_mapa.v(287): created implicit net for \"out12_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out13_inv decod_mapa.v(292) " "Verilog HDL Implicit Net warning at decod_mapa.v(292): created implicit net for \"out13_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out14_inv decod_mapa.v(299) " "Verilog HDL Implicit Net warning at decod_mapa.v(299): created implicit net for \"out14_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out15_inv decod_mapa.v(306) " "Verilog HDL Implicit Net warning at decod_mapa.v(306): created implicit net for \"out15_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out16_inv decod_mapa.v(314) " "Verilog HDL Implicit Net warning at decod_mapa.v(314): created implicit net for \"out16_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out17_inv decod_mapa.v(320) " "Verilog HDL Implicit Net warning at decod_mapa.v(320): created implicit net for \"out17_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 320 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out18_inv decod_mapa.v(324) " "Verilog HDL Implicit Net warning at decod_mapa.v(324): created implicit net for \"out18_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out19_inv decod_mapa.v(331) " "Verilog HDL Implicit Net warning at decod_mapa.v(331): created implicit net for \"out19_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out20_inv decod_mapa.v(339) " "Verilog HDL Implicit Net warning at decod_mapa.v(339): created implicit net for \"out20_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out21_inv decod_mapa.v(346) " "Verilog HDL Implicit Net warning at decod_mapa.v(346): created implicit net for \"out21_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out22_inv decod_mapa.v(350) " "Verilog HDL Implicit Net warning at decod_mapa.v(350): created implicit net for \"out22_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out23_inv decod_mapa.v(354) " "Verilog HDL Implicit Net warning at decod_mapa.v(354): created implicit net for \"out23_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out24_inv decod_mapa.v(358) " "Verilog HDL Implicit Net warning at decod_mapa.v(358): created implicit net for \"out24_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out25_inv decod_mapa.v(362) " "Verilog HDL Implicit Net warning at decod_mapa.v(362): created implicit net for \"out25_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out26_inv decod_mapa.v(369) " "Verilog HDL Implicit Net warning at decod_mapa.v(369): created implicit net for \"out26_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out27_inv decod_mapa.v(376) " "Verilog HDL Implicit Net warning at decod_mapa.v(376): created implicit net for \"out27_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out28_inv decod_mapa.v(380) " "Verilog HDL Implicit Net warning at decod_mapa.v(380): created implicit net for \"out28_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out29_inv decod_mapa.v(387) " "Verilog HDL Implicit Net warning at decod_mapa.v(387): created implicit net for \"out29_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out30_inv decod_mapa.v(393) " "Verilog HDL Implicit Net warning at decod_mapa.v(393): created implicit net for \"out30_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out31_inv decod_mapa.v(399) " "Verilog HDL Implicit Net warning at decod_mapa.v(399): created implicit net for \"out31_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out32_inv decod_mapa.v(406) " "Verilog HDL Implicit Net warning at decod_mapa.v(406): created implicit net for \"out32_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out33_inv decod_mapa.v(411) " "Verilog HDL Implicit Net warning at decod_mapa.v(411): created implicit net for \"out33_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 411 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out34_inv decod_mapa.v(419) " "Verilog HDL Implicit Net warning at decod_mapa.v(419): created implicit net for \"out34_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 decod_linha_7seg.v(29) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(29): created implicit net for \"T6\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 decod_linha_7seg.v(36) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(36): created implicit net for \"T7\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 decod_linha_7seg.v(37) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(37): created implicit net for \"T8\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703725582793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/Downloads/PROJETO 2/divisor_clk.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_3bit contador_sin_3bit:contador_3bit " "Elaborating entity \"contador_sin_3bit\" for hierarchy \"contador_sin_3bit:contador_3bit\"" {  } { { "PBL2.v" "contador_3bit" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_2bit contador_sin_2bit:contador_2bit " "Elaborating entity \"contador_sin_2bit\" for hierarchy \"contador_sin_2bit:contador_2bit\"" {  } { { "PBL2.v" "contador_2bit" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modos decod_modos:verf_modo_jogo " "Elaborating entity \"decod_modos\" for hierarchy \"decod_modos:verf_modo_jogo\"" {  } { { "PBL2.v" "verf_modo_jogo" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer0\"" {  } { { "PBL2.v" "debouncer0" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_mapa decod_mapa:decod_mapas " "Elaborating entity \"decod_mapa\" for hierarchy \"decod_mapa:decod_mapas\"" {  } { { "PBL2.v" "decod_mapas" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modo_de_jogo decod_modo_de_jogo:d_modo_jogo " "Elaborating entity \"decod_modo_de_jogo\" for hierarchy \"decod_modo_de_jogo:d_modo_jogo\"" {  } { { "PBL2.v" "d_modo_jogo" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_linha_7seg decod_linha_7seg:d_linha_numero " "Elaborating entity \"decod_linha_7seg\" for hierarchy \"decod_linha_7seg:d_linha_numero\"" {  } { { "PBL2.v" "d_linha_numero" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_num_7seg decod_num_7seg:d_mapa_numero " "Elaborating entity \"decod_num_7seg\" for hierarchy \"decod_num_7seg:d_mapa_numero\"" {  } { { "PBL2.v" "d_mapa_numero" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_coluna_letra decod_coluna_letra:d_coluna_letra " "Elaborating entity \"decod_coluna_letra\" for hierarchy \"decod_coluna_letra:d_coluna_letra\"" {  } { { "PBL2.v" "d_coluna_letra" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux_7segmentos " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux_7segmentos\"" {  } { { "PBL2.v" "mux_7segmentos" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_pra_4 decod_2_pra_4:decod_digitos_7seg " "Elaborating entity \"decod_2_pra_4\" for hierarchy \"decod_2_pra_4:decod_digitos_7seg\"" {  } { { "PBL2.v" "decod_digitos_7seg" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_cordenadas decod_cordenadas:decod_cordenadas " "Elaborating entity \"decod_cordenadas\" for hierarchy \"decod_cordenadas:decod_cordenadas\"" {  } { { "PBL2.v" "decod_cordenadas" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verf_acerto_ataque verf_acerto_ataque:verf_unidade0 " "Elaborating entity \"verf_acerto_ataque\" for hierarchy \"verf_acerto_ataque:verf_unidade0\"" {  } { { "PBL2.v" "verf_unidade0" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_3_pra_8 decod_3_pra_8:decod_linhas_matriz " "Elaborating entity \"decod_3_pra_8\" for hierarchy \"decod_3_pra_8:decod_linhas_matriz\"" {  } { { "PBL2.v" "decod_linhas_matriz" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinalizar_acerto_erro sinalizar_acerto_erro:sinal_acerto_erro " "Elaborating entity \"sinalizar_acerto_erro\" for hierarchy \"sinalizar_acerto_erro:sinal_acerto_erro\"" {  } { { "PBL2.v" "sinal_acerto_erro" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725582903 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703725583307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703725583726 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703725583726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703725583726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703725583726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703725583824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 22:06:23 2023 " "Processing ended: Wed Dec 27 22:06:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703725583824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703725583824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703725583824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725583824 ""}
