--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 31742340 paths analyzed, 3300 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.004ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/Ready (SLICE_X10Y24.A5), 9917050 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.248 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X10Y24.B2      net (fanout=2)        1.172   core_uut/prime_uut/_n0080<6>
    SLICE_X10Y24.B       Tilo                  0.203   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW2
    SLICE_X10Y24.A5      net (fanout=1)        0.222   N233
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.926ns (8.499ns logic, 9.427ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.823ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.248 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X7Y25.B3       net (fanout=4)        0.755   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X7Y25.B        Tilo                  0.259   N387
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW7
    SLICE_X9Y27.C6       net (fanout=1)        0.708   N306
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X10Y24.B2      net (fanout=2)        1.172   core_uut/prime_uut/_n0080<6>
    SLICE_X10Y24.B       Tilo                  0.203   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW2
    SLICE_X10Y24.A5      net (fanout=1)        0.222   N233
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.823ns (8.499ns logic, 9.324ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/input_A_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 16)
  Clock Path Skew:      -0.048ns (0.248 - 0.296)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/input_A_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.408   core_uut/prime_uut/input_A<6>
                                                       core_uut/prime_uut/input_A_5_1
    SLICE_X4Y28.B1       net (fanout=7)        0.716   core_uut/prime_uut/input_A_5_1
    SLICE_X4Y28.B        Tilo                  0.205   core_uut/prime_uut/input_A<6>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<6>11_SW3
    SLICE_X7Y28.C3       net (fanout=1)        0.799   N442
    SLICE_X7Y28.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_2
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW1
    SLICE_X4Y26.D5       net (fanout=2)        0.585   N260
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X10Y24.B2      net (fanout=2)        1.172   core_uut/prime_uut/_n0080<6>
    SLICE_X10Y24.B       Tilo                  0.203   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW2
    SLICE_X10Y24.A5      net (fanout=1)        0.222   N233
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.799ns (8.721ns logic, 9.078ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/Ready (SLICE_X10Y24.A6), 5950230 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.784ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.248 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P5        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.A5       net (fanout=1)        0.839   core_uut/prime_uut/_n0080<2>
    SLICE_X8Y24.A        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW0
    SLICE_X10Y24.A6      net (fanout=2)        0.411   N211
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.784ns (8.501ns logic, 9.283ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.681ns (Levels of Logic = 15)
  Clock Path Skew:      -0.043ns (0.248 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X7Y25.B3       net (fanout=4)        0.755   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X7Y25.B        Tilo                  0.259   N387
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW7
    SLICE_X9Y27.C6       net (fanout=1)        0.708   N306
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P5        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.A5       net (fanout=1)        0.839   core_uut/prime_uut/_n0080<2>
    SLICE_X8Y24.A        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW0
    SLICE_X10Y24.A6      net (fanout=2)        0.411   N211
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.681ns (8.501ns logic, 9.180ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/input_A_5_1 (FF)
  Destination:          core_uut/prime_uut/Ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.657ns (Levels of Logic = 16)
  Clock Path Skew:      -0.048ns (0.248 - 0.296)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/input_A_5_1 to core_uut/prime_uut/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.CQ       Tcko                  0.408   core_uut/prime_uut/input_A<6>
                                                       core_uut/prime_uut/input_A_5_1
    SLICE_X4Y28.B1       net (fanout=7)        0.716   core_uut/prime_uut/input_A_5_1
    SLICE_X4Y28.B        Tilo                  0.205   core_uut/prime_uut/input_A<6>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<6>11_SW3
    SLICE_X7Y28.C3       net (fanout=1)        0.799   N442
    SLICE_X7Y28.C        Tilo                  0.259   core_uut/prime_uut/input_A_5_2
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW1
    SLICE_X4Y26.D5       net (fanout=2)        0.585   N260
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P5        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.A5       net (fanout=1)        0.839   core_uut/prime_uut/_n0080<2>
    SLICE_X8Y24.A        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW0
    SLICE_X10Y24.A6      net (fanout=2)        0.411   N211
    SLICE_X10Y24.CLK     Tas                   0.289   core_uut/prime_uut/Ready
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o2
                                                       core_uut/prime_uut/Ready
    -------------------------------------------------  ---------------------------
    Total                                     17.657ns (8.723ns logic, 8.934ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/prime_uut/isNotPrime (SLICE_X8Y24.B4), 7933661 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.693ns (Levels of Logic = 15)
  Clock Path Skew:      -0.036ns (0.255 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P2        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.C2       net (fanout=2)        0.829   core_uut/prime_uut/_n0080<5>
    SLICE_X8Y24.C        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW1
    SLICE_X8Y24.B4       net (fanout=1)        0.278   N231
    SLICE_X8Y24.CLK      Tas                   0.341   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.693ns (8.553ns logic, 9.140ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.626ns (Levels of Logic = 15)
  Clock Path Skew:      -0.036ns (0.255 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P4        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.C3       net (fanout=2)        0.762   core_uut/prime_uut/_n0080<3>
    SLICE_X8Y24.C        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW1
    SLICE_X8Y24.B4       net (fanout=1)        0.278   N231
    SLICE_X8Y24.CLK      Tas                   0.341   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.626ns (8.553ns logic, 9.073ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/prime_uut/i_1_2 (FF)
  Destination:          core_uut/prime_uut/isNotPrime (FF)
  Requirement:          10.000ns
  Data Path Delay:      17.622ns (Levels of Logic = 15)
  Clock Path Skew:      -0.036ns (0.255 - 0.291)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/prime_uut/i_1_2 to core_uut/prime_uut/isNotPrime
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.CQ       Tcko                  0.447   core_uut/prime_uut/i_2_3
                                                       core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B4       net (fanout=19)       0.917   core_uut/prime_uut/i_1_2
    SLICE_X6Y30.B        Tilo                  0.203   N267
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>2_SW0
    SLICE_X4Y26.D4       net (fanout=2)        1.532   N259
    SLICE_X4Y26.D        Tilo                  0.205   core_uut/prime_uut/i_6_1
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<4>11_SW0
    SLICE_X6Y25.D6       net (fanout=12)       0.384   N357
    SLICE_X6Y25.D        Tilo                  0.203   core_uut/prime_uut/i<1>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>1_SW2
    SLICE_X7Y24.B4       net (fanout=2)        0.604   N253
    SLICE_X7Y24.B        Tilo                  0.259   core_uut/prime_uut/i<2>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW2
    SLICE_X5Y25.B4       net (fanout=2)        0.873   N333
    SLICE_X5Y25.B        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<2>24_SW2_SW3
    SLICE_X5Y25.A5       net (fanout=1)        0.187   N425
    SLICE_X5Y25.A        Tilo                  0.259   N331
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121_SW0
    SLICE_X9Y25.C6       net (fanout=2)        0.607   N349
    SLICE_X9Y25.C        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_a[0]_GND_11_o_MUX_498_o121
    SLICE_X8Y25.BX       net (fanout=2)        0.536   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
    SLICE_X8Y25.CMUX     Taxc                  0.317   core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Madd_GND_11_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y25.A2       net (fanout=4)        0.797   core_uut/prime_uut/input_A[7]_i[7]_div_4/GND_11_o_b[7]_add_15_OUT<3>
    SLICE_X9Y25.A        Tilo                  0.259   core_uut/prime_uut/input_A[7]_i[7]_div_4/a[2]_GND_11_o_MUX_496_o
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/Mmux_n028651_SW6
    SLICE_X9Y27.C1       net (fanout=1)        0.769   N305
    SLICE_X9Y27.C        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW5
    SLICE_X9Y27.D5       net (fanout=1)        0.209   N226
    SLICE_X9Y27.D        Tilo                  0.259   N294
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>1_SW1
    SLICE_X9Y26.C6       net (fanout=1)        0.279   N294
    SLICE_X9Y26.C        Tilo                  0.259   N293
                                                       core_uut/prime_uut/input_A[7]_i[7]_div_4/o<0>2
    DSP48_X0Y6.A0        net (fanout=1)        0.339   core_uut/prime_uut/input_A[7]_i[7]_div_4_OUT<0>
    DSP48_X0Y6.P1        Tdspdo_A_P            4.560   core_uut/prime_uut/Maddsub_n0055
                                                       core_uut/prime_uut/Maddsub_n0055
    SLICE_X8Y24.C6       net (fanout=2)        0.758   core_uut/prime_uut/_n0080<6>
    SLICE_X8Y24.C        Tilo                  0.205   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_26_o1_SW1
    SLICE_X8Y24.B4       net (fanout=1)        0.278   N231
    SLICE_X8Y24.CLK      Tas                   0.341   core_uut/prime_uut/isNotPrime
                                                       core_uut/prime_uut/state[3]_GND_10_o_Select_24_o1
                                                       core_uut/prime_uut/isNotPrime
    -------------------------------------------------  ---------------------------
    Total                                     17.622ns (8.553ns logic, 9.069ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core_uut/mult_uut/input_A_4 (SLICE_X8Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/mult_uut/input_A_4 (FF)
  Destination:          core_uut/mult_uut/input_A_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/mult_uut/input_A_4 to core_uut/mult_uut/input_A_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y4.AQ        Tcko                  0.200   core_uut/mult_uut/input_A<7>
                                                       core_uut/mult_uut/input_A_4
    SLICE_X8Y4.A6        net (fanout=1)        0.017   core_uut/mult_uut/input_A<4>
    SLICE_X8Y4.CLK       Tah         (-Th)    -0.190   core_uut/mult_uut/input_A<7>
                                                       core_uut/mult_uut/state[4]_GND_7_o_select_18_OUT<4>1
                                                       core_uut/mult_uut/input_A_4
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/mult_uut/input_A_7 (SLICE_X8Y4.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/mult_uut/input_A_7 (FF)
  Destination:          core_uut/mult_uut/input_A_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/mult_uut/input_A_7 to core_uut/mult_uut/input_A_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y4.DQ        Tcko                  0.200   core_uut/mult_uut/input_A<7>
                                                       core_uut/mult_uut/input_A_7
    SLICE_X8Y4.D6        net (fanout=1)        0.017   core_uut/mult_uut/input_A<7>
    SLICE_X8Y4.CLK       Tah         (-Th)    -0.190   core_uut/mult_uut/input_A<7>
                                                       core_uut/mult_uut/state[4]_GND_7_o_select_18_OUT<7>1
                                                       core_uut/mult_uut/input_A_7
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_233 (SLICE_X32Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/textOut_233 (FF)
  Destination:          core_uut/textOut_233 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/textOut_233 to core_uut/textOut_233
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.AQ      Tcko                  0.200   core_uut/textOut<235>
                                                       core_uut/textOut_233
    SLICE_X32Y17.A6      net (fanout=2)        0.022   core_uut/textOut<233>
    SLICE_X32Y17.CLK     Tah         (-Th)    -0.190   core_uut/textOut<235>
                                                       core_uut/state[14]_GND_2_o_select_60_OUT<24>1
                                                       core_uut/textOut_233
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.436ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: core_uut/mult_uut/Mmult_input_A[7]_input_B[7]_MuLt_5_OUT/CLK
  Logical resource: core_uut/mult_uut/Mmult_input_A[7]_input_B[7]_MuLt_5_OUT/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X36Y6.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |   18.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5  Score: 38302  (Setup/Max: 38302, Hold: 0)

Constraints cover 31742340 paths, 0 nets, and 5215 connections

Design statistics:
   Minimum period:  18.004ns{1}   (Maximum frequency:  55.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 14:28:35 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



