<stg><name>WriteMiss</name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i_addr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i_addr_V)

]]></Node>
<StgValue><ssdm name="i_addr_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %indexReg_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %i_addr_V_read, i32 7, i32 0)

]]></Node>
<StgValue><ssdm name="indexReg_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tagReg_V = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %i_addr_V_read, i32 31, i32 8)

]]></Node>
<StgValue><ssdm name="tagReg_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
:15  %tmp = zext i8 %indexReg_V to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %mruArray_V_addr = getelementptr [256 x i8]* @mruArray_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="mruArray_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:17  %tempMru_V = load i8* %mruArray_V_addr, align 1

]]></Node>
<StgValue><ssdm name="tempMru_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %tag_7_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_7_V_read)

]]></Node>
<StgValue><ssdm name="tag_7_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %tag_6_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_6_V_read)

]]></Node>
<StgValue><ssdm name="tag_6_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2  %tag_5_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_5_V_read)

]]></Node>
<StgValue><ssdm name="tag_5_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:3  %tag_4_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_4_V_read)

]]></Node>
<StgValue><ssdm name="tag_4_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4  %tag_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_3_V_read)

]]></Node>
<StgValue><ssdm name="tag_3_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %tag_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_2_V_read)

]]></Node>
<StgValue><ssdm name="tag_2_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6  %tag_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_1_V_read)

]]></Node>
<StgValue><ssdm name="tag_1_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:7  %tag_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_0_V_read)

]]></Node>
<StgValue><ssdm name="tag_0_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %valid_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %valid_V)

]]></Node>
<StgValue><ssdm name="valid_V_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:9  %dram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %dram_V_offset)

]]></Node>
<StgValue><ssdm name="dram_V_offset_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:10  %i_wdata_V_read = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %i_wdata_V)

]]></Node>
<StgValue><ssdm name="i_wdata_V_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i512* %dram_V, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 100, [5 x i8]* @p_str12, [7 x i8]* @p_str13, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:17  %tempMru_V = load i8* %mruArray_V_addr, align 1

]]></Node>
<StgValue><ssdm name="tempMru_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_1 = icmp eq i8 %valid_V_read, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %tmp_1, label %.preheader291.0, label %.preheader292.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8">
<![CDATA[
.preheader292.0:0  %tmp_4 = trunc i8 %valid_V_read to i1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.0:1  br i1 %tmp_4, label %.preheader292.1, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.1:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.1:1  br i1 %tmp_7, label %.preheader292.2, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.2:0  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.2:1  br i1 %tmp_9, label %.preheader292.3, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.3:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.3:1  br i1 %tmp_11, label %.preheader292.4, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.4:0  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.4:1  br i1 %tmp_13, label %.preheader292.5, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.5:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.5:1  br i1 %tmp_15, label %.preheader292.6, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.6:0  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader292.6:1  br i1 %tmp_17, label %.preheader292.7, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader292.7:0  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader292.7:1  %p_3 = select i1 %tmp_19, i4 -8, i4 7

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader292.7:2  br label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8">
<![CDATA[
.preheader291.0:0  %tmp_2 = trunc i8 %tempMru_V to i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.0:1  br i1 %tmp_2, label %.preheader291.1, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.1:0  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.1:1  br i1 %tmp_5, label %.preheader291.2, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.2:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.2:1  br i1 %tmp_8, label %.preheader291.3, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.3:0  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.3:1  br i1 %tmp_10, label %.preheader291.4, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.4:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.4:1  br i1 %tmp_12, label %.preheader291.5, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.5:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.5:1  br i1 %tmp_14, label %.preheader291.6, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.6:0  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader291.6:1  br i1 %tmp_16, label %.preheader291.7, label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader291.7:0  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tempMru_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader291.7:1  %p_s = select i1 %tmp_18, i4 -8, i4 7

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader291.7:2  br label %.loopexit286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
.loopexit286:0  %tempValid_V_1 = phi i8 [ -1, %.preheader291.6 ], [ -1, %.preheader291.5 ], [ -1, %.preheader291.4 ], [ -1, %.preheader291.3 ], [ -1, %.preheader291.2 ], [ -1, %.preheader291.1 ], [ -1, %.preheader291.0 ], [ %valid_V_read, %.preheader292.6 ], [ %valid_V_read, %.preheader292.5 ], [ %valid_V_read, %.preheader292.4 ], [ %valid_V_read, %.preheader292.3 ], [ %valid_V_read, %.preheader292.2 ], [ %valid_V_read, %.preheader292.1 ], [ %valid_V_read, %.preheader292.0 ], [ -1, %.preheader291.7 ], [ %valid_V_read, %.preheader292.7 ]

]]></Node>
<StgValue><ssdm name="tempValid_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
.loopexit286:1  %Hi_assign = phi i4 [ 6, %.preheader291.6 ], [ 5, %.preheader291.5 ], [ 4, %.preheader291.4 ], [ 3, %.preheader291.3 ], [ 2, %.preheader291.2 ], [ 1, %.preheader291.1 ], [ 0, %.preheader291.0 ], [ 6, %.preheader292.6 ], [ 5, %.preheader292.5 ], [ 4, %.preheader292.4 ], [ 3, %.preheader292.3 ], [ 2, %.preheader292.2 ], [ 1, %.preheader292.1 ], [ 0, %.preheader292.0 ], [ %p_s, %.preheader291.7 ], [ %p_3, %.preheader292.7 ]

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
.loopexit286:2  %isEvict_2 = phi i1 [ true, %.preheader291.6 ], [ true, %.preheader291.5 ], [ true, %.preheader291.4 ], [ true, %.preheader291.3 ], [ true, %.preheader291.2 ], [ true, %.preheader291.1 ], [ true, %.preheader291.0 ], [ false, %.preheader292.6 ], [ false, %.preheader292.5 ], [ false, %.preheader292.4 ], [ false, %.preheader292.3 ], [ false, %.preheader292.2 ], [ false, %.preheader292.1 ], [ false, %.preheader292.0 ], [ true, %.preheader291.7 ], [ false, %.preheader292.7 ]

]]></Node>
<StgValue><ssdm name="isEvict_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
.loopexit286:3  %Hi_assign_cast = zext i4 %Hi_assign to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit286:4  br i1 %isEvict_2, label %1, label %.loopexit286._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="4">
<![CDATA[
:0  %tmp_20 = trunc i4 %Hi_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="3">
<![CDATA[
:1  %v1_V = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tag_0_V_read_1, i24 %tag_1_V_read_1, i24 %tag_2_V_read_1, i24 %tag_3_V_read_1, i24 %tag_4_V_read_1, i24 %tag_5_V_read_1, i24 %tag_6_V_read_1, i24 %tag_7_V_read_1, i3 %tmp_20)

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dataArray_V_0_addr_1 = getelementptr [256 x i512]* @dataArray_V_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_0_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="8">
<![CDATA[
:5  %dataArray_V_0_load = load i512* %dataArray_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_0_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dataArray_V_1_addr_1 = getelementptr [256 x i512]* @dataArray_V_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_1_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="8">
<![CDATA[
:7  %dataArray_V_1_load = load i512* %dataArray_V_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_1_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dataArray_V_2_addr_1 = getelementptr [256 x i512]* @dataArray_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_2_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="8">
<![CDATA[
:9  %dataArray_V_2_load = load i512* %dataArray_V_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_2_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dataArray_V_3_addr_1 = getelementptr [256 x i512]* @dataArray_V_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_3_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="8">
<![CDATA[
:11  %dataArray_V_3_load = load i512* %dataArray_V_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_3_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %dataArray_V_4_addr_1 = getelementptr [256 x i512]* @dataArray_V_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_4_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="8">
<![CDATA[
:13  %dataArray_V_4_load = load i512* %dataArray_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_4_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dataArray_V_5_addr_1 = getelementptr [256 x i512]* @dataArray_V_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_5_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="8">
<![CDATA[
:15  %dataArray_V_5_load = load i512* %dataArray_V_5_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_5_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %dataArray_V_6_addr_1 = getelementptr [256 x i512]* @dataArray_V_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_6_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="8">
<![CDATA[
:17  %dataArray_V_6_load = load i512* %dataArray_V_6_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_6_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %dataArray_V_7_addr_1 = getelementptr [256 x i512]* @dataArray_V_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_7_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="8">
<![CDATA[
:19  %dataArray_V_7_load = load i512* %dataArray_V_7_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="3">
<![CDATA[
:1  %v1_V = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tag_0_V_read_1, i24 %tag_1_V_read_1, i24 %tag_2_V_read_1, i24 %tag_3_V_read_1, i24 %tag_4_V_read_1, i24 %tag_5_V_read_1, i24 %tag_6_V_read_1, i24 %tag_7_V_read_1, i3 %tmp_20)

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:2  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %v1_V, i8 %indexReg_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="32">
<![CDATA[
:3  %tmp_9_cast = zext i32 %p_Result_s to i33

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="8">
<![CDATA[
:5  %dataArray_V_0_load = load i512* %dataArray_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_0_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="8">
<![CDATA[
:7  %dataArray_V_1_load = load i512* %dataArray_V_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_1_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="8">
<![CDATA[
:9  %dataArray_V_2_load = load i512* %dataArray_V_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_2_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="8">
<![CDATA[
:11  %dataArray_V_3_load = load i512* %dataArray_V_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_3_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="8">
<![CDATA[
:13  %dataArray_V_4_load = load i512* %dataArray_V_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_4_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="8">
<![CDATA[
:15  %dataArray_V_5_load = load i512* %dataArray_V_5_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_5_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="8">
<![CDATA[
:17  %dataArray_V_6_load = load i512* %dataArray_V_6_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_6_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="8">
<![CDATA[
:19  %dataArray_V_7_load = load i512* %dataArray_V_7_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dataArray_V_7_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="3">
<![CDATA[
:20  %tmp_3 = call i512 @_ssdm_op_Mux.ap_auto.8i512.i3(i512 %dataArray_V_0_load, i512 %dataArray_V_1_load, i512 %dataArray_V_2_load, i512 %dataArray_V_3_load, i512 %dataArray_V_4_load, i512 %dataArray_V_5_load, i512 %dataArray_V_6_load, i512 %dataArray_V_7_load, i3 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="26">
<![CDATA[
:21  %sext_cast = zext i26 %dram_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:22  %sum = add i33 %sext_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="3">
<![CDATA[
:20  %tmp_3 = call i512 @_ssdm_op_Mux.ap_auto.8i512.i3(i512 %dataArray_V_0_load, i512 %dataArray_V_1_load, i512 %dataArray_V_2_load, i512 %dataArray_V_3_load, i512 %dataArray_V_4_load, i512 %dataArray_V_5_load, i512 %dataArray_V_6_load, i512 %dataArray_V_7_load, i3 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="33">
<![CDATA[
:23  %sum_cast = zext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:24  %dram_V_addr = getelementptr i512* %dram_V, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="dram_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:25  %dram_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dram_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="dram_V_addr_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:26  call void @_ssdm_op_Write.m_axi.i512P(i512* %dram_V_addr, i512 %tmp_3, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:27  %dram_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dram_V_addr)

]]></Node>
<StgValue><ssdm name="dram_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:27  %dram_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dram_V_addr)

]]></Node>
<StgValue><ssdm name="dram_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:27  %dram_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dram_V_addr)

]]></Node>
<StgValue><ssdm name="dram_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:27  %dram_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dram_V_addr)

]]></Node>
<StgValue><ssdm name="dram_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
:27  %dram_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dram_V_addr)

]]></Node>
<StgValue><ssdm name="dram_V_addr_resp"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isEvict_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.loopexit286._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="4">
<![CDATA[
.loopexit286._crit_edge:0  %tmp_21 = trunc i4 %Hi_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:1  %tagArray_0_V_addr = getelementptr [256 x i24]* %tagArray_0_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_0_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:2  %tagArray_1_V_addr = getelementptr [256 x i24]* %tagArray_1_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_1_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:3  %tagArray_2_V_addr = getelementptr [256 x i24]* %tagArray_2_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_2_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:4  %tagArray_3_V_addr = getelementptr [256 x i24]* %tagArray_3_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_3_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:5  %tagArray_4_V_addr = getelementptr [256 x i24]* %tagArray_4_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_4_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:6  %tagArray_5_V_addr = getelementptr [256 x i24]* %tagArray_5_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_5_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:7  %tagArray_6_V_addr = getelementptr [256 x i24]* %tagArray_6_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_6_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:8  %tagArray_7_V_addr = getelementptr [256 x i24]* %tagArray_7_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tagArray_7_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:9  %dataArray_V_0_addr = getelementptr [256 x i512]* @dataArray_V_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:10  %dataArray_V_1_addr = getelementptr [256 x i512]* @dataArray_V_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:11  %dataArray_V_2_addr = getelementptr [256 x i512]* @dataArray_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_2_addr"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:12  %dataArray_V_3_addr = getelementptr [256 x i512]* @dataArray_V_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_3_addr"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:13  %dataArray_V_4_addr = getelementptr [256 x i512]* @dataArray_V_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_4_addr"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:14  %dataArray_V_5_addr = getelementptr [256 x i512]* @dataArray_V_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_5_addr"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:15  %dataArray_V_6_addr = getelementptr [256 x i512]* @dataArray_V_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_6_addr"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge:16  %dataArray_V_7_addr = getelementptr [256 x i512]* @dataArray_V_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="dataArray_V_7_addr"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.loopexit286._crit_edge:17  switch i3 %tmp_21, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch6:0  store i24 %tagReg_V, i24* %tagArray_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch6:1  store i512 %i_wdata_V_read, i512* %dataArray_V_6_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch5:0  store i24 %tagReg_V, i24* %tagArray_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch5:1  store i512 %i_wdata_V_read, i512* %dataArray_V_5_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch4:0  store i24 %tagReg_V, i24* %tagArray_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch4:1  store i512 %i_wdata_V_read, i512* %dataArray_V_4_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch3:0  store i24 %tagReg_V, i24* %tagArray_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch3:1  store i512 %i_wdata_V_read, i512* %dataArray_V_3_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch2:0  store i24 %tagReg_V, i24* %tagArray_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch2:1  store i512 %i_wdata_V_read, i512* %dataArray_V_2_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch1:0  store i24 %tagReg_V, i24* %tagArray_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch1:1  store i512 %i_wdata_V_read, i512* %dataArray_V_1_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch0:0  store i24 %tagReg_V, i24* %tagArray_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch0:1  store i512 %i_wdata_V_read, i512* %dataArray_V_0_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
branch7:0  store i24 %tagReg_V, i24* %tagArray_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
branch7:1  store i512 %i_wdata_V_read, i512* %dataArray_V_7_addr, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %.loopexit286._crit_edge3848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
.loopexit286._crit_edge3848:0  %p_Result_1 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i8(i8 %tempValid_V_1, i32 %Hi_assign_cast, i8 1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit286._crit_edge3848:1  %validArray_V_1_addr = getelementptr [256 x i8]* %validArray_V_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="validArray_V_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit286._crit_edge3848:2  store i8 %p_Result_1, i8* %validArray_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
.loopexit286._crit_edge3848:3  %p_Result_2 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i8(i8 %tempMru_V, i32 %Hi_assign_cast, i8 1)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit286._crit_edge3848:4  %tmp_6 = icmp eq i8 %p_Result_2, -1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit286._crit_edge3848:5  br i1 %tmp_6, label %.preheader.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:0  %val_assign = icmp eq i8 %indexReg_V, 0

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:1  %val_assign_1 = icmp eq i8 %indexReg_V, 1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:2  %val_assign_2 = icmp eq i8 %indexReg_V, 2

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:3  %val_assign_3 = icmp eq i8 %indexReg_V, 3

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:4  %val_assign_4 = icmp eq i8 %indexReg_V, 4

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:5  %val_assign_5 = icmp eq i8 %indexReg_V, 5

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:6  %val_assign_6 = icmp eq i8 %indexReg_V, 6

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:7  %val_assign_7 = icmp eq i8 %indexReg_V, 7

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
.preheader.0:8  %p_Result_8_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %val_assign_7, i1 %val_assign_6, i1 %val_assign_5, i1 %val_assign_4, i1 %val_assign_3, i1 %val_assign_2, i1 %val_assign_1, i1 %val_assign)

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:9  store i8 %p_Result_8_7, i8* %mruArray_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:10  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
