// Seed: 4065433829
module module_0 #(
    parameter id_3 = 32'd9,
    parameter id_4 = 32'd36
) (
    input reg id_1,
    input reg id_2
);
  logic _id_3;
  type_13(
      id_1, id_1, id_2
  );
  assign id_3 = id_1 || id_1 && 1;
  logic _id_4;
  reg   id_5;
  type_15(
      id_3, 1, id_3
  );
  reg id_6;
  initial begin : id_7
    id_4 <= 1;
    if (1) begin
      id_4 = 1'b0;
      #1 id_6 <= #1 id_4;
      id_5 = id_2;
      id_6 <= id_3;
    end else if (id_3) begin
      id_4 = id_5[id_3];
    end else id_2 <= 1;
  end
  assign id_1 = id_2 ? 1 : 1 + (1) ? id_3 : id_3;
  always @(1)
    if (1) begin
      #1 SystemTFIdentifier(1, id_5);
      id_6[(id_4)] = !id_5[id_4 : 1];
    end else id_4 <= id_4;
  type_17(
      id_2[1 : id_4], 1'b0, id_8
  );
  assign id_3 = 1'b0;
  always @(posedge id_1) begin
    id_3 <= id_2;
    id_6 <= id_8;
  end
  assign id_8 = 1'b0;
  logic id_9;
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_9 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input _id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  type_20(
      id_1[1], id_5, 1
  );
  assign id_9 = 1;
  logic id_10 = 1 >> id_1;
  logic id_11;
  assign id_3[id_9] = id_10;
  assign id_4 = "";
  assign id_4[1] = id_3 ? 1 : id_2;
  logic id_12;
  logic id_13, id_14, id_15, id_16;
  integer id_17;
  logic   id_18;
  assign id_2 = 1;
  type_0 id_19 (
      .id_0(id_16),
      .id_1(1),
      .id_2(~id_2[1]),
      .id_3(1'b0),
      .id_4(1)
  );
  assign id_1 = id_5;
  initial begin
    id_16 = id_6;
  end
endmodule
