ISim log file
Running: C:\Users\kirti\Documents\verilog\nsqrsum\tb_sq_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/nsqrsum/tb_sq_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "C:/Users/kirti/Documents/verilog/nsqrsum/sq_sum.v" Line 81.  For instance tb_sq/inst/, width 1 of formal port out is not equal to width 8 of actual signal out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
