.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000001110000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000110
000000000000000000000000000000001100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000001000000000000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
010000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000010000000000001000000001101000000000010000000000000
000000000000000000000111000101011000000010000000000000
000000000000000000000100000111101000000000000000000100

.ramb_tile 3 1
000000000000000001000011111111011110000000
000000000000010111100011011101010000010000
001000000000000000000000000111011100000010
000000000000000111000000001001110000000000
010000000000001000000111100001011110000000
010000000000000111000011111011010000100000
000000000000001000000111001001111100000000
000000000000001111000100000101010000100000
000000000000001000000000010011111110000000
000000000000010011000011000011010000010000
000000000000000111000000010001011100000010
000000000000001001100010101101010000000000
000000000000101111000010000111011110000010
000000000010001011100110001101110000000000
110000000000000000000000010111011100000000
010000000000000000000010100101010000100000

.logic_tile 4 1
000000000010000000000011100101100001000010100010000000
000000000000000000000100000000001001000001000000000000
101000000000000000000000010011000001000000000100000000
000000001000000000000010000000101101000001000000000000
000001000000000000000000000011111110000100000100000000
000000000000000000000000000000100000000000000000000000
000000000000001001000000000000011111000100000100000000
000000000000000001100000000000001101000000000000000000
000000000010000000000110111001000000000010000000000000
000000000000000000000010101011100000000011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001000001000000110000000000000
000010000000010000000000000011010000000010000000000000
010000000000001101100000000000000001000000000100000000
110000000000000101000000001011001101000010000000000000

.logic_tile 5 1
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000001000000000000010100111100000000000001000000000
000000000000000000000100000000100000000000000000000000
010001000000000000000111110001001000001100111000000000
110010000000010000000010100000000000110011000000000000
000000000000100000000110100101101000001100111000000000
000000000001010000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000010000000000000000100000110011000000000000
000000001100001000000000010000001000001100111000000000
000000000000000011000011010000001001110011000000000000
000000000000000000000000000000001001001100110000000100
000000000000010000000000000000001101110011000000000000
110000000000000011100110001111100000000010000100000000
110000000000000000000000001001100000000000000000000000

.logic_tile 6 1
000000000000000000000000001101001011100010110100000000
000000000000001101000000001101011010101001110000000000
101000000000000001100110011011000000000001110000000000
000000000000001101000010000001001010000000100000000000
010000000000001101000011001101001110101110000100000000
110000000000000001100110110101111000011110100000000000
000000000000001101000010101011011001001000000000000000
000000000000000001100110110111111101001110000000000000
000000000000100000000000011101101011100010110100000000
000010000000000011000011010011111010010110110000000000
000000000000001000000011100001111011110110100100000000
000000000000000001000100001101001000111000100000000000
000000000000000000000000010111011010001101000000000000
000000000001010000000010000011100000001000000000000000
000000000000000000000000001101011010101110000100000000
000000000010000101000000001001001011011110100000000000

.logic_tile 7 1
000000000100000101100010100001001111010111110000000000
000000000000010000100100000101101110100111110000000000
101000000000001111100000010000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000000001000100101100110101001001101010111100000000000
000000000000010000000000001001001000000111010000000100
000000000000000000000110101011001011011000100100000010
000000001110001111000100000011011000100110010000000000
000000000000101001000000000111101101010111100000000010
000000100000000001000000000111001000001011100000000000
000000000000000111000000000001111011010111100000000000
000000000000000000100000000011011010001011100010000000
000000000000001001000000000000011100000010000000100010
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 8 1
000001000000000000000111100000000000000000000000000000
000010000000011111000111110000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000010000000100010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010001101001010111100000000001
000000000000100000000010101001111111000111010000000000
000010000010000000000110101101101101000111010100000000
000000000000000000000000001111111101101011010000000000
000000000000000000000110100001011011010111100000000000
000000000000000000000011111101001111001011100000100000

.logic_tile 9 1
000000000000000111100000000111101110000110000001000000
000000000000001101100011100000010000000001000000000000
101000001110000000000000001001101011010110000100000000
000000000000001101000000001011001011111111000000000000
110000000000000001100000001000000000000010100000000000
110000000000000000000000000111001100000010000000000000
000000000000000001100000010000001110000010000000000000
000001000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000010100000000000
000000001000000111000000000011001001000010000000000000
000000000000000000000110001001011011010110000100000000
000000000000000000000000001011001011111111000000000100
000000000000000001000110010001011110000000000000000000
000000000000000000000010000111010000001000000000000000
000000000000001001000000001111000000000010100000000000
000000000000000001000010001111001000000010000000000000

.ramb_tile 10 1
000000000000000000000000001111111010100000
000000001010000000000010011001000000000000
001000000001011111000011110101111000000000
000000000000100101100011011101100000010000
010000000000100011100011001111011010010000
110000000000000111000011101111100000000000
000000000000001000000010001011111000100000
000000000000000101000100001001100000000000
000000000000000000000000010101011010000000
000000000000000000000011011001000000100000
000000000000000001000000000111011000000100
000000000000000000000010000111000000000000
000000000000001111000000010011111010000100
000000000000001111000011100101000000000000
110000000000001001000111101011011000010000
110000000000000111000000000001100000000000

.logic_tile 11 1
000000000000000000000000010000011101000000100100000000
000000000000000000000010000000011100000000000000000000
101000000000000000000000001000000001000000100100000000
000000000000000000000000001011001111000000000000000000
000000000000000000000000000011000000001100110000000000
000000000000000000000000000000101110110011000000000000
000000000000000101000000000000001001000100000100000000
000000000000000000100000000000011101000000000000000000
000000000000000000000110010011100000000000100100000000
000000000000000000000010100000101101000000000000000000
000000000000001101100010101101100000000001110000000000
000000000000000101000000001011001101000011110000000010
000000000000000001000110100011111100000000000100000000
000000000000000000000000000000010000000001000000000000
010000000000000000000000011111000000000000000100000000
110000000000000000000010101011100000000001000000000000

.logic_tile 12 1
000000000000001000000110100001000000000000001000000000
000000000000000101000000000000100000000000000000001000
101000000000001000000010100000000001000000001000000000
000000000000000101000100000000001101000000000000000000
010000000000000101100111000000001001001100111000000000
110000000000000000000100000000001000110011000000000000
000000001110000000000110110101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000000
110000000000000101000000001000000001000010000100000000
110000000000000000100000001001001101000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000111000000010000011110000100000100000000
000000000000000000100010000000000000000000000000000100
010000000000000000000000010000001100000100000100000000
100000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000110000000001010000100000100000001
000000000000000001000000000000010000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000000
000000000000000011000000000000000000000000000000000000
110000000000000001100110000000011000000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 2 2
000000000000000000000000001101001011000010000000000000
000000000000010000000000001101101001000000000000000100
001000000000000000000000011000000000000000000100000000
000000000000000000000010101101000000000010000000000000
010000000000001000000000000000000000000000000100000000
000000000000001111000011101011000000000010000000000000
000000000000000001100110100011111010000010000000000000
000000000000000000000010100000101111000000000000000000
000000000000000001100000010011000000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000000001000000000010000011100000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000001000011100000010000000000000
000000000000000000000000001101001100000000000000000000

.ramt_tile 3 2
000000000001000000000000000111011010000010
000000000000100000000000001101100000000000
001000000000001000000111111111111000000010
000000000000001001000011101101100000000000
110000000001010111010111111111011010000001
110000000000000000000011101101000000000000
000000000000001001000111011111111000000000
000000001100001001100111001001000000010000
000000100000001000000000000101011010000001
000001000000001011000000000011100000000000
000000000000000001000000001101011000000001
000000000000000000000011100111000000000000
000000100000101000000111101011111010000001
000000000000000111000110001011000000000000
010000000000000001000111011001111000000000
110000000000000111000011011111100000000100

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000101000001011000010100011000000000010000001000000
000001000000000000000110101011001110001101000000000000
000000100000000000000000001011110000001111000000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000100000000000000000101000000000000001000000000
000000000100000000000000000000100000000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000010000000000000000000000011000000000000001000000000
000000000000000000010010110000000000000000000000000000
000000000000000000000010100011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001001100110010111000000000000001000000000
000000000000000011100110010000001101000000000000000000
000000000000000000000110000000000000000000001000000000
000000000001000000000100000000001101000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000011000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001110111100000000000000

.logic_tile 6 2
000000000000100000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000000101000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
110000000000000000000000000111111101010000000000000000
110000000000000000000000000000001011000000000000000000
000001000000000000000110100000000000000000000100000000
000010000000000000000000000011000000000010000000000000
000000001010000111100000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111000000011101100001000001110000000000
000000000000000000000011010011101110000000110000000000
000000001010010101000011001000000000000000000100000000
000010000000000000000000001011000000000010000000000000
000000000000000101000000010000011110000100000100000000
000000000000001101000011000000000000000000000000000000

.logic_tile 7 2
000001000010000001100110100000000000000000000000000000
000000000110000001000010110000000000000000000000000000
101000000000000111000000001011011110010111100000000000
000000000000000000100010110001011101000111010000000000
110000000000100000000000011101001111110110100100000000
110010000000000000000010101001111010111000100000000000
000000001110000101100000011011000001000000010000000000
000000000000000000000010001101101101000010110000000000
000000000000000000000111100111011100010000000000000000
000000000000011001000110110000101101101001000000000000
000000000000000001100110000101111110101110000100000000
000000000000000000000110001101001001101101010000000000
000000000010000000000011010101101011100010110100000000
000010000000000000000010001001111010101001110000000000
000000001110000001100010011001011100000000000000000000
000000000000000000000010101111011000000000100000000000

.logic_tile 8 2
000000000000000101000010101001001011011110100100000000
000001000000000000100100001001101011011101000000000000
101000000000000000000111110000000000000000000000000000
000000000000001001000110010000000000000000000000000000
010000000000001000000110011001001011010110000100000000
110000001000000001000110001101011001111111000000000000
000000000000000000000110000111111001010111100000000000
000000000000001101000110110111101001001011100000000100
000000000011010111000000001111111011000111010100000000
000000000000100001100000001101011001101011010000000000
000000001110000001100110001101111001001011100100000000
000000000000000111000000000011111010010111100000000000
000000000000001000000000001011001110010111100000000000
000000000000011011000010000011011100001011100000000000
000001000001011000000011111001111011010110110100000000
000000100000000001000110101111111101100010110000000000

.logic_tile 9 2
000000000000000000000000010011100000000000000100000000
000000000000000000000010100000000000000001000000000000
001000000000001000000110000101111000001000000000000000
000000000000000101000010011011001111001101000000000000
110000000000000101000000010111001110111110000000000000
010000000000000000000010000101101001101010000000000000
000000000000000101100111011000000000000000000100000000
000000000000000000000111111101000000000010000000000000
000000000000010011100010000000000000000000000100000000
000000001110000111100110110011000000000010000000000000
000000000000100011100000010001101111000001000000000000
000000000001010000000010011101101001010111100000000000
000000000000000001100000010011000000000000000100000000
000000000000000001000011000000000000000001000000000000
000000000000010000000000000101111100110000010000000000
000000000000100000000000001011111111100000000000000000

.ramt_tile 10 2
000000000110000111000000000101101110000000
000000000000000000100000001101110000000000
001001001110001000000111001001101100000001
000000100000001011000110010101110000000000
110010100101010000000111000001101110001000
110001000010010000000000000111110000000000
000000100000000111000000000011101100000000
000000000000001111100011100001010000010000
000000000001010000000000011111101110000000
000000001010100000000010011011010000010000
000000000000001111000011101001101100000010
000000000000000111000110000011010000000000
000000000001000001000010011011101110000000
000000001100000111000010011111110000010000
110000000000001111100011100101101100000100
110000000000001111100000000111010000000000

.logic_tile 11 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000001110000100000000000000
000000000010000000000000000011010000000000000000000001
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001111010100000110000001
000000000000000000000000000011011101000100100000000000
000000000000010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000001110000010000000000000
000000000000000000000000000011010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010100001100001000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000001001100110000101100000000000001000000000
000010000000001001100100000000101100000000000000000000
000000000000000000000110010011100000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001101000111100001010000000
000000000000001001000000000000100000111100000000000100

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000010100000000000000000000000000000
000000000000001101000010100000000000000000000000000000
001000000000000101000110001001000000000010100000000000
000000000000001101000000001001001110000001100010000000
010000000000000101000000001101011000000010000000000000
000000000000000101000000000001001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101101000000010000000000000
000000000000001001000000001011011001000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011000000001111000000000000000010

.logic_tile 2 3
000000000000000000000010111001011101000001000000000000
000000000000000000000010101011101111000000000000000000
001000000000001111000000011000000000000000000100000001
000000000000000001000010100101000000000010000000000000
010000000000000000000000001111011011001000000000000000
000000000000001101000000001101011000000000000000000000
000000000000000101000010110111000000000000000110000000
000000000000000101000011000000000000000001000000000000
000100000000000000000000000000000001000000100100000000
000000001010000000000000000000001010000000000000000000
000000000000000001100000000000011110000100000100000100
000000000000000000000010000000010000000000000000000000
000000000000001001100000001001101010100000000000000000
000000000000010001000000001001001001000000000000000000
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010011000000110011100111101101001100000000
001000000000001111100011111011000000000100
001000000000001000000000001101101110000000
000000000000001111000000001111100000010000
010000000100001000000011100101001100000000
111000000000000111000110001001100000000100
000000000000000000000111100111101110000000
001000000000000000000100001011000000100000
000000000000000101000011100111001100000000
001000000000100000000000000001000000010000
000000000000000000000110100111101110000000
001000000000000001000111100001100000100000
000011100000100101000111000011101100000000
001010100000001001000100001111100000100000
110000000000000001000111010001101110000000
011000000000000000000111011001000000100000

.logic_tile 4 3
000010000000010101000000010001100000000000001000000000
000000000000000000100011100000000000000000000000001000
101000000000000001100000000011100000000000001000000000
000000000000001101000000000000100000000000000000000000
110000001100000000000110000011001000001100110000000000
110000000000000000000000000000000000110011000000000000
000000000000001000000110011111111011110110100000000000
000000000000001011000110000111011111111010100000000000
000001000001000001000000000001111010001100110000000000
000000101010000000000000000000000000110011000000000000
000000000000000000000000010001001010000000000100000001
000000000000000000000010000000110000000001000000000100
000001000000100000000010000101111001001001010110000100
000010100111010000000100001001101011010000000000000000
000000000000001001100000010001100000000010000000000000
000000000000000001000010100001000000000011000010000000

.logic_tile 5 3
000000000000000111000000001001001001111110100000000000
000000100001000000000010110011001001101110100000010000
101000000000000011100010110000000001001100110000000000
000000000000000111100010001111001000110011000000000000
000000000000100000000000010000011000000000000100100000
000000000000010000000010100111010000000010000000000000
000000000000000101100000010001011100000010000000000100
000000000010000000000010100000100000000000000000000010
000000000000000000000000010000011001010000100100000000
000000000000000000000010101001011100000100100000000100
000000000000001000000000000001101101110011110000000000
000000000000000001000000001101111001100011010000000000
000000000000000001100000010101100001000000010000000000
000001000000000000000010001011101010000000000000000000
110000000000000111100000001001100000000000000100000000
110000000000000000000000001001000000000001000000100000

.logic_tile 6 3
000000000000000000000111100011111110010000000000000000
000000000000000111000000000101101011000000000000000000
101000000000001101100111100000011000000100000000000000
000010000000000101000010111111000000000000000001000000
110000000110000111000110000001100000000000000110000100
010010100000001001000000000111000000000010000000000000
000000000000000011100111000001111110010111100000000000
000000000000000000100111110101101100001011100000000000
000000000100000111100000011001101000001000000001000010
000000000000000000000011001101110000000000000000000000
000000000001000000000110000111111010000110000000000010
000000000000000000000000000000101110101001000000000010
000000000010001001100000000000000000000000000000000000
000000001111000001000010110000000000000000000000000000
000000001100000001000111100001000001000000000000000000
000010100000000001000100000000001011000000010000000000

.logic_tile 7 3
000001000000100111100111001001011111010111100000000000
000000000000000000000000001011011100001011100000000000
001000000000000011100010100011001011010110100000000001
000000000000000000100111110000001000100000000000000000
010011100000101111100110101000000000000000000100000000
110011000001011111100100001111000000000010000000000000
000000000000000000000010110011111100000110100000000100
000000000000001001000011101001101010001111110000000000
000000000110000000000000001101111101010111100000000000
000000100000000101000000000011011101001011100000000000
000000000000100000000010000001100001000010110000000100
000000000001010101000010110111101000000001010000000101
000000001010001000000000000000011000000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000000000110011000011011000010100000000000
000000000000000000000011111101011000010010100000000001

.logic_tile 8 3
000000000000001000000000001111111000000000000000000000
000000000001011111000011111111111011000000100000000000
001000000000000000000011101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000100000001101100010010011101010000100000000000000
010001000000000111000011110000011100000000000010000000
000001000000000000000110110000001010000100000100000000
000010100000001101000011010000000000000000000000000000
000000000110001000000000011000000000000000000100000000
000000000000001111000010001101000000000010000000000000
000000000000000001000010100000000001000000000000000000
000000000000000001000100000101001010000000100000000000
000000000000000000000000000000000000000000100100000000
000010001000000000000000000000001000000000000000000000
000000000000000000000110101011101001010111100000000000
000000000000000000000010001101011010000111010000000000

.logic_tile 9 3
000000000000001000000000011101101010000100000100000000
000000000000001001000011110101100000000101000010000000
101000000000000001100111000001011100000110100000000000
000000000000000000000110011101101110001111110000000000
000000000000001000000000000111111001000101010000000000
000010000000001111000011100011111111101101010000000010
000000000001001101000000010001011101000110100000000000
000000000000000001000011101111011110001111110000000000
000000000000001000000110111000000000000010100000000000
000000000000011001000011110111001101000010000000000000
000000000000000111000111111111100000000010000000000001
000000000000001101000111011011000000000011000000000000
000000000000000000000000000001111010000110000000000000
000000000000000101000010110000000000000001000001000000
000000000000000001000110001001111100000110100000000000
000000000000001111000110000011101101001111110000000000

.ramb_tile 10 3
010000000001010000000000001101011000100000
001010000110001111000000000011100000000000
001000001110000101100000001101101110100000
000000000000000000000000001011010000000000
010010100000000000000111001101111000000000
111001000000000000000010001111100000000000
000000000000100111100011111111001110000000
001000000001010000100011101111010000000000
000000000000000111100000011111111000000000
001000000000000000000011011011000000000000
000000000000001011100011110101101110000000
001010100000001011000011100111110000100000
000000000001011001000111000011011000100000
001000001010001011100000001011000000000000
110000000000000001000111111001001110000000
111000000000000111100111010011010000000100

.logic_tile 11 3
000000000000010000000000000000000000000000001000000000
000000000000100000000010110000001001000000000000001000
001000000000000000000110010101100000000000001000000000
000000000000000000000110000000000000000000000000000000
000010000000000000000010110000001000001100110000000000
000001001110000000000110000000001011110011000000000000
000000001100000101000110000000000000000000000000000000
000000000000001101100100000000000000000000000000000000
000010100000000000000000001001111010101110000000000000
000001000100000000000000001001101001101111010000000000
000000000001000000000000000000001110000100000100000000
000000000000001001000000000000000000000000000000000000
000010100000000111100000001000000000001100110000000000
000001000000000000100000000011001001110011000000000000
000000000000000000000000001101101010101011110000000000
000000000000000000000000000101111011001011100000000000

.logic_tile 12 3
000000000000000000000000000011001001111110100000000000
000000000000000000000000000111101100011101010000010000
101000000000000101100000000111101101000010100100000000
000000000000000000000000000000001000100001010010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100000000000
000010000000010000000000000000001111000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000111100000001000000000000010000000000000
000000000000001101000000000011000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000010000000000000000000100100000
001000000000000000000011011111000000000010000000000000
001000000000001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000010
010000000000000001000000000000011010000100000100000000
101000000000000000000010110000010000000000000000000000
000000000000000001000000010000000000000000000100000000
001000000000000000100010001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000011010010110000000000000
001000000000000000000000001111001011000010000010000001
000001000000000001100110010000000001000000100100000000
001000100000000000000010000000001000000000000000000000
110010000000000000000000000111000000000000000100000000
101000000000000000000000000000000000000001000000000000

.logic_tile 2 4
010000000100000101000000000011011000000010000000000000
001000000000001101100010100000111010000000000000000000
001000000000000000000110101000000000000000000100000000
000000000000000000000010101001000000000010000000000000
010000000000000001100000000111101110000000010000000000
101000000000000000000000000111111000000000000000000000
000000000000000101000000000000001010000100000100000000
001000000000000000100011110000000000000000000000000000
000000000000000000000110010011111010000000000000000000
001000000000000000000010000000111101100000000010000001
000000000000000011100110000000000000000000100101000000
001000000000000000000000000000001101000000000010000000
000000000000001101000000011001000000000010000000000000
001000000000000011100011000101000000000000000000000000
110000000000000000000000011001011000001000000000000000
101000000000000000000010000011111110001101000000000000

.ramt_tile 3 4
000001000000001001000000010111111000100000
000010100000001011000011011101100000000000
001000000000000111100000000101111100010000
000000000000000000000000001011100000000000
110001100000101000000111000101011000000000
110010100000001111000100001001000000100000
000000000000001001000011101011011100000000
000000000000000111000100000101100000010000
000000000001000101000111000001011000000000
000000001000100000100010010001000000100000
000000000000001001000000011111111100000000
000000000000000101100011010111100000000001
000000000001110000000010101011111000000000
000000001011010000000000000111000000000100
010000000000000101000110100011111100000010
110000000000001101100110010011100000000000

.logic_tile 4 4
010000000000000000000010100111100000000001000000000000
001000001010000000000100001101000000000000000010000000
000000000000000000000000000000011100000110100000000000
000000001100000000000000000000011001000000000000000000
000000000000110000000111100111101110000000000010000000
001000000001010000000000000000000000001000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000000111001100000000100010000000
000000100001001101000010101001000000000010000010000000
001000000000010101100000001111100000000011000000000000
000000000000000101000000001111000000000001000000000000
001000000000000000100010100111100000000000000010000000
000001000000100000000010100111111100000000000010000000
001000000000001101000100000000000000001000000000000000
000000000000000101100010100111101100000000000010000010
001000000000000001000000000000001101100000000000100100

.logic_tile 5 4
010010000000000000000010100111001101000010100000000000
001000000000000101000000000000101010001001000000000000
101000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000011000000001001000000000011010100100001
001000000000000000000000000111101000000011000000000000
000000000000000101000000001111111101010111100000000000
001000000000000000100000000011111111000111010001000000
000000000000000111000000010011100000000000000000000000
001010100001000000000010000000100000000001000000000000
000000000000000001000111110000001010000110100000000000
001000000000000000000110100111001111000000100000000000
000000000000000000000000010000000000000000000000000000
001000000000001111000011010000000000000000000000000000
000010000000000101100010000011000000000010000000000000
001001000000000000000011110000100000000000000000000110

.logic_tile 6 4
010000101001011111100000000101000000000000000000000000
001001000000110011000011110000101100000000010000000000
001010000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000101001000000000000101011000010000000010000001
001000001100000101000010000000001111000000000000100001
000000000000000000000000000001011111000110000010100001
001000000001000101000000000000101100101001000000000000
000001000000001000000110100001101010000000000000000001
001010000000000111000000001111000000000100000010000000
000000000000000101100000011000000000000000000100000000
001000000000000000000011100101000000000010000000000000
000001000000000000000010100001000000000000000100000001
001010000001000000000100000000000000000001000010100001
000000000000000111000000000001011100001110000000000000
001000000000000000000000001011010000001001000010100001

.logic_tile 7 4
010000100001001111000111000000011001010000100000000000
001011000000100101000011011001011011000000100000000010
000000000000001001100111111001011110000000000000000000
000000000010000011100011100101011010000000100000000000
000010100001011011100111100001101000000000000000100000
001001000001100111000111111101011111000000100000000000
000000000000000011100111110011011100000000000000000000
001000001000000101000111111101111000000000100000000000
000000000101011111000000000001100000000011010010000110
001000000000001111000010110011101110000011000000000000
000001001100000000000000001101011000000000000000000000
001010100000000101000010100111011100001000000000000000
000000100000000001100110101101111000000001000000000100
001000000000000000000000000011110000000110000000000000
000000001100000000000010000101111001000010100000000000
001000000000001101000100000000001001100001010000000000

.logic_tile 8 4
010010100000000111100011110111111001000000000000000000
001001100000100000000010000011101100000000100000000000
001000001110001001000111101101101100000001000000000000
000000000000000001100100001011111010000000000001000000
000000100000000001000000000000011110000100000100000001
001000000000001111000000000000000000000000000000100100
000001000000001111000010101101101001010111100000000000
001000101010000111000010001001011011000111010000000000
000000000010001101100000000111000000000000000110000101
001000000000001001000010000000000000000001000000100101
000000000000001000000110100000001110010000000000000000
001000000000000101000000000000011000000000000000000000
000000000000001001000010000011000001000001000000000000
001000101100000111000000000111001110000001010000000011
000000100000001111100000000101011001000110100000000000
001001001110001111100010111001001010001111110000000000

.logic_tile 9 4
010011100000000101000010100001101100010111100000000000
001001001100100000000010000011011110000111010001000000
000000000000001111000111010011111010000000000000000000
000000001000000101000011011001001000000000100000000000
000000000001010000000010011101111001000110100000000000
001000000010100000000010010001011001001111110000000000
000000000001001101100010000001101011010111100000000000
001000000000001001010011110111011101000111010001000000
000011000000001001000011100011011001010111100000000000
001000001110001011000100000011001101000111010000000000
000000000000001000000010100001101100010111100010000000
001000000000000011000010101111001011001011100000000000
000011100001011111100111101101111001000110100010000000
001001001010001011000010101111101011001111110000000000
000000000000000000000010001001001110010111100000000000
001000000000100000000100000001111110001011100000000000

.ramt_tile 10 4
000000000001010001000000010011111110000000
000000000000101001100011000111100000000000
001000000000001111000000000011011100100000
000000000000001111000000001111100000000000
010000000110000000000000001011011110100000
010000001100000111000000001011100000000000
000010100000100111100011101001011100000000
000001000001011111000000000101000000010000
000000100000011000000011110001011110000000
000001000000101111000011110011000000000000
000000100000001000000011101001111100000000
000000000000101001000110000001000000010000
000000000000000011100010011111111110000000
000000001110100000000111011101100000010000
010000100000001000000000010111011100000100
110000000000001001000010110101100000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100110000011011010000000000110000000
111000000000000000100100000000100000000001000000000000
000001000001000000000010100000011010000000100110000000
001000000000000101000010000000011101000000000000000000
000010100000000000000010010001100000000000010000000000
001001000000000000000010001111001101000000000000000000
000000000000000000000000000111101101001001010110000000
001000000000000000000000001011011011010000000000000000
000000000000000000000110000000000000000010000000000000
001000000000000000000000000000001010000000000000000000
000001001110100001100000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000010100000001110000100000100000000
001000000000000000000010110000010000000000000000000000
001000000000000000000000001011101000100001010000000000
000000000000000000000000001101111001010001010000000000
010000000000000000000111100000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100100000
001000000000000000000010100000100000000001000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000010000001010000100000100000000
001000000000000000000010000000010000000000000000000000
000000000000001000000110000111000000000000000000000000
001000000000000001000010000000001111000000010000000000
000000000000000001100000000111100000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 2 5
010000000000000000000000011101111011000010000000000000
001000000000000000000010001101011100000000000000000000
001000000000000101100110111000011000000100000000000010
000000000000000000000011111011011111010100100010000011
010000000000000111000000000000011100000100000100000000
101000000100000000100000000000010000000000000000000000
000000000000001000000010100011100000000000000100000000
001000000000000001000110110000100000000001000000000001
000000000000000000000000001001101110001001000000000001
001000000000000000000000001011110000000101000010000011
000000000000000000000110010001000001000001110000000000
001000000000001101000010001111101000000000010010000011
000000000000000000000000000000000000000000000100000000
001010000000000000000010111001000000000010000000000000
110000000000000000000000000000001010000100000100000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000101100011101101111100000000
001000000000000000000000001001100000000000
001000000000000000000000000011111110000000
000000000000000111000011100011000000000000
110000000000000111000111001101011100000000
011010000000000000000110011111100000100000
000000000001011011100010000101011110000000
001000000000000101100111111001000000000000
000000001110000101000110111011111100000000
001000000000000000100110101011100000100000
000010100000000101100011101001111110000000
001001001110001001000110110101000000000000
000000000000000000000000000011011100000000
001000000000000000000000001101100000010000
010000000001010101100010100101111110010000
111000000000000000000100000001100000000000

.logic_tile 4 5
010000000000001000000000001000011100000110000000000001
001000000000000001000000000011010000000010000000000000
001000000000000001100000010000000000000000000000000000
000000000000001001100010000000000000000000000000000000
010000000000001000000000000000000001000010100000000000
001000000000001001000000000001001010000010000000000000
000110100000000001100000000000001111000100000000000010
001101001010000000000000000101011000000000000000100000
000001001110000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000100001011000000110110011111100000110000000000000
001001000000100101000010100000010000000001000000000000
000000000000000000000110101000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000001000000

.logic_tile 5 5
010000000000000000000011110000001001010000000010000000
001010100000000111000111010000011101000000000000000000
001000000000000011100010110101101010000000100000000001
000000000000000101000110100000011010000000000011000100
010000000001000000000110000000000001000000100100000000
101000000000100101000010010000001110000000000001000000
000000000000000101000011100001111010000110000000000000
001000000000000000000000001111110000001010000000000000
000000000000000000000000000101000001000000000010000001
001000001010000000000000001101001010000000010010000000
000000001010000000000000000001100000000000000100000000
001000000000000001000010000000000000000001000000000000
000000000000000000000000010001100001000000100000000001
001001000110100000000010000001001100000000000010100000
110000000000000001100000001011101000100000010000000001
101000000000000000000000001001011011100001010010100010

.logic_tile 6 5
010000000110001000000110100001100000000000010100000010
001001000000001001000011101111001011000010110000100000
001000000000000011100000010000001101000000100000000000
000000000000000000100010001001001100000000000011000000
110000000000101000000010100000011010000000000000000000
011000000000011111000000000111010000000100000000000000
000000000001010011000110010001100001000001100100000000
001000000000000000000011100101101000000001010000000101
000000000000001000000000001101100000000001000000000000
001000000001001001000011000101100000000000000000000000
000000000000000001100000000001000001000000000000000000
001000000000000000100011000000101011000000010000000000
000000001000001111100110001000011000000100000101000000
001000100000000101100000001101001000000110100000000100
000000000001010000000000001000011100010100000100000100
001000000000000000000000000001011110000110000000000010

.logic_tile 7 5
010000100110000000000011100011000000000000100000000000
001000001010000000000000000111001111000000110000000000
000000001000000101100010100101000000000000000000000000
000000000000000000000000000000101101000000010000000000
000000000000000000000111100011111001010000100000000000
001000100000000000000000000000111111000000010000000000
000010100001000000000111001000011110000010100000000000
001001000000100000000000000111001100010010100000000100
000000000000101111000011100111011001000000000000000000
001000001100001101100100000011101101000000100000000000
000010100000001000000011100101111100001011000000000000
001010100000000001000010000011100000000011000000000001
000010100100100111000110100111001100000000000000000000
001001000000011111000010000000010000001000000000000000
000000000000001101100010100000000000000000000000000000
001000000000001011000000001001001101000000100000000000

.logic_tile 8 5
010000001000001111000111000001111110000000000000000000
001000000000000001000010000000000000001000000000000000
000000100000000111000010100011101010000000000000000000
000001000000010101000000001011001011000000010000000000
000000000000111101100111111101101100001011000010000000
001000100000000111000110010101000000000011000000100010
000000000000000001000110100101001101000000000000000000
001000000000000001100011100101101001000000010000000000
000010000000100001100010101001001111000000000000000000
001001000000010101000010001111111011001000000000000000
000000000000001101000011101001001101000000000000000000
001000001000000101000000001101011100000100000000000000
000000001000000000000010010000000000000000000000000000
001000000000000000000110101001001111000000100000000000
000001000000001001000010000111111001000110100000000000
001000000000001111000100000001001101001111110000100000

.logic_tile 9 5
010000000000000000000110001000000001000010100000000000
001000000000000000000000000101001001000010000000000000
000000001100001111000000010111101101010111100000000000
000000000000001001000011101011111000001011100000100000
000000000000101001000000000001111010010111100000000000
001000001010010001000010001011011111001011100000000000
000001000000001111000000001000011010000110000000000000
001000100000010111100011100101000000000010000000000000
000000100000000000000010011001101010000110100000000000
001001000000000000000010010111011101001111110000000000
000000000000001000000000001001111101010111100000000000
001000000010101001000000000001001110000111010000100000
000000000000000000000010100001001010000110000010000000
001000000000000000000010100000100000000001000000000000
000001000001100111000010101101001100010111100010000000
001010100001110101100000000001011111000111010000000000

.ramb_tile 10 5
010000000000000111000110101011101000000000
001000000000000000000000000001110000100000
001000000000001111000000000101101010000000
000000101000001011100011110001110000000100
110000001010011000000110101011101000000000
011000000001110111000000001011010000000000
000000100000000000000010001111001010000000
001000000000101111000100000001010000001000
000000000000110000000000000111101000100000
001010100000111001000010000011010000000000
000000000000000111000111111111101010100000
001000000010100001100111100101010000000000
000000000000000001000000001111001000000000
001000001100000001000000001001010000000000
110000000000000111100111000111101010000000
011000000010001101100000000101110000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
110010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000110000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000011000000000001000000000000
000000000000000000100000000101100000000000000010000010
000000000000000000000010100111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000110110000011110010000000010000001
000000000000000001000110000011001101010110000010000011
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000101000000000000010000000000000000000000

.logic_tile 2 6
000000000000000101100010111001101010110101010000100000
000000000000000000000010100101111010110110100000000000
001000000000000101000010100101001001010000000000100000
000000000000000000100110110000111000100001010011000011
000000000000000101000110110101101110000000000101000001
000000000000000000100010100000110000000001000010000001
000000000000001101100110110001011100000000000010000000
000000000000000001000011100000100000001000000010100101
000000000000000000000000000101111010000001110100000000
000000000000000001000000000011101001000000110000000000
000000000000001000000000000101101010001000000000000101
000000000000000001000000001101000000001101000010000010
000000000000000000000000010001000001000001110000000101
000000000000000000000010001001101011000000010010000110
110010000000000000000000000001101000000000100001000011
100000000000000000000000000000111000101000010000000011

.ramt_tile 3 6
000100000001000101100000010111101010000001
000101000000000000000011111101100000000000
001000000000000000000000010011101110000001
000001000110000000000010100001000000000000
110000000001001111000111001111001010000000
110000000000001001100100001101100000010000
000010000000000001000110100101001110000000
000000000000001111100000000111000000100000
000010100000000001100000001101101010100000
000001000000100000100000001001000000000000
000000000000000001000000001111101110000010
000000000000000001000000000111100000000000
000000000000001111100011101011101010000000
000001000000000111000011110111000000100000
010000000000001001100010000001001110000000
110000000000001001100010000011100000000000

.logic_tile 4 6
000000000000000000000010110000000000000000000000000000
000000001000000000000111110000000000000000000000000000
001000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
010000000000000000000110000101100000000000000100000000
010000000000100001000000000000100000000001000010000001
000000100000000000000110100000001110000000100000000000
000000000000000000000011110000011001000000000001000000
000000001100100000000010001000001010000000000001000000
000000000000010000000100001101000000000100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000001101011000000000000000000000
000000000000000000000000001011111101100000000010000000

.logic_tile 5 6
001010100000001000000010110111011110000000000000000000
000001000000000001000111011001011011100000000000000010
000000000000000000000110010011011110001100110000000000
000000000001000000000011110000010000110011000000000000
000000000000011001100110111101001000000100000000000000
000000000000000111000011100101010000001001000000000000
000000000000000101000000000001111110101000010000000000
000000000000000000100000001101101100110100110000000001
000000001110001101000000010001000001000010000000000000
000000000000000011000011000101101101000011010000000000
000000000000000000000111001101001101100011110000000000
000000100000000000000110001111111110000011110000000010
000000000010101101000000000001111100100000010000000000
000010101110010111000000000001111110010100100000000111
000000000000000101000110100000011110000010000000000000
000010000000100001000010001101000000000000000000000000

.logic_tile 6 6
000010100110100000000010010000000001000000001000000000
000011100001001111000110100000001111000000000000001000
001000000000001111000000000101100000000000001000000000
000000000110000101100000000000101001000000000000000000
110010100000000000000000010001001001001100111000000000
100001001110000000000010010000101101110011000000000000
000000000000000000000011100011001001001100111000000000
000000001000000000000010110000001100110011000000000000
000001000010000000000000000001101000001100111000000000
000000101110001001010000000000001100110011000000000010
000000000110000101100000000011001001001100110000000000
000001000000000000000010100000001111110011000000000000
000000001010000000000000000101100000000001100100000000
000000000000000000000000001001101000000010100011000101
000000000001000000000110010001011000000010000110000000
000000000000000000000010001101000000001011000000000011

.logic_tile 7 6
000000001110000000000010101101101100001101000101100001
000000000000000000000010010101010000001000000011000010
001001001010000111100110100011001111000000000000000000
000000100100000000000100001111001001001000000000000000
110000100000101001000110111000011101010100000100100001
100001000000001111100011111101011111010000100011000000
000000001000001111100011010101000000000010100000000000
000000000000000001000111110101101011000001100000000000
000010000001000001100011110011111111110000000000000000
000001000001111111000111111001011100110010100000000000
000000001011100011000010010111011101000110100101000001
000000000001111001100010100000111000000000010010100000
000001000000000101100110000101101100010100000000000100
000000100001010000100010100000101101001000000000000000
000000000000000011000110000111101011110000000000000000
000000000110000000100011101001001111110110000000000000

.logic_tile 8 6
000000000101010000000000000101001101010111100000000000
000010100000001111000010101111111110000111010000000000
001010000000001000000000000111101101101011010000000000
000000000000001111000010010011001011000010000000000000
000000000000001000000000011000000000000000000000000000
000000001000001101000011011001001110000000100000000010
000000000000001001100000000001111101010010100000000000
000100000000000111000011100000001101000001000000000000
000000000000111111000111001011001110010111100000000000
000000001000101001000100000111101001001011100000000000
000000000000001000000011100001000000000000000100000000
000000000000000111000111100000000000000001000000000000
000000000000001111100010001011011011010111100000000000
000010000000011011000100001011101110000111010000000000
000000001110000111000000001111111010011111100000000000
000000000000000000000000001101001010001011100000000000

.logic_tile 9 6
000001000000000000000000000101111110000000000000000000
000010000000000001000000000000010000001000000000000000
001000000000001000000000001111101010001000000100100001
000010000001000101000000000011000000001101000010000001
110000100110100101100110110111100000000001000000100000
100001000000000000000011100001100000000000000000000000
000001000000000000000000001011100000000001000000000000
000000101010001001000000001111000000000000000000000000
000000000001010000000000001011100000000010000100100101
000000000001000001000000000001001011000011010001000010
000001000000000111100000000000001101010000000000000000
000000100000000101000000000000001111000000000000000000
000000000110000000000000000101001110000110000000000000
000000000001000000000010010000110000000001000000000000
000000000000000111000111110000011110000110100000000001
000001000000100000100011000000011111000000000000000000

.ramt_tile 10 6
000010100000000101100000000101101110000010
000000001101010000000011110101000000000000
001000000001011000000000000001101100000000
000000001000101011000011011101000000001000
010001000000000111100000011001001110000000
010010101110000000000011101001000000000000
000000001100000111100000011111001100000000
000000000000000111000011111101000000000000
000000000001011111100111101011001110000000
000000000000001001100010110101000000000000
000000100000000111000011111011001100000010
000000000000001101000011010011100000000000
000000001000001111100000001011001110000000
000010101100001001000000001011100000010000
110001000000100111100000001011101100000000
110000101001010000100000001011000000000000

.logic_tile 11 6
000000000000000000000110001000000000000000000100000000
000000100000000000000000000011000000000010000000000000
001000000000000001000000010000001010000000000000000000
000000000000000000100011101001001110010010000000000000
110000000001000101000000001000000000000000000100000000
000000001110000000000011001001000000000010000000000000
000000000000001000000000001111001101110011110000000000
000000000000000001000000000101111101010010100000000000
000000000000011000000000000000001010000100000100000000
000000000000100111000010010000010000000000000000000000
000000000000000011100110001000000001000000000000000000
000000000000001111100000000011001000000000100001000000
000000000001010000000111000000000000000000100100000000
000000001110101001000100000000001100000000000000000000
110000100000000111100000000000011110000100000100000000
100000001000000000100000000000000000000000000000000000

.logic_tile 12 6
000000000000001000000000010000000000001100110101000000
000000001100000001000010100001001010110011000001000100
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000010000000000100
000000000000000000000010100011000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000001111100011000000000000000000000000000000
000000000000000000000000000011001101100010000000000000
000000000000000000000000001101011011000100010000000000
000000000000000000000000000000000000000010000000000100
000010100000000000000000000000001001000000000000000000
110000000000000000000000000001100000000010000000000000
100000000000000000000000000000100000000000000000000100

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000100000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000000000110001000000000000000000000000000
110000000000000000000100000011000000000010000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000011111011000000000010000000000000
000000000000000000000000000111011010000110000000000000
000010000000000000000000000000010000001000000000000010
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101011100000100000000000000
000000000000000000000000000000100000001001000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
001010100000000001100000010000000001000000100100000000
000001000000000000000010000000001000000000000000000000
010101000000100000000000000000000000000000000000000000
100010101010000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000110000000
000000001100000000000000000000000000000001000010000100
000000000000001000000000000000011100000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000010000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000100001100110000111100000000000000100000000
000000000001000000000000000000000000000001000000000000
110000000000001000000000000111001100000010000000000000
100000000000000001000000000000100000000000000000000000

.ramb_tile 3 7
000100001100100111000111001001101110000000
000100000001010000000111010111110000000000
001000000001000111100011001111001010000001
000000000100100000000000001101100000000000
110000000000000111100011111101001110000000
010001000000000000000011111111110000010000
000000000001000111000111101101101010000000
000000001010100000100111100011100000100000
000000000000100000000000001111101110000000
000000000001010000000011111011010000000001
000010100001010011100000010001001010000100
000001001100000000100010010001100000000000
000000000000000001000010010001101110000001
000000000000000000000010101101010000000000
010000000000010001100110000111001010000010
110000000000001001100100001001000000000000

.logic_tile 4 7
000000100001000001100111100101101001111000110000000000
000000000010000000000010110111111011011000100000000000
001000100000000000000000010001101100000110000000000001
000001000000001111000010010000110000000001000000000000
110000000000001111100000010000000000000010100010000000
110001000010000101100010000011001101000010000000000000
000000000000001111000010100101111101000100000000000000
000000001110001101000110111111011100000000000000000000
000000000000001111000000000001001010000110000000000000
000000000010000101000010000000010000000001000000000010
000000000000000111000000011101011111101000000000000000
000000001110000000100010000101011111011101000000000001
000000000000000011100011100000000000000000000110000001
000000000010100000000110101001000000000010000000000000
110000000000000001000110100111111000000110100000000100
100000000000000000000010100101001100001111110000000000

.logic_tile 5 7
000000001000001111100011001011001011111000000000000000
000000000000000101000110101011001111101000000010000100
001000000000001001100110011001101001000000010000000000
000000000000010001100010010111011011101001010000000100
110000000000000111000000001101111101100000000000000000
110000000000000101100010111001101100110000000000000000
000000000000000000000110000011000001000000100000000000
000000000000000000000110110000101110000000000010000001
000000000000000101100000000001001010000011000000000000
000000000000000101000010110011011110000001000000000000
000000000000000011100000001101001101100000100000000000
000000000000000101000010110001011110100000010000000000
000000000000000001000111000001100000000000000110000000
000000000000000000100000000000100000000001000000000000
000000000000000000000010101001011010111101010000000000
000000000000100101000110111111011001100000010000000000

.logic_tile 6 7
000001001100100000000111101101011011000010000000000000
000000100000000000000010110011111000000000000000000000
001001000000001111000111000000011010000100000100100000
000000100000000011100110110000000000000000000001100100
110000100000000000000010100111101101000011110010000000
110000000001001101000111111101101001000011010000000000
000000000001000001000110000000011011000000100000000100
000000000000100000000011101001011000010110100000000010
000000000000000001100010010011101111000000100000000000
000000000000001111000110110000101011100000010000000000
000100000110000000000010000011100000000000000100000100
000000000000000011000010000000100000000001000001000001
000000000001011000000011100011011000000111010000000000
000000001001000001000010110011111101010111110000000000
000000001110000000000000000001001010101011110000000000
000001000000100000000010110101111111110110110000000000

.logic_tile 7 7
000000001000001011100111110011011010101110000000000000
000000000000000001100110001011111110101000000000000000
001001100000000101000000000001011010000000100110000000
000001000000000000000010010000001001101000010000100010
110000001110100000000110001111011000000010000000000000
100000001110011111000010101011100000000111000000000000
000001000000100111000000000001101100101011010000000000
000010000111000000100010001011111000000001000000000000
000000000000100001100111001101000000000000010101000100
000000000001010000000111010101101011000001110000000011
000000000000000101100110100000011010000000100101100000
000001000000000000000011110111001010010100100001000101
000000001010100001000000010000011101000110100110000001
000000000000010001000010011001011010000000100001000001
000000001010000000000000000101100001000000010100000000
000000001010000000000000000011001100000010110011000010

.logic_tile 8 7
000000001101101000000000000011001010000000000000100000
000000000000011111000010110000110000001000000000000000
001101000100100111100111110011100001000010100110000000
000010100000010000100110100101001001000010010001100010
110001001100000111100011110011000001000000000000000000
110000000000000101100111100000101110000000010000000000
000001000110010000000000001001001101111100000000000000
000000101011010000000010001101011000101100000000000000
000010101000100001100010110011011011000010000000000000
000000000001000001000011010000011001101001000000000000
000000000001001101000000010101001101100010110000000000
000000000000110001100011010111101110010000100000000000
000000000001011000000110000111011111100010110000000000
000000000010001011000000001101011101100000010000000000
000010100000001001000000010101001001010111100000000000
000000000000001101000010010111011100001011100000000000

.logic_tile 9 7
000000000101000000000000010000000001000000000010000000
000000000000000000000011111101001110000000100000000000
001000000000000000000010110101001110000000000000000000
000001000000000000000010100000100000001000000000100000
110000000000000111000010100011101010001000000111000000
100010000000001101100110111001010000001110000000100010
000000000000000000000000001000011100010100000110000100
000000000000000000000010100011011010010000100010000110
000010000110000000000110100000011101010000000110000000
000001000000000000000000000101001001010010100010000001
000010100000000111000110111000001010000000000010000000
000001001010000000100011101011010000000100000000000000
000000000000000101000000000001111010000110000000000000
000000001110000000000000000000110000000001000001000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000001011010000000100000000100000

.ramb_tile 10 7
000000000101000000000011111011111110000010
000000001110000000000011000011010000000000
001000000000000000000000001011011100100000
000001000000000111000000001011110000000000
010010000000000000000110111101011110000000
010001000000000000000011110101110000010000
000000000110001001000000000111111100000000
000000000000001011000000001001110000000000
000000000000000000000000010101111110000000
000100000000000001000011110011010000000000
000001100000001111100011110001111100000000
000000000000001011100010010111010000000100
000010100000001000000111010111111110000100
000001100000001011000011011111010000000000
110000000000000001000010010101011100000000
110000000000001111000110011111110000000000

.logic_tile 11 7
000000000000000000000000000000000001000010000000000000
000000000000000011000011000000001000000000000000000000
001000000000000000000010100001000000000000000100000000
000000001000000101000000000000000000000001000000000000
110000001011010101000000000000000001000000100100000000
000000000000100101000000000000001100000000000000000100
000000000000000000000000000000001000000100000100000000
000000000010000000000011100000010000000000000000000000
000010100000000000000000000011100000000000000110000100
000001001100000000000000000000000000000001000000000000
000000000000001111100000001101001110100001000000000010
000000000000001111100000000111001010000000000000000000
000000000000001001000000001101111001101011010000000010
000000000000000111000000001111111000000111010000000000
110000000000001000000010000000000000000000000100000000
100000000000000101000000000111000000000010000000000000

.logic_tile 12 7
000000000000000000000110001101001110100010000000000000
000000000000000000000000001011011011000100010000000000
001000000000000000000000000111100000000010000000000000
000000000000100000000000000000100000000000000000000000
110000000000000111100110000000000000000000100100000000
000000000000000101100000000000001111000000000000000000
000000000000000101000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000111011011101100100000000000000000
000000000000000001000110000101111100000000000000000000
000000000000000000000010110000000000000010000000000000
000000000000000000000111100111000000000000000000000000
000000000000001000000111110000000000000010000000000000
000000000000001001000110000000001101000000000000000000
110000000000000000000110000000000000000010000000000000
100000000000000000000100000000001001000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100010000000000000
010010010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
001000100000000000000000000000011100000000000100000000
000001000000000000000000000001000000000100000010000000
000000000000001011100000000000000000000010000000000000
000000000000000001100000000101000000000000000000000000
000010000000001000000000000000001010000010000000000000
000001000000000001000000001011000000000110000000000000
000000000000000001100110101011000001000001010000000100
000000000000000000000000001011001110000010110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000

.logic_tile 2 8
000000000000001000000000000001101100000000000000000000
000000000000001101000000001101001100000001000000000000
001000000000001111000111000000000000000000000000000000
000000000000000111100111110000000000000000000000000000
110001000000001001000110100000000000000000000000000000
010000100000000001000100000000000000000000000000000000
000000000000000000000000001000011000000000000000000000
000000001010000000000000001111000000000010000000100000
000000001110000111000000010001111001000000000000000000
000000000000001111000010010001101000000000010000000000
000010100000001000000110000001111101010100000110000000
000001001010000001000010000000101101101000010000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000010010000010000000000000000000100
110000000001010000000000000011101010110000000000000000
100000001110100000000010111111101010110000110000000000

.ramt_tile 3 8
000000000000000000000111000111001100000000
000000001000000000000111101101010000000000
001010100000000111000000010011101010000000
000000001100001111000011001001000000000000
010000000000101001100111011001101100000000
010000000001000111100011111101010000010000
000010000000011011100111000011001010000000
000000000100000011000011101101100000000000
000000000000000000000111111011101100000000
000000000000000000000011010101110000010000
000000100000001000000011011011101010000001
000001000100000011000011010101100000000000
000000000000100000000000001101001100000000
000000000001000001000000001001010000100000
010000100000010111000000001111101010000001
010001000000000000100000001101000000000000

.logic_tile 4 8
000000000000001000000110100001101011010111100000000000
000000000000001001000010010111001001000111010010000000
001001000000000111100000010000000001000000000000000000
000000100000100000000011011101001101000010000000000000
110000000000001000000000010101100000000010000000000000
110000001010100101000010010011101001000000000001100001
000010000000010000000110000001000000000010100000000000
000001000000100000000010100000001100000001000000000000
000010100000001001000011111001011001010111100000000100
000000000000100101000110001001101111000111010000000000
000000000000010000000111100011011100000010000000000000
000000001110100001000010011111000000000110000000000000
000000000000000011100110110000000001000000100110000001
000000000010000000000110100000001011000000000000000001
000010000000000000000111000011101100001001000110000000
000001000000000000000000001011110000001011000000000110

.logic_tile 5 8
000000000000000001100000010101001110110000110001000000
000001000000000000100010000111111100110000010000000000
001000000000000001100000010000011001010000100000000000
000000000000001111100010000001011000000010100000000000
110001000100000000000111111000000000000000000100000000
110010000000000000000110001101000000000010000000100110
000011100000100001100111100011111010000010100000000000
000011000001010000100000000001101101000001000000000000
000000000000001000000110101001011001000010000000000100
000000000000100101000000000001001001000000000000000000
000000000000000000000000011001100000000010000000000010
000000001010000000000010100001101000000000000000000000
000000000000000001100111010000000000000000100100000100
000000000000100000000110100000001011000000000010000000
000010100000000000000000000001001100000000000000000010
000000000000010000000000000000100000001000000010000001

.logic_tile 6 8
000000000000000000000000000000000001000000100101000010
000000000000100000000000000000001101000000000001000100
001010000001000000000110100000000000000000100100000000
000010000000000000000011100000001110000000000000000100
110000000000000101000000001000000000000000000110000100
110000000000000000000000001001000000000010000001100100
000010100000110000000110010111000000000000000110000100
000001000000000000000010100000000000000001000000000100
000000000000001001100000000000000000000000000000000000
000000000000000001000000000011001010000010000000000000
000000100000000001000000001101100001000001000000000000
000000000000000000000010001001101011000001010000000000
000000000110000101100111010011100000000000000100000000
000001000000000001100110000000000000000001000000000000
000010100001010000000000000011000000000010000000000000
000001000000000000000000001111001100000011010000000000

.logic_tile 7 8
000000000010100000000000000000001110010000100100000000
000001000000010000000000000101001111010100000000000000
001010000000000101100000000101001010001001000100000000
000001100000000000000000000101100000001010000000000001
110000000000001111000111000101111101110000000000000000
010000000001000001000000000111101101110001010000000010
000000001010001000000000000101011111010100000100000000
000000000000001011000010000000011011100000010000000000
000000001100000011000000010000000000000010000010000101
000000000000000000100011100000000000000000000011100100
000000000000100101000000001000000000000010000000000000
000000000001010000100010100011001100000000000000100110
000000100001001011000110000111100000000000000000000000
000000000000001101100000000000000000000001000001000000
000000000000001000000011001101000001000001110010000010
000000000000001001000100000001001010000001010000000010

.logic_tile 8 8
000000000000100111000000000001000000000000001000000000
000000000111000000100000000000000000000000000000001000
001000000000001000000000000111000000000000001000000000
000001000000010001000000000000100000000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000010000000
000010000000000000000000000000001000001100111110000000
000001000000000000000000000000001101110011000000100000
000000000010000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000010100000
000001000000000001100110000000001001001100111110000000
000000000000000000000000000000001100110011000010000000
000000000000000000000010100111101000001100111101000001
000000000000000000000000000000100000110011000000100000
110010100000010000000000010000001001001100111100000000
100001000000100000000010000000001101110011000010000001

.logic_tile 9 8
000010000000000000000111001101001000100100010000000000
000001100001010000000111101101111110010100100000000000
001000000001011111000000001001101011000010000000000000
000001000000000001000000001101011110000000000000000000
000000000100000011100110011101011100110000000000000000
000000000000000000000011110101101110110110000000000000
000000000000000011100110100000000000000000100110100000
000000000000000000000011100000001111000000000001000101
000000000001000001100000000000000000000000000110000100
000000000000000000000000001001000000000010000010000100
000000000001000101000110000111001010000000000000000000
000000000001000000100000000000110000001000000000100000
000000000100000001000110100011011100000000000010000011
000000000000000000000010000101010000000001000001100010
000010101010001000000000000000000001000000100110000001
000000000000000011000000000000001000000000000010100100

.ramt_tile 10 8
000000000110000111000111000111011000000000
000000000000001001100111100111110000001000
001000000000000111000111010101111010000000
000000000000000000000011011101010000000000
010000000000000000000000001001011000000000
010000000000000111000010001011110000001000
000000100000000001000111000001011010000000
000000000110000000000000000001010000000000
000000000000001001000000010011011000001000
000000000000001111100010010011010000000000
000000000000001000000010001011011010000000
000000000000001001000010000001110000000000
000000000000100011100000001011111000000000
000000000001000000000011111001110000000001
110000000000000111100000000011111010000000
110000000000000000100000000101010000100000

.logic_tile 11 8
000000000000010101000000000001101110100010000000000000
000000000000100000000011101001111011001000100000000000
001000000000000000000010110001100000000000000100000000
000000000000000000000011110000100000000001000000000001
110000000000000101000010110000000000000010000000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000101101000000000000001001000000000000000000
000001001010010000000000000111000000000001010000000000
000010000000100000000000001111001010000001000000000001
000000000000000000000000000000000000000000100100000000
000000000000101111000000000000001011000000000000000000
000000000110011000000010010000000000000010000000000000
000010100000100001000011100101000000000000000000000000
110000000000000000000000000111011101110011000000000000
100000000000000000000000000001101010010010000000000000

.logic_tile 12 8
000000000001011111000111110001100000000000001000000000
000010100000101011000111100000101000000000000000001000
000000000010000101000010100011000000000000001000000000
000000000000000011000010100000101000000000000000000000
000000000001010101000111110101000000000000001000000000
000000001110101111000011110000001010000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000111000011000000001011000000000000000000
000000000000001000000000010101100000000000001000000000
000000000000001001000010110000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000001000100000000000000101100001000000001000000000
000000001110010000000000000000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000001100
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000011100011100000000000000100000000
000000000000000000000100000000000000000001000000000000
001000000000001001100010111101111000000000000000000010
000000000000000001100010000001011001000001000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000001000001010000100000000000000
000000000000000000100010111101010000000000000000000000
000000000000000001100000000111000000000000000100000010
000000000000000000000000000000000000000001000000000000
000000000000000001100000000001101111111100100100000000
000000000000000000000000000011111001111110100000000000
000000000000001000000110001011101110111101110010000001
000000000000000001000000000001001011111111110000000011
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000010111101001010001001000000000000
000000000000101111000011100101100000001000000000000000
001010000001011111100010001101011100000000000000000000
000001000000100111000100000001100000001000000000000100
000000001100001000000011100001101100101011010010000010
000000000000000101000010111001101101011111100000000000
000010100001010101100111100001101110100000010100000000
000000000000000000000000001011011001000000110000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000011100101101101101000010001000000
000000000110001001000000000011111101111000000000000000
000001000000001111100110100000001110010000000000100000
000000100000000001000100000001001110010110000000000000
000000000000000000000000000000011010000000000010000000
000000000000000000000000001101000000000100000000000011

.ramb_tile 3 9
000000000000000111100110000101101000000010
000000100000000111100100001111110000000000
001000000001001011100000011001101010000000
000000000000101011000011111111110000010000
110000100000000111100110001011101000000000
010000000000000000000100000111010000100000
000000000000000111000000010001001010000010
000000000000000000000011100001010000000000
000001000111101000000000000111101000010000
000010100001011011000010000011010000000000
000000000000000001000011101101101010000010
000000000110000111000100000001010000000000
000000000000000000000011111011101000000000
000000000000000000000011000011110000000000
010000000001010011100000000101001010000000
010000000000100001000011101111010000010000

.logic_tile 4 9
000000000010001101000010111101111001000110000010000001
000100000010101011000011110001011111000001000001100110
001000100001010111000110010000011010000100000100000000
000001000000101101000110100000010000000000000000000000
010001000001110011100111011011000000000000000000000001
010010100001110000100011110011100000000001000001000000
000000000000001101000111101001101011010111100000000000
000000000100001001000100000001111100000111010000000001
000000001100000111000010000001001011111001010010000000
000000000000000000100100000101011010111101010000000000
000010000000001001000110000000000001000010100000000000
000000000000000101000000001001001101000010000000100000
000001000000000001100000000011111110010111100000000000
000010000000000000100000000001011110001011100000000001
000001000000100111000111000111100000000010100000000000
000000000000010000100111100000001100000001000000000000

.logic_tile 5 9
000000000000000101100110000001001011000000100000000000
000000000001010000000110100000011000000001010000000000
000001100000101000000011101011011100010001110000000000
000011000000001111000100001101111110000011110001000000
000010100000001001100010100101001110000100000000000000
000001001000001001100010110000011111000000000000000000
000000000000101101000010101001001010100001000000000000
000010000000001111000010100101101100000000000000000000
000001000100100001000000001101001100001001010000000000
000010100001000111000010000111001010000100100000000000
000000001110000000000000000011001000010100110000000000
000000000000000000000010000101011001111100110000000000
000001000000001000000110001000011001000000100000000000
000000100000000001000010100101011011000000000000000100
000010100001000001100000000101001000000000000000000000
000000000000100000000000000000110000000001000000000100

.logic_tile 6 9
000000000000100111000011100111111010100001010000000000
000010100001010111000111000001101101000010100000000000
001000000010100000000111101111101101010111100000000000
000000000000000101000010101001101100001011100000000000
010000000000000000000010101000011010010100000000000000
000010100001010101000010101011001101000100000000100000
000001000001100001100011100101011010000000000000000000
000010100110001101000000000101111011000001000000000000
000000000000000111100011110011011100000110100000000000
000000000000001111100111010011001110001111110000000000
000000000000000001000010111001111010101001010110100111
000000000000000000100110011011101101011110100010000010
000000000000000011100000011001001110101101010010000000
000000000000000000100011110001011001111111110000000001
000000000100100111000011111011011110010111100000000000
000000001101000000100110010011001001001011100010000000

.logic_tile 7 9
000000100000100011100000001111111100000110100000000000
000001101111000011000011100111101011001111110000000000
001000100001000000000011111001111100000110100000000000
000001000000100111000111000011001010001111110000000010
110000001010000000000011111000000000000000000000000000
010000001000000001000110101111000000000010000000000000
000001000000000111000000001001100000000001110100000000
000000100000001111100000000101101011000000010000100000
000000000000000000000000010101011101000110100000000000
000000000000000000000010000001001010001111110000000001
000000000000001001000000001111101001010111100000000100
000001000000100111000000001001011100000111010000000000
000000000000000000000000000000000000000000000010000000
000010000000000000000000000000000000000000000010000001
000000000000000011100110011000000000000000100000000000
000000100000000000100011000101001000000010100000000000

.logic_tile 8 9
000000000010000000000000010000001000001100111100000100
000000000000000000000010000000001100110011000010110000
001001000000000000000000010101001000001100111100000000
000000000000100000000010000000000000110011000010000100
000000000000000001100000000000001000001100111100100000
000000000000000000000000000000001001110011000010000000
000010000000000001100110000111001000001100111100100000
000000000000000000000000000000100000110011000010000000
000000001101011000000000000000001001001100111100000100
000000000000100001000000000000001100110011000010000000
000000000000101000000000000101101000001100111100000000
000000000001000001000000000000000000110011000010000000
000000000000000000000110000000001001001100111100000000
000000001110000000000000000000001001110011000010000000
110000000000000000000000000101101000001100111101000000
100000000110000000000000000000100000110011000000100001

.logic_tile 9 9
000000000000001111000110011001011011000110100000000000
000010000000000111000011110011001110001111110000000000
001000000000001000000000000001111010000110000000000000
000000000010000001000000000000000000000001000000000001
110000000000000000000111000000000001000010000000000000
010000000000000000000100000000001101000000000010000000
000000000000000001100111000000000000000010000110100000
000000000110000101000100001001000000000000000000000000
000000000000000000000000010000000000000010100000000000
000000100001000000000011110001001110000010000000000010
000000100001000101000010010111011110000110000000000001
000001000000000101000011000000010000000001000000000000
000000000000000001000000001001011100010111100000000010
000000000000000000100000001101001011000111010000000000
110000000001010111000111100001000001000010100000000000
100100000000000000000000000000101101000000010001000000

.ramb_tile 10 9
000000001000001111100011101001011010000001
000000000000000111000100000001000000000000
001000000000001111100011101001101010001000
000000001010101011000011111001100000000000
110001000000001011100111010011011010000010
110010001110001011100011010011000000000000
000010000001001000000000000111101010100000
000000000000000101000000001001100000000000
000001001010100011100000000011111010100000
000000000000010001000000000001100000000000
000000001001011000000010000111001010100000
000000000100001111000000000101000000000000
000000000000000001000111000001111010001000
000010000000000000000100001101000000000000
110010100001000001000111000011101010000000
110000000010100000100000001101000000000100

.logic_tile 11 9
000000000000010101000000001011111001100010000000000000
000000100000100000000000001111101000000100010000000001
001000000000001101000000000000000000000000000100000000
000000000000001011000000001101000000000010000000000100
110000000110000001100000000001100000000010000000000000
000000000000000111000010010000000000000000000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111100000000000000010000000000000
000000000000000000000100000000001000000000000000000000
000000000000000111100000000101011111100010000000000010
000000000000000000100000000111011110000100010000000000
110000000000001111100111100001100000000010000000000000
100000000000000111100010000000000000000000000000000000

.logic_tile 12 9
000000000000000111100110110001000000000000001000000000
000000000001000000100010100000101011000000000000010000
000000000000000101100000000001000000000000001000000000
000000000000001111000011000000101011000000000000000000
000001001001011111100011100001100001000000001000000000
000010000010100111000111110000001000000000000000000000
000000000000000000000110100101000001000000001000000000
000000000000000000000011110000001111000000000000000000
000010000000000000000110010101000000000000001000000000
000011100001000000000110010000001110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000001000001010111100000000001000000000000001000000000
000010000001000000100000000000001101000000000000000000
000000000000000000000000010001100000000000001000000000
000000000100000000000010010000101101000000000000000000

.io_tile 13 9
000000000000100000
000100000000000000
000001111000000000
000000001000000000
000000111000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000110010001000001000000001000000000
000000000000000000000010000000101011000000000000000000
001000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000100000
000000000000000001100010010000001000001100110100000000
000000000000000000000010001001000000110011000000000000
000000000000000000000110000000000001000000100100000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011101110101000000000000
000000000000000000000011001111111010000101110000000000
000000000000000000000000011101101010100000000101000100
000000000000000000000010101101011010000000000001100000
110000000000000000000000000101100000001100110100000000
100000000000000000000000001001100000110011000000000000

.logic_tile 2 10
000001000000000101100010111011111000010111100000000100
000000100000001101000010100111001010100111010000000000
001000000000001111100110111111111010001001000000000000
000000000000000111100011110101101011001000000000000000
010000000000001101000011100001011000000010000000000000
100000000001010111000011101001010000000000000000100100
000000000000001101100010100101101010011110100000000000
000000000000000011000111100101011101011101010000000000
000000100000000001100111001101111100110100000000000000
000000000000000000000100001001111111100100000000000000
000000000000000011100111001001001110101000000000000000
000000000000000000100100001001101000111000000000000000
000001000000000111100110001101101100111100110100100000
000000100000000000100000001101001000110100110000100000
110000000001010001100111000001100000000000100000000000
100000000000000000000100000000001001000001000000000000

.ramt_tile 3 10
000000000000100000000111011011111000000000
000000000001000111000011011011110000000001
001000000000000111000110010101011010000001
000000000000000000100111011001010000000000
010000000001000111100011100001111000000000
110000000100100000000000000001010000000100
000000100110001001000110001001011010000000
000001000000001111100111100101110000000001
000000001101011000000011001011011000000000
000000000000001011000000000111110000010000
000010000001010000000010011001111010000000
000001000000000000000111000111110000010000
000000000000100011100000010111011000000001
000010000100000000100011000111110000000000
010000000000001011100000001011011010000000
110000000000000011000000001101010000000001

.logic_tile 4 10
000001100000000111000011000001011111000000010000000000
000100000000000000000011100101001011000000000000000000
001000000000000111100000000011101110000010000000000000
000000000110001101100000000000100000001001000001000000
110000000000000101000111110101011000010111100000000000
010000000000000000000111011111101001001011100010000000
000000000000000001000111100111111011000110100000000000
000000000000000101000010011011101010001111110000000000
000000000100000000000110110000001111000100000100000000
000000000000000000000011100000011000000000000000000111
000000100000000001000000011111101001010111100000000000
000001000000000000000010000001011011000111010010000000
000000000000100111000010100001011100000000000000000010
000001000001000000000110000000100000000001000000000000
110000000001010111100111001000001010010000000000000000
100000000110000001000000000111011000010000100000000000

.logic_tile 5 10
000000000100000000000011111000011110000110000100000000
000001000001000000000111100111001011000010100000000000
001000000010000011100110101011001001011100100000000000
000000000000000000100000000111011001100011010000000010
000000000000101000000011100101001000001100110000000000
000010000001000001000010101101011100110011000000000000
000000000000001001100010010101101100000010110000000000
000000000100001011000010001001101110010100100000000000
000000000000001000000000000101001000000110110000000000
000000000000010101000010000011011011010011100000000000
000000000000101000000000011011001110010000100000000000
000000000110011001000010000101111001110000010000000000
000000000100100000000111001101011011101000010100000000
000000000001000001000000000011111010010000000000000000
000000000000011111100000001101111100100001000000000000
000000000000010001000000000001011011000100100000100000

.logic_tile 6 10
000001000000000000000010110101111010101001110000000000
000010100000000101000011011111011000101010110000000001
001010100010011000000000000011001000000010100000000000
000000000000101011000000000000011010000001000000000000
010000000000011000000111000000000000000010000000000000
110000000000101011000110100001001111000000000001000000
000000000000011111100011010101111011000011100000000000
000000001010100111100011011001011101000010000000000000
000000000000001101100010000111000000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000100011100110100111000000000000010000000000
000000000000000000000100000011001011000010110000000000
000000000000000001100110000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000010000000010001100000001001111110000011110010000000
000000000000000000000000000011001101000111010000000000

.logic_tile 7 10
000001000000101111000110011011001011000000000000000010
000000100000000111000010001101001101001000000000000000
001000000000000111100000010001100001000001010100000000
000000001010000000000011111011101000000010010000000000
110000000010100111000111111101000000000001000000000000
010000000001000101100011110011100000000000000000000000
000000000000101111100010110101011010000110100000000000
000000001111000111100111100001101110001111110000000000
000001001110000111100010000101111111010000000000000000
000010101100000111100011001001001111000000000000000001
000001000000101000000000010111001101000001000000000000
000000000000001011000011101001001011000000000010000000
000000000000000001100000000111000000000000000000000000
000001000001000001100000000000001010000000010000000000
000000000000001111100110000001011110010111100000000000
000000000000001001000000000001001110001011100000000000

.logic_tile 8 10
000000000110000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000010010010
001010101010000000000000000000001000001100111100100000
000001000000000000000000000000001000110011000010000000
000001000000001000000000010101001000001100111100000001
000000000000000001000010000000100000110011000010000000
000000000001000001100000000111001000001100111100000000
000010100010100000000000000000100000110011000010000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000100000000000000000000101101000001100111110000000
000000000000000000000000000000000000110011000010000000
000000000000100000000110000111101000001100111110000100
000000000001010000000000000000100000110011000000000000
110001000001001000000110010111101000001100111110000001
100010100000000001000010000000100000110011000010000000

.logic_tile 9 10
000000000000010000000000000011101010000000000010000000
000000000000101001000000000000110000001000000000000000
001001000001001000000000010001101110000000000010000000
000000000100100001000011010000110000001000000000000000
110000000000100000000000000000000001000000000000000000
000000000001010101000011101011001001000000100001000000
000000000000001000000000010111111000000000000000000000
000000000010000111000011100000110000001000000001000000
000000000000000000000000000000000001000000000000000000
000000000000001001000010100011001001000000100000000000
000010000000000000000110100000000001000000100100000000
000000000000000000000000000000001011000000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000010100001011001000000000000000010
100000000000000000000000000101001010000000100000000000

.ramt_tile 10 10
000001000100000111100000000011111010000000
000010100001011111000000000001010000000100
001000000001010111000000010101011000000000
000000000000000111000011011101010000000000
110000000000001111000111110001011010100000
010000000000001111100011010111010000000000
000000000000100001000000010101011000000000
000000000000000000100011010101110000000000
000000000110001000000000011001111010000000
000000000000000011000011110101010000000000
000000000100000011100111011001111000000000
000000000000010000100011011111010000000000
000000000000100001000000001011111010100000
000010000000000000000000001011110000000000
110010100000001111100000001011011000000000
110000000100001011000011100111010000000000

.logic_tile 11 10
000000000000010001100000010001011100110011000000000000
000000000001110000000011111001001101000000000000000000
001000000000000000000011100000001110000100000100000000
000000000000100101000000000000000000000000000000000000
110000000000000001100000000000000001000010000000000000
000000001100000000000000000000001000000000000000000000
000000000000000000000000000000001010000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000001001000000010000000000000010000000000000
000000000000000001100011100000001101000000000000000000
000000000001111111100000001011011101100000000000000000
000000000000100011100000001001001111001000000000000000
000000000001010011100000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
110000000000001000000000011000000000000010000000000000
100000000000001011000011110111000000000000000000000000

.logic_tile 12 10
000000000110000000000110100101100000000000001000000000
000010100001010000000000000000101011000000000000010000
000000000000001000000110100101100001000000001000000000
000001000000100101000000000000001100000000000000000000
000001001010100111000011100101000001000000001000000000
000010000000011111100111110000001100000000000000000000
000000000000000111000000010011000000000000001000000000
000000001000001111100010100000101011000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000001011000011000000001000000000000000000000
000000000000001111000000000101000001000000001000000000
000001000000001011000000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011110000101111000000000000000000
000000000000000000000011100011000000000000001000000000
000000001000000000000100000000001111000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000111100010100101001111000000000000000000
000000000000000000000010101101001011010000000000000000
001000000000000000000111000111111100010111100000000000
000000001010001111000010100011001101001111100000000000
110000000000001001000010100001011000000001000000000000
110000000000001101100010010011011001000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001000111001000000000000000000000000000
000000000000000001000110101001000000000010000000000000
000000000001001000000000001011101100100000010100000000
000000000000101101000010101111111011110000010000000000
000000000000000000000111011000001110000110000010000000
000000000000000001000010000101010000000100000000000000
000000000000000111100000010001101010001000000000000000
000000000000000000000011101001001110000000000000000000

.logic_tile 2 11
000000000000001000000110001001101111000010000000000000
000000000000000111000000000011111111001001000000000000
001001000000001101100011100111000001000000010010000000
000000000000000111000110111001101000000000000000000000
110000000000000000000111111011101110000010100000000000
010000000000000101000111011011111011000001100000000000
000000000000000101000010100000011000000100000100000000
000010100000000101100000000000010000000000000000000000
000000000000000000000000001101001011000100000000000000
000001001000000000000010001111011011100000000000000000
000000000000001000000110011001011011001000000000000000
000000000000001011000010000101001110000000000000000000
000000000001001000000011110000001111010000000000000000
000000000000000011000111000000001000000000000000000000
110000000000001000000010000111111010000010000000000000
100000000000000001000000000101110000000100000000000000

.ramb_tile 3 11
010000000100000111100000000011011100100000
001000000000000111100011101101100000000000
001000000000010011100011101111001100000000
000000000000000111100100001101100000100000
110000100000000000000011110111011100000001
011001000000000000000011001001100000000000
000000000000010111000000001111101100000000
001000001010000000100011101111100000000000
000000000000000000000111110001111100000000
001000000000001111000010100001100000000000
000000000000000101000000001111101100000000
001000001010000001000000000001000000100000
000001000000000000000011101001011100000000
001000101110000000000110010001000000100000
010000000001010011100111010011101100000100
111000000000100000100111011101000000000000

.logic_tile 4 11
000000000010100001100000010001001100010111100000000000
000000000001000101000011011101011000010110100001000000
001000000000001111000000001101011100000000000000000000
000000000000000101000000000001010000000010000000000000
110000000000101001000010100000011111000110100000000000
110000000001000011000000000000011010000000000000000000
000000000000000101000000010011011001000110100000000000
000000100110000000100011000101001110001111110010000000
000000000010001101100110110000000000000000100100000000
000000000000001111100011110000001101000000000000000000
000000000000000000000010101111101101000110100000000001
000000000000000000000110000111001011001111110000000000
000001000000000000000011000111001100000110000000000000
000010100000000000000010000000100000000001000000000000
000000000000000101000000011001001101010111100000000000
000000001100000001100010001011101110000111010010000000

.logic_tile 5 11
000000000000000000000000001000000000000000000101000000
000000000000000000000010111111000000000010000000100100
001001000010000000000000000000001111000100000000000000
000010100100000111000000000000001100000000000000000000
110000001010000111100010001011101101010111100000000000
010000000000000000100010100001101010001011100000000000
000000000100011111000000011000000000000000000000000000
000010100001001111100011010011001011000000100000000000
000000000000000111000010000101100000000000100000000000
000000001100000000100011100111101011000000000000000000
000000000000000101100010000111001001000000000000000000
000010000000000000100000000000011100100000000001000100
000000000000000011000000010101101111000110100000000000
000000000000000000000011100101011000001111110000100000
000000000000001001000010101000011110010100100000000010
000010000001000001000000000111001101010000100000000001

.logic_tile 6 11
000010100100000111000111110011001100000000000000000000
000000000000000111000110100101101000000010000000000000
001000000000000011100111110000011100000100000100100100
000000000000001111100110011001011010000110100001000000
110000000000000011100011101001011111010111100000000000
010000001010000001000000000011001010001011100000000000
000000001100000111100111010011011111010110100000000000
000000000000000001100011010000011011100000000000000010
000000000000000101100011001101111001000110100000000000
000000001110000001100010001101001000001111110000000000
000000100000000000000000001101001111010111100000000000
000011000000001111000011100101101001001011100000000000
000000000000000111000000011111101110010000000000000000
000000000000000000100010001001111001000000000000000000
000000000000001000000011110000000000000000000000000000
000000000000001111000111010000000000000000000000000000

.logic_tile 7 11
000000000000010111000111100011011100000000000000000000
000010000000000011000011110001101110000000010000000000
000000000000001000000000000111111010010111100000000000
000000001110001001000000000001111100001011100000000000
000000000000101001100011110011101011100000010000000000
000000000000011111000011001011111000010001110000000000
000010000000101111000111110101001101010111100000000000
000001000000000011100011100101101010001011100000000000
000000000000100001000111110001001110000001000000000000
000000000000010001000111000101101111000000000000100000
000000001100000101000010101011001001010111100000000000
000000000000000000000110000101011110000111010000000000
000000000000000001000010000101111011000110100000000000
000000000001010101000100000011101010001111110000000000
000010000001010000000111111000011100000000000000000000
000001000000001111000011011111010000000100000000000000

.logic_tile 8 11
000000000000000000000000000101001000001100111100000001
000000000000000000000000000000000000110011000010010000
001000000001010000000110000000001000001100111100000010
000000000000100000000000000000001100110011000010000000
000010000000001000000000000000001000001100111110000000
000000000001000001000000000000001101110011000010000000
000000000100001001100000000111001000001100111100000000
000000100000000001000000000000100000110011000011000000
000000100000000001100000010101101000001100111100000000
000001000000000000000010000000000000110011000010000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000010000010
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000010000000
110000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000010000000

.logic_tile 9 11
000001000000000000000111000001001100000000000000000000
000000100110000000000000000000100000001000000000100000
000000000001000000000111001001101011010111100000000000
000000000000101101000011101001101010001011100000000000
000000000000001001100110000001011110000000000001000000
000000000000001111100100000000100000001000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000111000010001011001001000000100000000000
000000000100000101000010100011101000000000000000000000
000000000000000000000000000000010000001000000000000000
000001001101000101000000001111011000000000000000000100
000000100000010000000000001101101010000000100000000000
000000000010000101100110000101111001010111100000000000
000000000000000000000000001101011111001011100000000000
000000000011101000000010000000001110000000000000000000
000000000001110101000000001001000000000100000000000000

.ramb_tile 10 11
010000000000000000000000011001111110000000
001000001010001001000011110011110000000100
001000000000100000000111101001001010000000
000000000000000000000100001011100000000000
110000000000000111100011111101011110000000
111000000000000000100011101111110000000000
000000000100100000000111011101101010000000
001010000000000000000011011101100000000000
000001000001000011100111010011111110000000
001010101110100000000111011011010000000000
000010000000000111100011100001001010100000
001000000000000111000000001011000000000000
000010000100000011100110100111011110000000
001000000000000000100010000111110000000100
110000000000000111100010010101001010000000
111000000000000000100010100011100000000000

.logic_tile 11 11
000000000000001001000111100000000001000000100100000000
000000000000000001100100000000001011000000000000000000
001000000000000101000110001101111101100000000000000000
000000000000011111000000000101001110000000000000000000
110000000110000000000000000001101110100000000000000000
000000000000000000000000000011011110000000000000000000
000000000000000101000111000000011101000110100000000000
000001000100000001100100000000011001000000000000000000
000001000000001001000000000011000001000000010000000000
000010000000001011000000000001001000000001000000000000
000000000000001000000000010001000000000010000000000000
000000000000100001000010000000000000000000000000000000
000000000000000001100000010001001110000110000010000000
000000000000001111000010110000000000000001000000000000
110010100000001000000000000000000000000010100000000000
100000000000001101000000001001001000000010000000100000

.logic_tile 12 11
000000000000000111100111100111000000000000001000000000
000010100001000000000111110000101011000000000000010000
000000000000000101100000000001000000000000001000000000
000000000000001111000000000000101011000000000000000000
000001001010000111100011100101000001000000001000000000
000010000000001111100110110000001101000000000000000000
000001000000000101000000000011000000000000001000000000
000000100000000000100011110000001000000000000000000000
000000000000001000000000010011100001000000001000000000
000010100000000011000011000000101000000000000000000000
000000000000000000000010110101100001000000001000000000
000000000010100000000111010000001011000000000000000000
000001000000000000000000010001100000000000001000000000
000010000000000000000010010000001010000000000000000000
000000100001000000000000000011000000000000001000000000
000000001000000000000000000000101001000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000010000000000000
000101010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.logic_tile 1 12
010000000000000000000000001000001010000010000100000000
001000000000001001000000000101010000000000000000000000
001000000000000011000111001011111010001101000000000000
000000000000000111000100001001010000001111000000100000
000000000000000101000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000010000000000001100010100000001010000000100100100000
001000000000000000100000000000001111000000000000100000
000000000000000000000000000000011101000000100001000000
001000000000000000000000000000011000000000000000000000
000000000000001000000010001001000001000000010100000000
001000000000000001000000001011001111000001110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000010000000000000
001000000000000000000010100001000000000000000000000000

.logic_tile 2 12
010000001110101111100111101111011000101011010000000000
001000000001011111000110100101001001000010000000000001
001000000000001101000011100001000000000000000000000000
000000000000000101000110010101001000000000100000000000
010000001100001101000110110000011100000100000100000000
111000000000101011100111100000000000000000000000000000
000000000000001101100110011001100000000001010000000000
001000000000001011000011000101001100000001110000000100
000000000000000001100000000011111001001011100000000000
001000000000000000000000000111011111010111100000000000
000000000000001001100000001000011010000000000000000000
001000000000001001100000000111011100000110100000000000
000000000000000011100000001101011011011110000000000000
001000000000000001000000001001111110001011100000000000
000010000000001001100110001011101010100000010000000000
001001000000000001000100000101001001111000100000000000

.ramt_tile 3 12
000000000000001111100111000011111010000000
000000000000101011100100001101110000100000
001000000000001111000000010011111000100000
000000000000000111100010011001010000000000
110000000100000011100111001011011010001000
110000000000000000100011101101010000000000
000010100001011001000111010011011000000000
000001000000000011000010010001110000010000
000000001101000011100000011011111010000000
000000000000000000000011010001010000010000
000010000001001001000010001111111000000000
000000001110100011100000000101010000000000
000000000000000000000010000001111010000001
000000000000000000000000000101010000000000
010010100000000011100000000001011000000000
110001000000000000100000001101010000000000

.logic_tile 4 12
010000000000001000000011100111111100001000000100000000
001000000010000001000000001011000000000110000000000000
001000000000000011100111001101011000000111000000000000
000000000000000111100000001001100000000010000001000000
000000000000000011100010100000011110010010100010000000
001000000000001101100100000000001100000000000000000000
000000100000010000000011101011001011001000000100000000
001001000000000000000100000111101000101001010000000000
000000000000001000000110000011001010010000000001000000
001000000000000101000011110000101000100001010000000000
000000100001000101100000001000000000000010100000000000
001001000000100000000000001111001001000010000000000001
000000000000000011000000000000000001000000100000000000
001010000010000000010000000000001011000000000000000000
000000000000000000000000001000001110000110000000000000
001000000110000001000010001111000000000010000000000000

.logic_tile 5 12
010000001100100101000110000011001100100000000000000000
001000000001010101000000000011101000111001010000000000
001000000000000101000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100000
110000000000000001100000000000000000000000100100100000
111000000000000000000000000000001110000000000000000000
000000000000110000000000000011000000000000100000000000
001000000000000000000000000000101100000000000000000000
000010100000100001100010010000001110000100000100000000
001011100001011101000010000000000000000000000001000000
000001000000000000000000000001000000000001010000000000
001000100000000000000000000001001001000000100001000000
000000000000000101000111000001000000000001000000000000
001000000000100101000100001011000000000000000001000000
000000000000000000000000011001001010010110100000000000
001000000000000000000010100001001000001001010000000100

.logic_tile 6 12
010000000000101011100111010011000000000000010100000001
001000000000011001100010001111101001000001110011000001
001000000000000111100000001111111011000000000000000000
000000000000001101100010100001001010000000100000000000
110001000000100111000010111101011101101011010000000000
101000101000010000100011111101111000000001000000000000
000000000000000001100111000011101110010110000110000001
001000000000000101000000000000011100000001000011000000
000000000001010001000111101011111100010110000000000000
001000000000100000000000001011011011111111010000000000
000000000000001101100010000101000000000001000000000000
001000000000000001100110010001000000000000000000000000
000000000000000111100010000111001001000110000010000000
001000000000000000000010000000111001101001000000000000
000000000000000101000000000001001110001110000000000000
001000000000000000000000001001000000000110000000000100

.logic_tile 7 12
010000000010001000000110100111011000010100100001000000
001010100000001111000000000000001000101000000000000001
001000000000001111000111010101011100001000000110100000
000000000001000001000011101001100000001110000011000100
110000000000000000000011101101000001000010110000000000
101000000010001111000010101101001001000001010000100000
000000000000100101000010001011111111000000000000000000
001000000000011001000011101111101011001000000000000010
000010100000000111000010000111101100000000000000000000
001001000000000000100010100000010000001000000000000000
000000000000001000000000000111001010010000000100000101
001100000000000101000010000000111011100001010001000100
000000000110001101000111011111011010000000000000000000
001000000000001001000110100101101101000100000000000000
000000000000001001100000001001101110000000000000000000
001000000000001011100010001001001100000000100000000000

.logic_tile 8 12
010000000001111000000111010101000000000001000000000000
001000000001010011000110100101100000000000000000000000
001000000000000011100111001101111111010000000000000000
000000000000001111100100000011101111000000000000000000
010000000000000011100011010001001110000000000000000000
111000000000000000100011110000110000001000000000000000
000000000000100000000110000000011000010000000000000000
001000001001011001000110100000001001000000000000100000
000000000000000101000110000001111011101000000000000000
001000000000000000000100001001111101101110000000000000
000000000000000101000000011000001010000000000000000000
001000000000000000000011010001000000000100000000000000
000000000000000101100111010101100000000010110100000100
001000000000000000000111101111001001000000010000000000
000000000000100001000000010001001110000001000000000100
001000000001010000000010011011001100000000000000000000

.logic_tile 9 12
010001000010000101000010111000000000000010100000000000
001000100000000000000111100001001010000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000010011101001110000000100000000000
110000000000000111000011110000001100000100000100000000
001000000000000000000011000000000000000000000010000000
000000100000000011100000010101000000000000000000000000
001000000000000101000011010000101101000000010000000000
000000000000000111000011100000000001000000000000000000
001000100000001001000100001101001001000000100000000000
000000000100000000000000000011001010000000000000000000
001000001010000000000000000000010000001000000000000010
000000001011001000000110001101111010000001000000000000
001000000000000101000000001111101111000000000000000000
110000000000000000000110100001011010000000000000000000
101000000000000000000100001001101000000000010000000000

.ramt_tile 10 12
000010100000001000000000000001111000000000
000001000000000011000011101011010000000000
001000000100000011100110010111001010000000
000000000000000000100111011111010000000000
010000000000000000000010001111111000000000
010000000000000111000000001111010000100000
000000001000001111100011100111001010000000
000000000000001011000011100101110000000000
000010100000000000000000011111011000000000
000001001100000000000011001101010000000100
000000000000000000000111101011101010000000
000000000000000111000000001101010000000000
000000001010000011100111011011111000000000
000000001000000111000111011001110000010000
010000000011001000000111101001001010100000
110000000000000011000100000101010000000000

.logic_tile 11 12
010000000000010001000010100000001100000100000100000000
001000001100100000100100000000010000000000000000000000
001000000000001000000000001111111110100000000000000000
000000000000000001000010010111101011000000010000000000
110000000000000101000110000001000000000000110000100000
001000000000001001100010101111101011000000000000000000
000001000000000000000000000001111100100010000000000000
001000100000001001000011100001011010000100010000000000
000000000000000111000010000000001100000100000100000000
001000001110000000100100000000000000000000000000000010
000000001100000000000000010001101011100010010000000000
001000000000001111000010000111101010001001100000000000
000000000000001000000111000000011010000100000100000000
001000001100000001000000000000010000000000000000100000
110000000000000001000110100011100000000010000000000000
101000000000001111100100000000000000000000000000000000

.logic_tile 12 12
010000000000001101100010100000001000111100001000000000
001000000001000001000100000000000000111100000000010000
001000000000000000000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001000000010101000000000000010000000000000
001000000000000101000100000101000000000000000000000000
000000000000000101000000000001000000000001000100000000
001000000000000000100000000001000000000011000000000100
000000000000000000000010100000001100000010000000000000
001000000000000000000100000000010000000000000000100000
000000000000000000000011100000000000000010000000000000
001000000000000000000000000000001001000000000000000000
000000000000000101000000000000001010000010000000000000
001000000000000000100011100000000000000000000000100000
000000000000000000000000001101011010110011000000000000
001000000000000000000000001011101111000000000000100000

.io_tile 13 12
000000000100000010
000000000100000000
000010000100000000
000000110100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000100000000000000000000000000000000000000000
001010000001010000000011110000000000000000000000000000
001000000000000000000000001101000000000001000100000000
000000000000000000000010101111000000000011000000000000
010000000000001111100000010000000000000000000000000000
011000000000000111100010100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
001000000000001111100000000000000000000000000000000000
000000000000001000000010001101101101000011110000000000
001000000000001001000000000101011100100011110000100000
000000000000000000000000000011000000000001010000000000
001000000000000111000000001101001010000001100000000100
000101000000100000000000001011000000000001000010000000
001110100001010000000000001001100000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.ramb_tile 3 13
010000000100000000000011011001011000000000
001000000000001111000010110001110000000001
001000000000001111000110011101111010000000
000000000000001111000111111111010000010000
010000000000000111100110110111011000000000
111000000000100000000111001001110000100000
000000000000000011000110011111011010000000
001000000000000000000110010001010000100000
000000000010000111000000001101111000000001
001000000000000111100000001001110000000000
000000000001010000000000001001011010000000
001000000000100000000000000111010000100000
000000000000000001000000000011011000000000
001000000000000000000010000011010000100000
110000000000001001000000000101011010000000
111000000000000011100010001101010000100000

.logic_tile 4 13
010000000000000000000000010011011100001100110010000000
001000000000000000000011110000100000110011000001000000
001000000000001101000010100000001100000100000100000000
000000000000000001100000000000000000000000000000000000
000000000000000111100000000111011010011001110000000000
001000000000000000000010000101001100010110110000000100
000000000000001001100110000111101001010100000100000001
001000001000001011100000001011011101111000100000000000
000000001110000000000111000111111110000110000000000000
001000000000001111000010000000100000000001000000000000
000000000000000111000111000101101101000000100100000000
001000000000000000000000000000111000000000000000000000
000000000000001000000111000001100001000010100001000000
001001000000000101000000000000101000000001000000000000
000000000000000001100000011111011010101000010000000100
001000000000001111000010110101101011101001010000000000

.logic_tile 5 13
010000000000001111000010111001101000111110100000000000
001000001000000101000011001111011001111000100000000000
001000001000100101000110110001001110011111100000000000
000000000000000000000011110001001001010100000000000001
110000000000001111000011100011011111000000100100000000
011000000000000111000000000000011101101000010000000000
000000000100000101000110011001111111001001000000000000
001000000000000000100110001101101001000101000000000001
000001000000001101100000000001101110101001010000000000
001010100000000101000011001101011010000110100000000000
000000000000101000000000010011111110000101000010000000
001000000000000001000010000101000000000110000000100000
000001000000000001000000011000011110010000000100000000
001010100000000000000010000101011100010010100000000000
000000000000000111100110001000011010010000100100000000
001000000000000000000010001111011111010100000000100000

.logic_tile 6 13
010000000000000111100011110001000000000011010000000000
001000000000010111000111010001001010000011000000000000
001000000000000000000110001001000001000011010000000000
000000000110000000000110101011001001000011000000000000
110000000000000101000111100111001010100001010000000000
101000100000000101000110010011111001100010010000000000
000000000100000011100110110001011000110100010000000000
001000000000000111100011111101111100100000010000000000
000000000000001001000000010001000000000000100000000000
001000000000000001100010000001101110000000110000000000
000000000000000000000111100101011011000010100000000000
001000000000000000000100000000111010001001000000000000
000000100111000001000010000101000001000001010100000000
001010100000000000000011111011001010000001100010000101
000000000000000000000000001000001110000000000000000000
001000000000000000000000001101010000000100000000100000

.logic_tile 7 13
010000000000001001100000010101011100010100000100000000
001000001001010011100010000000011011001001000001000000
001001000000000000000111100101100000000001000000000000
000010100000001101000110101011001011000010100000000100
110000101101001111100110001001011000000001000000000001
011001000000011011000011110101010000001001000000000000
000000000000000111100011100101111000010100000000000000
001000000000000001100100000000011111001000000000000000
000000000110101000000011001101100001000001000010000000
001000001111010001000010000101001011000001010000000000
000000000000000000000110000111001010000000000000000000
001000000000000000000000000000100000001000000000000000
000000001101000000000111110101000000000001000100000010
001000000000010000000011110011001000000011100001000000
000000000000000000000000000001011000000100000100000000
001010000000000000000000000101100000001110000001000000

.logic_tile 8 13
010000000000000000000000001101111000101010000000000000
001001000000000111000011110011001011010110000000000000
001000000000000111100010100000001001010000000000000000
000000000000010000100100000000011011000000000000000000
110000000010001000000110100101101010000000000000000000
101000000000000111000000000000100000001000000000000000
000000000000000111000110001101111110000001000000000000
001000000000001111000110000011110000001001000000000000
000000000000000000000010100001100000000001010110000100
001000000000000101000000000011101111000010010000100100
000000000000000001000110001001011011101011010000000000
001000000000000001000000000001001010000001000000000000
000000000000001000000011000111011100001101000110100011
001000000000000001000000001111010000001000000000000001
000000000000000001100010000111101110000000100110100101
001000000000000000000000000000011101101000010000000000

.logic_tile 9 13
010000001000000000010011100000001011000110100000000000
001000000000000101000000000000011000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010100111001001000000100000000000
000010100000000000000000001011001010000001000000000000
001001000000000111000010001001100000000110000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000001001001100000000100000000000
000000000000101101000110101000001000000000000010000000
001000001111010001000100001111010000000100000000000000
000000000000000000000000000111000000000001000000000000
001000000000000000000010101001000000000000000000000000
001000000000000101100000000000000000000010100000100000
001000000000000101000000000001001100000010000000000000
000000000000100000000110100011100000000001000010000000
001000000000000000000000001001100000000000000000000000

.ramb_tile 10 13
010010000100000011100111011101001110100000
001011100000000000000111010001000000000000
001000000000000011100011101001101100000000
000001000000000111000011111001100000000000
110000000000100011000111000011001110100000
111000001100011111100000000101100000000000
000010000000001111000000001101101100000010
001000000000000111100000000001000000000000
000010000000001000000010100011101110000000
001001100000001001000100001001100000010000
000000000000100000000010010011101100000000
001000000000000000000011111001100000010000
000001000000001111100111100101101110100000
001010000000001001100000001101000000000000
110000000000000001000000000111001100000000
111000000000000000000000000001000000000000

.logic_tile 11 13
010000000110000000000000010011101110110011110000000000
001000000000001001000010001001101110000000000000000000
001000000000001101000000000000000000000000100100000000
000000000000001111100000000000001111000000000000000000
110000000000000111000000000000000001000000100100000000
001000000001000000100000000000001000000000000000000000
000000000000000111000110011000000000000000000100000000
001000000000000111100010000101000000000010000000000000
000000000000001001000111001101101100100000000000000000
001000000000000001100000001101111100000000100000100000
000000000000000000000010000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000011001100000000000000000000000000100000000
001000000000100111000010000101000000000010000000000000
110000000000000001100000000001011111100010000000000000
101000000000000000000000000011001000000100010000000000

.logic_tile 12 13
010000000000000000000000000000011100000010000000100000
001000000000000111000000000000000000000000000000000000
001000000000000101100000001000000000000010000000100000
000000000000000000000000001101000000000000000000000000
110000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000010000001110000100000100000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000001010000010000000000000
001000000000000000000000000000010000000000000000100000
000000000000000101000000000001000000000000000100000000
001000000000000000100000000000000000000001000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
110000000000000000000000001000000000000010000000000000
101000000000000000000000000001000000000000000000100000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001111000010110000000000000000001000000000
000000000000001011000110000000001011000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000010010110000001011110011000000000000
000000000000001001100110000001101000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000011000001000001100110000000000
000000000000000000000010000101000000110011000000000000
000000000000000000000000001000000001000000100100000001
000000000000000000000000000001001010000000000000000000
000000000000000000000110000001100000000000000100000001
000000000000000000000000001111000000000010000000000000
010000000000000000000000000011000001000000000100000001
010000000000000000000000000000101000000001000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000011100000000010000000000000
000010000000000000000000000000100000000000000010000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000100001000111000011111111011010000000
000000001000000111100111111011000000100000
001000000000001000000111011101011000100000
000000000000001001000111011101100000000000
110000000000001000000111100001011010001000
010000000010001011000011100001000000000000
000000000000001001000000000001011000000000
000000001110001001100010000101100000010000
000000000000001000000000000011111010000000
000000000000001011000010000011000000100000
000000000000000001000000010001111000000000
000000000000000000000011001101100000010000
000000000000000011100000001001011010001000
000000000010000001100000000111100000000000
010010000000000011100000001111011000000000
110000000000000000000000001001000000000001

.logic_tile 4 14
000000000000000011100110000101111000110110100000000000
000000000000000000000110101111101010110110010001000010
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000111110001001010000110000000000000
010000001000000101000110000000000000001000000000100000
000010000000000000000000011111100000000000000000000000
000001000000000000000010000001100000000001000001000000
000000000000000000000110010000001010000000000000000000
000000001000000000000010101101010000000010000000000100
000000000000000000000110101001001110000010000000000000
000000000000000000000000001011101001000000000000000000
000000000000000101100010100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000001001100111101011111110000001110000000000
000000000000001001000100000001111010000000100001000000
110000000000100000000011100000001100000100000000000000
010000000000011111000100000000000000000000000000000000
000000000000000000000000001101000000000001100100000000
000000000000000000000000001001101101000010100000000000
000000000000000001100010000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000010001100000000001100100000000
000000000000000000000011101001001101000010100000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011001011110000000010000000000
000000000000000000000111101111011001000001110010000000

.logic_tile 6 14
000001000000001101000010110000000000000000000000000000
000000100000000011000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000101000000000000101001001010000100100000000
100000000001010011000010000000011011101000000011000011
000000000000000000000011100001001110101000100000000000
000000000000000000000100000011101000101000010000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001100000000000010100000010
000000000000000000000000000101101101000001110001000011
000100000000000101100000010111001010000100000110000100
000100000001000000100010100000111000101000010001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000001101000000000001011100000010000100000000
000000000000001111000000000001000000000111000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001101110000101000000010101001011101010000000000000
010010000000000001100010110101011011101001000000000000
000000000000100000000011100000000000000000000000000000
000010000000010101000000000000000000000000000000000000
000000100000000000000000010101101110000100000110000000
000000000000000000000010110001000000001110000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000001000000101000000000000000000000000000000000000000
000000100000010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000010110111111100000100000100000000
000000000000000000000010010000101101001001010000000000
001000000000001000000010010000011001010100100100000001
000000000000000001000111101001001100000100000010000000
010001001000000000000011100101111100000100000100000000
110010100000000001000100000000001001001001010000000000
000000000000000101100000001001100000000001000000000000
000000000000000111100011101101101010000010100001000000
000000000110000101000110011011101110001101000100000000
000000000000000000100010100011000000000100000000000000
000000001010001111000000010101111110101110000000000000
000000000000000011100010101001001100101000000000000000
000000000000001101000000010011101111010100000100000000
000000000000000001100010000000011101001001000000000000
000000001010000011000000010101101111100010110000000000
000000000000000000000010001011001001100000010000000000

.logic_tile 9 14
000000000000100001100000001000011000010000100110000000
000000000001000000000010100111001110010100000001000010
001000000000000101100111011011011001101010000000000000
000000000000000000000110111101011101010110000000000000
110001000000010111100000000111101111010000100000000000
100010100000100000100010110000101011000000010000000000
000000000000001111000111000101011110001001000110000001
000000000000000001000011100001000000000101000000000000
000000000000000000000111101111011101100010110000000000
000000000000000111000000001001111010010000100000000000
000000000000000000000010110111100001000000010110000000
000000000000000000000110111101001010000010110011000010
000000000000001111100000010011001111010000100000000000
000000001100001101100010000000101101000000010000000000
000000000000000111100000011001011001110010100000000000
000000000000000000000011111011111001110000000000000000

.ramt_tile 10 14
000000000000001011000000000011101110000000
000000000000000101100000000101000000000000
001000000000000000000111110001001100000000
000000000000000000000011101101000000000000
010000001000000011100011110101101110100000
110000001100000000100011010111000000000000
000000000001000101100000001101101100000000
000000000000001111000000001001000000001000
000000000000001111100000001111001110000000
000000000000001001100000001001100000000100
000000000000000011100000011011101100000010
000000000000001101100011010111000000000000
000000000000001001000111001011001110000000
000000000000001001000110111011000000000000
110000000000000001000000000111001100000010
110000000000000001000000000001100000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010101100001001100110000000000
000000000000000000000010000000101011110011000000000000
001000000000000000000000000101101000000100000000000000
000000000000000000000000000000110000000001000010000000
000000000000001001100000000101000000000000000100000000
000000000000001011000000000101000000000010001000000000
000000000000000011100110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000001
110000000000000000000000000000001010000000000010000001

.logic_tile 2 15
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000010011001001001100111000000000
000000100000000000000010100000101111110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101101110011000000000000
000100000000100000000010000011001001001100110000000000
000100000001010000000000000000101110110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.ramb_tile 3 15
000100000000000000000000000000000000000000
000101000000000000000011101011001111000000
001000000000000000000000000000000000000000
000000000000000000000000001101001100000000
010000000000000111100110110000000000000000
010001000000000000100010101101000000000000
000000000000001111100000011101100000000000
000000000000000101100011010101000000000001
000000000000000001000000000000000000000000
000000000000000000000011110101000000000000
000000000000000001000000011000000000000000
000000000110000000000010101101000000000000
000000000000000000000110101000000000000000
000000000000000000000000001011000000000000
110000000000000001000000001000000000000000
110000000000000000000000000011000000000000

.logic_tile 4 15
000000000000000000000011110101111011111110110100000000
000001000000000000000011010101011000111101010000000000
001000000000001000000011111000011111010110100100000001
000000000000000011000011011011001001000100000000000000
110010000000000001000000000111111000110110100000000000
110001000000100000000010100011111010110100010000000000
000000000000001001000000010001000000000000000000000000
000000000000000001000011011101100000000001000000000000
000000000000001000000000011111001001110000110100000000
000000000000000001000010000101011100110100110000000000
000000000000001000000110000011000001000010100100000000
000000000000000011000000000000101101000001000000000000
000000000000000000000011100101011110000100000000000000
000000000000000001000100000000100000000000000000000000
000000000000001001100000000001111010000110100000000000
000000000000001101000011110000101001000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101000000000000000111100101
000000100000000000000000000000100000000001000000000011
010000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000010110000000000000000000000000000
000000000000000001000011010000000000000000000000000000
110000000000000000000000000011101111000000100111100000
100000000000000000000000000000101000101000010000000010
000000000000000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000011001101110001001000110000001
000000000000000000000011111001100000001010000000000010
000000000000000011000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001101101101101011010000000000
000000000000000000000000000011011011000001000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000000000000000001000000000000000
000000010000000000000000001011001011000000
001000010000000111000000010000000000000000
000000010000000000000011111101001101000000
110000000000000001000010011000000000000000
010000000000000000000111111001000000000000
000000000000000001000111111111000000000000
000000000000000000000011101101000000000001
000000000000000000000010000000000000000000
000000000000000000000011100101000000000000
000000000000000000000000011000000000000000
000000000000000000000010010001000000000000
000000000000000011100000001000000000000000
000000000000000000100000001101000000000000
010000000000001000000000001000000000000000
110000000000000011000000000111000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
80230e1300ef80230e1300ef80230e1300ef80230e1303b703130eb305b70f37
002300238e03859300ef00238e0300ef00ef00ef00ef00ef00ef00ef00ef00ef
00ef002300238e03859300ef002300238e03859300ef002300238e03859300ef
859300ef002300238e03859300ef002300238e03859300ef002300238e038593
8e03859300ef002300238e03859300ef002300238e03859300ef002300238e03
00000000f06f0eb380e70eb31ee38e930023006f00ef00230e1300ef00230023
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
01c300d012c001c30240138001c30240144001c3024000f06800000000b000a0
01c301cf000500450f4001cf000510001040108010c011001140118011c01200
0a4001c301cf000500450b8001c301cf000500450cc001c301cf000500450e00
0045068001c301cf0005004507c001c301cf00050045090001c301cf00050045
0005004502c001c301cf00050045040001c301cf00050045054001c301cf0005
00000000ffdf000000000000ffd3001e01c3018000c001cf07a0018001c301cf
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 3 i_clk$SB_IO_IN_$glb_clk
.sym 4 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 6 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 7 wb_rst_$glb_sr
.sym 8 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 45 clock_gen.pll.rst_reg[1]
.sym 47 servant.wb_ibus_adr[27]
.sym 48 servant.wb_ibus_adr[25]
.sym 49 servant.wb_ibus_adr[18]
.sym 50 servant.wb_ibus_adr[19]
.sym 51 servant.wb_ibus_adr[17]
.sym 52 servant.wb_ibus_adr[26]
.sym 53 servant.wb_ibus_adr[29]
.sym 54 servant.wb_ibus_adr[28]
.sym 76 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 80 clock_gen.pll.rst_reg[1]
.sym 133 i_clk$SB_IO_IN
.sym 178 $abc$7035$adr[20]_new_inv_
.sym 179 $abc$7035$new_n1059_
.sym 183 $abc$7035$new_n1048_
.sym 184 servant.mdu_rs1[20]
.sym 253 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 291 servant.wb_ibus_adr[20]
.sym 292 servant.wb_ibus_adr[16]
.sym 293 servant.wb_ibus_adr[22]
.sym 294 servant.wb_ibus_adr[21]
.sym 295 servant.wb_ibus_adr[24]
.sym 296 $abc$7035$adr[22]_new_inv_
.sym 297 servant.wb_ibus_adr[23]
.sym 298 servant.wb_ibus_adr[15]
.sym 405 servant.mdu_rs1[23]
.sym 406 $abc$7035$new_n1052_
.sym 407 servant.mdu_rs1[22]
.sym 408 servant.mdu_rs1[21]
.sym 410 servant.mdu_rs1[8]
.sym 411 $abc$7035$new_n1053_
.sym 412 servant.mdu_rs1[7]
.sym 432 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[9]
.sym 487 i_clk$SB_IO_IN
.sym 519 servant.mdu_rs1[5]
.sym 520 servant.mdu_rs1[4]
.sym 521 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 522 servant.mdu_rs1[3]
.sym 523 adr[5]
.sym 524 servant.mdu_rs1[2]
.sym 526 servant.mdu_rs1[6]
.sym 528 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[7]
.sym 601 i_clk$SB_IO_IN
.sym 634 servant.cpu.cpu.state.ibus_cyc
.sym 635 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 636 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 637 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 640 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 653 adr[4]
.sym 663 servant.wb_dbus_ack
.sym 667 adr[3]
.sym 670 adr[5]
.sym 708 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 746 servant.cpu.rf_ram_if.rreq_r
.sym 747 servant.cpu.cpu.state.stage_two_req
.sym 748 wb_rst
.sym 749 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 750 servant.cpu.rf_rreq
.sym 753 servant.cpu.rf_ram_if.rgnt
.sym 759 dat[21]
.sym 773 dat[14]
.sym 776 dat[16]
.sym 830 wb_rst
.sym 836 i_clk$SB_IO_IN
.sym 854 wb_rst
.sym 860 servant.cpu.cpu.state.o_cnt_r[1]
.sym 861 servant.cpu.rf_wreq
.sym 863 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$619_Y_new_
.sym 864 servant.cpu.cpu.state.o_cnt_r[2]
.sym 865 servant.cpu.cpu.state.o_cnt_r[0]
.sym 866 servant.cpu.cpu.cnt_en
.sym 892 servant.cpu.cpu.new_irq
.sym 904 servant.cpu.cpu.state.misalign_trap_sync
.sym 944 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 961 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 975 servant.cpu.cpu.mem_bytecnt[0]
.sym 976 servant.cpu.cpu.mem_bytecnt[1]
.sym 977 servant.cpu.cpu.state.o_cnt_r[3]
.sym 979 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 980 servant.cpu.cpu.cnt_done
.sym 981 servant.cpu.cpu.state.o_cnt[2]
.sym 990 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5502
.sym 1002 servant.mdu_rs1[31]
.sym 1009 dat[24]
.sym 1011 i_clk$SB_IO_IN
.sym 1015 servant.cpu.cpu.cnt_en
.sym 1050 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 1053 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 1088 $abc$7035$new_n1028_
.sym 1089 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 1090 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$5765[1]_new_
.sym 1092 servant.cpu.cpu.cnt_done
.sym 1093 servant.cpu.cpu.csr.mstatus_mie
.sym 1094 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5763
.sym 1095 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 1104 servant.wb_ibus_adr[31]
.sym 1113 servant.cpu.cpu.cnt_done
.sym 1129 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 1147 servant.cpu.cpu.cnt_done
.sym 1202 servant.cpu.rf_ram_if.wdata0_r
.sym 1203 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 1205 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 1206 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 1207 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 1209 to_pc$SB_IO_OUT
.sym 1243 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5763
.sym 1251 servant.wb_ibus_adr[0]
.sym 1254 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 1257 servant.timer_irq
.sym 1289 to_pc$SB_IO_OUT
.sym 1315 to_pc$SB_IO_OUT
.sym 1318 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 1326 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 1432 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[2]
.sym 1433 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[3]
.sym 1434 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[4]
.sym 1435 servant.cpu.raddr[3]
.sym 1436 servant.cpu.raddr[2]
.sym 1437 servant.cpu.raddr[1]
.sym 1455 $abc$7035$techmap$techmap1501\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 1456 dat[16]
.sym 1458 dat[17]
.sym 1496 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 1544 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[0]
.sym 1545 servant.cpu.waddr[0]
.sym 1546 servant.cpu.raddr[0]
.sym 1551 servant.cpu.rf_ram_if.rcnt[0]
.sym 1713 servant.cpu.rf_ram_if.rcnt[0]
.sym 1848 $PACKER_GND_NET
.sym 1870 $PACKER_GND_NET
.sym 1879 servant.mdu_rs1[19]
.sym 1880 servant.mdu_rs1[18]
.sym 1882 servant.mdu_rs1[16]
.sym 1883 servant.mdu_rs1[17]
.sym 1885 servant.mdu_rs1[15]
.sym 1886 $abc$7035$new_n1047_
.sym 1891 clock_gen.pll.rst_reg[1]
.sym 1913 $PACKER_VCC_NET
.sym 1946 servant.wb_ibus_adr[20]
.sym 1954 clock_gen.pll.rst_reg[1]
.sym 1957 servant.wb_ibus_adr[25]
.sym 1960 $PACKER_GND_NET
.sym 1985 clock_gen.pll.rst_reg[0]
.sym 1986 clock_gen.pll.locked
.sym 2005 clock_gen.pll.locked
.sym 2040 clock_gen.pll.rst_reg[0]
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 $abc$7035$new_n1058_
.sym 2064 servant.mdu_rs1[14]
.sym 2065 servant.mdu_rs1[29]
.sym 2066 $abc$7035$new_n1056_
.sym 2067 servant.mdu_rs1[13]
.sym 2068 servant.mdu_rs1[27]
.sym 2069 servant.mdu_rs1[28]
.sym 2070 $abc$7035$new_n1045_
.sym 2074 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2075 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 2076 dat[7]
.sym 2082 dat[4]
.sym 2084 $PACKER_GND_NET
.sym 2111 $abc$7035$new_n1047_
.sym 2112 servant.wb_ibus_adr[31]
.sym 2117 servant.wb_ibus_adr[17]
.sym 2119 servant.wb_ibus_adr[16]
.sym 2120 servant.mdu_rs1[20]
.sym 2127 $abc$7035$new_n1058_
.sym 2142 servant.mdu_rs1[21]
.sym 2157 servant.wb_ibus_adr[30]
.sym 2158 servant.wb_ibus_adr[29]
.sym 2162 servant.wb_ibus_adr[18]
.sym 2168 servant.wb_ibus_adr[27]
.sym 2171 servant.wb_ibus_adr[19]
.sym 2176 servant.wb_ibus_adr[20]
.sym 2181 servant.wb_ibus_adr[26]
.sym 2183 servant.wb_ibus_adr[28]
.sym 2187 servant.wb_ibus_adr[28]
.sym 2194 servant.wb_ibus_adr[26]
.sym 2200 servant.wb_ibus_adr[19]
.sym 2205 servant.wb_ibus_adr[20]
.sym 2212 servant.wb_ibus_adr[18]
.sym 2218 servant.wb_ibus_adr[27]
.sym 2224 servant.wb_ibus_adr[30]
.sym 2230 servant.wb_ibus_adr[29]
.sym 2231 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 2232 wb_clk_$glb_clk
.sym 2233 wb_rst_$glb_sr
.sym 2234 $abc$7035$new_n1055_
.sym 2235 servant.mdu_rs1[12]
.sym 2236 $abc$7035$new_n1612_
.sym 2237 servant.mdu_rs1[11]
.sym 2238 servant.mdu_rs1[26]
.sym 2239 servant.mdu_rs1[24]
.sym 2240 $abc$7035$new_n1613_
.sym 2241 servant.mdu_rs1[25]
.sym 2253 servant.wb_ibus_adr[30]
.sym 2256 dat[10]
.sym 2263 adr[5]
.sym 2287 servant.wb_ibus_adr[20]
.sym 2289 servant.wb_ibus_adr[18]
.sym 2290 servant.wb_ibus_adr[19]
.sym 2291 servant.wb_ibus_adr[24]
.sym 2292 servant.wb_ibus_adr[26]
.sym 2294 servant.mdu_rs1[20]
.sym 2295 servant.wb_ibus_adr[27]
.sym 2296 servant.wb_ibus_adr[25]
.sym 2299 servant.wb_ibus_adr[17]
.sym 2309 servant.wb_ibus_adr[16]
.sym 2311 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2317 servant.mdu_rs1[21]
.sym 2326 servant.mdu_rs1[20]
.sym 2327 servant.wb_ibus_adr[20]
.sym 2328 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2332 servant.wb_ibus_adr[24]
.sym 2333 servant.wb_ibus_adr[27]
.sym 2334 servant.wb_ibus_adr[25]
.sym 2335 servant.wb_ibus_adr[26]
.sym 2356 servant.wb_ibus_adr[16]
.sym 2357 servant.wb_ibus_adr[17]
.sym 2358 servant.wb_ibus_adr[18]
.sym 2359 servant.wb_ibus_adr[19]
.sym 2364 servant.mdu_rs1[21]
.sym 2366 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2367 wb_clk_$glb_clk
.sym 2369 $abc$7035$new_n1046_
.sym 2370 servant.wb_ibus_adr[14]
.sym 2371 $abc$7035$new_n1049_
.sym 2372 servant.wb_ibus_adr[13]
.sym 2373 $abc$7035$new_n1615_
.sym 2374 servant.wb_ibus_adr[12]
.sym 2375 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1640[4]_new_inv_
.sym 2376 $abc$7035$new_n1614_
.sym 2381 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 2384 servant.mdu_rs1[11]
.sym 2385 $abc$7035$adr[20]_new_inv_
.sym 2394 $abc$7035$new_n1043_
.sym 2396 adr[3]
.sym 2397 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2399 servant.mdu_rs1[24]
.sym 2401 adr[5]
.sym 2424 servant.wb_ibus_adr[25]
.sym 2426 servant.wb_ibus_adr[24]
.sym 2431 servant.wb_ibus_adr[17]
.sym 2432 servant.mdu_rs1[22]
.sym 2435 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2436 servant.wb_ibus_adr[23]
.sym 2447 servant.wb_ibus_adr[16]
.sym 2448 servant.wb_ibus_adr[22]
.sym 2449 servant.wb_ibus_adr[21]
.sym 2455 servant.wb_ibus_adr[21]
.sym 2464 servant.wb_ibus_adr[17]
.sym 2470 servant.wb_ibus_adr[23]
.sym 2473 servant.wb_ibus_adr[22]
.sym 2479 servant.wb_ibus_adr[25]
.sym 2485 servant.wb_ibus_adr[22]
.sym 2487 servant.mdu_rs1[22]
.sym 2488 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2493 servant.wb_ibus_adr[24]
.sym 2498 servant.wb_ibus_adr[16]
.sym 2501 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 2502 wb_clk_$glb_clk
.sym 2503 wb_rst_$glb_sr
.sym 2504 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1657[1]_new_inv_
.sym 2505 adr[9]
.sym 2506 servant.wb_ibus_adr[8]
.sym 2507 servant.wb_ibus_adr[6]
.sym 2508 adr[7]
.sym 2509 adr[8]
.sym 2510 servant.wb_ibus_adr[7]
.sym 2511 servant.wb_ibus_adr[9]
.sym 2513 servant.wb_ibus_adr[12]
.sym 2518 $abc$7035$adr[22]_new_inv_
.sym 2526 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 2527 clock_gen.pll.rst_reg[1]
.sym 2533 servant.wb_ibus_adr[31]
.sym 2535 $abc$7035$adr[22]_new_inv_
.sym 2536 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 2538 servant.wb_ibus_ack
.sym 2548 clock_gen.pll.rst_reg[1]
.sym 2559 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2560 servant.wb_ibus_adr[21]
.sym 2568 servant.mdu_rs1[9]
.sym 2571 servant.wb_ibus_adr[23]
.sym 2575 servant.mdu_rs1[22]
.sym 2579 $abc$7035$new_n1053_
.sym 2581 servant.mdu_rs1[23]
.sym 2583 servant.mdu_rs1[24]
.sym 2584 servant.mdu_rs1[21]
.sym 2586 servant.mdu_rs1[8]
.sym 2593 servant.mdu_rs1[24]
.sym 2596 servant.wb_ibus_adr[23]
.sym 2597 $abc$7035$new_n1053_
.sym 2598 servant.wb_ibus_adr[21]
.sym 2599 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2605 servant.mdu_rs1[23]
.sym 2609 servant.mdu_rs1[22]
.sym 2623 servant.mdu_rs1[9]
.sym 2627 servant.mdu_rs1[23]
.sym 2628 servant.mdu_rs1[21]
.sym 2633 servant.mdu_rs1[8]
.sym 2636 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2637 wb_clk_$glb_clk
.sym 2639 $abc$7035$new_n1043_
.sym 2640 adr[3]
.sym 2641 servant.wb_dbus_ack
.sym 2642 servant.wb_ibus_ack
.sym 2643 wb_mem_ack
.sym 2644 adr[2]
.sym 2645 adr[6]
.sym 2646 adr[4]
.sym 2654 servant.mdu_rs1[9]
.sym 2657 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 2660 dat[4]
.sym 2663 adr[5]
.sym 2665 servant.mdu_rs1[2]
.sym 2668 adr[6]
.sym 2695 servant.mdu_rs1[3]
.sym 2699 servant.mdu_rs1[6]
.sym 2701 servant.cpu.cpu.state.ibus_cyc
.sym 2707 servant.mdu_rs1[7]
.sym 2708 servant.mdu_rs1[5]
.sym 2710 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2711 clock_gen.pll.rst_reg[1]
.sym 2717 servant.mdu_rs1[4]
.sym 2720 servant.wb_ibus_adr[5]
.sym 2726 servant.mdu_rs1[6]
.sym 2734 servant.mdu_rs1[5]
.sym 2737 servant.cpu.cpu.state.ibus_cyc
.sym 2738 clock_gen.pll.rst_reg[1]
.sym 2744 servant.mdu_rs1[4]
.sym 2749 servant.mdu_rs1[5]
.sym 2751 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2752 servant.wb_ibus_adr[5]
.sym 2757 servant.mdu_rs1[3]
.sym 2770 servant.mdu_rs1[7]
.sym 2771 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2772 wb_clk_$glb_clk
.sym 2774 servant.wb_ibus_adr[1]
.sym 2775 servant.wb_ibus_adr[2]
.sym 2777 servant.wb_ibus_adr[0]
.sym 2778 servant.wb_ibus_adr[5]
.sym 2779 servant.wb_ibus_adr[3]
.sym 2780 servant.wb_ibus_adr[4]
.sym 2781 $abc$7035$new_n1044_
.sym 2782 dat[4]
.sym 2784 servant.cpu.rf_wreq
.sym 2787 adr[6]
.sym 2789 servant.wb_ibus_ack
.sym 2790 dat[10]
.sym 2791 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2792 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 2794 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 2796 adr[5]
.sym 2797 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 2800 servant.wb_ibus_ack
.sym 2801 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 2803 adr[5]
.sym 2804 adr[2]
.sym 2806 adr[6]
.sym 2808 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2830 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 2838 servant.wb_ibus_ack
.sym 2841 servant.cpu.cpu.cnt_done
.sym 2847 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 2850 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 2851 clock_gen.pll.rst_reg[1]
.sym 2854 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 2866 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 2872 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 2878 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 2885 clock_gen.pll.rst_reg[1]
.sym 2887 servant.cpu.cpu.cnt_done
.sym 2903 servant.wb_ibus_ack
.sym 2905 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 2906 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 2907 wb_clk_$glb_clk
.sym 2909 $abc$7035$new_n1510_
.sym 2912 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2913 $abc$7035$new_n1511_
.sym 2914 servant.cpu.cpu.state.misalign_trap_sync
.sym 2915 servant.cpu.cpu.jump
.sym 2916 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 2922 servant.cpu.cpu.cnt_done
.sym 2924 servant.wb_ibus_adr[0]
.sym 2925 $abc$7035$techmap$techmap1508\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 2929 servant.cpu.cpu.cnt_done
.sym 2934 servant.cpu.cpu.cnt_en
.sym 2935 servant.wb_ibus_adr[0]
.sym 2938 servant.cpu.cpu.jump
.sym 2940 servant.cpu.cpu.decode.opcode[2]
.sym 2941 adr[5]
.sym 2945 servant.cpu.cpu.cnt_done
.sym 2949 servant.cpu.rf_rreq
.sym 2951 servant.cpu.cpu.mem_bytecnt[0]
.sym 2956 servant.cpu.rf_wreq
.sym 2963 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 2970 servant.cpu.rf_ram_if.rreq_r
.sym 2971 clock_gen.pll.rst_reg[1]
.sym 2974 servant.cpu.rf_rreq
.sym 2979 servant.cpu.cpu.state.stage_two_req
.sym 2981 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2982 servant.cpu.cpu.cnt_done
.sym 2984 servant.wb_ibus_ack
.sym 2991 servant.cpu.cpu.state.misalign_trap_sync
.sym 2998 servant.cpu.rf_rreq
.sym 3001 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 3004 servant.cpu.cpu.cnt_done
.sym 3007 clock_gen.pll.rst_reg[1]
.sym 3013 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3016 clock_gen.pll.rst_reg[1]
.sym 3019 servant.wb_ibus_ack
.sym 3020 servant.cpu.cpu.state.stage_two_req
.sym 3021 servant.cpu.cpu.state.misalign_trap_sync
.sym 3037 servant.cpu.rf_ram_if.rreq_r
.sym 3042 wb_clk_$glb_clk
.sym 3043 wb_rst_$glb_sr
.sym 3044 $abc$7035$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$373_Y_new_
.sym 3045 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3046 servant.cpu.cpu.mem_if.dat_valid
.sym 3047 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 3049 $abc$7035$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 3050 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5502
.sym 3051 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 3052 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 3056 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 3057 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 3059 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 3060 servant.cpu.cpu.state.stage_two_req
.sym 3061 $PACKER_VCC_NET
.sym 3063 dat[31]
.sym 3068 servant.wb_ibus_adr[31]
.sym 3069 servant.wb_ibus_adr[0]
.sym 3072 servant.cpu.cpu.cnt_en
.sym 3073 servant.cpu.cpu.state.init_done
.sym 3074 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3075 servant.cpu.cpu.decode.opcode[0]
.sym 3076 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3078 servant.cpu.cpu.decode.opcode[0]
.sym 3079 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3081 clock_gen.pll.rst_reg[1]
.sym 3082 $PACKER_VCC_NET
.sym 3087 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3100 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 3101 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3102 servant.cpu.cpu.state.misalign_trap_sync
.sym 3103 servant.cpu.cpu.cnt_en
.sym 3104 servant.cpu.rf_ram_if.rgnt
.sym 3108 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3110 servant.cpu.cpu.state.init_done
.sym 3111 servant.cpu.cpu.cnt_done
.sym 3114 servant.cpu.rf_wreq
.sym 3118 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3121 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3124 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$619_Y_new_
.sym 3131 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3136 servant.cpu.cpu.state.misalign_trap_sync
.sym 3137 servant.cpu.cpu.state.init_done
.sym 3138 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 3139 servant.cpu.cpu.cnt_en
.sym 3148 servant.cpu.cpu.cnt_done
.sym 3151 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3155 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3160 servant.cpu.rf_wreq
.sym 3161 servant.cpu.cpu.cnt_en
.sym 3162 servant.cpu.rf_ram_if.rgnt
.sym 3163 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$619_Y_new_
.sym 3166 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3167 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3168 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3169 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3177 wb_clk_$glb_clk
.sym 3178 wb_rst_$glb_sr
.sym 3179 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3180 $abc$7035$new_n1392_
.sym 3181 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3182 $abc$7035$new_n1675_
.sym 3183 $abc$7035$new_n1676_
.sym 3184 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$322_Y_new_
.sym 3185 servant.wb_ibus_adr[31]
.sym 3186 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 3188 $abc$7035$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 3191 servant.cpu.cpu.branch_op
.sym 3192 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3195 servant.mdu_rs1[1]
.sym 3196 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 3198 servant.cpu.cpu.state.init_done
.sym 3199 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 3200 dat[22]
.sym 3202 servant.cpu.cpu.mem_if.dat_valid
.sym 3207 servant.cpu.cpu.decode.op22
.sym 3208 adr[5]
.sym 3209 adr[6]
.sym 3210 servant.mdu_op[1]
.sym 3212 servant.cpu.cpu.cnt_en
.sym 3213 servant.cpu.cpu.branch_op
.sym 3214 servant.mdu_rs1[0]
.sym 3217 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 3218 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3221 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 3223 servant.cpu.cpu.cnt_done
.sym 3225 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3234 servant.cpu.cpu.mem_bytecnt[1]
.sym 3235 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3241 servant.cpu.cpu.mem_bytecnt[0]
.sym 3242 servant.cpu.cpu.mem_bytecnt[1]
.sym 3243 servant.wb_ibus_adr[0]
.sym 3244 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3247 servant.cpu.cpu.state.o_cnt[2]
.sym 3254 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3258 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3264 $auto$alumacc.cc:474:replace_alu$1289.C[1]
.sym 3266 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3267 servant.cpu.cpu.state.o_cnt[2]
.sym 3270 $auto$alumacc.cc:474:replace_alu$1289.C[2]
.sym 3272 servant.cpu.cpu.mem_bytecnt[0]
.sym 3274 $auto$alumacc.cc:474:replace_alu$1289.C[1]
.sym 3277 servant.cpu.cpu.mem_bytecnt[1]
.sym 3280 $auto$alumacc.cc:474:replace_alu$1289.C[2]
.sym 3285 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3295 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3296 servant.wb_ibus_adr[0]
.sym 3297 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3298 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3301 servant.cpu.cpu.state.o_cnt[2]
.sym 3302 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3303 servant.cpu.cpu.mem_bytecnt[0]
.sym 3304 servant.cpu.cpu.mem_bytecnt[1]
.sym 3307 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3308 servant.cpu.cpu.state.o_cnt[2]
.sym 3312 wb_clk_$glb_clk
.sym 3313 wb_rst_$glb_sr
.sym 3314 $abc$7035$new_n1393_
.sym 3315 servant.cpu.cpu.csr.timer_irq
.sym 3316 $abc$7035$new_n1201_
.sym 3317 servant.cpu.cpu.csr.mie_mtie
.sym 3318 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$318_Y_new_
.sym 3319 $abc$7035$new_n1677_
.sym 3320 $abc$7035$servant.cpu.cpu.alu.i_buf_new_
.sym 3321 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 3326 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[12]
.sym 3327 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3329 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 3330 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 3336 servant.mdu_rs1[0]
.sym 3338 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3339 servant.cpu.cpu.bufreg_en
.sym 3340 adr[2]
.sym 3341 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3342 adr[6]
.sym 3344 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3347 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5934
.sym 3368 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3369 servant.cpu.cpu.mem_bytecnt[1]
.sym 3370 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3371 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3373 servant.cpu.cpu.cnt_done
.sym 3374 servant.cpu.cpu.mem_bytecnt[0]
.sym 3375 servant.cpu.cpu.ebreak
.sym 3376 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3377 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3378 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3380 clock_gen.pll.rst_reg[1]
.sym 3382 servant.cpu.cpu.state.o_cnt[2]
.sym 3383 $abc$7035$new_n1028_
.sym 3384 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3385 servant.cpu.cpu.csr.mstatus_mpie
.sym 3386 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3387 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3389 servant.cpu.cpu.csr_in
.sym 3391 servant.cpu.cpu.decode.op22
.sym 3393 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$5765[1]_new_
.sym 3394 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 3396 servant.wb_ibus_adr[0]
.sym 3397 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3400 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3401 servant.cpu.cpu.ebreak
.sym 3402 servant.cpu.cpu.state.o_cnt[2]
.sym 3403 servant.cpu.cpu.decode.op22
.sym 3406 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3407 servant.wb_ibus_adr[0]
.sym 3408 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3409 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3412 $abc$7035$new_n1028_
.sym 3413 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3414 servant.cpu.cpu.mem_bytecnt[1]
.sym 3415 servant.cpu.cpu.mem_bytecnt[0]
.sym 3424 servant.cpu.cpu.cnt_done
.sym 3430 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3431 servant.cpu.cpu.csr_in
.sym 3432 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3433 servant.cpu.cpu.csr.mstatus_mpie
.sym 3436 clock_gen.pll.rst_reg[1]
.sym 3439 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$5765[1]_new_
.sym 3442 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3443 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3444 servant.cpu.cpu.decode.op22
.sym 3445 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3446 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 3447 wb_clk_$glb_clk
.sym 3449 servant.cpu.wdata[1]
.sym 3450 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 3451 servant.cpu.cpu.csr.mstatus_mpie
.sym 3452 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5904
.sym 3453 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$167_Y_new_inv_
.sym 3454 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 3455 servant.cpu.cpu.csr_in
.sym 3456 $abc$7035$servant.cpu.cpu.csr.mcause_new_
.sym 3457 servant.cpu.cpu.ebreak
.sym 3461 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 3462 servant.mdu_rs1[0]
.sym 3464 dat[16]
.sym 3466 dat[17]
.sym 3467 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3468 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 3469 servant.cpu.cpu.branch_op
.sym 3470 servant.cpu.cpu.csr.timer_irq
.sym 3471 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 3472 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 3473 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3483 servant.wb_ibus_adr[0]
.sym 3485 servant.cpu.rf_wreq
.sym 3489 servant.cpu.rf_wreq
.sym 3494 servant.cpu.rf_rreq
.sym 3502 servant.wb_ibus_adr[0]
.sym 3506 servant.cpu.cpu.cnt_done
.sym 3507 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 3509 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3511 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 3512 $abc$7035$new_n1201_
.sym 3515 $abc$7035$new_n1677_
.sym 3517 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 3522 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 3525 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3528 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3532 servant.cpu.cpu.csr_in
.sym 3535 $abc$7035$new_n1677_
.sym 3538 $abc$7035$new_n1201_
.sym 3541 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3542 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 3544 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 3555 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3556 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 3561 servant.cpu.cpu.cnt_done
.sym 3562 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3565 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 3566 servant.wb_ibus_adr[0]
.sym 3567 servant.cpu.cpu.csr_in
.sym 3577 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 3582 wb_clk_$glb_clk
.sym 3585 servant.cpu.cpu.csr.mcause31
.sym 3588 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5934
.sym 3589 servant.cpu.wdata[0]
.sym 3590 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 3592 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 3596 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 3598 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 3603 servant.cpu.cpu.ebreak
.sym 3604 servant.cpu.cpu.csr.mcause3_0[0]
.sym 3610 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5904
.sym 3611 servant.cpu.wdata[0]
.sym 3622 $PACKER_VCC_NET
.sym 3642 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3683 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3717 wb_clk_$glb_clk
.sym 3721 $abc$7035$auto$rtlil.cc:1969:NotGate$6939
.sym 3722 servant.cpu.rf_ram_if.rdata0[1]
.sym 3732 dat[22]
.sym 3735 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 3737 servant.cpu.cpu.new_irq
.sym 3741 servant.cpu.cpu.ebreak
.sym 3742 servant.cpu.cpu.cnt_done
.sym 3745 servant.cpu.raddr[3]
.sym 3747 servant.cpu.raddr[2]
.sym 3749 servant.cpu.raddr[1]
.sym 3751 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 3761 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5928
.sym 3776 servant.cpu.rf_wreq
.sym 3777 servant.cpu.rf_rreq
.sym 3778 servant.cpu.raddr[2]
.sym 3779 servant.cpu.rf_ram_if.rcnt[0]
.sym 3782 servant.cpu.raddr[0]
.sym 3784 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[4]
.sym 3785 servant.cpu.raddr[3]
.sym 3787 servant.cpu.raddr[1]
.sym 3790 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[2]
.sym 3799 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[3]
.sym 3804 $nextpnr_ICESTORM_LC_6$O
.sym 3806 servant.cpu.rf_ram_if.rcnt[0]
.sym 3810 $auto$alumacc.cc:474:replace_alu$1292.C[2]
.sym 3813 servant.cpu.raddr[0]
.sym 3816 $auto$alumacc.cc:474:replace_alu$1292.C[3]
.sym 3819 servant.cpu.raddr[1]
.sym 3820 $auto$alumacc.cc:474:replace_alu$1292.C[2]
.sym 3822 $auto$alumacc.cc:474:replace_alu$1292.C[4]
.sym 3824 servant.cpu.raddr[2]
.sym 3826 $auto$alumacc.cc:474:replace_alu$1292.C[3]
.sym 3829 servant.cpu.raddr[3]
.sym 3832 $auto$alumacc.cc:474:replace_alu$1292.C[4]
.sym 3835 servant.cpu.rf_rreq
.sym 3837 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[4]
.sym 3841 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[3]
.sym 3842 servant.cpu.rf_rreq
.sym 3848 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[2]
.sym 3849 servant.cpu.rf_rreq
.sym 3852 wb_clk_$glb_clk
.sym 3853 servant.cpu.rf_wreq
.sym 3856 servant.cpu.waddr[1]
.sym 3857 servant.cpu.waddr[2]
.sym 3858 servant.cpu.waddr[3]
.sym 3860 servant.cpu.raddr[0]
.sym 3868 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 3870 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 3871 servant.cpu.rdata[1]
.sym 3884 servant.cpu.rf_ram_if.rcnt[0]
.sym 3909 servant.cpu.raddr[0]
.sym 3915 servant.cpu.rf_rreq
.sym 3916 servant.cpu.waddr[0]
.sym 3920 servant.cpu.rf_wreq
.sym 3921 $PACKER_VCC_NET
.sym 3922 servant.cpu.rf_ram_if.rcnt[0]
.sym 3923 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[0]
.sym 3941 $PACKER_VCC_NET
.sym 3942 servant.cpu.rf_ram_if.rcnt[0]
.sym 3947 servant.cpu.rf_ram_if.rcnt[0]
.sym 3949 servant.cpu.raddr[0]
.sym 3952 servant.cpu.waddr[0]
.sym 3953 servant.cpu.rf_rreq
.sym 3984 servant.cpu.rf_rreq
.sym 3985 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[0]
.sym 3987 wb_clk_$glb_clk
.sym 3988 servant.cpu.rf_wreq
.sym 4005 servant.cpu.waddr[0]
.sym 4024 servant.cpu.rf_ram_if.rcnt[0]
.sym 4211 $PACKER_VCC_NET
.sym 4235 $PACKER_VCC_NET
.sym 4237 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 4238 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 4239 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 4240 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 4241 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 4242 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 4243 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 4244 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 4256 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 4264 servant.mdu_rs1[30]
.sym 4280 servant.mdu_rs1[18]
.sym 4283 servant.mdu_rs1[17]
.sym 4290 servant.mdu_rs1[16]
.sym 4303 servant.mdu_rs1[19]
.sym 4310 servant.mdu_rs1[20]
.sym 4314 servant.mdu_rs1[20]
.sym 4318 servant.mdu_rs1[19]
.sym 4331 servant.mdu_rs1[17]
.sym 4337 servant.mdu_rs1[18]
.sym 4348 servant.mdu_rs1[16]
.sym 4354 servant.mdu_rs1[19]
.sym 4355 servant.mdu_rs1[16]
.sym 4356 servant.mdu_rs1[18]
.sym 4357 servant.mdu_rs1[17]
.sym 4358 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4359 wb_clk_$glb_clk
.sym 4365 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 4366 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 4367 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 4368 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 4369 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 4370 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 4371 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 4372 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 4375 adr[4]
.sym 4382 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 4384 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 4388 adr[5]
.sym 4391 $abc$7035$techmap$techmap1496\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1495_Y
.sym 4396 adr[2]
.sym 4397 dat[5]
.sym 4400 adr[3]
.sym 4402 dat[3]
.sym 4406 adr[6]
.sym 4408 adr[4]
.sym 4409 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 4410 dat[13]
.sym 4415 dat[0]
.sym 4416 adr[7]
.sym 4421 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4424 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 4426 dat[9]
.sym 4427 servant.mdu_rs1[12]
.sym 4428 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 4429 adr[6]
.sym 4430 adr[2]
.sym 4431 adr[4]
.sym 4448 servant.wb_ibus_adr[29]
.sym 4450 servant.wb_ibus_adr[30]
.sym 4452 servant.wb_ibus_adr[31]
.sym 4455 servant.mdu_rs1[27]
.sym 4456 servant.mdu_rs1[15]
.sym 4457 servant.wb_ibus_adr[28]
.sym 4459 servant.mdu_rs1[14]
.sym 4460 servant.mdu_rs1[30]
.sym 4462 servant.mdu_rs1[13]
.sym 4464 servant.mdu_rs1[28]
.sym 4468 servant.mdu_rs1[29]
.sym 4475 servant.wb_ibus_adr[28]
.sym 4476 servant.wb_ibus_adr[31]
.sym 4477 servant.wb_ibus_adr[29]
.sym 4478 servant.wb_ibus_adr[30]
.sym 4481 servant.mdu_rs1[15]
.sym 4487 servant.mdu_rs1[30]
.sym 4494 servant.mdu_rs1[28]
.sym 4495 servant.mdu_rs1[29]
.sym 4496 servant.mdu_rs1[27]
.sym 4500 servant.mdu_rs1[14]
.sym 4508 servant.mdu_rs1[28]
.sym 4512 servant.mdu_rs1[29]
.sym 4517 servant.mdu_rs1[15]
.sym 4519 servant.mdu_rs1[14]
.sym 4520 servant.mdu_rs1[13]
.sym 4521 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4522 wb_clk_$glb_clk
.sym 4524 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 4525 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 4526 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 4527 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 4528 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 4529 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[5]
.sym 4530 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 4531 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 4534 adr[9]
.sym 4539 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 4540 adr[5]
.sym 4541 dat[15]
.sym 4548 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 4550 adr[9]
.sym 4556 adr[7]
.sym 4558 adr[8]
.sym 4567 $abc$7035$new_n1059_
.sym 4568 $abc$7035$new_n1056_
.sym 4569 servant.mdu_rs1[26]
.sym 4570 $abc$7035$new_n1058_
.sym 4571 $abc$7035$new_n1048_
.sym 4573 $abc$7035$new_n1046_
.sym 4577 servant.mdu_rs1[13]
.sym 4578 servant.mdu_rs1[27]
.sym 4579 $abc$7035$new_n1047_
.sym 4580 $abc$7035$new_n1045_
.sym 4586 servant.mdu_rs1[24]
.sym 4587 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4589 $abc$7035$new_n1055_
.sym 4590 servant.mdu_rs1[12]
.sym 4596 servant.mdu_rs1[25]
.sym 4598 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4599 $abc$7035$new_n1056_
.sym 4600 servant.mdu_rs1[25]
.sym 4601 servant.mdu_rs1[24]
.sym 4604 servant.mdu_rs1[13]
.sym 4610 $abc$7035$new_n1045_
.sym 4611 $abc$7035$new_n1055_
.sym 4612 servant.mdu_rs1[26]
.sym 4613 $abc$7035$new_n1047_
.sym 4617 servant.mdu_rs1[12]
.sym 4624 servant.mdu_rs1[27]
.sym 4631 servant.mdu_rs1[25]
.sym 4634 $abc$7035$new_n1048_
.sym 4635 $abc$7035$new_n1058_
.sym 4636 $abc$7035$new_n1059_
.sym 4637 $abc$7035$new_n1046_
.sym 4643 servant.mdu_rs1[26]
.sym 4644 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4645 wb_clk_$glb_clk
.sym 4647 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 4648 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[9]
.sym 4649 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 4650 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 4651 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 4652 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 4653 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 4654 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 4657 servant.mdu_rs1[30]
.sym 4659 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 4660 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 4661 dat[1]
.sym 4662 $abc$7035$adr[22]_new_inv_
.sym 4664 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 4665 tx_to_pc.data_index[1]
.sym 4668 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 4670 dat[7]
.sym 4672 $PACKER_VCC_NET
.sym 4673 adr[3]
.sym 4674 dat[5]
.sym 4675 $PACKER_VCC_NET
.sym 4676 dat[3]
.sym 4678 adr[5]
.sym 4679 dat[5]
.sym 4680 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4681 adr[2]
.sym 4688 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1657[1]_new_inv_
.sym 4689 adr[9]
.sym 4690 $abc$7035$new_n1612_
.sym 4694 $abc$7035$new_n1613_
.sym 4695 servant.wb_ibus_adr[15]
.sym 4697 servant.wb_ibus_adr[14]
.sym 4701 adr[8]
.sym 4702 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 4706 $abc$7035$new_n1049_
.sym 4707 servant.wb_ibus_adr[13]
.sym 4709 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4711 $abc$7035$new_n1614_
.sym 4712 $abc$7035$new_n1043_
.sym 4713 $abc$7035$new_n1052_
.sym 4714 adr[3]
.sym 4718 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1640[4]_new_inv_
.sym 4722 servant.wb_ibus_adr[13]
.sym 4723 servant.wb_ibus_adr[14]
.sym 4724 servant.wb_ibus_adr[15]
.sym 4727 servant.wb_ibus_adr[15]
.sym 4733 $abc$7035$new_n1052_
.sym 4734 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1640[4]_new_inv_
.sym 4735 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1657[1]_new_inv_
.sym 4736 adr[3]
.sym 4742 servant.wb_ibus_adr[14]
.sym 4746 $abc$7035$new_n1614_
.sym 4747 $abc$7035$new_n1049_
.sym 4748 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 4753 servant.wb_ibus_adr[13]
.sym 4757 adr[8]
.sym 4758 adr[9]
.sym 4763 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4764 $abc$7035$new_n1612_
.sym 4765 $abc$7035$new_n1043_
.sym 4766 $abc$7035$new_n1613_
.sym 4767 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 4768 wb_clk_$glb_clk
.sym 4769 wb_rst_$glb_sr
.sym 4770 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[0]
.sym 4771 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[1]
.sym 4772 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[2]
.sym 4773 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[3]
.sym 4774 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 4775 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[5]
.sym 4776 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 4777 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[7]
.sym 4782 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 4783 adr[5]
.sym 4784 servant.wb_ibus_adr[12]
.sym 4785 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 4787 $abc$7035$new_n1086_
.sym 4788 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 4789 dat[10]
.sym 4790 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 4792 $abc$7035$new_n1615_
.sym 4794 adr[7]
.sym 4795 adr[6]
.sym 4796 dat[15]
.sym 4797 adr[4]
.sym 4799 $abc$7035$new_n1615_
.sym 4803 servant.wb_dbus_ack
.sym 4804 adr[9]
.sym 4813 servant.wb_ibus_adr[8]
.sym 4816 servant.mdu_rs1[8]
.sym 4817 servant.mdu_rs1[9]
.sym 4818 servant.mdu_rs1[7]
.sym 4820 servant.wb_ibus_adr[10]
.sym 4823 adr[7]
.sym 4825 adr[6]
.sym 4826 adr[4]
.sym 4831 adr[5]
.sym 4833 servant.wb_ibus_adr[7]
.sym 4834 servant.wb_ibus_adr[9]
.sym 4837 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4844 adr[4]
.sym 4845 adr[7]
.sym 4846 adr[5]
.sym 4847 adr[6]
.sym 4850 servant.wb_ibus_adr[9]
.sym 4852 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4853 servant.mdu_rs1[9]
.sym 4859 servant.wb_ibus_adr[9]
.sym 4863 servant.wb_ibus_adr[7]
.sym 4868 servant.wb_ibus_adr[7]
.sym 4869 servant.mdu_rs1[7]
.sym 4871 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4874 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4875 servant.wb_ibus_adr[8]
.sym 4876 servant.mdu_rs1[8]
.sym 4880 servant.wb_ibus_adr[8]
.sym 4889 servant.wb_ibus_adr[10]
.sym 4890 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 4891 wb_clk_$glb_clk
.sym 4892 wb_rst_$glb_sr
.sym 4893 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 4894 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 4895 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 4896 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 4897 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 4898 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 4899 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 4900 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[15]
.sym 4906 servant.wb_ibus_adr[10]
.sym 4907 adr[8]
.sym 4909 adr[9]
.sym 4915 adr[7]
.sym 4916 adr[5]
.sym 4917 servant.cpu.cpu.decode.opcode[0]
.sym 4919 adr[2]
.sym 4920 servant.wb_ibus_adr[6]
.sym 4921 adr[6]
.sym 4922 adr[7]
.sym 4923 adr[4]
.sym 4924 adr[8]
.sym 4927 adr[3]
.sym 4935 servant.mdu_rs1[4]
.sym 4936 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4937 servant.wb_ibus_adr[6]
.sym 4939 servant.wb_ibus_adr[3]
.sym 4940 servant.wb_ibus_adr[4]
.sym 4941 $abc$7035$new_n1044_
.sym 4943 servant.wb_ibus_adr[2]
.sym 4944 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4945 servant.mdu_rs1[3]
.sym 4946 wb_mem_ack
.sym 4947 servant.mdu_rs1[2]
.sym 4948 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 4949 servant.mdu_rs1[6]
.sym 4950 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4954 wb_mem_ack
.sym 4960 servant.wb_dbus_ack
.sym 4967 servant.mdu_rs1[2]
.sym 4968 $abc$7035$new_n1044_
.sym 4969 servant.wb_ibus_adr[2]
.sym 4970 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4974 servant.mdu_rs1[3]
.sym 4975 servant.wb_ibus_adr[3]
.sym 4976 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4980 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 4982 servant.wb_dbus_ack
.sym 4986 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4988 wb_mem_ack
.sym 4991 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 4992 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 4993 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4994 wb_mem_ack
.sym 4997 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 4998 servant.mdu_rs1[2]
.sym 5000 servant.wb_ibus_adr[2]
.sym 5003 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 5004 servant.wb_ibus_adr[6]
.sym 5005 servant.mdu_rs1[6]
.sym 5010 servant.wb_ibus_adr[4]
.sym 5011 servant.mdu_rs1[4]
.sym 5012 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 5014 wb_clk_$glb_clk
.sym 5015 wb_rst_$glb_sr
.sym 5016 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[0]
.sym 5017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 5018 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 5019 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 5020 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 5021 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 5022 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[6]
.sym 5023 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 5029 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 5030 adr[2]
.sym 5032 adr[3]
.sym 5034 servant.wb_dbus_ack
.sym 5036 servant.wb_ibus_ack
.sym 5037 dat[15]
.sym 5039 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 5041 servant.wb_dbus_ack
.sym 5042 servant.cpu.cpu.alu_cmp
.sym 5043 servant.wb_ibus_ack
.sym 5044 adr[7]
.sym 5046 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 5047 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 5049 dat[26]
.sym 5050 adr[9]
.sym 5051 adr[4]
.sym 5062 servant.wb_ibus_adr[3]
.sym 5063 servant.wb_ibus_adr[4]
.sym 5073 servant.wb_ibus_adr[1]
.sym 5080 servant.wb_ibus_adr[6]
.sym 5082 servant.wb_ibus_adr[2]
.sym 5084 servant.wb_ibus_adr[0]
.sym 5085 servant.wb_ibus_adr[5]
.sym 5092 servant.wb_ibus_adr[2]
.sym 5098 servant.wb_ibus_adr[3]
.sym 5109 servant.wb_ibus_adr[1]
.sym 5117 servant.wb_ibus_adr[6]
.sym 5123 servant.wb_ibus_adr[4]
.sym 5127 servant.wb_ibus_adr[5]
.sym 5133 servant.wb_ibus_adr[0]
.sym 5135 servant.wb_ibus_adr[1]
.sym 5136 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 5137 wb_clk_$glb_clk
.sym 5138 wb_rst_$glb_sr
.sym 5139 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[8]
.sym 5140 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[9]
.sym 5141 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 5142 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[11]
.sym 5143 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 5144 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[13]
.sym 5145 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 5146 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[15]
.sym 5147 servant.cpu.cpu.mem_if.dat_valid
.sym 5150 servant.cpu.cpu.mem_if.dat_valid
.sym 5151 dat[22]
.sym 5153 dat[19]
.sym 5154 servant.wb_ibus_ack
.sym 5156 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 5157 servant.cpu.cpu.state.init_done
.sym 5158 servant.cpu.cpu.cnt_en
.sym 5159 servant.wb_ibus_adr[0]
.sym 5160 dat[18]
.sym 5162 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 5163 $PACKER_VCC_NET
.sym 5164 adr[5]
.sym 5165 adr[3]
.sym 5166 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5167 dat[19]
.sym 5168 dat[25]
.sym 5169 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 5172 dat[21]
.sym 5174 dat[27]
.sym 5180 servant.cpu.cpu.decode.opcode[2]
.sym 5184 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 5185 servant.cpu.cpu.branch_op
.sym 5186 servant.mdu_rs1[1]
.sym 5187 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 5188 $abc$7035$new_n1510_
.sym 5189 servant.cpu.cpu.decode.opcode[0]
.sym 5191 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5196 servant.cpu.cpu.new_irq
.sym 5197 servant.cpu.cpu.state.init_done
.sym 5198 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 5200 $abc$7035$new_n1511_
.sym 5202 servant.cpu.cpu.alu_cmp
.sym 5203 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 5206 servant.mdu_op[0]
.sym 5210 servant.cpu.cpu.cnt_en
.sym 5213 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5214 servant.cpu.cpu.branch_op
.sym 5215 servant.cpu.cpu.new_irq
.sym 5216 servant.cpu.cpu.state.init_done
.sym 5231 servant.cpu.cpu.cnt_en
.sym 5234 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 5237 servant.cpu.cpu.decode.opcode[2]
.sym 5238 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 5239 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 5240 servant.cpu.cpu.branch_op
.sym 5244 servant.mdu_rs1[1]
.sym 5245 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 5246 $abc$7035$new_n1511_
.sym 5252 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 5255 servant.mdu_op[0]
.sym 5256 servant.cpu.cpu.alu_cmp
.sym 5257 $abc$7035$new_n1510_
.sym 5258 servant.cpu.cpu.decode.opcode[0]
.sym 5259 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 5260 wb_clk_$glb_clk
.sym 5261 wb_rst_$glb_sr
.sym 5262 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[0]
.sym 5263 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 5264 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[2]
.sym 5265 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[3]
.sym 5266 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[4]
.sym 5267 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 5268 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[6]
.sym 5269 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 5270 servant.cpu.cpu.decode.opcode[2]
.sym 5274 servant.mdu_op[1]
.sym 5275 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 5279 servant.mdu_rs1[2]
.sym 5280 servant.mdu_rs1[0]
.sym 5281 servant.cpu.cpu.branch_op
.sym 5282 servant.mdu_rs1[1]
.sym 5283 adr[5]
.sym 5285 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 5286 adr[7]
.sym 5288 dat[29]
.sym 5289 adr[9]
.sym 5290 adr[4]
.sym 5291 adr[7]
.sym 5292 servant.mdu_op[0]
.sym 5293 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 5294 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 5295 adr[6]
.sym 5296 adr[9]
.sym 5297 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5763
.sym 5303 servant.cpu.cpu.bufreg_en
.sym 5305 servant.mdu_op[1]
.sym 5306 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5307 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5308 servant.cpu.cpu.branch_op
.sym 5310 servant.mdu_op[0]
.sym 5311 servant.cpu.cpu.state.o_cnt_r[1]
.sym 5313 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5314 servant.cpu.cpu.decode.opcode[2]
.sym 5316 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5318 servant.mdu_rs1[1]
.sym 5320 servant.cpu.cpu.mem_bytecnt[0]
.sym 5321 servant.cpu.cpu.mem_bytecnt[1]
.sym 5322 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5323 servant.cpu.cpu.decode.opcode[0]
.sym 5326 servant.mdu_rs1[0]
.sym 5327 $abc$7035$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$373_Y_new_
.sym 5328 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 5330 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5336 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5337 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5339 servant.cpu.cpu.state.o_cnt_r[1]
.sym 5342 servant.cpu.cpu.branch_op
.sym 5343 servant.cpu.cpu.decode.opcode[2]
.sym 5345 servant.cpu.cpu.decode.opcode[0]
.sym 5348 servant.mdu_op[1]
.sym 5349 servant.mdu_op[0]
.sym 5350 servant.cpu.cpu.mem_bytecnt[1]
.sym 5351 servant.cpu.cpu.mem_bytecnt[0]
.sym 5354 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5355 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5356 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5357 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5366 servant.cpu.cpu.mem_bytecnt[0]
.sym 5367 servant.mdu_rs1[1]
.sym 5368 servant.mdu_rs1[0]
.sym 5369 servant.cpu.cpu.mem_bytecnt[1]
.sym 5372 servant.cpu.cpu.bufreg_en
.sym 5374 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 5375 $abc$7035$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$373_Y_new_
.sym 5378 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5381 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5383 wb_clk_$glb_clk
.sym 5385 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[8]
.sym 5386 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[9]
.sym 5387 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 5388 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[11]
.sym 5389 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[12]
.sym 5390 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 5391 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 5392 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 5397 servant.cpu.cpu.bufreg_en
.sym 5398 $abc$7035$ram.we[3]_new_
.sym 5399 servant.mdu_op[1]
.sym 5400 dat[17]
.sym 5401 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 5402 dat[16]
.sym 5403 adr[5]
.sym 5404 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 5406 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 5407 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5408 adr[6]
.sym 5409 servant.cpu.cpu.decode.opcode[0]
.sym 5410 adr[7]
.sym 5411 adr[2]
.sym 5412 dat[30]
.sym 5413 adr[6]
.sym 5414 adr[7]
.sym 5415 adr[4]
.sym 5416 adr[2]
.sym 5417 adr[8]
.sym 5418 dat[31]
.sym 5419 adr[3]
.sym 5420 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5426 $abc$7035$new_n1393_
.sym 5427 servant.cpu.cpu.mem_bytecnt[0]
.sym 5428 servant.cpu.cpu.mem_bytecnt[1]
.sym 5429 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5430 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5431 servant.mdu_rs1[0]
.sym 5432 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5433 servant.cpu.cpu.state.o_cnt[2]
.sym 5434 servant.cpu.cpu.decode.opcode[2]
.sym 5435 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5436 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 5437 servant.cpu.cpu.decode.opcode[0]
.sym 5438 servant.cpu.cpu.jump
.sym 5439 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5440 servant.cpu.cpu.decode.opcode[0]
.sym 5441 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5443 $abc$7035$new_n1392_
.sym 5445 servant.cpu.cpu.branch_op
.sym 5447 servant.cpu.cpu.bufreg_en
.sym 5449 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5451 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5453 $abc$7035$new_n1675_
.sym 5455 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$322_Y_new_
.sym 5457 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5459 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$322_Y_new_
.sym 5460 servant.cpu.cpu.bufreg_en
.sym 5461 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5462 servant.mdu_rs1[0]
.sym 5465 servant.cpu.cpu.jump
.sym 5466 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5467 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 5468 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5471 servant.cpu.cpu.mem_bytecnt[1]
.sym 5472 servant.cpu.cpu.mem_bytecnt[0]
.sym 5474 servant.cpu.cpu.state.o_cnt[2]
.sym 5477 servant.cpu.cpu.decode.opcode[2]
.sym 5478 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5479 servant.cpu.cpu.branch_op
.sym 5480 servant.cpu.cpu.decode.opcode[0]
.sym 5483 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5484 servant.cpu.cpu.decode.opcode[0]
.sym 5485 $abc$7035$new_n1675_
.sym 5486 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5489 servant.cpu.cpu.state.o_cnt[2]
.sym 5490 servant.cpu.cpu.mem_bytecnt[1]
.sym 5491 servant.cpu.cpu.mem_bytecnt[0]
.sym 5492 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5495 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5496 servant.cpu.cpu.jump
.sym 5497 $abc$7035$new_n1393_
.sym 5498 $abc$7035$new_n1392_
.sym 5502 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5503 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5505 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 5506 wb_clk_$glb_clk
.sym 5507 wb_rst_$glb_sr
.sym 5508 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 5509 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 5510 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 5511 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[3]
.sym 5512 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[4]
.sym 5513 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[5]
.sym 5514 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 5515 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 5520 servant.cpu.cpu.cnt_en
.sym 5521 servant.cpu.cpu.decode.opcode[2]
.sym 5522 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5952
.sym 5527 servant.cpu.cpu.cnt_done
.sym 5530 servant.cpu.cpu.decode.opcode[2]
.sym 5531 adr[5]
.sym 5535 adr[9]
.sym 5536 servant.cpu.rf_ram_if.wcnt[0]
.sym 5538 adr[9]
.sym 5542 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5549 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$262_Y_new_inv_
.sym 5552 servant.cpu.cpu.csr.mie_mtie
.sym 5553 servant.mdu_rs1[0]
.sym 5554 servant.cpu.cpu.csr.mstatus_mie
.sym 5555 servant.cpu.cpu.csr_in
.sym 5556 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 5557 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5559 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5560 servant.cpu.cpu.branch_op
.sym 5561 $abc$7035$new_n1676_
.sym 5562 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 5564 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 5567 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5763
.sym 5569 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5571 $abc$7035$servant.cpu.cpu.alu.i_buf_new_
.sym 5572 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5573 servant.cpu.cpu.bufreg_en
.sym 5575 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5576 servant.timer_irq
.sym 5577 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$318_Y_new_
.sym 5580 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5582 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5583 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 5584 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5585 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5588 servant.cpu.cpu.csr.mie_mtie
.sym 5589 servant.timer_irq
.sym 5590 servant.cpu.cpu.csr.mstatus_mie
.sym 5594 $abc$7035$servant.cpu.cpu.alu.i_buf_new_
.sym 5595 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5596 servant.cpu.cpu.branch_op
.sym 5597 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5603 servant.cpu.cpu.csr_in
.sym 5606 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5607 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5608 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 5609 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5612 $abc$7035$new_n1676_
.sym 5613 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$262_Y_new_inv_
.sym 5614 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$318_Y_new_
.sym 5615 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 5620 servant.mdu_rs1[0]
.sym 5621 servant.cpu.cpu.bufreg_en
.sym 5624 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5625 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 5627 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 5628 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5763
.sym 5629 wb_clk_$glb_clk
.sym 5630 wb_rst_$glb_sr
.sym 5631 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 5632 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 5633 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 5634 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 5635 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 5636 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[13]
.sym 5637 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 5638 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[15]
.sym 5644 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 5649 dat[22]
.sym 5651 servant.cpu.cpu.decode.opcode[0]
.sym 5652 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 5653 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$262_Y_new_inv_
.sym 5655 dat[26]
.sym 5656 dat[21]
.sym 5657 adr[5]
.sym 5658 dat[19]
.sym 5660 dat[25]
.sym 5662 servant.mdu_op[0]
.sym 5663 servant.cpu.wdata[1]
.sym 5664 adr[5]
.sym 5665 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 5666 dat[27]
.sym 5672 servant.cpu.cpu.ebreak
.sym 5673 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 5674 $abc$7035$new_n1201_
.sym 5675 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5676 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 5677 $abc$7035$new_n1677_
.sym 5678 servant.mdu_op[0]
.sym 5679 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5680 servant.cpu.cpu.cnt_en
.sym 5681 servant.cpu.cpu.csr.mcause31
.sym 5682 $abc$7035$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$158_Y_new_
.sym 5683 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 5684 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5685 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5686 servant.mdu_op[1]
.sym 5687 $abc$7035$servant.cpu.cpu.csr.mcause_new_
.sym 5689 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 5692 servant.cpu.cpu.cnt_done
.sym 5693 servant.cpu.cpu.csr.mstatus_mie
.sym 5696 servant.cpu.rf_ram_if.wcnt[0]
.sym 5697 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5700 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$167_Y_new_inv_
.sym 5701 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 5703 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 5705 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5706 servant.cpu.rf_ram_if.wcnt[0]
.sym 5707 $abc$7035$new_n1201_
.sym 5708 $abc$7035$new_n1677_
.sym 5711 servant.cpu.cpu.cnt_en
.sym 5712 servant.cpu.cpu.ebreak
.sym 5713 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 5720 servant.cpu.cpu.csr.mstatus_mie
.sym 5723 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5724 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 5725 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 5729 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5730 servant.cpu.cpu.csr.mstatus_mie
.sym 5731 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 5732 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5735 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$167_Y_new_inv_
.sym 5737 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 5738 $abc$7035$servant.cpu.cpu.csr.mcause_new_
.sym 5741 servant.mdu_op[0]
.sym 5742 $abc$7035$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$158_Y_new_
.sym 5743 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 5744 servant.mdu_op[1]
.sym 5747 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5748 servant.cpu.cpu.cnt_done
.sym 5749 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5750 servant.cpu.cpu.csr.mcause31
.sym 5751 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 5752 wb_clk_$glb_clk
.sym 5754 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 5755 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 5756 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 5757 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 5758 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 5759 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[5]
.sym 5760 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 5761 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 5767 adr[6]
.sym 5768 $abc$7035$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$158_Y_new_
.sym 5769 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 5770 servant.cpu.cpu.cnt_en
.sym 5772 adr[5]
.sym 5773 servant.cpu.cpu.decode.op22
.sym 5775 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5777 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 5778 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 5779 dat[29]
.sym 5780 dat[29]
.sym 5781 adr[9]
.sym 5782 adr[4]
.sym 5783 adr[7]
.sym 5784 adr[7]
.sym 5788 $PACKER_VCC_NET
.sym 5797 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5934
.sym 5801 servant.cpu.cpu.csr_in
.sym 5803 servant.cpu.rf_ram_if.wcnt[0]
.sym 5804 servant.cpu.cpu.new_irq
.sym 5805 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5807 servant.cpu.cpu.cnt_done
.sym 5808 servant.cpu.cpu.ebreak
.sym 5811 servant.cpu.rf_ram_if.wdata0_r
.sym 5814 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5815 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 5825 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 5834 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 5835 servant.cpu.cpu.new_irq
.sym 5852 servant.cpu.cpu.ebreak
.sym 5853 servant.cpu.cpu.cnt_done
.sym 5854 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 5855 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5858 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5859 servant.cpu.rf_ram_if.wdata0_r
.sym 5860 servant.cpu.rf_ram_if.wcnt[0]
.sym 5864 servant.cpu.cpu.csr_in
.sym 5865 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 5874 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5934
.sym 5875 wb_clk_$glb_clk
.sym 5877 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 5878 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 5879 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 5880 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 5881 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 5882 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 5883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 5884 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 5885 $abc$7035$techmap$techmap1511\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 5886 adr[4]
.sym 5889 servant.cpu.rf_ram_if.rcnt[0]
.sym 5890 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 5892 adr[6]
.sym 5893 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5934
.sym 5894 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 5895 $abc$7035$ram.we[3]_new_
.sym 5898 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 5899 servant.cpu.rf_ram_if.wcnt[0]
.sym 5900 adr[2]
.sym 5903 servant.cpu.waddr[5]
.sym 5905 adr[8]
.sym 5906 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 5907 servant.cpu.wen
.sym 5908 adr[2]
.sym 5909 dat[31]
.sym 5910 adr[6]
.sym 5922 $abc$7035$auto$rtlil.cc:1969:NotGate$6939
.sym 5924 servant.cpu.rdata[1]
.sym 5941 servant.cpu.rf_ram_if.rcnt[0]
.sym 5964 servant.cpu.rf_ram_if.rcnt[0]
.sym 5972 servant.cpu.rdata[1]
.sym 5998 wb_clk_$glb_clk
.sym 5999 $abc$7035$auto$rtlil.cc:1969:NotGate$6939
.sym 6003 servant.cpu.rf_ram.rdata[0]
.sym 6009 adr[9]
.sym 6015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 6017 servant.cpu.rf_ram_if.rcnt[0]
.sym 6018 $abc$7035$auto$rtlil.cc:1969:NotGate$6939
.sym 6021 dat[27]
.sym 6022 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 6024 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 6027 servant.cpu.rf_ram_if.rdata0[1]
.sym 6033 servant.cpu.raddr[5]
.sym 6048 servant.cpu.rf_ram_if.rcnt[0]
.sym 6051 servant.cpu.raddr[0]
.sym 6060 $PACKER_VCC_NET
.sym 6063 servant.cpu.raddr[2]
.sym 6070 servant.cpu.raddr[3]
.sym 6072 servant.cpu.raddr[1]
.sym 6073 $nextpnr_ICESTORM_LC_0$O
.sym 6075 servant.cpu.rf_ram_if.rcnt[0]
.sym 6079 $auto$alumacc.cc:474:replace_alu$1295.C[2]
.sym 6082 servant.cpu.raddr[0]
.sym 6085 $auto$alumacc.cc:474:replace_alu$1295.C[3]
.sym 6087 $PACKER_VCC_NET
.sym 6088 servant.cpu.raddr[1]
.sym 6089 $auto$alumacc.cc:474:replace_alu$1295.C[2]
.sym 6091 $auto$alumacc.cc:474:replace_alu$1295.C[4]
.sym 6093 servant.cpu.raddr[2]
.sym 6094 $PACKER_VCC_NET
.sym 6095 $auto$alumacc.cc:474:replace_alu$1295.C[3]
.sym 6099 $PACKER_VCC_NET
.sym 6100 servant.cpu.raddr[3]
.sym 6101 $auto$alumacc.cc:474:replace_alu$1295.C[4]
.sym 6111 servant.cpu.raddr[0]
.sym 6126 servant.cpu.rf_ram.rdata[1]
.sym 6132 servant.mdu_rs1[30]
.sym 6140 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5904
.sym 6141 servant.cpu.waddr[4]
.sym 6143 servant.wb_dbus_we
.sym 6145 servant.cpu.wdata[0]
.sym 6152 servant.cpu.raddr[7]
.sym 6155 servant.cpu.wdata[1]
.sym 6257 servant.cpu.raddr[2]
.sym 6258 servant.cpu.raddr[6]
.sym 6259 servant.cpu.raddr[3]
.sym 6263 servant.cpu.raddr[1]
.sym 6272 $PACKER_VCC_NET
.sym 6346 $abc$7035$techmap$techmap1496\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1495_Y
.sym 6347 tx_to_pc.clock_count[2]
.sym 6348 tx_to_pc.clock_count[4]
.sym 6349 tx_to_pc.clock_count[5]
.sym 6350 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6352 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6353 tx_to_pc.clock_count[3]
.sym 6357 dat[6]
.sym 6358 dat[13]
.sym 6386 dat[5]
.sym 6387 dat[2]
.sym 6388 $abc$7035$techmap$techmap1496\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1495_Y
.sym 6389 adr[3]
.sym 6390 dat[3]
.sym 6394 adr[9]
.sym 6396 adr[7]
.sym 6397 adr[8]
.sym 6398 adr[5]
.sym 6401 adr[2]
.sym 6402 adr[6]
.sym 6404 adr[4]
.sym 6406 $PACKER_VCC_NET
.sym 6407 dat[4]
.sym 6408 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6410 dat[0]
.sym 6411 dat[7]
.sym 6412 dat[6]
.sym 6413 dat[1]
.sym 6416 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6426 servant.wb_ibus_adr[30]
.sym 6427 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5037
.sym 6430 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6431 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6432 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6433 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6434 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6435 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6436 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6437 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 6438 adr[2]
.sym 6439 adr[3]
.sym 6441 adr[4]
.sym 6442 adr[5]
.sym 6443 adr[6]
.sym 6444 adr[7]
.sym 6445 adr[8]
.sym 6446 adr[9]
.sym 6449 wb_clk_$glb_clk
.sym 6450 $abc$7035$techmap$techmap1496\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1495_Y
.sym 6451 dat[0]
.sym 6452 dat[1]
.sym 6453 dat[2]
.sym 6454 dat[3]
.sym 6455 dat[4]
.sym 6456 dat[5]
.sym 6457 dat[6]
.sym 6458 dat[7]
.sym 6459 $PACKER_VCC_NET
.sym 6467 adr[8]
.sym 6468 adr[7]
.sym 6470 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 6471 $abc$7035$techmap$techmap1496\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1495_Y
.sym 6472 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 6474 adr[9]
.sym 6486 dat[6]
.sym 6487 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 6493 dat[14]
.sym 6495 dat[2]
.sym 6496 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 6497 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 6498 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 6500 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 6501 dat[8]
.sym 6502 dat[11]
.sym 6504 dat[2]
.sym 6506 $PACKER_VCC_NET
.sym 6511 $PACKER_VCC_NET
.sym 6514 dat[1]
.sym 6516 dat[3]
.sym 6517 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 6532 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6534 dat[15]
.sym 6535 adr[5]
.sym 6537 dat[13]
.sym 6538 dat[12]
.sym 6539 adr[2]
.sym 6540 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6541 $PACKER_VCC_NET
.sym 6542 adr[3]
.sym 6543 adr[4]
.sym 6544 adr[6]
.sym 6549 dat[14]
.sym 6550 adr[8]
.sym 6552 dat[10]
.sym 6554 dat[8]
.sym 6555 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 6556 adr[7]
.sym 6557 dat[11]
.sym 6558 adr[9]
.sym 6559 dat[9]
.sym 6562 $abc$7035$auto$wreduce.cc:455:run$1193[2]
.sym 6563 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[0]_new_inv_
.sym 6564 $abc$7035$auto$wreduce.cc:455:run$1193[0]
.sym 6565 tx_to_pc.data_index[0]
.sym 6566 tx_to_pc.data_index[1]
.sym 6567 $abc$7035$techmap$techmap1507\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6568 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6569 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6570 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6571 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6572 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6573 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6574 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6575 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 6576 adr[2]
.sym 6577 adr[3]
.sym 6579 adr[4]
.sym 6580 adr[5]
.sym 6581 adr[6]
.sym 6582 adr[7]
.sym 6583 adr[8]
.sym 6584 adr[9]
.sym 6587 wb_clk_$glb_clk
.sym 6588 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 6589 $PACKER_VCC_NET
.sym 6590 dat[10]
.sym 6591 dat[11]
.sym 6592 dat[12]
.sym 6593 dat[13]
.sym 6594 dat[14]
.sym 6595 dat[15]
.sym 6596 dat[8]
.sym 6597 dat[9]
.sym 6604 dat[12]
.sym 6605 adr[2]
.sym 6608 dat[3]
.sym 6614 clock_gen.pll.rst_reg[1]
.sym 6615 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 6616 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 6617 tx_to_pc.data_index[0]
.sym 6619 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 6621 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 6623 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 6630 adr[6]
.sym 6631 adr[7]
.sym 6632 adr[4]
.sym 6633 adr[9]
.sym 6634 dat[7]
.sym 6638 dat[0]
.sym 6640 dat[2]
.sym 6641 $abc$7035$techmap$techmap1507\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6645 dat[1]
.sym 6647 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6649 adr[5]
.sym 6650 $PACKER_VCC_NET
.sym 6652 adr[2]
.sym 6653 dat[6]
.sym 6654 dat[4]
.sym 6655 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6657 adr[8]
.sym 6659 dat[3]
.sym 6660 adr[3]
.sym 6661 dat[5]
.sym 6662 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 6663 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6664 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 6665 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 6666 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6667 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 6668 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 6669 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 6670 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6671 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6672 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6673 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6674 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6675 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6676 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6677 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 6678 adr[2]
.sym 6679 adr[3]
.sym 6681 adr[4]
.sym 6682 adr[5]
.sym 6683 adr[6]
.sym 6684 adr[7]
.sym 6685 adr[8]
.sym 6686 adr[9]
.sym 6689 wb_clk_$glb_clk
.sym 6690 $abc$7035$techmap$techmap1507\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6691 dat[0]
.sym 6692 dat[1]
.sym 6693 dat[2]
.sym 6694 dat[3]
.sym 6695 dat[4]
.sym 6696 dat[5]
.sym 6697 dat[6]
.sym 6698 dat[7]
.sym 6699 $PACKER_VCC_NET
.sym 6703 dat[28]
.sym 6704 adr[6]
.sym 6706 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[5]
.sym 6707 adr[9]
.sym 6708 adr[4]
.sym 6709 $abc$7035$techmap$techmap1507\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6710 $abc$7035$new_n1615_
.sym 6712 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 6714 dat[0]
.sym 6715 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 6716 dat[12]
.sym 6720 dat[4]
.sym 6722 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 6723 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 6724 tx_to_pc.data_index[1]
.sym 6726 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 6727 dat[11]
.sym 6732 adr[6]
.sym 6733 dat[12]
.sym 6734 adr[4]
.sym 6737 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6740 dat[10]
.sym 6743 adr[2]
.sym 6744 adr[5]
.sym 6745 $PACKER_VCC_NET
.sym 6747 dat[9]
.sym 6749 adr[9]
.sym 6750 dat[11]
.sym 6751 adr[3]
.sym 6752 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6753 dat[14]
.sym 6754 dat[15]
.sym 6759 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 6760 adr[7]
.sym 6761 adr[8]
.sym 6762 dat[8]
.sym 6763 dat[13]
.sym 6764 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6766 $abc$7035$techmap$techmap1493\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6767 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 6769 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6770 servant.mdu_rs1[10]
.sym 6771 servant.mdu_rs1[9]
.sym 6772 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6773 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6774 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6775 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6776 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6777 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6778 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6779 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 6780 adr[2]
.sym 6781 adr[3]
.sym 6783 adr[4]
.sym 6784 adr[5]
.sym 6785 adr[6]
.sym 6786 adr[7]
.sym 6787 adr[8]
.sym 6788 adr[9]
.sym 6791 wb_clk_$glb_clk
.sym 6792 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 6793 $PACKER_VCC_NET
.sym 6794 dat[10]
.sym 6795 dat[11]
.sym 6796 dat[12]
.sym 6797 dat[13]
.sym 6798 dat[14]
.sym 6799 dat[15]
.sym 6800 dat[8]
.sym 6801 dat[9]
.sym 6806 servant.mdu_rs1[12]
.sym 6808 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 6809 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 6811 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 6812 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 6813 adr[6]
.sym 6814 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 6815 dat[9]
.sym 6816 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 6817 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 6818 dat[9]
.sym 6819 dat[14]
.sym 6820 servant.mdu_rs1[30]
.sym 6821 dat[2]
.sym 6823 dat[8]
.sym 6824 dat[7]
.sym 6826 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 6828 dat[8]
.sym 6829 dat[13]
.sym 6835 adr[9]
.sym 6837 adr[5]
.sym 6838 dat[5]
.sym 6840 adr[2]
.sym 6843 dat[3]
.sym 6844 dat[2]
.sym 6845 adr[8]
.sym 6846 adr[7]
.sym 6847 $PACKER_VCC_NET
.sym 6848 dat[0]
.sym 6849 dat[7]
.sym 6851 adr[3]
.sym 6852 $abc$7035$techmap$techmap1493\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6853 dat[6]
.sym 6854 dat[1]
.sym 6855 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6856 adr[6]
.sym 6857 dat[4]
.sym 6863 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6865 adr[4]
.sym 6868 q$SB_IO_OUT
.sym 6869 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 6870 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[31]_new_
.sym 6873 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 6874 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6875 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6876 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6877 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6878 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6879 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6880 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6881 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 wb_clk_$glb_clk
.sym 6894 $abc$7035$techmap$techmap1493\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6895 dat[0]
.sym 6896 dat[1]
.sym 6897 dat[2]
.sym 6898 dat[3]
.sym 6899 dat[4]
.sym 6900 dat[5]
.sym 6901 dat[6]
.sym 6902 dat[7]
.sym 6903 $PACKER_VCC_NET
.sym 6908 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 6909 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 6910 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 6913 adr[4]
.sym 6914 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[2]
.sym 6916 dat[0]
.sym 6917 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 6918 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 6920 dat[1]
.sym 6922 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 6924 $PACKER_VCC_NET
.sym 6925 dat[23]
.sym 6927 dat[17]
.sym 6928 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 6929 servant.cpu.cpu.decode.opcode[2]
.sym 6930 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 6931 $PACKER_VCC_NET
.sym 6937 adr[3]
.sym 6938 dat[15]
.sym 6942 adr[6]
.sym 6944 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6945 dat[11]
.sym 6947 adr[2]
.sym 6948 dat[12]
.sym 6949 $PACKER_VCC_NET
.sym 6951 adr[4]
.sym 6953 adr[9]
.sym 6956 dat[9]
.sym 6957 dat[14]
.sym 6960 adr[5]
.sym 6961 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6962 dat[10]
.sym 6963 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 6964 adr[7]
.sym 6965 adr[8]
.sym 6966 dat[8]
.sym 6967 dat[13]
.sym 6968 $abc$7035$new_n1622_
.sym 6969 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 6970 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 6971 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$584_Y_new_
.sym 6972 $abc$7035$techmap$techmap1508\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 6973 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 6974 servant.cpu.cpu.state.init_done
.sym 6975 $abc$7035$new_n1363_
.sym 6976 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6977 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6978 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6979 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6980 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6981 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6982 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6983 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 wb_clk_$glb_clk
.sym 6996 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[10]
.sym 6999 dat[11]
.sym 7000 dat[12]
.sym 7001 dat[13]
.sym 7002 dat[14]
.sym 7003 dat[15]
.sym 7004 dat[8]
.sym 7005 dat[9]
.sym 7006 dat[6]
.sym 7010 $PACKER_VCC_NET
.sym 7011 dat[11]
.sym 7015 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 7016 dat[12]
.sym 7018 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 7019 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 7020 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 7021 dat[5]
.sym 7022 dat[24]
.sym 7024 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 7025 servant.mdu_rs1[31]
.sym 7026 dat[24]
.sym 7027 clock_gen.pll.rst_reg[1]
.sym 7028 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 7029 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 7030 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 7031 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 7032 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 7033 $abc$7035$techmap$techmap1492\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7039 adr[7]
.sym 7040 dat[21]
.sym 7041 adr[9]
.sym 7043 dat[22]
.sym 7045 dat[16]
.sym 7047 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7048 dat[18]
.sym 7049 adr[8]
.sym 7051 $PACKER_VCC_NET
.sym 7052 adr[3]
.sym 7053 dat[19]
.sym 7056 $abc$7035$techmap$techmap1508\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7059 adr[5]
.sym 7060 adr[6]
.sym 7063 dat[23]
.sym 7064 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7065 dat[17]
.sym 7066 dat[20]
.sym 7067 adr[2]
.sym 7069 adr[4]
.sym 7070 $abc$7035$new_n1310_
.sym 7071 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$599_Y_new_
.sym 7072 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 7073 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7074 $abc$7035$new_n1325_
.sym 7075 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$592_Y_new_
.sym 7076 servant.mdu_rs1[0]
.sym 7077 servant.mdu_rs1[1]
.sym 7078 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7079 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7080 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7081 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7082 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7083 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7084 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7085 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 wb_clk_$glb_clk
.sym 7098 $abc$7035$techmap$techmap1508\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7108 dat[13]
.sym 7112 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 7113 adr[7]
.sym 7114 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 7116 servant.wb_dbus_ack
.sym 7117 dat[15]
.sym 7118 servant.cpu.cpu.mem_if.signbit
.sym 7119 $PACKER_VCC_NET
.sym 7120 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 7121 servant.mdu_op[0]
.sym 7122 adr[4]
.sym 7123 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 7124 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[8]
.sym 7125 dat[18]
.sym 7126 adr[3]
.sym 7127 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 7128 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7129 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[0]
.sym 7130 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[11]
.sym 7131 servant.mdu_rs1[1]
.sym 7132 dat[20]
.sym 7133 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[6]
.sym 7134 $abc$7035$new_n1363_
.sym 7135 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[3]
.sym 7142 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 7143 adr[3]
.sym 7144 $PACKER_VCC_NET
.sym 7145 dat[26]
.sym 7146 adr[8]
.sym 7148 dat[30]
.sym 7149 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7150 adr[5]
.sym 7151 adr[2]
.sym 7152 adr[7]
.sym 7153 adr[6]
.sym 7154 adr[9]
.sym 7155 adr[4]
.sym 7158 dat[27]
.sym 7159 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7160 dat[25]
.sym 7162 dat[29]
.sym 7163 dat[28]
.sym 7164 dat[24]
.sym 7169 dat[31]
.sym 7172 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7173 servant.cpu.cpu.alu.cmp_r
.sym 7174 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 7175 $abc$7035$new_n1163_
.sym 7176 servant.cpu.cpu.bufreg_en
.sym 7177 $abc$7035$techmap$techmap1492\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7178 $abc$7035$new_n1317_
.sym 7179 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7180 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7181 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7182 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7183 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7184 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7185 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7186 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7187 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 wb_clk_$glb_clk
.sym 7200 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7214 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 7215 servant.cpu.cpu.decode.opcode[0]
.sym 7217 adr[3]
.sym 7220 $PACKER_VCC_NET
.sym 7221 adr[6]
.sym 7224 dat[30]
.sym 7227 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 7228 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 7229 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 7230 $abc$7035$new_n1325_
.sym 7231 servant.mdu_op[1]
.sym 7232 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 7233 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[13]
.sym 7235 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7237 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[15]
.sym 7242 dat[19]
.sym 7243 adr[5]
.sym 7245 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7246 $PACKER_VCC_NET
.sym 7247 adr[7]
.sym 7248 dat[17]
.sym 7251 dat[23]
.sym 7253 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7255 dat[21]
.sym 7256 dat[16]
.sym 7258 adr[6]
.sym 7260 $abc$7035$techmap$techmap1492\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7262 adr[8]
.sym 7263 dat[18]
.sym 7265 dat[22]
.sym 7268 adr[9]
.sym 7269 adr[2]
.sym 7270 dat[20]
.sym 7271 adr[4]
.sym 7272 adr[3]
.sym 7274 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$309_Y_new_
.sym 7275 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5952
.sym 7276 $abc$7035$new_n1386_
.sym 7277 $abc$7035$new_n1619_
.sym 7278 servant.cpu.cpu.new_irq
.sym 7279 $abc$7035$new_n1333_
.sym 7280 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 7281 $abc$7035$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 7282 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7283 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7284 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7285 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7286 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7287 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7288 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7289 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 wb_clk_$glb_clk
.sym 7302 $abc$7035$techmap$techmap1492\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7312 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[4]
.sym 7316 i_clk$SB_IO_IN
.sym 7318 servant.cpu.cpu.alu_cmp
.sym 7321 dat[26]
.sym 7322 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[2]
.sym 7323 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7324 servant.wb_dbus_ack
.sym 7325 servant.cpu.cpu.cnt_en
.sym 7326 servant.wb_ibus_ack
.sym 7327 dat[23]
.sym 7328 dat[23]
.sym 7329 servant.cpu.cpu.new_irq
.sym 7330 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 7331 servant.cpu.cpu.state.misalign_trap_sync
.sym 7332 $PACKER_VCC_NET
.sym 7334 servant.mdu_op[2]
.sym 7336 $abc$7035$new_n1547_
.sym 7337 servant.cpu.cpu.decode.opcode[2]
.sym 7338 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[9]
.sym 7339 dat[17]
.sym 7344 adr[4]
.sym 7346 dat[27]
.sym 7347 adr[3]
.sym 7349 dat[26]
.sym 7350 dat[29]
.sym 7351 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7353 dat[25]
.sym 7355 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 7356 adr[5]
.sym 7357 $PACKER_VCC_NET
.sym 7358 adr[9]
.sym 7359 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7360 dat[31]
.sym 7363 dat[28]
.sym 7366 adr[2]
.sym 7367 dat[24]
.sym 7369 adr[8]
.sym 7370 dat[30]
.sym 7372 adr[7]
.sym 7373 adr[6]
.sym 7376 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$262_Y_new_inv_
.sym 7377 $abc$7035$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 7378 $abc$7035$techmap$techmap1499\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1498_Y
.sym 7379 $abc$7035$new_n1152_
.sym 7380 servant.cpu.cpu.csr.timer_irq_r
.sym 7381 $abc$7035$new_n1340_
.sym 7382 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7383 $abc$7035$new_n1182_
.sym 7384 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7385 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7386 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7387 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7388 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7389 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7390 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7391 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 wb_clk_$glb_clk
.sym 7404 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7419 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7421 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 7422 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 7425 dat[26]
.sym 7426 servant.mdu_op[0]
.sym 7427 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 7428 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 7429 dat[25]
.sym 7430 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 7431 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 7433 dat[24]
.sym 7435 clock_gen.pll.rst_reg[1]
.sym 7437 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 7438 servant.cpu.rreg0[0]
.sym 7439 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 7446 adr[6]
.sym 7447 dat[22]
.sym 7448 adr[4]
.sym 7450 adr[8]
.sym 7451 adr[7]
.sym 7453 dat[20]
.sym 7456 adr[9]
.sym 7457 adr[2]
.sym 7459 $PACKER_VCC_NET
.sym 7460 adr[3]
.sym 7462 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7464 $abc$7035$techmap$techmap1499\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1498_Y
.sym 7465 dat[16]
.sym 7466 dat[23]
.sym 7467 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7472 dat[18]
.sym 7473 dat[17]
.sym 7475 dat[21]
.sym 7476 adr[5]
.sym 7477 dat[19]
.sym 7478 servant.cpu.rf_ram_if.wen1_r
.sym 7479 $abc$7035$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$158_Y_new_
.sym 7480 servant.cpu.waddr[5]
.sym 7481 servant.cpu.rf_ram_if.wen0_r
.sym 7482 servant.cpu.wen
.sym 7483 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7484 dat[20]
.sym 7485 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7486 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7487 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7488 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7489 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7490 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7491 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7492 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7493 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 wb_clk_$glb_clk
.sym 7506 $abc$7035$techmap$techmap1499\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1498_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7516 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[52]_new_
.sym 7521 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 7522 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[5]
.sym 7524 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 7525 $abc$7035$new_n1182_
.sym 7527 $PACKER_VCC_NET
.sym 7529 dat[20]
.sym 7531 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 7532 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7533 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 7537 dat[19]
.sym 7538 dat[18]
.sym 7539 adr[3]
.sym 7542 adr[3]
.sym 7543 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 7548 dat[31]
.sym 7549 adr[5]
.sym 7551 adr[3]
.sym 7552 adr[6]
.sym 7553 dat[30]
.sym 7554 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7557 adr[8]
.sym 7558 adr[9]
.sym 7559 adr[2]
.sym 7560 adr[7]
.sym 7561 $PACKER_VCC_NET
.sym 7562 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7563 adr[4]
.sym 7565 dat[26]
.sym 7566 dat[27]
.sym 7568 dat[25]
.sym 7569 dat[28]
.sym 7571 dat[24]
.sym 7575 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 7577 dat[29]
.sym 7580 servant.cpu.rf_ram_if.wcnt[0]
.sym 7581 servant.cpu.rf_ram_if.rtrig1
.sym 7582 servant.cpu.raddr[4]
.sym 7583 servant.cpu.rdata0
.sym 7584 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7585 servant.cpu.rf_ram.regzero
.sym 7586 $abc$7035$techmap$techmap1511\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7587 servant.cpu.raddr[9]
.sym 7588 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7589 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7590 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7591 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7592 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7593 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7594 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7595 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 wb_clk_$glb_clk
.sym 7608 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7618 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 7622 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 7623 servant.cpu.wen
.sym 7626 dat[30]
.sym 7627 dat[31]
.sym 7628 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 7629 dat[30]
.sym 7631 adr[4]
.sym 7633 servant.cpu.waddr[5]
.sym 7635 dat[28]
.sym 7636 servant.cpu.rf_ram_if.rcnt[0]
.sym 7637 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 7638 dat[24]
.sym 7639 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 7640 servant.cpu.rf_ram.rdata[0]
.sym 7642 servant.cpu.waddr[9]
.sym 7643 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 7645 servant.cpu.cpu.rd_addr[4]
.sym 7650 dat[21]
.sym 7652 adr[4]
.sym 7653 dat[16]
.sym 7654 adr[2]
.sym 7655 adr[5]
.sym 7656 adr[6]
.sym 7657 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7659 dat[23]
.sym 7660 adr[9]
.sym 7661 $abc$7035$techmap$techmap1511\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7663 dat[17]
.sym 7664 dat[20]
.sym 7665 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7666 adr[8]
.sym 7667 dat[22]
.sym 7675 dat[19]
.sym 7676 dat[18]
.sym 7678 adr[7]
.sym 7679 $PACKER_VCC_NET
.sym 7680 adr[3]
.sym 7682 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 7684 servant.cpu.waddr[9]
.sym 7685 servant.cpu.rdata[1]
.sym 7686 servant.cpu.waddr[7]
.sym 7687 $abc$7035$new_n1064_
.sym 7688 servant.cpu.rf_ram_if.rdata1
.sym 7690 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7691 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7692 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7693 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7694 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7695 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7696 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7697 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 wb_clk_$glb_clk
.sym 7710 $abc$7035$techmap$techmap1511\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7724 dat[21]
.sym 7725 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 7726 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[5]
.sym 7728 servant.cpu.raddr[5]
.sym 7730 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 7731 servant.cpu.rf_ram_if.wcnt[0]
.sym 7732 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 7733 servant.cpu.rf_ram_if.rdata0[1]
.sym 7735 dat[23]
.sym 7736 servant.cpu.raddr[4]
.sym 7737 servant.cpu.waddr[7]
.sym 7738 servant.cpu.cpu.new_irq
.sym 7740 $PACKER_VCC_NET
.sym 7741 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 7742 servant.cpu.rf_ram.rdata[1]
.sym 7743 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 7745 $PACKER_VCC_NET
.sym 7746 servant.cpu.raddr[9]
.sym 7747 servant.cpu.cpu.state.misalign_trap_sync
.sym 7752 adr[4]
.sym 7753 dat[26]
.sym 7754 dat[27]
.sym 7755 dat[30]
.sym 7756 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7758 dat[29]
.sym 7759 adr[9]
.sym 7760 adr[5]
.sym 7762 adr[7]
.sym 7763 dat[25]
.sym 7764 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7765 $PACKER_VCC_NET
.sym 7766 adr[3]
.sym 7768 adr[6]
.sym 7770 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 7773 dat[28]
.sym 7774 adr[2]
.sym 7776 dat[24]
.sym 7777 dat[31]
.sym 7781 adr[8]
.sym 7784 servant.cpu.cpu.csr.mcause3_0[2]
.sym 7785 servant.cpu.cpu.csr.mcause3_0[0]
.sym 7786 $abc$7035$new_n1531_
.sym 7787 servant.cpu.waddr[8]
.sym 7788 servant.cpu.cpu.csr.mcause3_0[3]
.sym 7789 servant.cpu.cpu.csr.mcause3_0[1]
.sym 7790 servant.cpu.waddr[6]
.sym 7791 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 7792 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7793 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7794 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7795 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7796 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7797 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7798 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7799 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 wb_clk_$glb_clk
.sym 7812 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7826 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 7827 dat[26]
.sym 7828 servant.cpu.raddr[7]
.sym 7829 dat[25]
.sym 7831 dat[30]
.sym 7833 dat[27]
.sym 7834 servant.cpu.cpu.rd_addr[3]
.sym 7835 dat[21]
.sym 7836 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 7837 dat[19]
.sym 7843 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 7856 servant.cpu.wen
.sym 7863 servant.cpu.waddr[4]
.sym 7864 servant.cpu.waddr[1]
.sym 7865 servant.cpu.waddr[2]
.sym 7866 servant.cpu.waddr[3]
.sym 7867 servant.cpu.wdata[0]
.sym 7868 servant.cpu.waddr[5]
.sym 7871 servant.cpu.waddr[9]
.sym 7872 servant.cpu.waddr[0]
.sym 7875 servant.cpu.waddr[7]
.sym 7876 servant.cpu.waddr[6]
.sym 7881 servant.cpu.waddr[8]
.sym 7883 $PACKER_VCC_NET
.sym 7902 servant.cpu.waddr[0]
.sym 7903 servant.cpu.waddr[1]
.sym 7905 servant.cpu.waddr[2]
.sym 7906 servant.cpu.waddr[3]
.sym 7907 servant.cpu.waddr[4]
.sym 7908 servant.cpu.waddr[5]
.sym 7909 servant.cpu.waddr[6]
.sym 7910 servant.cpu.waddr[7]
.sym 7911 servant.cpu.waddr[8]
.sym 7912 servant.cpu.waddr[9]
.sym 7913 wb_clk_$glb_clk
.sym 7914 servant.cpu.wen
.sym 7918 servant.cpu.wdata[0]
.sym 7923 $PACKER_VCC_NET
.sym 7924 dat[28]
.sym 7928 dat[29]
.sym 7933 dat[29]
.sym 7942 servant.cpu.raddr[8]
.sym 7961 servant.cpu.raddr[5]
.sym 7962 servant.cpu.raddr[2]
.sym 7965 servant.cpu.raddr[4]
.sym 7966 servant.cpu.raddr[1]
.sym 7967 servant.cpu.raddr[8]
.sym 7969 $PACKER_VCC_NET
.sym 7970 servant.cpu.raddr[3]
.sym 7971 servant.cpu.raddr[6]
.sym 7974 $PACKER_VCC_NET
.sym 7975 servant.cpu.raddr[9]
.sym 7978 servant.cpu.raddr[0]
.sym 7981 servant.cpu.wdata[1]
.sym 7984 servant.cpu.raddr[7]
.sym 8000 servant.cpu.raddr[0]
.sym 8001 servant.cpu.raddr[1]
.sym 8003 servant.cpu.raddr[2]
.sym 8004 servant.cpu.raddr[3]
.sym 8005 servant.cpu.raddr[4]
.sym 8006 servant.cpu.raddr[5]
.sym 8007 servant.cpu.raddr[6]
.sym 8008 servant.cpu.raddr[7]
.sym 8009 servant.cpu.raddr[8]
.sym 8010 servant.cpu.raddr[9]
.sym 8011 wb_clk_$glb_clk
.sym 8012 $PACKER_VCC_NET
.sym 8013 $PACKER_VCC_NET
.sym 8015 servant.cpu.wdata[1]
.sym 8120 $abc$7035$auto$wreduce.cc:455:run$1192[2]
.sym 8121 $abc$7035$auto$wreduce.cc:455:run$1192[3]
.sym 8122 $abc$7035$auto$wreduce.cc:455:run$1192[4]
.sym 8123 $abc$7035$auto$wreduce.cc:455:run$1192[5]
.sym 8124 $abc$7035$auto$wreduce.cc:455:run$1192[6]
.sym 8125 tx_to_pc.clock_count[1]
.sym 8134 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5502
.sym 8137 servant.wb_ibus_adr[31]
.sym 8140 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 8163 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 8166 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 8172 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 8173 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8178 $abc$7035$auto$wreduce.cc:455:run$1192[2]
.sym 8179 $abc$7035$auto$wreduce.cc:455:run$1192[3]
.sym 8180 $abc$7035$ram.we[0]_new_
.sym 8182 $abc$7035$ram.we[1]_new_
.sym 8183 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8188 $abc$7035$auto$wreduce.cc:455:run$1192[4]
.sym 8189 $abc$7035$auto$wreduce.cc:455:run$1192[5]
.sym 8194 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 8195 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 8200 $abc$7035$auto$wreduce.cc:455:run$1192[2]
.sym 8201 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8206 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8208 $abc$7035$auto$wreduce.cc:455:run$1192[4]
.sym 8213 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8214 $abc$7035$auto$wreduce.cc:455:run$1192[5]
.sym 8217 $abc$7035$ram.we[1]_new_
.sym 8218 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 8229 $abc$7035$ram.we[0]_new_
.sym 8232 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 8235 $abc$7035$auto$wreduce.cc:455:run$1192[3]
.sym 8237 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8240 i_clk$SB_IO_IN_$glb_clk
.sym 8241 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8253 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8254 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[2]
.sym 8259 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 8261 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 8263 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 8267 tx_to_pc.data_index[0]
.sym 8269 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 8274 $abc$7035$ram.we[0]_new_
.sym 8276 $abc$7035$ram.we[1]_new_
.sym 8291 tx_to_pc.clock_count[0]
.sym 8292 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8297 tx_to_pc.data_index[2]
.sym 8301 $PACKER_VCC_NET
.sym 8302 tx_to_pc.clock_count[6]
.sym 8306 tx_to_pc.state[0]
.sym 8309 $abc$7035$auto$wreduce.cc:455:run$1192[6]
.sym 8339 servant.wb_ibus_adr[31]
.sym 8341 tx_to_pc.clock_count[0]
.sym 8346 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8350 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8380 servant.wb_ibus_adr[31]
.sym 8386 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8387 tx_to_pc.clock_count[0]
.sym 8389 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8402 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 8403 wb_clk_$glb_clk
.sym 8404 wb_rst_$glb_sr
.sym 8405 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 8406 $abc$7035$auto$wreduce.cc:455:run$1192[0]
.sym 8407 tx_to_pc.clock_count[0]
.sym 8408 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 8409 tx_to_pc.state[1]
.sym 8410 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[2]_new_inv_
.sym 8411 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 8412 tx_to_pc.clock_count[6]
.sym 8421 tx_to_pc.data_index[1]
.sym 8425 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 8426 dat[6]
.sym 8428 wb_mem_rdt[4]
.sym 8430 tx_to_pc.state[1]
.sym 8431 tx_to_pc.data_index[0]
.sym 8433 servant.mdu_rs1[1]
.sym 8435 $PACKER_GND_NET
.sym 8436 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5037
.sym 8437 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8439 dat[4]
.sym 8440 servant.mdu_rs1[1]
.sym 8447 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 8448 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 8450 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 8451 tx_to_pc.data_index[0]
.sym 8457 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[0]_new_inv_
.sym 8458 $PACKER_VCC_NET
.sym 8460 tx_to_pc.data_index[1]
.sym 8461 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8463 tx_to_pc.data_index[2]
.sym 8468 tx_to_pc.data_index[1]
.sym 8473 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 8474 $abc$7035$auto$wreduce.cc:455:run$1193[0]
.sym 8475 tx_to_pc.data_index[0]
.sym 8476 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 8478 $nextpnr_ICESTORM_LC_2$O
.sym 8480 tx_to_pc.data_index[0]
.sym 8484 $auto$alumacc.cc:474:replace_alu$1256.C[2]
.sym 8486 tx_to_pc.data_index[1]
.sym 8492 tx_to_pc.data_index[2]
.sym 8494 $auto$alumacc.cc:474:replace_alu$1256.C[2]
.sym 8497 $abc$7035$auto$wreduce.cc:455:run$1193[0]
.sym 8498 tx_to_pc.data_index[0]
.sym 8499 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 8500 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8504 tx_to_pc.data_index[0]
.sym 8506 $PACKER_VCC_NET
.sym 8510 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 8512 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[0]_new_inv_
.sym 8515 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 8516 tx_to_pc.data_index[1]
.sym 8517 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 8518 tx_to_pc.data_index[0]
.sym 8521 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 8522 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 8525 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 8526 i_clk$SB_IO_IN_$glb_clk
.sym 8528 $abc$7035$adr[11]_new_inv_
.sym 8530 tx_to_pc.state[0]
.sym 8531 $abc$7035$new_n1086_
.sym 8532 servant.wb_ibus_adr[12]
.sym 8533 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 8535 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 8542 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 8543 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 8545 dat[11]
.sym 8546 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 8548 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 8551 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 8552 $abc$7035$ram.we[0]_new_
.sym 8553 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8554 $abc$7035$ram.we[1]_new_
.sym 8556 servant.mdu_rs1[0]
.sym 8557 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 8559 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 8563 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 8572 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 8580 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 8585 $abc$7035$adr[11]_new_inv_
.sym 8586 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[1]
.sym 8588 $abc$7035$adr[10]_new_inv_
.sym 8590 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[5]
.sym 8591 $abc$7035$ram.we[0]_new_
.sym 8593 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[0]
.sym 8596 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[3]
.sym 8597 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8598 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 8600 $abc$7035$ram.we[1]_new_
.sym 8602 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 8603 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8610 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 8611 $abc$7035$ram.we[0]_new_
.sym 8615 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8617 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[0]
.sym 8620 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8622 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[1]
.sym 8626 $abc$7035$ram.we[1]_new_
.sym 8627 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 8632 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8633 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[3]
.sym 8639 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8641 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[5]
.sym 8645 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 8646 $abc$7035$adr[10]_new_inv_
.sym 8647 $abc$7035$adr[11]_new_inv_
.sym 8651 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 8652 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 8653 servant.wb_ibus_adr[10]
.sym 8654 $abc$7035$adr[10]_new_inv_
.sym 8655 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 8656 servant.wb_ibus_adr[11]
.sym 8657 $abc$7035$ram.we[0]_new_
.sym 8658 $abc$7035$ram.we[1]_new_
.sym 8661 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 8662 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 8663 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 8664 dat[1]
.sym 8665 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 8666 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 8668 dat[3]
.sym 8670 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 8671 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 8673 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 8674 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 8680 servant.mdu_rs1[11]
.sym 8683 $abc$7035$techmap$techmap1508\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 8686 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 8692 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 8696 servant.mdu_rs1[11]
.sym 8697 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 8698 servant.mdu_rs1[10]
.sym 8700 $abc$7035$adr[11]_new_inv_
.sym 8705 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 8712 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 8714 $abc$7035$ram.we[0]_new_
.sym 8715 $abc$7035$ram.we[1]_new_
.sym 8719 $abc$7035$adr[10]_new_inv_
.sym 8725 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 8728 $abc$7035$ram.we[1]_new_
.sym 8737 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 8739 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 8743 $abc$7035$adr[11]_new_inv_
.sym 8745 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 8746 $abc$7035$adr[10]_new_inv_
.sym 8756 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 8758 $abc$7035$ram.we[0]_new_
.sym 8761 servant.mdu_rs1[11]
.sym 8770 servant.mdu_rs1[10]
.sym 8771 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 8772 wb_clk_$glb_clk
.sym 8774 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 8775 $abc$7035$auto$wreduce.cc:455:run$1187[0]
.sym 8776 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 8777 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 8778 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 8779 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115
.sym 8780 $abc$7035$ram.we[3]_new_
.sym 8781 $abc$7035$new_n937_
.sym 8782 servant.cpu.cpu.rd_addr[2]
.sym 8785 servant.cpu.cpu.rd_addr[2]
.sym 8787 $abc$7035$ram.we[0]_new_
.sym 8788 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 8790 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 8791 $abc$7035$ram.we[1]_new_
.sym 8793 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 8794 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 8795 clock_gen.pll.rst_reg[1]
.sym 8797 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 8798 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 8799 $PACKER_VCC_NET
.sym 8801 clock_gen.pll.rst_reg[1]
.sym 8803 $abc$7035$ram.we[3]_new_
.sym 8805 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 8806 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 8807 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 8808 servant.wb_dbus_we
.sym 8817 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 8818 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$584_Y_new_
.sym 8821 servant.mdu_rs1[30]
.sym 8823 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8826 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8829 dat[0]
.sym 8830 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[15]
.sym 8834 servant.wb_dbus_we
.sym 8838 servant.mdu_rs1[31]
.sym 8842 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 8861 dat[0]
.sym 8868 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$584_Y_new_
.sym 8869 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 8872 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[15]
.sym 8875 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 8890 servant.mdu_rs1[31]
.sym 8891 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8892 servant.wb_dbus_we
.sym 8893 servant.mdu_rs1[30]
.sym 8894 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 8895 wb_clk_$glb_clk
.sym 8897 $abc$7035$ram.we[2]_new_
.sym 8898 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 8899 $abc$7035$new_n1207_
.sym 8900 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 8901 $abc$7035$new_n1505_
.sym 8902 $abc$7035$new_n1412_
.sym 8903 servant.cpu.cpu.mem_if.signbit
.sym 8904 servant.cpu.cpu.bufreg2_q
.sym 8905 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[31]_new_
.sym 8910 dat[12]
.sym 8911 dat[11]
.sym 8912 servant.mdu_rs1[1]
.sym 8915 q$SB_IO_OUT
.sym 8916 dat[4]
.sym 8917 dat[0]
.sym 8918 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 8919 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 8921 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 8922 q$SB_IO_OUT
.sym 8923 servant.cpu.cpu.mem_if.dat_valid
.sym 8924 servant.mdu_rs1[1]
.sym 8925 servant.cpu.cpu.state.init_done
.sym 8926 $PACKER_GND_NET
.sym 8929 servant.cpu.cpu.branch_op
.sym 8930 $abc$7035$ram.we[2]_new_
.sym 8932 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 8939 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 8940 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 8941 dat[8]
.sym 8942 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 8944 $abc$7035$ram.we[3]_new_
.sym 8946 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[0]
.sym 8947 servant.cpu.cpu.mem_if.signbit
.sym 8948 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 8950 servant.cpu.cpu.mem_if.dat_valid
.sym 8951 servant.cpu.cpu.decode.opcode[2]
.sym 8952 servant.mdu_rs1[0]
.sym 8953 servant.mdu_rs1[1]
.sym 8954 $abc$7035$ram.we[2]_new_
.sym 8955 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[0]
.sym 8956 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 8959 servant.cpu.cpu.cnt_en
.sym 8960 servant.cpu.cpu.state.init_done
.sym 8963 dat[24]
.sym 8964 servant.cpu.cpu.branch_op
.sym 8965 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 8967 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 8968 servant.mdu_op[2]
.sym 8969 servant.cpu.cpu.bufreg2_q
.sym 8971 dat[24]
.sym 8972 servant.mdu_rs1[0]
.sym 8973 servant.mdu_rs1[1]
.sym 8974 dat[8]
.sym 8978 $abc$7035$ram.we[3]_new_
.sym 8980 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 8983 $abc$7035$ram.we[2]_new_
.sym 8985 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 8989 servant.cpu.cpu.branch_op
.sym 8990 servant.cpu.cpu.decode.opcode[2]
.sym 8991 servant.cpu.cpu.cnt_en
.sym 8992 servant.cpu.cpu.state.init_done
.sym 8996 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 8998 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 9001 servant.cpu.cpu.mem_if.dat_valid
.sym 9002 servant.cpu.cpu.mem_if.signbit
.sym 9003 servant.mdu_op[2]
.sym 9004 servant.cpu.cpu.bufreg2_q
.sym 9007 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9013 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[0]
.sym 9014 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[0]
.sym 9016 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9017 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 9018 wb_clk_$glb_clk
.sym 9019 wb_rst_$glb_sr
.sym 9020 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9021 $abc$7035$new_n1032_
.sym 9022 servant.cpu.cpu.branch_op
.sym 9023 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$494_Y_new_inv_
.sym 9024 $abc$7035$new_n918_
.sym 9025 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 9026 servant.mdu_op[2]
.sym 9027 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9032 servant.mdu_rs1[30]
.sym 9033 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9034 servant.mdu_op[1]
.sym 9035 dat[8]
.sym 9036 dat[7]
.sym 9037 servant.mdu_rs1[30]
.sym 9038 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9039 dat[13]
.sym 9041 dat[14]
.sym 9042 dat[9]
.sym 9043 dat[2]
.sym 9045 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9048 servant.mdu_rs1[0]
.sym 9049 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9051 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 9052 servant.cpu.cpu.new_irq
.sym 9053 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 9054 servant.wb_ibus_ack
.sym 9061 $abc$7035$ram.we[2]_new_
.sym 9063 servant.cpu.cpu.new_irq
.sym 9064 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[11]
.sym 9066 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9067 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9069 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[8]
.sym 9071 $abc$7035$new_n1207_
.sym 9075 servant.cpu.cpu.state.init_done
.sym 9076 servant.mdu_rs1[1]
.sym 9077 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9078 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 9079 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9080 servant.mdu_rs1[2]
.sym 9081 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9083 $abc$7035$new_n1253_
.sym 9084 servant.cpu.cpu.state.stage_two_req
.sym 9086 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[8]
.sym 9087 servant.cpu.cpu.branch_op
.sym 9088 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5502
.sym 9092 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[11]
.sym 9094 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[8]
.sym 9095 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9096 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9097 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[8]
.sym 9100 $abc$7035$new_n1207_
.sym 9102 servant.cpu.cpu.state.stage_two_req
.sym 9106 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9107 servant.cpu.cpu.state.init_done
.sym 9108 servant.cpu.cpu.new_irq
.sym 9113 $abc$7035$ram.we[2]_new_
.sym 9114 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 9118 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9119 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[11]
.sym 9120 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[11]
.sym 9121 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9124 servant.cpu.cpu.branch_op
.sym 9125 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9127 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9132 servant.mdu_rs1[1]
.sym 9136 servant.mdu_rs1[2]
.sym 9137 $abc$7035$new_n1253_
.sym 9139 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9140 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5502
.sym 9141 wb_clk_$glb_clk
.sym 9143 $abc$7035$servant.cpu.cpu.alu.result_eq_new_
.sym 9144 servant.cpu.cpu.alu_cmp
.sym 9145 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 9146 $abc$7035$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$365_Y_new_inv_
.sym 9147 $abc$7035$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9148 $abc$7035$new_n1218_
.sym 9149 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 9150 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9155 $abc$7035$new_n1310_
.sym 9156 servant.mdu_op[2]
.sym 9159 wb_mem_rdt[6]
.sym 9160 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9162 $PACKER_VCC_NET
.sym 9163 wb_mem_rdt[14]
.sym 9165 servant.cpu.cpu.decode.opcode[2]
.sym 9166 $abc$7035$new_n1547_
.sym 9167 servant.cpu.cpu.branch_op
.sym 9168 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9169 $abc$7035$new_n1253_
.sym 9171 $abc$7035$new_n918_
.sym 9172 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 9173 servant.cpu.cpu.csr.timer_irq
.sym 9174 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9175 servant.mdu_op[2]
.sym 9176 servant.mdu_rs1[0]
.sym 9177 servant.wb_ibus_adr[0]
.sym 9184 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9185 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$599_Y_new_
.sym 9186 servant.cpu.cpu.cnt_en
.sym 9187 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 9188 servant.cpu.cpu.new_irq
.sym 9189 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[6]
.sym 9190 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[6]
.sym 9191 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9193 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9194 servant.cpu.cpu.cnt_en
.sym 9195 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9196 $abc$7035$new_n918_
.sym 9197 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$592_Y_new_
.sym 9199 servant.cpu.cpu.alu_cmp
.sym 9201 $abc$7035$ram.we[3]_new_
.sym 9203 servant.wb_ibus_adr[0]
.sym 9204 $abc$7035$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9205 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9207 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 9209 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[9]
.sym 9213 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 9214 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[9]
.sym 9215 servant.cpu.cpu.state.misalign_trap_sync
.sym 9217 servant.cpu.cpu.new_irq
.sym 9218 $abc$7035$new_n918_
.sym 9219 servant.cpu.cpu.state.misalign_trap_sync
.sym 9220 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9226 servant.cpu.cpu.alu_cmp
.sym 9229 $abc$7035$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9230 servant.wb_ibus_adr[0]
.sym 9235 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[6]
.sym 9236 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[6]
.sym 9237 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9238 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9241 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9242 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$599_Y_new_
.sym 9243 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$592_Y_new_
.sym 9244 servant.cpu.cpu.cnt_en
.sym 9247 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 9249 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 9253 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9254 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9255 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[9]
.sym 9256 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[9]
.sym 9260 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 9261 $abc$7035$ram.we[3]_new_
.sym 9263 servant.cpu.cpu.cnt_en
.sym 9264 wb_clk_$glb_clk
.sym 9266 servant.cpu.cpu.alu.add_cy_r
.sym 9267 $abc$7035$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 9268 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 9269 $abc$7035$servant.cpu.cpu.alu.result_bool_new_
.sym 9270 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9271 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 9272 servant.cpu.cpu.bufreg.c_r
.sym 9273 $abc$7035$new_n1253_
.sym 9278 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9279 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 9282 servant.mdu_rs1[31]
.sym 9283 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9284 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 9285 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 9287 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 9288 dat[24]
.sym 9289 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 9290 $abc$7035$new_n1158_
.sym 9292 servant.cpu.cpu.decode.opcode[0]
.sym 9293 $abc$7035$new_n1163_
.sym 9294 servant.cpu.cpu.ebreak
.sym 9295 servant.cpu.cpu.decode.op21
.sym 9296 $abc$7035$ram.we[3]_new_
.sym 9297 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 9298 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9299 $abc$7035$new_n1317_
.sym 9300 dat[31]
.sym 9308 servant.mdu_op[1]
.sym 9309 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9310 servant.cpu.cpu.cnt_done
.sym 9311 servant.cpu.cpu.csr.timer_irq_r
.sym 9312 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9316 servant.cpu.cpu.alu.cmp_r
.sym 9317 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[3]
.sym 9318 servant.mdu_op[0]
.sym 9319 servant.cpu.cpu.bufreg_en
.sym 9320 servant.mdu_rs1[0]
.sym 9321 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 9322 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 9325 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5952
.sym 9326 $abc$7035$servant.cpu.cpu.alu.result_bool_new_
.sym 9328 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9329 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 9332 clock_gen.pll.rst_reg[1]
.sym 9333 servant.cpu.cpu.csr.timer_irq
.sym 9334 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[3]
.sym 9335 servant.mdu_op[2]
.sym 9336 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[12]
.sym 9338 servant.mdu_op[2]
.sym 9340 servant.cpu.cpu.alu.cmp_r
.sym 9341 servant.mdu_op[1]
.sym 9342 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 9343 servant.mdu_op[2]
.sym 9347 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 9349 clock_gen.pll.rst_reg[1]
.sym 9352 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[3]
.sym 9353 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[3]
.sym 9354 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9355 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9358 $abc$7035$servant.cpu.cpu.alu.result_bool_new_
.sym 9359 servant.mdu_op[2]
.sym 9360 servant.cpu.cpu.bufreg_en
.sym 9361 servant.mdu_rs1[0]
.sym 9366 servant.cpu.cpu.csr.timer_irq_r
.sym 9367 servant.cpu.cpu.csr.timer_irq
.sym 9370 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9371 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[12]
.sym 9372 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 9373 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9377 servant.cpu.cpu.cnt_done
.sym 9379 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9382 servant.mdu_op[2]
.sym 9384 servant.mdu_op[1]
.sym 9385 servant.mdu_op[0]
.sym 9386 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5952
.sym 9387 wb_clk_$glb_clk
.sym 9388 wb_rst_$glb_sr
.sym 9389 servant.cpu.cpu.ebreak
.sym 9390 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 9391 $abc$7035$new_n1170_
.sym 9392 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$306_Y_new_
.sym 9393 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 9394 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 9395 $abc$7035$new_n1158_
.sym 9396 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 9401 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 9402 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 9403 $abc$7035$new_n1333_
.sym 9404 $abc$7035$new_n1363_
.sym 9406 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 9407 $abc$7035$new_n1386_
.sym 9409 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 9410 dat[18]
.sym 9412 dat[20]
.sym 9413 dat[22]
.sym 9414 servant.cpu.cpu.branch_op
.sym 9415 $abc$7035$new_n1340_
.sym 9416 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 9418 servant.cpu.cpu.new_irq
.sym 9419 servant.cpu.cpu.decode.op26
.sym 9421 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9422 servant.cpu.cpu.ebreak
.sym 9423 $abc$7035$ram.we[2]_new_
.sym 9424 servant.cpu.raddr[5]
.sym 9430 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$309_Y_new_
.sym 9431 $abc$7035$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 9432 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[15]
.sym 9434 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[4]
.sym 9435 servant.cpu.cpu.decode.opcode[2]
.sym 9438 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 9439 servant.cpu.cpu.branch_op
.sym 9441 $abc$7035$new_n1619_
.sym 9443 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 9444 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[13]
.sym 9446 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9447 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 9448 servant.cpu.cpu.csr.timer_irq
.sym 9449 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$306_Y_new_
.sym 9452 servant.cpu.cpu.decode.opcode[0]
.sym 9453 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[15]
.sym 9456 $abc$7035$ram.we[3]_new_
.sym 9457 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 9458 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9459 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[13]
.sym 9460 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 9463 $abc$7035$new_n1619_
.sym 9464 $abc$7035$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 9465 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$309_Y_new_
.sym 9466 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$306_Y_new_
.sym 9469 servant.cpu.cpu.decode.opcode[2]
.sym 9470 servant.cpu.cpu.branch_op
.sym 9472 servant.cpu.cpu.decode.opcode[0]
.sym 9477 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 9478 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 9481 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 9482 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9483 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9484 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[4]
.sym 9489 servant.cpu.cpu.csr.timer_irq
.sym 9493 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9494 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[13]
.sym 9495 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[13]
.sym 9496 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9500 $abc$7035$ram.we[3]_new_
.sym 9502 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 9505 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[15]
.sym 9506 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[15]
.sym 9507 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 9508 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 9509 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 9510 wb_clk_$glb_clk
.sym 9512 $abc$7035$new_n1194_
.sym 9513 servant.cpu.cpu.decode.op26
.sym 9514 servant.cpu.cpu.decode.op21
.sym 9515 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 9516 servant.cpu.cpu.decode.op22
.sym 9517 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9518 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 9519 $abc$7035$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$282_Y[1]_new_inv_
.sym 9525 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 9526 servant.cpu.cpu.rd_addr[4]
.sym 9528 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 9529 servant.timer_irq
.sym 9530 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 9531 $abc$7035$new_n1325_
.sym 9532 $abc$7035$new_n1152_
.sym 9533 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 9535 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 9536 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9538 servant.cpu.cpu.rs2_addr[0]
.sym 9541 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9542 servant.wb_ibus_ack
.sym 9543 $abc$7035$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$282_Y[1]_new_inv_
.sym 9546 servant.wb_ibus_ack
.sym 9547 servant.cpu.rdata0
.sym 9553 servant.cpu.rf_ram_if.wen1_r
.sym 9556 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 9557 servant.cpu.rreg0[0]
.sym 9558 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9560 servant.mdu_op[2]
.sym 9561 servant.cpu.rf_ram_if.wcnt[0]
.sym 9562 $abc$7035$new_n1547_
.sym 9564 servant.cpu.rdata0
.sym 9568 dat[20]
.sym 9569 $abc$7035$new_n1194_
.sym 9571 servant.cpu.cpu.cnt_en
.sym 9572 servant.cpu.rf_ram_if.wen0_r
.sym 9574 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9578 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 9581 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9583 $abc$7035$ram.we[2]_new_
.sym 9586 servant.cpu.cpu.cnt_en
.sym 9587 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9589 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9592 servant.mdu_op[2]
.sym 9593 servant.cpu.rdata0
.sym 9595 servant.cpu.rreg0[0]
.sym 9600 $abc$7035$new_n1194_
.sym 9601 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9604 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9605 servant.cpu.cpu.cnt_en
.sym 9606 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 9607 $abc$7035$new_n1547_
.sym 9611 servant.cpu.rf_ram_if.wen0_r
.sym 9612 servant.cpu.rf_ram_if.wen1_r
.sym 9613 servant.cpu.rf_ram_if.wcnt[0]
.sym 9616 $abc$7035$ram.we[2]_new_
.sym 9618 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 9624 dat[20]
.sym 9628 $abc$7035$ram.we[2]_new_
.sym 9631 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 9633 wb_clk_$glb_clk
.sym 9635 $abc$7035$new_n1606_
.sym 9636 servant.cpu.waddr[4]
.sym 9637 servant.cpu.cpu.rs2_addr[1]
.sym 9638 servant.cpu.raddr[6]
.sym 9639 $abc$7035$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 9640 servant.cpu.raddr[5]
.sym 9641 servant.cpu.cpu.rs2_addr[2]
.sym 9642 servant.cpu.cpu.rs2_addr[0]
.sym 9643 servant.cpu.wen
.sym 9650 dat[24]
.sym 9653 wb_mem_rdt[26]
.sym 9654 dat[17]
.sym 9656 dat[20]
.sym 9657 dat[23]
.sym 9658 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 9659 servant.cpu.cpu.branch_op
.sym 9663 $abc$7035$new_n918_
.sym 9666 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 9678 servant.cpu.rf_ram_if.rdata0[1]
.sym 9680 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 9681 $abc$7035$new_n1064_
.sym 9683 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 9685 servant.cpu.rreg0[0]
.sym 9686 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 9688 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9689 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9691 servant.cpu.raddr[9]
.sym 9692 servant.cpu.rf_ram_if.rcnt[0]
.sym 9694 servant.cpu.raddr[5]
.sym 9695 servant.cpu.rf_ram_if.rcnt[0]
.sym 9697 $PACKER_VCC_NET
.sym 9699 servant.cpu.rf_ram.rdata[0]
.sym 9700 $abc$7035$new_n1606_
.sym 9703 servant.cpu.rf_ram_if.rcnt[0]
.sym 9704 $abc$7035$ram.we[3]_new_
.sym 9705 servant.cpu.rf_ram.regzero
.sym 9706 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 9710 servant.cpu.rf_ram_if.rcnt[0]
.sym 9712 $PACKER_VCC_NET
.sym 9718 servant.cpu.rf_ram_if.rcnt[0]
.sym 9721 servant.cpu.rreg0[0]
.sym 9722 $abc$7035$new_n1606_
.sym 9723 servant.cpu.rf_ram_if.rcnt[0]
.sym 9724 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9727 servant.cpu.rf_ram_if.rcnt[0]
.sym 9728 servant.cpu.rf_ram.regzero
.sym 9729 servant.cpu.rf_ram.rdata[0]
.sym 9730 servant.cpu.rf_ram_if.rdata0[1]
.sym 9734 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 9736 $abc$7035$ram.we[3]_new_
.sym 9740 servant.cpu.raddr[9]
.sym 9741 $abc$7035$new_n1064_
.sym 9742 servant.cpu.raddr[5]
.sym 9746 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 9747 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 9751 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9752 servant.cpu.rf_ram_if.rcnt[0]
.sym 9753 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 9754 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9756 wb_clk_$glb_clk
.sym 9759 servant.cpu.raddr[7]
.sym 9760 servant.cpu.rf_ram_if.rtrig1
.sym 9761 servant.cpu.cpu.rs2_addr[4]
.sym 9763 servant.cpu.cpu.rs2_addr[3]
.sym 9765 servant.cpu.raddr[8]
.sym 9773 servant.cpu.rreg0[2]
.sym 9774 servant.wb_timer_rdt[22]
.sym 9779 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 9781 servant.cpu.rreg0[0]
.sym 9786 servant.cpu.cpu.ebreak
.sym 9789 servant.cpu.cpu.csr.mcause3_0[0]
.sym 9800 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9801 servant.cpu.raddr[4]
.sym 9802 servant.cpu.raddr[6]
.sym 9804 servant.cpu.rf_ram.regzero
.sym 9807 servant.cpu.rf_ram_if.wcnt[0]
.sym 9808 servant.cpu.rf_ram_if.rtrig1
.sym 9809 servant.cpu.waddr[9]
.sym 9810 servant.cpu.cpu.rd_addr[3]
.sym 9813 servant.cpu.rf_ram_if.rdata1
.sym 9817 servant.cpu.rf_ram_if.rtrig1
.sym 9818 servant.cpu.rdata[1]
.sym 9822 servant.cpu.raddr[8]
.sym 9824 servant.cpu.raddr[7]
.sym 9826 servant.cpu.rf_ram.rdata[0]
.sym 9830 servant.cpu.rf_ram.rdata[1]
.sym 9832 servant.cpu.rf_ram.rdata[0]
.sym 9833 servant.cpu.rf_ram_if.rdata1
.sym 9834 servant.cpu.rf_ram_if.rtrig1
.sym 9835 servant.cpu.rf_ram.regzero
.sym 9845 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9847 servant.cpu.rf_ram_if.wcnt[0]
.sym 9850 servant.cpu.rf_ram.regzero
.sym 9851 servant.cpu.rf_ram.rdata[1]
.sym 9856 servant.cpu.cpu.rd_addr[3]
.sym 9859 servant.cpu.waddr[9]
.sym 9862 servant.cpu.raddr[8]
.sym 9863 servant.cpu.raddr[4]
.sym 9864 servant.cpu.raddr[6]
.sym 9865 servant.cpu.raddr[7]
.sym 9871 servant.cpu.rdata[1]
.sym 9878 servant.cpu.rf_ram_if.rtrig1
.sym 9879 wb_clk_$glb_clk
.sym 9895 servant.cpu.cpu.immdec.imm30_25[0]
.sym 9898 servant.cpu.raddr[8]
.sym 9899 dat[19]
.sym 9902 dat[18]
.sym 9924 servant.cpu.cpu.rd_addr[4]
.sym 9925 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9926 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9928 servant.cpu.cpu.new_irq
.sym 9929 servant.cpu.cpu.state.misalign_trap_sync
.sym 9931 servant.cpu.cpu.branch_op
.sym 9932 servant.cpu.waddr[9]
.sym 9934 servant.cpu.cpu.csr.mcause3_0[3]
.sym 9935 $abc$7035$new_n918_
.sym 9936 servant.cpu.cpu.new_irq
.sym 9938 servant.cpu.cpu.csr.mcause3_0[2]
.sym 9940 $abc$7035$new_n1531_
.sym 9942 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 9945 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 9946 servant.cpu.cpu.ebreak
.sym 9949 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5904
.sym 9950 servant.cpu.cpu.rd_addr[2]
.sym 9951 servant.cpu.cpu.csr.mcause3_0[1]
.sym 9952 servant.wb_dbus_we
.sym 9955 servant.cpu.cpu.branch_op
.sym 9956 servant.cpu.cpu.csr.mcause3_0[3]
.sym 9957 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 9958 servant.cpu.cpu.new_irq
.sym 9961 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 9963 servant.cpu.cpu.state.misalign_trap_sync
.sym 9964 servant.cpu.cpu.csr.mcause3_0[1]
.sym 9967 servant.cpu.cpu.csr.mcause3_0[2]
.sym 9968 servant.wb_dbus_we
.sym 9969 servant.cpu.cpu.branch_op
.sym 9970 servant.cpu.cpu.state.misalign_trap_sync
.sym 9973 servant.cpu.waddr[9]
.sym 9974 servant.cpu.cpu.rd_addr[4]
.sym 9979 $abc$7035$new_n918_
.sym 9980 servant.cpu.cpu.ebreak
.sym 9981 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 9982 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 9986 $abc$7035$new_n1531_
.sym 9987 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 9992 servant.cpu.waddr[9]
.sym 9994 servant.cpu.cpu.rd_addr[2]
.sym 9998 servant.cpu.cpu.new_irq
.sym 9999 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 10000 $abc$7035$new_n918_
.sym 10001 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5904
.sym 10002 wb_clk_$glb_clk
.sym 10016 dat[28]
.sym 10023 dat[24]
.sym 10226 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 10227 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_inv_
.sym 10228 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 10229 $abc$7035$new_n888_
.sym 10230 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 10231 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 10232 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_inv_
.sym 10233 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 10236 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10269 tx_to_pc.clock_count[2]
.sym 10271 tx_to_pc.clock_count[5]
.sym 10275 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10278 tx_to_pc.clock_count[4]
.sym 10279 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5037
.sym 10283 tx_to_pc.clock_count[3]
.sym 10288 tx_to_pc.clock_count[0]
.sym 10290 tx_to_pc.clock_count[6]
.sym 10297 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10299 tx_to_pc.clock_count[1]
.sym 10300 $nextpnr_ICESTORM_LC_11$O
.sym 10303 tx_to_pc.clock_count[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$1262.C[2]
.sym 10308 tx_to_pc.clock_count[1]
.sym 10312 $auto$alumacc.cc:474:replace_alu$1262.C[3]
.sym 10314 tx_to_pc.clock_count[2]
.sym 10316 $auto$alumacc.cc:474:replace_alu$1262.C[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$1262.C[4]
.sym 10320 tx_to_pc.clock_count[3]
.sym 10322 $auto$alumacc.cc:474:replace_alu$1262.C[3]
.sym 10324 $auto$alumacc.cc:474:replace_alu$1262.C[5]
.sym 10326 tx_to_pc.clock_count[4]
.sym 10328 $auto$alumacc.cc:474:replace_alu$1262.C[4]
.sym 10330 $auto$alumacc.cc:474:replace_alu$1262.C[6]
.sym 10333 tx_to_pc.clock_count[5]
.sym 10334 $auto$alumacc.cc:474:replace_alu$1262.C[5]
.sym 10339 tx_to_pc.clock_count[6]
.sym 10340 $auto$alumacc.cc:474:replace_alu$1262.C[6]
.sym 10343 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10344 tx_to_pc.clock_count[1]
.sym 10347 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5037
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10349 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10352 wb_clk
.sym 10354 data_to[6]
.sym 10355 data_to[5]
.sym 10356 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 10357 data_to[4]
.sym 10358 data_to[7]
.sym 10359 $abc$7035$new_n880_
.sym 10360 data_to[2]
.sym 10361 data_to[3]
.sym 10362 $abc$7035$techmap$techmap1509\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 10364 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 10367 dat[7]
.sym 10369 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5037
.sym 10371 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 10373 tx_to_pc.state[1]
.sym 10376 tx_to_pc.data_index[0]
.sym 10393 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115
.sym 10403 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10406 tx_to_pc.data_index[1]
.sym 10409 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 10411 $abc$7035$new_n1615_
.sym 10413 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 10414 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 10416 wb_mem_rdt[7]
.sym 10438 tx_to_pc.clock_count[6]
.sym 10441 tx_to_pc.clock_count[0]
.sym 10446 tx_to_pc.clock_count[1]
.sym 10447 $PACKER_VCC_NET
.sym 10448 tx_to_pc.clock_count[2]
.sym 10449 tx_to_pc.clock_count[4]
.sym 10450 tx_to_pc.clock_count[5]
.sym 10454 tx_to_pc.clock_count[3]
.sym 10455 $PACKER_VCC_NET
.sym 10463 $nextpnr_ICESTORM_LC_8$O
.sym 10465 tx_to_pc.clock_count[0]
.sym 10469 $auto$alumacc.cc:474:replace_alu$1233.C[2]
.sym 10471 tx_to_pc.clock_count[1]
.sym 10475 $auto$alumacc.cc:474:replace_alu$1233.C[3]
.sym 10477 tx_to_pc.clock_count[2]
.sym 10481 $auto$alumacc.cc:474:replace_alu$1233.C[4]
.sym 10483 $PACKER_VCC_NET
.sym 10484 tx_to_pc.clock_count[3]
.sym 10487 $auto$alumacc.cc:474:replace_alu$1233.C[5]
.sym 10489 $PACKER_VCC_NET
.sym 10490 tx_to_pc.clock_count[4]
.sym 10493 $auto$alumacc.cc:474:replace_alu$1233.C[6]
.sym 10496 tx_to_pc.clock_count[5]
.sym 10499 $nextpnr_ICESTORM_LC_9$I3
.sym 10501 tx_to_pc.clock_count[6]
.sym 10505 $nextpnr_ICESTORM_LC_9$COUT
.sym 10508 $PACKER_VCC_NET
.sym 10509 $nextpnr_ICESTORM_LC_9$I3
.sym 10513 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[5]_new_inv_
.sym 10514 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 10515 tx_to_pc.data_index[2]
.sym 10516 $abc$7035$new_n1116_
.sym 10517 $0\pc_active[0:0]
.sym 10518 wb_mem_rdt[5]
.sym 10520 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[69]_new_
.sym 10526 $abc$7035$ram.we[0]_new_
.sym 10535 dat[10]
.sym 10537 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 10538 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 10539 wb_mem_rdt[2]
.sym 10540 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 10545 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 10546 tx_to_pc.state[0]
.sym 10548 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 10549 $nextpnr_ICESTORM_LC_9$COUT
.sym 10555 tx_to_pc.state[0]
.sym 10556 tx_to_pc.state[0]
.sym 10558 $abc$7035$auto$wreduce.cc:455:run$1192[6]
.sym 10559 $PACKER_VCC_NET
.sym 10560 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 10561 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10564 $abc$7035$auto$wreduce.cc:455:run$1193[2]
.sym 10567 tx_to_pc.data_index[0]
.sym 10568 tx_to_pc.data_index[1]
.sym 10572 tx_to_pc.data_index[2]
.sym 10574 tx_to_pc.state[1]
.sym 10579 $abc$7035$auto$wreduce.cc:455:run$1192[0]
.sym 10580 tx_to_pc.clock_count[0]
.sym 10583 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10587 tx_to_pc.state[1]
.sym 10588 tx_to_pc.state[0]
.sym 10589 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 10590 $nextpnr_ICESTORM_LC_9$COUT
.sym 10593 tx_to_pc.clock_count[0]
.sym 10595 $PACKER_VCC_NET
.sym 10599 $abc$7035$auto$wreduce.cc:455:run$1192[0]
.sym 10602 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10606 tx_to_pc.state[0]
.sym 10608 tx_to_pc.state[1]
.sym 10611 tx_to_pc.state[0]
.sym 10613 tx_to_pc.state[1]
.sym 10614 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10617 $abc$7035$auto$wreduce.cc:455:run$1193[2]
.sym 10618 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 10619 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10620 tx_to_pc.data_index[2]
.sym 10623 tx_to_pc.data_index[2]
.sym 10624 tx_to_pc.data_index[1]
.sym 10625 tx_to_pc.data_index[0]
.sym 10629 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 10630 $abc$7035$auto$wreduce.cc:455:run$1192[6]
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10635 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10636 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[29]_new_
.sym 10638 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 10639 wb_mem_rdt[7]
.sym 10640 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 10641 pc_active
.sym 10642 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 10643 wb_mem_rdt[2]
.sym 10646 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 10648 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 10652 $abc$7035$adr[20]_new_inv_
.sym 10655 $abc$7035$adr[20]_new_inv_
.sym 10659 tx_to_pc.data_index[2]
.sym 10660 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10661 servant.wb_ibus_ack
.sym 10662 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 10663 $abc$7035$ram.we[1]_new_
.sym 10664 servant.cpu.cpu.rd_addr[0]
.sym 10665 adr[2]
.sym 10666 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 10667 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 10670 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115
.sym 10677 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 10680 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10686 servant.wb_ibus_adr[12]
.sym 10690 servant.wb_ibus_adr[11]
.sym 10694 servant.mdu_rs1[11]
.sym 10695 tx_to_pc.state[0]
.sym 10698 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 10699 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 10700 servant.wb_ibus_adr[12]
.sym 10701 servant.mdu_rs1[12]
.sym 10703 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10706 pc_active
.sym 10707 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 10708 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 10711 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10712 servant.wb_ibus_adr[11]
.sym 10713 servant.mdu_rs1[11]
.sym 10722 pc_active
.sym 10723 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 10724 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 10728 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 10729 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 10730 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 10731 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 10735 servant.wb_ibus_adr[12]
.sym 10740 servant.mdu_rs1[12]
.sym 10742 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10743 servant.wb_ibus_adr[12]
.sym 10753 tx_to_pc.state[0]
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10759 servant.cpu.cpu.rd_addr[0]
.sym 10760 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 10761 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[18]_new_
.sym 10762 servant.cpu.cpu.rd_addr[1]
.sym 10763 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[23]_new_
.sym 10764 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[30]_new_
.sym 10765 servant.cpu.cpu.rd_addr[2]
.sym 10766 servant.cpu.cpu.rd_addr[3]
.sym 10771 wb_mem_rdt[13]
.sym 10772 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 10774 wb_mem_rdt[7]
.sym 10776 wb_mem_rdt[2]
.sym 10779 $abc$7035$adr[22]_new_inv_
.sym 10781 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 10782 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 10783 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 10784 $abc$7035$ram.we[3]_new_
.sym 10785 dat[1]
.sym 10786 servant.mdu_op[1]
.sym 10787 $abc$7035$ram.we[0]_new_
.sym 10788 servant.cpu.cpu.rd_addr[2]
.sym 10789 $abc$7035$ram.we[1]_new_
.sym 10791 servant.mdu_rs1[31]
.sym 10792 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 10793 servant.wb_dbus_we
.sym 10794 dat[1]
.sym 10800 servant.mdu_rs1[0]
.sym 10802 servant.mdu_rs1[1]
.sym 10803 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 10804 servant.wb_ibus_adr[12]
.sym 10805 servant.mdu_rs1[1]
.sym 10806 servant.mdu_rs1[10]
.sym 10807 $abc$7035$new_n937_
.sym 10808 $abc$7035$adr[11]_new_inv_
.sym 10810 servant.mdu_op[1]
.sym 10811 $abc$7035$adr[10]_new_inv_
.sym 10813 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 10815 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10820 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10822 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 10826 servant.wb_ibus_adr[10]
.sym 10829 servant.wb_ibus_adr[11]
.sym 10835 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 10836 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 10840 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 10841 $abc$7035$adr[11]_new_inv_
.sym 10842 $abc$7035$adr[10]_new_inv_
.sym 10847 servant.wb_ibus_adr[11]
.sym 10851 servant.wb_ibus_adr[10]
.sym 10852 servant.mdu_rs1[10]
.sym 10854 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10857 $abc$7035$adr[10]_new_inv_
.sym 10858 $abc$7035$adr[11]_new_inv_
.sym 10859 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 10864 servant.wb_ibus_adr[12]
.sym 10869 servant.mdu_rs1[0]
.sym 10870 servant.mdu_rs1[1]
.sym 10871 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10875 $abc$7035$new_n937_
.sym 10876 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10877 servant.mdu_op[1]
.sym 10878 servant.mdu_rs1[1]
.sym 10879 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961_$glb_ce
.sym 10880 wb_clk_$glb_clk
.sym 10881 wb_rst_$glb_sr
.sym 10884 $abc$7035$auto$wreduce.cc:455:run$1187[2]
.sym 10885 $abc$7035$auto$wreduce.cc:455:run$1187[3]
.sym 10886 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 10887 $abc$7035$auto$wreduce.cc:455:run$1187[5]
.sym 10888 dat[5]
.sym 10889 dat[0]
.sym 10894 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 10895 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 10897 dat[4]
.sym 10898 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 10899 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 10901 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 10904 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 10905 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 10907 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 10908 servant.cpu.cpu.rd_addr[1]
.sym 10909 servant.wb_timer_rdt[5]
.sym 10910 servant.cpu.cpu.branch_op
.sym 10911 dat[5]
.sym 10912 servant.mdu_op[1]
.sym 10914 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 10916 servant.cpu.cpu.rd_addr[3]
.sym 10923 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10925 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10926 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 10929 servant.mdu_rs1[1]
.sym 10930 $abc$7035$new_n937_
.sym 10931 dat[6]
.sym 10932 $abc$7035$auto$wreduce.cc:455:run$1187[0]
.sym 10933 servant.mdu_rs1[0]
.sym 10934 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10936 $abc$7035$new_n1412_
.sym 10939 $PACKER_VCC_NET
.sym 10940 servant.mdu_op[1]
.sym 10941 clock_gen.pll.rst_reg[1]
.sym 10945 dat[1]
.sym 10946 servant.mdu_rs1[1]
.sym 10947 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 10948 servant.mdu_op[1]
.sym 10951 servant.mdu_rs1[31]
.sym 10952 servant.mdu_op[0]
.sym 10953 servant.wb_dbus_we
.sym 10954 dat[0]
.sym 10956 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 10957 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 10958 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10959 servant.wb_dbus_we
.sym 10963 $PACKER_VCC_NET
.sym 10965 dat[0]
.sym 10968 $abc$7035$new_n1412_
.sym 10969 dat[6]
.sym 10971 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 10974 servant.mdu_rs1[0]
.sym 10975 servant.mdu_rs1[1]
.sym 10976 servant.mdu_op[1]
.sym 10977 servant.mdu_op[0]
.sym 10980 $abc$7035$auto$wreduce.cc:455:run$1187[0]
.sym 10981 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 10982 dat[1]
.sym 10986 servant.wb_dbus_we
.sym 10987 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10988 servant.mdu_rs1[31]
.sym 10989 clock_gen.pll.rst_reg[1]
.sym 10992 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 10993 $abc$7035$new_n937_
.sym 10994 servant.mdu_op[1]
.sym 10995 servant.mdu_rs1[1]
.sym 10998 servant.mdu_rs1[0]
.sym 11001 servant.mdu_op[0]
.sym 11005 $abc$7035$new_n1548_
.sym 11006 servant.mdu_op[1]
.sym 11007 $abc$7035$new_n1506_
.sym 11008 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 11009 $abc$7035$new_n1547_
.sym 11010 servant.mdu_op[0]
.sym 11011 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 11012 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 11015 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11017 $abc$7035$new_n1356_
.sym 11018 dat[5]
.sym 11019 servant.mdu_rs1[0]
.sym 11020 adr[5]
.sym 11021 dat[10]
.sym 11022 dat[7]
.sym 11025 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 11026 $abc$7035$ram.we[0]_new_
.sym 11027 dat[6]
.sym 11028 adr[6]
.sym 11032 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 11033 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 11037 servant.cpu.cpu.decode.opcode[0]
.sym 11038 $abc$7035$ram.we[3]_new_
.sym 11039 wb_mem_rdt[2]
.sym 11040 servant.mdu_op[1]
.sym 11046 $abc$7035$new_n1622_
.sym 11047 $abc$7035$new_n1506_
.sym 11048 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11049 dat[16]
.sym 11050 $abc$7035$new_n1505_
.sym 11051 $abc$7035$auto$wreduce.cc:455:run$1187[5]
.sym 11052 dat[5]
.sym 11053 servant.cpu.cpu.bufreg2_q
.sym 11054 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 11055 servant.cpu.cpu.cnt_done
.sym 11056 servant.cpu.cpu.branch_op
.sym 11060 servant.mdu_op[2]
.sym 11061 dat[0]
.sym 11062 servant.cpu.cpu.decode.opcode[2]
.sym 11063 servant.mdu_op[1]
.sym 11064 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 11066 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11067 servant.cpu.cpu.state.init_done
.sym 11068 servant.mdu_rs1[0]
.sym 11071 servant.wb_dbus_ack
.sym 11073 servant.cpu.cpu.mem_if.dat_valid
.sym 11074 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11076 servant.mdu_rs1[0]
.sym 11077 servant.mdu_rs1[1]
.sym 11079 servant.mdu_rs1[0]
.sym 11080 servant.mdu_op[1]
.sym 11081 servant.mdu_rs1[1]
.sym 11082 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 11085 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11086 $abc$7035$new_n1505_
.sym 11087 servant.mdu_op[2]
.sym 11088 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11091 dat[5]
.sym 11092 servant.mdu_op[2]
.sym 11093 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11094 servant.cpu.cpu.state.init_done
.sym 11098 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 11099 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11103 servant.cpu.cpu.decode.opcode[2]
.sym 11104 $abc$7035$new_n1506_
.sym 11105 servant.wb_dbus_ack
.sym 11106 servant.cpu.cpu.branch_op
.sym 11109 $abc$7035$auto$wreduce.cc:455:run$1187[5]
.sym 11110 servant.cpu.cpu.cnt_done
.sym 11111 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11112 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 11116 servant.cpu.cpu.bufreg2_q
.sym 11121 servant.mdu_rs1[0]
.sym 11122 $abc$7035$new_n1622_
.sym 11123 dat[16]
.sym 11124 dat[0]
.sym 11125 servant.cpu.cpu.mem_if.dat_valid
.sym 11126 wb_clk_$glb_clk
.sym 11128 servant.cpu.cpu.decode.opcode[2]
.sym 11129 servant.cpu.cpu.decode.opcode[1]
.sym 11130 servant.cpu.cpu.decode.opcode[0]
.sym 11131 servant.wb_dbus_we
.sym 11132 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11133 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 11134 servant.cpu.cpu.bufreg_sh_signed
.sym 11135 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$539_Y_new_inv_
.sym 11140 $abc$7035$ram.we[2]_new_
.sym 11141 servant.cpu.cpu.cnt_done
.sym 11146 dat[2]
.sym 11148 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 11151 $abc$7035$new_n1506_
.sym 11152 servant.cpu.cpu.rd_addr[0]
.sym 11154 $abc$7035$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 11155 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 11156 servant.cpu.cpu.cnt_done
.sym 11157 servant.wb_dbus_ack
.sym 11158 servant.mdu_op[0]
.sym 11159 servant.wb_ibus_ack
.sym 11160 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 11161 servant.cpu.cpu.decode.opcode[2]
.sym 11162 servant.wb_ibus_ack
.sym 11163 servant.cpu.cpu.decode.opcode[1]
.sym 11170 servant.mdu_op[1]
.sym 11171 servant.cpu.cpu.branch_op
.sym 11173 servant.cpu.cpu.decode.op21
.sym 11174 servant.mdu_op[0]
.sym 11175 servant.mdu_op[2]
.sym 11179 servant.cpu.cpu.branch_op
.sym 11180 wb_mem_rdt[14]
.sym 11182 servant.mdu_op[0]
.sym 11184 wb_mem_rdt[6]
.sym 11185 servant.cpu.cpu.decode.opcode[2]
.sym 11188 servant.wb_dbus_we
.sym 11191 servant.cpu.cpu.bufreg_sh_signed
.sym 11194 $abc$7035$new_n1032_
.sym 11195 servant.cpu.cpu.decode.opcode[0]
.sym 11196 servant.wb_ibus_ack
.sym 11202 $abc$7035$new_n1032_
.sym 11203 servant.cpu.cpu.branch_op
.sym 11204 servant.cpu.cpu.decode.opcode[2]
.sym 11205 servant.cpu.cpu.decode.opcode[0]
.sym 11208 servant.mdu_op[1]
.sym 11210 servant.mdu_op[0]
.sym 11211 servant.mdu_op[2]
.sym 11214 wb_mem_rdt[6]
.sym 11220 servant.mdu_op[1]
.sym 11221 servant.cpu.cpu.bufreg_sh_signed
.sym 11222 servant.wb_dbus_we
.sym 11223 servant.mdu_op[0]
.sym 11226 servant.cpu.cpu.decode.op21
.sym 11227 servant.mdu_op[1]
.sym 11228 servant.mdu_op[2]
.sym 11229 servant.mdu_op[0]
.sym 11232 servant.mdu_op[0]
.sym 11233 servant.mdu_op[2]
.sym 11234 servant.mdu_op[1]
.sym 11240 wb_mem_rdt[14]
.sym 11245 servant.cpu.cpu.branch_op
.sym 11247 servant.cpu.cpu.decode.opcode[2]
.sym 11248 servant.wb_ibus_ack
.sym 11249 wb_clk_$glb_clk
.sym 11251 $abc$7035$new_n1210_
.sym 11252 $abc$7035$new_n1303_
.sym 11253 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 11254 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 11255 $abc$7035$new_n1377_
.sym 11256 servant.mdu_rs1[31]
.sym 11257 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 11258 $abc$7035$new_n1370_
.sym 11263 $PACKER_VCC_NET
.sym 11265 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 11266 servant.wb_dbus_we
.sym 11268 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 11269 servant.cpu.cpu.decode.op21
.sym 11271 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 11273 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11274 servant.cpu.cpu.decode.opcode[0]
.sym 11275 servant.cpu.cpu.decode.opcode[0]
.sym 11276 dat[22]
.sym 11277 servant.wb_dbus_we
.sym 11278 servant.cpu.cpu.rd_addr[4]
.sym 11279 servant.mdu_op[1]
.sym 11280 dat[19]
.sym 11281 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 11283 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 11285 servant.wb_ibus_ack
.sym 11286 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11293 servant.cpu.cpu.alu.cmp_r
.sym 11294 servant.cpu.cpu.branch_op
.sym 11295 servant.wb_dbus_we
.sym 11296 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 11299 servant.cpu.cpu.decode.op26
.sym 11300 servant.cpu.cpu.decode.opcode[2]
.sym 11301 servant.cpu.cpu.decode.opcode[1]
.sym 11302 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 11303 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$494_Y_new_inv_
.sym 11304 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 11305 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11306 servant.mdu_op[2]
.sym 11307 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11308 servant.cpu.cpu.ebreak
.sym 11309 servant.cpu.cpu.decode.opcode[0]
.sym 11310 servant.mdu_op[1]
.sym 11314 $abc$7035$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 11316 $abc$7035$servant.cpu.cpu.alu.result_eq_new_
.sym 11318 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 11319 $abc$7035$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$365_Y_new_inv_
.sym 11321 $abc$7035$new_n1218_
.sym 11326 servant.cpu.cpu.alu.cmp_r
.sym 11327 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 11328 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 11331 servant.mdu_op[2]
.sym 11332 servant.mdu_op[1]
.sym 11333 $abc$7035$servant.cpu.cpu.alu.result_eq_new_
.sym 11334 $abc$7035$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 11338 servant.cpu.cpu.decode.opcode[2]
.sym 11339 $abc$7035$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$365_Y_new_inv_
.sym 11340 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 11343 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 11344 servant.cpu.cpu.branch_op
.sym 11345 servant.cpu.cpu.decode.opcode[0]
.sym 11346 servant.cpu.cpu.decode.opcode[1]
.sym 11349 $abc$7035$new_n1218_
.sym 11350 servant.cpu.cpu.decode.opcode[2]
.sym 11351 servant.cpu.cpu.decode.opcode[1]
.sym 11352 servant.cpu.cpu.decode.opcode[0]
.sym 11355 servant.cpu.cpu.decode.opcode[2]
.sym 11356 servant.cpu.cpu.ebreak
.sym 11357 servant.wb_dbus_we
.sym 11358 servant.cpu.cpu.branch_op
.sym 11361 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11363 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11364 servant.cpu.cpu.decode.op26
.sym 11368 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$494_Y_new_inv_
.sym 11370 servant.cpu.cpu.branch_op
.sym 11374 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11375 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 11376 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 11377 $abc$7035$new_n1211_
.sym 11378 servant.cpu.cpu.immdec.imm31
.sym 11379 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$392_Y_new_
.sym 11381 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 11383 servant.wb_timer_rdt[15]
.sym 11390 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 11391 $abc$7035$new_n1370_
.sym 11392 $PACKER_GND_NET
.sym 11394 q$SB_IO_OUT
.sym 11395 servant.cpu.cpu.decode.op26
.sym 11396 $abc$7035$ram.we[2]_new_
.sym 11397 servant.cpu.cpu.branch_op
.sym 11399 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 11400 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 11401 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 11402 servant.cpu.cpu.branch_op
.sym 11403 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 11404 servant.mdu_rs1[31]
.sym 11405 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 11406 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 11407 servant.cpu.cpu.cnt_en
.sym 11408 servant.cpu.cpu.rd_addr[1]
.sym 11417 servant.cpu.rdata0
.sym 11418 servant.cpu.rdata0
.sym 11420 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 11422 $abc$7035$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 11423 servant.cpu.cpu.alu.add_cy_r
.sym 11425 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 11426 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11427 servant.cpu.cpu.branch_op
.sym 11428 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 11429 servant.cpu.cpu.bufreg.c_r
.sym 11430 servant.mdu_op[0]
.sym 11431 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11433 servant.cpu.cpu.decode.opcode[1]
.sym 11435 servant.cpu.cpu.bufreg_en
.sym 11437 servant.cpu.cpu.bufreg.c_r
.sym 11439 servant.mdu_op[1]
.sym 11442 servant.cpu.cpu.decode.opcode[0]
.sym 11443 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 11444 servant.cpu.cpu.cnt_en
.sym 11448 servant.cpu.cpu.cnt_en
.sym 11450 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11451 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 11454 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 11455 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11456 $abc$7035$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 11457 servant.cpu.rdata0
.sym 11460 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11461 servant.cpu.cpu.alu.add_cy_r
.sym 11462 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11463 servant.cpu.rdata0
.sym 11466 servant.cpu.rdata0
.sym 11467 servant.mdu_op[0]
.sym 11468 servant.mdu_op[1]
.sym 11469 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11472 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11473 servant.cpu.cpu.alu.add_cy_r
.sym 11474 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11475 servant.cpu.rdata0
.sym 11478 servant.cpu.cpu.branch_op
.sym 11479 servant.cpu.cpu.decode.opcode[1]
.sym 11480 servant.cpu.rdata0
.sym 11481 servant.cpu.cpu.decode.opcode[0]
.sym 11484 servant.cpu.cpu.bufreg_en
.sym 11485 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 11486 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 11487 servant.cpu.cpu.bufreg.c_r
.sym 11490 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 11491 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 11492 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 11493 servant.cpu.cpu.bufreg.c_r
.sym 11495 wb_clk_$glb_clk
.sym 11497 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11498 servant.cpu.cpu.rd_addr[4]
.sym 11499 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11500 wb_mem_rdt[31]
.sym 11501 $abc$7035$new_n1164_
.sym 11502 $abc$7035$new_n1176_
.sym 11503 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[10]_new_inv_
.sym 11509 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11510 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11511 servant.cpu.rdata0
.sym 11512 servant.wb_ibus_ack
.sym 11513 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 11514 servant.cpu.rdata0
.sym 11516 servant.mdu_rs1[0]
.sym 11519 servant.cpu.cpu.rs2_addr[0]
.sym 11525 servant.cpu.cpu.bufreg_en
.sym 11526 $abc$7035$ram.we[3]_new_
.sym 11529 dat[16]
.sym 11531 dat[17]
.sym 11532 servant.mdu_rs1[31]
.sym 11540 servant.cpu.cpu.decode.op21
.sym 11542 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 11547 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 11548 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 11549 servant.wb_dbus_we
.sym 11550 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 11551 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11552 servant.cpu.cpu.decode.opcode[0]
.sym 11555 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 11556 servant.wb_ibus_ack
.sym 11557 servant.wb_ibus_ack
.sym 11559 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11561 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 11563 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11564 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[5]
.sym 11566 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11567 servant.cpu.cpu.cnt_en
.sym 11569 wb_mem_rdt[20]
.sym 11571 wb_mem_rdt[20]
.sym 11579 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11580 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11583 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 11584 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 11585 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11586 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 11589 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11591 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 11595 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11596 servant.cpu.cpu.decode.opcode[0]
.sym 11597 servant.wb_dbus_we
.sym 11602 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 11603 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 11604 servant.cpu.cpu.decode.op21
.sym 11607 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 11608 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 11609 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 11610 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[5]
.sym 11613 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11615 servant.wb_ibus_ack
.sym 11616 servant.cpu.cpu.cnt_en
.sym 11617 servant.wb_ibus_ack
.sym 11618 wb_clk_$glb_clk
.sym 11620 dat[23]
.sym 11621 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[6]_new_inv_
.sym 11622 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 11623 dat[31]
.sym 11624 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 11625 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[54]_new_
.sym 11626 wb_mem_rdt[26]
.sym 11627 wb_mem_rdt[20]
.sym 11634 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11635 dat[16]
.sym 11637 servant.wb_timer_rdt[27]
.sym 11638 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 11639 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 11640 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11641 dat[17]
.sym 11642 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 11645 servant.wb_dbus_ack
.sym 11646 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[26]_new_
.sym 11647 servant.wb_timer_rdt[21]
.sym 11648 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 11649 servant.cpu.cpu.rd_addr[0]
.sym 11651 wb_mem_rdt[20]
.sym 11652 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 11654 servant.wb_ibus_ack
.sym 11655 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11661 servant.cpu.cpu.ebreak
.sym 11662 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 11664 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 11666 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 11670 servant.cpu.cpu.decode.op26
.sym 11677 servant.cpu.rf_ram_if.wcnt[0]
.sym 11678 servant.cpu.cpu.decode.op26
.sym 11679 servant.cpu.cpu.decode.op21
.sym 11680 servant.cpu.cpu.rd_addr[1]
.sym 11685 wb_mem_rdt[22]
.sym 11686 wb_mem_rdt[21]
.sym 11688 servant.wb_ibus_ack
.sym 11691 wb_mem_rdt[26]
.sym 11694 servant.cpu.rf_ram_if.wcnt[0]
.sym 11695 servant.cpu.cpu.rd_addr[1]
.sym 11696 servant.cpu.cpu.ebreak
.sym 11697 servant.cpu.cpu.decode.op26
.sym 11702 wb_mem_rdt[26]
.sym 11708 wb_mem_rdt[21]
.sym 11713 servant.cpu.cpu.decode.op21
.sym 11714 servant.cpu.cpu.decode.op26
.sym 11721 wb_mem_rdt[22]
.sym 11724 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 11725 servant.cpu.cpu.ebreak
.sym 11726 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 11730 servant.cpu.cpu.decode.op21
.sym 11731 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 11736 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 11737 servant.cpu.cpu.ebreak
.sym 11738 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 11739 servant.cpu.cpu.decode.op26
.sym 11740 servant.wb_ibus_ack
.sym 11741 wb_clk_$glb_clk
.sym 11743 wb_mem_rdt[22]
.sym 11744 wb_mem_rdt[21]
.sym 11745 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 11746 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 11747 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 11748 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$386_Y_new_inv_
.sym 11749 dat[22]
.sym 11750 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[26]_new_
.sym 11756 $abc$7035$new_n1158_
.sym 11757 dat[30]
.sym 11758 dat[31]
.sym 11759 $abc$7035$new_n1317_
.sym 11763 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 11764 servant.wb_timer_rdt[23]
.sym 11765 $abc$7035$new_n1163_
.sym 11767 dat[19]
.sym 11772 dat[22]
.sym 11774 servant.wb_dbus_we
.sym 11777 servant.cpu.waddr[4]
.sym 11784 servant.cpu.rf_ram_if.wcnt[0]
.sym 11785 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 11786 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 11787 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 11789 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11790 servant.cpu.rreg0[2]
.sym 11791 servant.cpu.raddr[9]
.sym 11792 servant.cpu.rreg0[1]
.sym 11793 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 11795 $abc$7035$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$282_Y[1]_new_inv_
.sym 11797 servant.cpu.cpu.rs2_addr[3]
.sym 11798 servant.cpu.cpu.rs2_addr[2]
.sym 11799 wb_mem_rdt[20]
.sym 11800 wb_mem_rdt[22]
.sym 11801 wb_mem_rdt[21]
.sym 11802 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11804 $abc$7035$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 11806 servant.cpu.cpu.rs2_addr[2]
.sym 11809 servant.cpu.cpu.rd_addr[0]
.sym 11810 servant.cpu.cpu.rs2_addr[1]
.sym 11813 servant.cpu.rf_ram_if.rcnt[0]
.sym 11814 servant.wb_ibus_ack
.sym 11815 servant.cpu.cpu.rs2_addr[0]
.sym 11817 servant.cpu.cpu.rs2_addr[0]
.sym 11818 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11819 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 11820 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 11823 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 11824 servant.cpu.rf_ram_if.wcnt[0]
.sym 11825 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 11826 servant.cpu.cpu.rd_addr[0]
.sym 11830 wb_mem_rdt[21]
.sym 11831 servant.cpu.cpu.rs2_addr[2]
.sym 11832 servant.wb_ibus_ack
.sym 11835 servant.cpu.cpu.rs2_addr[2]
.sym 11836 servant.cpu.rreg0[2]
.sym 11837 servant.cpu.raddr[9]
.sym 11838 servant.cpu.rf_ram_if.rcnt[0]
.sym 11841 $abc$7035$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$282_Y[1]_new_inv_
.sym 11842 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11843 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 11844 servant.cpu.cpu.rs2_addr[1]
.sym 11847 servant.cpu.rreg0[1]
.sym 11848 $abc$7035$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 11850 servant.cpu.rf_ram_if.rcnt[0]
.sym 11853 servant.cpu.cpu.rs2_addr[3]
.sym 11855 wb_mem_rdt[22]
.sym 11856 servant.wb_ibus_ack
.sym 11859 servant.wb_ibus_ack
.sym 11861 servant.cpu.cpu.rs2_addr[1]
.sym 11862 wb_mem_rdt[20]
.sym 11863 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11864 wb_clk_$glb_clk
.sym 11868 dat[26]
.sym 11869 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 11871 dat[21]
.sym 11872 dat[19]
.sym 11878 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 11879 dat[22]
.sym 11881 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 11886 servant.cpu.cpu.branch_op
.sym 11888 servant.cpu.rreg0[1]
.sym 11889 $abc$7035$new_n1340_
.sym 11893 servant.cpu.raddr[6]
.sym 11907 servant.cpu.rreg0[4]
.sym 11910 servant.cpu.cpu.rs2_addr[4]
.sym 11911 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 11912 servant.cpu.cpu.rs2_addr[3]
.sym 11914 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11915 servant.cpu.rreg0[3]
.sym 11918 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 11924 servant.cpu.rf_ram_if.rtrig1
.sym 11925 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11926 servant.wb_ibus_ack
.sym 11929 servant.cpu.rf_ram_if.rcnt[0]
.sym 11937 servant.cpu.rf_ram_if.rcnt[0]
.sym 11938 servant.cpu.raddr[9]
.sym 11946 servant.cpu.cpu.rs2_addr[3]
.sym 11947 servant.cpu.rf_ram_if.rcnt[0]
.sym 11948 servant.cpu.rreg0[3]
.sym 11949 servant.cpu.raddr[9]
.sym 11955 servant.cpu.rf_ram_if.rtrig1
.sym 11958 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11959 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 11960 servant.wb_ibus_ack
.sym 11970 servant.cpu.cpu.rs2_addr[4]
.sym 11971 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 11972 servant.wb_ibus_ack
.sym 11982 servant.cpu.rf_ram_if.rcnt[0]
.sym 11983 servant.cpu.rreg0[4]
.sym 11984 servant.cpu.cpu.rs2_addr[4]
.sym 11985 servant.cpu.raddr[9]
.sym 11986 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5832
.sym 11987 wb_clk_$glb_clk
.sym 12001 servant.cpu.rreg0[3]
.sym 12003 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 12006 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 12008 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 12011 servant.cpu.rreg0[4]
.sym 12013 servant.cpu.cpu.bufreg_en
.sym 12021 dat[19]
.sym 12309 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115
.sym 12333 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115
.sym 12335 $abc$7035$new_n891_
.sym 12337 $abc$7035$new_n1128_
.sym 12338 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 12339 $abc$7035$new_n1146_
.sym 12340 $abc$7035$new_n1098_
.sym 12341 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 12347 $0\pc_active[0:0]
.sym 12349 wb_mem_rdt[5]
.sym 12353 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 12354 servant.cpu.cpu.decode.opcode[0]
.sym 12357 servant.wb_dbus_we
.sym 12358 servant.cpu.cpu.rd_addr[4]
.sym 12365 tx_to_pc.data_index[2]
.sym 12369 wb_clk
.sym 12377 data_to[6]
.sym 12381 data_to[7]
.sym 12382 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 12383 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_inv_
.sym 12384 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 12385 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 12386 data_to[5]
.sym 12387 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12388 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 12389 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 12390 $abc$7035$new_n880_
.sym 12391 data_to[2]
.sym 12392 data_to[3]
.sym 12393 tx_to_pc.data_index[2]
.sym 12395 tx_to_pc.data_index[1]
.sym 12397 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 12400 tx_to_pc.data_index[0]
.sym 12403 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 12405 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_inv_
.sym 12410 data_to[3]
.sym 12411 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 12412 $abc$7035$new_n880_
.sym 12413 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12416 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 12417 tx_to_pc.data_index[2]
.sym 12418 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 12422 $abc$7035$new_n880_
.sym 12423 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12424 data_to[6]
.sym 12425 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 12428 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_inv_
.sym 12429 tx_to_pc.data_index[1]
.sym 12430 tx_to_pc.data_index[0]
.sym 12431 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_inv_
.sym 12434 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 12435 data_to[2]
.sym 12436 $abc$7035$new_n880_
.sym 12437 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12440 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12441 data_to[7]
.sym 12442 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 12443 $abc$7035$new_n880_
.sym 12446 tx_to_pc.data_index[2]
.sym 12447 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 12449 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 12452 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 12453 data_to[5]
.sym 12454 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 12455 $abc$7035$new_n880_
.sym 12456 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 12457 i_clk$SB_IO_IN_$glb_clk
.sym 12464 $abc$7035$new_n1092_
.sym 12465 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 12466 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_inv_
.sym 12467 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_inv_
.sym 12468 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 12469 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 12470 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[1]_new_inv_
.sym 12474 servant.cpu.cpu.rd_addr[0]
.sym 12478 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 12483 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12485 tx_to_pc.state[0]
.sym 12491 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12507 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 12516 wb_mem_rdt[5]
.sym 12517 $abc$7035$new_n1128_
.sym 12518 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12519 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 12520 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12522 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 12523 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[0]_new_inv_
.sym 12526 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 12527 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 12545 wb_mem_rdt[5]
.sym 12555 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 12557 wb_mem_rdt[4]
.sym 12561 tx_to_pc.state[0]
.sym 12562 wb_mem_rdt[2]
.sym 12565 wb_mem_rdt[6]
.sym 12567 $0\pc_active[0:0]
.sym 12568 tx_to_pc.state[1]
.sym 12569 wb_mem_rdt[3]
.sym 12570 wb_mem_rdt[7]
.sym 12575 wb_mem_rdt[6]
.sym 12581 wb_mem_rdt[5]
.sym 12586 tx_to_pc.state[1]
.sym 12587 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 12588 tx_to_pc.state[0]
.sym 12591 wb_mem_rdt[4]
.sym 12600 wb_mem_rdt[7]
.sym 12603 tx_to_pc.state[0]
.sym 12604 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 12605 tx_to_pc.state[1]
.sym 12609 wb_mem_rdt[2]
.sym 12618 wb_mem_rdt[3]
.sym 12619 $0\pc_active[0:0]
.sym 12620 wb_clk_$glb_clk
.sym 12622 $abc$7035$new_n1122_
.sym 12623 wb_mem_rdt[6]
.sym 12624 data_to[1]
.sym 12625 $abc$7035$new_n1357_
.sym 12626 $abc$7035$new_n1140_
.sym 12627 wb_mem_rdt[3]
.sym 12628 data_to[0]
.sym 12629 wb_mem_rdt[1]
.sym 12632 servant.mdu_rs1[31]
.sym 12634 dat[15]
.sym 12635 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 12636 adr[5]
.sym 12638 $abc$7035$ram.we[1]_new_
.sym 12643 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 12645 adr[2]
.sym 12646 dat[0]
.sym 12647 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 12649 wb_mem_rdt[3]
.sym 12651 $abc$7035$new_n1098_
.sym 12652 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 12654 adr[4]
.sym 12655 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 12657 wb_mem_rdt[7]
.sym 12663 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 12666 $abc$7035$adr[22]_new_inv_
.sym 12667 tx_to_pc.state[1]
.sym 12668 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[2]_new_inv_
.sym 12669 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12670 $abc$7035$adr[20]_new_inv_
.sym 12671 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 12672 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 12674 $abc$7035$new_n1116_
.sym 12676 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12677 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 12678 $abc$7035$new_n1615_
.sym 12680 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 12681 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 12686 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[69]_new_
.sym 12687 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[5]_new_inv_
.sym 12688 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 12689 tx_to_pc.state[0]
.sym 12691 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 12692 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 12694 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[5]
.sym 12696 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 12697 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[69]_new_
.sym 12698 $abc$7035$new_n1116_
.sym 12699 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 12702 tx_to_pc.state[0]
.sym 12705 tx_to_pc.state[1]
.sym 12708 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 12709 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[2]_new_inv_
.sym 12714 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 12715 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12716 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 12717 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 12720 $abc$7035$new_n1615_
.sym 12721 $abc$7035$adr[20]_new_inv_
.sym 12723 $abc$7035$adr[22]_new_inv_
.sym 12727 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[5]
.sym 12728 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[5]_new_inv_
.sym 12729 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12739 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 12740 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 12742 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5049
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12745 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 12746 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[13]_new_inv_
.sym 12747 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[0]_new_inv_
.sym 12748 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[2]_new_inv_
.sym 12749 wb_mem_rdt[13]
.sym 12750 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[7]_new_inv_
.sym 12751 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 12752 wb_mem_rdt[0]
.sym 12753 $0\pc_active[0:0]
.sym 12758 dat[7]
.sym 12759 $abc$7035$ram.we[0]_new_
.sym 12760 $abc$7035$adr[22]_new_inv_
.sym 12762 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 12763 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 12764 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 12765 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 12766 $abc$7035$ram.we[1]_new_
.sym 12768 $abc$7035$techmap$techmap1506\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 12769 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 12770 dat[6]
.sym 12771 $PACKER_VCC_NET
.sym 12772 servant.cpu.cpu.rd_addr[3]
.sym 12773 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12774 dat[12]
.sym 12775 wb_mem_rdt[3]
.sym 12776 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 12777 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 12778 dat[11]
.sym 12780 dat[3]
.sym 12786 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12787 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 12788 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12791 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 12794 $abc$7035$adr[11]_new_inv_
.sym 12796 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12798 $0\pc_active[0:0]
.sym 12802 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 12805 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[2]_new_inv_
.sym 12807 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[7]_new_inv_
.sym 12808 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 12813 $abc$7035$adr[10]_new_inv_
.sym 12815 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 12820 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12821 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 12832 $abc$7035$adr[11]_new_inv_
.sym 12833 $abc$7035$adr[10]_new_inv_
.sym 12834 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 12838 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12839 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[7]_new_inv_
.sym 12840 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 12843 $abc$7035$adr[10]_new_inv_
.sym 12844 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 12846 $abc$7035$adr[11]_new_inv_
.sym 12849 $0\pc_active[0:0]
.sym 12856 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 12861 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[2]_new_inv_
.sym 12862 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12864 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 12866 wb_clk_$glb_clk
.sym 12868 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 12869 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[20]_new_
.sym 12870 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 12871 wb_mem_rdt[12]
.sym 12872 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[14]_new_inv_
.sym 12873 wb_mem_rdt[14]
.sym 12874 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[22]_new_
.sym 12875 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[27]_new_
.sym 12879 servant.cpu.cpu.decode.opcode[2]
.sym 12880 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 12881 adr[5]
.sym 12882 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[9]_new_inv_
.sym 12883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 12884 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 12885 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3745[2]_new_inv_
.sym 12886 dat[5]
.sym 12887 dat[10]
.sym 12888 $abc$7035$new_n1086_
.sym 12890 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 12891 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 12893 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 12895 dat[0]
.sym 12896 wb_mem_rdt[13]
.sym 12897 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 12898 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 12900 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 12901 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 12903 wb_mem_rdt[2]
.sym 12909 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 12911 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 12912 $abc$7035$adr[10]_new_inv_
.sym 12914 servant.wb_ibus_ack
.sym 12915 servant.cpu.cpu.rd_addr[2]
.sym 12917 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 12920 wb_mem_rdt[7]
.sym 12922 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[7]
.sym 12923 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12924 servant.cpu.cpu.rd_addr[3]
.sym 12925 $abc$7035$adr[11]_new_inv_
.sym 12927 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 12930 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 12931 servant.cpu.cpu.rd_addr[4]
.sym 12933 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 12934 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[2]
.sym 12936 servant.cpu.cpu.rd_addr[1]
.sym 12942 servant.cpu.cpu.rd_addr[1]
.sym 12943 servant.wb_ibus_ack
.sym 12944 wb_mem_rdt[7]
.sym 12948 $abc$7035$adr[10]_new_inv_
.sym 12950 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 12951 $abc$7035$adr[11]_new_inv_
.sym 12954 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[2]
.sym 12957 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12960 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 12961 servant.cpu.cpu.rd_addr[2]
.sym 12962 servant.wb_ibus_ack
.sym 12966 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[7]
.sym 12967 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12973 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 12974 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 12978 servant.cpu.cpu.rd_addr[3]
.sym 12980 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 12981 servant.wb_ibus_ack
.sym 12984 servant.wb_ibus_ack
.sym 12986 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 12987 servant.cpu.cpu.rd_addr[4]
.sym 12988 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 12989 wb_clk_$glb_clk
.sym 12991 dat[6]
.sym 12992 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[15]_new_inv_
.sym 12993 dat[12]
.sym 12994 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12995 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 12996 dat[3]
.sym 12997 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 12998 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 13003 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 13004 adr[8]
.sym 13005 adr[8]
.sym 13007 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 13010 adr[9]
.sym 13013 adr[7]
.sym 13014 adr[5]
.sym 13015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 13016 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13017 wb_mem_rdt[12]
.sym 13018 servant.cpu.cpu.rd_addr[1]
.sym 13020 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 13021 dat[9]
.sym 13023 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13024 $PACKER_VCC_NET
.sym 13025 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 13026 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 13032 servant.wb_dbus_ack
.sym 13034 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13035 $PACKER_VCC_NET
.sym 13036 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13037 dat[4]
.sym 13042 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 13046 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13047 dat[1]
.sym 13048 $PACKER_VCC_NET
.sym 13053 dat[3]
.sym 13054 dat[2]
.sym 13062 dat[5]
.sym 13063 dat[0]
.sym 13064 $nextpnr_ICESTORM_LC_5$O
.sym 13067 dat[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$1274.C[2]
.sym 13072 dat[1]
.sym 13073 $PACKER_VCC_NET
.sym 13076 $auto$alumacc.cc:474:replace_alu$1274.C[3]
.sym 13078 $PACKER_VCC_NET
.sym 13079 dat[2]
.sym 13080 $auto$alumacc.cc:474:replace_alu$1274.C[2]
.sym 13082 $auto$alumacc.cc:474:replace_alu$1274.C[4]
.sym 13084 $PACKER_VCC_NET
.sym 13085 dat[3]
.sym 13086 $auto$alumacc.cc:474:replace_alu$1274.C[3]
.sym 13088 $auto$alumacc.cc:474:replace_alu$1274.C[5]
.sym 13090 dat[4]
.sym 13091 $PACKER_VCC_NET
.sym 13092 $auto$alumacc.cc:474:replace_alu$1274.C[4]
.sym 13096 $PACKER_VCC_NET
.sym 13097 dat[5]
.sym 13098 $auto$alumacc.cc:474:replace_alu$1274.C[5]
.sym 13101 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13102 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13103 servant.wb_dbus_ack
.sym 13107 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 13108 servant.wb_dbus_ack
.sym 13110 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13111 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 13112 wb_clk_$glb_clk
.sym 13114 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 13115 dat[9]
.sym 13116 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 13117 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 13118 dat[11]
.sym 13119 dat[14]
.sym 13120 dat[2]
.sym 13121 dat[8]
.sym 13123 dat[3]
.sym 13126 servant.wb_dbus_ack
.sym 13127 adr[2]
.sym 13128 adr[3]
.sym 13129 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13130 $abc$7035$ram.we[1]_new_
.sym 13132 dat[15]
.sym 13133 dat[4]
.sym 13134 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 13135 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 13137 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 13138 servant.cpu.cpu.cnt_en
.sym 13139 wb_mem_rdt[30]
.sym 13140 wb_mem_rdt[4]
.sym 13141 dat[14]
.sym 13142 wb_mem_rdt[3]
.sym 13143 servant.wb_ibus_ack
.sym 13145 wb_mem_rdt[7]
.sym 13146 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 13147 dat[5]
.sym 13148 servant.mdu_rs1[31]
.sym 13149 dat[0]
.sym 13157 servant.cpu.cpu.decode.opcode[0]
.sym 13158 servant.wb_ibus_ack
.sym 13159 servant.cpu.cpu.rd_addr[2]
.sym 13160 servant.cpu.cpu.cnt_en
.sym 13161 servant.cpu.cpu.bufreg_sh_signed
.sym 13162 servant.wb_timer_rdt[5]
.sym 13163 servant.cpu.cpu.decode.opcode[2]
.sym 13165 servant.cpu.cpu.rd_addr[4]
.sym 13166 servant.wb_dbus_we
.sym 13168 wb_mem_rdt[13]
.sym 13169 servant.cpu.cpu.rd_addr[3]
.sym 13170 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13171 servant.mdu_rs1[30]
.sym 13172 servant.mdu_op[1]
.sym 13173 wb_mem_rdt[5]
.sym 13174 servant.mdu_rs1[31]
.sym 13175 servant.cpu.cpu.rd_addr[0]
.sym 13177 wb_mem_rdt[12]
.sym 13178 servant.cpu.cpu.rd_addr[1]
.sym 13179 $abc$7035$new_n1548_
.sym 13181 servant.cpu.cpu.branch_op
.sym 13182 servant.wb_ibus_ack
.sym 13185 servant.mdu_op[2]
.sym 13188 servant.cpu.cpu.rd_addr[0]
.sym 13189 servant.cpu.cpu.rd_addr[4]
.sym 13190 servant.cpu.cpu.rd_addr[2]
.sym 13191 servant.cpu.cpu.rd_addr[3]
.sym 13197 wb_mem_rdt[13]
.sym 13200 servant.wb_dbus_we
.sym 13201 servant.mdu_op[2]
.sym 13202 servant.cpu.cpu.bufreg_sh_signed
.sym 13203 servant.mdu_op[1]
.sym 13206 servant.wb_ibus_ack
.sym 13208 servant.cpu.cpu.cnt_en
.sym 13209 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13213 servant.cpu.cpu.rd_addr[1]
.sym 13214 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13215 $abc$7035$new_n1548_
.sym 13219 wb_mem_rdt[12]
.sym 13224 servant.mdu_rs1[30]
.sym 13225 servant.mdu_rs1[31]
.sym 13226 wb_mem_rdt[5]
.sym 13227 servant.wb_timer_rdt[5]
.sym 13230 servant.cpu.cpu.decode.opcode[2]
.sym 13231 servant.cpu.cpu.decode.opcode[0]
.sym 13232 servant.cpu.cpu.branch_op
.sym 13233 servant.wb_dbus_we
.sym 13234 servant.wb_ibus_ack
.sym 13235 wb_clk_$glb_clk
.sym 13237 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 13238 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 13239 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 13240 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 13241 $PACKER_VCC_NET
.sym 13242 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 13243 $abc$7035$new_n1547_
.sym 13244 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 13246 dat[14]
.sym 13247 dat[21]
.sym 13249 $abc$7035$ram.we[3]_new_
.sym 13250 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 13251 dat[1]
.sym 13252 servant.wb_ibus_ack
.sym 13253 servant.cpu.cpu.rd_addr[4]
.sym 13254 dat[8]
.sym 13255 dat[18]
.sym 13256 servant.cpu.cpu.cnt_en
.sym 13257 dat[10]
.sym 13258 dat[9]
.sym 13260 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 13261 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 13262 $PACKER_VCC_NET
.sym 13264 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 13265 dat[11]
.sym 13267 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 13268 servant.mdu_op[0]
.sym 13269 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 13270 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 13271 servant.cpu.cpu.immdec.imm7
.sym 13272 servant.cpu.cpu.rd_addr[3]
.sym 13284 wb_mem_rdt[2]
.sym 13285 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 13287 servant.mdu_op[1]
.sym 13292 servant.mdu_op[2]
.sym 13293 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$539_Y_new_inv_
.sym 13294 servant.cpu.cpu.decode.opcode[2]
.sym 13295 servant.cpu.cpu.decode.opcode[1]
.sym 13299 wb_mem_rdt[30]
.sym 13300 wb_mem_rdt[4]
.sym 13302 wb_mem_rdt[3]
.sym 13303 wb_mem_rdt[5]
.sym 13304 servant.cpu.cpu.decode.opcode[0]
.sym 13305 servant.wb_ibus_ack
.sym 13313 wb_mem_rdt[4]
.sym 13319 wb_mem_rdt[3]
.sym 13323 wb_mem_rdt[2]
.sym 13330 wb_mem_rdt[5]
.sym 13335 servant.cpu.cpu.decode.opcode[2]
.sym 13337 servant.mdu_op[1]
.sym 13341 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 13342 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$539_Y_new_inv_
.sym 13343 servant.mdu_op[2]
.sym 13348 wb_mem_rdt[30]
.sym 13353 servant.cpu.cpu.decode.opcode[0]
.sym 13354 servant.cpu.cpu.decode.opcode[2]
.sym 13355 servant.cpu.cpu.decode.opcode[1]
.sym 13357 servant.wb_ibus_ack
.sym 13358 wb_clk_$glb_clk
.sym 13360 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3945[2]_new_inv_
.sym 13361 $abc$7035$new_n1175_
.sym 13362 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 13363 servant.cpu.cpu.immdec.imm7
.sym 13364 $abc$7035$new_n1151_
.sym 13365 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3961[2]_new_inv_
.sym 13366 $PACKER_GND_NET
.sym 13367 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 13368 servant.wb_timer_rdt[6]
.sym 13374 adr[5]
.sym 13376 servant.wb_timer_rdt[5]
.sym 13377 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13383 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13385 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 13386 servant.mdu_rs1[31]
.sym 13387 servant.mdu_rs1[30]
.sym 13388 $PACKER_VCC_NET
.sym 13389 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 13390 wb_mem_rdt[31]
.sym 13391 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 13393 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[15]_new_inv_
.sym 13395 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 13401 servant.cpu.cpu.cnt_done
.sym 13402 servant.wb_dbus_ack
.sym 13403 $abc$7035$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 13404 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 13405 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13407 servant.cpu.cpu.bufreg_sh_signed
.sym 13408 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 13409 servant.cpu.cpu.decode.opcode[2]
.sym 13411 servant.cpu.cpu.decode.opcode[0]
.sym 13412 servant.wb_dbus_we
.sym 13413 servant.cpu.cpu.immdec.imm31
.sym 13414 servant.mdu_rs1[31]
.sym 13416 servant.cpu.cpu.decode.opcode[1]
.sym 13417 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13418 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[2]
.sym 13419 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 13420 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 13422 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13423 servant.mdu_op[2]
.sym 13424 $abc$7035$new_n1253_
.sym 13426 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 13427 servant.cpu.cpu.cnt_en
.sym 13430 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 13431 servant.mdu_op[2]
.sym 13432 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 13434 servant.cpu.cpu.cnt_done
.sym 13435 servant.mdu_op[2]
.sym 13436 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 13437 servant.cpu.cpu.immdec.imm31
.sym 13440 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 13441 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 13442 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13443 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13446 servant.mdu_op[2]
.sym 13448 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 13449 servant.cpu.cpu.immdec.imm31
.sym 13452 servant.cpu.cpu.decode.opcode[2]
.sym 13453 servant.wb_dbus_we
.sym 13454 servant.cpu.cpu.decode.opcode[0]
.sym 13455 servant.cpu.cpu.decode.opcode[1]
.sym 13458 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13459 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[2]
.sym 13460 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 13461 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13464 $abc$7035$new_n1253_
.sym 13465 servant.cpu.cpu.bufreg_sh_signed
.sym 13466 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 13467 servant.mdu_rs1[31]
.sym 13470 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13471 servant.wb_dbus_ack
.sym 13472 $abc$7035$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 13473 servant.cpu.cpu.cnt_en
.sym 13476 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13477 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13478 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 13479 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 13480 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 13481 wb_clk_$glb_clk
.sym 13483 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[3]_new_inv_
.sym 13484 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13485 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[18]_new_
.sym 13486 $abc$7035$new_n1304_
.sym 13487 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[2]_new_inv_
.sym 13488 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 13489 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[74]_new_
.sym 13490 $abc$7035$new_n1378_
.sym 13495 adr[5]
.sym 13496 $PACKER_GND_NET
.sym 13497 servant.mdu_rs1[31]
.sym 13498 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 13499 $abc$7035$ram.we[3]_new_
.sym 13500 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 13502 adr[6]
.sym 13504 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 13508 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13510 dat[30]
.sym 13512 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 13513 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3961[2]_new_inv_
.sym 13514 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 13515 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13516 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 13524 $abc$7035$new_n1210_
.sym 13526 servant.cpu.cpu.decode.opcode[1]
.sym 13527 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 13528 servant.cpu.cpu.decode.opcode[0]
.sym 13532 servant.cpu.cpu.decode.opcode[2]
.sym 13534 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 13535 servant.wb_ibus_ack
.sym 13536 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 13537 servant.cpu.cpu.rs2_addr[0]
.sym 13538 servant.wb_dbus_we
.sym 13539 servant.cpu.cpu.cnt_done
.sym 13540 servant.cpu.cpu.decode.opcode[0]
.sym 13541 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13543 servant.cpu.cpu.immdec.imm7
.sym 13545 servant.cpu.cpu.branch_op
.sym 13547 servant.cpu.cpu.rd_addr[0]
.sym 13549 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13550 wb_mem_rdt[31]
.sym 13551 $abc$7035$new_n1211_
.sym 13553 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$392_Y_new_
.sym 13557 $abc$7035$new_n1211_
.sym 13558 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 13559 $abc$7035$new_n1210_
.sym 13560 servant.wb_dbus_we
.sym 13564 servant.cpu.cpu.decode.opcode[0]
.sym 13565 servant.cpu.cpu.decode.opcode[2]
.sym 13566 servant.cpu.cpu.decode.opcode[1]
.sym 13569 $abc$7035$new_n1210_
.sym 13571 $abc$7035$new_n1211_
.sym 13575 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 13576 servant.cpu.cpu.rs2_addr[0]
.sym 13577 servant.cpu.cpu.rd_addr[0]
.sym 13578 servant.cpu.cpu.cnt_done
.sym 13582 wb_mem_rdt[31]
.sym 13587 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13588 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13589 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 13599 servant.cpu.cpu.branch_op
.sym 13600 servant.cpu.cpu.decode.opcode[0]
.sym 13601 servant.cpu.cpu.immdec.imm7
.sym 13602 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$392_Y_new_
.sym 13603 servant.wb_ibus_ack
.sym 13604 wb_clk_$glb_clk
.sym 13606 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[4]_new_inv_
.sym 13607 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3913[1]_new_inv_
.sym 13608 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 13609 $abc$7035$new_n1311_
.sym 13610 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[15]_new_inv_
.sym 13611 $abc$7035$new_n1364_
.sym 13612 $abc$7035$new_n1371_
.sym 13613 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[19]_new_
.sym 13618 servant.wb_ibus_ack
.sym 13619 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[50]_new_
.sym 13621 wb_mem_rdt[20]
.sym 13622 servant.wb_timer_rdt[21]
.sym 13623 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[55]_new_
.sym 13624 servant.wb_timer_rdt[22]
.sym 13625 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13626 servant.wb_timer_rdt[23]
.sym 13627 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 13628 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 13630 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 13631 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 13632 dat[26]
.sym 13633 servant.mdu_rs1[31]
.sym 13634 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 13635 dat[23]
.sym 13636 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 13637 servant.wb_dbus_ack
.sym 13638 wb_mem_rdt[30]
.sym 13639 servant.wb_ibus_ack
.sym 13640 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 13641 dat[31]
.sym 13647 servant.cpu.cpu.branch_op
.sym 13648 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 13649 $abc$7035$new_n1170_
.sym 13650 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13651 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 13652 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 13653 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[74]_new_
.sym 13654 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13655 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 13656 servant.cpu.cpu.decode.opcode[0]
.sym 13658 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 13659 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 13660 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13661 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13662 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 13663 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[15]_new_inv_
.sym 13664 servant.wb_dbus_we
.sym 13665 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 13666 servant.cpu.cpu.decode.opcode[2]
.sym 13667 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13669 servant.wb_ibus_ack
.sym 13672 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 13673 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 13675 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 13677 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[26]_new_
.sym 13678 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 13680 servant.cpu.cpu.decode.opcode[0]
.sym 13681 servant.cpu.cpu.decode.opcode[2]
.sym 13682 servant.cpu.cpu.branch_op
.sym 13683 servant.wb_dbus_we
.sym 13686 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13688 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 13689 servant.wb_ibus_ack
.sym 13692 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 13693 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 13694 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13695 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 13699 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[15]_new_inv_
.sym 13700 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13701 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 13704 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 13705 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 13706 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 13707 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 13710 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 13711 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 13712 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 13713 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 13716 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[74]_new_
.sym 13717 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[26]_new_
.sym 13718 $abc$7035$new_n1170_
.sym 13719 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 13726 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5733
.sym 13727 wb_clk_$glb_clk
.sym 13729 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 13730 dat[30]
.sym 13731 wb_mem_rdt[30]
.sym 13732 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[14]_new_inv_
.sym 13733 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[53]_new_
.sym 13734 dat[20]
.sym 13735 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[0]_new_inv_
.sym 13736 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[5]_new_inv_
.sym 13742 dat[19]
.sym 13745 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13746 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 13747 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 13748 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 13753 servant.cpu.cpu.rd_addr[3]
.sym 13755 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 13756 dat[20]
.sym 13757 dat[26]
.sym 13758 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 13760 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 13761 dat[23]
.sym 13763 dat[21]
.sym 13764 dat[30]
.sym 13770 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[4]_new_inv_
.sym 13771 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13772 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 13773 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13774 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 13775 $abc$7035$new_n1163_
.sym 13776 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[10]_new_inv_
.sym 13779 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 13780 servant.wb_timer_rdt[23]
.sym 13781 wb_mem_rdt[31]
.sym 13782 $abc$7035$new_n1164_
.sym 13783 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[54]_new_
.sym 13785 servant.mdu_rs1[31]
.sym 13787 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13789 dat[24]
.sym 13790 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13791 servant.mdu_rs1[31]
.sym 13792 servant.wb_timer_rdt[31]
.sym 13793 servant.mdu_rs1[30]
.sym 13795 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 13796 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 13797 servant.wb_dbus_ack
.sym 13799 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[22]_new_
.sym 13803 servant.wb_dbus_ack
.sym 13804 dat[24]
.sym 13805 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 13809 $abc$7035$new_n1163_
.sym 13810 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[22]_new_
.sym 13811 $abc$7035$new_n1164_
.sym 13812 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[54]_new_
.sym 13815 servant.mdu_rs1[31]
.sym 13816 servant.wb_timer_rdt[23]
.sym 13817 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 13818 servant.mdu_rs1[30]
.sym 13822 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13823 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13824 servant.wb_dbus_ack
.sym 13827 servant.wb_timer_rdt[31]
.sym 13828 servant.mdu_rs1[31]
.sym 13829 wb_mem_rdt[31]
.sym 13830 servant.mdu_rs1[30]
.sym 13833 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 13834 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 13840 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 13841 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[10]_new_inv_
.sym 13842 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13845 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13846 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[4]_new_inv_
.sym 13848 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 13849 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 13850 wb_clk_$glb_clk
.sym 13852 servant.cpu.rreg0[1]
.sym 13853 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 13854 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 13855 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 13856 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 13857 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[22]_new_
.sym 13858 servant.cpu.rreg0[0]
.sym 13859 servant.cpu.rreg0[2]
.sym 13864 dat[23]
.sym 13865 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 13866 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 13868 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 13869 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13870 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 13871 servant.cpu.cpu.cnt_en
.sym 13872 dat[31]
.sym 13873 dat[30]
.sym 13876 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 13878 servant.wb_timer_rdt[31]
.sym 13879 servant.mdu_rs1[30]
.sym 13882 dat[20]
.sym 13884 servant.wb_timer_rdt[26]
.sym 13886 servant.mdu_rs1[31]
.sym 13887 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 13893 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13894 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 13895 servant.mdu_rs1[31]
.sym 13896 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 13899 wb_mem_rdt[26]
.sym 13900 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[5]_new_inv_
.sym 13901 dat[23]
.sym 13902 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[6]_new_inv_
.sym 13903 servant.mdu_rs1[30]
.sym 13904 servant.cpu.cpu.branch_op
.sym 13905 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 13906 servant.wb_dbus_ack
.sym 13907 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 13908 servant.cpu.cpu.rs2_addr[0]
.sym 13909 wb_mem_rdt[22]
.sym 13910 servant.wb_timer_rdt[26]
.sym 13911 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13916 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[5]
.sym 13918 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 13919 servant.wb_timer_rdt[22]
.sym 13920 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 13926 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13927 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 13928 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[6]_new_inv_
.sym 13932 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[5]
.sym 13933 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13934 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[5]_new_inv_
.sym 13938 wb_mem_rdt[22]
.sym 13939 servant.wb_timer_rdt[22]
.sym 13940 servant.mdu_rs1[31]
.sym 13941 servant.mdu_rs1[30]
.sym 13944 servant.mdu_rs1[30]
.sym 13945 servant.mdu_rs1[31]
.sym 13946 servant.wb_timer_rdt[26]
.sym 13947 wb_mem_rdt[26]
.sym 13950 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13951 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 13952 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 13957 servant.cpu.cpu.branch_op
.sym 13958 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 13959 servant.cpu.cpu.rs2_addr[0]
.sym 13962 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13963 dat[23]
.sym 13964 servant.wb_dbus_ack
.sym 13968 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 13971 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 13972 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 13973 wb_clk_$glb_clk
.sym 13975 servant.cpu.rreg0[4]
.sym 13977 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 13979 servant.cpu.rreg0[3]
.sym 13987 dat[24]
.sym 13989 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 13991 dat[19]
.sym 13992 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 13993 dat[16]
.sym 13995 dat[17]
.sym 13997 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 13998 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 14008 dat[22]
.sym 14016 servant.wb_dbus_ack
.sym 14017 wb_mem_rdt[21]
.sym 14018 servant.wb_timer_rdt[21]
.sym 14019 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 14022 dat[22]
.sym 14024 servant.wb_dbus_ack
.sym 14026 dat[20]
.sym 14031 dat[27]
.sym 14033 servant.mdu_rs1[30]
.sym 14035 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 14041 servant.mdu_rs1[31]
.sym 14042 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 14062 servant.wb_dbus_ack
.sym 14063 dat[27]
.sym 14064 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 14067 servant.mdu_rs1[30]
.sym 14068 servant.wb_timer_rdt[21]
.sym 14069 wb_mem_rdt[21]
.sym 14070 servant.mdu_rs1[31]
.sym 14079 servant.wb_dbus_ack
.sym 14080 dat[22]
.sym 14081 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 14086 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 14087 servant.wb_dbus_ack
.sym 14088 dat[20]
.sym 14095 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 14096 wb_clk_$glb_clk
.sym 14099 servant.mdu_rs1[30]
.sym 14107 servant.mdu_rs1[31]
.sym 14110 servant.wb_dbus_ack
.sym 14113 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 14116 dat[26]
.sym 14117 servant.wb_ibus_ack
.sym 14119 dat[27]
.sym 14123 dat[26]
.sym 14129 dat[21]
.sym 14242 servant.mdu_rs1[30]
.sym 14414 servant.cpu.cpu.bufreg_en
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14449 $abc$7035$new_n1104_
.sym 14450 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 14451 $abc$7035$new_n1134_
.sym 14454 $abc$7035$new_n1357_
.sym 14456 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 14459 wb_mem_rdt[13]
.sym 14467 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 14474 $abc$7035$new_n1146_
.sym 14487 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[7]
.sym 14489 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_inv_
.sym 14490 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14491 tx_to_pc.state[0]
.sym 14492 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 14495 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_inv_
.sym 14497 $abc$7035$new_n888_
.sym 14498 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 14501 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[2]
.sym 14502 $abc$7035$new_n891_
.sym 14503 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14507 tx_to_pc.state[1]
.sym 14510 tx_to_pc.data_index[0]
.sym 14511 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 14514 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 14515 tx_to_pc.data_index[1]
.sym 14519 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_inv_
.sym 14520 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_inv_
.sym 14521 tx_to_pc.data_index[1]
.sym 14522 tx_to_pc.data_index[0]
.sym 14531 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 14532 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[7]
.sym 14533 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14534 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14537 tx_to_pc.state[1]
.sym 14538 $abc$7035$new_n891_
.sym 14539 tx_to_pc.state[0]
.sym 14540 $abc$7035$new_n888_
.sym 14543 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 14544 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 14545 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14546 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14549 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14550 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14551 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 14552 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[2]
.sym 14558 tx_to_pc.state[1]
.sym 14566 i_clk$SB_IO_IN_$glb_clk
.sym 14572 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 14574 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 14575 $abc$7035$new_n1294_
.sym 14576 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 14577 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 14578 $abc$7035$new_n1091_
.sym 14579 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 14581 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[7]
.sym 14585 dat[0]
.sym 14586 $abc$7035$new_n1098_
.sym 14588 adr[4]
.sym 14589 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[3]
.sym 14590 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 14591 adr[7]
.sym 14592 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 14594 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 14601 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 14602 $abc$7035$new_n1134_
.sym 14605 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 14610 tx_to_pc.data_index[1]
.sym 14616 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 14624 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 14626 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 14627 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 14628 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 14629 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 14634 wb_mem_rdt[6]
.sym 14636 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14638 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 14643 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14649 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 14650 $abc$7035$new_n1092_
.sym 14651 data_to[1]
.sym 14652 data_to[4]
.sym 14654 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14655 data_to[0]
.sym 14659 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 14662 $abc$7035$new_n880_
.sym 14663 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 14665 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14667 tx_to_pc.data_index[2]
.sym 14668 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 14670 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 14671 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 14672 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 14675 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 14676 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 14678 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 14679 $abc$7035$new_n1091_
.sym 14680 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 14688 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14689 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14690 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 14691 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 14694 data_to[0]
.sym 14695 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 14696 $abc$7035$new_n880_
.sym 14697 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 14700 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 14701 tx_to_pc.data_index[2]
.sym 14702 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 14707 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 14708 tx_to_pc.data_index[2]
.sym 14709 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 14712 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 14713 $abc$7035$new_n880_
.sym 14714 data_to[4]
.sym 14715 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 14718 data_to[1]
.sym 14719 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 14720 $abc$7035$new_n880_
.sym 14721 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 14724 $abc$7035$new_n1091_
.sym 14725 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 14726 $abc$7035$new_n1092_
.sym 14727 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 14728 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5067
.sym 14729 i_clk$SB_IO_IN_$glb_clk
.sym 14731 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[3]_new_inv_
.sym 14732 data_to_ble[0]
.sym 14733 $0\tx_active[0:0]
.sym 14734 data_to_ble[6]
.sym 14735 data_to_ble[1]
.sym 14736 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[64]_new_
.sym 14737 data_to_ble[5]
.sym 14738 $abc$7035$new_n1280_
.sym 14743 dat[6]
.sym 14744 dat[11]
.sym 14745 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14748 dat[3]
.sym 14750 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14753 $PACKER_VCC_NET
.sym 14754 dat[12]
.sym 14757 $abc$7035$new_n1294_
.sym 14759 dat[2]
.sym 14760 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 14762 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 14763 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14764 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 14773 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[6]
.sym 14775 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 14777 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14778 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 14779 wb_mem_rdt[0]
.sym 14780 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 14781 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 14783 $0\pc_active[0:0]
.sym 14784 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 14786 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 14787 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[1]_new_inv_
.sym 14788 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[6]_new_inv_
.sym 14792 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14794 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14795 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 14796 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[3]_new_inv_
.sym 14802 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 14803 wb_mem_rdt[1]
.sym 14805 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14806 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[6]
.sym 14807 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14808 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 14812 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[6]_new_inv_
.sym 14813 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14814 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 14817 wb_mem_rdt[1]
.sym 14823 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 14824 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14825 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 14826 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14829 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14830 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 14831 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 14832 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 14835 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[3]_new_inv_
.sym 14836 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 14837 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14844 wb_mem_rdt[0]
.sym 14847 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 14849 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14850 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[1]_new_inv_
.sym 14851 $0\pc_active[0:0]
.sym 14852 wb_clk_$glb_clk
.sym 14854 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[6]_new_inv_
.sym 14855 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[9]_new_inv_
.sym 14856 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 14857 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3689[1]_new_inv_
.sym 14858 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14859 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[24]_new_
.sym 14860 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 14861 $abc$7035$new_n1287_
.sym 14864 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 14866 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 14868 adr[4]
.sym 14870 dat[0]
.sym 14871 adr[6]
.sym 14872 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 14873 wb_mem_rdt[5]
.sym 14874 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 14875 $abc$7035$new_n1615_
.sym 14877 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[6]
.sym 14878 dat[6]
.sym 14879 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 14880 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3801[2]_new_inv_
.sym 14881 dat[14]
.sym 14883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 14884 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 14885 wb_mem_rdt[3]
.sym 14886 wb_mem_rdt[4]
.sym 14887 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 14888 $abc$7035$new_n1134_
.sym 14889 wb_mem_rdt[1]
.sym 14895 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[29]_new_
.sym 14896 $abc$7035$new_n1098_
.sym 14897 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[9]
.sym 14898 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 14899 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[0]_new_inv_
.sym 14900 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[64]_new_
.sym 14901 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3745[2]_new_inv_
.sym 14902 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14903 $abc$7035$new_n1139_
.sym 14904 $abc$7035$new_n1128_
.sym 14905 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3705[2]_new_inv_
.sym 14906 $abc$7035$new_n1086_
.sym 14907 $abc$7035$new_n1140_
.sym 14908 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 14909 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 14910 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[9]_new_inv_
.sym 14911 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 14912 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 14913 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[18]_new_
.sym 14915 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[11]_new_inv_
.sym 14917 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[50]_new_
.sym 14920 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[13]_new_inv_
.sym 14922 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3689[1]_new_inv_
.sym 14923 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[23]_new_
.sym 14926 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 14928 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[9]
.sym 14930 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[9]_new_inv_
.sym 14931 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14934 $abc$7035$new_n1140_
.sym 14935 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[29]_new_
.sym 14936 $abc$7035$new_n1139_
.sym 14937 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 14940 $abc$7035$new_n1086_
.sym 14941 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[64]_new_
.sym 14942 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3689[1]_new_inv_
.sym 14943 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 14946 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3705[2]_new_inv_
.sym 14947 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[18]_new_
.sym 14948 $abc$7035$new_n1098_
.sym 14949 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[50]_new_
.sym 14952 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 14953 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14954 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[13]_new_inv_
.sym 14958 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[23]_new_
.sym 14959 $abc$7035$new_n1128_
.sym 14960 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 14961 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3745[2]_new_inv_
.sym 14964 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[11]_new_inv_
.sym 14965 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 14967 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14971 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 14972 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 14973 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[0]_new_inv_
.sym 14977 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[28]_new_
.sym 14978 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[4]_new_inv_
.sym 14979 wb_mem_rdt[4]
.sym 14980 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[10]_new_inv_
.sym 14981 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[11]_new_inv_
.sym 14982 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[12]_new_inv_
.sym 14983 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[50]_new_
.sym 14984 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3801[2]_new_inv_
.sym 14987 servant.mdu_rs1[30]
.sym 14989 dat[9]
.sym 14990 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[10]
.sym 14991 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 14992 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 14993 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3705[2]_new_inv_
.sym 14994 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 14995 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 14996 adr[6]
.sym 14998 dat[9]
.sym 14999 $abc$7035$new_n1139_
.sym 15000 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 15001 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15002 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 15003 dat[9]
.sym 15004 dat[13]
.sym 15005 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15006 dat[6]
.sym 15008 servant.wb_timer_rdt[9]
.sym 15009 dat[11]
.sym 15010 dat[12]
.sym 15011 servant.mdu_rs1[30]
.sym 15012 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 15021 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 15023 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[30]_new_
.sym 15025 wb_mem_rdt[0]
.sym 15029 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 15033 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 15034 $abc$7035$new_n1146_
.sym 15035 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15037 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15038 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[14]_new_inv_
.sym 15040 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3801[2]_new_inv_
.sym 15041 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 15042 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 15043 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 15044 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 15045 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[10]_new_inv_
.sym 15046 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 15047 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[12]_new_inv_
.sym 15049 $abc$7035$new_n1397_
.sym 15051 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 15052 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15053 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[10]_new_inv_
.sym 15058 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 15059 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15064 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 15065 $abc$7035$new_n1397_
.sym 15066 wb_mem_rdt[0]
.sym 15069 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 15071 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15072 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[12]_new_inv_
.sym 15075 $abc$7035$new_n1146_
.sym 15076 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 15077 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3801[2]_new_inv_
.sym 15078 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[30]_new_
.sym 15081 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15082 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 15084 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[14]_new_inv_
.sym 15088 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 15090 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15093 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 15095 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15100 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 15101 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15102 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[54]_new_
.sym 15103 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 15104 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 15105 servant.wb_gpio_rdt
.sym 15106 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15107 $abc$7035$new_n1397_
.sym 15113 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 15114 dat[0]
.sym 15115 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 15117 adr[4]
.sym 15118 $abc$7035$techmap$techmap1510\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 15119 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[4]
.sym 15120 $abc$7035$new_n1286_
.sym 15121 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 15122 dat[5]
.sym 15123 wb_mem_rdt[4]
.sym 15124 servant.wb_timer_rdt[12]
.sym 15126 dat[3]
.sym 15127 dat[8]
.sym 15128 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15129 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 15130 dat[1]
.sym 15131 wb_mem_rdt[14]
.sym 15132 wb_mem_rdt[6]
.sym 15133 servant.wb_timer_rdt[4]
.sym 15134 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 15135 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 15143 wb_mem_rdt[6]
.sym 15144 wb_mem_rdt[12]
.sym 15146 servant.wb_dbus_ack
.sym 15148 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[31]_new_
.sym 15149 dat[4]
.sym 15150 servant.wb_timer_rdt[12]
.sym 15151 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 15152 $abc$7035$auto$wreduce.cc:455:run$1187[3]
.sym 15153 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15154 servant.wb_dbus_ack
.sym 15155 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15156 servant.wb_dbus_ack
.sym 15157 $abc$7035$new_n1356_
.sym 15158 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[15]_new_inv_
.sym 15159 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 15160 dat[7]
.sym 15161 servant.wb_timer_rdt[6]
.sym 15162 servant.mdu_rs1[30]
.sym 15163 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15164 dat[13]
.sym 15166 $abc$7035$new_n1357_
.sym 15167 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[63]_new_
.sym 15168 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 15170 servant.mdu_rs1[30]
.sym 15171 servant.mdu_rs1[31]
.sym 15172 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15174 servant.wb_dbus_ack
.sym 15175 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15177 dat[7]
.sym 15180 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[63]_new_
.sym 15181 $abc$7035$new_n1356_
.sym 15182 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[31]_new_
.sym 15183 $abc$7035$new_n1357_
.sym 15186 servant.wb_dbus_ack
.sym 15188 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15189 dat[13]
.sym 15192 dat[4]
.sym 15193 $abc$7035$auto$wreduce.cc:455:run$1187[3]
.sym 15194 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 15198 wb_mem_rdt[6]
.sym 15199 servant.mdu_rs1[30]
.sym 15200 servant.wb_timer_rdt[6]
.sym 15201 servant.mdu_rs1[31]
.sym 15205 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 15206 servant.wb_dbus_ack
.sym 15207 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15211 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15212 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 15213 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[15]_new_inv_
.sym 15216 wb_mem_rdt[12]
.sym 15217 servant.mdu_rs1[30]
.sym 15218 servant.mdu_rs1[31]
.sym 15219 servant.wb_timer_rdt[12]
.sym 15220 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 15221 wb_clk_$glb_clk
.sym 15223 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 15224 dat[1]
.sym 15225 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[63]_new_
.sym 15226 $abc$7035$auto$dff2dffe.cc:175:make_patterns_logic$6179
.sym 15227 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 15228 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15229 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15230 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 15234 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[3]_new_inv_
.sym 15235 dat[6]
.sym 15236 wb_mem_rdt[3]
.sym 15237 dat[3]
.sym 15238 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5412
.sym 15241 dat[12]
.sym 15242 dat[11]
.sym 15245 $PACKER_VCC_NET
.sym 15246 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 15247 servant.wb_timer_rdt[6]
.sym 15248 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15249 $abc$7035$new_n1175_
.sym 15250 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15251 dat[2]
.sym 15252 servant.wb_timer_rdt[10]
.sym 15253 clock_gen.pll.rst_reg[1]
.sym 15254 servant.wb_timer_rdt[11]
.sym 15256 servant.mdu_rs1[31]
.sym 15257 servant.wb_timer_rdt[3]
.sym 15258 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 15264 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15265 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 15266 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 15267 dat[10]
.sym 15269 dat[3]
.sym 15270 servant.wb_timer_rdt[11]
.sym 15272 dat[15]
.sym 15274 dat[12]
.sym 15275 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15277 servant.wb_dbus_ack
.sym 15278 servant.wb_timer_rdt[9]
.sym 15281 dat[9]
.sym 15282 servant.mdu_rs1[30]
.sym 15283 servant.mdu_rs1[31]
.sym 15285 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15286 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 15287 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 15288 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15289 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 15290 $abc$7035$auto$wreduce.cc:455:run$1187[2]
.sym 15297 servant.mdu_rs1[30]
.sym 15298 servant.mdu_rs1[31]
.sym 15299 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 15300 servant.wb_timer_rdt[9]
.sym 15304 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15305 dat[10]
.sym 15306 servant.wb_dbus_ack
.sym 15309 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 15310 $abc$7035$auto$wreduce.cc:455:run$1187[2]
.sym 15312 dat[3]
.sym 15315 servant.mdu_rs1[31]
.sym 15316 servant.wb_timer_rdt[11]
.sym 15317 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 15318 servant.mdu_rs1[30]
.sym 15321 servant.wb_dbus_ack
.sym 15322 dat[12]
.sym 15323 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15327 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15329 dat[15]
.sym 15330 servant.wb_dbus_ack
.sym 15333 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 15335 servant.wb_dbus_ack
.sym 15336 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 15339 dat[9]
.sym 15340 servant.wb_dbus_ack
.sym 15341 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15343 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 15344 wb_clk_$glb_clk
.sym 15348 servant.wb_timer_rdt[2]
.sym 15349 servant.wb_timer_rdt[3]
.sym 15350 servant.wb_timer_rdt[4]
.sym 15351 servant.wb_timer_rdt[5]
.sym 15352 servant.wb_timer_rdt[6]
.sym 15353 servant.wb_timer_rdt[7]
.sym 15354 dat[11]
.sym 15357 servant.cpu.rreg0[0]
.sym 15358 dat[15]
.sym 15359 adr[7]
.sym 15360 servant.wb_dbus_ack
.sym 15361 adr[4]
.sym 15362 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 15364 wb_mem_rdt[2]
.sym 15365 servant.wb_dbus_ack
.sym 15367 dat[1]
.sym 15368 dat[0]
.sym 15370 $PACKER_VCC_NET
.sym 15371 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15372 servant.wb_timer_rdt[15]
.sym 15373 servant.wb_timer_rdt[17]
.sym 15374 servant.wb_timer_rdt[8]
.sym 15375 dat[11]
.sym 15377 dat[14]
.sym 15379 dat[2]
.sym 15380 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15392 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 15395 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 15396 servant.wb_ibus_ack
.sym 15398 wb_mem_rdt[12]
.sym 15399 servant.cpu.cpu.cnt_en
.sym 15401 wb_mem_rdt[14]
.sym 15404 servant.mdu_rs1[30]
.sym 15405 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15408 servant.mdu_rs1[31]
.sym 15409 servant.wb_timer_rdt[14]
.sym 15411 wb_mem_rdt[13]
.sym 15412 servant.mdu_rs1[30]
.sym 15414 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 15415 $abc$7035$new_n1547_
.sym 15418 servant.cpu.rreg0[0]
.sym 15420 servant.wb_ibus_ack
.sym 15422 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 15423 wb_mem_rdt[13]
.sym 15426 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 15427 wb_mem_rdt[12]
.sym 15429 servant.wb_ibus_ack
.sym 15432 servant.mdu_rs1[30]
.sym 15433 wb_mem_rdt[14]
.sym 15434 servant.wb_timer_rdt[14]
.sym 15435 servant.mdu_rs1[31]
.sym 15439 servant.wb_ibus_ack
.sym 15440 wb_mem_rdt[14]
.sym 15441 servant.cpu.rreg0[0]
.sym 15450 servant.mdu_rs1[31]
.sym 15452 servant.mdu_rs1[30]
.sym 15457 $abc$7035$new_n1547_
.sym 15462 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 15463 servant.wb_ibus_ack
.sym 15464 servant.cpu.cpu.cnt_en
.sym 15466 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15467 wb_clk_$glb_clk
.sym 15469 servant.wb_timer_rdt[8]
.sym 15470 servant.wb_timer_rdt[9]
.sym 15471 servant.wb_timer_rdt[10]
.sym 15472 servant.wb_timer_rdt[11]
.sym 15473 servant.wb_timer_rdt[12]
.sym 15474 servant.wb_timer_rdt[13]
.sym 15475 servant.wb_timer_rdt[14]
.sym 15476 servant.wb_timer_rdt[15]
.sym 15481 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 15482 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 15484 servant.wb_timer_rdt[3]
.sym 15485 adr[3]
.sym 15486 servant.wb_timer_rdt[7]
.sym 15487 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15488 adr[6]
.sym 15489 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15490 dat[9]
.sym 15491 $PACKER_VCC_NET
.sym 15495 servant.mdu_rs1[30]
.sym 15497 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15498 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15500 servant.mdu_rs1[30]
.sym 15501 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15502 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15504 servant.wb_timer_rdt[9]
.sym 15510 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[4]
.sym 15511 servant.cpu.cpu.cnt_en
.sym 15512 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 15514 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 15516 wb_mem_rdt[7]
.sym 15517 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[5]
.sym 15518 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15520 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 15521 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[3]
.sym 15522 servant.wb_ibus_ack
.sym 15523 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[4]
.sym 15528 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 15530 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 15531 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15539 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 15540 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 15541 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 15543 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 15544 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 15545 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[3]
.sym 15546 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15549 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15550 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 15551 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15552 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 15555 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 15561 servant.wb_ibus_ack
.sym 15562 wb_mem_rdt[7]
.sym 15563 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 15567 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[4]
.sym 15568 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15569 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[4]
.sym 15570 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15573 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[5]
.sym 15574 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 15575 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15576 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 15585 servant.wb_ibus_ack
.sym 15587 servant.cpu.cpu.cnt_en
.sym 15589 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 15590 wb_clk_$glb_clk
.sym 15592 servant.wb_timer_rdt[16]
.sym 15593 servant.wb_timer_rdt[17]
.sym 15594 servant.wb_timer_rdt[18]
.sym 15595 servant.wb_timer_rdt[19]
.sym 15596 servant.wb_timer_rdt[20]
.sym 15597 servant.wb_timer_rdt[21]
.sym 15598 servant.wb_timer_rdt[22]
.sym 15599 servant.wb_timer_rdt[23]
.sym 15604 i_clk$SB_IO_IN
.sym 15605 servant.wb_timer_rdt[14]
.sym 15608 dat[14]
.sym 15609 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[3]
.sym 15610 servant.wb_ibus_ack
.sym 15611 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[4]
.sym 15613 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[5]
.sym 15615 dat[23]
.sym 15617 $abc$7035$new_n1310_
.sym 15618 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15619 servant.mdu_rs1[30]
.sym 15620 servant.wb_timer_rdt[12]
.sym 15621 $abc$7035$new_n1151_
.sym 15622 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[14]_new_inv_
.sym 15624 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15625 $PACKER_GND_NET
.sym 15626 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 15633 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 15634 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15635 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[18]_new_
.sym 15636 $abc$7035$new_n1304_
.sym 15638 servant.wb_ibus_ack
.sym 15639 wb_mem_rdt[20]
.sym 15641 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3945[2]_new_inv_
.sym 15642 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[10]
.sym 15643 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15644 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 15645 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[50]_new_
.sym 15646 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 15647 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[55]_new_
.sym 15648 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[19]_new_
.sym 15649 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 15650 $abc$7035$new_n1386_
.sym 15651 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15652 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15653 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 15655 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 15657 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15658 $abc$7035$new_n1303_
.sym 15661 $abc$7035$new_n1377_
.sym 15662 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 15664 $abc$7035$new_n1378_
.sym 15666 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[19]_new_
.sym 15667 $abc$7035$new_n1386_
.sym 15668 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 15669 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3945[2]_new_inv_
.sym 15672 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15673 wb_mem_rdt[20]
.sym 15674 servant.wb_ibus_ack
.sym 15678 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 15679 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15684 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15685 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 15686 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15687 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 15690 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[18]_new_
.sym 15691 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[50]_new_
.sym 15692 $abc$7035$new_n1378_
.sym 15693 $abc$7035$new_n1377_
.sym 15696 $abc$7035$new_n1304_
.sym 15697 $abc$7035$new_n1303_
.sym 15698 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[55]_new_
.sym 15699 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 15703 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15704 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[10]
.sym 15708 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15709 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 15710 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15711 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 15712 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15713 wb_clk_$glb_clk
.sym 15715 servant.wb_timer_rdt[24]
.sym 15716 servant.wb_timer_rdt[25]
.sym 15717 servant.wb_timer_rdt[26]
.sym 15718 servant.wb_timer_rdt[27]
.sym 15719 servant.wb_timer_rdt[28]
.sym 15720 servant.wb_timer_rdt[29]
.sym 15721 servant.wb_timer_rdt[30]
.sym 15722 servant.wb_timer_rdt[31]
.sym 15727 $PACKER_VCC_NET
.sym 15728 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[10]
.sym 15729 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 15730 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 15731 dat[20]
.sym 15732 servant.wb_timer_rdt[23]
.sym 15733 dat[21]
.sym 15734 dat[11]
.sym 15735 $PACKER_VCC_NET
.sym 15736 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 15737 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 15738 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 15740 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 15741 $abc$7035$new_n1175_
.sym 15742 servant.mdu_rs1[31]
.sym 15744 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[2]_new_inv_
.sym 15747 servant.wb_timer_rdt[22]
.sym 15748 dat[24]
.sym 15749 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[62]_new_
.sym 15750 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 15756 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[52]_new_
.sym 15757 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 15758 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 15759 $abc$7035$new_n1182_
.sym 15760 servant.wb_timer_rdt[20]
.sym 15764 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 15765 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3913[1]_new_inv_
.sym 15766 servant.mdu_rs1[30]
.sym 15767 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 15768 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15769 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 15770 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 15771 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 15772 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15773 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15774 servant.mdu_rs1[31]
.sym 15775 $abc$7035$new_n1152_
.sym 15777 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[20]_new_
.sym 15778 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15779 wb_mem_rdt[20]
.sym 15780 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[31]_new_
.sym 15781 $abc$7035$new_n1151_
.sym 15783 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 15784 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 15786 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 15787 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 15789 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[52]_new_
.sym 15790 $abc$7035$new_n1152_
.sym 15791 $abc$7035$new_n1151_
.sym 15792 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[20]_new_
.sym 15795 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 15796 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 15797 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 15798 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 15801 servant.mdu_rs1[31]
.sym 15802 wb_mem_rdt[20]
.sym 15803 servant.wb_timer_rdt[20]
.sym 15804 servant.mdu_rs1[30]
.sym 15807 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 15808 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 15809 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15810 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15813 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3913[1]_new_inv_
.sym 15814 $abc$7035$new_n1182_
.sym 15815 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 15816 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[31]_new_
.sym 15819 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15820 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15821 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 15822 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 15825 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 15826 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 15827 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 15828 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 15831 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 15834 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 15838 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[31]_new_
.sym 15839 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[1]_new_inv_
.sym 15840 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[48]_new_
.sym 15841 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[62]_new_
.sym 15842 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 15843 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[20]_new_
.sym 15844 servant.cpu.cpu.immdec.imm30_25[5]
.sym 15845 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[8]_new_inv_
.sym 15850 dat[20]
.sym 15851 servant.wb_timer_rdt[30]
.sym 15853 $abc$7035$new_n1182_
.sym 15854 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 15855 servant.wb_timer_rdt[31]
.sym 15857 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 15859 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 15860 $PACKER_VCC_NET
.sym 15861 servant.wb_timer_rdt[26]
.sym 15863 servant.wb_timer_rdt[19]
.sym 15864 dat[20]
.sym 15866 servant.wb_timer_rdt[17]
.sym 15867 $abc$7035$new_n1363_
.sym 15869 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 15870 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 15871 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 15872 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 15879 servant.cpu.cpu.cnt_en
.sym 15882 dat[31]
.sym 15883 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[53]_new_
.sym 15884 servant.wb_ibus_ack
.sym 15885 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15886 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3961[2]_new_inv_
.sym 15887 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 15889 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 15890 servant.wb_dbus_ack
.sym 15891 $abc$7035$new_n1363_
.sym 15892 $abc$7035$new_n1364_
.sym 15893 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 15894 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[14]_new_inv_
.sym 15896 $abc$7035$new_n1158_
.sym 15897 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[16]_new_
.sym 15898 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 15899 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 15901 $abc$7035$new_n1175_
.sym 15903 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 15904 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[21]_new_
.sym 15905 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[48]_new_
.sym 15906 dat[21]
.sym 15907 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 15908 $abc$7035$new_n1176_
.sym 15909 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[62]_new_
.sym 15913 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 15914 servant.cpu.cpu.cnt_en
.sym 15915 servant.wb_ibus_ack
.sym 15918 dat[31]
.sym 15919 servant.wb_dbus_ack
.sym 15921 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 15924 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[14]_new_inv_
.sym 15925 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 15926 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 15930 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[62]_new_
.sym 15931 $abc$7035$new_n1175_
.sym 15932 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 15933 $abc$7035$new_n1176_
.sym 15937 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 15939 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 15943 dat[21]
.sym 15944 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 15945 servant.wb_dbus_ack
.sym 15948 $abc$7035$new_n1364_
.sym 15949 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[48]_new_
.sym 15950 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[16]_new_
.sym 15951 $abc$7035$new_n1363_
.sym 15954 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3961[2]_new_inv_
.sym 15955 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[53]_new_
.sym 15956 $abc$7035$new_n1158_
.sym 15957 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[21]_new_
.sym 15958 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 15959 wb_clk_$glb_clk
.sym 15961 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 15962 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[21]_new_
.sym 15963 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[16]_new_
.sym 15964 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 15965 dat[24]
.sym 15966 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 15967 dat[16]
.sym 15968 dat[17]
.sym 15973 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 15974 dat[22]
.sym 15975 adr[4]
.sym 15976 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 15977 dat[30]
.sym 15978 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 15982 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 15986 dat[24]
.sym 15987 servant.mdu_rs1[30]
.sym 15988 servant.wb_timer_rdt[28]
.sym 15993 servant.cpu.cpu.immdec.imm30_25[5]
.sym 15995 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[8]_new_inv_
.sym 16002 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 16003 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[1]_new_inv_
.sym 16004 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 16006 servant.cpu.rreg0[3]
.sym 16008 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[0]_new_inv_
.sym 16009 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 16010 servant.wb_ibus_ack
.sym 16011 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[6]
.sym 16012 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 16013 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 16014 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[2]_new_inv_
.sym 16015 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 16018 servant.cpu.rreg0[1]
.sym 16020 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 16021 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[3]_new_inv_
.sym 16025 servant.cpu.rreg0[2]
.sym 16028 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 16029 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 16036 servant.wb_ibus_ack
.sym 16037 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 16038 servant.cpu.rreg0[2]
.sym 16041 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[3]_new_inv_
.sym 16042 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16043 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 16047 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16048 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[1]_new_inv_
.sym 16050 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 16054 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16055 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 16056 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[0]_new_inv_
.sym 16059 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16060 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[2]_new_inv_
.sym 16061 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 16066 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 16068 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[6]
.sym 16071 servant.cpu.rreg0[1]
.sym 16072 servant.wb_ibus_ack
.sym 16073 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 16077 servant.wb_ibus_ack
.sym 16078 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 16080 servant.cpu.rreg0[3]
.sym 16081 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 16082 wb_clk_$glb_clk
.sym 16084 servant.cpu.cpu.immdec.imm30_25[2]
.sym 16085 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16086 servant.cpu.cpu.immdec.imm30_25[4]
.sym 16087 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 16088 servant.cpu.cpu.immdec.imm30_25[1]
.sym 16089 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 16090 servant.cpu.cpu.immdec.imm30_25[3]
.sym 16091 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16096 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 16097 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 16098 dat[31]
.sym 16099 dat[21]
.sym 16100 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 16102 dat[23]
.sym 16103 dat[26]
.sym 16104 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 16105 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 16106 servant.mdu_rs1[31]
.sym 16107 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[6]
.sym 16112 dat[24]
.sym 16113 wb_mem_rdt[26]
.sym 16115 servant.mdu_rs1[30]
.sym 16118 dat[17]
.sym 16125 servant.wb_ibus_ack
.sym 16126 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 16133 servant.wb_timer_rdt[19]
.sym 16134 servant.mdu_rs1[30]
.sym 16135 servant.mdu_rs1[31]
.sym 16137 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 16140 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 16143 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 16146 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$386_Y_new_inv_
.sym 16149 servant.cpu.rreg0[4]
.sym 16158 servant.wb_ibus_ack
.sym 16159 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 16161 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$386_Y_new_inv_
.sym 16170 servant.mdu_rs1[30]
.sym 16171 servant.wb_timer_rdt[19]
.sym 16172 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 16173 servant.mdu_rs1[31]
.sym 16182 servant.wb_ibus_ack
.sym 16183 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 16185 servant.cpu.rreg0[4]
.sym 16204 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 16205 wb_clk_$glb_clk
.sym 16214 servant.mdu_rs1[30]
.sym 16220 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 16221 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 16222 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 16223 dat[27]
.sym 16224 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 16225 dat[30]
.sym 16229 dat[25]
.sym 16230 dat[23]
.sym 16241 servant.mdu_rs1[30]
.sym 16259 servant.mdu_rs1[31]
.sym 16288 servant.mdu_rs1[31]
.sym 16327 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 16328 wb_clk_$glb_clk
.sym 16342 dat[29]
.sym 16497 servant.cpu.cpu.bufreg_en
.sym 16519 servant.cpu.cpu.bufreg_en
.sym 16553 $abc$7035$techmap$techmap1509\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 16554 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 16555 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 16556 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 16557 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 16558 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 16559 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16560 $abc$7035$new_n867_
.sym 16569 servant.wb_timer_rdt[8]
.sym 16595 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 16597 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16598 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 16601 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[3]
.sym 16605 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16608 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 16609 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 16614 data_to_ble[3]
.sym 16617 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16622 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 16625 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16626 $abc$7035$new_n867_
.sym 16658 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 16659 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[3]
.sym 16660 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16661 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16664 $abc$7035$new_n867_
.sym 16665 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 16666 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16667 data_to_ble[3]
.sym 16670 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16671 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 16672 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16673 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 16674 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 16675 i_clk$SB_IO_IN_$glb_clk
.sym 16681 data_to_ble[7]
.sym 16682 $abc$7035$new_n875_
.sym 16683 $abc$7035$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_
.sym 16684 data_to_ble[3]
.sym 16685 data_to_ble[4]
.sym 16686 $abc$7035$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_
.sym 16687 data_to_ble[2]
.sym 16688 $abc$7035$new_n874_
.sym 16693 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 16695 dat[2]
.sym 16697 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16699 tx_to_ble.state[0]
.sym 16703 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 16715 $abc$7035$ram.we[0]_new_
.sym 16719 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 16724 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 16725 $abc$7035$new_n1104_
.sym 16730 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 16735 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16736 $abc$7035$adr[22]_new_inv_
.sym 16738 tx_to_ble.data_index[1]
.sym 16740 wb_mem_rdt[7]
.sym 16741 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 16742 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16743 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 16744 wb_mem_rdt[2]
.sym 16746 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 16747 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 16750 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 16759 data_to_ble[0]
.sym 16761 data_to_ble[6]
.sym 16762 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 16764 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16765 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16766 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 16768 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 16769 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 16770 data_to_ble[1]
.sym 16772 data_to_ble[5]
.sym 16773 $abc$7035$new_n867_
.sym 16774 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 16775 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 16778 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16779 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 16781 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 16782 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16784 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 16786 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 16788 data_to_ble[2]
.sym 16789 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 16791 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16792 data_to_ble[6]
.sym 16793 $abc$7035$new_n867_
.sym 16794 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 16803 $abc$7035$new_n867_
.sym 16804 data_to_ble[0]
.sym 16805 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16806 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 16809 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16810 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 16811 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16812 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 16815 $abc$7035$new_n867_
.sym 16816 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 16817 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16818 data_to_ble[5]
.sym 16821 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 16822 $abc$7035$new_n867_
.sym 16823 data_to_ble[1]
.sym 16824 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16827 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16828 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 16829 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 16830 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 16833 data_to_ble[2]
.sym 16834 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 16835 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 16836 $abc$7035$new_n867_
.sym 16837 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 16838 i_clk$SB_IO_IN_$glb_clk
.sym 16840 $abc$7035$auto$ice40_ffinit.cc:141:execute$6707
.sym 16841 $abc$7035$new_n1273_
.sym 16842 $abc$7035$new_n1604_
.sym 16843 $abc$7035$new_n1272_
.sym 16844 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 16845 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 16846 $abc$7035$techmap$techmap1506\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 16847 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3713[2]_new_inv_
.sym 16852 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 16855 wb_mem_rdt[3]
.sym 16858 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 16861 dat[14]
.sym 16865 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 16866 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 16868 wb_mem_rdt[4]
.sym 16869 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 16870 dat[7]
.sym 16871 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 16873 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 16875 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3785[2]_new_inv_
.sym 16881 wb_mem_rdt[5]
.sym 16883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 16888 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 16889 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[0]
.sym 16890 wb_mem_rdt[6]
.sym 16891 $abc$7035$new_n1615_
.sym 16892 $abc$7035$new_n1104_
.sym 16893 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16895 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 16896 wb_mem_rdt[1]
.sym 16897 $abc$7035$adr[20]_new_inv_
.sym 16899 $0\tx_active[0:0]
.sym 16901 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16902 $abc$7035$adr[22]_new_inv_
.sym 16904 wb_mem_rdt[0]
.sym 16911 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 16912 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3713[2]_new_inv_
.sym 16914 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3713[2]_new_inv_
.sym 16915 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 16916 $abc$7035$new_n1104_
.sym 16917 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 16920 wb_mem_rdt[0]
.sym 16927 $abc$7035$adr[22]_new_inv_
.sym 16928 $abc$7035$adr[20]_new_inv_
.sym 16929 $abc$7035$new_n1615_
.sym 16935 wb_mem_rdt[6]
.sym 16938 wb_mem_rdt[1]
.sym 16944 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[0]
.sym 16946 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16952 wb_mem_rdt[5]
.sym 16956 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 16957 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 16958 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16959 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 16960 $0\tx_active[0:0]
.sym 16961 wb_clk_$glb_clk
.sym 16963 $abc$7035$new_n1139_
.sym 16964 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[8]_new_inv_
.sym 16965 $abc$7035$new_n1110_
.sym 16966 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3745[2]_new_inv_
.sym 16967 $abc$7035$new_n1121_
.sym 16968 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3705[2]_new_inv_
.sym 16969 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 16970 $abc$7035$new_n1279_
.sym 16977 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 16979 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 16980 tx_to_ble.state[1]
.sym 16981 $0\tx_active[0:0]
.sym 16982 tx_to_ble.state[0]
.sym 16984 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 16985 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[0]
.sym 16986 dat[6]
.sym 16987 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 16989 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 16990 dat[10]
.sym 16991 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[54]_new_
.sym 16992 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[56]_new_
.sym 16993 $abc$7035$new_n1356_
.sym 16996 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 16997 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 17005 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 17006 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 17007 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 17008 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17009 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[54]_new_
.sym 17011 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 17012 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 17013 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 17016 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[10]
.sym 17017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 17018 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17019 $abc$7035$new_n1280_
.sym 17020 $abc$7035$new_n1122_
.sym 17021 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[8]_new_inv_
.sym 17022 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 17024 $abc$7035$new_n1121_
.sym 17027 $abc$7035$new_n1279_
.sym 17028 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 17029 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17031 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17032 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 17033 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 17034 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[22]_new_
.sym 17037 $abc$7035$new_n1122_
.sym 17038 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[22]_new_
.sym 17039 $abc$7035$new_n1121_
.sym 17040 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[54]_new_
.sym 17043 $abc$7035$new_n1279_
.sym 17044 $abc$7035$new_n1280_
.sym 17045 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 17046 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 17052 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 17055 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 17056 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 17057 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17058 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 17062 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 17069 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 17070 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17073 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17074 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[8]_new_inv_
.sym 17075 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 17079 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 17080 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 17081 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[10]
.sym 17082 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17084 wb_clk_$glb_clk
.sym 17086 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 17087 $abc$7035$new_n1356_
.sym 17088 $abc$7035$new_n1293_
.sym 17089 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 17090 $abc$7035$new_n1109_
.sym 17091 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3785[2]_new_inv_
.sym 17092 $abc$7035$techmap$techmap1510\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 17093 $abc$7035$new_n1286_
.sym 17098 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 17100 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 17102 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 17104 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 17107 dat[8]
.sym 17109 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 17112 dat[1]
.sym 17113 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 17114 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 17115 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17117 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17119 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 17121 dat[2]
.sym 17127 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[28]_new_
.sym 17128 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 17129 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 17130 $abc$7035$new_n1294_
.sym 17131 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17132 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 17134 $abc$7035$new_n1287_
.sym 17135 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 17136 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[20]_new_
.sym 17137 $abc$7035$new_n1110_
.sym 17138 $abc$7035$new_n1286_
.sym 17139 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17140 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 17141 $abc$7035$new_n1134_
.sym 17142 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[27]_new_
.sym 17143 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[58]_new_
.sym 17144 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[4]_new_inv_
.sym 17145 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3785[2]_new_inv_
.sym 17146 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[52]_new_
.sym 17147 $abc$7035$new_n1109_
.sym 17148 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[60]_new_
.sym 17150 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 17153 $abc$7035$new_n1293_
.sym 17154 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17155 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17156 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 17158 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[59]_new_
.sym 17161 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 17163 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17166 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[52]_new_
.sym 17167 $abc$7035$new_n1109_
.sym 17168 $abc$7035$new_n1110_
.sym 17169 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[20]_new_
.sym 17172 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 17173 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17175 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[4]_new_inv_
.sym 17178 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 17179 $abc$7035$new_n1286_
.sym 17180 $abc$7035$new_n1287_
.sym 17181 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[58]_new_
.sym 17184 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[59]_new_
.sym 17185 $abc$7035$new_n1294_
.sym 17186 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[27]_new_
.sym 17187 $abc$7035$new_n1293_
.sym 17190 $abc$7035$new_n1134_
.sym 17191 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[28]_new_
.sym 17192 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[60]_new_
.sym 17193 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3785[2]_new_inv_
.sym 17196 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 17198 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17202 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 17203 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 17204 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 17205 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17209 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[58]_new_
.sym 17210 dat[10]
.sym 17211 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[56]_new_
.sym 17212 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[52]_new_
.sym 17213 dat[4]
.sym 17214 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[60]_new_
.sym 17215 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 17216 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 17222 $abc$7035$ram.we[0]_new_
.sym 17223 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 17226 $abc$7035$ram.we[1]_new_
.sym 17228 dat[2]
.sym 17231 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 17233 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 17234 $PACKER_VCC_NET
.sym 17235 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 17237 wb_mem_rdt[13]
.sym 17239 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 17240 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17241 dat[13]
.sym 17242 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 17243 wb_mem_rdt[7]
.sym 17244 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[59]_new_
.sym 17250 q$SB_IO_OUT
.sym 17252 wb_mem_rdt[4]
.sym 17254 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 17256 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17258 servant.wb_timer_rdt[0]
.sym 17260 wb_mem_rdt[1]
.sym 17262 wb_mem_rdt[3]
.sym 17263 servant.wb_gpio_rdt
.sym 17264 servant.mdu_rs1[30]
.sym 17266 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 17267 servant.wb_timer_rdt[10]
.sym 17269 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17270 dat[5]
.sym 17272 servant.wb_timer_rdt[3]
.sym 17273 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17274 servant.wb_timer_rdt[4]
.sym 17275 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 17277 servant.wb_timer_rdt[1]
.sym 17279 servant.mdu_rs1[31]
.sym 17283 servant.wb_timer_rdt[1]
.sym 17284 wb_mem_rdt[1]
.sym 17285 servant.mdu_rs1[31]
.sym 17286 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17289 servant.wb_timer_rdt[10]
.sym 17290 servant.mdu_rs1[31]
.sym 17291 servant.mdu_rs1[30]
.sym 17292 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 17295 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17297 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 17302 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 17303 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17304 dat[5]
.sym 17307 servant.mdu_rs1[31]
.sym 17308 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17309 wb_mem_rdt[4]
.sym 17310 servant.wb_timer_rdt[4]
.sym 17314 q$SB_IO_OUT
.sym 17319 servant.wb_timer_rdt[3]
.sym 17320 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17321 servant.mdu_rs1[31]
.sym 17322 wb_mem_rdt[3]
.sym 17325 servant.mdu_rs1[30]
.sym 17326 servant.mdu_rs1[31]
.sym 17327 servant.wb_timer_rdt[0]
.sym 17328 servant.wb_gpio_rdt
.sym 17330 wb_clk_$glb_clk
.sym 17332 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 17333 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 17334 dat[13]
.sym 17335 dat[7]
.sym 17336 dat[15]
.sym 17337 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 17338 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 17339 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 17340 servant.wb_timer_rdt[0]
.sym 17343 servant.wb_dbus_ack
.sym 17344 q$SB_IO_OUT
.sym 17345 $PACKER_VCC_NET
.sym 17347 dat[14]
.sym 17350 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 17353 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 17354 dat[2]
.sym 17355 dat[11]
.sym 17356 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17358 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17360 dat[4]
.sym 17362 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 17363 servant.wb_timer_rdt[1]
.sym 17365 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 17366 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 17373 servant.wb_dbus_ack
.sym 17375 servant.wb_timer_rdt[2]
.sym 17378 dat[0]
.sym 17379 dat[2]
.sym 17380 servant.wb_dbus_ack
.sym 17381 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 17382 wb_mem_rdt[2]
.sym 17383 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[1]
.sym 17384 servant.mdu_rs1[30]
.sym 17387 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17389 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 17390 dat[1]
.sym 17391 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 17392 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17393 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 17394 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17395 servant.wb_timer_rdt[15]
.sym 17397 servant.mdu_rs1[31]
.sym 17400 $abc$7035$auto$dff2dffe.cc:175:make_patterns_logic$6179
.sym 17401 servant.wb_timer_rdt[8]
.sym 17402 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 17403 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 17407 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17409 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[1]
.sym 17412 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 17413 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 17414 servant.wb_dbus_ack
.sym 17419 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17420 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 17424 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17425 servant.wb_dbus_ack
.sym 17426 dat[0]
.sym 17427 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 17431 dat[1]
.sym 17432 dat[2]
.sym 17433 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 17436 servant.mdu_rs1[31]
.sym 17437 servant.mdu_rs1[30]
.sym 17438 servant.wb_timer_rdt[8]
.sym 17439 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 17442 servant.mdu_rs1[30]
.sym 17443 servant.mdu_rs1[31]
.sym 17444 servant.wb_timer_rdt[15]
.sym 17445 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 17448 servant.mdu_rs1[31]
.sym 17449 wb_mem_rdt[2]
.sym 17450 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 17451 servant.wb_timer_rdt[2]
.sym 17452 $abc$7035$auto$dff2dffe.cc:175:make_patterns_logic$6179
.sym 17453 wb_clk_$glb_clk
.sym 17455 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 17456 $abc$7035$new_n1081_
.sym 17457 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 17458 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17459 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 17460 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[59]_new_
.sym 17461 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17462 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17466 dat[16]
.sym 17468 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 17469 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[1]
.sym 17470 dat[7]
.sym 17471 dat[8]
.sym 17472 servant.mdu_rs1[30]
.sym 17473 dat[6]
.sym 17474 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 17476 dat[14]
.sym 17477 dat[12]
.sym 17478 dat[13]
.sym 17479 servant.wb_timer_rdt[16]
.sym 17480 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 17481 dat[7]
.sym 17482 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 17483 servant.wb_timer_rdt[6]
.sym 17484 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17486 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17487 adr[6]
.sym 17489 adr[5]
.sym 17497 servant.wb_timer_rdt[0]
.sym 17500 servant.wb_timer_rdt[4]
.sym 17506 servant.wb_timer_rdt[2]
.sym 17515 servant.wb_timer_rdt[3]
.sym 17517 servant.wb_timer_rdt[5]
.sym 17519 servant.wb_timer_rdt[7]
.sym 17523 servant.wb_timer_rdt[1]
.sym 17526 servant.wb_timer_rdt[6]
.sym 17528 $nextpnr_ICESTORM_LC_12$O
.sym 17530 servant.wb_timer_rdt[0]
.sym 17534 $auto$alumacc.cc:474:replace_alu$1283.C[2]
.sym 17536 servant.wb_timer_rdt[1]
.sym 17540 $auto$alumacc.cc:474:replace_alu$1283.C[3]
.sym 17542 servant.wb_timer_rdt[2]
.sym 17544 $auto$alumacc.cc:474:replace_alu$1283.C[2]
.sym 17546 $auto$alumacc.cc:474:replace_alu$1283.C[4]
.sym 17549 servant.wb_timer_rdt[3]
.sym 17550 $auto$alumacc.cc:474:replace_alu$1283.C[3]
.sym 17552 $auto$alumacc.cc:474:replace_alu$1283.C[5]
.sym 17555 servant.wb_timer_rdt[4]
.sym 17556 $auto$alumacc.cc:474:replace_alu$1283.C[4]
.sym 17558 $auto$alumacc.cc:474:replace_alu$1283.C[6]
.sym 17561 servant.wb_timer_rdt[5]
.sym 17562 $auto$alumacc.cc:474:replace_alu$1283.C[5]
.sym 17564 $auto$alumacc.cc:474:replace_alu$1283.C[7]
.sym 17566 servant.wb_timer_rdt[6]
.sym 17568 $auto$alumacc.cc:474:replace_alu$1283.C[6]
.sym 17570 $auto$alumacc.cc:474:replace_alu$1283.C[8]
.sym 17573 servant.wb_timer_rdt[7]
.sym 17574 $auto$alumacc.cc:474:replace_alu$1283.C[7]
.sym 17576 wb_clk_$glb_clk
.sym 17577 wb_rst_$glb_sr
.sym 17578 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3889[2]_new_inv_
.sym 17579 $abc$7035$techmap$techmap1500\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 17580 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[12]
.sym 17581 servant.wb_timer_rdt[1]
.sym 17582 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 17583 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 17584 $abc$7035$new_n1339_
.sym 17585 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 17588 servant.wb_timer_rdt[25]
.sym 17591 servant.wb_timer_rdt[0]
.sym 17592 servant.wb_timer_rdt[5]
.sym 17593 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17594 dat[8]
.sym 17595 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17596 servant.wb_timer_rdt[2]
.sym 17599 servant.mdu_rs1[30]
.sym 17600 servant.wb_timer_rdt[4]
.sym 17602 dat[16]
.sym 17603 $abc$7035$ram.we[2]_new_
.sym 17604 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17606 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 17608 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 17609 servant.timer.mtimecmp[12]
.sym 17611 servant.wb_timer_rdt[18]
.sym 17612 servant.wb_timer_rdt[29]
.sym 17613 servant.wb_timer_rdt[7]
.sym 17614 $auto$alumacc.cc:474:replace_alu$1283.C[8]
.sym 17621 servant.wb_timer_rdt[10]
.sym 17625 servant.wb_timer_rdt[14]
.sym 17628 servant.wb_timer_rdt[9]
.sym 17632 servant.wb_timer_rdt[13]
.sym 17634 servant.wb_timer_rdt[15]
.sym 17635 servant.wb_timer_rdt[8]
.sym 17639 servant.wb_timer_rdt[12]
.sym 17646 servant.wb_timer_rdt[11]
.sym 17651 $auto$alumacc.cc:474:replace_alu$1283.C[9]
.sym 17654 servant.wb_timer_rdt[8]
.sym 17655 $auto$alumacc.cc:474:replace_alu$1283.C[8]
.sym 17657 $auto$alumacc.cc:474:replace_alu$1283.C[10]
.sym 17659 servant.wb_timer_rdt[9]
.sym 17661 $auto$alumacc.cc:474:replace_alu$1283.C[9]
.sym 17663 $auto$alumacc.cc:474:replace_alu$1283.C[11]
.sym 17666 servant.wb_timer_rdt[10]
.sym 17667 $auto$alumacc.cc:474:replace_alu$1283.C[10]
.sym 17669 $auto$alumacc.cc:474:replace_alu$1283.C[12]
.sym 17671 servant.wb_timer_rdt[11]
.sym 17673 $auto$alumacc.cc:474:replace_alu$1283.C[11]
.sym 17675 $auto$alumacc.cc:474:replace_alu$1283.C[13]
.sym 17678 servant.wb_timer_rdt[12]
.sym 17679 $auto$alumacc.cc:474:replace_alu$1283.C[12]
.sym 17681 $auto$alumacc.cc:474:replace_alu$1283.C[14]
.sym 17683 servant.wb_timer_rdt[13]
.sym 17685 $auto$alumacc.cc:474:replace_alu$1283.C[13]
.sym 17687 $auto$alumacc.cc:474:replace_alu$1283.C[15]
.sym 17690 servant.wb_timer_rdt[14]
.sym 17691 $auto$alumacc.cc:474:replace_alu$1283.C[14]
.sym 17693 $auto$alumacc.cc:474:replace_alu$1283.C[16]
.sym 17695 servant.wb_timer_rdt[15]
.sym 17697 $auto$alumacc.cc:474:replace_alu$1283.C[15]
.sym 17699 wb_clk_$glb_clk
.sym 17700 wb_rst_$glb_sr
.sym 17701 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 17702 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 17703 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[50]_new_
.sym 17704 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[55]_new_
.sym 17705 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[60]_new_
.sym 17706 servant.timer.mtimecmp[20]
.sym 17708 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[12]_new_inv_
.sym 17713 servant.wb_timer_rdt[8]
.sym 17714 dat[24]
.sym 17715 servant.wb_timer_rdt[13]
.sym 17716 servant.wb_timer_rdt[1]
.sym 17717 servant.wb_timer_rdt[9]
.sym 17719 servant.wb_timer_rdt[10]
.sym 17721 servant.wb_timer_rdt[11]
.sym 17722 clock_gen.pll.rst_reg[1]
.sym 17723 servant.wb_timer_rdt[12]
.sym 17726 $PACKER_VCC_NET
.sym 17728 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17729 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[57]_new_
.sym 17730 servant.wb_timer_rdt[24]
.sym 17731 servant.wb_timer_rdt[23]
.sym 17733 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 17734 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 17735 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 17736 servant.wb_timer_rdt[15]
.sym 17737 $auto$alumacc.cc:474:replace_alu$1283.C[16]
.sym 17743 servant.wb_timer_rdt[17]
.sym 17750 servant.wb_timer_rdt[16]
.sym 17752 servant.wb_timer_rdt[18]
.sym 17755 servant.wb_timer_rdt[21]
.sym 17769 servant.wb_timer_rdt[19]
.sym 17770 servant.wb_timer_rdt[20]
.sym 17772 servant.wb_timer_rdt[22]
.sym 17773 servant.wb_timer_rdt[23]
.sym 17774 $auto$alumacc.cc:474:replace_alu$1283.C[17]
.sym 17776 servant.wb_timer_rdt[16]
.sym 17778 $auto$alumacc.cc:474:replace_alu$1283.C[16]
.sym 17780 $auto$alumacc.cc:474:replace_alu$1283.C[18]
.sym 17783 servant.wb_timer_rdt[17]
.sym 17784 $auto$alumacc.cc:474:replace_alu$1283.C[17]
.sym 17786 $auto$alumacc.cc:474:replace_alu$1283.C[19]
.sym 17788 servant.wb_timer_rdt[18]
.sym 17790 $auto$alumacc.cc:474:replace_alu$1283.C[18]
.sym 17792 $auto$alumacc.cc:474:replace_alu$1283.C[20]
.sym 17794 servant.wb_timer_rdt[19]
.sym 17796 $auto$alumacc.cc:474:replace_alu$1283.C[19]
.sym 17798 $auto$alumacc.cc:474:replace_alu$1283.C[21]
.sym 17800 servant.wb_timer_rdt[20]
.sym 17802 $auto$alumacc.cc:474:replace_alu$1283.C[20]
.sym 17804 $auto$alumacc.cc:474:replace_alu$1283.C[22]
.sym 17806 servant.wb_timer_rdt[21]
.sym 17808 $auto$alumacc.cc:474:replace_alu$1283.C[21]
.sym 17810 $auto$alumacc.cc:474:replace_alu$1283.C[23]
.sym 17812 servant.wb_timer_rdt[22]
.sym 17814 $auto$alumacc.cc:474:replace_alu$1283.C[22]
.sym 17816 $auto$alumacc.cc:474:replace_alu$1283.C[24]
.sym 17818 servant.wb_timer_rdt[23]
.sym 17820 $auto$alumacc.cc:474:replace_alu$1283.C[23]
.sym 17822 wb_clk_$glb_clk
.sym 17823 wb_rst_$glb_sr
.sym 17824 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[57]_new_
.sym 17825 $abc$7035$new_n1318_
.sym 17826 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[52]_new_
.sym 17827 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[59]_new_
.sym 17828 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[61]_new_
.sym 17829 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[11]_new_inv_
.sym 17830 $abc$7035$new_n1326_
.sym 17831 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[49]_new_
.sym 17836 servant.wb_timer_rdt[16]
.sym 17837 $abc$7035$new_n1333_
.sym 17838 servant.wb_timer_rdt[21]
.sym 17839 servant.wb_timer_rdt[8]
.sym 17840 servant.wb_timer_rdt[17]
.sym 17841 dat[20]
.sym 17842 servant.wb_timer_rdt[18]
.sym 17843 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 17844 servant.wb_timer_rdt[19]
.sym 17845 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 17846 servant.wb_timer_rdt[20]
.sym 17848 $abc$7035$ram.we[2]_new_
.sym 17850 $abc$7035$new_n1340_
.sym 17851 servant.wb_timer_rdt[19]
.sym 17853 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 17854 dat[22]
.sym 17855 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17857 $abc$7035$new_n1370_
.sym 17858 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17860 $auto$alumacc.cc:474:replace_alu$1283.C[24]
.sym 17872 servant.wb_timer_rdt[31]
.sym 17873 servant.wb_timer_rdt[24]
.sym 17877 servant.wb_timer_rdt[28]
.sym 17878 servant.wb_timer_rdt[29]
.sym 17882 servant.wb_timer_rdt[25]
.sym 17883 servant.wb_timer_rdt[26]
.sym 17887 servant.wb_timer_rdt[30]
.sym 17892 servant.wb_timer_rdt[27]
.sym 17897 $auto$alumacc.cc:474:replace_alu$1283.C[25]
.sym 17899 servant.wb_timer_rdt[24]
.sym 17901 $auto$alumacc.cc:474:replace_alu$1283.C[24]
.sym 17903 $auto$alumacc.cc:474:replace_alu$1283.C[26]
.sym 17906 servant.wb_timer_rdt[25]
.sym 17907 $auto$alumacc.cc:474:replace_alu$1283.C[25]
.sym 17909 $auto$alumacc.cc:474:replace_alu$1283.C[27]
.sym 17912 servant.wb_timer_rdt[26]
.sym 17913 $auto$alumacc.cc:474:replace_alu$1283.C[26]
.sym 17915 $auto$alumacc.cc:474:replace_alu$1283.C[28]
.sym 17917 servant.wb_timer_rdt[27]
.sym 17919 $auto$alumacc.cc:474:replace_alu$1283.C[27]
.sym 17921 $auto$alumacc.cc:474:replace_alu$1283.C[29]
.sym 17923 servant.wb_timer_rdt[28]
.sym 17925 $auto$alumacc.cc:474:replace_alu$1283.C[28]
.sym 17927 $auto$alumacc.cc:474:replace_alu$1283.C[30]
.sym 17929 servant.wb_timer_rdt[29]
.sym 17931 $auto$alumacc.cc:474:replace_alu$1283.C[29]
.sym 17933 $auto$alumacc.cc:474:replace_alu$1283.C[31]
.sym 17936 servant.wb_timer_rdt[30]
.sym 17937 $auto$alumacc.cc:474:replace_alu$1283.C[30]
.sym 17942 servant.wb_timer_rdt[31]
.sym 17943 $auto$alumacc.cc:474:replace_alu$1283.C[31]
.sym 17945 wb_clk_$glb_clk
.sym 17946 wb_rst_$glb_sr
.sym 17947 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 17948 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[56]_new_
.sym 17949 servant.timer.mtimecmp[28]
.sym 17950 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[29]_new_
.sym 17951 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[27]_new_
.sym 17952 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[28]_new_
.sym 17953 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[13]_new_inv_
.sym 17954 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[9]_new_inv_
.sym 17959 servant.wb_timer_rdt[24]
.sym 17961 servant.wb_timer_rdt[29]
.sym 17963 servant.wb_timer_rdt[25]
.sym 17964 servant.timer_irq
.sym 17965 servant.wb_timer_rdt[26]
.sym 17966 $abc$7035$new_n1325_
.sym 17967 servant.wb_timer_rdt[27]
.sym 17969 servant.wb_timer_rdt[28]
.sym 17971 servant.wb_timer_rdt[16]
.sym 17972 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 17974 adr[5]
.sym 17975 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 17976 servant.wb_ibus_ack
.sym 17977 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[11]_new_inv_
.sym 17978 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17979 adr[6]
.sym 17982 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 17988 $abc$7035$new_n1310_
.sym 17990 wb_mem_rdt[30]
.sym 17991 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 17992 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[14]
.sym 17993 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 17995 servant.mdu_rs1[31]
.sym 17997 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 17998 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 17999 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 18000 servant.wb_ibus_ack
.sym 18002 servant.wb_timer_rdt[30]
.sym 18003 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[49]_new_
.sym 18005 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[24]_new_
.sym 18007 $abc$7035$new_n1311_
.sym 18009 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[17]_new_
.sym 18010 servant.mdu_rs1[30]
.sym 18013 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[56]_new_
.sym 18014 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 18015 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 18017 $abc$7035$new_n1370_
.sym 18018 $abc$7035$new_n1371_
.sym 18021 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 18022 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 18027 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[17]_new_
.sym 18028 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[49]_new_
.sym 18029 $abc$7035$new_n1371_
.sym 18030 $abc$7035$new_n1370_
.sym 18034 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 18036 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 18041 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 18042 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[14]
.sym 18045 wb_mem_rdt[30]
.sym 18046 servant.mdu_rs1[31]
.sym 18047 servant.mdu_rs1[30]
.sym 18048 servant.wb_timer_rdt[30]
.sym 18051 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 18054 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 18057 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 18058 servant.wb_ibus_ack
.sym 18059 wb_mem_rdt[30]
.sym 18063 $abc$7035$new_n1311_
.sym 18064 $abc$7035$new_n1310_
.sym 18065 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[24]_new_
.sym 18066 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[56]_new_
.sym 18067 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 18068 wb_clk_$glb_clk
.sym 18070 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 18071 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[24]_new_
.sym 18072 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 18073 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[25]_new_
.sym 18074 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 18075 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[17]_new_
.sym 18076 $abc$7035$techmap$techmap1501\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 18077 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 18086 $PACKER_GND_NET
.sym 18088 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[14]
.sym 18097 servant.wb_timer_rdt[29]
.sym 18098 dat[16]
.sym 18099 dat[28]
.sym 18100 dat[17]
.sym 18101 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18103 servant.wb_timer_rdt[27]
.sym 18104 servant.wb_timer_rdt[18]
.sym 18111 servant.wb_timer_rdt[17]
.sym 18113 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[5]
.sym 18116 servant.mdu_rs1[31]
.sym 18118 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 18119 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[0]
.sym 18122 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 18123 servant.mdu_rs1[30]
.sym 18124 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 18125 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 18126 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[9]_new_inv_
.sym 18127 dat[25]
.sym 18130 dat[18]
.sym 18131 servant.wb_timer_rdt[16]
.sym 18132 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 18134 dat[17]
.sym 18135 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 18138 servant.wb_dbus_ack
.sym 18140 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 18142 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 18144 servant.wb_timer_rdt[16]
.sym 18145 servant.mdu_rs1[30]
.sym 18146 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 18147 servant.mdu_rs1[31]
.sym 18152 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 18153 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[5]
.sym 18157 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 18159 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[0]
.sym 18162 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 18163 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[9]_new_inv_
.sym 18165 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 18168 dat[25]
.sym 18169 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 18170 servant.wb_dbus_ack
.sym 18174 servant.mdu_rs1[31]
.sym 18175 servant.wb_timer_rdt[17]
.sym 18176 servant.mdu_rs1[30]
.sym 18177 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 18180 servant.wb_dbus_ack
.sym 18181 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 18183 dat[17]
.sym 18187 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 18188 dat[18]
.sym 18189 servant.wb_dbus_ack
.sym 18190 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 18191 wb_clk_$glb_clk
.sym 18193 dat[25]
.sym 18194 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 18195 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 18196 dat[18]
.sym 18197 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 18198 dat[27]
.sym 18199 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 18200 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 18205 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 18208 $abc$7035$techmap$techmap1501\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 18209 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[5]
.sym 18211 servant.mdu_rs1[30]
.sym 18215 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[0]
.sym 18219 dat[30]
.sym 18223 servant.wb_timer_rdt[24]
.sym 18226 dat[16]
.sym 18236 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 18237 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 18238 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18240 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 18241 servant.wb_timer_rdt[24]
.sym 18242 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 18245 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 18246 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18247 servant.mdu_rs1[31]
.sym 18248 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[8]_new_inv_
.sym 18251 servant.mdu_rs1[30]
.sym 18252 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 18253 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 18254 wb_mem_rdt[26]
.sym 18255 servant.wb_ibus_ack
.sym 18256 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 18258 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18259 servant.mdu_rs1[30]
.sym 18260 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18263 servant.wb_timer_rdt[25]
.sym 18264 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18268 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18269 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 18270 servant.wb_ibus_ack
.sym 18273 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 18275 servant.wb_ibus_ack
.sym 18276 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18280 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18281 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 18282 servant.wb_ibus_ack
.sym 18285 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[8]_new_inv_
.sym 18286 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 18287 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 18291 wb_mem_rdt[26]
.sym 18292 servant.wb_ibus_ack
.sym 18294 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18297 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 18298 servant.mdu_rs1[31]
.sym 18299 servant.mdu_rs1[30]
.sym 18300 servant.wb_timer_rdt[25]
.sym 18304 servant.wb_ibus_ack
.sym 18305 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 18306 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18309 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 18310 servant.mdu_rs1[31]
.sym 18311 servant.wb_timer_rdt[24]
.sym 18312 servant.mdu_rs1[30]
.sym 18313 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 18314 wb_clk_$glb_clk
.sym 18318 dat[28]
.sym 18320 dat[29]
.sym 18323 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 18331 dat[18]
.sym 18332 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18333 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5868
.sym 18334 dat[19]
.sym 18335 dat[25]
.sym 18337 dat[19]
.sym 18344 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 18358 servant.mdu_rs1[30]
.sym 18432 servant.mdu_rs1[30]
.sym 18461 servant.wb_timer_rdt[28]
.sym 18462 dat[28]
.sym 18661 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 18662 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 18663 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[2]
.sym 18664 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[3]
.sym 18665 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 18666 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[5]
.sym 18667 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[6]
.sym 18668 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[7]
.sym 18679 dat[7]
.sym 18703 data_to_ble[7]
.sym 18704 tx_to_ble.state[0]
.sym 18705 $abc$7035$ram.we[0]_new_
.sym 18707 data_to_ble[4]
.sym 18712 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 18716 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 18717 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 18719 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 18726 $abc$7035$new_n867_
.sym 18728 tx_to_ble.state[1]
.sym 18729 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 18730 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 18731 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 18732 $abc$7035$ram.we[1]_new_
.sym 18733 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 18737 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 18739 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 18742 $abc$7035$new_n867_
.sym 18743 data_to_ble[4]
.sym 18744 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 18745 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 18748 $abc$7035$ram.we[1]_new_
.sym 18750 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 18757 tx_to_ble.state[1]
.sym 18760 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 18762 $abc$7035$ram.we[0]_new_
.sym 18766 $abc$7035$new_n867_
.sym 18767 data_to_ble[7]
.sym 18768 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 18769 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 18772 tx_to_ble.state[1]
.sym 18773 tx_to_ble.state[0]
.sym 18775 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 18778 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 18779 tx_to_ble.state[1]
.sym 18780 tx_to_ble.state[0]
.sym 18782 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4989
.sym 18783 i_clk$SB_IO_IN_$glb_clk
.sym 18789 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[8]
.sym 18790 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 18791 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[10]
.sym 18792 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 18793 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 18794 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 18795 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 18796 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[15]
.sym 18810 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 18814 adr[8]
.sym 18819 adr[2]
.sym 18821 dat[4]
.sym 18822 tx_to_ble.state[1]
.sym 18823 adr[3]
.sym 18827 $abc$7035$ram.we[1]_new_
.sym 18828 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 18829 adr[5]
.sym 18831 dat[13]
.sym 18832 dat[10]
.sym 18833 $abc$7035$techmap$techmap1506\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 18835 $abc$7035$new_n1604_
.sym 18841 dat[7]
.sym 18842 dat[8]
.sym 18845 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[7]
.sym 18846 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 18849 dat[5]
.sym 18850 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[5]
.sym 18851 tx_to_ble.data_index[0]
.sym 18852 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[6]
.sym 18853 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 18854 tx_to_ble.data_index[2]
.sym 18855 dat[5]
.sym 18868 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 18870 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 18872 tx_to_ble.data_index[0]
.sym 18873 $abc$7035$new_n874_
.sym 18875 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 18876 $abc$7035$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_
.sym 18879 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 18880 wb_mem_rdt[3]
.sym 18881 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 18882 wb_mem_rdt[4]
.sym 18883 wb_mem_rdt[2]
.sym 18884 $0\tx_active[0:0]
.sym 18885 tx_to_ble.data_index[2]
.sym 18887 wb_mem_rdt[7]
.sym 18888 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 18890 $abc$7035$new_n1604_
.sym 18891 $abc$7035$new_n875_
.sym 18892 tx_to_ble.data_index[1]
.sym 18900 wb_mem_rdt[7]
.sym 18905 tx_to_ble.data_index[2]
.sym 18906 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 18907 tx_to_ble.data_index[1]
.sym 18908 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 18911 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 18912 tx_to_ble.data_index[1]
.sym 18913 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 18914 $abc$7035$new_n1604_
.sym 18917 wb_mem_rdt[3]
.sym 18923 wb_mem_rdt[4]
.sym 18929 $abc$7035$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_
.sym 18930 tx_to_ble.data_index[0]
.sym 18931 $abc$7035$new_n874_
.sym 18932 $abc$7035$new_n875_
.sym 18936 wb_mem_rdt[2]
.sym 18941 tx_to_ble.data_index[2]
.sym 18942 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 18943 tx_to_ble.data_index[1]
.sym 18944 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 18945 $0\tx_active[0:0]
.sym 18946 wb_clk_$glb_clk
.sym 18948 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[0]
.sym 18949 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 18950 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[2]
.sym 18951 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[3]
.sym 18952 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[4]
.sym 18953 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 18954 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[6]
.sym 18955 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[7]
.sym 18959 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 18963 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 18972 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[10]
.sym 18974 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 18975 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 18976 adr[9]
.sym 18979 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[3]
.sym 18981 adr[7]
.sym 18982 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[15]
.sym 18983 adr[8]
.sym 18989 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[8]
.sym 18991 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 18994 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 18995 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[3]
.sym 18996 tx_to_ble.data_index[1]
.sym 18997 tx_to_ble.state[0]
.sym 18999 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19001 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 19002 $abc$7035$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_
.sym 19003 tx_to_ble.state[1]
.sym 19005 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 19007 $abc$7035$ram.we[1]_new_
.sym 19008 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[3]
.sym 19009 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19010 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19011 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19012 $abc$7035$ram.we[0]_new_
.sym 19013 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[8]
.sym 19015 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 19018 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19019 tx_to_ble.data_index[2]
.sym 19020 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 19022 $abc$7035$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_
.sym 19023 tx_to_ble.state[1]
.sym 19025 tx_to_ble.state[0]
.sym 19028 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19029 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 19030 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[8]
.sym 19031 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19034 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 19035 tx_to_ble.data_index[2]
.sym 19036 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 19037 tx_to_ble.data_index[1]
.sym 19040 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19041 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[8]
.sym 19042 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 19043 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19046 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19048 $abc$7035$ram.we[1]_new_
.sym 19052 $abc$7035$ram.we[0]_new_
.sym 19053 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19059 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 19061 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 19064 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19065 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[3]
.sym 19066 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[3]
.sym 19067 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19071 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[8]
.sym 19072 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 19073 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[10]
.sym 19074 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 19075 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[12]
.sym 19076 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 19077 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 19078 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 19082 $abc$7035$new_n1339_
.sym 19083 $abc$7035$auto$ice40_ffinit.cc:141:execute$6707
.sym 19088 dat[2]
.sym 19093 dat[1]
.sym 19095 adr[2]
.sym 19096 dat[15]
.sym 19097 adr[5]
.sym 19098 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[9]
.sym 19100 adr[3]
.sym 19101 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 19103 dat[4]
.sym 19104 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 19106 adr[3]
.sym 19113 $abc$7035$new_n1273_
.sym 19114 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[9]
.sym 19115 $abc$7035$new_n1272_
.sym 19116 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19117 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19118 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 19119 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19122 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[2]
.sym 19123 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[7]
.sym 19124 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[4]
.sym 19125 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[24]_new_
.sym 19126 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19127 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[5]
.sym 19128 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19129 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[6]
.sym 19131 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 19132 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[56]_new_
.sym 19134 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[6]
.sym 19135 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[7]
.sym 19136 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19137 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 19138 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[2]
.sym 19139 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 19143 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[5]
.sym 19145 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19146 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19147 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 19148 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 19151 $abc$7035$new_n1272_
.sym 19152 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[56]_new_
.sym 19153 $abc$7035$new_n1273_
.sym 19154 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[24]_new_
.sym 19157 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19158 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[4]
.sym 19159 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 19160 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19163 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19164 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19165 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[7]
.sym 19166 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[7]
.sym 19169 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19170 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[6]
.sym 19171 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[6]
.sym 19172 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19175 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[2]
.sym 19176 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19177 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[2]
.sym 19178 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19181 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[5]
.sym 19182 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19183 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[5]
.sym 19184 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19187 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19188 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[9]
.sym 19189 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19190 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 19194 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 19195 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 19196 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[2]
.sym 19197 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[3]
.sym 19198 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[4]
.sym 19199 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 19200 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[6]
.sym 19201 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[7]
.sym 19206 $PACKER_VCC_NET
.sym 19209 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 19210 tx_to_ble.data_index[1]
.sym 19214 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19217 dat[13]
.sym 19218 dat[9]
.sym 19220 dat[8]
.sym 19221 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 19222 dat[13]
.sym 19224 dat[7]
.sym 19225 dat[10]
.sym 19226 dat[8]
.sym 19228 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 19229 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[5]
.sym 19238 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 19239 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[12]
.sym 19240 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19241 $abc$7035$ram.we[1]_new_
.sym 19243 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 19244 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[10]
.sym 19245 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 19247 $abc$7035$ram.we[0]_new_
.sym 19248 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19249 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 19253 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19254 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[15]
.sym 19255 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19261 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[10]
.sym 19262 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[11]
.sym 19263 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[12]
.sym 19264 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[4]
.sym 19266 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[15]
.sym 19268 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19270 $abc$7035$ram.we[1]_new_
.sym 19274 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[15]
.sym 19275 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[15]
.sym 19276 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19277 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19280 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19281 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19282 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[11]
.sym 19283 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 19286 $abc$7035$ram.we[0]_new_
.sym 19289 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19292 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[4]
.sym 19293 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19294 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19295 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 19298 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19299 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[12]
.sym 19300 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[12]
.sym 19301 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19305 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 19307 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 19310 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19311 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[10]
.sym 19312 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[10]
.sym 19313 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19317 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 19318 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[9]
.sym 19319 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[10]
.sym 19320 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[11]
.sym 19321 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[12]
.sym 19322 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 19323 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 19324 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[15]
.sym 19327 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[12]_new_inv_
.sym 19336 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19341 dat[4]
.sym 19342 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[8]
.sym 19343 tx_to_ble.data_index[0]
.sym 19346 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[10]
.sym 19347 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 19348 adr[5]
.sym 19349 dat[5]
.sym 19350 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19351 dat[10]
.sym 19358 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[8]
.sym 19362 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 19367 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 19368 $abc$7035$ram.we[0]_new_
.sym 19369 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 19370 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[10]
.sym 19374 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 19378 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[4]
.sym 19379 servant.wb_dbus_ack
.sym 19384 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19387 dat[11]
.sym 19388 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19389 $abc$7035$ram.we[1]_new_
.sym 19392 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[10]
.sym 19394 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19397 servant.wb_dbus_ack
.sym 19398 dat[11]
.sym 19400 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 19403 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[8]
.sym 19404 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19409 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19410 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[4]
.sym 19415 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 19416 servant.wb_dbus_ack
.sym 19417 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 19423 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19424 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 19428 $abc$7035$ram.we[0]_new_
.sym 19430 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19435 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19436 $abc$7035$ram.we[1]_new_
.sym 19437 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 19438 wb_clk_$glb_clk
.sym 19440 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 19441 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[1]
.sym 19442 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 19443 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[3]
.sym 19444 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[4]
.sym 19445 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[5]
.sym 19446 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 19447 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[7]
.sym 19452 adr[6]
.sym 19454 $abc$7035$ram.we[0]_new_
.sym 19455 adr[5]
.sym 19456 dat[10]
.sym 19458 dat[5]
.sym 19459 servant.wb_timer_rdt[6]
.sym 19462 dat[6]
.sym 19464 adr[8]
.sym 19465 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 19466 adr[8]
.sym 19468 adr[9]
.sym 19469 servant.mdu_rs1[31]
.sym 19470 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19472 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 19473 adr[7]
.sym 19475 adr[9]
.sym 19483 dat[14]
.sym 19487 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 19488 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 19489 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19490 dat[16]
.sym 19491 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 19492 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19495 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 19500 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[3]
.sym 19502 servant.wb_dbus_ack
.sym 19503 dat[8]
.sym 19504 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[7]
.sym 19506 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[9]
.sym 19510 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[13]
.sym 19514 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19516 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[13]
.sym 19521 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19523 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[9]
.sym 19526 dat[14]
.sym 19527 servant.wb_dbus_ack
.sym 19529 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 19532 servant.wb_dbus_ack
.sym 19534 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19535 dat[8]
.sym 19538 dat[16]
.sym 19540 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 19541 servant.wb_dbus_ack
.sym 19544 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[7]
.sym 19547 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19551 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 19553 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 19556 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[3]
.sym 19559 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19560 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 19561 wb_clk_$glb_clk
.sym 19563 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[8]
.sym 19564 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[9]
.sym 19565 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[10]
.sym 19566 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[11]
.sym 19567 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 19568 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[13]
.sym 19569 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[14]
.sym 19570 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 19575 servant.timer.mtimecmp[12]
.sym 19576 dat[16]
.sym 19580 servant.wb_timer_rdt[7]
.sym 19583 dat[7]
.sym 19584 dat[2]
.sym 19585 dat[15]
.sym 19586 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 19587 adr[2]
.sym 19588 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 19589 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 19590 servant.wb_timer_rdt[0]
.sym 19591 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 19592 dat[15]
.sym 19593 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 19594 adr[2]
.sym 19595 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 19598 adr[3]
.sym 19606 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19607 wb_mem_rdt[7]
.sym 19608 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19609 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 19613 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19614 servant.mdu_rs1[30]
.sym 19615 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19617 wb_mem_rdt[13]
.sym 19618 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19619 servant.wb_timer_rdt[7]
.sym 19621 $abc$7035$new_n1081_
.sym 19625 servant.wb_timer_rdt[13]
.sym 19627 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 19629 servant.mdu_rs1[31]
.sym 19630 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19631 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[11]
.sym 19632 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19637 servant.wb_timer_rdt[7]
.sym 19638 servant.mdu_rs1[30]
.sym 19639 servant.mdu_rs1[31]
.sym 19640 wb_mem_rdt[7]
.sym 19643 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19644 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19645 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19646 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19649 wb_mem_rdt[13]
.sym 19650 servant.mdu_rs1[30]
.sym 19651 servant.mdu_rs1[31]
.sym 19652 servant.wb_timer_rdt[13]
.sym 19657 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19661 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 19668 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[11]
.sym 19670 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19673 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19674 $abc$7035$new_n1081_
.sym 19676 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 19681 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 19684 wb_clk_$glb_clk
.sym 19686 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 19687 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 19688 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 19689 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[3]
.sym 19690 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[4]
.sym 19691 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[5]
.sym 19692 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 19693 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 19698 $PACKER_VCC_NET
.sym 19700 servant.wb_timer_rdt[15]
.sym 19702 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5778
.sym 19703 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 19704 servant.wb_timer_rdt[24]
.sym 19708 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19710 dat[18]
.sym 19711 $abc$7035$ram.we[3]_new_
.sym 19712 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 19713 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19714 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 19715 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 19716 dat[19]
.sym 19717 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 19718 dat[29]
.sym 19719 dat[28]
.sym 19720 $abc$7035$techmap$techmap1500\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 19721 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 19727 $abc$7035$ram.we[2]_new_
.sym 19728 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19729 clock_gen.pll.rst_reg[1]
.sym 19730 servant.wb_timer_rdt[1]
.sym 19731 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 19738 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19739 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19740 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 19742 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 19745 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 19747 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[12]
.sym 19748 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[13]
.sym 19749 servant.timer.mtimecmp[12]
.sym 19750 servant.wb_timer_rdt[0]
.sym 19752 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19756 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 19758 $abc$7035$ram.we[3]_new_
.sym 19760 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[12]
.sym 19761 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19762 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 19763 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 19767 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 19769 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 19774 servant.timer.mtimecmp[12]
.sym 19778 servant.wb_timer_rdt[1]
.sym 19784 $abc$7035$ram.we[2]_new_
.sym 19786 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19791 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19793 $abc$7035$ram.we[3]_new_
.sym 19796 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 19797 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19798 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 19799 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[13]
.sym 19803 clock_gen.pll.rst_reg[1]
.sym 19804 servant.wb_timer_rdt[0]
.sym 19806 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 19807 wb_clk_$glb_clk
.sym 19808 wb_rst_$glb_sr
.sym 19809 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 19810 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[9]
.sym 19811 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[10]
.sym 19812 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[11]
.sym 19813 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[12]
.sym 19814 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[13]
.sym 19815 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 19816 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[15]
.sym 19819 servant.mdu_rs1[31]
.sym 19821 dat[22]
.sym 19827 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[12]
.sym 19829 q$SB_IO_OUT
.sym 19831 $abc$7035$ram.we[2]_new_
.sym 19833 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 19834 dat[31]
.sym 19835 adr[5]
.sym 19837 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 19838 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 19839 dat[30]
.sym 19840 dat[23]
.sym 19842 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[12]
.sym 19843 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[28]_new_
.sym 19844 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 19850 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[28]_new_
.sym 19854 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[60]_new_
.sym 19856 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19858 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3889[2]_new_inv_
.sym 19860 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19862 $abc$7035$new_n1333_
.sym 19864 dat[20]
.sym 19866 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[12]
.sym 19868 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[2]
.sym 19873 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[15]
.sym 19877 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[3]
.sym 19881 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[7]
.sym 19884 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[15]
.sym 19886 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19890 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19892 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[3]
.sym 19895 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[2]
.sym 19897 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19902 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[7]
.sym 19904 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19907 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[12]
.sym 19909 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19915 dat[20]
.sym 19925 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3889[2]_new_inv_
.sym 19926 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[28]_new_
.sym 19927 $abc$7035$new_n1333_
.sym 19928 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[60]_new_
.sym 19929 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 19930 wb_clk_$glb_clk
.sym 19931 wb_rst_$glb_sr
.sym 19932 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 19933 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[1]
.sym 19934 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[2]
.sym 19935 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[3]
.sym 19936 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[4]
.sym 19937 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 19938 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 19939 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[7]
.sym 19946 servant.timer.mtimecmp[20]
.sym 19951 adr[5]
.sym 19956 adr[9]
.sym 19957 dat[24]
.sym 19958 adr[8]
.sym 19959 $abc$7035$ram.we[3]_new_
.sym 19960 adr[5]
.sym 19961 dat[16]
.sym 19962 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 19963 dat[17]
.sym 19964 adr[8]
.sym 19965 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 19966 adr[7]
.sym 19967 adr[6]
.sym 19976 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 19977 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[27]_new_
.sym 19979 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 19980 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 19981 $abc$7035$new_n1325_
.sym 19982 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[9]
.sym 19984 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[11]
.sym 19985 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 19987 $abc$7035$new_n1326_
.sym 19990 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[9]
.sym 19992 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[11]
.sym 19994 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[13]
.sym 19998 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[1]
.sym 20000 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[59]_new_
.sym 20001 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[4]
.sym 20004 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 20007 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20009 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[9]
.sym 20012 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 20013 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 20014 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 20015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[9]
.sym 20019 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20021 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[4]
.sym 20024 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[11]
.sym 20026 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20031 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[13]
.sym 20033 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20036 $abc$7035$new_n1326_
.sym 20037 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[59]_new_
.sym 20038 $abc$7035$new_n1325_
.sym 20039 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[27]_new_
.sym 20042 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[11]
.sym 20043 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 20044 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 20045 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 20048 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20051 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[1]
.sym 20055 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[8]
.sym 20056 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[9]
.sym 20057 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 20058 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[11]
.sym 20059 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[12]
.sym 20060 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[13]
.sym 20061 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[14]
.sym 20062 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 20067 $abc$7035$ram.we[2]_new_
.sym 20069 dat[16]
.sym 20073 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 20076 dat[17]
.sym 20079 dat[25]
.sym 20082 adr[2]
.sym 20084 dat[26]
.sym 20086 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[11]
.sym 20087 adr[2]
.sym 20088 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[12]
.sym 20089 dat[27]
.sym 20090 adr[3]
.sym 20097 $abc$7035$new_n1318_
.sym 20098 $abc$7035$new_n1317_
.sym 20099 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[25]_new_
.sym 20100 $abc$7035$ram.we[2]_new_
.sym 20102 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[11]
.sym 20105 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 20106 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20107 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20108 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[61]_new_
.sym 20109 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[57]_new_
.sym 20110 $abc$7035$new_n1340_
.sym 20112 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[12]
.sym 20113 dat[28]
.sym 20115 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 20120 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[8]
.sym 20123 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[29]_new_
.sym 20127 $abc$7035$new_n1339_
.sym 20129 $abc$7035$ram.we[2]_new_
.sym 20131 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 20135 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 20137 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[8]
.sym 20144 dat[28]
.sym 20148 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20149 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 20153 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20155 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[11]
.sym 20160 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[12]
.sym 20162 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20165 $abc$7035$new_n1339_
.sym 20166 $abc$7035$new_n1340_
.sym 20167 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[29]_new_
.sym 20168 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[61]_new_
.sym 20171 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[25]_new_
.sym 20172 $abc$7035$new_n1317_
.sym 20173 $abc$7035$new_n1318_
.sym 20174 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[57]_new_
.sym 20175 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 20176 wb_clk_$glb_clk
.sym 20177 wb_rst_$glb_sr
.sym 20178 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[0]
.sym 20179 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[1]
.sym 20180 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 20181 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 20182 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 20183 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[5]
.sym 20184 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[6]
.sym 20185 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[7]
.sym 20190 $PACKER_VCC_NET
.sym 20191 dat[16]
.sym 20192 $abc$7035$new_n1317_
.sym 20196 servant.timer.mtimecmp[28]
.sym 20198 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 20206 dat[28]
.sym 20209 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 20210 dat[29]
.sym 20213 dat[18]
.sym 20219 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 20222 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20223 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 20225 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[13]_new_inv_
.sym 20227 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 20229 $abc$7035$ram.we[3]_new_
.sym 20235 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 20236 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[9]
.sym 20238 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 20241 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[14]
.sym 20243 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[8]
.sym 20244 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[1]
.sym 20250 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[7]
.sym 20254 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 20255 $abc$7035$ram.we[3]_new_
.sym 20258 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[8]
.sym 20260 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20264 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[13]_new_inv_
.sym 20265 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 20267 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 20270 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20272 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[9]
.sym 20276 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[7]
.sym 20279 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20282 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20283 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[1]
.sym 20288 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 20290 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 20294 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 20295 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[14]
.sym 20301 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[8]
.sym 20302 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[9]
.sym 20303 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 20304 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[11]
.sym 20305 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[12]
.sym 20306 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 20307 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[14]
.sym 20308 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 20314 dat[22]
.sym 20323 servant.wb_timer_rdt[19]
.sym 20335 dat[31]
.sym 20343 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 20344 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 20347 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20348 servant.mdu_rs1[31]
.sym 20349 servant.wb_timer_rdt[29]
.sym 20351 dat[19]
.sym 20352 dat[28]
.sym 20354 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 20355 servant.wb_timer_rdt[27]
.sym 20356 servant.wb_timer_rdt[18]
.sym 20357 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[11]_new_inv_
.sym 20358 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 20361 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 20364 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[12]_new_inv_
.sym 20365 servant.mdu_rs1[30]
.sym 20366 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 20367 dat[26]
.sym 20368 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 20371 servant.wb_dbus_ack
.sym 20372 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 20375 servant.wb_dbus_ack
.sym 20377 dat[26]
.sym 20378 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20381 servant.wb_timer_rdt[18]
.sym 20382 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 20383 servant.mdu_rs1[30]
.sym 20384 servant.mdu_rs1[31]
.sym 20388 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 20389 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[11]_new_inv_
.sym 20390 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 20393 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 20394 dat[19]
.sym 20396 servant.wb_dbus_ack
.sym 20399 servant.mdu_rs1[31]
.sym 20400 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 20401 servant.wb_timer_rdt[27]
.sym 20402 servant.mdu_rs1[30]
.sym 20405 dat[28]
.sym 20406 servant.wb_dbus_ack
.sym 20407 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 20412 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 20413 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[12]_new_inv_
.sym 20414 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 20417 servant.mdu_rs1[30]
.sym 20418 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 20419 servant.wb_timer_rdt[29]
.sym 20420 servant.mdu_rs1[31]
.sym 20421 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 20422 wb_clk_$glb_clk
.sym 20438 dat[27]
.sym 20440 adr[5]
.sym 20441 adr[6]
.sym 20448 dat[29]
.sym 20449 dat[24]
.sym 20450 adr[8]
.sym 20469 dat[29]
.sym 20471 dat[30]
.sym 20472 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 20478 servant.wb_timer_rdt[28]
.sym 20479 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 20483 servant.mdu_rs1[30]
.sym 20486 servant.mdu_rs1[31]
.sym 20488 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 20489 servant.wb_dbus_ack
.sym 20511 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 20512 dat[29]
.sym 20513 servant.wb_dbus_ack
.sym 20522 dat[30]
.sym 20523 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 20525 servant.wb_dbus_ack
.sym 20540 servant.mdu_rs1[31]
.sym 20541 servant.wb_timer_rdt[28]
.sym 20542 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 20543 servant.mdu_rs1[30]
.sym 20544 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153_$glb_ce
.sym 20545 wb_clk_$glb_clk
.sym 20575 servant.wb_dbus_ack
.sym 20770 tx_to_ble.clock_count[4]
.sym 20771 tx_to_ble.clock_count[6]
.sym 20772 $abc$7035$auto$wreduce.cc:455:run$1188[0]
.sym 20773 tx_to_ble.clock_count[0]
.sym 20774 tx_to_ble.clock_count[2]
.sym 20775 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4959
.sym 20776 tx_to_ble.clock_count[5]
.sym 20777 tx_to_ble.clock_count[3]
.sym 20783 dat[14]
.sym 20812 adr[6]
.sym 20814 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20815 adr[9]
.sym 20816 adr[2]
.sym 20817 adr[5]
.sym 20818 dat[4]
.sym 20819 adr[8]
.sym 20820 adr[3]
.sym 20821 $abc$7035$techmap$techmap1509\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 20822 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20825 dat[1]
.sym 20828 dat[7]
.sym 20831 dat[6]
.sym 20832 dat[3]
.sym 20834 adr[7]
.sym 20835 dat[5]
.sym 20836 dat[2]
.sym 20838 dat[0]
.sym 20839 $PACKER_VCC_NET
.sym 20841 adr[4]
.sym 20847 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 20849 tx_to_ble.state[1]
.sym 20851 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 20854 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20855 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20856 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20857 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20858 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20859 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20860 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20861 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 wb_clk_$glb_clk
.sym 20874 $abc$7035$techmap$techmap1509\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20895 adr[9]
.sym 20898 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 20905 dat[6]
.sym 20906 dat[3]
.sym 20914 $PACKER_VCC_NET
.sym 20919 dat[0]
.sym 20920 adr[6]
.sym 20921 adr[4]
.sym 20924 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 20925 dat[1]
.sym 20927 adr[6]
.sym 20932 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 20938 dat[9]
.sym 20941 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 20953 adr[5]
.sym 20956 dat[13]
.sym 20958 dat[9]
.sym 20959 dat[10]
.sym 20963 adr[2]
.sym 20964 adr[3]
.sym 20965 dat[15]
.sym 20966 dat[8]
.sym 20970 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20972 dat[11]
.sym 20973 adr[7]
.sym 20974 adr[6]
.sym 20975 dat[14]
.sym 20976 adr[9]
.sym 20977 adr[4]
.sym 20978 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20979 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 20980 dat[12]
.sym 20981 $PACKER_VCC_NET
.sym 20983 adr[8]
.sym 20986 $abc$7035$auto$wreduce.cc:455:run$1189[2]
.sym 20988 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[0]_new_inv_
.sym 20989 tx_active
.sym 20990 $abc$7035$auto$wreduce.cc:455:run$1189[0]
.sym 20991 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[2]_new_inv_
.sym 20992 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20993 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20994 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20995 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20996 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20997 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20998 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 20999 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 wb_clk_$glb_clk
.sym 21012 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21027 adr[5]
.sym 21029 tx_to_ble.state[1]
.sym 21032 adr[3]
.sym 21033 dat[15]
.sym 21034 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 21040 adr[4]
.sym 21049 $abc$7035$techmap$techmap1510\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21054 dat[7]
.sym 21059 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21064 dat[0]
.sym 21065 $abc$7035$techmap$techmap1506\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21067 dat[1]
.sym 21068 dat[2]
.sym 21069 dat[5]
.sym 21071 dat[6]
.sym 21072 adr[8]
.sym 21074 adr[2]
.sym 21075 adr[9]
.sym 21076 adr[6]
.sym 21077 adr[3]
.sym 21078 adr[7]
.sym 21079 dat[3]
.sym 21081 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21082 dat[4]
.sym 21083 $PACKER_VCC_NET
.sym 21084 adr[5]
.sym 21085 adr[4]
.sym 21088 tx_to_ble.data_index[0]
.sym 21089 tx_to_ble.data_index[2]
.sym 21090 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 21091 tx_to_ble.data_index[1]
.sym 21092 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 21094 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21095 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21096 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21097 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21098 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21099 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21100 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21101 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 wb_clk_$glb_clk
.sym 21114 $abc$7035$techmap$techmap1506\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21128 dat[7]
.sym 21130 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 21140 $PACKER_VCC_NET
.sym 21144 dat[6]
.sym 21145 dat[3]
.sym 21149 $PACKER_VCC_NET
.sym 21150 dat[11]
.sym 21151 dat[12]
.sym 21156 dat[11]
.sym 21157 dat[12]
.sym 21158 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 21160 dat[13]
.sym 21161 adr[7]
.sym 21164 adr[9]
.sym 21168 adr[5]
.sym 21169 $PACKER_VCC_NET
.sym 21171 adr[8]
.sym 21172 adr[6]
.sym 21174 dat[9]
.sym 21175 dat[10]
.sym 21176 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21178 adr[4]
.sym 21179 dat[8]
.sym 21181 adr[2]
.sym 21182 adr[3]
.sym 21183 dat[15]
.sym 21184 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21186 dat[14]
.sym 21189 servant.timer.mtimecmp[1]
.sym 21196 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21197 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21198 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21199 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21200 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21201 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21202 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21203 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 wb_clk_$glb_clk
.sym 21216 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21233 tx_to_ble.data_index[2]
.sym 21236 adr[5]
.sym 21241 tx_to_ble.data_index[0]
.sym 21246 adr[4]
.sym 21247 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 21248 dat[1]
.sym 21249 dat[15]
.sym 21251 adr[6]
.sym 21259 adr[3]
.sym 21261 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21262 adr[2]
.sym 21263 adr[5]
.sym 21264 adr[8]
.sym 21266 adr[9]
.sym 21269 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21270 adr[7]
.sym 21273 dat[1]
.sym 21274 adr[6]
.sym 21276 $abc$7035$techmap$techmap1510\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21278 $PACKER_VCC_NET
.sym 21279 dat[2]
.sym 21280 adr[4]
.sym 21281 dat[0]
.sym 21282 dat[6]
.sym 21283 dat[3]
.sym 21286 dat[4]
.sym 21287 dat[5]
.sym 21289 dat[7]
.sym 21290 servant.timer.mtimecmp[5]
.sym 21291 $abc$7035$new_n993_
.sym 21292 servant.timer.mtimecmp[4]
.sym 21293 $abc$7035$new_n994_
.sym 21294 servant.timer.mtimecmp[3]
.sym 21295 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 21296 servant.timer.mtimecmp[6]
.sym 21297 servant.timer.mtimecmp[2]
.sym 21298 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21299 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21300 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21301 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21302 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21303 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21304 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21305 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 wb_clk_$glb_clk
.sym 21318 $abc$7035$techmap$techmap1510\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21332 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 21338 adr[7]
.sym 21339 adr[5]
.sym 21340 adr[8]
.sym 21342 adr[9]
.sym 21346 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 21347 adr[3]
.sym 21348 dat[9]
.sym 21349 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 21353 $PACKER_VCC_NET
.sym 21354 servant.wb_timer_rdt[3]
.sym 21361 dat[10]
.sym 21362 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 21364 dat[9]
.sym 21366 adr[4]
.sym 21369 adr[2]
.sym 21370 adr[3]
.sym 21372 dat[8]
.sym 21373 adr[6]
.sym 21374 adr[5]
.sym 21376 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21377 dat[12]
.sym 21378 dat[13]
.sym 21379 dat[14]
.sym 21380 dat[15]
.sym 21381 adr[7]
.sym 21382 adr[8]
.sym 21383 adr[9]
.sym 21384 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21385 dat[11]
.sym 21389 $PACKER_VCC_NET
.sym 21392 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[3]
.sym 21393 servant.timer.mtimecmp[11]
.sym 21394 servant.timer.mtimecmp[13]
.sym 21395 servant.timer.mtimecmp[14]
.sym 21396 servant.timer.mtimecmp[12]
.sym 21397 $abc$7035$new_n1611_
.sym 21398 $abc$7035$new_n987_
.sym 21399 servant.timer.mtimecmp[15]
.sym 21400 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21401 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21402 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21403 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21404 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21405 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21406 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21407 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 wb_clk_$glb_clk
.sym 21420 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21436 adr[3]
.sym 21438 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 21439 dat[4]
.sym 21444 servant.wb_timer_rdt[0]
.sym 21445 adr[2]
.sym 21447 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[14]
.sym 21448 adr[4]
.sym 21449 dat[14]
.sym 21452 servant.wb_timer_rdt[14]
.sym 21455 adr[4]
.sym 21464 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21465 adr[5]
.sym 21466 dat[5]
.sym 21472 dat[2]
.sym 21473 dat[7]
.sym 21474 dat[4]
.sym 21475 adr[4]
.sym 21478 adr[6]
.sym 21480 dat[1]
.sym 21482 adr[2]
.sym 21483 dat[0]
.sym 21484 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21485 adr[3]
.sym 21486 adr[7]
.sym 21488 adr[9]
.sym 21489 adr[8]
.sym 21490 dat[6]
.sym 21491 $PACKER_VCC_NET
.sym 21492 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21493 dat[3]
.sym 21494 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[8]_new_
.sym 21495 servant.timer.mtimecmp[10]
.sym 21496 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[14]
.sym 21497 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[15]
.sym 21498 $abc$7035$new_n984_
.sym 21499 servant.timer.mtimecmp[9]
.sym 21500 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[11]
.sym 21501 $abc$7035$new_n1608_
.sym 21502 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21503 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21504 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21505 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21506 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21507 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21508 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21509 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 wb_clk_$glb_clk
.sym 21522 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21537 dat[18]
.sym 21547 $abc$7035$techmap$techmap1503\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21548 servant.timer.mtimecmp[13]
.sym 21551 dat[20]
.sym 21552 servant.timer.mtimecmp[12]
.sym 21553 dat[21]
.sym 21556 dat[12]
.sym 21557 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 21558 dat[11]
.sym 21559 dat[3]
.sym 21564 dat[11]
.sym 21565 adr[5]
.sym 21566 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 21567 dat[10]
.sym 21569 adr[7]
.sym 21570 adr[8]
.sym 21571 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21572 adr[9]
.sym 21574 adr[3]
.sym 21577 dat[9]
.sym 21579 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21580 adr[6]
.sym 21581 dat[12]
.sym 21582 dat[13]
.sym 21584 dat[15]
.sym 21586 adr[4]
.sym 21587 dat[14]
.sym 21589 adr[2]
.sym 21590 dat[8]
.sym 21593 $PACKER_VCC_NET
.sym 21596 $abc$7035$new_n983_
.sym 21597 servant.timer.mtimecmp[8]
.sym 21598 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[9]
.sym 21599 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[8]
.sym 21600 servant.timer.mtimecmp[24]
.sym 21601 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[10]
.sym 21602 $abc$7035$new_n1004_
.sym 21603 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[13]
.sym 21604 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21605 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21606 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21607 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21608 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21609 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21610 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21611 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 wb_clk_$glb_clk
.sym 21624 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21639 adr[5]
.sym 21641 dat[10]
.sym 21650 adr[7]
.sym 21655 adr[4]
.sym 21658 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 21661 servant.timer.mtimecmp[8]
.sym 21666 adr[6]
.sym 21667 dat[16]
.sym 21669 adr[5]
.sym 21670 adr[2]
.sym 21671 dat[22]
.sym 21672 dat[17]
.sym 21673 adr[3]
.sym 21674 adr[7]
.sym 21675 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21676 adr[9]
.sym 21677 adr[8]
.sym 21678 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21682 adr[4]
.sym 21683 dat[18]
.sym 21686 dat[23]
.sym 21689 dat[20]
.sym 21691 dat[21]
.sym 21693 $abc$7035$techmap$techmap1500\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21695 $PACKER_VCC_NET
.sym 21697 dat[19]
.sym 21698 $abc$7035$new_n991_
.sym 21699 servant.timer.mtimecmp[22]
.sym 21700 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[24]
.sym 21701 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[22]
.sym 21702 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[20]
.sym 21703 $abc$7035$new_n988_
.sym 21704 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[16]
.sym 21705 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[21]
.sym 21706 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21707 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21708 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21709 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21710 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21711 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21712 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21713 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 wb_clk_$glb_clk
.sym 21726 $abc$7035$techmap$techmap1500\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21727 dat[16]
.sym 21728 dat[17]
.sym 21729 dat[18]
.sym 21730 dat[19]
.sym 21731 dat[20]
.sym 21732 dat[21]
.sym 21733 dat[22]
.sym 21734 dat[23]
.sym 21735 $PACKER_VCC_NET
.sym 21741 $PACKER_GND_NET
.sym 21745 adr[5]
.sym 21748 dat[17]
.sym 21749 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5403
.sym 21750 adr[6]
.sym 21751 dat[16]
.sym 21752 dat[22]
.sym 21754 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 21755 dat[30]
.sym 21756 adr[6]
.sym 21757 $abc$7035$new_n989_
.sym 21758 dat[22]
.sym 21761 $PACKER_VCC_NET
.sym 21763 adr[4]
.sym 21768 adr[2]
.sym 21769 dat[26]
.sym 21772 dat[29]
.sym 21773 dat[28]
.sym 21774 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21776 adr[5]
.sym 21777 dat[25]
.sym 21778 adr[3]
.sym 21779 dat[27]
.sym 21781 adr[6]
.sym 21782 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21784 dat[31]
.sym 21786 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 21789 dat[24]
.sym 21790 adr[8]
.sym 21791 dat[30]
.sym 21793 adr[4]
.sym 21796 adr[9]
.sym 21797 $PACKER_VCC_NET
.sym 21798 adr[7]
.sym 21800 servant.timer.mtimecmp[30]
.sym 21801 $abc$7035$new_n981_
.sym 21802 $abc$7035$new_n980_
.sym 21803 $abc$7035$techmap$techmap1502\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21804 $abc$7035$new_n982_
.sym 21805 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[30]
.sym 21806 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21807 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 21808 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21809 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21810 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21811 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21812 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21813 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21814 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21815 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 wb_clk_$glb_clk
.sym 21828 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[26]
.sym 21831 dat[27]
.sym 21832 dat[28]
.sym 21833 dat[29]
.sym 21834 dat[30]
.sym 21835 dat[31]
.sym 21836 dat[24]
.sym 21837 dat[25]
.sym 21842 adr[2]
.sym 21843 dat[25]
.sym 21845 dat[27]
.sym 21846 servant.wb_timer_rdt[23]
.sym 21851 servant.wb_timer_rdt[22]
.sym 21853 dat[26]
.sym 21854 servant.timer.mtimecmp[21]
.sym 21863 $abc$7035$new_n1001_
.sym 21864 dat[21]
.sym 21870 dat[21]
.sym 21872 dat[17]
.sym 21877 dat[16]
.sym 21879 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21880 dat[18]
.sym 21881 dat[23]
.sym 21884 adr[5]
.sym 21885 dat[19]
.sym 21887 adr[9]
.sym 21888 adr[6]
.sym 21889 adr[7]
.sym 21890 adr[2]
.sym 21891 dat[20]
.sym 21893 adr[3]
.sym 21895 adr[8]
.sym 21896 dat[22]
.sym 21897 $abc$7035$techmap$techmap1502\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21899 $PACKER_VCC_NET
.sym 21900 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21901 adr[4]
.sym 21902 servant.timer.mtimecmp[18]
.sym 21903 $abc$7035$auto$rtlil.cc:1835:ReduceAnd$1247_new_
.sym 21904 $abc$7035$new_n989_
.sym 21905 $abc$7035$new_n990_
.sym 21906 servant.timer.mtimecmp[16]
.sym 21907 $abc$7035$new_n986_
.sym 21908 servant.timer.mtimecmp[21]
.sym 21909 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[28]
.sym 21910 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21911 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21912 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21913 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21914 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21915 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21916 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21917 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 wb_clk_$glb_clk
.sym 21930 $abc$7035$techmap$techmap1502\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 21931 dat[16]
.sym 21932 dat[17]
.sym 21933 dat[18]
.sym 21934 dat[19]
.sym 21935 dat[20]
.sym 21936 dat[21]
.sym 21937 dat[22]
.sym 21938 dat[23]
.sym 21939 $PACKER_VCC_NET
.sym 21946 dat[18]
.sym 21952 $abc$7035$ram.we[3]_new_
.sym 21958 servant.wb_timer_rdt[23]
.sym 21959 dat[20]
.sym 21964 dat[23]
.sym 21965 $PACKER_VCC_NET
.sym 21967 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 21972 dat[31]
.sym 21974 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 21977 dat[24]
.sym 21978 adr[8]
.sym 21979 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 21980 adr[5]
.sym 21983 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 21984 adr[9]
.sym 21985 $PACKER_VCC_NET
.sym 21986 adr[7]
.sym 21987 adr[6]
.sym 21990 adr[2]
.sym 21992 dat[29]
.sym 21995 dat[30]
.sym 21996 dat[28]
.sym 21997 dat[25]
.sym 21998 adr[3]
.sym 21999 dat[27]
.sym 22000 dat[26]
.sym 22003 adr[4]
.sym 22004 $abc$7035$new_n1003_
.sym 22005 servant.timer.mtimecmp[19]
.sym 22006 servant.timer.mtimecmp[17]
.sym 22007 servant.timer.mtimecmp[23]
.sym 22008 $abc$7035$new_n1001_
.sym 22009 servant.timer.mtimecmp[26]
.sym 22010 servant.timer.mtimecmp[31]
.sym 22011 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[2]_new_
.sym 22012 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22013 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22014 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22015 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22016 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22017 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22018 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22019 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 wb_clk_$glb_clk
.sym 22032 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[26]
.sym 22035 dat[27]
.sym 22036 dat[28]
.sym 22037 dat[29]
.sym 22038 dat[30]
.sym 22039 dat[31]
.sym 22040 dat[24]
.sym 22041 dat[25]
.sym 22048 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 22052 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 22060 servant.wb_timer_rdt[31]
.sym 22063 adr[4]
.sym 22066 adr[7]
.sym 22067 $PACKER_VCC_NET
.sym 22075 adr[9]
.sym 22076 adr[6]
.sym 22077 adr[7]
.sym 22078 adr[2]
.sym 22079 adr[5]
.sym 22080 dat[17]
.sym 22081 adr[3]
.sym 22082 dat[16]
.sym 22083 adr[4]
.sym 22085 adr[8]
.sym 22086 dat[22]
.sym 22087 dat[19]
.sym 22090 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22093 dat[18]
.sym 22096 dat[21]
.sym 22097 dat[20]
.sym 22098 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22099 dat[23]
.sym 22101 $abc$7035$techmap$techmap1501\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 22103 $PACKER_VCC_NET
.sym 22111 servant.timer.mtimecmp[27]
.sym 22114 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22115 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22116 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22117 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22118 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22119 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22120 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22121 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 wb_clk_$glb_clk
.sym 22134 $abc$7035$techmap$techmap1501\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1491_Y
.sym 22135 dat[16]
.sym 22136 dat[17]
.sym 22137 dat[18]
.sym 22138 dat[19]
.sym 22139 dat[20]
.sym 22140 dat[21]
.sym 22141 dat[22]
.sym 22142 dat[23]
.sym 22143 $PACKER_VCC_NET
.sym 22148 dat[16]
.sym 22149 dat[29]
.sym 22155 dat[19]
.sym 22156 dat[17]
.sym 22159 dat[17]
.sym 22162 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 22166 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 22176 dat[25]
.sym 22177 adr[9]
.sym 22182 adr[6]
.sym 22183 adr[5]
.sym 22185 adr[2]
.sym 22186 adr[3]
.sym 22187 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 22188 dat[26]
.sym 22189 dat[27]
.sym 22192 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22193 dat[30]
.sym 22196 dat[29]
.sym 22197 dat[24]
.sym 22198 adr[8]
.sym 22200 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22201 adr[4]
.sym 22202 dat[28]
.sym 22203 dat[31]
.sym 22204 adr[7]
.sym 22205 $PACKER_VCC_NET
.sym 22216 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22217 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22218 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22219 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22220 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22221 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22222 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22223 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 wb_clk_$glb_clk
.sym 22236 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[26]
.sym 22239 dat[27]
.sym 22240 dat[28]
.sym 22241 dat[29]
.sym 22242 dat[30]
.sym 22243 dat[31]
.sym 22244 dat[24]
.sym 22245 dat[25]
.sym 22256 dat[26]
.sym 22544 $abc$7035$auto$wreduce.cc:455:run$1188[2]
.sym 22545 $abc$7035$auto$wreduce.cc:455:run$1188[3]
.sym 22546 $abc$7035$auto$wreduce.cc:455:run$1188[4]
.sym 22547 $abc$7035$auto$wreduce.cc:455:run$1188[5]
.sym 22548 $abc$7035$auto$wreduce.cc:455:run$1188[6]
.sym 22549 tx_to_ble.clock_count[1]
.sym 22565 $abc$7035$new_n1611_
.sym 22586 $abc$7035$auto$wreduce.cc:455:run$1188[0]
.sym 22597 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 22602 $abc$7035$auto$wreduce.cc:455:run$1188[2]
.sym 22603 tx_to_ble.clock_count[0]
.sym 22604 $abc$7035$auto$wreduce.cc:455:run$1188[4]
.sym 22605 $abc$7035$auto$wreduce.cc:455:run$1188[5]
.sym 22607 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22609 $PACKER_VCC_NET
.sym 22611 $abc$7035$auto$wreduce.cc:455:run$1188[3]
.sym 22614 $abc$7035$auto$wreduce.cc:455:run$1188[6]
.sym 22619 $abc$7035$auto$wreduce.cc:455:run$1188[4]
.sym 22620 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22623 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22625 $abc$7035$auto$wreduce.cc:455:run$1188[6]
.sym 22630 tx_to_ble.clock_count[0]
.sym 22631 $PACKER_VCC_NET
.sym 22637 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22638 $abc$7035$auto$wreduce.cc:455:run$1188[0]
.sym 22642 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22643 $abc$7035$auto$wreduce.cc:455:run$1188[2]
.sym 22647 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22648 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 22649 tx_to_ble.clock_count[0]
.sym 22654 $abc$7035$auto$wreduce.cc:455:run$1188[5]
.sym 22656 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22659 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22660 $abc$7035$auto$wreduce.cc:455:run$1188[3]
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22665 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 22677 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22681 $abc$7035$new_n987_
.sym 22697 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4959
.sym 22703 $PACKER_VCC_NET
.sym 22722 tx_to_ble.state[1]
.sym 22732 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22735 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 22764 tx_to_ble.state[0]
.sym 22770 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22774 tx_to_ble.state[1]
.sym 22776 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 22786 tx_to_ble.state[0]
.sym 22789 tx_to_ble.state[1]
.sym 22798 tx_to_ble.state[0]
.sym 22800 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22801 tx_to_ble.state[1]
.sym 22810 tx_to_ble.state[0]
.sym 22813 tx_to_ble.state[1]
.sym 22827 i_clk$SB_IO_IN_$glb_clk
.sym 22828 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 22829 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 22830 tx_to_ble.state[0]
.sym 22832 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 22834 o_data$SB_IO_OUT
.sym 22864 tx_to_ble.state[0]
.sym 22872 tx_to_ble.data_index[0]
.sym 22876 $abc$7035$auto$wreduce.cc:455:run$1189[0]
.sym 22877 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22880 $abc$7035$auto$wreduce.cc:455:run$1189[2]
.sym 22881 tx_to_ble.data_index[2]
.sym 22882 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 22883 tx_to_ble.data_index[1]
.sym 22885 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22890 $PACKER_VCC_NET
.sym 22895 $0\tx_active[0:0]
.sym 22902 $nextpnr_ICESTORM_LC_7$O
.sym 22905 tx_to_ble.data_index[0]
.sym 22908 $auto$alumacc.cc:474:replace_alu$1268.C[2]
.sym 22910 tx_to_ble.data_index[1]
.sym 22917 tx_to_ble.data_index[2]
.sym 22918 $auto$alumacc.cc:474:replace_alu$1268.C[2]
.sym 22927 $abc$7035$auto$wreduce.cc:455:run$1189[0]
.sym 22928 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22929 tx_to_ble.data_index[0]
.sym 22930 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 22936 $0\tx_active[0:0]
.sym 22939 $PACKER_VCC_NET
.sym 22941 tx_to_ble.data_index[0]
.sym 22945 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 22946 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 22947 $abc$7035$auto$wreduce.cc:455:run$1189[2]
.sym 22948 tx_to_ble.data_index[2]
.sym 22950 wb_clk_$glb_clk
.sym 22963 $abc$7035$new_n1004_
.sym 22976 $PACKER_VCC_NET
.sym 22998 tx_to_ble.data_index[1]
.sym 23002 tx_to_ble.state[0]
.sym 23004 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 23005 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[0]_new_inv_
.sym 23007 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 23008 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[2]_new_inv_
.sym 23011 tx_to_ble.data_index[0]
.sym 23012 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 23020 tx_to_ble.data_index[2]
.sym 23022 tx_to_ble.data_index[1]
.sym 23039 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 23041 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[0]_new_inv_
.sym 23046 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 23047 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[2]_new_inv_
.sym 23050 tx_to_ble.data_index[2]
.sym 23051 tx_to_ble.data_index[1]
.sym 23052 tx_to_ble.data_index[0]
.sym 23056 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 23057 tx_to_ble.data_index[1]
.sym 23058 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 23059 tx_to_ble.data_index[0]
.sym 23064 tx_to_ble.state[0]
.sym 23072 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 23073 i_clk$SB_IO_IN_$glb_clk
.sym 23147 dat[1]
.sym 23156 dat[1]
.sym 23195 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23196 wb_clk_$glb_clk
.sym 23197 wb_rst_$glb_sr
.sym 23198 servant.wb_timer_rdt[0]
.sym 23201 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[1]
.sym 23203 $abc$7035$new_n999_
.sym 23204 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[4]
.sym 23205 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[6]
.sym 23225 servant.wb_timer_rdt[4]
.sym 23226 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 23227 servant.wb_timer_rdt[5]
.sym 23229 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[6]
.sym 23231 servant.wb_timer_rdt[0]
.sym 23233 servant.wb_timer_rdt[2]
.sym 23242 $abc$7035$new_n994_
.sym 23244 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 23245 dat[4]
.sym 23248 servant.timer.mtimecmp[1]
.sym 23249 dat[3]
.sym 23251 servant.timer.mtimecmp[3]
.sym 23255 dat[6]
.sym 23257 servant.wb_timer_rdt[2]
.sym 23259 dat[5]
.sym 23260 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[14]
.sym 23262 servant.timer.mtimecmp[2]
.sym 23263 servant.wb_timer_rdt[1]
.sym 23266 servant.wb_timer_rdt[3]
.sym 23268 dat[2]
.sym 23272 dat[5]
.sym 23278 $abc$7035$new_n994_
.sym 23280 servant.wb_timer_rdt[1]
.sym 23281 servant.timer.mtimecmp[1]
.sym 23284 dat[4]
.sym 23290 servant.timer.mtimecmp[3]
.sym 23291 servant.wb_timer_rdt[3]
.sym 23292 servant.timer.mtimecmp[2]
.sym 23293 servant.wb_timer_rdt[2]
.sym 23299 dat[3]
.sym 23302 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[14]
.sym 23304 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 23310 dat[6]
.sym 23317 dat[2]
.sym 23318 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23319 wb_clk_$glb_clk
.sym 23320 wb_rst_$glb_sr
.sym 23321 $abc$7035$new_n1000_
.sym 23322 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[2]
.sym 23323 servant.timer.mtimecmp[7]
.sym 23324 servant.timer.mtimecmp[0]
.sym 23325 $abc$7035$new_n1610_
.sym 23326 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[5]
.sym 23327 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[7]
.sym 23328 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[0]
.sym 23333 dat[6]
.sym 23349 servant.wb_timer_rdt[1]
.sym 23350 servant.wb_timer_rdt[1]
.sym 23352 servant.wb_timer_rdt[11]
.sym 23353 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[4]
.sym 23355 $abc$7035$new_n1609_
.sym 23356 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 23362 dat[11]
.sym 23364 dat[14]
.sym 23366 servant.timer.mtimecmp[3]
.sym 23369 servant.timer.mtimecmp[2]
.sym 23370 servant.timer.mtimecmp[5]
.sym 23371 $abc$7035$new_n993_
.sym 23376 servant.wb_timer_rdt[3]
.sym 23382 dat[13]
.sym 23383 dat[12]
.sym 23386 dat[15]
.sym 23387 servant.wb_timer_rdt[5]
.sym 23390 $abc$7035$new_n1610_
.sym 23393 servant.wb_timer_rdt[2]
.sym 23397 servant.timer.mtimecmp[3]
.sym 23402 dat[11]
.sym 23409 dat[13]
.sym 23416 dat[14]
.sym 23420 dat[12]
.sym 23425 $abc$7035$new_n1610_
.sym 23426 $abc$7035$new_n993_
.sym 23427 servant.timer.mtimecmp[5]
.sym 23428 servant.wb_timer_rdt[5]
.sym 23431 servant.wb_timer_rdt[2]
.sym 23432 servant.wb_timer_rdt[3]
.sym 23433 servant.timer.mtimecmp[3]
.sym 23434 servant.timer.mtimecmp[2]
.sym 23437 dat[15]
.sym 23441 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23442 wb_clk_$glb_clk
.sym 23443 wb_rst_$glb_sr
.sym 23462 dat[0]
.sym 23478 servant.timer.mtimecmp[10]
.sym 23486 servant.timer.mtimecmp[11]
.sym 23487 servant.wb_timer_rdt[14]
.sym 23491 dat[10]
.sym 23492 servant.timer.mtimecmp[15]
.sym 23494 servant.timer.mtimecmp[11]
.sym 23495 dat[9]
.sym 23496 servant.timer.mtimecmp[14]
.sym 23497 servant.timer.mtimecmp[24]
.sym 23505 servant.wb_timer_rdt[24]
.sym 23509 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[8]_new_
.sym 23511 servant.wb_timer_rdt[15]
.sym 23512 servant.wb_timer_rdt[11]
.sym 23518 servant.wb_timer_rdt[14]
.sym 23519 servant.timer.mtimecmp[15]
.sym 23520 servant.timer.mtimecmp[14]
.sym 23521 servant.wb_timer_rdt[15]
.sym 23525 dat[10]
.sym 23532 servant.timer.mtimecmp[14]
.sym 23538 servant.timer.mtimecmp[15]
.sym 23542 servant.wb_timer_rdt[11]
.sym 23543 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[8]_new_
.sym 23544 servant.timer.mtimecmp[11]
.sym 23550 dat[9]
.sym 23554 servant.timer.mtimecmp[11]
.sym 23560 servant.timer.mtimecmp[11]
.sym 23561 servant.wb_timer_rdt[11]
.sym 23562 servant.timer.mtimecmp[24]
.sym 23563 servant.wb_timer_rdt[24]
.sym 23564 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23565 wb_clk_$glb_clk
.sym 23566 wb_rst_$glb_sr
.sym 23581 dat[9]
.sym 23587 servant.wb_timer_rdt[7]
.sym 23588 servant.wb_timer_rdt[3]
.sym 23590 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 23594 dat[8]
.sym 23596 $abc$7035$new_n984_
.sym 23599 $abc$7035$new_n983_
.sym 23609 servant.timer.mtimecmp[10]
.sym 23612 servant.timer.mtimecmp[13]
.sym 23613 servant.timer.mtimecmp[9]
.sym 23616 servant.timer.mtimecmp[12]
.sym 23617 servant.timer.mtimecmp[8]
.sym 23618 dat[8]
.sym 23631 servant.wb_timer_rdt[13]
.sym 23633 servant.wb_timer_rdt[10]
.sym 23636 dat[24]
.sym 23637 servant.wb_timer_rdt[12]
.sym 23638 servant.timer.mtimecmp[10]
.sym 23639 servant.wb_timer_rdt[9]
.sym 23641 servant.wb_timer_rdt[9]
.sym 23642 servant.wb_timer_rdt[13]
.sym 23643 servant.timer.mtimecmp[13]
.sym 23644 servant.timer.mtimecmp[9]
.sym 23647 dat[8]
.sym 23654 servant.timer.mtimecmp[9]
.sym 23662 servant.timer.mtimecmp[8]
.sym 23668 dat[24]
.sym 23673 servant.timer.mtimecmp[10]
.sym 23677 servant.wb_timer_rdt[10]
.sym 23678 servant.timer.mtimecmp[12]
.sym 23679 servant.wb_timer_rdt[12]
.sym 23680 servant.timer.mtimecmp[10]
.sym 23684 servant.timer.mtimecmp[13]
.sym 23687 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23688 wb_clk_$glb_clk
.sym 23689 wb_rst_$glb_sr
.sym 23702 i_clk$SB_IO_IN
.sym 23708 servant.wb_timer_rdt[14]
.sym 23717 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[19]
.sym 23722 servant.timer.mtimecmp[16]
.sym 23723 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[23]
.sym 23732 servant.timer.mtimecmp[22]
.sym 23733 servant.wb_timer_rdt[22]
.sym 23735 servant.timer.mtimecmp[24]
.sym 23738 servant.timer.mtimecmp[8]
.sym 23740 servant.timer.mtimecmp[22]
.sym 23747 $abc$7035$new_n991_
.sym 23748 servant.timer.mtimecmp[16]
.sym 23749 servant.timer.mtimecmp[20]
.sym 23751 $abc$7035$new_n989_
.sym 23752 servant.wb_timer_rdt[20]
.sym 23756 dat[22]
.sym 23759 servant.timer.mtimecmp[21]
.sym 23761 servant.wb_timer_rdt[8]
.sym 23764 servant.wb_timer_rdt[22]
.sym 23765 servant.timer.mtimecmp[22]
.sym 23766 servant.timer.mtimecmp[20]
.sym 23767 servant.wb_timer_rdt[20]
.sym 23773 dat[22]
.sym 23778 servant.timer.mtimecmp[24]
.sym 23785 servant.timer.mtimecmp[22]
.sym 23790 servant.timer.mtimecmp[20]
.sym 23794 servant.timer.mtimecmp[8]
.sym 23795 $abc$7035$new_n991_
.sym 23796 servant.wb_timer_rdt[8]
.sym 23797 $abc$7035$new_n989_
.sym 23801 servant.timer.mtimecmp[16]
.sym 23806 servant.timer.mtimecmp[21]
.sym 23810 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23811 wb_clk_$glb_clk
.sym 23812 wb_rst_$glb_sr
.sym 23829 $PACKER_VCC_NET
.sym 23837 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[18]
.sym 23838 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[27]
.sym 23839 $abc$7035$new_n1609_
.sym 23840 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[31]
.sym 23846 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[17]
.sym 23848 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 23854 servant.timer.mtimecmp[30]
.sym 23855 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 23857 $abc$7035$ram.we[3]_new_
.sym 23858 servant.wb_timer_rdt[30]
.sym 23859 $abc$7035$new_n988_
.sym 23861 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 23866 $abc$7035$new_n984_
.sym 23867 $abc$7035$new_n986_
.sym 23869 dat[30]
.sym 23870 $abc$7035$new_n1001_
.sym 23871 $abc$7035$new_n983_
.sym 23874 $abc$7035$new_n982_
.sym 23876 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 23878 $abc$7035$ram.we[2]_new_
.sym 23879 $abc$7035$new_n981_
.sym 23880 $abc$7035$new_n1611_
.sym 23882 $abc$7035$new_n987_
.sym 23889 dat[30]
.sym 23893 $abc$7035$new_n984_
.sym 23894 $abc$7035$new_n986_
.sym 23895 $abc$7035$new_n987_
.sym 23896 $abc$7035$new_n982_
.sym 23899 $abc$7035$new_n1001_
.sym 23900 $abc$7035$new_n988_
.sym 23901 $abc$7035$new_n981_
.sym 23902 $abc$7035$new_n1611_
.sym 23907 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 23908 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 23911 servant.timer.mtimecmp[30]
.sym 23912 $abc$7035$new_n983_
.sym 23913 servant.wb_timer_rdt[30]
.sym 23918 servant.timer.mtimecmp[30]
.sym 23924 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 23926 $abc$7035$ram.we[2]_new_
.sym 23929 $abc$7035$ram.we[3]_new_
.sym 23931 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 23933 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 23934 wb_clk_$glb_clk
.sym 23935 wb_rst_$glb_sr
.sym 23936 $abc$7035$auto$alumacc.cc:491:replace_alu$1245[31]
.sym 23937 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[19]
.sym 23938 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[25]
.sym 23939 servant.timer_irq
.sym 23940 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[23]
.sym 23941 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[29]
.sym 23942 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[18]
.sym 23943 $abc$7035$new_n1609_
.sym 23954 servant.wb_timer_rdt[30]
.sym 23956 servant.wb_timer_rdt[31]
.sym 23961 servant.wb_timer_rdt[16]
.sym 23962 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[26]
.sym 23963 servant.wb_timer_rdt[17]
.sym 23964 dat[25]
.sym 23965 servant.wb_timer_rdt[18]
.sym 23966 dat[19]
.sym 23967 servant.wb_timer_rdt[19]
.sym 23970 dat[18]
.sym 23971 servant.wb_timer_rdt[21]
.sym 23978 servant.wb_timer_rdt[21]
.sym 23980 servant.timer.mtimecmp[23]
.sym 23981 servant.timer.mtimecmp[16]
.sym 23983 servant.wb_timer_rdt[19]
.sym 23985 servant.wb_timer_rdt[16]
.sym 23986 servant.timer.mtimecmp[19]
.sym 23987 $abc$7035$new_n980_
.sym 23988 $abc$7035$new_n990_
.sym 23989 servant.wb_timer_rdt[18]
.sym 23991 dat[21]
.sym 23994 dat[16]
.sym 23996 dat[18]
.sym 23997 servant.timer.mtimecmp[28]
.sym 23999 servant.timer.mtimecmp[21]
.sym 24001 servant.timer.mtimecmp[18]
.sym 24004 servant.wb_timer_rdt[23]
.sym 24005 servant.timer.mtimecmp[28]
.sym 24006 servant.wb_timer_rdt[28]
.sym 24008 $abc$7035$new_n1004_
.sym 24013 dat[18]
.sym 24016 servant.timer.mtimecmp[28]
.sym 24017 $abc$7035$new_n1004_
.sym 24018 $abc$7035$new_n980_
.sym 24019 servant.wb_timer_rdt[28]
.sym 24022 servant.wb_timer_rdt[23]
.sym 24023 servant.timer.mtimecmp[23]
.sym 24024 $abc$7035$new_n990_
.sym 24028 servant.wb_timer_rdt[21]
.sym 24029 servant.timer.mtimecmp[16]
.sym 24030 servant.wb_timer_rdt[16]
.sym 24031 servant.timer.mtimecmp[21]
.sym 24037 dat[16]
.sym 24040 servant.timer.mtimecmp[18]
.sym 24041 servant.wb_timer_rdt[19]
.sym 24042 servant.wb_timer_rdt[18]
.sym 24043 servant.timer.mtimecmp[19]
.sym 24049 dat[21]
.sym 24053 servant.timer.mtimecmp[28]
.sym 24056 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 24057 wb_clk_$glb_clk
.sym 24058 wb_rst_$glb_sr
.sym 24059 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[27]
.sym 24060 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[31]
.sym 24062 servant.timer.mtimecmp[29]
.sym 24063 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[17]
.sym 24064 servant.timer.mtimecmp[25]
.sym 24066 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[26]
.sym 24085 servant.timer_irq
.sym 24089 servant.wb_timer_rdt[25]
.sym 24091 servant.wb_timer_rdt[26]
.sym 24092 servant.wb_timer_rdt[28]
.sym 24093 servant.wb_timer_rdt[27]
.sym 24094 servant.wb_timer_rdt[29]
.sym 24100 servant.wb_timer_rdt[27]
.sym 24102 servant.timer.mtimecmp[17]
.sym 24104 dat[17]
.sym 24105 servant.timer.mtimecmp[27]
.sym 24109 dat[31]
.sym 24112 dat[23]
.sym 24113 dat[26]
.sym 24114 servant.timer.mtimecmp[31]
.sym 24115 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[2]_new_
.sym 24116 $abc$7035$new_n1003_
.sym 24117 servant.wb_timer_rdt[26]
.sym 24119 servant.wb_timer_rdt[31]
.sym 24123 servant.wb_timer_rdt[17]
.sym 24124 servant.wb_timer_rdt[19]
.sym 24125 servant.timer.mtimecmp[19]
.sym 24126 dat[19]
.sym 24129 servant.timer.mtimecmp[26]
.sym 24133 servant.timer.mtimecmp[17]
.sym 24134 servant.wb_timer_rdt[17]
.sym 24135 servant.timer.mtimecmp[19]
.sym 24136 servant.wb_timer_rdt[19]
.sym 24141 dat[19]
.sym 24147 dat[17]
.sym 24151 dat[23]
.sym 24157 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[2]_new_
.sym 24158 servant.timer.mtimecmp[31]
.sym 24159 $abc$7035$new_n1003_
.sym 24160 servant.wb_timer_rdt[31]
.sym 24166 dat[26]
.sym 24169 dat[31]
.sym 24175 servant.wb_timer_rdt[26]
.sym 24176 servant.wb_timer_rdt[27]
.sym 24177 servant.timer.mtimecmp[27]
.sym 24178 servant.timer.mtimecmp[26]
.sym 24179 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 24180 wb_clk_$glb_clk
.sym 24181 wb_rst_$glb_sr
.sym 24195 dat[31]
.sym 24201 dat[26]
.sym 24241 dat[27]
.sym 24289 dat[27]
.sym 24302 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 24303 wb_clk_$glb_clk
.sym 24304 wb_rst_$glb_sr
.sym 24660 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[1]
.sym 24685 tx_to_ble.clock_count[4]
.sym 24688 tx_to_ble.clock_count[0]
.sym 24689 tx_to_ble.clock_count[2]
.sym 24692 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 24694 tx_to_ble.clock_count[6]
.sym 24696 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4959
.sym 24699 tx_to_ble.clock_count[5]
.sym 24700 tx_to_ble.clock_count[3]
.sym 24708 tx_to_ble.clock_count[1]
.sym 24714 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 24717 $nextpnr_ICESTORM_LC_10$O
.sym 24719 tx_to_ble.clock_count[0]
.sym 24723 $auto$alumacc.cc:474:replace_alu$1277.C[2]
.sym 24726 tx_to_ble.clock_count[1]
.sym 24729 $auto$alumacc.cc:474:replace_alu$1277.C[3]
.sym 24732 tx_to_ble.clock_count[2]
.sym 24733 $auto$alumacc.cc:474:replace_alu$1277.C[2]
.sym 24735 $auto$alumacc.cc:474:replace_alu$1277.C[4]
.sym 24737 tx_to_ble.clock_count[3]
.sym 24739 $auto$alumacc.cc:474:replace_alu$1277.C[3]
.sym 24741 $auto$alumacc.cc:474:replace_alu$1277.C[5]
.sym 24744 tx_to_ble.clock_count[4]
.sym 24745 $auto$alumacc.cc:474:replace_alu$1277.C[4]
.sym 24747 $auto$alumacc.cc:474:replace_alu$1277.C[6]
.sym 24750 tx_to_ble.clock_count[5]
.sym 24751 $auto$alumacc.cc:474:replace_alu$1277.C[5]
.sym 24756 tx_to_ble.clock_count[6]
.sym 24757 $auto$alumacc.cc:474:replace_alu$1277.C[6]
.sym 24760 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 24762 tx_to_ble.clock_count[1]
.sym 24764 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4959
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24766 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 24858 $PACKER_VCC_NET
.sym 24866 $PACKER_VCC_NET
.sym 24867 tx_to_ble.clock_count[1]
.sym 24868 tx_to_ble.clock_count[4]
.sym 24869 tx_to_ble.clock_count[6]
.sym 24871 tx_to_ble.clock_count[0]
.sym 24874 tx_to_ble.clock_count[5]
.sym 24875 tx_to_ble.clock_count[3]
.sym 24880 tx_to_ble.clock_count[2]
.sym 24884 $nextpnr_ICESTORM_LC_3$O
.sym 24886 tx_to_ble.clock_count[0]
.sym 24890 $auto$alumacc.cc:474:replace_alu$1238.C[2]
.sym 24892 tx_to_ble.clock_count[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$1238.C[3]
.sym 24898 tx_to_ble.clock_count[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$1238.C[4]
.sym 24904 $PACKER_VCC_NET
.sym 24905 tx_to_ble.clock_count[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$1238.C[5]
.sym 24910 $PACKER_VCC_NET
.sym 24911 tx_to_ble.clock_count[4]
.sym 24914 $auto$alumacc.cc:474:replace_alu$1238.C[6]
.sym 24916 tx_to_ble.clock_count[5]
.sym 24920 $nextpnr_ICESTORM_LC_4$I3
.sym 24922 tx_to_ble.clock_count[6]
.sym 24926 $nextpnr_ICESTORM_LC_4$COUT
.sym 24928 $PACKER_VCC_NET
.sym 24930 $nextpnr_ICESTORM_LC_4$I3
.sym 24950 $PACKER_VCC_NET
.sym 25002 $nextpnr_ICESTORM_LC_4$COUT
.sym 25012 tx_active
.sym 25023 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 25026 tx_to_ble.state[1]
.sym 25027 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 25028 $abc$7035$auto$ice40_ffinit.cc:141:execute$6707
.sym 25032 tx_to_ble.state[0]
.sym 25036 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 25037 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 25040 tx_to_ble.state[0]
.sym 25041 tx_to_ble.state[1]
.sym 25042 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 25043 $nextpnr_ICESTORM_LC_4$COUT
.sym 25047 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 25048 tx_active
.sym 25049 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 25060 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 25070 $abc$7035$auto$ice40_ffinit.cc:141:execute$6707
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25101 tx_to_ble.state[0]
.sym 25472 servant.wb_timer_rdt[0]
.sym 25474 servant.timer.mtimecmp[4]
.sym 25478 servant.timer.mtimecmp[6]
.sym 25481 $PACKER_VCC_NET
.sym 25482 servant.timer.mtimecmp[4]
.sym 25486 servant.timer.mtimecmp[6]
.sym 25488 servant.wb_timer_rdt[6]
.sym 25489 servant.timer.mtimecmp[1]
.sym 25490 servant.wb_timer_rdt[4]
.sym 25505 servant.wb_timer_rdt[0]
.sym 25507 $PACKER_VCC_NET
.sym 25523 servant.timer.mtimecmp[1]
.sym 25535 servant.timer.mtimecmp[4]
.sym 25536 servant.wb_timer_rdt[6]
.sym 25537 servant.timer.mtimecmp[6]
.sym 25538 servant.wb_timer_rdt[4]
.sym 25543 servant.timer.mtimecmp[4]
.sym 25548 servant.timer.mtimecmp[6]
.sym 25552 wb_clk_$glb_clk
.sym 25553 wb_rst_$glb_sr
.sym 25573 $PACKER_VCC_NET
.sym 25630 servant.timer.mtimecmp[0]
.sym 25635 servant.wb_timer_rdt[0]
.sym 25636 dat[0]
.sym 25638 servant.timer.mtimecmp[0]
.sym 25640 $abc$7035$new_n999_
.sym 25643 $abc$7035$new_n1000_
.sym 25645 servant.timer.mtimecmp[7]
.sym 25646 $abc$7035$new_n1609_
.sym 25649 servant.wb_timer_rdt[7]
.sym 25650 $abc$7035$new_n1608_
.sym 25651 servant.timer.mtimecmp[5]
.sym 25653 servant.timer.mtimecmp[7]
.sym 25654 dat[7]
.sym 25658 servant.timer.mtimecmp[2]
.sym 25660 servant.wb_timer_rdt[7]
.sym 25661 servant.wb_timer_rdt[0]
.sym 25662 servant.timer.mtimecmp[0]
.sym 25663 servant.timer.mtimecmp[7]
.sym 25667 servant.timer.mtimecmp[2]
.sym 25674 dat[7]
.sym 25679 dat[0]
.sym 25684 $abc$7035$new_n999_
.sym 25685 $abc$7035$new_n1608_
.sym 25686 $abc$7035$new_n1000_
.sym 25687 $abc$7035$new_n1609_
.sym 25690 servant.timer.mtimecmp[5]
.sym 25698 servant.timer.mtimecmp[7]
.sym 25704 servant.timer.mtimecmp[0]
.sym 25706 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 25707 wb_clk_$glb_clk
.sym 25708 wb_rst_$glb_sr
.sym 25782 servant.wb_timer_rdt[0]
.sym 25783 servant.wb_timer_rdt[1]
.sym 25784 servant.wb_timer_rdt[5]
.sym 25785 servant.wb_timer_rdt[7]
.sym 25786 servant.wb_timer_rdt[6]
.sym 25787 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[5]
.sym 25788 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[7]
.sym 25789 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[0]
.sym 25790 servant.wb_timer_rdt[2]
.sym 25791 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[2]
.sym 25792 servant.wb_timer_rdt[3]
.sym 25793 servant.wb_timer_rdt[4]
.sym 25794 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[4]
.sym 25796 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[6]
.sym 25798 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[3]
.sym 25800 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[1]
.sym 25814 $auto$alumacc.cc:474:replace_alu$1243.C[1]
.sym 25816 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[0]
.sym 25817 servant.wb_timer_rdt[0]
.sym 25820 $auto$alumacc.cc:474:replace_alu$1243.C[2]
.sym 25822 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[1]
.sym 25823 servant.wb_timer_rdt[1]
.sym 25826 $auto$alumacc.cc:474:replace_alu$1243.C[3]
.sym 25828 servant.wb_timer_rdt[2]
.sym 25829 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[2]
.sym 25832 $auto$alumacc.cc:474:replace_alu$1243.C[4]
.sym 25834 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[3]
.sym 25835 servant.wb_timer_rdt[3]
.sym 25838 $auto$alumacc.cc:474:replace_alu$1243.C[5]
.sym 25840 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[4]
.sym 25841 servant.wb_timer_rdt[4]
.sym 25844 $auto$alumacc.cc:474:replace_alu$1243.C[6]
.sym 25846 servant.wb_timer_rdt[5]
.sym 25847 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[5]
.sym 25850 $auto$alumacc.cc:474:replace_alu$1243.C[7]
.sym 25852 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[6]
.sym 25853 servant.wb_timer_rdt[6]
.sym 25856 $auto$alumacc.cc:474:replace_alu$1243.C[8]
.sym 25858 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[7]
.sym 25859 servant.wb_timer_rdt[7]
.sym 25872 servant.wb_timer_rdt[2]
.sym 25874 servant.wb_timer_rdt[5]
.sym 25875 servant.wb_timer_rdt[4]
.sym 25932 $auto$alumacc.cc:474:replace_alu$1243.C[8]
.sym 25938 servant.wb_timer_rdt[14]
.sym 25939 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[9]
.sym 25940 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[8]
.sym 25941 servant.wb_timer_rdt[10]
.sym 25942 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[10]
.sym 25943 servant.wb_timer_rdt[15]
.sym 25945 servant.wb_timer_rdt[12]
.sym 25946 servant.wb_timer_rdt[11]
.sym 25947 servant.wb_timer_rdt[9]
.sym 25948 servant.wb_timer_rdt[8]
.sym 25951 servant.wb_timer_rdt[13]
.sym 25952 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[13]
.sym 25955 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[14]
.sym 25956 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[15]
.sym 25962 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[12]
.sym 25967 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[11]
.sym 25969 $auto$alumacc.cc:474:replace_alu$1243.C[9]
.sym 25971 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[8]
.sym 25972 servant.wb_timer_rdt[8]
.sym 25975 $auto$alumacc.cc:474:replace_alu$1243.C[10]
.sym 25977 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[9]
.sym 25978 servant.wb_timer_rdt[9]
.sym 25981 $auto$alumacc.cc:474:replace_alu$1243.C[11]
.sym 25983 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[10]
.sym 25984 servant.wb_timer_rdt[10]
.sym 25987 $auto$alumacc.cc:474:replace_alu$1243.C[12]
.sym 25989 servant.wb_timer_rdt[11]
.sym 25990 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[11]
.sym 25993 $auto$alumacc.cc:474:replace_alu$1243.C[13]
.sym 25995 servant.wb_timer_rdt[12]
.sym 25996 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[12]
.sym 25999 $auto$alumacc.cc:474:replace_alu$1243.C[14]
.sym 26001 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[13]
.sym 26002 servant.wb_timer_rdt[13]
.sym 26005 $auto$alumacc.cc:474:replace_alu$1243.C[15]
.sym 26007 servant.wb_timer_rdt[14]
.sym 26008 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[14]
.sym 26011 $auto$alumacc.cc:474:replace_alu$1243.C[16]
.sym 26013 servant.wb_timer_rdt[15]
.sym 26014 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[15]
.sym 26030 servant.wb_timer_rdt[1]
.sym 26031 servant.wb_timer_rdt[9]
.sym 26032 servant.wb_timer_rdt[8]
.sym 26033 servant.wb_timer_rdt[10]
.sym 26035 servant.wb_timer_rdt[13]
.sym 26037 servant.wb_timer_rdt[12]
.sym 26038 servant.wb_timer_rdt[11]
.sym 26087 $auto$alumacc.cc:474:replace_alu$1243.C[16]
.sym 26095 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[22]
.sym 26096 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[20]
.sym 26099 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[21]
.sym 26100 servant.wb_timer_rdt[18]
.sym 26101 servant.wb_timer_rdt[21]
.sym 26102 servant.wb_timer_rdt[19]
.sym 26103 servant.wb_timer_rdt[16]
.sym 26104 servant.wb_timer_rdt[20]
.sym 26105 servant.wb_timer_rdt[17]
.sym 26106 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[16]
.sym 26108 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[23]
.sym 26110 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[19]
.sym 26112 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[18]
.sym 26113 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[17]
.sym 26118 servant.wb_timer_rdt[23]
.sym 26123 servant.wb_timer_rdt[22]
.sym 26124 $auto$alumacc.cc:474:replace_alu$1243.C[17]
.sym 26126 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[16]
.sym 26127 servant.wb_timer_rdt[16]
.sym 26130 $auto$alumacc.cc:474:replace_alu$1243.C[18]
.sym 26132 servant.wb_timer_rdt[17]
.sym 26133 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[17]
.sym 26136 $auto$alumacc.cc:474:replace_alu$1243.C[19]
.sym 26138 servant.wb_timer_rdt[18]
.sym 26139 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[18]
.sym 26142 $auto$alumacc.cc:474:replace_alu$1243.C[20]
.sym 26144 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[19]
.sym 26145 servant.wb_timer_rdt[19]
.sym 26148 $auto$alumacc.cc:474:replace_alu$1243.C[21]
.sym 26150 servant.wb_timer_rdt[20]
.sym 26151 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[20]
.sym 26154 $auto$alumacc.cc:474:replace_alu$1243.C[22]
.sym 26156 servant.wb_timer_rdt[21]
.sym 26157 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[21]
.sym 26160 $auto$alumacc.cc:474:replace_alu$1243.C[23]
.sym 26162 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[22]
.sym 26163 servant.wb_timer_rdt[22]
.sym 26166 $auto$alumacc.cc:474:replace_alu$1243.C[24]
.sym 26168 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[23]
.sym 26169 servant.wb_timer_rdt[23]
.sym 26182 servant.wb_timer_rdt[18]
.sym 26183 servant.wb_timer_rdt[21]
.sym 26186 servant.wb_timer_rdt[19]
.sym 26187 servant.wb_timer_rdt[16]
.sym 26188 servant.wb_timer_rdt[20]
.sym 26189 servant.wb_timer_rdt[17]
.sym 26242 $auto$alumacc.cc:474:replace_alu$1243.C[24]
.sym 26248 servant.wb_timer_rdt[27]
.sym 26249 servant.wb_timer_rdt[25]
.sym 26250 servant.wb_timer_rdt[31]
.sym 26251 servant.wb_timer_rdt[28]
.sym 26252 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[30]
.sym 26255 servant.wb_timer_rdt[26]
.sym 26256 servant.wb_timer_rdt[30]
.sym 26257 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[25]
.sym 26258 servant.wb_timer_rdt[24]
.sym 26260 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[29]
.sym 26261 servant.wb_timer_rdt[29]
.sym 26263 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[27]
.sym 26265 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[31]
.sym 26269 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[26]
.sym 26270 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[28]
.sym 26273 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[24]
.sym 26279 $auto$alumacc.cc:474:replace_alu$1243.C[25]
.sym 26281 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[24]
.sym 26282 servant.wb_timer_rdt[24]
.sym 26285 $auto$alumacc.cc:474:replace_alu$1243.C[26]
.sym 26287 servant.wb_timer_rdt[25]
.sym 26288 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[25]
.sym 26291 $auto$alumacc.cc:474:replace_alu$1243.C[27]
.sym 26293 servant.wb_timer_rdt[26]
.sym 26294 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[26]
.sym 26297 $auto$alumacc.cc:474:replace_alu$1243.C[28]
.sym 26299 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[27]
.sym 26300 servant.wb_timer_rdt[27]
.sym 26303 $auto$alumacc.cc:474:replace_alu$1243.C[29]
.sym 26305 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[28]
.sym 26306 servant.wb_timer_rdt[28]
.sym 26309 $auto$alumacc.cc:474:replace_alu$1243.C[30]
.sym 26311 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[29]
.sym 26312 servant.wb_timer_rdt[29]
.sym 26315 $auto$alumacc.cc:474:replace_alu$1243.C[31]
.sym 26317 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[30]
.sym 26318 servant.wb_timer_rdt[30]
.sym 26321 $nextpnr_ICESTORM_LC_1$I3
.sym 26323 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[31]
.sym 26324 servant.wb_timer_rdt[31]
.sym 26337 servant.wb_timer_rdt[26]
.sym 26341 servant.wb_timer_rdt[25]
.sym 26342 servant.wb_timer_rdt[24]
.sym 26343 servant.wb_timer_rdt[28]
.sym 26345 servant.wb_timer_rdt[29]
.sym 26348 servant.wb_timer_rdt[27]
.sym 26397 $nextpnr_ICESTORM_LC_1$I3
.sym 26402 $abc$7035$auto$alumacc.cc:491:replace_alu$1245[31]
.sym 26403 $abc$7035$auto$rtlil.cc:1835:ReduceAnd$1247_new_
.sym 26405 servant.timer.mtimecmp[29]
.sym 26410 servant.timer.mtimecmp[18]
.sym 26413 servant.timer.mtimecmp[29]
.sym 26415 servant.timer.mtimecmp[25]
.sym 26421 servant.timer.mtimecmp[23]
.sym 26425 servant.wb_timer_rdt[29]
.sym 26427 servant.timer.mtimecmp[19]
.sym 26428 servant.wb_timer_rdt[25]
.sym 26438 $nextpnr_ICESTORM_LC_1$I3
.sym 26442 servant.timer.mtimecmp[19]
.sym 26447 servant.timer.mtimecmp[25]
.sym 26453 $abc$7035$auto$rtlil.cc:1835:ReduceAnd$1247_new_
.sym 26454 $abc$7035$auto$alumacc.cc:491:replace_alu$1245[31]
.sym 26462 servant.timer.mtimecmp[23]
.sym 26467 servant.timer.mtimecmp[29]
.sym 26474 servant.timer.mtimecmp[18]
.sym 26477 servant.wb_timer_rdt[29]
.sym 26478 servant.timer.mtimecmp[29]
.sym 26479 servant.wb_timer_rdt[25]
.sym 26480 servant.timer.mtimecmp[25]
.sym 26482 wb_clk_$glb_clk
.sym 26496 $PACKER_GND_NET
.sym 26557 dat[25]
.sym 26562 servant.timer.mtimecmp[26]
.sym 26567 servant.timer.mtimecmp[17]
.sym 26571 servant.timer.mtimecmp[31]
.sym 26578 servant.timer.mtimecmp[27]
.sym 26582 dat[29]
.sym 26593 servant.timer.mtimecmp[27]
.sym 26596 servant.timer.mtimecmp[31]
.sym 26611 dat[29]
.sym 26617 servant.timer.mtimecmp[17]
.sym 26621 dat[25]
.sym 26632 servant.timer.mtimecmp[26]
.sym 26636 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5115_$glb_ce
.sym 26637 wb_clk_$glb_clk
.sym 26638 wb_rst_$glb_sr
.sym 27310 o_data$SB_IO_OUT
.sym 27332 o_data$SB_IO_OUT
.sym 27429 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 27451 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 27457 $PACKER_VCC_NET
.sym 27459 i_clk$SB_IO_IN
.sym 27463 q$SB_IO_OUT
.sym 27472 q$SB_IO_OUT
.sym 27474 i_clk$SB_IO_IN
.sym 27485 $PACKER_GND_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27534 $PACKER_VCC_NET
.sym 27536 $PACKER_GND_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27560 $PACKER_GND_NET
.sym 27568 $PACKER_GND_NET
.sym 27682 clock_gen.pll.locked
.sym 27706 clock_gen.pll.rst_reg[0]
.sym 27714 servant.wb_ibus_adr[28]
.sym 27718 servant.wb_ibus_adr[26]
.sym 27722 servant.wb_ibus_adr[19]
.sym 27726 servant.wb_ibus_adr[20]
.sym 27730 servant.wb_ibus_adr[18]
.sym 27734 servant.wb_ibus_adr[27]
.sym 27738 servant.wb_ibus_adr[30]
.sym 27742 servant.wb_ibus_adr[29]
.sym 27750 servant.mdu_rs1[20]
.sym 27751 servant.wb_ibus_adr[20]
.sym 27752 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 27754 servant.wb_ibus_adr[24]
.sym 27755 servant.wb_ibus_adr[25]
.sym 27756 servant.wb_ibus_adr[26]
.sym 27757 servant.wb_ibus_adr[27]
.sym 27770 servant.wb_ibus_adr[16]
.sym 27771 servant.wb_ibus_adr[17]
.sym 27772 servant.wb_ibus_adr[18]
.sym 27773 servant.wb_ibus_adr[19]
.sym 27774 servant.mdu_rs1[21]
.sym 27778 servant.wb_ibus_adr[21]
.sym 27782 servant.wb_ibus_adr[17]
.sym 27786 servant.wb_ibus_adr[23]
.sym 27790 servant.wb_ibus_adr[22]
.sym 27794 servant.wb_ibus_adr[25]
.sym 27798 servant.mdu_rs1[22]
.sym 27799 servant.wb_ibus_adr[22]
.sym 27800 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 27802 servant.wb_ibus_adr[24]
.sym 27806 servant.wb_ibus_adr[16]
.sym 27810 servant.mdu_rs1[24]
.sym 27814 servant.wb_ibus_adr[21]
.sym 27815 servant.wb_ibus_adr[23]
.sym 27816 $abc$7035$new_n1053_
.sym 27817 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 27818 servant.mdu_rs1[23]
.sym 27822 servant.mdu_rs1[22]
.sym 27830 servant.mdu_rs1[9]
.sym 27834 servant.mdu_rs1[21]
.sym 27835 servant.mdu_rs1[23]
.sym 27838 servant.mdu_rs1[8]
.sym 27842 servant.mdu_rs1[6]
.sym 27846 servant.mdu_rs1[5]
.sym 27850 clock_gen.pll.rst_reg[1]
.sym 27851 servant.cpu.cpu.state.ibus_cyc
.sym 27854 servant.mdu_rs1[4]
.sym 27858 servant.mdu_rs1[5]
.sym 27859 servant.wb_ibus_adr[5]
.sym 27860 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 27862 servant.mdu_rs1[3]
.sym 27870 servant.mdu_rs1[7]
.sym 27878 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5961
.sym 27885 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 27889 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5700
.sym 27890 servant.cpu.cpu.cnt_done
.sym 27891 clock_gen.pll.rst_reg[1]
.sym 27902 servant.wb_ibus_ack
.sym 27903 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5706
.sym 27906 servant.cpu.rf_rreq
.sym 27910 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 27911 servant.cpu.cpu.cnt_done
.sym 27914 clock_gen.pll.rst_reg[1]
.sym 27918 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 27919 clock_gen.pll.rst_reg[1]
.sym 27922 servant.cpu.cpu.state.stage_two_req
.sym 27923 servant.cpu.cpu.state.misalign_trap_sync
.sym 27924 servant.wb_ibus_ack
.sym 27934 servant.cpu.rf_ram_if.rreq_r
.sym 27938 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27942 $abc$7035$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$580_Y_new_inv_
.sym 27943 servant.cpu.cpu.cnt_en
.sym 27944 servant.cpu.cpu.state.misalign_trap_sync
.sym 27945 servant.cpu.cpu.state.init_done
.sym 27950 servant.cpu.cpu.cnt_done
.sym 27951 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27954 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27958 servant.cpu.rf_wreq
.sym 27959 servant.cpu.rf_ram_if.rgnt
.sym 27960 servant.cpu.cpu.cnt_en
.sym 27961 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$619_Y_new_
.sym 27962 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27963 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27964 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27965 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27971 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27972 servant.cpu.cpu.state.o_cnt[2]
.sym 27976 servant.cpu.cpu.mem_bytecnt[0]
.sym 27977 $auto$alumacc.cc:474:replace_alu$1289.C[1]
.sym 27980 servant.cpu.cpu.mem_bytecnt[1]
.sym 27981 $auto$alumacc.cc:474:replace_alu$1289.C[2]
.sym 27982 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27990 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27991 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27992 servant.wb_ibus_adr[0]
.sym 27993 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27994 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27995 servant.cpu.cpu.state.o_cnt[2]
.sym 27996 servant.cpu.cpu.mem_bytecnt[0]
.sym 27997 servant.cpu.cpu.mem_bytecnt[1]
.sym 27999 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28000 servant.cpu.cpu.state.o_cnt[2]
.sym 28002 servant.cpu.cpu.ebreak
.sym 28003 servant.cpu.cpu.state.o_cnt[2]
.sym 28004 servant.cpu.cpu.decode.op22
.sym 28005 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28006 servant.wb_ibus_adr[0]
.sym 28007 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28008 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28009 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28010 servant.cpu.cpu.mem_bytecnt[0]
.sym 28011 servant.cpu.cpu.mem_bytecnt[1]
.sym 28012 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 28013 $abc$7035$new_n1028_
.sym 28021 servant.cpu.cpu.cnt_done
.sym 28022 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 28023 servant.cpu.cpu.csr.mstatus_mpie
.sym 28024 servant.cpu.cpu.csr_in
.sym 28025 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28026 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$5765[1]_new_
.sym 28027 clock_gen.pll.rst_reg[1]
.sym 28030 servant.cpu.cpu.decode.op22
.sym 28031 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28032 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28033 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$501_Y_new_
.sym 28034 $abc$7035$new_n1201_
.sym 28035 $abc$7035$new_n1677_
.sym 28038 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 28039 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 28040 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 28046 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 28047 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28050 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28051 servant.cpu.cpu.cnt_done
.sym 28054 servant.wb_ibus_adr[0]
.sym 28055 servant.cpu.cpu.csr_in
.sym 28056 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28062 $abc$7035$auto$ice40_ffinit.cc:141:execute$6747
.sym 28074 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28099 servant.cpu.rf_ram_if.rcnt[0]
.sym 28104 servant.cpu.raddr[0]
.sym 28108 servant.cpu.raddr[1]
.sym 28109 $auto$alumacc.cc:474:replace_alu$1292.C[2]
.sym 28112 servant.cpu.raddr[2]
.sym 28113 $auto$alumacc.cc:474:replace_alu$1292.C[3]
.sym 28116 servant.cpu.raddr[3]
.sym 28117 $auto$alumacc.cc:474:replace_alu$1292.C[4]
.sym 28118 servant.cpu.rf_rreq
.sym 28119 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[4]
.sym 28122 servant.cpu.rf_rreq
.sym 28123 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[3]
.sym 28126 servant.cpu.rf_rreq
.sym 28127 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[2]
.sym 28131 $PACKER_VCC_NET
.sym 28132 servant.cpu.rf_ram_if.rcnt[0]
.sym 28134 servant.cpu.rf_ram_if.rcnt[0]
.sym 28135 servant.cpu.raddr[0]
.sym 28138 servant.cpu.rf_rreq
.sym 28139 servant.cpu.waddr[0]
.sym 28158 servant.cpu.rf_rreq
.sym 28159 $abc$7035$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$149_Y[0]
.sym 28194 servant.mdu_rs1[20]
.sym 28198 servant.mdu_rs1[19]
.sym 28206 servant.mdu_rs1[17]
.sym 28210 servant.mdu_rs1[18]
.sym 28218 servant.mdu_rs1[16]
.sym 28222 servant.mdu_rs1[16]
.sym 28223 servant.mdu_rs1[17]
.sym 28224 servant.mdu_rs1[18]
.sym 28225 servant.mdu_rs1[19]
.sym 28226 servant.wb_ibus_adr[28]
.sym 28227 servant.wb_ibus_adr[29]
.sym 28228 servant.wb_ibus_adr[30]
.sym 28229 servant.wb_ibus_adr[31]
.sym 28230 servant.mdu_rs1[15]
.sym 28234 servant.mdu_rs1[30]
.sym 28238 servant.mdu_rs1[27]
.sym 28239 servant.mdu_rs1[28]
.sym 28240 servant.mdu_rs1[29]
.sym 28242 servant.mdu_rs1[14]
.sym 28246 servant.mdu_rs1[28]
.sym 28250 servant.mdu_rs1[29]
.sym 28254 servant.mdu_rs1[13]
.sym 28255 servant.mdu_rs1[14]
.sym 28256 servant.mdu_rs1[15]
.sym 28258 servant.mdu_rs1[24]
.sym 28259 servant.mdu_rs1[25]
.sym 28260 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 28261 $abc$7035$new_n1056_
.sym 28262 servant.mdu_rs1[13]
.sym 28266 servant.mdu_rs1[26]
.sym 28267 $abc$7035$new_n1045_
.sym 28268 $abc$7035$new_n1047_
.sym 28269 $abc$7035$new_n1055_
.sym 28270 servant.mdu_rs1[12]
.sym 28274 servant.mdu_rs1[27]
.sym 28278 servant.mdu_rs1[25]
.sym 28282 $abc$7035$new_n1046_
.sym 28283 $abc$7035$new_n1048_
.sym 28284 $abc$7035$new_n1058_
.sym 28285 $abc$7035$new_n1059_
.sym 28286 servant.mdu_rs1[26]
.sym 28290 servant.wb_ibus_adr[13]
.sym 28291 servant.wb_ibus_adr[14]
.sym 28292 servant.wb_ibus_adr[15]
.sym 28294 servant.wb_ibus_adr[15]
.sym 28298 adr[3]
.sym 28299 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1640[4]_new_inv_
.sym 28300 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$1657[1]_new_inv_
.sym 28301 $abc$7035$new_n1052_
.sym 28302 servant.wb_ibus_adr[14]
.sym 28306 $abc$7035$new_n1614_
.sym 28307 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 28308 $abc$7035$new_n1049_
.sym 28310 servant.wb_ibus_adr[13]
.sym 28314 adr[8]
.sym 28315 adr[9]
.sym 28318 $abc$7035$new_n1613_
.sym 28319 $abc$7035$new_n1612_
.sym 28320 $abc$7035$new_n1043_
.sym 28321 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28322 adr[4]
.sym 28323 adr[5]
.sym 28324 adr[6]
.sym 28325 adr[7]
.sym 28326 servant.mdu_rs1[9]
.sym 28327 servant.wb_ibus_adr[9]
.sym 28328 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28330 servant.wb_ibus_adr[9]
.sym 28334 servant.wb_ibus_adr[7]
.sym 28338 servant.mdu_rs1[7]
.sym 28339 servant.wb_ibus_adr[7]
.sym 28340 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28342 servant.mdu_rs1[8]
.sym 28343 servant.wb_ibus_adr[8]
.sym 28344 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28346 servant.wb_ibus_adr[8]
.sym 28350 servant.wb_ibus_adr[10]
.sym 28354 servant.wb_ibus_adr[2]
.sym 28355 $abc$7035$new_n1044_
.sym 28356 servant.mdu_rs1[2]
.sym 28357 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28358 servant.mdu_rs1[3]
.sym 28359 servant.wb_ibus_adr[3]
.sym 28360 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28362 servant.wb_dbus_ack
.sym 28363 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28366 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28367 wb_mem_ack
.sym 28370 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28371 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 28372 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28373 wb_mem_ack
.sym 28374 servant.mdu_rs1[2]
.sym 28375 servant.wb_ibus_adr[2]
.sym 28376 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28378 servant.mdu_rs1[6]
.sym 28379 servant.wb_ibus_adr[6]
.sym 28380 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28382 servant.mdu_rs1[4]
.sym 28383 servant.wb_ibus_adr[4]
.sym 28384 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 28386 servant.wb_ibus_adr[2]
.sym 28390 servant.wb_ibus_adr[3]
.sym 28398 servant.wb_ibus_adr[1]
.sym 28402 servant.wb_ibus_adr[6]
.sym 28406 servant.wb_ibus_adr[4]
.sym 28410 servant.wb_ibus_adr[5]
.sym 28414 servant.wb_ibus_adr[0]
.sym 28415 servant.wb_ibus_adr[1]
.sym 28418 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28419 servant.cpu.cpu.state.init_done
.sym 28420 servant.cpu.cpu.new_irq
.sym 28421 servant.cpu.cpu.branch_op
.sym 28430 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28431 servant.cpu.cpu.cnt_en
.sym 28434 servant.cpu.cpu.decode.opcode[2]
.sym 28435 servant.cpu.cpu.branch_op
.sym 28436 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28437 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 28438 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 28439 servant.mdu_rs1[1]
.sym 28440 $abc$7035$new_n1511_
.sym 28442 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$613_Y
.sym 28446 servant.cpu.cpu.decode.opcode[0]
.sym 28447 servant.cpu.cpu.alu_cmp
.sym 28448 servant.mdu_op[0]
.sym 28449 $abc$7035$new_n1510_
.sym 28450 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28451 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28452 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28454 servant.cpu.cpu.branch_op
.sym 28455 servant.cpu.cpu.decode.opcode[2]
.sym 28456 servant.cpu.cpu.decode.opcode[0]
.sym 28458 servant.mdu_op[0]
.sym 28459 servant.cpu.cpu.mem_bytecnt[0]
.sym 28460 servant.cpu.cpu.mem_bytecnt[1]
.sym 28461 servant.mdu_op[1]
.sym 28462 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28463 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28464 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28465 $abc$7035$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28470 servant.cpu.cpu.mem_bytecnt[1]
.sym 28471 servant.mdu_rs1[1]
.sym 28472 servant.mdu_rs1[0]
.sym 28473 servant.cpu.cpu.mem_bytecnt[0]
.sym 28474 $abc$7035$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$373_Y_new_
.sym 28475 servant.cpu.cpu.bufreg_en
.sym 28476 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28478 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28479 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28482 servant.mdu_rs1[0]
.sym 28483 servant.cpu.cpu.bufreg_en
.sym 28484 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$322_Y_new_
.sym 28485 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28486 servant.cpu.cpu.jump
.sym 28487 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28488 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 28489 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28490 servant.cpu.cpu.state.o_cnt[2]
.sym 28491 servant.cpu.cpu.mem_bytecnt[0]
.sym 28492 servant.cpu.cpu.mem_bytecnt[1]
.sym 28494 servant.cpu.cpu.branch_op
.sym 28495 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28496 servant.cpu.cpu.decode.opcode[2]
.sym 28497 servant.cpu.cpu.decode.opcode[0]
.sym 28498 $abc$7035$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 28499 $abc$7035$new_n1675_
.sym 28500 servant.cpu.cpu.decode.opcode[0]
.sym 28501 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28502 servant.cpu.cpu.mem_bytecnt[0]
.sym 28503 servant.cpu.cpu.state.o_cnt[2]
.sym 28504 servant.cpu.cpu.mem_bytecnt[1]
.sym 28505 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28506 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28507 servant.cpu.cpu.jump
.sym 28508 $abc$7035$new_n1392_
.sym 28509 $abc$7035$new_n1393_
.sym 28510 $abc$7035$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28511 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28514 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28515 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 28516 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 28517 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28518 servant.cpu.cpu.csr.mie_mtie
.sym 28519 servant.timer_irq
.sym 28520 servant.cpu.cpu.csr.mstatus_mie
.sym 28522 $abc$7035$servant.cpu.cpu.alu.i_buf_new_
.sym 28523 $abc$7035$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28524 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28525 servant.cpu.cpu.branch_op
.sym 28526 servant.cpu.cpu.csr_in
.sym 28530 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 28531 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 28532 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28533 $abc$7035$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28534 $abc$7035$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$318_Y_new_
.sym 28535 $abc$7035$new_n1676_
.sym 28536 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 28537 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$262_Y_new_inv_
.sym 28538 servant.cpu.cpu.bufreg_en
.sym 28539 servant.mdu_rs1[0]
.sym 28542 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 28543 $abc$7035$auto$alumacc.cc:474:replace_alu$1286.lcu.p[0]_new_
.sym 28544 $abc$7035$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28546 $abc$7035$new_n1677_
.sym 28547 $abc$7035$new_n1201_
.sym 28548 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28549 servant.cpu.rf_ram_if.wcnt[0]
.sym 28550 servant.cpu.cpu.ebreak
.sym 28551 servant.cpu.cpu.cnt_en
.sym 28552 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 28554 servant.cpu.cpu.csr.mstatus_mie
.sym 28558 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 28559 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28560 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5940
.sym 28562 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$182_Y_new_
.sym 28563 servant.cpu.cpu.csr.mstatus_mie
.sym 28564 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28565 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28566 $abc$7035$servant.cpu.cpu.csr.mcause_new_
.sym 28567 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$189_Y_new_
.sym 28568 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$167_Y_new_inv_
.sym 28570 $abc$7035$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$264_Y_new_inv_
.sym 28571 $abc$7035$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$158_Y_new_
.sym 28572 servant.mdu_op[1]
.sym 28573 servant.mdu_op[0]
.sym 28574 servant.cpu.cpu.cnt_done
.sym 28575 servant.cpu.cpu.csr.mcause31
.sym 28576 servant.cpu.cpu.csr.mcause3_0[0]
.sym 28577 $abc$7035$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28582 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 28583 servant.cpu.cpu.new_irq
.sym 28594 servant.cpu.cpu.ebreak
.sym 28595 servant.cpu.cpu.cnt_done
.sym 28596 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$509_Y_new_
.sym 28597 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28598 servant.cpu.rf_ram_if.wdata0_r
.sym 28599 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28600 servant.cpu.rf_ram_if.wcnt[0]
.sym 28602 servant.cpu.cpu.csr_in
.sym 28603 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28618 servant.cpu.rf_ram_if.rcnt[0]
.sym 28622 servant.cpu.rdata[1]
.sym 28643 servant.cpu.rf_ram_if.rcnt[0]
.sym 28647 servant.cpu.raddr[0]
.sym 28651 servant.cpu.raddr[1]
.sym 28652 $PACKER_VCC_NET
.sym 28653 $auto$alumacc.cc:474:replace_alu$1295.C[2]
.sym 28655 servant.cpu.raddr[2]
.sym 28656 $PACKER_VCC_NET
.sym 28657 $auto$alumacc.cc:474:replace_alu$1295.C[3]
.sym 28659 servant.cpu.raddr[3]
.sym 28660 $PACKER_VCC_NET
.sym 28661 $auto$alumacc.cc:474:replace_alu$1295.C[4]
.sym 28669 servant.cpu.raddr[0]
.sym 28706 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[1]
.sym 28707 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1551[0]
.sym 28710 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28711 $abc$7035$auto$wreduce.cc:455:run$1192[2]
.sym 28714 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28715 $abc$7035$auto$wreduce.cc:455:run$1192[4]
.sym 28718 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28719 $abc$7035$auto$wreduce.cc:455:run$1192[5]
.sym 28722 $abc$7035$ram.we[1]_new_
.sym 28723 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 28730 $abc$7035$ram.we[0]_new_
.sym 28731 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 28734 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28735 $abc$7035$auto$wreduce.cc:455:run$1192[3]
.sym 28754 servant.wb_ibus_adr[31]
.sym 28758 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 28759 tx_to_pc.clock_count[0]
.sym 28760 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28771 tx_to_pc.data_index[0]
.sym 28776 tx_to_pc.data_index[1]
.sym 28780 tx_to_pc.data_index[2]
.sym 28781 $auto$alumacc.cc:474:replace_alu$1256.C[2]
.sym 28782 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 28783 $abc$7035$auto$wreduce.cc:455:run$1193[0]
.sym 28784 tx_to_pc.data_index[0]
.sym 28785 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28787 $PACKER_VCC_NET
.sym 28788 tx_to_pc.data_index[0]
.sym 28790 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[0]_new_inv_
.sym 28791 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 28794 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 28795 tx_to_pc.data_index[0]
.sym 28796 tx_to_pc.data_index[1]
.sym 28797 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 28798 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[1]
.sym 28799 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1537[0]
.sym 28802 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28803 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[9]
.sym 28806 $abc$7035$ram.we[0]_new_
.sym 28807 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 28810 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28811 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[0]
.sym 28814 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28815 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[1]
.sym 28818 $abc$7035$ram.we[1]_new_
.sym 28819 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 28822 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28823 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[3]
.sym 28826 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28827 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[5]
.sym 28830 $abc$7035$adr[10]_new_inv_
.sym 28831 $abc$7035$adr[11]_new_inv_
.sym 28832 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 28834 $abc$7035$ram.we[1]_new_
.sym 28835 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 28842 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[1]
.sym 28843 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1553[0]
.sym 28846 $abc$7035$adr[11]_new_inv_
.sym 28847 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 28848 $abc$7035$adr[10]_new_inv_
.sym 28854 $abc$7035$ram.we[0]_new_
.sym 28855 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 28858 servant.mdu_rs1[11]
.sym 28862 servant.mdu_rs1[10]
.sym 28874 dat[0]
.sym 28878 $abc$7035$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$585_Y_new_inv_
.sym 28879 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$584_Y_new_
.sym 28882 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 28883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[15]
.sym 28894 servant.mdu_rs1[31]
.sym 28895 servant.mdu_rs1[30]
.sym 28896 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28897 servant.wb_dbus_we
.sym 28898 dat[8]
.sym 28899 dat[24]
.sym 28900 servant.mdu_rs1[0]
.sym 28901 servant.mdu_rs1[1]
.sym 28902 $abc$7035$ram.we[3]_new_
.sym 28903 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 28906 $abc$7035$ram.we[2]_new_
.sym 28907 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 28910 servant.cpu.cpu.cnt_en
.sym 28911 servant.cpu.cpu.decode.opcode[2]
.sym 28912 servant.cpu.cpu.branch_op
.sym 28913 servant.cpu.cpu.state.init_done
.sym 28914 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[1]
.sym 28915 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1535[0]
.sym 28918 servant.mdu_op[2]
.sym 28919 servant.cpu.cpu.mem_if.signbit
.sym 28920 servant.cpu.cpu.bufreg2_q
.sym 28921 servant.cpu.cpu.mem_if.dat_valid
.sym 28922 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28926 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 28927 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[0]
.sym 28928 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 28929 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[0]
.sym 28930 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 28931 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[8]
.sym 28932 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 28933 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[8]
.sym 28934 servant.cpu.cpu.state.stage_two_req
.sym 28935 $abc$7035$new_n1207_
.sym 28938 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28939 servant.cpu.cpu.state.init_done
.sym 28940 servant.cpu.cpu.new_irq
.sym 28942 $abc$7035$ram.we[2]_new_
.sym 28943 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 28946 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 28947 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[11]
.sym 28948 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 28949 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[11]
.sym 28950 servant.cpu.cpu.branch_op
.sym 28951 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 28952 $abc$7035$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28954 servant.mdu_rs1[1]
.sym 28958 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28959 servant.mdu_rs1[2]
.sym 28960 $abc$7035$new_n1253_
.sym 28962 $abc$7035$new_n918_
.sym 28963 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 28964 servant.cpu.cpu.new_irq
.sym 28965 servant.cpu.cpu.state.misalign_trap_sync
.sym 28966 servant.cpu.cpu.alu_cmp
.sym 28970 $abc$7035$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 28971 servant.wb_ibus_adr[0]
.sym 28974 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 28975 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[6]
.sym 28976 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 28977 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[6]
.sym 28978 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$592_Y_new_
.sym 28979 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 28980 servant.cpu.cpu.cnt_en
.sym 28981 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$599_Y_new_
.sym 28982 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[1]
.sym 28983 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1555[0]
.sym 28986 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 28987 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[9]
.sym 28988 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 28989 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[9]
.sym 28990 $abc$7035$ram.we[3]_new_
.sym 28991 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 28994 servant.mdu_op[2]
.sym 28995 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 28996 servant.mdu_op[1]
.sym 28997 servant.cpu.cpu.alu.cmp_r
.sym 28998 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5946
.sym 28999 clock_gen.pll.rst_reg[1]
.sym 29002 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 29003 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[3]
.sym 29004 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29005 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[3]
.sym 29006 servant.mdu_rs1[0]
.sym 29007 servant.cpu.cpu.bufreg_en
.sym 29008 servant.mdu_op[2]
.sym 29009 $abc$7035$servant.cpu.cpu.alu.result_bool_new_
.sym 29010 servant.cpu.cpu.csr.timer_irq_r
.sym 29011 servant.cpu.cpu.csr.timer_irq
.sym 29014 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 29015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[12]
.sym 29016 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[12]
.sym 29018 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 29019 servant.cpu.cpu.cnt_done
.sym 29022 servant.mdu_op[0]
.sym 29023 servant.mdu_op[2]
.sym 29024 servant.mdu_op[1]
.sym 29026 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$306_Y_new_
.sym 29027 $abc$7035$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$309_Y_new_
.sym 29028 $abc$7035$new_n1619_
.sym 29029 $abc$7035$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 29030 servant.cpu.cpu.branch_op
.sym 29031 servant.cpu.cpu.decode.opcode[0]
.sym 29032 servant.cpu.cpu.decode.opcode[2]
.sym 29034 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[1]
.sym 29035 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1549[0]
.sym 29038 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29039 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[4]
.sym 29040 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29041 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[4]
.sym 29042 servant.cpu.cpu.csr.timer_irq
.sym 29046 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29047 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[13]
.sym 29048 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29049 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[13]
.sym 29050 $abc$7035$ram.we[3]_new_
.sym 29051 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 29054 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29055 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[15]
.sym 29056 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29057 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[15]
.sym 29058 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29059 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29060 servant.cpu.cpu.cnt_en
.sym 29062 servant.cpu.rdata0
.sym 29063 servant.cpu.rreg0[0]
.sym 29064 servant.mdu_op[2]
.sym 29066 $abc$7035$new_n1194_
.sym 29067 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29070 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 29071 $abc$7035$new_n1547_
.sym 29072 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29073 servant.cpu.cpu.cnt_en
.sym 29074 servant.cpu.rf_ram_if.wen0_r
.sym 29075 servant.cpu.rf_ram_if.wen1_r
.sym 29076 servant.cpu.rf_ram_if.wcnt[0]
.sym 29078 $abc$7035$ram.we[2]_new_
.sym 29079 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 29085 dat[20]
.sym 29086 $abc$7035$ram.we[2]_new_
.sym 29087 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 29091 servant.cpu.rf_ram_if.rcnt[0]
.sym 29093 $PACKER_VCC_NET
.sym 29094 servant.cpu.rf_ram_if.rcnt[0]
.sym 29098 $abc$7035$new_n1606_
.sym 29099 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29100 servant.cpu.rreg0[0]
.sym 29101 servant.cpu.rf_ram_if.rcnt[0]
.sym 29102 servant.cpu.rf_ram.regzero
.sym 29103 servant.cpu.rf_ram.rdata[0]
.sym 29104 servant.cpu.rf_ram_if.rdata0[1]
.sym 29105 servant.cpu.rf_ram_if.rcnt[0]
.sym 29106 $abc$7035$ram.we[3]_new_
.sym 29107 $abc$7035$auto$rtlil.cc:1874:Eq$1381
.sym 29110 servant.cpu.raddr[5]
.sym 29111 servant.cpu.raddr[9]
.sym 29112 $abc$7035$new_n1064_
.sym 29114 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[1]
.sym 29115 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1529[0]
.sym 29118 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 29119 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29120 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29121 servant.cpu.rf_ram_if.rcnt[0]
.sym 29122 servant.cpu.rf_ram.regzero
.sym 29123 servant.cpu.rf_ram.rdata[0]
.sym 29124 servant.cpu.rf_ram_if.rdata1
.sym 29125 servant.cpu.rf_ram_if.rtrig1
.sym 29130 servant.cpu.rf_ram_if.wcnt[0]
.sym 29131 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29134 servant.cpu.rf_ram.regzero
.sym 29135 servant.cpu.rf_ram.rdata[1]
.sym 29138 servant.cpu.waddr[9]
.sym 29139 servant.cpu.cpu.rd_addr[3]
.sym 29142 servant.cpu.raddr[4]
.sym 29143 servant.cpu.raddr[8]
.sym 29144 servant.cpu.raddr[7]
.sym 29145 servant.cpu.raddr[6]
.sym 29146 servant.cpu.rdata[1]
.sym 29154 servant.cpu.cpu.csr.mcause3_0[3]
.sym 29155 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29156 servant.cpu.cpu.new_irq
.sym 29157 servant.cpu.cpu.branch_op
.sym 29158 servant.cpu.cpu.state.misalign_trap_sync
.sym 29159 servant.cpu.cpu.csr.mcause3_0[1]
.sym 29160 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 29162 servant.cpu.cpu.state.misalign_trap_sync
.sym 29163 servant.cpu.cpu.csr.mcause3_0[2]
.sym 29164 servant.cpu.cpu.branch_op
.sym 29165 servant.wb_dbus_we
.sym 29166 servant.cpu.waddr[9]
.sym 29167 servant.cpu.cpu.rd_addr[4]
.sym 29170 servant.cpu.cpu.ebreak
.sym 29171 $abc$7035$new_n918_
.sym 29172 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29173 $abc$7035$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$196_Y_new_
.sym 29174 $abc$7035$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$202_Y_new_inv_
.sym 29175 $abc$7035$new_n1531_
.sym 29178 servant.cpu.waddr[9]
.sym 29179 servant.cpu.cpu.rd_addr[2]
.sym 29182 $abc$7035$new_n918_
.sym 29183 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29184 servant.cpu.cpu.new_irq
.sym 29219 tx_to_pc.clock_count[0]
.sym 29224 tx_to_pc.clock_count[1]
.sym 29228 tx_to_pc.clock_count[2]
.sym 29229 $auto$alumacc.cc:474:replace_alu$1262.C[2]
.sym 29232 tx_to_pc.clock_count[3]
.sym 29233 $auto$alumacc.cc:474:replace_alu$1262.C[3]
.sym 29236 tx_to_pc.clock_count[4]
.sym 29237 $auto$alumacc.cc:474:replace_alu$1262.C[4]
.sym 29240 tx_to_pc.clock_count[5]
.sym 29241 $auto$alumacc.cc:474:replace_alu$1262.C[5]
.sym 29244 tx_to_pc.clock_count[6]
.sym 29245 $auto$alumacc.cc:474:replace_alu$1262.C[6]
.sym 29246 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29247 tx_to_pc.clock_count[1]
.sym 29251 tx_to_pc.clock_count[0]
.sym 29255 tx_to_pc.clock_count[1]
.sym 29259 tx_to_pc.clock_count[2]
.sym 29263 tx_to_pc.clock_count[3]
.sym 29264 $PACKER_VCC_NET
.sym 29267 tx_to_pc.clock_count[4]
.sym 29268 $PACKER_VCC_NET
.sym 29271 tx_to_pc.clock_count[5]
.sym 29275 tx_to_pc.clock_count[6]
.sym 29279 $PACKER_VCC_NET
.sym 29281 $nextpnr_ICESTORM_LC_9$I3
.sym 29282 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 29283 tx_to_pc.state[1]
.sym 29284 tx_to_pc.state[0]
.sym 29285 $nextpnr_ICESTORM_LC_9$COUT
.sym 29287 $PACKER_VCC_NET
.sym 29288 tx_to_pc.clock_count[0]
.sym 29290 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29291 $abc$7035$auto$wreduce.cc:455:run$1192[0]
.sym 29294 tx_to_pc.state[0]
.sym 29295 tx_to_pc.state[1]
.sym 29298 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29299 tx_to_pc.state[0]
.sym 29300 tx_to_pc.state[1]
.sym 29302 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2077_new_inv_
.sym 29303 $abc$7035$auto$wreduce.cc:455:run$1193[2]
.sym 29304 tx_to_pc.data_index[2]
.sym 29305 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29306 tx_to_pc.data_index[0]
.sym 29307 tx_to_pc.data_index[1]
.sym 29308 tx_to_pc.data_index[2]
.sym 29310 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29311 $abc$7035$auto$wreduce.cc:455:run$1192[6]
.sym 29314 servant.mdu_rs1[11]
.sym 29315 servant.wb_ibus_adr[11]
.sym 29316 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 29322 $abc$7035$auto$rtlil.cc:1969:NotGate$6797
.sym 29323 pc_active
.sym 29324 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 29326 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[0]
.sym 29327 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29328 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29329 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[0]
.sym 29333 servant.wb_ibus_adr[12]
.sym 29334 servant.mdu_rs1[12]
.sym 29335 servant.wb_ibus_adr[12]
.sym 29336 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 29342 tx_to_pc.state[0]
.sym 29346 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 29347 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[10]
.sym 29350 $abc$7035$adr[10]_new_inv_
.sym 29351 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 29352 $abc$7035$adr[11]_new_inv_
.sym 29354 servant.wb_ibus_adr[11]
.sym 29358 servant.mdu_rs1[10]
.sym 29359 servant.wb_ibus_adr[10]
.sym 29360 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 29362 $abc$7035$adr[10]_new_inv_
.sym 29363 $abc$7035$adr[11]_new_inv_
.sym 29364 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 29366 servant.wb_ibus_adr[12]
.sym 29370 servant.mdu_rs1[0]
.sym 29371 servant.mdu_rs1[1]
.sym 29372 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 29374 $abc$7035$new_n937_
.sym 29375 servant.mdu_rs1[1]
.sym 29376 servant.mdu_op[1]
.sym 29377 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 29378 $abc$7035$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$118_Y_new_inv_
.sym 29379 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29380 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 29381 servant.wb_dbus_we
.sym 29383 dat[0]
.sym 29385 $PACKER_VCC_NET
.sym 29386 dat[6]
.sym 29387 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 29388 $abc$7035$new_n1412_
.sym 29390 servant.mdu_op[0]
.sym 29391 servant.mdu_rs1[1]
.sym 29392 servant.mdu_op[1]
.sym 29393 servant.mdu_rs1[0]
.sym 29394 dat[1]
.sym 29395 $abc$7035$auto$wreduce.cc:455:run$1187[0]
.sym 29396 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 29398 servant.wb_dbus_we
.sym 29399 $abc$7035$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29400 servant.mdu_rs1[31]
.sym 29401 clock_gen.pll.rst_reg[1]
.sym 29402 $abc$7035$new_n937_
.sym 29403 servant.mdu_rs1[1]
.sym 29404 servant.mdu_op[1]
.sym 29405 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 29406 servant.mdu_op[0]
.sym 29407 servant.mdu_rs1[0]
.sym 29410 servant.mdu_rs1[0]
.sym 29411 servant.mdu_rs1[1]
.sym 29412 servant.mdu_op[1]
.sym 29413 $abc$7035$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$46_Y_new_
.sym 29414 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29415 servant.mdu_op[2]
.sym 29416 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29417 $abc$7035$new_n1505_
.sym 29418 dat[5]
.sym 29419 servant.mdu_op[2]
.sym 29420 servant.cpu.cpu.state.init_done
.sym 29421 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29422 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 29423 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29426 servant.cpu.cpu.decode.opcode[2]
.sym 29427 $abc$7035$new_n1506_
.sym 29428 servant.wb_dbus_ack
.sym 29429 servant.cpu.cpu.branch_op
.sym 29430 $abc$7035$auto$wreduce.cc:455:run$1187[5]
.sym 29431 servant.cpu.cpu.cnt_done
.sym 29432 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 29433 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29434 servant.cpu.cpu.bufreg2_q
.sym 29438 dat[0]
.sym 29439 dat[16]
.sym 29440 servant.mdu_rs1[0]
.sym 29441 $abc$7035$new_n1622_
.sym 29442 servant.cpu.cpu.branch_op
.sym 29443 servant.cpu.cpu.decode.opcode[0]
.sym 29444 $abc$7035$new_n1032_
.sym 29445 servant.cpu.cpu.decode.opcode[2]
.sym 29446 servant.mdu_op[0]
.sym 29447 servant.mdu_op[2]
.sym 29448 servant.mdu_op[1]
.sym 29450 wb_mem_rdt[6]
.sym 29454 servant.cpu.cpu.bufreg_sh_signed
.sym 29455 servant.wb_dbus_we
.sym 29456 servant.mdu_op[1]
.sym 29457 servant.mdu_op[0]
.sym 29458 servant.mdu_op[2]
.sym 29459 servant.mdu_op[1]
.sym 29460 servant.mdu_op[0]
.sym 29461 servant.cpu.cpu.decode.op21
.sym 29462 servant.mdu_op[2]
.sym 29463 servant.mdu_op[1]
.sym 29464 servant.mdu_op[0]
.sym 29466 wb_mem_rdt[14]
.sym 29470 servant.cpu.cpu.decode.opcode[2]
.sym 29471 servant.cpu.cpu.branch_op
.sym 29474 servant.cpu.cpu.alu.cmp_r
.sym 29475 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 29476 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 29478 $abc$7035$servant.cpu.cpu.alu.result_eq_new_
.sym 29479 $abc$7035$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 29480 servant.mdu_op[2]
.sym 29481 servant.mdu_op[1]
.sym 29482 $abc$7035$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$365_Y_new_inv_
.sym 29483 servant.cpu.cpu.decode.opcode[2]
.sym 29484 $abc$7035$servant.cpu.cpu.bufreg.i_imm_new_
.sym 29486 servant.cpu.cpu.decode.opcode[1]
.sym 29487 servant.cpu.cpu.decode.opcode[0]
.sym 29488 servant.cpu.cpu.branch_op
.sym 29489 $abc$7035$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$333_Y_new_inv_
.sym 29490 servant.cpu.cpu.decode.opcode[2]
.sym 29491 servant.cpu.cpu.decode.opcode[1]
.sym 29492 servant.cpu.cpu.decode.opcode[0]
.sym 29493 $abc$7035$new_n1218_
.sym 29494 servant.cpu.cpu.decode.opcode[2]
.sym 29495 servant.cpu.cpu.ebreak
.sym 29496 servant.wb_dbus_we
.sym 29497 servant.cpu.cpu.branch_op
.sym 29498 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 29499 servant.cpu.cpu.decode.op26
.sym 29500 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29502 servant.cpu.cpu.branch_op
.sym 29503 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$494_Y_new_inv_
.sym 29506 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29507 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29508 servant.cpu.cpu.cnt_en
.sym 29510 $abc$7035$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 29511 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29512 servant.cpu.rdata0
.sym 29513 $abc$7035$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29514 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29515 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29516 servant.cpu.rdata0
.sym 29517 servant.cpu.cpu.alu.add_cy_r
.sym 29518 servant.mdu_op[1]
.sym 29519 servant.mdu_op[0]
.sym 29520 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29521 servant.cpu.rdata0
.sym 29522 servant.cpu.rdata0
.sym 29523 servant.cpu.cpu.alu.add_cy_r
.sym 29524 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29525 $abc$7035$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29526 servant.cpu.cpu.decode.opcode[1]
.sym 29527 servant.cpu.cpu.decode.opcode[0]
.sym 29528 servant.cpu.cpu.branch_op
.sym 29529 servant.cpu.rdata0
.sym 29530 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 29531 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 29532 servant.cpu.cpu.bufreg.c_r
.sym 29533 servant.cpu.cpu.bufreg_en
.sym 29534 $abc$7035$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$366_Y_new_
.sym 29535 $abc$7035$auto$alumacc.cc:474:replace_alu$1271.AA[0]_new_
.sym 29536 servant.cpu.cpu.bufreg.c_r
.sym 29537 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 29538 wb_mem_rdt[20]
.sym 29542 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 29543 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29546 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29547 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[10]
.sym 29548 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29549 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[10]
.sym 29550 $abc$7035$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$296_Y_new_inv_
.sym 29551 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 29554 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29555 servant.cpu.cpu.decode.opcode[0]
.sym 29556 servant.wb_dbus_we
.sym 29558 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29559 $abc$7035$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$484_Y_new_
.sym 29560 servant.cpu.cpu.decode.op21
.sym 29562 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 29563 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[5]
.sym 29564 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29565 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[5]
.sym 29566 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 29567 servant.cpu.cpu.cnt_en
.sym 29568 servant.wb_ibus_ack
.sym 29570 servant.cpu.cpu.decode.op26
.sym 29571 servant.cpu.cpu.ebreak
.sym 29572 servant.cpu.cpu.rd_addr[1]
.sym 29573 servant.cpu.rf_ram_if.wcnt[0]
.sym 29574 wb_mem_rdt[26]
.sym 29578 wb_mem_rdt[21]
.sym 29582 servant.cpu.cpu.decode.op21
.sym 29583 servant.cpu.cpu.decode.op26
.sym 29586 wb_mem_rdt[22]
.sym 29590 servant.cpu.cpu.ebreak
.sym 29591 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 29592 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 29594 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 29595 servant.cpu.cpu.decode.op21
.sym 29598 servant.cpu.cpu.ebreak
.sym 29599 $abc$7035$servant.cpu.cpu.decode.csr_op_new_
.sym 29600 servant.cpu.cpu.decode.op26
.sym 29601 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 29602 $abc$7035$servant.cpu.cpu.csr.i_mret_new_
.sym 29603 servant.cpu.cpu.rs2_addr[0]
.sym 29604 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 29605 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29606 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$497_Y_new_
.sym 29607 servant.cpu.cpu.rd_addr[0]
.sym 29608 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29609 servant.cpu.rf_ram_if.wcnt[0]
.sym 29610 servant.cpu.cpu.rs2_addr[2]
.sym 29611 wb_mem_rdt[21]
.sym 29612 servant.wb_ibus_ack
.sym 29614 servant.cpu.rreg0[2]
.sym 29615 servant.cpu.cpu.rs2_addr[2]
.sym 29616 servant.cpu.raddr[9]
.sym 29617 servant.cpu.rf_ram_if.rcnt[0]
.sym 29618 $abc$7035$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29619 $abc$7035$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$195_Y_new_
.sym 29620 servant.cpu.cpu.rs2_addr[1]
.sym 29621 $abc$7035$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$282_Y[1]_new_inv_
.sym 29622 servant.cpu.rreg0[1]
.sym 29623 $abc$7035$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 29624 servant.cpu.rf_ram_if.rcnt[0]
.sym 29626 servant.cpu.cpu.rs2_addr[3]
.sym 29627 wb_mem_rdt[22]
.sym 29628 servant.wb_ibus_ack
.sym 29630 servant.cpu.cpu.rs2_addr[1]
.sym 29631 wb_mem_rdt[20]
.sym 29632 servant.wb_ibus_ack
.sym 29638 servant.cpu.rreg0[3]
.sym 29639 servant.cpu.cpu.rs2_addr[3]
.sym 29640 servant.cpu.raddr[9]
.sym 29641 servant.cpu.rf_ram_if.rcnt[0]
.sym 29645 servant.cpu.rf_ram_if.rtrig1
.sym 29646 servant.cpu.cpu.immdec.imm30_25[0]
.sym 29647 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 29648 servant.wb_ibus_ack
.sym 29654 servant.cpu.cpu.rs2_addr[4]
.sym 29655 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 29656 servant.wb_ibus_ack
.sym 29662 servant.cpu.rreg0[4]
.sym 29663 servant.cpu.cpu.rs2_addr[4]
.sym 29664 servant.cpu.raddr[9]
.sym 29665 servant.cpu.rf_ram_if.rcnt[0]
.sym 29730 $abc$7035$new_n880_
.sym 29731 data_to[3]
.sym 29732 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 29733 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 29734 $abc$7035$auto$ice40_ffinit.cc:141:execute$6735
.sym 29735 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 29736 tx_to_pc.data_index[2]
.sym 29738 $abc$7035$new_n880_
.sym 29739 data_to[6]
.sym 29740 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 29741 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 29742 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][2]_new_inv_
.sym 29743 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][0]_new_inv_
.sym 29744 tx_to_pc.data_index[0]
.sym 29745 tx_to_pc.data_index[1]
.sym 29746 $abc$7035$new_n880_
.sym 29747 data_to[2]
.sym 29748 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 29749 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 29750 $abc$7035$new_n880_
.sym 29751 data_to[7]
.sym 29752 $abc$7035$auto$ice40_ffinit.cc:141:execute$6723
.sym 29753 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 29754 $abc$7035$auto$ice40_ffinit.cc:141:execute$6731
.sym 29755 $abc$7035$auto$ice40_ffinit.cc:141:execute$6727
.sym 29756 tx_to_pc.data_index[2]
.sym 29758 $abc$7035$new_n880_
.sym 29759 data_to[5]
.sym 29760 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 29761 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 29762 wb_mem_rdt[6]
.sym 29766 wb_mem_rdt[5]
.sym 29770 tx_to_pc.state[1]
.sym 29771 tx_to_pc.state[0]
.sym 29772 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29774 wb_mem_rdt[4]
.sym 29778 wb_mem_rdt[7]
.sym 29782 tx_to_pc.state[0]
.sym 29783 $abc$7035$auto$alumacc.cc:491:replace_alu$1235[6]
.sym 29784 tx_to_pc.state[1]
.sym 29786 wb_mem_rdt[2]
.sym 29790 wb_mem_rdt[3]
.sym 29794 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[21]_new_
.sym 29795 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[69]_new_
.sym 29796 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3729[1]_new_inv_
.sym 29797 $abc$7035$new_n1116_
.sym 29798 tx_to_pc.state[0]
.sym 29799 tx_to_pc.state[1]
.sym 29802 $abc$7035$techmap\tx_to_pc.$procmux$1002_Y[2]_new_inv_
.sym 29803 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1762_new_
.sym 29806 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[5]
.sym 29807 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29808 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 29809 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[5]
.sym 29810 $abc$7035$new_n1615_
.sym 29811 $abc$7035$adr[22]_new_inv_
.sym 29812 $abc$7035$adr[20]_new_inv_
.sym 29814 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 29815 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[5]
.sym 29816 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[5]_new_inv_
.sym 29822 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 29823 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[5]
.sym 29826 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 29827 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[13]
.sym 29834 $abc$7035$adr[11]_new_inv_
.sym 29835 $abc$7035$adr[10]_new_inv_
.sym 29836 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 29838 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 29839 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[7]
.sym 29840 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[7]_new_inv_
.sym 29842 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 29843 $abc$7035$adr[11]_new_inv_
.sym 29844 $abc$7035$adr[10]_new_inv_
.sym 29846 $0\pc_active[0:0]
.sym 29850 $abc$7035$auto$rtlil.cc:1874:Eq$1303
.sym 29854 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 29855 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[2]
.sym 29856 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[2]_new_inv_
.sym 29858 servant.cpu.cpu.rd_addr[1]
.sym 29859 wb_mem_rdt[7]
.sym 29860 servant.wb_ibus_ack
.sym 29862 $abc$7035$adr[10]_new_inv_
.sym 29863 $abc$7035$adr[11]_new_inv_
.sym 29864 $abc$7035$auto$simplemap.cc:250:simplemap_eqne$2913[2]_new_
.sym 29866 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 29867 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[2]
.sym 29870 servant.cpu.cpu.rd_addr[2]
.sym 29871 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 29872 servant.wb_ibus_ack
.sym 29874 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 29875 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[7]
.sym 29878 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 29879 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[14]
.sym 29882 servant.cpu.cpu.rd_addr[3]
.sym 29883 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 29884 servant.wb_ibus_ack
.sym 29886 servant.cpu.cpu.rd_addr[4]
.sym 29887 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 29888 servant.wb_ibus_ack
.sym 29891 dat[0]
.sym 29895 dat[1]
.sym 29896 $PACKER_VCC_NET
.sym 29899 dat[2]
.sym 29900 $PACKER_VCC_NET
.sym 29901 $auto$alumacc.cc:474:replace_alu$1274.C[2]
.sym 29903 dat[3]
.sym 29904 $PACKER_VCC_NET
.sym 29905 $auto$alumacc.cc:474:replace_alu$1274.C[3]
.sym 29907 dat[4]
.sym 29908 $PACKER_VCC_NET
.sym 29909 $auto$alumacc.cc:474:replace_alu$1274.C[4]
.sym 29911 dat[5]
.sym 29912 $PACKER_VCC_NET
.sym 29913 $auto$alumacc.cc:474:replace_alu$1274.C[5]
.sym 29914 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 29915 $abc$7035$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29916 servant.wb_dbus_ack
.sym 29918 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 29919 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 29920 servant.wb_dbus_ack
.sym 29922 servant.cpu.cpu.rd_addr[4]
.sym 29923 servant.cpu.cpu.rd_addr[3]
.sym 29924 servant.cpu.cpu.rd_addr[2]
.sym 29925 servant.cpu.cpu.rd_addr[0]
.sym 29926 wb_mem_rdt[13]
.sym 29930 servant.mdu_op[2]
.sym 29931 servant.wb_dbus_we
.sym 29932 servant.cpu.cpu.bufreg_sh_signed
.sym 29933 servant.mdu_op[1]
.sym 29934 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29935 servant.cpu.cpu.cnt_en
.sym 29936 servant.wb_ibus_ack
.sym 29938 servant.cpu.cpu.rd_addr[1]
.sym 29939 $abc$7035$new_n1548_
.sym 29940 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29942 wb_mem_rdt[12]
.sym 29946 servant.mdu_rs1[30]
.sym 29947 wb_mem_rdt[5]
.sym 29948 servant.wb_timer_rdt[5]
.sym 29949 servant.mdu_rs1[31]
.sym 29950 servant.cpu.cpu.branch_op
.sym 29951 servant.wb_dbus_we
.sym 29952 servant.cpu.cpu.decode.opcode[2]
.sym 29953 servant.cpu.cpu.decode.opcode[0]
.sym 29954 wb_mem_rdt[4]
.sym 29958 wb_mem_rdt[3]
.sym 29962 wb_mem_rdt[2]
.sym 29966 wb_mem_rdt[5]
.sym 29970 servant.mdu_op[1]
.sym 29971 servant.cpu.cpu.decode.opcode[2]
.sym 29974 servant.mdu_op[2]
.sym 29975 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29976 $abc$7035$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$539_Y_new_inv_
.sym 29978 wb_mem_rdt[30]
.sym 29982 servant.cpu.cpu.decode.opcode[0]
.sym 29983 servant.cpu.cpu.decode.opcode[1]
.sym 29984 servant.cpu.cpu.decode.opcode[2]
.sym 29986 servant.mdu_op[2]
.sym 29987 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29988 servant.cpu.cpu.immdec.imm31
.sym 29989 servant.cpu.cpu.cnt_done
.sym 29990 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 29991 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[7]
.sym 29992 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 29993 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[7]
.sym 29994 servant.mdu_op[2]
.sym 29995 $abc$7035$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$463_Y_new_
.sym 29996 servant.cpu.cpu.immdec.imm31
.sym 29998 servant.cpu.cpu.decode.opcode[1]
.sym 29999 servant.cpu.cpu.decode.opcode[2]
.sym 30000 servant.cpu.cpu.decode.opcode[0]
.sym 30001 servant.wb_dbus_we
.sym 30002 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30003 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[2]
.sym 30004 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30005 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[2]
.sym 30006 $abc$7035$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$612_Y
.sym 30007 servant.mdu_rs1[31]
.sym 30008 servant.cpu.cpu.bufreg_sh_signed
.sym 30009 $abc$7035$new_n1253_
.sym 30010 $abc$7035$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 30011 servant.cpu.cpu.cnt_en
.sym 30012 $abc$7035$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30013 servant.wb_dbus_ack
.sym 30014 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30015 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[1]
.sym 30016 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30017 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[1]
.sym 30018 $abc$7035$new_n1211_
.sym 30019 $abc$7035$new_n1210_
.sym 30020 $abc$7035$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 30021 servant.wb_dbus_we
.sym 30022 servant.cpu.cpu.decode.opcode[0]
.sym 30023 servant.cpu.cpu.decode.opcode[2]
.sym 30024 servant.cpu.cpu.decode.opcode[1]
.sym 30026 $abc$7035$new_n1210_
.sym 30027 $abc$7035$new_n1211_
.sym 30030 servant.cpu.cpu.rs2_addr[0]
.sym 30031 servant.cpu.cpu.rd_addr[0]
.sym 30032 servant.cpu.cpu.cnt_done
.sym 30033 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 30034 wb_mem_rdt[31]
.sym 30038 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 30039 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 30040 $abc$7035$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 30046 servant.cpu.cpu.immdec.imm7
.sym 30047 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$392_Y_new_
.sym 30048 servant.cpu.cpu.decode.opcode[0]
.sym 30049 servant.cpu.cpu.branch_op
.sym 30050 servant.cpu.cpu.decode.opcode[2]
.sym 30051 servant.wb_dbus_we
.sym 30052 servant.cpu.cpu.branch_op
.sym 30053 servant.cpu.cpu.decode.opcode[0]
.sym 30054 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30055 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 30056 servant.wb_ibus_ack
.sym 30058 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30059 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[10]
.sym 30060 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30061 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[10]
.sym 30062 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30063 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[15]
.sym 30064 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[15]_new_inv_
.sym 30066 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30067 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[6]
.sym 30068 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30069 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[6]
.sym 30070 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30071 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[14]
.sym 30072 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30073 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[14]
.sym 30074 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[26]_new_
.sym 30075 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[74]_new_
.sym 30076 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 30077 $abc$7035$new_n1170_
.sym 30082 dat[24]
.sym 30083 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 30084 servant.wb_dbus_ack
.sym 30086 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[22]_new_
.sym 30087 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[54]_new_
.sym 30088 $abc$7035$new_n1163_
.sym 30089 $abc$7035$new_n1164_
.sym 30090 servant.mdu_rs1[30]
.sym 30091 $abc$7035$ram.o_wb_rdt[23]_new_inv_
.sym 30092 servant.wb_timer_rdt[23]
.sym 30093 servant.mdu_rs1[31]
.sym 30094 $abc$7035$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 30095 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 30096 servant.wb_dbus_ack
.sym 30098 servant.mdu_rs1[30]
.sym 30099 wb_mem_rdt[31]
.sym 30100 servant.wb_timer_rdt[31]
.sym 30101 servant.mdu_rs1[31]
.sym 30102 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30103 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[6]
.sym 30106 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30107 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[10]
.sym 30108 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[10]_new_inv_
.sym 30110 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30111 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[4]
.sym 30112 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[4]_new_inv_
.sym 30114 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30115 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[6]
.sym 30116 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[6]_new_inv_
.sym 30118 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30119 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[5]
.sym 30120 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[5]_new_inv_
.sym 30122 servant.mdu_rs1[30]
.sym 30123 wb_mem_rdt[22]
.sym 30124 servant.wb_timer_rdt[22]
.sym 30125 servant.mdu_rs1[31]
.sym 30126 servant.mdu_rs1[30]
.sym 30127 wb_mem_rdt[26]
.sym 30128 servant.wb_timer_rdt[26]
.sym 30129 servant.mdu_rs1[31]
.sym 30130 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[7]
.sym 30131 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30132 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[7]_new_inv_
.sym 30134 servant.cpu.cpu.rs2_addr[0]
.sym 30135 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 30136 servant.cpu.cpu.branch_op
.sym 30138 dat[23]
.sym 30139 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 30140 servant.wb_dbus_ack
.sym 30142 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30143 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[10]
.sym 30154 dat[27]
.sym 30155 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 30156 servant.wb_dbus_ack
.sym 30158 servant.mdu_rs1[30]
.sym 30159 wb_mem_rdt[21]
.sym 30160 servant.wb_timer_rdt[21]
.sym 30161 servant.mdu_rs1[31]
.sym 30166 dat[22]
.sym 30167 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 30168 servant.wb_dbus_ack
.sym 30170 dat[20]
.sym 30171 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 30172 servant.wb_dbus_ack
.sym 30242 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][1]_new_inv_
.sym 30243 $abc$7035$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$1\buffer[7:0][3]_new_inv_
.sym 30244 tx_to_pc.data_index[1]
.sym 30245 tx_to_pc.data_index[0]
.sym 30250 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30251 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[7]
.sym 30252 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30253 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[7]
.sym 30254 $abc$7035$new_n891_
.sym 30255 $abc$7035$new_n888_
.sym 30256 tx_to_pc.state[0]
.sym 30257 tx_to_pc.state[1]
.sym 30258 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30259 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[14]
.sym 30260 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30261 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[14]
.sym 30262 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30263 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[2]
.sym 30264 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30265 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[2]
.sym 30266 tx_to_pc.state[1]
.sym 30278 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[1]
.sym 30279 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30280 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30281 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[1]
.sym 30282 $abc$7035$new_n880_
.sym 30283 data_to[0]
.sym 30284 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 30285 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30286 $abc$7035$auto$ice40_ffinit.cc:141:execute$6743
.sym 30287 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 30288 tx_to_pc.data_index[2]
.sym 30290 $abc$7035$auto$ice40_ffinit.cc:141:execute$6751
.sym 30291 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 30292 tx_to_pc.data_index[2]
.sym 30294 $abc$7035$new_n880_
.sym 30295 data_to[4]
.sym 30296 $abc$7035$auto$ice40_ffinit.cc:141:execute$6739
.sym 30297 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30298 $abc$7035$new_n880_
.sym 30299 data_to[1]
.sym 30300 $abc$7035$auto$ice40_ffinit.cc:141:execute$6719
.sym 30301 $abc$7035$techmap$techmap\tx_to_pc.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30302 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[17]_new_
.sym 30303 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[49]_new_
.sym 30304 $abc$7035$new_n1091_
.sym 30305 $abc$7035$new_n1092_
.sym 30306 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[6]
.sym 30307 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30308 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30309 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[6]
.sym 30310 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30311 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[6]
.sym 30312 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[6]_new_inv_
.sym 30314 wb_mem_rdt[1]
.sym 30318 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[15]
.sym 30319 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30320 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30321 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[15]
.sym 30322 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[13]
.sym 30323 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30324 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30325 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[13]
.sym 30326 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30327 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[3]
.sym 30328 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[3]_new_inv_
.sym 30330 wb_mem_rdt[0]
.sym 30334 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30335 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[1]
.sym 30336 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[1]_new_inv_
.sym 30338 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[9]
.sym 30339 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30340 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[9]_new_inv_
.sym 30342 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[29]_new_
.sym 30343 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[61]_new_
.sym 30344 $abc$7035$new_n1139_
.sym 30345 $abc$7035$new_n1140_
.sym 30346 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[16]_new_
.sym 30347 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[64]_new_
.sym 30348 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3689[1]_new_inv_
.sym 30349 $abc$7035$new_n1086_
.sym 30350 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[18]_new_
.sym 30351 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[50]_new_
.sym 30352 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3705[2]_new_inv_
.sym 30353 $abc$7035$new_n1098_
.sym 30354 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30355 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[13]
.sym 30356 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[13]_new_inv_
.sym 30358 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[23]_new_
.sym 30359 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[55]_new_
.sym 30360 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3745[2]_new_inv_
.sym 30361 $abc$7035$new_n1128_
.sym 30362 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[11]
.sym 30363 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30364 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[11]_new_inv_
.sym 30366 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30367 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[0]
.sym 30368 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[0]_new_inv_
.sym 30370 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[10]
.sym 30371 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30372 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[10]_new_inv_
.sym 30374 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30375 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[4]
.sym 30378 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 30379 wb_mem_rdt[0]
.sym 30380 $abc$7035$new_n1397_
.sym 30382 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30383 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[12]
.sym 30384 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[12]_new_inv_
.sym 30386 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[30]_new_
.sym 30387 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[62]_new_
.sym 30388 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3801[2]_new_inv_
.sym 30389 $abc$7035$new_n1146_
.sym 30390 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30391 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[14]
.sym 30392 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[14]_new_inv_
.sym 30394 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30395 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[6]
.sym 30398 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30399 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[11]
.sym 30402 dat[7]
.sym 30403 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30404 servant.wb_dbus_ack
.sym 30406 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[31]_new_
.sym 30407 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[63]_new_
.sym 30408 $abc$7035$new_n1356_
.sym 30409 $abc$7035$new_n1357_
.sym 30410 dat[13]
.sym 30411 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 30412 servant.wb_dbus_ack
.sym 30414 dat[4]
.sym 30415 $abc$7035$auto$wreduce.cc:455:run$1187[3]
.sym 30416 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 30418 servant.mdu_rs1[30]
.sym 30419 wb_mem_rdt[6]
.sym 30420 servant.wb_timer_rdt[6]
.sym 30421 servant.mdu_rs1[31]
.sym 30422 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 30423 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 30424 servant.wb_dbus_ack
.sym 30426 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[15]
.sym 30427 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30428 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[15]_new_inv_
.sym 30430 servant.mdu_rs1[30]
.sym 30431 wb_mem_rdt[12]
.sym 30432 servant.wb_timer_rdt[12]
.sym 30433 servant.mdu_rs1[31]
.sym 30434 servant.mdu_rs1[30]
.sym 30435 $abc$7035$ram.o_wb_rdt[9]_new_inv_
.sym 30436 servant.wb_timer_rdt[9]
.sym 30437 servant.mdu_rs1[31]
.sym 30438 dat[10]
.sym 30439 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 30440 servant.wb_dbus_ack
.sym 30442 dat[3]
.sym 30443 $abc$7035$auto$wreduce.cc:455:run$1187[2]
.sym 30444 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 30446 servant.mdu_rs1[30]
.sym 30447 $abc$7035$ram.o_wb_rdt[11]_new_inv_
.sym 30448 servant.wb_timer_rdt[11]
.sym 30449 servant.mdu_rs1[31]
.sym 30450 dat[12]
.sym 30451 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 30452 servant.wb_dbus_ack
.sym 30454 dat[15]
.sym 30455 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 30456 servant.wb_dbus_ack
.sym 30458 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 30459 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 30460 servant.wb_dbus_ack
.sym 30462 dat[9]
.sym 30463 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 30464 servant.wb_dbus_ack
.sym 30466 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 30467 wb_mem_rdt[13]
.sym 30468 servant.wb_ibus_ack
.sym 30470 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 30471 wb_mem_rdt[12]
.sym 30472 servant.wb_ibus_ack
.sym 30474 servant.mdu_rs1[30]
.sym 30475 wb_mem_rdt[14]
.sym 30476 servant.wb_timer_rdt[14]
.sym 30477 servant.mdu_rs1[31]
.sym 30478 servant.cpu.rreg0[0]
.sym 30479 wb_mem_rdt[14]
.sym 30480 servant.wb_ibus_ack
.sym 30486 servant.mdu_rs1[30]
.sym 30487 servant.mdu_rs1[31]
.sym 30493 $abc$7035$new_n1547_
.sym 30494 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 30495 servant.cpu.cpu.cnt_en
.sym 30496 servant.wb_ibus_ack
.sym 30498 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30499 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[3]
.sym 30500 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30501 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[3]
.sym 30502 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30503 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[14]
.sym 30504 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30505 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[14]
.sym 30509 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$5772
.sym 30510 $abc$7035$servant.cpu.cpu.immdec.signbit_new_
.sym 30511 wb_mem_rdt[7]
.sym 30512 servant.wb_ibus_ack
.sym 30514 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30515 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[4]
.sym 30516 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30517 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[4]
.sym 30518 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30519 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[5]
.sym 30520 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30521 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[5]
.sym 30526 servant.wb_ibus_ack
.sym 30527 servant.cpu.cpu.cnt_en
.sym 30530 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[19]_new_
.sym 30531 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[51]_new_
.sym 30532 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3945[2]_new_inv_
.sym 30533 $abc$7035$new_n1386_
.sym 30534 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 30535 wb_mem_rdt[20]
.sym 30536 servant.wb_ibus_ack
.sym 30538 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30539 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[2]
.sym 30542 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30543 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[7]
.sym 30544 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30545 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[7]
.sym 30546 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[18]_new_
.sym 30547 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[50]_new_
.sym 30548 $abc$7035$new_n1377_
.sym 30549 $abc$7035$new_n1378_
.sym 30550 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[23]_new_
.sym 30551 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[55]_new_
.sym 30552 $abc$7035$new_n1303_
.sym 30553 $abc$7035$new_n1304_
.sym 30554 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30555 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[10]
.sym 30558 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30559 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[2]
.sym 30560 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30561 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[2]
.sym 30562 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[20]_new_
.sym 30563 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[52]_new_
.sym 30564 $abc$7035$new_n1151_
.sym 30565 $abc$7035$new_n1152_
.sym 30566 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30567 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[15]
.sym 30568 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30569 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[15]
.sym 30570 servant.mdu_rs1[30]
.sym 30571 wb_mem_rdt[20]
.sym 30572 servant.wb_timer_rdt[20]
.sym 30573 servant.mdu_rs1[31]
.sym 30574 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30575 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[8]
.sym 30576 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30577 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[8]
.sym 30578 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[31]_new_
.sym 30579 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[79]_new_
.sym 30580 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3913[1]_new_inv_
.sym 30581 $abc$7035$new_n1182_
.sym 30582 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30583 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[0]
.sym 30584 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30585 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[0]
.sym 30586 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30587 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[1]
.sym 30588 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30589 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[1]
.sym 30590 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30591 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[3]
.sym 30594 $abc$7035$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30595 servant.cpu.cpu.cnt_en
.sym 30596 servant.wb_ibus_ack
.sym 30598 dat[31]
.sym 30599 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 30600 servant.wb_dbus_ack
.sym 30602 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30603 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[14]
.sym 30604 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[14]_new_inv_
.sym 30606 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[30]_new_
.sym 30607 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[62]_new_
.sym 30608 $abc$7035$new_n1175_
.sym 30609 $abc$7035$new_n1176_
.sym 30610 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30611 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[5]
.sym 30614 dat[21]
.sym 30615 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 30616 servant.wb_dbus_ack
.sym 30618 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[16]_new_
.sym 30619 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[48]_new_
.sym 30620 $abc$7035$new_n1363_
.sym 30621 $abc$7035$new_n1364_
.sym 30622 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[21]_new_
.sym 30623 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[53]_new_
.sym 30624 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3961[2]_new_inv_
.sym 30625 $abc$7035$new_n1158_
.sym 30626 servant.cpu.rreg0[2]
.sym 30627 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 30628 servant.wb_ibus_ack
.sym 30630 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[3]
.sym 30631 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30632 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[3]_new_inv_
.sym 30634 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[1]
.sym 30635 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30636 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[1]_new_inv_
.sym 30638 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[0]
.sym 30639 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30640 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[0]_new_inv_
.sym 30642 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[2]
.sym 30643 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30644 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[2]_new_inv_
.sym 30646 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30647 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[6]
.sym 30650 servant.cpu.rreg0[1]
.sym 30651 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 30652 servant.wb_ibus_ack
.sym 30654 servant.cpu.rreg0[3]
.sym 30655 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 30656 servant.wb_ibus_ack
.sym 30658 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 30659 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$386_Y_new_inv_
.sym 30660 servant.wb_ibus_ack
.sym 30666 servant.mdu_rs1[30]
.sym 30667 $abc$7035$ram.o_wb_rdt[19]_new_inv_
.sym 30668 servant.wb_timer_rdt[19]
.sym 30669 servant.mdu_rs1[31]
.sym 30674 servant.cpu.rreg0[4]
.sym 30675 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 30676 servant.wb_ibus_ack
.sym 30694 servant.mdu_rs1[31]
.sym 30774 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30775 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[3]
.sym 30776 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30777 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[3]
.sym 30778 $abc$7035$new_n867_
.sym 30779 data_to_ble[3]
.sym 30780 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 30781 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30782 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30783 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[12]
.sym 30784 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30785 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[12]
.sym 30786 $abc$7035$new_n867_
.sym 30787 data_to_ble[6]
.sym 30788 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 30789 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30794 $abc$7035$new_n867_
.sym 30795 data_to_ble[0]
.sym 30796 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 30797 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30798 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[11]
.sym 30799 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30800 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30801 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[11]
.sym 30802 $abc$7035$new_n867_
.sym 30803 data_to_ble[5]
.sym 30804 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 30805 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30806 $abc$7035$new_n867_
.sym 30807 data_to_ble[1]
.sym 30808 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 30809 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30810 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[1]
.sym 30811 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30812 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30813 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[1]
.sym 30814 $abc$7035$new_n867_
.sym 30815 data_to_ble[2]
.sym 30816 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 30817 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 30818 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[19]_new_
.sym 30819 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[51]_new_
.sym 30820 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3713[2]_new_inv_
.sym 30821 $abc$7035$new_n1104_
.sym 30822 wb_mem_rdt[0]
.sym 30826 $abc$7035$adr[22]_new_inv_
.sym 30827 $abc$7035$adr[20]_new_inv_
.sym 30828 $abc$7035$new_n1615_
.sym 30830 wb_mem_rdt[6]
.sym 30834 wb_mem_rdt[1]
.sym 30838 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30839 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[0]
.sym 30842 wb_mem_rdt[5]
.sym 30846 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[9]
.sym 30847 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30848 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30849 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[9]
.sym 30850 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[22]_new_
.sym 30851 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[54]_new_
.sym 30852 $abc$7035$new_n1121_
.sym 30853 $abc$7035$new_n1122_
.sym 30854 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[25]_new_
.sym 30855 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[57]_new_
.sym 30856 $abc$7035$new_n1279_
.sym 30857 $abc$7035$new_n1280_
.sym 30858 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 30862 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[0]
.sym 30863 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30864 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 30865 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[0]
.sym 30866 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 30870 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30871 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[8]
.sym 30874 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[8]
.sym 30875 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30876 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[8]_new_inv_
.sym 30878 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[10]
.sym 30879 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30880 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 30881 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[10]
.sym 30882 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 30883 $abc$7035$auto$memory_bram.cc:922:replace_cell$1319[12]
.sym 30886 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[20]_new_
.sym 30887 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[52]_new_
.sym 30888 $abc$7035$new_n1109_
.sym 30889 $abc$7035$new_n1110_
.sym 30890 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 30891 $abc$7035$auto$memory_bram.cc:922:replace_cell$1384[4]
.sym 30892 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.Y_B[4]_new_inv_
.sym 30894 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[26]_new_
.sym 30895 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[58]_new_
.sym 30896 $abc$7035$new_n1286_
.sym 30897 $abc$7035$new_n1287_
.sym 30898 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[27]_new_
.sym 30899 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[59]_new_
.sym 30900 $abc$7035$new_n1293_
.sym 30901 $abc$7035$new_n1294_
.sym 30902 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[28]_new_
.sym 30903 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[60]_new_
.sym 30904 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3785[2]_new_inv_
.sym 30905 $abc$7035$new_n1134_
.sym 30906 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30907 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[2]
.sym 30910 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 30911 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[14]
.sym 30912 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 30913 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[14]
.sym 30914 servant.mdu_rs1[31]
.sym 30915 servant.wb_timer_rdt[1]
.sym 30916 wb_mem_rdt[1]
.sym 30917 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 30918 servant.mdu_rs1[30]
.sym 30919 $abc$7035$ram.o_wb_rdt[10]_new_inv_
.sym 30920 servant.wb_timer_rdt[10]
.sym 30921 servant.mdu_rs1[31]
.sym 30922 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30923 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[6]
.sym 30926 dat[5]
.sym 30927 $abc$7035$auto$wreduce.cc:455:run$1187[4]
.sym 30928 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 30930 servant.mdu_rs1[31]
.sym 30931 servant.wb_timer_rdt[4]
.sym 30932 wb_mem_rdt[4]
.sym 30933 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 30934 q$SB_IO_OUT
.sym 30938 servant.mdu_rs1[31]
.sym 30939 servant.wb_timer_rdt[3]
.sym 30940 wb_mem_rdt[3]
.sym 30941 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 30942 servant.mdu_rs1[30]
.sym 30943 servant.wb_gpio_rdt
.sym 30944 servant.wb_timer_rdt[0]
.sym 30945 servant.mdu_rs1[31]
.sym 30946 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30947 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[1]
.sym 30950 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 30951 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 30952 servant.wb_dbus_ack
.sym 30954 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 30955 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[15]
.sym 30958 servant.wb_dbus_ack
.sym 30959 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 30960 dat[0]
.sym 30961 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$6153
.sym 30962 dat[2]
.sym 30963 dat[1]
.sym 30964 $abc$7035$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$342_Y_new_
.sym 30966 servant.mdu_rs1[30]
.sym 30967 $abc$7035$ram.o_wb_rdt[8]_new_inv_
.sym 30968 servant.wb_timer_rdt[8]
.sym 30969 servant.mdu_rs1[31]
.sym 30970 servant.mdu_rs1[30]
.sym 30971 $abc$7035$ram.o_wb_rdt[15]_new_inv_
.sym 30972 servant.wb_timer_rdt[15]
.sym 30973 servant.mdu_rs1[31]
.sym 30974 servant.mdu_rs1[31]
.sym 30975 servant.wb_timer_rdt[2]
.sym 30976 wb_mem_rdt[2]
.sym 30977 $abc$7035$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$109_Y_new_
.sym 30979 servant.wb_timer_rdt[0]
.sym 30984 servant.wb_timer_rdt[1]
.sym 30988 servant.wb_timer_rdt[2]
.sym 30989 $auto$alumacc.cc:474:replace_alu$1283.C[2]
.sym 30992 servant.wb_timer_rdt[3]
.sym 30993 $auto$alumacc.cc:474:replace_alu$1283.C[3]
.sym 30996 servant.wb_timer_rdt[4]
.sym 30997 $auto$alumacc.cc:474:replace_alu$1283.C[4]
.sym 31000 servant.wb_timer_rdt[5]
.sym 31001 $auto$alumacc.cc:474:replace_alu$1283.C[5]
.sym 31004 servant.wb_timer_rdt[6]
.sym 31005 $auto$alumacc.cc:474:replace_alu$1283.C[6]
.sym 31008 servant.wb_timer_rdt[7]
.sym 31009 $auto$alumacc.cc:474:replace_alu$1283.C[7]
.sym 31012 servant.wb_timer_rdt[8]
.sym 31013 $auto$alumacc.cc:474:replace_alu$1283.C[8]
.sym 31016 servant.wb_timer_rdt[9]
.sym 31017 $auto$alumacc.cc:474:replace_alu$1283.C[9]
.sym 31020 servant.wb_timer_rdt[10]
.sym 31021 $auto$alumacc.cc:474:replace_alu$1283.C[10]
.sym 31024 servant.wb_timer_rdt[11]
.sym 31025 $auto$alumacc.cc:474:replace_alu$1283.C[11]
.sym 31028 servant.wb_timer_rdt[12]
.sym 31029 $auto$alumacc.cc:474:replace_alu$1283.C[12]
.sym 31032 servant.wb_timer_rdt[13]
.sym 31033 $auto$alumacc.cc:474:replace_alu$1283.C[13]
.sym 31036 servant.wb_timer_rdt[14]
.sym 31037 $auto$alumacc.cc:474:replace_alu$1283.C[14]
.sym 31040 servant.wb_timer_rdt[15]
.sym 31041 $auto$alumacc.cc:474:replace_alu$1283.C[15]
.sym 31044 servant.wb_timer_rdt[16]
.sym 31045 $auto$alumacc.cc:474:replace_alu$1283.C[16]
.sym 31048 servant.wb_timer_rdt[17]
.sym 31049 $auto$alumacc.cc:474:replace_alu$1283.C[17]
.sym 31052 servant.wb_timer_rdt[18]
.sym 31053 $auto$alumacc.cc:474:replace_alu$1283.C[18]
.sym 31056 servant.wb_timer_rdt[19]
.sym 31057 $auto$alumacc.cc:474:replace_alu$1283.C[19]
.sym 31060 servant.wb_timer_rdt[20]
.sym 31061 $auto$alumacc.cc:474:replace_alu$1283.C[20]
.sym 31064 servant.wb_timer_rdt[21]
.sym 31065 $auto$alumacc.cc:474:replace_alu$1283.C[21]
.sym 31068 servant.wb_timer_rdt[22]
.sym 31069 $auto$alumacc.cc:474:replace_alu$1283.C[22]
.sym 31072 servant.wb_timer_rdt[23]
.sym 31073 $auto$alumacc.cc:474:replace_alu$1283.C[23]
.sym 31076 servant.wb_timer_rdt[24]
.sym 31077 $auto$alumacc.cc:474:replace_alu$1283.C[24]
.sym 31080 servant.wb_timer_rdt[25]
.sym 31081 $auto$alumacc.cc:474:replace_alu$1283.C[25]
.sym 31084 servant.wb_timer_rdt[26]
.sym 31085 $auto$alumacc.cc:474:replace_alu$1283.C[26]
.sym 31088 servant.wb_timer_rdt[27]
.sym 31089 $auto$alumacc.cc:474:replace_alu$1283.C[27]
.sym 31092 servant.wb_timer_rdt[28]
.sym 31093 $auto$alumacc.cc:474:replace_alu$1283.C[28]
.sym 31096 servant.wb_timer_rdt[29]
.sym 31097 $auto$alumacc.cc:474:replace_alu$1283.C[29]
.sym 31100 servant.wb_timer_rdt[30]
.sym 31101 $auto$alumacc.cc:474:replace_alu$1283.C[30]
.sym 31104 servant.wb_timer_rdt[31]
.sym 31105 $auto$alumacc.cc:474:replace_alu$1283.C[31]
.sym 31106 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31107 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[15]
.sym 31110 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[17]_new_
.sym 31111 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[49]_new_
.sym 31112 $abc$7035$new_n1370_
.sym 31113 $abc$7035$new_n1371_
.sym 31114 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31115 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[0]
.sym 31118 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31119 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[14]
.sym 31122 servant.mdu_rs1[30]
.sym 31123 wb_mem_rdt[30]
.sym 31124 servant.wb_timer_rdt[30]
.sym 31125 servant.mdu_rs1[31]
.sym 31126 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31127 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[4]
.sym 31130 wb_mem_rdt[30]
.sym 31131 $abc$7035$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$393_Y_new_inv_
.sym 31132 servant.wb_ibus_ack
.sym 31134 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[24]_new_
.sym 31135 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[56]_new_
.sym 31136 $abc$7035$new_n1310_
.sym 31137 $abc$7035$new_n1311_
.sym 31138 servant.mdu_rs1[30]
.sym 31139 $abc$7035$ram.o_wb_rdt[16]_new_inv_
.sym 31140 servant.wb_timer_rdt[16]
.sym 31141 servant.mdu_rs1[31]
.sym 31142 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31143 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[5]
.sym 31146 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31147 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[0]
.sym 31150 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[9]
.sym 31151 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 31152 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[9]_new_inv_
.sym 31154 dat[25]
.sym 31155 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 31156 servant.wb_dbus_ack
.sym 31158 servant.mdu_rs1[30]
.sym 31159 $abc$7035$ram.o_wb_rdt[17]_new_inv_
.sym 31160 servant.wb_timer_rdt[17]
.sym 31161 servant.mdu_rs1[31]
.sym 31162 dat[17]
.sym 31163 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 31164 servant.wb_dbus_ack
.sym 31166 dat[18]
.sym 31167 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 31168 servant.wb_dbus_ack
.sym 31170 servant.cpu.cpu.immdec.imm30_25[3]
.sym 31171 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 31172 servant.wb_ibus_ack
.sym 31174 servant.cpu.cpu.immdec.imm30_25[1]
.sym 31175 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 31176 servant.wb_ibus_ack
.sym 31178 servant.cpu.cpu.immdec.imm30_25[5]
.sym 31179 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 31180 servant.wb_ibus_ack
.sym 31182 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[8]
.sym 31183 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 31184 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[8]_new_inv_
.sym 31186 servant.cpu.cpu.immdec.imm30_25[2]
.sym 31187 wb_mem_rdt[26]
.sym 31188 servant.wb_ibus_ack
.sym 31190 servant.mdu_rs1[30]
.sym 31191 $abc$7035$ram.o_wb_rdt[25]_new_inv_
.sym 31192 servant.wb_timer_rdt[25]
.sym 31193 servant.mdu_rs1[31]
.sym 31194 servant.cpu.cpu.immdec.imm30_25[4]
.sym 31195 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 31196 servant.wb_ibus_ack
.sym 31198 servant.mdu_rs1[30]
.sym 31199 $abc$7035$ram.o_wb_rdt[24]_new_inv_
.sym 31200 servant.wb_timer_rdt[24]
.sym 31201 servant.mdu_rs1[31]
.sym 31233 servant.mdu_rs1[30]
.sym 31266 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[1]
.sym 31267 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1533[0]
.sym 31270 $abc$7035$new_n867_
.sym 31271 data_to_ble[4]
.sym 31272 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 31273 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 31274 $abc$7035$ram.we[1]_new_
.sym 31275 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 31278 tx_to_ble.state[1]
.sym 31282 $abc$7035$ram.we[0]_new_
.sym 31283 $abc$7035$auto$rtlil.cc:1874:Eq$1329
.sym 31286 $abc$7035$new_n867_
.sym 31287 data_to_ble[7]
.sym 31288 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 31289 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$1967_Y[1]_new_
.sym 31290 tx_to_ble.state[1]
.sym 31291 tx_to_ble.state[0]
.sym 31292 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31294 tx_to_ble.state[0]
.sym 31295 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31296 tx_to_ble.state[1]
.sym 31298 wb_mem_rdt[7]
.sym 31302 $abc$7035$auto$ice40_ffinit.cc:141:execute$6703
.sym 31303 $abc$7035$auto$ice40_ffinit.cc:141:execute$6699
.sym 31304 tx_to_ble.data_index[1]
.sym 31305 tx_to_ble.data_index[2]
.sym 31306 $abc$7035$auto$ice40_ffinit.cc:141:execute$6715
.sym 31307 $abc$7035$auto$ice40_ffinit.cc:141:execute$6755
.sym 31308 tx_to_ble.data_index[1]
.sym 31309 $abc$7035$new_n1604_
.sym 31310 wb_mem_rdt[3]
.sym 31314 wb_mem_rdt[4]
.sym 31318 $abc$7035$new_n874_
.sym 31319 $abc$7035$new_n875_
.sym 31320 $abc$7035$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.$4\buffer[7:0][0]_new_
.sym 31321 tx_to_ble.data_index[0]
.sym 31322 wb_mem_rdt[2]
.sym 31326 $abc$7035$auto$ice40_ffinit.cc:141:execute$6767
.sym 31327 $abc$7035$auto$ice40_ffinit.cc:141:execute$6759
.sym 31328 tx_to_ble.data_index[2]
.sym 31329 tx_to_ble.data_index[1]
.sym 31330 $abc$7035$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$29.buffer[0]_new_
.sym 31331 tx_to_ble.state[0]
.sym 31332 tx_to_ble.state[1]
.sym 31334 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[8]
.sym 31335 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31336 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 31337 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[8]
.sym 31338 $abc$7035$auto$ice40_ffinit.cc:141:execute$6763
.sym 31339 $abc$7035$auto$ice40_ffinit.cc:141:execute$6711
.sym 31340 tx_to_ble.data_index[1]
.sym 31341 tx_to_ble.data_index[2]
.sym 31342 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[8]
.sym 31343 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31344 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31345 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[8]
.sym 31346 $abc$7035$ram.we[1]_new_
.sym 31347 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 31350 $abc$7035$ram.we[0]_new_
.sym 31351 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 31354 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[1]
.sym 31355 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1539[0]
.sym 31358 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31359 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[3]
.sym 31360 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31361 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[3]
.sym 31362 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[13]
.sym 31363 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31364 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31365 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[13]
.sym 31366 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[24]_new_
.sym 31367 $abc$7035$auto$memory_bram.cc:983:replace_cell$1485.B_AND_S[56]_new_
.sym 31368 $abc$7035$new_n1272_
.sym 31369 $abc$7035$new_n1273_
.sym 31370 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[4]
.sym 31371 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31372 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 31373 $abc$7035$auto$memory_bram.cc:922:replace_cell$1306[4]
.sym 31374 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31375 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[7]
.sym 31376 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31377 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[7]
.sym 31378 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[6]
.sym 31379 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31380 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31381 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[6]
.sym 31382 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31383 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[2]
.sym 31384 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31385 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[2]
.sym 31386 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[5]
.sym 31387 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31388 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31389 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[5]
.sym 31390 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[9]
.sym 31391 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31392 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31393 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[9]
.sym 31394 $abc$7035$ram.we[1]_new_
.sym 31395 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 31398 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[15]
.sym 31399 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31400 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31401 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[15]
.sym 31402 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[11]
.sym 31403 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31404 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31405 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[11]
.sym 31406 $abc$7035$ram.we[0]_new_
.sym 31407 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 31410 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[4]
.sym 31411 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31412 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31413 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[4]
.sym 31414 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31415 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[12]
.sym 31416 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31417 $abc$7035$auto$memory_bram.cc:922:replace_cell$1358[12]
.sym 31418 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[1]
.sym 31419 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1531[0]
.sym 31422 $abc$7035$auto$memory_bram.cc:922:replace_cell$1371[10]
.sym 31423 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31424 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31425 $abc$7035$auto$memory_bram.cc:922:replace_cell$1332[10]
.sym 31426 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31427 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[10]
.sym 31430 dat[11]
.sym 31431 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 31432 servant.wb_dbus_ack
.sym 31434 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31435 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[8]
.sym 31438 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31439 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[4]
.sym 31442 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 31443 $abc$7035$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 31444 servant.wb_dbus_ack
.sym 31446 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31447 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[12]
.sym 31450 $abc$7035$ram.we[0]_new_
.sym 31451 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 31454 $abc$7035$ram.we[1]_new_
.sym 31455 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 31458 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31459 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[13]
.sym 31462 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31463 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[9]
.sym 31466 dat[14]
.sym 31467 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 31468 servant.wb_dbus_ack
.sym 31470 dat[8]
.sym 31471 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 31472 servant.wb_dbus_ack
.sym 31474 dat[16]
.sym 31475 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 31476 servant.wb_dbus_ack
.sym 31478 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31479 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[7]
.sym 31482 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[1]
.sym 31483 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1541[0]
.sym 31486 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31487 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[3]
.sym 31490 servant.mdu_rs1[30]
.sym 31491 wb_mem_rdt[7]
.sym 31492 servant.wb_timer_rdt[7]
.sym 31493 servant.mdu_rs1[31]
.sym 31494 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31495 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31496 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31497 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31498 servant.mdu_rs1[30]
.sym 31499 wb_mem_rdt[13]
.sym 31500 servant.wb_timer_rdt[13]
.sym 31501 servant.mdu_rs1[31]
.sym 31502 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 31506 $abc$7035$auto$rtlil.cc:1874:Eq$1368
.sym 31510 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31511 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[11]
.sym 31514 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 31515 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31516 $abc$7035$new_n1081_
.sym 31518 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 31522 $abc$7035$auto$memory_bram.cc:960:replace_cell$1372
.sym 31523 $abc$7035$auto$memory_bram.cc:922:replace_cell$1462[12]
.sym 31524 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31525 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[12]
.sym 31526 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[1]
.sym 31527 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1547[0]
.sym 31530 servant.timer.mtimecmp[12]
.sym 31534 servant.wb_timer_rdt[1]
.sym 31538 $abc$7035$ram.we[2]_new_
.sym 31539 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 31542 $abc$7035$ram.we[3]_new_
.sym 31543 $abc$7035$auto$rtlil.cc:1874:Eq$1355
.sym 31546 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31547 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[13]
.sym 31548 $abc$7035$auto$memory_bram.cc:960:replace_cell$1333
.sym 31549 $abc$7035$auto$memory_bram.cc:922:replace_cell$1423[13]
.sym 31550 servant.wb_timer_rdt[0]
.sym 31551 clock_gen.pll.rst_reg[1]
.sym 31554 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31555 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[15]
.sym 31558 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31559 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[3]
.sym 31562 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31563 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[2]
.sym 31566 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31567 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[7]
.sym 31570 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31571 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[12]
.sym 31574 dat[20]
.sym 31582 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[28]_new_
.sym 31583 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[60]_new_
.sym 31584 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3889[2]_new_inv_
.sym 31585 $abc$7035$new_n1333_
.sym 31586 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31587 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[9]
.sym 31590 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31591 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[9]
.sym 31592 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 31593 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[9]
.sym 31594 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31595 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[4]
.sym 31598 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31599 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[11]
.sym 31602 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31603 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[13]
.sym 31606 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[27]_new_
.sym 31607 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[59]_new_
.sym 31608 $abc$7035$new_n1325_
.sym 31609 $abc$7035$new_n1326_
.sym 31610 $abc$7035$auto$memory_bram.cc:960:replace_cell$1359
.sym 31611 $abc$7035$auto$memory_bram.cc:922:replace_cell$1449[11]
.sym 31612 $abc$7035$auto$memory_bram.cc:960:replace_cell$1307
.sym 31613 $abc$7035$auto$memory_bram.cc:922:replace_cell$1397[11]
.sym 31614 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31615 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[1]
.sym 31618 $abc$7035$ram.we[2]_new_
.sym 31619 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 31622 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31623 $abc$7035$auto$memory_bram.cc:922:replace_cell$1436[8]
.sym 31626 dat[28]
.sym 31630 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31631 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[13]
.sym 31634 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31635 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[11]
.sym 31638 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31639 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[12]
.sym 31642 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[29]_new_
.sym 31643 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[61]_new_
.sym 31644 $abc$7035$new_n1339_
.sym 31645 $abc$7035$new_n1340_
.sym 31646 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[25]_new_
.sym 31647 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.B_AND_S[57]_new_
.sym 31648 $abc$7035$new_n1317_
.sym 31649 $abc$7035$new_n1318_
.sym 31650 $abc$7035$ram.we[3]_new_
.sym 31651 $abc$7035$auto$rtlil.cc:1874:Eq$1316
.sym 31654 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31655 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[8]
.sym 31658 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[13]
.sym 31659 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 31660 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[13]_new_inv_
.sym 31662 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31663 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[9]
.sym 31666 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31667 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[7]
.sym 31670 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31671 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[1]
.sym 31674 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[1]
.sym 31675 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1545[0]
.sym 31678 $abc$7035$auto$memory_bram.cc:960:replace_cell$1320
.sym 31679 $abc$7035$auto$memory_bram.cc:922:replace_cell$1410[14]
.sym 31682 dat[26]
.sym 31683 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 31684 servant.wb_dbus_ack
.sym 31686 servant.mdu_rs1[30]
.sym 31687 $abc$7035$ram.o_wb_rdt[18]_new_inv_
.sym 31688 servant.wb_timer_rdt[18]
.sym 31689 servant.mdu_rs1[31]
.sym 31690 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[11]
.sym 31691 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 31692 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[11]_new_inv_
.sym 31694 dat[19]
.sym 31695 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 31696 servant.wb_dbus_ack
.sym 31698 servant.mdu_rs1[30]
.sym 31699 $abc$7035$ram.o_wb_rdt[27]_new_inv_
.sym 31700 servant.wb_timer_rdt[27]
.sym 31701 servant.mdu_rs1[31]
.sym 31702 dat[28]
.sym 31703 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 31704 servant.wb_dbus_ack
.sym 31706 $abc$7035$auto$memory_bram.cc:922:replace_cell$1475[12]
.sym 31707 $abc$7035$techmap$auto$memory_bram.cc:983:replace_cell$1484.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2706_Y_new_inv_
.sym 31708 $abc$7035$auto$memory_bram.cc:983:replace_cell$1484.Y_B[12]_new_inv_
.sym 31710 servant.mdu_rs1[30]
.sym 31711 $abc$7035$ram.o_wb_rdt[29]_new_inv_
.sym 31712 servant.wb_timer_rdt[29]
.sym 31713 servant.mdu_rs1[31]
.sym 31722 dat[29]
.sym 31723 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 31724 servant.wb_dbus_ack
.sym 31730 dat[30]
.sym 31731 $abc$7035$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 31732 servant.wb_dbus_ack
.sym 31742 servant.mdu_rs1[30]
.sym 31743 $abc$7035$ram.o_wb_rdt[28]_new_inv_
.sym 31744 servant.wb_timer_rdt[28]
.sym 31745 servant.mdu_rs1[31]
.sym 31778 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31779 $abc$7035$auto$wreduce.cc:455:run$1188[4]
.sym 31782 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31783 $abc$7035$auto$wreduce.cc:455:run$1188[6]
.sym 31787 $PACKER_VCC_NET
.sym 31788 tx_to_ble.clock_count[0]
.sym 31790 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31791 $abc$7035$auto$wreduce.cc:455:run$1188[0]
.sym 31794 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31795 $abc$7035$auto$wreduce.cc:455:run$1188[2]
.sym 31798 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 31799 tx_to_ble.clock_count[0]
.sym 31800 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31802 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31803 $abc$7035$auto$wreduce.cc:455:run$1188[5]
.sym 31806 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31807 $abc$7035$auto$wreduce.cc:455:run$1188[3]
.sym 31814 tx_to_ble.state[0]
.sym 31815 tx_to_ble.state[1]
.sym 31822 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31823 tx_to_ble.state[0]
.sym 31824 tx_to_ble.state[1]
.sym 31830 tx_to_ble.state[0]
.sym 31831 tx_to_ble.state[1]
.sym 31843 tx_to_ble.data_index[0]
.sym 31848 tx_to_ble.data_index[1]
.sym 31852 tx_to_ble.data_index[2]
.sym 31853 $auto$alumacc.cc:474:replace_alu$1268.C[2]
.sym 31858 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 31859 $abc$7035$auto$wreduce.cc:455:run$1189[0]
.sym 31860 tx_to_ble.data_index[0]
.sym 31861 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31862 $0\tx_active[0:0]
.sym 31867 $PACKER_VCC_NET
.sym 31868 tx_to_ble.data_index[0]
.sym 31870 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 31871 $abc$7035$auto$wreduce.cc:455:run$1189[2]
.sym 31872 tx_to_ble.data_index[2]
.sym 31873 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31882 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[0]_new_inv_
.sym 31883 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 31886 $abc$7035$techmap\tx_to_ble.$procmux$1002_Y[2]_new_inv_
.sym 31887 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 31890 tx_to_ble.data_index[0]
.sym 31891 tx_to_ble.data_index[1]
.sym 31892 tx_to_ble.data_index[2]
.sym 31894 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 31895 tx_to_ble.data_index[0]
.sym 31896 tx_to_ble.data_index[1]
.sym 31897 $abc$7035$auto$simplemap.cc:309:simplemap_lut$1820_new_
.sym 31898 tx_to_ble.state[0]
.sym 31910 dat[1]
.sym 31938 dat[5]
.sym 31942 servant.wb_timer_rdt[1]
.sym 31943 servant.timer.mtimecmp[1]
.sym 31944 $abc$7035$new_n994_
.sym 31946 dat[4]
.sym 31950 servant.timer.mtimecmp[3]
.sym 31951 servant.wb_timer_rdt[3]
.sym 31952 servant.timer.mtimecmp[2]
.sym 31953 servant.wb_timer_rdt[2]
.sym 31954 dat[3]
.sym 31958 $abc$7035$auto$memory_bram.cc:960:replace_cell$1346
.sym 31959 $abc$7035$auto$memory_bram.cc:922:replace_cell$1345[14]
.sym 31962 dat[6]
.sym 31966 dat[2]
.sym 31970 servant.timer.mtimecmp[3]
.sym 31974 dat[11]
.sym 31978 dat[13]
.sym 31982 dat[14]
.sym 31986 dat[12]
.sym 31990 servant.wb_timer_rdt[5]
.sym 31991 servant.timer.mtimecmp[5]
.sym 31992 $abc$7035$new_n1610_
.sym 31993 $abc$7035$new_n993_
.sym 31994 servant.wb_timer_rdt[3]
.sym 31995 servant.timer.mtimecmp[3]
.sym 31996 servant.wb_timer_rdt[2]
.sym 31997 servant.timer.mtimecmp[2]
.sym 31998 dat[15]
.sym 32002 servant.wb_timer_rdt[14]
.sym 32003 servant.timer.mtimecmp[14]
.sym 32004 servant.wb_timer_rdt[15]
.sym 32005 servant.timer.mtimecmp[15]
.sym 32006 dat[10]
.sym 32010 servant.timer.mtimecmp[14]
.sym 32014 servant.timer.mtimecmp[15]
.sym 32018 servant.timer.mtimecmp[11]
.sym 32019 servant.wb_timer_rdt[11]
.sym 32020 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[8]_new_
.sym 32022 dat[9]
.sym 32026 servant.timer.mtimecmp[11]
.sym 32030 servant.timer.mtimecmp[11]
.sym 32031 servant.wb_timer_rdt[11]
.sym 32032 servant.wb_timer_rdt[24]
.sym 32033 servant.timer.mtimecmp[24]
.sym 32034 servant.wb_timer_rdt[9]
.sym 32035 servant.timer.mtimecmp[9]
.sym 32036 servant.wb_timer_rdt[13]
.sym 32037 servant.timer.mtimecmp[13]
.sym 32038 dat[8]
.sym 32042 servant.timer.mtimecmp[9]
.sym 32046 servant.timer.mtimecmp[8]
.sym 32050 dat[24]
.sym 32054 servant.timer.mtimecmp[10]
.sym 32058 servant.wb_timer_rdt[10]
.sym 32059 servant.timer.mtimecmp[10]
.sym 32060 servant.wb_timer_rdt[12]
.sym 32061 servant.timer.mtimecmp[12]
.sym 32062 servant.timer.mtimecmp[13]
.sym 32066 servant.wb_timer_rdt[20]
.sym 32067 servant.timer.mtimecmp[20]
.sym 32068 servant.wb_timer_rdt[22]
.sym 32069 servant.timer.mtimecmp[22]
.sym 32070 dat[22]
.sym 32074 servant.timer.mtimecmp[24]
.sym 32078 servant.timer.mtimecmp[22]
.sym 32082 servant.timer.mtimecmp[20]
.sym 32086 servant.wb_timer_rdt[8]
.sym 32087 servant.timer.mtimecmp[8]
.sym 32088 $abc$7035$new_n989_
.sym 32089 $abc$7035$new_n991_
.sym 32090 servant.timer.mtimecmp[16]
.sym 32094 servant.timer.mtimecmp[21]
.sym 32098 dat[30]
.sym 32102 $abc$7035$new_n982_
.sym 32103 $abc$7035$new_n984_
.sym 32104 $abc$7035$new_n986_
.sym 32105 $abc$7035$new_n987_
.sym 32106 $abc$7035$new_n981_
.sym 32107 $abc$7035$new_n988_
.sym 32108 $abc$7035$new_n1611_
.sym 32109 $abc$7035$new_n1001_
.sym 32110 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[1]
.sym 32111 $abc$7035$auto$opt_expr.cc:189:group_cell_inputs$1543[0]
.sym 32114 servant.wb_timer_rdt[30]
.sym 32115 servant.timer.mtimecmp[30]
.sym 32116 $abc$7035$new_n983_
.sym 32118 servant.timer.mtimecmp[30]
.sym 32122 $abc$7035$ram.we[2]_new_
.sym 32123 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 32126 $abc$7035$ram.we[3]_new_
.sym 32127 $abc$7035$auto$rtlil.cc:1874:Eq$1342
.sym 32130 dat[18]
.sym 32134 servant.wb_timer_rdt[28]
.sym 32135 servant.timer.mtimecmp[28]
.sym 32136 $abc$7035$new_n980_
.sym 32137 $abc$7035$new_n1004_
.sym 32138 servant.wb_timer_rdt[23]
.sym 32139 servant.timer.mtimecmp[23]
.sym 32140 $abc$7035$new_n990_
.sym 32142 servant.wb_timer_rdt[16]
.sym 32143 servant.timer.mtimecmp[16]
.sym 32144 servant.wb_timer_rdt[21]
.sym 32145 servant.timer.mtimecmp[21]
.sym 32146 dat[16]
.sym 32150 servant.wb_timer_rdt[19]
.sym 32151 servant.timer.mtimecmp[19]
.sym 32152 servant.wb_timer_rdt[18]
.sym 32153 servant.timer.mtimecmp[18]
.sym 32154 dat[21]
.sym 32158 servant.timer.mtimecmp[28]
.sym 32162 servant.timer.mtimecmp[19]
.sym 32163 servant.wb_timer_rdt[19]
.sym 32164 servant.wb_timer_rdt[17]
.sym 32165 servant.timer.mtimecmp[17]
.sym 32166 dat[19]
.sym 32170 dat[17]
.sym 32174 dat[23]
.sym 32178 servant.wb_timer_rdt[31]
.sym 32179 servant.timer.mtimecmp[31]
.sym 32180 $abc$7035$auto$simplemap.cc:127:simplemap_reduce$3387[2]_new_
.sym 32181 $abc$7035$new_n1003_
.sym 32182 dat[26]
.sym 32186 dat[31]
.sym 32190 servant.wb_timer_rdt[26]
.sym 32191 servant.timer.mtimecmp[26]
.sym 32192 servant.wb_timer_rdt[27]
.sym 32193 servant.timer.mtimecmp[27]
.sym 32214 dat[27]
.sym 32291 tx_to_ble.clock_count[0]
.sym 32296 tx_to_ble.clock_count[1]
.sym 32300 tx_to_ble.clock_count[2]
.sym 32301 $auto$alumacc.cc:474:replace_alu$1277.C[2]
.sym 32304 tx_to_ble.clock_count[3]
.sym 32305 $auto$alumacc.cc:474:replace_alu$1277.C[3]
.sym 32308 tx_to_ble.clock_count[4]
.sym 32309 $auto$alumacc.cc:474:replace_alu$1277.C[4]
.sym 32312 tx_to_ble.clock_count[5]
.sym 32313 $auto$alumacc.cc:474:replace_alu$1277.C[5]
.sym 32316 tx_to_ble.clock_count[6]
.sym 32317 $auto$alumacc.cc:474:replace_alu$1277.C[6]
.sym 32318 $abc$7035$auto$alumacc.cc:491:replace_alu$1240[6]
.sym 32319 tx_to_ble.clock_count[1]
.sym 32323 tx_to_ble.clock_count[0]
.sym 32327 tx_to_ble.clock_count[1]
.sym 32331 tx_to_ble.clock_count[2]
.sym 32335 tx_to_ble.clock_count[3]
.sym 32336 $PACKER_VCC_NET
.sym 32339 tx_to_ble.clock_count[4]
.sym 32340 $PACKER_VCC_NET
.sym 32343 tx_to_ble.clock_count[5]
.sym 32347 tx_to_ble.clock_count[6]
.sym 32351 $PACKER_VCC_NET
.sym 32353 $nextpnr_ICESTORM_LC_4$I3
.sym 32354 $abc$7035$auto$simplemap.cc:309:simplemap_lut$2532_new_inv_
.sym 32355 tx_to_ble.state[1]
.sym 32356 tx_to_ble.state[0]
.sym 32357 $nextpnr_ICESTORM_LC_4$COUT
.sym 32358 $abc$7035$auto$rtlil.cc:1969:NotGate$6771
.sym 32359 tx_active
.sym 32360 $abc$7035$techmap$techmap\tx_to_ble.$procmux$1010.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$1968_Y_new_inv_
.sym 32369 $abc$7035$auto$dff2dffe.cc:158:make_patterns_logic$4971
.sym 32374 $abc$7035$auto$ice40_ffinit.cc:141:execute$6707
.sym 32451 $PACKER_VCC_NET
.sym 32452 servant.wb_timer_rdt[0]
.sym 32462 servant.timer.mtimecmp[1]
.sym 32470 servant.wb_timer_rdt[4]
.sym 32471 servant.timer.mtimecmp[4]
.sym 32472 servant.wb_timer_rdt[6]
.sym 32473 servant.timer.mtimecmp[6]
.sym 32474 servant.timer.mtimecmp[4]
.sym 32478 servant.timer.mtimecmp[6]
.sym 32482 servant.wb_timer_rdt[0]
.sym 32483 servant.timer.mtimecmp[0]
.sym 32484 servant.wb_timer_rdt[7]
.sym 32485 servant.timer.mtimecmp[7]
.sym 32486 servant.timer.mtimecmp[2]
.sym 32490 dat[7]
.sym 32494 dat[0]
.sym 32498 $abc$7035$new_n1608_
.sym 32499 $abc$7035$new_n1609_
.sym 32500 $abc$7035$new_n999_
.sym 32501 $abc$7035$new_n1000_
.sym 32502 servant.timer.mtimecmp[5]
.sym 32506 servant.timer.mtimecmp[7]
.sym 32510 servant.timer.mtimecmp[0]
.sym 32515 servant.wb_timer_rdt[0]
.sym 32516 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[0]
.sym 32519 servant.wb_timer_rdt[1]
.sym 32520 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[1]
.sym 32523 servant.wb_timer_rdt[2]
.sym 32524 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[2]
.sym 32527 servant.wb_timer_rdt[3]
.sym 32528 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[3]
.sym 32531 servant.wb_timer_rdt[4]
.sym 32532 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[4]
.sym 32535 servant.wb_timer_rdt[5]
.sym 32536 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[5]
.sym 32539 servant.wb_timer_rdt[6]
.sym 32540 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[6]
.sym 32543 servant.wb_timer_rdt[7]
.sym 32544 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[7]
.sym 32547 servant.wb_timer_rdt[8]
.sym 32548 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[8]
.sym 32551 servant.wb_timer_rdt[9]
.sym 32552 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[9]
.sym 32555 servant.wb_timer_rdt[10]
.sym 32556 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[10]
.sym 32559 servant.wb_timer_rdt[11]
.sym 32560 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[11]
.sym 32563 servant.wb_timer_rdt[12]
.sym 32564 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[12]
.sym 32567 servant.wb_timer_rdt[13]
.sym 32568 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[13]
.sym 32571 servant.wb_timer_rdt[14]
.sym 32572 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[14]
.sym 32575 servant.wb_timer_rdt[15]
.sym 32576 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[15]
.sym 32579 servant.wb_timer_rdt[16]
.sym 32580 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[16]
.sym 32583 servant.wb_timer_rdt[17]
.sym 32584 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[17]
.sym 32587 servant.wb_timer_rdt[18]
.sym 32588 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[18]
.sym 32591 servant.wb_timer_rdt[19]
.sym 32592 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[19]
.sym 32595 servant.wb_timer_rdt[20]
.sym 32596 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[20]
.sym 32599 servant.wb_timer_rdt[21]
.sym 32600 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[21]
.sym 32603 servant.wb_timer_rdt[22]
.sym 32604 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[22]
.sym 32607 servant.wb_timer_rdt[23]
.sym 32608 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[23]
.sym 32611 servant.wb_timer_rdt[24]
.sym 32612 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[24]
.sym 32615 servant.wb_timer_rdt[25]
.sym 32616 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[25]
.sym 32619 servant.wb_timer_rdt[26]
.sym 32620 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[26]
.sym 32623 servant.wb_timer_rdt[27]
.sym 32624 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[27]
.sym 32627 servant.wb_timer_rdt[28]
.sym 32628 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[28]
.sym 32631 servant.wb_timer_rdt[29]
.sym 32632 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[29]
.sym 32635 servant.wb_timer_rdt[30]
.sym 32636 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[30]
.sym 32639 servant.wb_timer_rdt[31]
.sym 32640 $abc$7035$auto$alumacc.cc:474:replace_alu$1243.BB[31]
.sym 32645 $nextpnr_ICESTORM_LC_1$I3
.sym 32646 servant.timer.mtimecmp[19]
.sym 32650 servant.timer.mtimecmp[25]
.sym 32654 $abc$7035$auto$rtlil.cc:1835:ReduceAnd$1247_new_
.sym 32655 $abc$7035$auto$alumacc.cc:491:replace_alu$1245[31]
.sym 32658 servant.timer.mtimecmp[23]
.sym 32662 servant.timer.mtimecmp[29]
.sym 32666 servant.timer.mtimecmp[18]
.sym 32670 servant.wb_timer_rdt[25]
.sym 32671 servant.timer.mtimecmp[25]
.sym 32672 servant.wb_timer_rdt[29]
.sym 32673 servant.timer.mtimecmp[29]
.sym 32674 servant.timer.mtimecmp[27]
.sym 32678 servant.timer.mtimecmp[31]
.sym 32686 dat[29]
.sym 32690 servant.timer.mtimecmp[17]
.sym 32694 dat[25]
.sym 32702 servant.timer.mtimecmp[26]
