

================================================================
== Vitis HLS Report for 'delete_top'
================================================================
* Date:           Wed Jan 29 19:17:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        DELETE_Q
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70  |delete_top_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      14|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      265|     233|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     190|    -|
|Register             |        -|     -|      274|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      539|     437|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70  |delete_top_Pipeline_VITIS_LOOP_24_1  |        0|   0|  265|  233|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  265|  233|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_col1_strm_TREADY     |       and|   0|  0|   2|           1|           1|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_col2_strm_TREADY     |       and|   0|  0|   2|           1|           1|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_col3_strm_TREADY     |       and|   0|  0|   2|           1|           1|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_e_strm_TREADY        |       and|   0|  0|   2|           1|           1|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_hash_strm_TREADY     |       and|   0|  0|   2|           1|           1|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_o_payload_strm_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                                                      |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0|  14|           7|           7|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  31|          6|    1|          6|
    |i_col1_strm_TREADY_int_regslice     |   9|          2|    1|          2|
    |i_col2_strm_TREADY_int_regslice     |   9|          2|    1|          2|
    |i_col3_strm_TREADY_int_regslice     |   9|          2|    1|          2|
    |i_d_key1_strm_TREADY_int_regslice   |   9|          2|    1|          2|
    |i_e_strm_TDATA_blk_n                |   9|          2|    1|          2|
    |i_e_strm_TREADY_int_regslice        |  14|          3|    1|          3|
    |i_hash_strm_TREADY_int_regslice     |   9|          2|    1|          2|
    |i_payload_strm_TREADY_int_regslice  |   9|          2|    1|          2|
    |o_col1_strm_TDATA_int_regslice      |   9|          2|   32|         64|
    |o_col2_strm_TDATA_int_regslice      |   9|          2|   32|         64|
    |o_col3_strm_TDATA_int_regslice      |   9|          2|   32|         64|
    |o_e_strm_TDATA_blk_n                |   9|          2|    1|          2|
    |o_e_strm_TDATA_int_regslice         |  14|          3|    8|         24|
    |o_e_strm_TVALID_int_regslice        |  14|          3|    1|          3|
    |o_hash_strm_TDATA_int_regslice      |   9|          2|   32|         64|
    |o_payload_strm_TDATA_int_regslice   |   9|          2|  128|        256|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 190|         41|  275|        564|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |    5|   0|    5|          0|
    |ap_rst_n_inv                                                |    1|   0|    1|          0|
    |ap_rst_reg_1                                                |    1|   0|    1|          0|
    |ap_rst_reg_2                                                |    1|   0|    1|          0|
    |e_reg_105                                                   |    1|   0|    1|          0|
    |grp_delete_top_Pipeline_VITIS_LOOP_24_1_fu_70_ap_start_reg  |    1|   0|    1|          0|
    |o_col1_strm_TDATA_reg                                       |   32|   0|   32|          0|
    |o_col2_strm_TDATA_reg                                       |   32|   0|   32|          0|
    |o_col3_strm_TDATA_reg                                       |   32|   0|   32|          0|
    |o_e_strm_TDATA_reg                                          |    8|   0|    8|          0|
    |o_hash_strm_TDATA_reg                                       |   32|   0|   32|          0|
    |o_payload_strm_TDATA_reg                                    |  128|   0|  128|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  274|   0|  274|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_none|      delete_top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|      delete_top|  return value|
|i_hash_strm_TDATA      |   in|   32|          axis|     i_hash_strm|       pointer|
|i_hash_strm_TVALID     |   in|    1|          axis|     i_hash_strm|       pointer|
|i_hash_strm_TREADY     |  out|    1|          axis|     i_hash_strm|       pointer|
|i_col1_strm_TDATA      |   in|   32|          axis|     i_col1_strm|       pointer|
|i_col1_strm_TVALID     |   in|    1|          axis|     i_col1_strm|       pointer|
|i_col1_strm_TREADY     |  out|    1|          axis|     i_col1_strm|       pointer|
|i_col2_strm_TDATA      |   in|   32|          axis|     i_col2_strm|       pointer|
|i_col2_strm_TVALID     |   in|    1|          axis|     i_col2_strm|       pointer|
|i_col2_strm_TREADY     |  out|    1|          axis|     i_col2_strm|       pointer|
|i_col3_strm_TDATA      |   in|   32|          axis|     i_col3_strm|       pointer|
|i_col3_strm_TVALID     |   in|    1|          axis|     i_col3_strm|       pointer|
|i_col3_strm_TREADY     |  out|    1|          axis|     i_col3_strm|       pointer|
|i_payload_strm_TDATA   |   in|  128|          axis|  i_payload_strm|       pointer|
|i_payload_strm_TVALID  |   in|    1|          axis|  i_payload_strm|       pointer|
|i_payload_strm_TREADY  |  out|    1|          axis|  i_payload_strm|       pointer|
|i_e_strm_TDATA         |   in|    8|          axis|        i_e_strm|       pointer|
|i_e_strm_TVALID        |   in|    1|          axis|        i_e_strm|       pointer|
|i_e_strm_TREADY        |  out|    1|          axis|        i_e_strm|       pointer|
|i_d_key1_strm_TDATA    |   in|   32|          axis|   i_d_key1_strm|       pointer|
|i_d_key1_strm_TVALID   |   in|    1|          axis|   i_d_key1_strm|       pointer|
|i_d_key1_strm_TREADY   |  out|    1|          axis|   i_d_key1_strm|       pointer|
|o_hash_strm_TDATA      |  out|   32|          axis|     o_hash_strm|       pointer|
|o_hash_strm_TVALID     |  out|    1|          axis|     o_hash_strm|       pointer|
|o_hash_strm_TREADY     |   in|    1|          axis|     o_hash_strm|       pointer|
|o_col1_strm_TDATA      |  out|   32|          axis|     o_col1_strm|       pointer|
|o_col1_strm_TVALID     |  out|    1|          axis|     o_col1_strm|       pointer|
|o_col1_strm_TREADY     |   in|    1|          axis|     o_col1_strm|       pointer|
|o_col2_strm_TDATA      |  out|   32|          axis|     o_col2_strm|       pointer|
|o_col2_strm_TVALID     |  out|    1|          axis|     o_col2_strm|       pointer|
|o_col2_strm_TREADY     |   in|    1|          axis|     o_col2_strm|       pointer|
|o_col3_strm_TDATA      |  out|   32|          axis|     o_col3_strm|       pointer|
|o_col3_strm_TVALID     |  out|    1|          axis|     o_col3_strm|       pointer|
|o_col3_strm_TREADY     |   in|    1|          axis|     o_col3_strm|       pointer|
|o_payload_strm_TDATA   |  out|  128|          axis|  o_payload_strm|       pointer|
|o_payload_strm_TVALID  |  out|    1|          axis|  o_payload_strm|       pointer|
|o_payload_strm_TREADY  |   in|    1|          axis|  o_payload_strm|       pointer|
|o_e_strm_TDATA         |  out|    8|          axis|        o_e_strm|       pointer|
|o_e_strm_TVALID        |  out|    1|          axis|        o_e_strm|       pointer|
|o_e_strm_TREADY        |   in|    1|          axis|        o_e_strm|       pointer|
+-----------------------+-----+-----+--------------+----------------+--------------+

