$date
  Thu Jan 29 18:40:58 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_shift_register $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # serial_in $end
$var reg 1 $ serial_out $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' serial_in $end
$var reg 1 ( serial_out $end
$var reg 4 ) reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
U$
0%
1&
0'
U(
bUUUU )
#5000000
1!
0$
1%
0(
b0000 )
#10000000
0!
0"
1#
0%
0&
1'
#15000000
1!
1%
b1000 )
#20000000
0!
0#
0%
0'
#25000000
1!
1%
b0100 )
#30000000
0!
1#
0%
1'
#35000000
1!
1%
b1010 )
#40000000
0!
0%
#45000000
1!
1$
1%
1(
b1101 )
#50000000
0!
0#
0%
0'
#55000000
1!
0$
1%
0(
b0110 )
#60000000
0!
0%
#65000000
1!
1$
1%
1(
b0011 )
#70000000
0!
0%
#75000000
1!
1%
b0001 )
#80000000
0!
0%
#85000000
1!
0$
1%
0(
b0000 )
#90000000
0!
0%
#95000000
1!
1%
#100000000
0!
0%
#105000000
1!
1%
#110000000
0!
0%
#115000000
1!
1%
#120000000
0!
0%
#125000000
1!
1%
#130000000
0!
0%
#135000000
1!
1%
#140000000
0!
0%
#145000000
1!
1%
#150000000
0!
0%
#155000000
1!
1%
#160000000
0!
0%
#165000000
1!
1%
#170000000
0!
0%
#175000000
1!
1%
#180000000
0!
0%
#185000000
1!
1%
#190000000
0!
0%
#195000000
1!
1%
#200000000
0!
0%
