Himanshu Thapliyal , Nagarajan Ranganathan, Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-31, December 2010
Himanshu Thapliyal , Nagarajan Ranganathan, Design of efficient reversible logic-based binary and BCD adder circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-31, September 2013
Ehsan Pour Ali Akbar , Majid Haghparast , Keivan Navi, Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology, Microelectronics Journal, v.42 n.8, p.973-981, August, 2011
Aliakbar Niknafs , Majid Mohammadi, Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don't cares, Integration, the VLSI Journal, v.46 n.2, p.189-196, March, 2013
