{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540978289155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540978289161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 05:31:29 2018 " "Processing started: Wed Oct 31 05:31:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540978289161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978289161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6Part3 -c Lab6Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6Part3 -c Lab6Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978289161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540978289968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540978289969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6Part3.v(195) " "Verilog HDL information at Lab6Part3.v(195): always construct contains both blocking and non-blocking assignments" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 195 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540978302548 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6Part3.v(223) " "Verilog HDL information at Lab6Part3.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540978302548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part3.v 4 4 " "Found 4 design units, including 4 entities, in source file lab6part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540978302585 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2 " "Found entity 2: part2" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540978302585 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540978302585 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540978302585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978302585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Lab6Part3.v(13) " "Verilog HDL Implicit Net warning at Lab6Part3.v(13): created implicit net for \"reset\"" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540978302589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 Lab6Part3.v(37) " "Verilog HDL Implicit Net warning at Lab6Part3.v(37): created implicit net for \"HEX2\"" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540978302589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 Lab6Part3.v(43) " "Verilog HDL Implicit Net warning at Lab6Part3.v(43): created implicit net for \"HEX3\"" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540978302589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 Lab6Part3.v(48) " "Verilog HDL Implicit Net warning at Lab6Part3.v(48): created implicit net for \"HEX4\"" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540978302589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 Lab6Part3.v(53) " "Verilog HDL Implicit Net warning at Lab6Part3.v(53): created implicit net for \"HEX5\"" {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540978302589 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s_load Lab6Part3.v(128) " "Verilog HDL error at Lab6Part3.v(128): object \"s_load\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ld_dividend Lab6Part3.v(143) " "Verilog HDL error at Lab6Part3.v(143): object \"ld_dividend\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 143 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ld_divisor Lab6Part3.v(144) " "Verilog HDL error at Lab6Part3.v(144): object \"ld_divisor\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 144 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ld_regA Lab6Part3.v(145) " "Verilog HDL error at Lab6Part3.v(145): object \"ld_regA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 145 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_A Lab6Part3.v(170) " "Verilog HDL error at Lab6Part3.v(170): object \"S_LOAD_A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 170 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out Lab6Part3.v(217) " "Verilog HDL error at Lab6Part3.v(217): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 217 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302611 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "divident Lab6Part3.v(236) " "Verilog HDL error at Lab6Part3.v(236): object \"divident\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 236 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count Lab6Part3.v(238) " "Verilog HDL error at Lab6Part3.v(238): object \"count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab6Part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab6/part3/Lab6Part3.v" 238 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540978302612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prerna/Desktop/CAD/Lab6/part3/output_files/Lab6Part3.map.smsg " "Generated suppressed messages file C:/Users/Prerna/Desktop/CAD/Lab6/part3/output_files/Lab6Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978302679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540978302833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 05:31:42 2018 " "Processing ended: Wed Oct 31 05:31:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540978302833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540978302833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540978302833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978302833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540978303547 ""}
