Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Feb  7 17:12:24 2025
| Host         : ERZIQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_mem_timing_summary_routed.rpt -pb fifo_mem_timing_summary_routed.pb -rpx fifo_mem_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo_mem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (106)
5. checking no_input_delay (11)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (106)
--------------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  119          inf        0.000                      0                  119           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 3.606ns (47.733%)  route 3.949ns (52.267%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          1.226     1.682    w_inst/Q[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  w_inst/fifo_full_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.047     2.853    w_inst/wptr_reg[0]_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.153     3.006 r  w_inst/fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.675     4.682    fifo_empty_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         2.873     7.555 r  fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000     7.555    fifo_empty
    AB1                                                               r  fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 3.356ns (45.652%)  route 3.995ns (54.348%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          1.226     1.682    w_inst/Q[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.124     1.806 r  w_inst/fifo_full_OBUF_inst_i_2/O
                         net (fo=8, routed)           1.047     2.853    w_inst/wptr_reg[0]_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     2.977 r  w_inst/fifo_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721     4.699    fifo_full_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         2.652     7.350 r  fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000     7.350    fifo_full
    AB2                                                               r  fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_threshold
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 3.492ns (49.282%)  route 3.593ns (50.718%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  w_inst/wptr_reg[2]/Q
                         net (fo=19, routed)          0.975     1.394    r_inst/fifo_threshold[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.299     1.693 r  r_inst/fifo_threshold_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.751     2.444    r_inst/fifo_threshold_OBUF_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     2.568 r  r_inst/fifo_threshold_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.435    fifo_threshold_OBUF
    AA7                  OBUF (Prop_obuf_I_O)         2.650     7.085 r  fifo_threshold_OBUF_inst/O
                         net (fo=0)                   0.000     7.085    fifo_threshold
    AA7                                                               r  fifo_threshold (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 3.650ns (54.916%)  route 2.996ns (45.084%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.174     1.652    m_inst/data_array_reg_0_15_0_5/ADDRB2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.321     1.973 r  m_inst/data_array_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.822     3.795    data_out_OBUF[2]
    AA4                  OBUF (Prop_obuf_I_O)         2.851     6.646 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.646    data_out[2]
    AA4                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.578ns (54.024%)  route 3.045ns (45.976%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.176     1.654    m_inst/data_array_reg_0_15_0_5/ADDRA2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.319     1.973 r  m_inst/data_array_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.868     3.842    data_out_OBUF[0]
    T6                   OBUF (Prop_obuf_I_O)         2.781     6.623 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.623    data_out[0]
    T6                                                                r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.643ns (55.747%)  route 2.892ns (44.253%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.212     1.690    m_inst/data_array_reg_0_15_0_5/ADDRC2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.324     2.014 r  m_inst/data_array_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.680     3.694    data_out_OBUF[4]
    AB6                  OBUF (Prop_obuf_I_O)         2.841     6.536 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.536    data_out[4]
    AB6                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 3.416ns (52.861%)  route 3.046ns (47.139%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.212     1.690    m_inst/data_array_reg_0_15_0_5/ADDRC2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.295     1.985 r  m_inst/data_array_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.834     3.819    data_out_OBUF[5]
    AB7                  OBUF (Prop_obuf_I_O)         2.643     6.462 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.462    data_out[5]
    AB7                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 3.392ns (53.111%)  route 2.994ns (46.889%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.176     1.654    m_inst/data_array_reg_0_15_0_5/ADDRA2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.295     1.949 r  m_inst/data_array_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.818     3.767    data_out_OBUF[1]
    R6                   OBUF (Prop_obuf_I_O)         2.619     6.386 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.386    data_out[1]
    R6                                                                r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 3.638ns (57.300%)  route 2.711ns (42.700%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          0.864     1.342    m_inst/data_array_reg_0_15_6_7__0/DPRA2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.324     1.666 r  m_inst/data_array_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           1.847     3.513    data_out_OBUF[7]
    AB5                  OBUF (Prop_obuf_I_O)         2.836     6.348 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.348    data_out[7]
    AB5                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 3.380ns (54.373%)  route 2.837ns (45.627%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[2]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  r_inst/rptr_reg[2]/Q
                         net (fo=13, routed)          1.174     1.652    m_inst/data_array_reg_0_15_0_5/ADDRB2
    SLICE_X2Y14          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.295     1.947 r  m_inst/data_array_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.662     3.610    data_out_OBUF[3]
    Y4                   OBUF (Prop_obuf_I_O)         2.607     6.217 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.217    data_out[3]
    Y4                                                                r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w_inst/wptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          0.179     0.320    w_inst/Q[1]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  w_inst/wptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    w_inst/p_0_in[2]
    SLICE_X1Y16          FDCE                                         r  w_inst/wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w_inst/wptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          0.179     0.320    w_inst/Q[1]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  w_inst/wptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    w_inst/p_0_in[1]
    SLICE_X1Y16          FDCE                                         r  w_inst/wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w_inst/wptr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          0.181     0.322    w_inst/Q[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  w_inst/wptr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    w_inst/p_0_in[4]
    SLICE_X1Y16          FDCE                                         r  w_inst/wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w_inst/wptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[1]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  w_inst/wptr_reg[1]/Q
                         net (fo=20, routed)          0.181     0.322    w_inst/Q[1]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.367 r  w_inst/wptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    w_inst/p_0_in[3]
    SLICE_X1Y16          FDCE                                         r  w_inst/wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_inst/rptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.420%)  route 0.197ns (48.580%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[1]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  r_inst/rptr_reg[1]/Q
                         net (fo=14, routed)          0.197     0.361    r_inst/Q[1]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.406 r  r_inst/rptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.406    r_inst/p_0_in__0[3]
    SLICE_X0Y16          FDCE                                         r  r_inst/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_inst/rptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[1]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  r_inst/rptr_reg[1]/Q
                         net (fo=14, routed)          0.200     0.364    r_inst/Q[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.043     0.407 r  r_inst/rptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    r_inst/p_0_in__0[2]
    SLICE_X0Y15          FDCE                                         r  r_inst/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_inst/rptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[1]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  r_inst/rptr_reg[1]/Q
                         net (fo=14, routed)          0.200     0.364    r_inst/Q[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  r_inst/rptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    r_inst/p_0_in__0[1]
    SLICE_X0Y15          FDCE                                         r  r_inst/rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_inst/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_inst/rptr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.212ns (51.776%)  route 0.197ns (48.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  r_inst/rptr_reg[1]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  r_inst/rptr_reg[1]/Q
                         net (fo=14, routed)          0.197     0.361    r_inst/Q[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.048     0.409 r  r_inst/rptr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.409    r_inst/p_0_in__0[4]
    SLICE_X0Y16          FDCE                                         r  r_inst/rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_inst/data_array_reg_0_15_0_5/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.128ns (31.044%)  route 0.284ns (68.956%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  w_inst/wptr_reg[2]/Q
                         net (fo=19, routed)          0.284     0.412    m_inst/data_array_reg_0_15_0_5/ADDRD2
    SLICE_X2Y14          RAMD32                                       r  m_inst/data_array_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m_inst/data_array_reg_0_15_0_5/RAMA_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.128ns (31.044%)  route 0.284ns (68.956%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  w_inst/wptr_reg[2]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  w_inst/wptr_reg[2]/Q
                         net (fo=19, routed)          0.284     0.412    m_inst/data_array_reg_0_15_0_5/ADDRD2
    SLICE_X2Y14          RAMD32                                       r  m_inst/data_array_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------





