/** ==================================================================
 *  @file   ime3_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   IME3
 *
 *  @Filename:    ime3_cred.h
 *
 *  @Description: iME3 module registers mapping and description. 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __IME3_CRED_H
#define __IME3_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance IME3_CFG of component IME3 mapped in MONICA at address 0x5A054000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component IME3
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK
 *
 * @BRIEF        Interpolation Filter Pass Configuration 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK                0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__ELSIZE
 *
 * @BRIEF        IME3_INTERPOL_PARAMETER_STACK register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__ELSIZE        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__NELEMS
 *
 * @BRIEF        IME3_INTERPOL_PARAMETER_STACK register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__NELEMS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PARAMETERSTACK
 *
 * @BRIEF        Parameter Stack register 0 to 31 (32-bit wide). Contains 
 *               parameters used by program to control the iME units. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PARAMETERSTACK                          0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PARAMETERSTACK__ELSIZE
 *
 * @BRIEF        IME3_PARAMETERSTACK register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PARAMETERSTACK__ELSIZE                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PARAMETERSTACK__NELEMS
 *
 * @BRIEF        IME3_PARAMETERSTACK register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PARAMETERSTACK__NELEMS                  32

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CURRENTBLOCK
 *
 * @BRIEF        Current Block : 16 lines of 16 bytes containing the Current 
 *               MacroBlock for SAD computation. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CURRENTBLOCK                            0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CURRENTBLOCK__ELSIZE
 *
 * @BRIEF        IME3_CURRENTBLOCK register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CURRENTBLOCK__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CURRENTBLOCK__NELEMS
 *
 * @BRIEF        IME3_CURRENTBLOCK register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CURRENTBLOCK__NELEMS                    64

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PROGRAMBUFFER
 *
 * @BRIEF        Program Memory 32-bit word 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PROGRAMBUFFER                           0x2000ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PROGRAMBUFFER__ELSIZE
 *
 * @BRIEF        IME3_PROGRAMBUFFER register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PROGRAMBUFFER__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PROGRAMBUFFER__NELEMS
 *
 * @BRIEF        IME3_PROGRAMBUFFER register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PROGRAMBUFFER__NELEMS                   2048

    /* 
     *  List of bundle arrays for component IME3
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_ERRTABLE
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_ERRTABLE                                0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_ERRTABLE__ELSIZE
 *
 * @BRIEF        IME3_ERRTABLE bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_ERRTABLE__ELSIZE                        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_ERRTABLE__NELEMS
 *
 * @BRIEF        IME3_ERRTABLE bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_ERRTABLE__NELEMS                        32

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE0
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE0                         0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE0__ELSIZE
 *
 * @BRIEF        IME3_BESTMATCHTABLE0 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE0__ELSIZE                 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE0__NELEMS
 *
 * @BRIEF        IME3_BESTMATCHTABLE0 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE0__NELEMS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE1
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE1                         0x380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE1__ELSIZE
 *
 * @BRIEF        IME3_BESTMATCHTABLE1 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE1__ELSIZE                 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_BESTMATCHTABLE1__NELEMS
 *
 * @BRIEF        IME3_BESTMATCHTABLE1 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_BESTMATCHTABLE1__NELEMS                 16

    /* 
     *  List of bundles for component IME3
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLELSB__OFFSET
 *
 * @BRIEF        Register ERRTABLELSB offset in bundle IME3_ERRTABLE 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLELSB__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLEMSB__OFFSET
 *
 * @BRIEF        Register ERRTABLEMSB offset in bundle IME3_ERRTABLE 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLEMSB__OFFSET                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB0__OFFSET
 *
 * @BRIEF        Register BMTABLELSB0 offset in bundle IME3_BESTMATCHTABLE0 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB0__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB0__OFFSET
 *
 * @BRIEF        Register BMTABLEMSB0 offset in bundle IME3_BESTMATCHTABLE0 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB0__OFFSET                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB1__OFFSET
 *
 * @BRIEF        Register BMTABLELSB1 offset in bundle IME3_BESTMATCHTABLE1 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB1__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB1__OFFSET
 *
 * @BRIEF        Register BMTABLEMSB1 offset in bundle IME3_BESTMATCHTABLE1 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB1__OFFSET                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_MVCT
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_MVCT                                    0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3__OFFSET
 *
 * @BRIEF        Register MVCT0_3 offset in bundle IME3_MVCT 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3__OFFSET                              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7__OFFSET
 *
 * @BRIEF        Register MVCT4_7 offset in bundle IME3_MVCT 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7__OFFSET                              0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11__OFFSET
 *
 * @BRIEF        Register MVCT8_11 offset in bundle IME3_MVCT 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11__OFFSET                             0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT12_14__OFFSET
 *
 * @BRIEF        Register MVCT12_14 offset in bundle IME3_MVCT 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT12_14__OFFSET                            0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECVARHOR
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECVARHOR                               0x410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_LO__OFFSET
 *
 * @BRIEF        Register VEC_VAR_HOR_LO offset in bundle IME3_VECVARHOR 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_LO__OFFSET                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_HI__OFFSET
 *
 * @BRIEF        Register VEC_VAR_HOR_HI offset in bundle IME3_VECVARHOR 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_HI__OFFSET                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECVARVER
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECVARVER                               0x418ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_LO__OFFSET
 *
 * @BRIEF        Register VEC_VAR_VER_LO offset in bundle IME3_VECVARVER 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_LO__OFFSET                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_HI__OFFSET
 *
 * @BRIEF        Register VEC_VAR_VER_HI offset in bundle IME3_VECVARVER 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_HI__OFFSET                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0                             0x458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__OFFSET
 *
 * @BRIEF        Register IME3_VALID_AREA0_TOP_LEFT_COORDINATES offset in bundle IME3_VALID_AREA0 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__OFFSET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__OFFSET
 *
 * @BRIEF        Register IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES offset in bundle IME3_VALID_AREA0 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__OFFSET 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1                             0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__OFFSET
 *
 * @BRIEF        Register IME3_VALID_AREA1_TOP_LEFT_COORDINATES offset in bundle IME3_VALID_AREA1 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__OFFSET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__OFFSET
 *
 * @BRIEF        Register IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES offset in bundle IME3_VALID_AREA1 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__OFFSET 0x4ul

    /* 
     * List of registers for component IME3
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG                               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQ_EOI                                 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector, line #0.  
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW                           0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS                               0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector, line #0.  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET                           0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector, line #0.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR                           0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLELSB
 *
 * @BRIEF        Error Table : Register File for SAD computation final 
 *               errors. Each entry comprises a 16-bit error field, and 2 
 *               14-bit coordinate fields (dx and dy). 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLELSB                                  0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLEMSB
 *
 * @BRIEF        Error Table : Register File for SAD computation final 
 *               errors. Each entry comprises a 16-bit error field, and 2 
 *               14-bit coordinate fields (dx and dy). 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLEMSB                                  0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB0
 *
 * @BRIEF        Best Match Table : register file contain result of Error 
 *               Table comparisson. 
 *               BestMatchTable0 is for List0 computation. 
 *               BestMatchTable1 is for List1 computation. 
 *               Each Best Match Table position correspond to one 
 *               sub-partition of the 16x16 MB. 
 *               For 1-MV type computation, best match is stored in entry 0 
 *               For 16-MV stored computation, each entry correspond to one 
 *               of the 16 4x4 partitions. 
 *               Otherwise, entries 0 to 8 are used (see corresponding 
 *               section in IME3 functional spec) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB0                                  0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB0
 *
 * @BRIEF        Best Match Table : register file contain result of Error 
 *               Table comparisson. 
 *               BestMatchTable0 is for List0 computation. 
 *               BestMatchTable1 is for List1 computation. 
 *               Each Best Match Table position correspond to one 
 *               sub-partition of the 16x16 MB. 
 *               For 1-MV type computation, best match is stored in entry 0 
 *               For 16-MV stored computation, each entry correspond to one 
 *               of the 16 4x4 partitions. 
 *               Otherwise, entries 0 to 8 are used (see corresponding 
 *               section in IME3 functional spec) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB0                                  0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB1
 *
 * @BRIEF        Best Match Table : register file contain result of Error 
 *               Table comparisson. 
 *               BestMatchTable0 is for List0 computation. 
 *               BestMatchTable1 is for List1 computation. 
 *               Each Best Match Table position correspond to one 
 *               sub-partition of the 16x16 MB. 
 *               For 1-MV type computation, best match is stored in entry 0 
 *               For 16-MV stored computation, each entry correspond to one 
 *               of the 16 4x4 partitions. 
 *               Otherwise, entries 0 to 8 are used (see corresponding 
 *               section in IME3 functional spec) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB1                                  0x380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB1
 *
 * @BRIEF        Best Match Table : register file contain result of Error 
 *               Table comparisson. 
 *               BestMatchTable0 is for List0 computation. 
 *               BestMatchTable1 is for List1 computation. 
 *               Each Best Match Table position correspond to one 
 *               sub-partition of the 16x16 MB. 
 *               For 1-MV type computation, best match is stored in entry 0 
 *               For 16-MV stored computation, each entry correspond to one 
 *               of the 16 4x4 partitions. 
 *               Otherwise, entries 0 to 8 are used (see corresponding 
 *               section in IME3 functional spec) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB1                                  0x384ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3
 *
 * @BRIEF        MV Cost Table 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3                                      0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7
 *
 * @BRIEF        MV Cost Table 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7                                      0x404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11
 *
 * @BRIEF        MV Cost Table 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11                                     0x408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT12_14
 *
 * @BRIEF        MV Cost Table 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT12_14                                    0x40Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_LO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_LO                               0x410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_HI
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_HI                               0x414ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_LO
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_LO                               0x418ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_HI
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_HI                               0x41Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECABSMEANHOR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECABSMEANHOR                           0x420ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECABSMEANVER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECABSMEANVER                           0x424ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC0                   0x428ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC1                   0x42Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG
 *
 * @BRIEF        CPU Status Register provides information on the progress of 
 *               the CPU execution 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG                            0x430ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CYCLECOUNT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CYCLECOUNT                              0x434ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER
 *
 * @BRIEF        Absolute Minimum Reached bit register, used in Mcomp() 
 *               operator. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER                       0x440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_MINERRORTHRESHOLD
 *
 * @BRIEF        Minimum Error Threshold register, used in Mcomp() operator. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_MINERRORTHRESHOLD                       0x44Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0       0x450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1       0x454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES        0x458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES    0x45Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES        0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES    0x464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECMEANHOR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECMEANHOR                              0x468ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECMEANVER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECMEANVER                              0x46Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOLATION_REFERENCE
 *
 * @BRIEF        The Interpol Reference is the MV based on which the last 
 *               interpolation has been performed. 
 *               This register is updated by the Interpol APIs, and is later 
 *               used for computing the MVCost  
 *               and addresses when manipulating pixels from the interpolated 
 *               planes. 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOLATION_REFERENCE                 0x470ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0       0x474ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1       0x478ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_COMMANDREG
 *
 * @BRIEF        iME3 command register: a write to this register decodes a 
 *               command, a read returns 0. 
 *               0x1 -> Step() 
 *               0x2 -> StopSeq() 
 *               0x3 -> DbgEnable() 
 *               0x4 -> DbgDisable() 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_COMMANDREG                              0x1FFCul

    /* 
     * List of register bitfields for component IME3
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__SCHEME                   BITFIELD(31, 30)
#define IME3__IME3_REVISION__SCHEME__POS              30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__FUNC                     BITFIELD(27, 16)
#define IME3__IME3_REVISION__FUNC__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__R_RTL                    BITFIELD(15, 11)
#define IME3__IME3_REVISION__R_RTL__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__X_MAJOR                  BITFIELD(10, 8)
#define IME3__IME3_REVISION__X_MAJOR__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__CUSTOM                   BITFIELD(7, 6)
#define IME3__IME3_REVISION__CUSTOM__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__Y_MINOR                  BITFIELD(5, 0)
#define IME3__IME3_REVISION__Y_MINOR__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__IDLEMODE                BITFIELD(3, 2)
#define IME3__IME3_SYSCONFIG__IDLEMODE__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__SOFTRESET               BITFIELD(0, 0)
#define IME3__IME3_SYSCONFIG__SOFTRESET__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT1   
 *
 * @BRIEF        settable raw status for event #1 (Gen_It) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT1              BITFIELD(1, 1)
#define IME3__IME3_IRQSTATUS_RAW__EVENT1__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT0   
 *
 * @BRIEF        settable raw status for event #0 (End_Pgm) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT0              BITFIELD(0, 0)
#define IME3__IME3_IRQSTATUS_RAW__EVENT0__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT1   
 *
 * @BRIEF        clearable, enabled status for event #1 (Gen_it) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT1                  BITFIELD(1, 1)
#define IME3__IME3_IRQSTATUS__EVENT1__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT0   
 *
 * @BRIEF        clearable, enabled status for event #0 (End_Pgm) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT0                  BITFIELD(0, 0)
#define IME3__IME3_IRQSTATUS__EVENT0__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE1   
 *
 * @BRIEF        enable for event #1 (Gen_It) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE1             BITFIELD(1, 1)
#define IME3__IME3_IRQENABLE_SET__ENABLE1__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE0   
 *
 * @BRIEF        enable for event #0 (End_Pgm) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE0             BITFIELD(0, 0)
#define IME3__IME3_IRQENABLE_SET__ENABLE0__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE1   
 *
 * @BRIEF        enable for event #1 (Gen_It) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE1             BITFIELD(1, 1)
#define IME3__IME3_IRQENABLE_CLR__ENABLE1__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE0   
 *
 * @BRIEF        enable for event #0 (End_Pgm) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE0             BITFIELD(0, 0)
#define IME3__IME3_IRQENABLE_CLR__ENABLE0__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF0   BITFIELD(31, 26)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF0__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF1   BITFIELD(25, 20)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF1__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF2   BITFIELD(19, 14)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__COEFF2__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_EXPONENT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_EXPONENT BITFIELD(13, 11)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_EXPONENT__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_MANTISSA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_MANTISSA BITFIELD(10, 5)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__ROUND_MANTISSA__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOL_PARAMETER_STACK__SHIFT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOL_PARAMETER_STACK__SHIFT    BITFIELD(4, 0)
#define IME3__IME3_INTERPOL_PARAMETER_STACK__SHIFT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PARAMETERSTACK__PARAMSTACKN   
 *
 * @BRIEF        Parameter N of 0 to 31 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PARAMETERSTACK__PARAMSTACKN        BITFIELD(31, 0)
#define IME3__IME3_PARAMETERSTACK__PARAMSTACKN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CURRENTBLOCK__CURRENTBLOCKWORD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CURRENTBLOCK__CURRENTBLOCKWORD     BITFIELD(31, 0)
#define IME3__IME3_CURRENTBLOCK__CURRENTBLOCKWORD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLELSB__DY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLELSB__DY                         BITFIELD(29, 16)
#define IME3__ERRTABLELSB__DY__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLELSB__DX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLELSB__DX                         BITFIELD(13, 0)
#define IME3__ERRTABLELSB__DX__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLEMSB__MV_COST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLEMSB__MV_COST                    BITFIELD(28, 16)
#define IME3__ERRTABLEMSB__MV_COST__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__ERRTABLEMSB__ERRORVALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__ERRTABLEMSB__ERRORVALUE                 BITFIELD(15, 0)
#define IME3__ERRTABLEMSB__ERRORVALUE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB0__L0_L1_BI   
 *
 * @BRIEF        - - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB0__L0_L1_BI                   BITFIELD(31, 30)
#define IME3__BMTABLELSB0__L0_L1_BI__POS              30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB0__DY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB0__DY                         BITFIELD(29, 16)
#define IME3__BMTABLELSB0__DY__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB0__DX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB0__DX                         BITFIELD(13, 0)
#define IME3__BMTABLELSB0__DX__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB0__REF_IDX   
 *
 * @BRIEF        Reference Frame Idx, provided by SW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB0__REF_IDX                    BITFIELD(31, 29)
#define IME3__BMTABLEMSB0__REF_IDX__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB0__MV_COST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB0__MV_COST                    BITFIELD(28, 16)
#define IME3__BMTABLEMSB0__MV_COST__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB0__ERRORVALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB0__ERRORVALUE                 BITFIELD(15, 0)
#define IME3__BMTABLEMSB0__ERRORVALUE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB1__DY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB1__DY                         BITFIELD(29, 16)
#define IME3__BMTABLELSB1__DY__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLELSB1__DX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLELSB1__DX                         BITFIELD(13, 0)
#define IME3__BMTABLELSB1__DX__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB1__REF_IDX   
 *
 * @BRIEF        Reference Frame Idx, provided by SW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB1__REF_IDX                    BITFIELD(31, 29)
#define IME3__BMTABLEMSB1__REF_IDX__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB1__MV_COST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB1__MV_COST                    BITFIELD(28, 16)
#define IME3__BMTABLEMSB1__MV_COST__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__BMTABLEMSB1__ERRORVALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__BMTABLEMSB1__ERRORVALUE                 BITFIELD(15, 0)
#define IME3__BMTABLEMSB1__ERRORVALUE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3__MVCT_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3__MVCT_3                         BITFIELD(28, 24)
#define IME3__MVCT0_3__MVCT_3__POS                    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3__MVCT_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3__MVCT_2                         BITFIELD(20, 16)
#define IME3__MVCT0_3__MVCT_2__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3__MVCT_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3__MVCT_1                         BITFIELD(12, 8)
#define IME3__MVCT0_3__MVCT_1__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT0_3__MVCT_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT0_3__MVCT_0                         BITFIELD(4, 0)
#define IME3__MVCT0_3__MVCT_0__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7__MVCT_7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7__MVCT_7                         BITFIELD(28, 24)
#define IME3__MVCT4_7__MVCT_7__POS                    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7__MVCT_6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7__MVCT_6                         BITFIELD(20, 16)
#define IME3__MVCT4_7__MVCT_6__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7__MVCT_5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7__MVCT_5                         BITFIELD(12, 8)
#define IME3__MVCT4_7__MVCT_5__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT4_7__MVCT_4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT4_7__MVCT_4                         BITFIELD(4, 0)
#define IME3__MVCT4_7__MVCT_4__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11__MVCT_11   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11__MVCT_11                       BITFIELD(28, 24)
#define IME3__MVCT8_11__MVCT_11__POS                  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11__MVCT_10   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11__MVCT_10                       BITFIELD(20, 16)
#define IME3__MVCT8_11__MVCT_10__POS                  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11__MVCT_9   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11__MVCT_9                        BITFIELD(12, 8)
#define IME3__MVCT8_11__MVCT_9__POS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT8_11__MVCT_8   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT8_11__MVCT_8                        BITFIELD(4, 0)
#define IME3__MVCT8_11__MVCT_8__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT12_14__MVCT_14   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT12_14__MVCT_14                      BITFIELD(20, 16)
#define IME3__MVCT12_14__MVCT_14__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT12_14__MVCT_13   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT12_14__MVCT_13                      BITFIELD(12, 8)
#define IME3__MVCT12_14__MVCT_13__POS                 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__MVCT12_14__MVCT_12   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__MVCT12_14__MVCT_12                      BITFIELD(4, 0)
#define IME3__MVCT12_14__MVCT_12__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_LO__VEC_VAR_LO   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_LO__VEC_VAR_LO              BITFIELD(31, 0)
#define IME3__VEC_VAR_HOR_LO__VEC_VAR_LO__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_HOR_HI__VEC_VAR_HI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_HOR_HI__VEC_VAR_HI              BITFIELD(6, 0)
#define IME3__VEC_VAR_HOR_HI__VEC_VAR_HI__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_LO__VEC_VAR_LO   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_LO__VEC_VAR_LO              BITFIELD(31, 0)
#define IME3__VEC_VAR_VER_LO__VEC_VAR_LO__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__VEC_VAR_VER_HI__VEC_VAR_HI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__VEC_VAR_VER_HI__VEC_VAR_HI              BITFIELD(6, 0)
#define IME3__VEC_VAR_VER_HI__VEC_VAR_HI__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECABSMEANHOR__VEC_ABS_MEAN_HOR   
 *
 * @BRIEF        Accumulates |BMT0[0].dx| - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECABSMEANHOR__VEC_ABS_MEAN_HOR    BITFIELD(28, 0)
#define IME3__IME3_VECABSMEANHOR__VEC_ABS_MEAN_HOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECABSMEANVER__VEC_ABS_MEAN_VER   
 *
 * @BRIEF        Accumulates |BMT0[0].dy| - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECABSMEANVER__VEC_ABS_MEAN_VER    BITFIELD(28, 0)
#define IME3__IME3_VECABSMEANVER__VEC_ABS_MEAN_VER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC0__DIRECTION   
 *
 * @BRIEF        Horizontal or Vertical Circularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__DIRECTION   BITFIELD(24, 24)
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__DIRECTION__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC0__OFFSET   
 *
 * @BRIEF        In MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__OFFSET      BITFIELD(23, 16)
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__OFFSET__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC0__CBW   
 *
 * @BRIEF        Circular Buffer Width, in MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__CBW         BITFIELD(15, 8)
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__CBW__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC0__CBH   
 *
 * @BRIEF        Circular Buffer Height, in MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__CBH         BITFIELD(7, 0)
#define IME3__IME3_CIRCULAR_BUFFER_DESC0__CBH__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC1__DIRECTION   
 *
 * @BRIEF        Horizontal or Vertical Circularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__DIRECTION   BITFIELD(24, 24)
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__DIRECTION__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC1__OFFSET   
 *
 * @BRIEF        In MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__OFFSET      BITFIELD(23, 16)
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__OFFSET__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC1__CBW   
 *
 * @BRIEF        Circular Buffer Width, in MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__CBW         BITFIELD(15, 8)
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__CBW__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_DESC1__CBH   
 *
 * @BRIEF        Circular Buffer Height, in MBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__CBH         BITFIELD(7, 0)
#define IME3__IME3_CIRCULAR_BUFFER_DESC1__CBH__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__START_OR_STEP_TAKEN   
 *
 * @BRIEF        Set to 1 when Step() OCP command is received. 
 *               Set to 1 when SyncBox new task command is received. 
 *               Set to 0 when OCP writes 0 to this bitfield. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__START_OR_STEP_TAKEN  BITFIELD(31, 31)
#define IME3__IME3_CPUSTATUSREG__START_OR_STEP_TAKEN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__DETECTEDENDOFPGM   
 *
 * @BRIEF        This bit is set to '1' when in Debug mode, an EndOfPgm 
 *               instruction or the last instruction of ProgramBuffer has 
 *               been reached. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__DETECTEDENDOFPGM     BITFIELD(30, 30)
#define IME3__IME3_CPUSTATUSREG__DETECTEDENDOFPGM__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__DETECTEDSTOP   
 *
 * @BRIEF        This bit is set to '1' when a Stop() command is received. 
 *               This bit is set to '0' when a Step() command is received. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__DETECTEDSTOP         BITFIELD(29, 29)
#define IME3__IME3_CPUSTATUSREG__DETECTEDSTOP__POS    29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__REJECTED_OCP_ACCESS   
 *
 * @BRIEF        Set when an OCP read to the Program Memory, or an OCP write 
 *               are perfromed while the IME3 is still in the EXECUTING 
 *               state. 
 *               Reset when the IME3 is is the INITIALIZED or COMPLETED state 
 *               and a step command is received. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__REJECTED_OCP_ACCESS  BITFIELD(28, 28)
#define IME3__IME3_CPUSTATUSREG__REJECTED_OCP_ACCESS__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__EXECSTATE   
 *
 * @BRIEF        0x0 => Initialized 
 *               0x1 => Halted 
 *               0x2 => Exectuting 
 *               0x3 => Completed - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__EXECSTATE            BITFIELD(25, 24)
#define IME3__IME3_CPUSTATUSREG__EXECSTATE__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__DEBUGMODESTATUS   
 *
 * @BRIEF        "Debug Mode" status bit.  
 *               Set when DbgEnable() command is received.  
 *               Reset When DbgDisable() command is received. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__DEBUGMODESTATUS      BITFIELD(20, 20)
#define IME3__IME3_CPUSTATUSREG__DEBUGMODESTATUS__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL1   
 *
 * @BRIEF        Indicates that module has received an OCP Signal1 Command. 
 *               Reset by Wait_On_Signal_1() api. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL1      BITFIELD(19, 19)
#define IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL1__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL1   
 *
 * @BRIEF        Indicates that module is waiting for OCP Signal1 Command. 
 *               Set by Wait_On_Signal_1() api. 
 *               Reset when ReceivedSignal0 is set (by Signal1 OCP command). 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL1     BITFIELD(18, 18)
#define IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL1__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL0   
 *
 * @BRIEF        Indicates that module has received an OCP Signal0 Command. 
 *               Reset by Wait_On_Signal_0() api. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL0      BITFIELD(17, 17)
#define IME3__IME3_CPUSTATUSREG__RECEIVEDSIGNAL0__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL0   
 *
 * @BRIEF        Indicates that module is waiting for OCP Signal0 Command. 
 *               Set by Wait_On_Signal_0() api. 
 *               Reset when ReceivedSignal0 is set (by Signal0 OCP command). 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL0     BITFIELD(16, 16)
#define IME3__IME3_CPUSTATUSREG__WAITINGONSIGNAL0__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CPUSTATUSREG__PC   
 *
 * @BRIEF        Address of the instruction currently issued. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CPUSTATUSREG__PC                   BITFIELD(15, 0)
#define IME3__IME3_CPUSTATUSREG__PC__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CYCLECOUNT__CYCLECOUNTENABLE   
 *
 * @BRIEF        When set to 1, cycle counting is enabled. 
 *               When set to 0, cycle counting is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CYCLECOUNT__CYCLECOUNTENABLE       BITFIELD(31, 31)
#define IME3__IME3_CYCLECOUNT__CYCLECOUNTENABLE__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CYCLECOUNT__CYCLECOUNTRESET   
 *
 * @BRIEF        Writing 0 results in no effect. 
 *               Writing 1 results in clearing CycleCount to 0. 
 *               Always read as 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CYCLECOUNT__CYCLECOUNTRESET        BITFIELD(30, 30)
#define IME3__IME3_CYCLECOUNT__CYCLECOUNTRESET__POS   30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CYCLECOUNT__CYCLECOUNT   
 *
 * @BRIEF        Incremets at each cycle if cycleCountEnable equals 1 and if 
 *               CpuState is EXECUTING. 
 *               Reset when writing 1 to bit 30 (CycleCountReset) 
 *               Reset upon receiving a Stop() OCP command. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CYCLECOUNT__CYCLECOUNT             BITFIELD(15, 0)
#define IME3__IME3_CYCLECOUNT__CYCLECOUNT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER1 BITFIELD(31, 24)
#define IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER1__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER0 BITFIELD(23, 16)
#define IME3__IME3_CONDITIONREGISTER__APPLICATIONCOUNTER0__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__PARTITIONVALID   
 *
 * @BRIEF        Reset by ClearStatus() - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__PARTITIONVALID  BITFIELD(11, 11)
#define IME3__IME3_CONDITIONREGISTER__PARTITIONVALID__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__BOTTOMRIGHTREFERENCE   
 *
 * @BRIEF        L0, L1, Bi - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__BOTTOMRIGHTREFERENCE BITFIELD(10, 9)
#define IME3__IME3_CONDITIONREGISTER__BOTTOMRIGHTREFERENCE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__BOTTOMLEFTREFERENCE   
 *
 * @BRIEF        L0, L1, Bi - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__BOTTOMLEFTREFERENCE BITFIELD(8, 7)
#define IME3__IME3_CONDITIONREGISTER__BOTTOMLEFTREFERENCE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__TOPRIGHTREFERENCE   
 *
 * @BRIEF        L0, L1, Bi - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__TOPRIGHTREFERENCE BITFIELD(6, 5)
#define IME3__IME3_CONDITIONREGISTER__TOPRIGHTREFERENCE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__TOPLEFTREFERENCE   
 *
 * @BRIEF        L0, L1, Bi - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__TOPLEFTREFERENCE BITFIELD(4, 3)
#define IME3__IME3_CONDITIONREGISTER__TOPLEFTREFERENCE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__PARTITIONTYPE   
 *
 * @BRIEF        16x16, 16x8, 8x16, 8x8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__PARTITIONTYPE   BITFIELD(2, 1)
#define IME3__IME3_CONDITIONREGISTER__PARTITIONTYPE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CONDITIONREGISTER__ABSMINREACHED   
 *
 * @BRIEF        Abs Min Reached bit, in Mcomp block. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CONDITIONREGISTER__ABSMINREACHED   BITFIELD(0, 0)
#define IME3__IME3_CONDITIONREGISTER__ABSMINREACHED__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_MINERRORTHRESHOLD__MINTHRESHOLD   
 *
 * @BRIEF        Min Threshold value in Mcomp() block. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_MINERRORTHRESHOLD__MINTHRESHOLD    BITFIELD(15, 0)
#define IME3__IME3_MINERRORTHRESHOLD__MINTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__Y0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__Y0 BITFIELD(31, 18)
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__Y0__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__X0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__X0 BITFIELD(15, 2)
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION0__X0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__Y0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__Y0 BITFIELD(31, 18)
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__Y0__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__X0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__X0 BITFIELD(15, 2)
#define IME3__IME3_CIRCULAR_BUFFER_CURRENT_POSITION1__X0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__Y   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__Y BITFIELD(31, 16)
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__Y__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__X   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__X BITFIELD(15, 0)
#define IME3__IME3_VALID_AREA0_TOP_LEFT_COORDINATES__X__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__Y   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__Y BITFIELD(31, 16)
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__Y__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__X   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__X BITFIELD(15, 0)
#define IME3__IME3_VALID_AREA0_BOTTOM_RIGHT_COORDINATES__X__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__Y   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__Y BITFIELD(31, 16)
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__Y__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__X   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__X BITFIELD(15, 0)
#define IME3__IME3_VALID_AREA1_TOP_LEFT_COORDINATES__X__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__Y   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__Y BITFIELD(31, 16)
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__Y__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__X   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__X BITFIELD(15, 0)
#define IME3__IME3_VALID_AREA1_BOTTOM_RIGHT_COORDINATES__X__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECMEANHOR__VEC_MEAN_HOR   
 *
 * @BRIEF        Accumulates BMT0[0].dx - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECMEANHOR__VEC_MEAN_HOR           BITFIELD(28, 0)
#define IME3__IME3_VECMEANHOR__VEC_MEAN_HOR__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_VECMEANVER__VEC_MEAN_VER   
 *
 * @BRIEF        Accumulates BMT0[0].dy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_VECMEANVER__VEC_MEAN_VER           BITFIELD(28, 0)
#define IME3__IME3_VECMEANVER__VEC_MEAN_VER__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOLATION_REFERENCE__Y   
 *
 * @BRIEF        This is the "y" coordinate of the {0,0} point of the 
 *               interpol planes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOLATION_REFERENCE__Y         BITFIELD(31, 16)
#define IME3__IME3_INTERPOLATION_REFERENCE__Y__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_INTERPOLATION_REFERENCE__X   
 *
 * @BRIEF        x coordinate for the origin point of the interpolation. 
 *               This is the "x" coordinate of the {0,0} point of the 
 *               interpol planes.  
 *               The Interpol planes contain points starting at {-1,-1} and 
 *               ending 
 *               at {i, j} with i=7 or i=15 and j=7 or j=15 depending on the 
 *               interpol size. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_INTERPOLATION_REFERENCE__X         BITFIELD(15, 0)
#define IME3__IME3_INTERPOLATION_REFERENCE__X__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__Y0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__Y0 BITFIELD(31, 18)
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__Y0__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__X0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__X0 BITFIELD(15, 2)
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION0__X0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__Y0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__Y0 BITFIELD(31, 18)
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__Y0__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__X0   
 *
 * @BRIEF        Position of colocated MB in the circular buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__X0 BITFIELD(15, 2)
#define IME3__IME3_CIRCULAR_BUFFER_SLIDING_POSITION1__X0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_COMMANDREG__COMMAND   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_COMMANDREG__COMMAND                BITFIELD(31, 0)
#define IME3__IME3_COMMANDREG__COMMAND__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_PROGRAMBUFFER__PROGRAM_MEMORY_WORD   
 *
 * @BRIEF        Word N of 1024 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_PROGRAMBUFFER__PROGRAM_MEMORY_WORD BITFIELD(31, 0)
#define IME3__IME3_PROGRAMBUFFER__PROGRAM_MEMORY_WORD__POS 0

    /* 
     * List of register bitfields values for component IME3
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__SCHEME__LEGACY           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__SCHEME__H08              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_REVISION__CUSTOM__STANDARD         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__IDLEMODE__FORCE
 *
 * @BRIEF        Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__IDLEMODE__FORCE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__IDLEMODE__NO
 *
 * @BRIEF        No-idle mode: local target never enters idle state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__IDLEMODE__NO            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__IDLEMODE__SMART
 *
 * @BRIEF        Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements. 
 *               IP module shall not generate (IRQ- or DMA-request-related) 
 *               wakeup events. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__IDLEMODE__SMART         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__IDLEMODE__SMARTWAKEUP
 *
 * @BRIEF        Smart-idle wakeup-capable mode: local target's idle state 
 *               eventually follows (acknowledges) the system's idle 
 *               requests, depending on the IP module's internal 
 *               requirements. 
 *               IP module may generate (IRQ- or DMA-request-related) wakeup 
 *               events when in idle state. 
 *               Mode is only relevant if the appropriate IP module "swakeup" 
 *               output(s) is (are) implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__IDLEMODE__SMARTWAKEUP   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__SOFTRESET__DONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__SOFTRESET__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__SOFTRESET__RESET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_SYSCONFIG__SOFTRESET__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT1__NOACTION    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT1__NOEVENT     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT1__PENDING     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT1__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT1__SET         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT0__NOACTION    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT0__NOEVENT     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT0__PENDING     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS_RAW__EVENT0__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS_RAW__EVENT0__SET         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT1__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT1__NOEVENT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT1__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT1__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT1__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT0__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT0__NOEVENT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT0__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQSTATUS__EVENT0__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQSTATUS__EVENT0__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE1__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE1__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE1__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE1__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE0__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE0__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE0__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_SET__ENABLE0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_SET__ENABLE0__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE1__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE1__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE1__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE1__DISABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE0__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE0__DISABLED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE0__ENABLED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IME3__IME3_IRQENABLE_CLR__ENABLE0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define IME3__IME3_IRQENABLE_CLR__ENABLE0__DISABLE    0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __IME3_CRED_H */
