xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/hdl/verilog"
ila_real.v,verilog,xil_defaultlib,../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/sim/ila_real.v,incdir="../../../../TAREA_2_UART.gen/sources_1/ip/ila_real/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
