{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617759010509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617759010538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 22:30:10 2021 " "Processing started: Tue Apr 06 22:30:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617759010538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759010538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_semana3 -c circuito_semana3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_semana3 -c circuito_semana3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759010538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617759013108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617759013109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/unidade_controle.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038112 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/unidade_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer5k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer5k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer5k-comportamental " "Found design unit 1: timer5k-comportamental" {  } { { "timer5k.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timer5k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038146 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer5k " "Found entity 1: timer5k" {  } { { "timer5k.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timer5k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4bits-arch " "Found design unit 1: registrador_4bits-arch" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/registrador_4bits.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038149 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_4bits " "Found entity 1: registrador_4bits" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/registrador_4bits.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_2bits-arch " "Found design unit 1: registrador_2bits-arch" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/registrador_2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038151 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_2bits " "Found entity 1: registrador_2bits" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/registrador_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tempos.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram_tempos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tempos-ram_mif " "Found design unit 1: ram_tempos-ram_mif" {  } { { "ram_tempos.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_tempos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038164 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_tempos-ram_modelsim " "Found design unit 2: ram_tempos-ram_modelsim" {  } { { "ram_tempos.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_tempos.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038164 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_tempos " "Found entity 1: ram_tempos" {  } { { "ram_tempos.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_tempos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x4.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram_16x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x4-ram_mif " "Found design unit 1: ram_16x4-ram_mif" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_16x4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_16x4-ram_modelsim " "Found design unit 2: ram_16x4-ram_modelsim" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_16x4.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x4 " "Found entity 1: ram_16x4" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_16x4.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/hexa7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038202 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/hexa7seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-dataflow " "Found design unit 1: fluxo_dados-dataflow" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038205 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/edge_detector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038218 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_tempos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_tempos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_tempos-comportamental " "Found design unit 1: contador_tempos-comportamental" {  } { { "contador_tempos.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/contador_tempos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038221 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_tempos " "Found entity 1: contador_tempos" {  } { { "contador_tempos.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/contador_tempos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/contador_163.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038237 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/contador_163.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_8bits-dataflow " "Found design unit 1: comparador_8bits-dataflow" {  } { { "comparador_8bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_8bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038240 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bits " "Found entity 1: comparador_8bits" {  } { { "comparador_8bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_85.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_85-dataflow " "Found design unit 1: comparador_85-dataflow" {  } { { "comparador_85.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_85.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038244 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_85.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038254 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038274 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana3-arch_semana3 " "Found design unit 1: circuito_semana3-arch_semana3" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038277 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana3 " "Found entity 1: circuito_semana3" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg_display-arch_bcd " "Found design unit 1: bcd_to_7seg_display-arch_bcd" {  } { { "bcd_to_7seg_display.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/bcd_to_7seg_display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038288 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg_display " "Found entity 1: bcd_to_7seg_display" {  } { { "bcd_to_7seg_display.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/bcd_to_7seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerrep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerrep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timerRep-comportamental " "Found design unit 1: timerRep-comportamental" {  } { { "timerRep.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timerRep.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038304 ""} { "Info" "ISGN_ENTITY_NAME" "1 timerRep " "Found entity 1: timerRep" {  } { { "timerRep.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timerRep.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcula_media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcula_media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcula_media-comportamental " "Found design unit 1: calcula_media-comportamental" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038322 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcula_media " "Found entity 1: calcula_media" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timertotal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timertotal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timerTotal-comportamental " "Found design unit 1: timerTotal-comportamental" {  } { { "timerTotal.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timerTotal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038324 ""} { "Info" "ISGN_ENTITY_NAME" "1 timerTotal " "Found entity 1: timerTotal" {  } { { "timerTotal.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timerTotal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759038324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759038324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_semana3 " "Elaborating entity \"circuito_semana3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617759038648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_reset circuito_semana3.vhd(156) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(156): object \"not_reset\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038733 "|circuito_semana3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contagem circuito_semana3.vhd(168) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(168): object \"contagem\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038735 "|circuito_semana3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memoria circuito_semana3.vhd(169) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(169): object \"memoria\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038735 "|circuito_semana3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado circuito_semana3.vhd(170) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(170): object \"estado\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038735 "|circuito_semana3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limite_FD circuito_semana3.vhd(173) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(173): object \"limite_FD\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038736 "|circuito_semana3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_BCD circuito_semana3.vhd(186) " "Verilog HDL or VHDL warning at circuito_semana3.vhd(186): object \"busy_BCD\" assigned a value but never read" {  } { { "circuito_semana3.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617759038736 "|circuito_semana3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:G1 " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:G1\"" {  } { { "circuito_semana3.vhd" "G1" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:G1\|contador_163:G1 " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:G1\|contador_163:G1\"" {  } { { "fluxo_dados.vhd" "G1" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:G1\|comparador_85:G2 " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:G1\|comparador_85:G2\"" {  } { { "fluxo_dados.vhd" "G2" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x4 fluxo_dados:G1\|ram_16x4:G3 " "Elaborating entity \"ram_16x4\" for hierarchy \"fluxo_dados:G1\|ram_16x4:G3\"" {  } { { "fluxo_dados.vhd" "G3" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:G1\|edge_detector:G4 " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:G1\|edge_detector:G4\"" {  } { { "fluxo_dados.vhd" "G4" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4bits fluxo_dados:G1\|registrador_4bits:G5 " "Elaborating entity \"registrador_4bits\" for hierarchy \"fluxo_dados:G1\|registrador_4bits:G5\"" {  } { { "fluxo_dados.vhd" "G5" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer5k fluxo_dados:G1\|timer5k:G6 " "Elaborating entity \"timer5k\" for hierarchy \"fluxo_dados:G1\|timer5k:G6\"" {  } { { "fluxo_dados.vhd" "G6" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_2bits fluxo_dados:G1\|registrador_2bits:G8 " "Elaborating entity \"registrador_2bits\" for hierarchy \"fluxo_dados:G1\|registrador_2bits:G8\"" {  } { { "fluxo_dados.vhd" "G8" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_tempos fluxo_dados:G1\|ram_tempos:G9 " "Elaborating entity \"ram_tempos\" for hierarchy \"fluxo_dados:G1\|ram_tempos:G9\"" {  } { { "fluxo_dados.vhd" "G9" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_tempos fluxo_dados:G1\|contador_tempos:G10 " "Elaborating entity \"contador_tempos\" for hierarchy \"fluxo_dados:G1\|contador_tempos:G10\"" {  } { { "fluxo_dados.vhd" "G10" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_8bits fluxo_dados:G1\|comparador_8bits:G12 " "Elaborating entity \"comparador_8bits\" for hierarchy \"fluxo_dados:G1\|comparador_8bits:G12\"" {  } { { "fluxo_dados.vhd" "G12" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A comparador_8bits.vhd(28) " "VHDL Process Statement warning at comparador_8bits.vhd(28): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_8bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_8bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039557 "|circuito_semana3|fluxo_dados:G1|comparador_8bits:G12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B comparador_8bits.vhd(28) " "VHDL Process Statement warning at comparador_8bits.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_8bits.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/comparador_8bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039557 "|circuito_semana3|fluxo_dados:G1|comparador_8bits:G12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerRep fluxo_dados:G1\|timerRep:G13 " "Elaborating entity \"timerRep\" for hierarchy \"fluxo_dados:G1\|timerRep:G13\"" {  } { { "fluxo_dados.vhd" "G13" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcula_media fluxo_dados:G1\|calcula_media:G14 " "Elaborating entity \"calcula_media\" for hierarchy \"fluxo_dados:G1\|calcula_media:G14\"" {  } { { "fluxo_dados.vhd" "G14" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma calcula_media.vhd(35) " "VHDL Process Statement warning at calcula_media.vhd(35): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039646 "|circuito_semana3|fluxo_dados:G1|calcula_media:G14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_jogadas calcula_media.vhd(36) " "VHDL Process Statement warning at calcula_media.vhd(36): signal \"num_jogadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039646 "|circuito_semana3|fluxo_dados:G1|calcula_media:G14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "media calcula_media.vhd(37) " "VHDL Process Statement warning at calcula_media.vhd(37): signal \"media\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039646 "|circuito_semana3|fluxo_dados:G1|calcula_media:G14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerTotal fluxo_dados:G1\|timerTotal:G15 " "Elaborating entity \"timerTotal\" for hierarchy \"fluxo_dados:G1\|timerTotal:G15\"" {  } { { "fluxo_dados.vhd" "G15" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/fluxo_dados.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lim timerTotal.vhd(38) " "VHDL Process Statement warning at timerTotal.vhd(38): signal \"lim\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timerTotal.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/timerTotal.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617759039673 "|circuito_semana3|fluxo_dados:G1|timerTotal:G15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:G2 " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:G2\"" {  } { { "circuito_semana3.vhd" "G2" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:G3 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:G3\"" {  } { { "circuito_semana3.vhd" "G3" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_digit binary_to_bcd:G3\|binary_to_bcd_digit:\\bcd_digits:1:digit_0 " "Elaborating entity \"binary_to_bcd_digit\" for hierarchy \"binary_to_bcd:G3\|binary_to_bcd_digit:\\bcd_digits:1:digit_0\"" {  } { { "binary_to_bcd.vhd" "\\bcd_digits:1:digit_0" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/binary_to_bcd.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg_display bcd_to_7seg_display:G4 " "Elaborating entity \"bcd_to_7seg_display\" for hierarchy \"bcd_to_7seg_display:G4\"" {  } { { "circuito_semana3.vhd" "G4" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/circuito_semana3.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759039794 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:G1\|ram_tempos:G9\|memoria " "RAM logic \"fluxo_dados:G1\|ram_tempos:G9\|memoria\" is uninferred due to asynchronous read logic" {  } { { "ram_tempos.vhd" "memoria" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_tempos.vhd" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1617759042503 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:G1\|ram_16x4:G3\|memoria " "RAM logic \"fluxo_dados:G1\|ram_16x4:G3\|memoria\" is uninferred due to asynchronous read logic" {  } { { "ram_16x4.vhd" "memoria" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/ram_16x4.vhd" 70 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1617759042503 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1617759042503 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fluxo_dados:G1\|calcula_media:G14\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fluxo_dados:G1\|calcula_media:G14\|Div0\"" {  } { { "calcula_media.vhd" "Div0" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617759043841 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617759043841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxo_dados:G1\|calcula_media:G14\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fluxo_dados:G1\|calcula_media:G14\|lpm_divide:Div0\"" {  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759045222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxo_dados:G1\|calcula_media:G14\|lpm_divide:Div0 " "Instantiated megafunction \"fluxo_dados:G1\|calcula_media:G14\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617759045256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617759045256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617759045256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617759045256 ""}  } { { "calcula_media.vhd" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/calcula_media.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617759045256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759045813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759045813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759045925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759045925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/wonde/Documents/POLI/LabDig ProjetoFinal/semana4/circuito_semana4/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617759045983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759045983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617759048905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617759051991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617759051991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5659 " "Implemented 5659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617759054747 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617759054747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5597 " "Implemented 5597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617759054747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617759054747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617759054827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 06 22:30:54 2021 " "Processing ended: Tue Apr 06 22:30:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617759054827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617759054827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617759054827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617759054827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617759070829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617759070830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 22:31:10 2021 " "Processing started: Tue Apr 06 22:31:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617759070830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1617759070830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp circuito_semana3 -c circuito_semana3 --netlist_type=sgate " "Command: quartus_npp circuito_semana3 -c circuito_semana3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1617759070830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1617759071112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617759071315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 06 22:31:11 2021 " "Processing ended: Tue Apr 06 22:31:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617759071315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617759071315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617759071315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1617759071315 ""}
