A **latch** is a bistable circuit that stores one bit of data. It is **level-sensitive**, meaning its output can change as long as the control signal (often called "enable") is active.

## âš™ï¸ Key Characteristics
- ğŸ§® **Memory**: Stores a binary state (`0` or `1`)
- ğŸ”“ **Level-sensitive**: Responds continuously while enabled
- â±ï¸ **Asynchronous**: Can change state without a clock edge

## ğŸ”¤ Common Types
| ğŸ”§ Type     | ğŸ”¢ Inputs       | ğŸ“ˆ Behavior                          |
|------------|----------------|--------------------------------------|
| SR Latch   | Set, Reset     | Sets or resets output                |
| Gated SR   | Set, Reset, Enable | Adds control gating             |
| D Latch    | Data, Enable   | Captures input when enabled          |

## ğŸ§® SR Latch Logic (NOR-based)
- âœ… **Set = 1, Reset = 0** â†’ Output = 1
- âŒ **Set = 0, Reset = 1** â†’ Output = 0
- ğŸ” **Set = 0, Reset = 0** â†’ Holds previous state
- âš ï¸ **Set = 1, Reset = 1** â†’ Invalid (undefined)

## ğŸ§° Use Cases
- ğŸ—‚ï¸ Temporary storage
- ğŸ”˜ Debouncing switches
- ğŸ§± Building blocks for flip-flops

## ğŸªŸ Visual Analogy
Imagine a door that opens only when the "enable" signal is held. While open, the latch listens and updates. When closed, it holds its last state.

