// Seed: 362879823
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2
    , id_26,
    output uwire id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    output wand id_9,
    output wand id_10,
    output tri id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    input wire id_15,
    input wor id_16,
    output wor id_17,
    input wire id_18,
    output supply1 id_19,
    input supply1 id_20,
    input wand id_21,
    output wor id_22,
    input tri id_23,
    input tri0 id_24
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri1 id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wire id_5
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_1
  );
  assign id_3 = 1'b0;
  logic id_7;
  ;
endmodule
