# RISC-V Processor Subsystem Analysis

Maybe compare difference implementations of a risc-v extension.

* Define goal
* gather data
* keep sources
* Document plan
* note design decisions
* practice on siliconchipcookies

1. Introduction
    - Context
    - motivation
    - objectives
    - outline of work
    - outline of report
2. Background/SOTA
3. Design/Implementation
4. References
5. Appendices

## Links of papers read
[arrow](https://arxiv.org/pdf/2107.07169)
[risc-v manual unprivileged](https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf)
[risc-v simd core](https://github.com/openhwgroup/core-v-polara-apu)
[spike](https://github.com/riscv-software-src/riscv-isa-sim/blob/master/README.md)
[olympia: outoforder superscalar](https://github.com/riscv-software-src/riscv-perf-model)
[risc-v software](https://github.com/riscv-software-src)
[risc-v assembly manual](https://github.com/riscv-non-isa/riscv-asm-manual)
[risc-v extensions](https://en.wikichip.org/wiki/risc-v/standard_extensions)
[risc-v crypto](https://github.com/riscv/riscv-crypto) -> includes rtl experimental impl

## look into
* how do compilers work with extensions?

## interesting extensions
* Crypto
* J (for jit languages)
* Debug

## interesting comp arch topics
* branch prediction
* superscalar
* out of order execution
* simd
* register file
* alu
* fpu
* cache stuff
* memory stuff
* os stuff
* area, energy, speed
