Fitter Status : Successful - Mon Mar 31 00:40:42 2025
Quartus II 64-Bit Version : 14.0.2 Build 209 09/17/2014 SJ Full Version
Revision Name : md5
Top-level Entity Name : FPGA_HPS
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Final
Logic utilization (in ALMs) : 14,058 / 32,070 ( 44 % )
Total registers : 13838
Total pins : 147 / 457 ( 32 % )
Total virtual pins : 0
Total block memory bits : 54,272 / 4,065,280 ( 1 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 1 / 4 ( 25 % )
