// Seed: 1553414976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign module_2.id_17 = 0;
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input supply0 id_5,
    input tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output wor id_11,
    output wor id_12,
    input supply1 id_13,
    output supply0 id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wand id_20,
    output supply1 id_21,
    input supply1 id_22,
    output wor id_23
);
  wire id_25;
  assign id_12 = 1;
  id_26(
      .id_0(), .id_1(id_10), .id_2(id_4)
  );
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_25,
      id_25,
      id_27
  );
  assign id_14 = id_20 == id_3;
  tri id_28 = id_17;
  integer id_29;
  wire id_30;
  supply0 id_31 = 1;
endmodule
