{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418868104762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418868104762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 00:01:44 2014 " "Processing started: Thu Dec 18 00:01:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418868104762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418868104762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418868104762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418868105128 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux_5.v " "Entity \"mux\" obtained from \"mux_5.v\" instead of from Quartus II megafunction library" {  } { { "mux_5.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1418868105202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux_5.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_jpc.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_jpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_jpc " "Found entity 1: somador_jpc" {  } { { "somador_jpc.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/somador_jpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(27) " "Verilog HDL information at control_unit_microprogramed.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418868105209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(309) " "Verilog HDL information at control_unit_microprogramed.v(309): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418868105209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105213 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_memory.v " "Can't analyze file -- file data_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418868105216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.v " "Can't analyze file -- file instruction_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418868105220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418868105228 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.vhd " "Can't analyze file -- file instruction_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418868105231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_reg_control musa.v(74) " "Verilog HDL Implicit Net warning at musa.v(74): created implicit net for \"w_reg_control\"" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418868105232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418868105275 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(23) " "Verilog HDL warning at musa.v(23): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418868105277 "|musa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 musa.v(39) " "Verilog HDL assignment warning at musa.v(39): truncated value with size 19 to match size of target (18)" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418868105278 "|musa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg 0 musa.v(23) " "Net \"flag_reg\" at musa.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418868105285 "|musa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2 control_unit_microprogramed.v(12) " "Verilog HDL or VHDL warning at control_unit_microprogramed.v(12): object \"count2\" assigned a value but never read" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_reg control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"read_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_reg control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"write_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediat control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"immediat\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105320 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fnction control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"fnction\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_function control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"control_function\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_alu_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"control_alu_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rtrn control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"rtrn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add_pc control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"add_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_control control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"reg_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105321 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(27) " "Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_control control_unit_microprogramed.v(27) " "Inferred latch for \"reg_control\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_pc control_unit_microprogramed.v(27) " "Inferred latch for \"add_pc\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push control_unit_microprogramed.v(27) " "Inferred latch for \"push\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop control_unit_microprogramed.v(27) " "Inferred latch for \"pop\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtrn control_unit_microprogramed.v(27) " "Inferred latch for \"rtrn\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[0\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[1\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[2\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[2\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_alu_data control_unit_microprogramed.v(27) " "Inferred latch for \"control_alu_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_function control_unit_microprogramed.v(27) " "Inferred latch for \"control_function\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105322 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[0\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[0\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[1\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[1\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[2\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[2\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[3\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[3\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[4\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[4\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[5\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[5\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediat control_unit_microprogramed.v(27) " "Inferred latch for \"immediat\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data control_unit_microprogramed.v(27) " "Inferred latch for \"write_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data control_unit_microprogramed.v(27) " "Inferred latch for \"read_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg control_unit_microprogramed.v(27) " "Inferred latch for \"write_reg\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_reg control_unit_microprogramed.v(27) " "Inferred latch for \"read_reg\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105323 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu01 " "Elaborating entity \"alu\" for hierarchy \"alu:alu01\"" {  } { { "musa.v" "alu01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105325 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(37) " "Verilog HDL Always Construct warning at alu.v(37): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(37) " "Verilog HDL Always Construct warning at alu.v(37): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(38) " "Verilog HDL Always Construct warning at alu.v(38): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(38) " "Verilog HDL Always Construct warning at alu.v(38): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(41) " "Verilog HDL Always Construct warning at alu.v(41): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(41) " "Verilog HDL Always Construct warning at alu.v(41): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105328 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(42) " "Verilog HDL Always Construct warning at alu.v(42): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(42) " "Verilog HDL Always Construct warning at alu.v(42): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(43) " "Verilog HDL Always Construct warning at alu.v(43): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 alu.v(46) " "Verilog HDL Always Construct warning at alu.v(46): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flags_in alu.v(46) " "Verilog HDL Always Construct warning at alu.v(46): variable \"flags_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(36) " "Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_out alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): inferring latch(es) for variable \"flags_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(33) " "Inferred latch for \"result\[0\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(33) " "Inferred latch for \"result\[1\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(33) " "Inferred latch for \"result\[2\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(33) " "Inferred latch for \"result\[3\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(33) " "Inferred latch for \"result\[4\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(33) " "Inferred latch for \"result\[5\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(33) " "Inferred latch for \"result\[6\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(33) " "Inferred latch for \"result\[7\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(33) " "Inferred latch for \"result\[8\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(33) " "Inferred latch for \"result\[9\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(33) " "Inferred latch for \"result\[10\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(33) " "Inferred latch for \"result\[11\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(33) " "Inferred latch for \"result\[12\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(33) " "Inferred latch for \"result\[13\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(33) " "Inferred latch for \"result\[14\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105330 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(33) " "Inferred latch for \"result\[15\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(33) " "Inferred latch for \"result\[16\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(33) " "Inferred latch for \"result\[17\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(33) " "Inferred latch for \"result\[18\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(33) " "Inferred latch for \"result\[19\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(33) " "Inferred latch for \"result\[20\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(33) " "Inferred latch for \"result\[21\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(33) " "Inferred latch for \"result\[22\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(33) " "Inferred latch for \"result\[23\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(33) " "Inferred latch for \"result\[24\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(33) " "Inferred latch for \"result\[25\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(33) " "Inferred latch for \"result\[26\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(33) " "Inferred latch for \"result\[27\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105331 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(33) " "Inferred latch for \"result\[28\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(33) " "Inferred latch for \"result\[29\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(33) " "Inferred latch for \"result\[30\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(33) " "Inferred latch for \"result\[31\]\" at alu.v(33)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[0\] alu.v(60) " "Inferred latch for \"flags_out\[0\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[1\] alu.v(60) " "Inferred latch for \"flags_out\[1\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[2\] alu.v(60) " "Inferred latch for \"flags_out\[2\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105332 "|musa|alu:alu01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb01 " "Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb01\"" {  } { { "musa.v" "rb01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105350 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data registers_bank.v(19) " "Verilog HDL Always Construct warning at registers_bank.v(19): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD registers_bank.v(19) " "Verilog HDL Always Construct warning at registers_bank.v(19): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS registers_bank.v(22) " "Verilog HDL Always Construct warning at registers_bank.v(22): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT registers_bank.v(23) " "Verilog HDL Always Construct warning at registers_bank.v(23): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 registers_bank.v(16) " "Verilog HDL Always Construct warning at registers_bank.v(16): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 registers_bank.v(16) " "Verilog HDL Always Construct warning at registers_bank.v(16): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] registers_bank.v(21) " "Inferred latch for \"data_2\[0\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] registers_bank.v(21) " "Inferred latch for \"data_2\[1\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] registers_bank.v(21) " "Inferred latch for \"data_2\[2\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105353 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] registers_bank.v(21) " "Inferred latch for \"data_2\[3\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] registers_bank.v(21) " "Inferred latch for \"data_2\[4\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] registers_bank.v(21) " "Inferred latch for \"data_2\[5\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] registers_bank.v(21) " "Inferred latch for \"data_2\[6\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] registers_bank.v(21) " "Inferred latch for \"data_2\[7\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] registers_bank.v(21) " "Inferred latch for \"data_2\[8\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] registers_bank.v(21) " "Inferred latch for \"data_2\[9\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] registers_bank.v(21) " "Inferred latch for \"data_2\[10\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] registers_bank.v(21) " "Inferred latch for \"data_2\[11\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] registers_bank.v(21) " "Inferred latch for \"data_2\[12\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] registers_bank.v(21) " "Inferred latch for \"data_2\[13\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] registers_bank.v(21) " "Inferred latch for \"data_2\[14\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105354 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] registers_bank.v(21) " "Inferred latch for \"data_2\[15\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] registers_bank.v(21) " "Inferred latch for \"data_2\[16\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] registers_bank.v(21) " "Inferred latch for \"data_2\[17\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] registers_bank.v(21) " "Inferred latch for \"data_2\[18\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] registers_bank.v(21) " "Inferred latch for \"data_2\[19\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] registers_bank.v(21) " "Inferred latch for \"data_2\[20\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] registers_bank.v(21) " "Inferred latch for \"data_2\[21\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] registers_bank.v(21) " "Inferred latch for \"data_2\[22\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] registers_bank.v(21) " "Inferred latch for \"data_2\[23\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] registers_bank.v(21) " "Inferred latch for \"data_2\[24\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] registers_bank.v(21) " "Inferred latch for \"data_2\[25\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105355 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] registers_bank.v(21) " "Inferred latch for \"data_2\[26\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] registers_bank.v(21) " "Inferred latch for \"data_2\[27\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] registers_bank.v(21) " "Inferred latch for \"data_2\[28\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] registers_bank.v(21) " "Inferred latch for \"data_2\[29\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] registers_bank.v(21) " "Inferred latch for \"data_2\[30\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] registers_bank.v(21) " "Inferred latch for \"data_2\[31\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] registers_bank.v(21) " "Inferred latch for \"data_1\[0\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] registers_bank.v(21) " "Inferred latch for \"data_1\[1\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] registers_bank.v(21) " "Inferred latch for \"data_1\[2\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] registers_bank.v(21) " "Inferred latch for \"data_1\[3\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105356 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] registers_bank.v(21) " "Inferred latch for \"data_1\[4\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] registers_bank.v(21) " "Inferred latch for \"data_1\[5\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] registers_bank.v(21) " "Inferred latch for \"data_1\[6\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] registers_bank.v(21) " "Inferred latch for \"data_1\[7\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] registers_bank.v(21) " "Inferred latch for \"data_1\[8\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] registers_bank.v(21) " "Inferred latch for \"data_1\[9\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] registers_bank.v(21) " "Inferred latch for \"data_1\[10\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] registers_bank.v(21) " "Inferred latch for \"data_1\[11\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] registers_bank.v(21) " "Inferred latch for \"data_1\[12\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] registers_bank.v(21) " "Inferred latch for \"data_1\[13\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] registers_bank.v(21) " "Inferred latch for \"data_1\[14\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] registers_bank.v(21) " "Inferred latch for \"data_1\[15\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105357 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] registers_bank.v(21) " "Inferred latch for \"data_1\[16\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] registers_bank.v(21) " "Inferred latch for \"data_1\[17\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] registers_bank.v(21) " "Inferred latch for \"data_1\[18\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] registers_bank.v(21) " "Inferred latch for \"data_1\[19\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] registers_bank.v(21) " "Inferred latch for \"data_1\[20\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] registers_bank.v(21) " "Inferred latch for \"data_1\[21\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] registers_bank.v(21) " "Inferred latch for \"data_1\[22\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] registers_bank.v(21) " "Inferred latch for \"data_1\[23\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] registers_bank.v(21) " "Inferred latch for \"data_1\[24\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] registers_bank.v(21) " "Inferred latch for \"data_1\[25\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] registers_bank.v(21) " "Inferred latch for \"data_1\[26\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105358 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] registers_bank.v(21) " "Inferred latch for \"data_1\[27\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105359 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] registers_bank.v(21) " "Inferred latch for \"data_1\[28\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105359 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] registers_bank.v(21) " "Inferred latch for \"data_1\[29\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105359 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] registers_bank.v(21) " "Inferred latch for \"data_1\[30\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105359 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] registers_bank.v(21) " "Inferred latch for \"data_1\[31\]\" at registers_bank.v(21)" {  } { { "registers_bank.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/registers_bank.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105359 "|musa|registers_bank:rb01"}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend01 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend01\"" {  } { { "musa.v" "sign_extend01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.v 1 1 " "Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc01 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc01\"" {  } { { "musa.v" "pc01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105384 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_adress_out program_counter.v(9) " "Verilog HDL Always Construct warning at program_counter.v(9): inferring latch(es) for variable \"read_adress_out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[0\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[0\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[1\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[1\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[2\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[2\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[3\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[3\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[4\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[4\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[5\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[5\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[6\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[6\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[7\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[7\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[8\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[8\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[9\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[9\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105386 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[10\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[10\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[11\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[11\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[12\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[12\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[13\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[13\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[14\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[14\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[15\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[15\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[16\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[16\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[17\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[17\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105387 "|musa|program_counter:pc01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack01 " "Elaborating entity \"stack\" for hierarchy \"stack:stack01\"" {  } { { "musa.v" "stack01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105388 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_PC stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"read_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105390 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(41) " "Verilog HDL Always Construct warning at stack.v(41): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(47) " "Verilog HDL Always Construct warning at stack.v(47): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(48) " "Verilog HDL Always Construct warning at stack.v(48): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_PC stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"write_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[0\] stack.v(36) " "Inferred latch for \"write_PC\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[1\] stack.v(36) " "Inferred latch for \"write_PC\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[2\] stack.v(36) " "Inferred latch for \"write_PC\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[3\] stack.v(36) " "Inferred latch for \"write_PC\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[4\] stack.v(36) " "Inferred latch for \"write_PC\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[5\] stack.v(36) " "Inferred latch for \"write_PC\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105391 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[6\] stack.v(36) " "Inferred latch for \"write_PC\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[7\] stack.v(36) " "Inferred latch for \"write_PC\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[8\] stack.v(36) " "Inferred latch for \"write_PC\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[9\] stack.v(36) " "Inferred latch for \"write_PC\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[10\] stack.v(36) " "Inferred latch for \"write_PC\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[11\] stack.v(36) " "Inferred latch for \"write_PC\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[12\] stack.v(36) " "Inferred latch for \"write_PC\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[13\] stack.v(36) " "Inferred latch for \"write_PC\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[14\] stack.v(36) " "Inferred latch for \"write_PC\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[15\] stack.v(36) " "Inferred latch for \"write_PC\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[16\] stack.v(36) " "Inferred latch for \"write_PC\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[17\] stack.v(36) " "Inferred latch for \"write_PC\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105392 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[0\] stack.v(36) " "Inferred latch for \"ptr\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[1\] stack.v(36) " "Inferred latch for \"ptr\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[2\] stack.v(36) " "Inferred latch for \"ptr\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[3\] stack.v(36) " "Inferred latch for \"ptr\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[4\] stack.v(36) " "Inferred latch for \"ptr\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[5\] stack.v(36) " "Inferred latch for \"ptr\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[6\] stack.v(36) " "Inferred latch for \"ptr\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[7\] stack.v(36) " "Inferred latch for \"ptr\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[8\] stack.v(36) " "Inferred latch for \"ptr\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[9\] stack.v(36) " "Inferred latch for \"ptr\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[10\] stack.v(36) " "Inferred latch for \"ptr\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[11\] stack.v(36) " "Inferred latch for \"ptr\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[12\] stack.v(36) " "Inferred latch for \"ptr\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105393 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[13\] stack.v(36) " "Inferred latch for \"ptr\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[14\] stack.v(36) " "Inferred latch for \"ptr\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[15\] stack.v(36) " "Inferred latch for \"ptr\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[16\] stack.v(36) " "Inferred latch for \"ptr\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[17\] stack.v(36) " "Inferred latch for \"ptr\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[18\] stack.v(36) " "Inferred latch for \"ptr\[18\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[19\] stack.v(36) " "Inferred latch for \"ptr\[19\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[20\] stack.v(36) " "Inferred latch for \"ptr\[20\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[21\] stack.v(36) " "Inferred latch for \"ptr\[21\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[22\] stack.v(36) " "Inferred latch for \"ptr\[22\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[23\] stack.v(36) " "Inferred latch for \"ptr\[23\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105394 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[24\] stack.v(36) " "Inferred latch for \"ptr\[24\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[25\] stack.v(36) " "Inferred latch for \"ptr\[25\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[26\] stack.v(36) " "Inferred latch for \"ptr\[26\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[27\] stack.v(36) " "Inferred latch for \"ptr\[27\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[28\] stack.v(36) " "Inferred latch for \"ptr\[28\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[29\] stack.v(36) " "Inferred latch for \"ptr\[29\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[30\] stack.v(36) " "Inferred latch for \"ptr\[30\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[31\] stack.v(36) " "Inferred latch for \"ptr\[31\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105395 "|musa|stack:stack01"}
{ "Warning" "WSGN_SEARCH_FILE" "somador.v 1 1 " "Using design file somador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador01 " "Elaborating entity \"somador\" for hierarchy \"somador:somador01\"" {  } { { "musa.v" "somador01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_jpc somador_jpc:s_jpc01 " "Elaborating entity \"somador_jpc\" for hierarchy \"somador_jpc:s_jpc01\"" {  } { { "musa.v" "s_jpc01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux32.v 1 1 " "Using design file mux32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "musa.v" "mux_alu" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux6.v 1 1 " "Using design file mux6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:alu_control " "Elaborating entity \"mux6\" for hierarchy \"mux6:alu_control\"" {  } { { "musa.v" "alu_control" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 mux3_18.v(16) " "Verilog HDL Expression warning at mux3_18.v(16): truncated literal to match 2 bits" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418868105446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 mux3_18.v(18) " "Verilog HDL Expression warning at mux3_18.v(18): truncated literal to match 2 bits" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418868105446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 mux3_18.v(20) " "Verilog HDL Expression warning at mux3_18.v(20): truncated literal to match 2 bits" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418868105447 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 mux3_18.v(22) " "Verilog HDL Expression warning at mux3_18.v(22): truncated literal to match 2 bits" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1418868105447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3_18.v 1 1 " "Using design file mux3_18.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_18 " "Found entity 1: mux3_18" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_18 mux3_18:branch_mux " "Elaborating entity \"mux3_18\" for hierarchy \"mux3_18:branch_mux\"" {  } { { "musa.v" "branch_mux" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105448 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3_18.v(10) " "Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3_18.v(10) " "Inferred latch for \"out\[0\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3_18.v(10) " "Inferred latch for \"out\[1\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3_18.v(10) " "Inferred latch for \"out\[2\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3_18.v(10) " "Inferred latch for \"out\[3\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3_18.v(10) " "Inferred latch for \"out\[4\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105450 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3_18.v(10) " "Inferred latch for \"out\[5\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3_18.v(10) " "Inferred latch for \"out\[6\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3_18.v(10) " "Inferred latch for \"out\[7\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3_18.v(10) " "Inferred latch for \"out\[8\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3_18.v(10) " "Inferred latch for \"out\[9\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3_18.v(10) " "Inferred latch for \"out\[10\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3_18.v(10) " "Inferred latch for \"out\[11\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3_18.v(10) " "Inferred latch for \"out\[12\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3_18.v(10) " "Inferred latch for \"out\[13\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3_18.v(10) " "Inferred latch for \"out\[14\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3_18.v(10) " "Inferred latch for \"out\[15\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3_18.v(10) " "Inferred latch for \"out\[16\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105451 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3_18.v(10) " "Inferred latch for \"out\[17\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418868105452 "|musa|mux3_18:branch_mux"}
{ "Warning" "WSGN_SEARCH_FILE" "mux18.v 1 1 " "Using design file mux18.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Found entity 1: mux18" {  } { { "mux18.v" "" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/mux18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418868105463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418868105463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 mux18:somador_mux " "Elaborating entity \"mux18\" for hierarchy \"mux18:somador_mux\"" {  } { { "musa.v" "somador_mux" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105464 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "data_memory01 data_memory " "Node instance \"data_memory01\" instantiates undefined entity \"data_memory\"" {  } { { "musa.v" "data_memory01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 101 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105474 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "instruction_memory01 instruction_memory " "Node instance \"instruction_memory01\" instantiates undefined entity \"instruction_memory\"" {  } { { "musa.v" "instruction_memory01" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 110 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105474 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "registers_bank_mux mux_5 " "Node instance \"registers_bank_mux\" instantiates undefined entity \"mux_5\"" {  } { { "musa.v" "registers_bank_mux" { Text "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/musa.v" 236 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418868105474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/VICTOR/Documents/GitHub/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418868105546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 70 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418868105603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 18 00:01:45 2014 " "Processing ended: Thu Dec 18 00:01:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418868105603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418868105603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418868105603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418868105603 ""}
