<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1595604779">
  <File Type="PWROPT-DCP" Name="Mem_Subsys_Full_Interg_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="Mem_Subsys_Full_Interg_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Mem_Subsys_Full_Interg.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="Mem_Subsys_Full_Interg_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Mem_Subsys_Full_Interg_reports.tcl"/>
  <File Type="BG-DRC" Name="Mem_Subsys_Full_Interg.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Mem_Subsys_Full_Interg_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="Mem_Subsys_Full_Interg.hwdef"/>
  <File Type="OPT-DCP" Name="Mem_Subsys_Full_Interg_opt.dcp"/>
  <File Type="OPT-DRC" Name="Mem_Subsys_Full_Interg_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="Mem_Subsys_Full_Interg_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Mem_Subsys_Full_Interg_placed.dcp"/>
  <File Type="PLACE-IO" Name="Mem_Subsys_Full_Interg_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Mem_Subsys_Full_Interg_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Mem_Subsys_Full_Interg_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Mem_Subsys_Full_Interg_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Mem_Subsys_Full_Interg_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Mem_Subsys_Full_Interg_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Mem_Subsys_Full_Interg_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Mem_Subsys_Full_Interg_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Mem_Subsys_Full_Interg_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Mem_Subsys_Full_Interg_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="Mem_Subsys_Full_Interg.bit"/>
  <File Type="PHYSOPT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Mem_Subsys_Full_Interg_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Mem_Subsys_Full_Interg_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Mem_Subsys_Full_Interg_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Mem_Subsys_Full_Interg_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Mem_Subsys_Full_Interg_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="Mem_Subsys_Full_Interg.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="Mem_Subsys_Full_Interg_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="Mem_Subsys_Full_Interg.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Mem_Subsys_Full_Interg_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="Mem_Subsys_Full_Interg.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Mem_Subsys_Full_Interg_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="Mem_Subsys_Full_Interg.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Mem_Subsys_Full_Interg_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Mem_Subsys_Full_Interg_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Mem_Subsys_Full_Interg_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Mem_Subsys_Full_Interg_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Mem_Subsys_Full_Interg_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Mem_Subsys_Full_Interg_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Mem_Subsys_Full_Interg_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Mem_Subsys_Full_Interg_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="Mem_Subsys_Full_Interg.vdi"/>
  <File Type="ROUTE-CLK" Name="Mem_Subsys_Full_Interg_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Mem_Subsys_Full_Interg_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Mem_Subsys_Full_Interg_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Mem_Subsys_Full_Interg_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Mem_Subsys_Full_Interg_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Mem_Subsys_Full_Interg_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="Mem_Subsys_Full_Interg.nky"/>
  <File Type="BITSTR-BMM" Name="Mem_Subsys_Full_Interg_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Mem_Subsys_Full_Interg.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Mem_Subsys_Full_Interg.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Mem_Subsys_Full_Interg.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Digital Design/Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/DigEng.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/DigEng.vhd"/>
        <Attr Name="ImportTime" Val="1574056728"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Dual_Port_Mem.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Dual_Port_Mem/Dual_Port_Mem/Dual_Port_Mem.srcs/sources_1/new/Dual_Port_Mem.vhd"/>
        <Attr Name="ImportTime" Val="1575562827"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Mem_Manag_Unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Memory_management_Unit/Mem_Manag_Unit/Mem_Manag_Unit.srcs/sources_1/new/Mem_Manag_Unit.vhd"/>
        <Attr Name="ImportTime" Val="1575639917"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd"/>
        <Attr Name="ImportTime" Val="1573734302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/reg_bits.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../REG_BANK/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd"/>
        <Attr Name="ImportTime" Val="1573734302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/control_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Control_Logic/Control_Logic.srcs/sources_1/new/control_logic.vhd"/>
        <Attr Name="ImportTime" Val="1575742804"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd"/>
        <Attr Name="ImportTime" Val="1574934816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/reg_bank.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../REG_BANK/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd"/>
        <Attr Name="ImportTime" Val="1574934816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Digital Design/Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/Parameterizable_ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/Parameterizable_ALU.vhd"/>
        <Attr Name="ImportTime" Val="1574784361"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Parameterizable_ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Control_Logic/Control_Logic.srcs/sources_1/imports/group_project/Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/Parameterizable_ALU.vhd"/>
        <Attr Name="ImportTime" Val="1574782189"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Digital Design/Param_Datapath/Param_Datapath/Param_Datapath.srcs/sources_1/new/Param_Datapath.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Param_Datapath/Param_Datapath/Param_Datapath.srcs/sources_1/new/Param_Datapath.vhd"/>
        <Attr Name="ImportTime" Val="1575033053"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mem_Subsys_Full_Interg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Mem_Subsys_Full_Interg"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/CPU_Output_LEDS.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/CPU_Output_LEDS.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
