Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:28:26	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	734	12	1	false	0	0		0	
2019-04-12 15:28:30	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2148	199	1	false	0	0		0	
2019-04-12 15:28:34	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	528	9	3	false	0	0		0	
2019-04-12 15:28:39	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1824	229	0	false	0	0		0	
2019-04-12 15:28:43	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	730	9	1	false	0	0		0	
2019-04-12 15:28:47	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2118	90	1	false	0	0		0	
2019-04-12 15:28:51	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3522	145	0	false	0	0		0	
2019-04-12 15:28:55	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	686	12	1	false	0	0		0	
2019-04-12 15:29:00	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3328	271	6	false	0	0		0	
2019-04-12 15:29:04	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3256	230	6	false	0	0		0	
2019-04-12 15:29:08	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2642	56	1	false	0	0		0	
2019-04-12 15:29:13	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2688	59	1	false	0	0		0	
2019-04-12 15:29:17	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2764	132	1	false	0	0		0	
2019-04-12 15:29:22	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1718	59	0	false	0	0		0	
2019-04-12 15:29:27	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3530	136	0	false	0	0		0	
2019-04-12 15:29:31	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1470	65	0	false	0	0		0	
2019-04-12 15:29:36	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2960	134	0	false	0	0		0	
2019-04-12 15:29:40	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1816	65	0	false	0	0		0	
2019-04-12 15:29:44	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6440	122	1	false	0	0		0	
2019-04-12 15:29:49	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1342	14	0	false	0	0		0	
2019-04-12 15:29:53	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2062	92	0	false	0	0		0	
2019-04-12 15:30:00	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	734	12	1	false	0	0		0	
2019-04-12 15:30:04	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2148	199	1	false	0	0		0	
2019-04-12 15:30:09	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	528	9	3	false	0	0		0	
2019-04-12 15:30:13	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1824	229	0	false	0	0		0	
2019-04-12 15:30:18	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	730	9	1	false	0	0		0	
2019-04-12 15:30:22	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2118	90	1	false	0	0		0	
2019-04-12 15:30:27	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3522	145	0	false	0	0		0	
2019-04-12 15:30:31	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	686	12	1	false	0	0		0	
2019-04-12 15:30:36	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3328	271	6	false	0	0		0	
2019-04-12 15:30:41	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3256	230	6	false	0	0		0	
2019-04-12 15:30:45	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2642	56	1	false	0	0		0	
2019-04-12 15:30:50	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2688	59	1	false	0	0		0	
2019-04-12 15:30:55	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2764	132	1	false	0	0		0	
2019-04-12 15:30:59	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1718	59	0	false	0	0		0	
2019-04-12 15:31:04	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3530	136	0	false	0	0		0	
2019-04-12 15:31:09	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1470	65	0	false	0	0		0	
2019-04-12 15:31:13	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2960	134	0	false	0	0		0	
2019-04-12 15:31:18	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1816	65	0	false	0	0		0	
2019-04-12 15:31:23	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6440	122	1	false	0	0		0	
2019-04-12 15:31:28	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1342	14	0	false	0	0		0	
2019-04-12 15:31:32	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2062	92	0	false	0	0		0	
2019-04-12 15:31:40	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	724	12	1	false	0	0		0	
2019-04-12 15:31:45	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2090	199	1	false	0	0		0	
2019-04-12 15:31:50	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	528	9	3	false	0	0		0	
2019-04-12 15:31:54	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1782	229	0	false	0	0		0	
2019-04-12 15:31:59	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	738	9	1	false	0	0		0	
2019-04-12 15:32:04	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2052	90	1	false	0	0		0	
2019-04-12 15:32:08	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3452	145	0	false	0	0		0	
2019-04-12 15:32:13	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	676	12	1	false	0	0		0	
2019-04-12 15:32:18	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3278	271	6	false	0	0		0	
2019-04-12 15:32:23	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3206	230	6	false	0	0		0	
2019-04-12 15:32:27	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2634	56	1	false	0	0		0	
2019-04-12 15:32:32	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2678	59	1	false	0	0		0	
2019-04-12 15:32:37	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2702	132	1	false	0	0		0	
2019-04-12 15:32:42	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1698	59	0	false	0	0		0	
2019-04-12 15:32:47	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3456	136	0	false	0	0		0	
2019-04-12 15:32:52	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1448	65	0	false	0	0		0	
2019-04-12 15:32:56	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2896	134	0	false	0	0		0	
2019-04-12 15:33:01	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1794	65	0	false	0	0		0	
2019-04-12 15:33:06	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6378	122	1	false	0	0		0	
2019-04-12 15:33:11	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1340	14	0	false	0	0		0	
2019-04-12 15:33:15	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1996	92	0	false	0	0		0	
2019-04-12 15:33:21	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	724	12	1	false	0	0		0	
2019-04-12 15:33:24	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2084	193	1	false	0	0		0	
2019-04-12 15:33:27	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	528	9	3	false	0	0		0	
2019-04-12 15:33:31	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1776	223	0	false	0	0		0	
2019-04-12 15:33:34	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	738	9	1	false	0	0		0	
2019-04-12 15:33:37	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2046	84	1	false	0	0		0	
2019-04-12 15:33:40	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3446	139	0	false	0	0		0	
2019-04-12 15:33:43	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	676	12	1	false	0	0		0	
2019-04-12 15:33:46	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3272	265	6	false	0	0		0	
2019-04-12 15:33:50	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3200	224	6	false	0	0		0	
2019-04-12 15:33:53	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2630	52	1	false	0	0		0	
2019-04-12 15:33:56	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2674	55	1	false	0	0		0	
2019-04-12 15:33:59	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2696	126	1	false	0	0		0	
2019-04-12 15:34:03	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1698	59	0	false	0	0		0	
2019-04-12 15:34:06	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3450	130	0	false	0	0		0	
2019-04-12 15:34:09	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1448	65	0	false	0	0		0	
2019-04-12 15:34:13	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2890	128	0	false	0	0		0	
2019-04-12 15:34:16	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1794	65	0	false	0	0		0	
2019-04-12 15:34:19	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6378	122	1	false	0	0		0	
2019-04-12 15:34:22	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1340	14	0	false	0	0		0	
2019-04-12 15:34:26	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1990	86	0	false	0	0		0	
2019-04-12 15:34:32	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	724	12	1	false	0	0		0	
2019-04-12 15:34:35	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2068	193	1	false	0	0		0	
2019-04-12 15:34:38	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	516	9	3	false	0	0		0	
2019-04-12 15:34:41	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1736	223	0	false	0	0		0	
2019-04-12 15:34:44	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	726	9	1	false	0	0		0	
2019-04-12 15:34:47	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2030	84	1	false	0	0		0	
2019-04-12 15:34:50	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3440	139	0	false	0	0		0	
2019-04-12 15:34:52	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	676	12	1	false	0	0		0	
2019-04-12 15:34:55	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3236	265	6	false	0	0		0	
2019-04-12 15:34:58	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3164	224	6	false	0	0		0	
2019-04-12 15:35:01	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2416	52	1	false	0	0		0	
2019-04-12 15:35:04	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2460	55	1	false	0	0		0	
2019-04-12 15:35:07	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2668	126	1	false	0	0		0	
2019-04-12 15:35:11	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1698	59	0	false	0	0		0	
2019-04-12 15:35:14	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3436	130	0	false	0	0		0	
2019-04-12 15:35:17	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1434	65	0	false	0	0		0	
2019-04-12 15:35:20	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2874	128	0	false	0	0		0	
2019-04-12 15:35:23	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1794	65	0	false	0	0		0	
2019-04-12 15:35:26	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6302	122	1	false	0	0		0	
2019-04-12 15:35:29	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1314	14	0	false	0	0		0	
2019-04-12 15:35:31	44	44.9	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304776	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=737external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1976	86	0	false	0	0		0	
