

================================================================
== Vivado HLS Report for 'core'
================================================================
* Date:           Wed May 29 09:54:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     211|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        -|      -|     334|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     334|     370|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_i_i_fu_202_p2               |     +    |      0|  0|  39|          32|           1|
    |tmp_7_i_i_fu_226_p2               |     +    |      0|  0|  39|          32|           1|
    |tmp_9_i_i_fu_214_p2               |     +    |      0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   8|           1|           1|
    |ip2psFifo_V_data_V1_status        |    and   |      0|  0|   8|           1|           1|
    |ps2ipFifo_V_data_V0_status        |    and   |      0|  0|   8|           1|           1|
    |tmp_6_i_i_fu_172_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_i_i_fu_190_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_196_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 211|         197|         104|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                    |  15|          3|    2|          6|
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_cnt0Reg_V_write_assi_reg_143  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_cnt1Reg_V_write_assi_reg_109  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_cnt2Reg_V_write_assi_reg_126  |  15|          3|   32|         96|
    |ap_return_0                                        |   9|          2|   32|         64|
    |ap_return_1                                        |   9|          2|   32|         64|
    |ap_return_2                                        |   9|          2|   32|         64|
    |ip2psFifo_V_data_V_blk_n                           |   9|          2|    1|          2|
    |ip2psFifo_V_last_V_blk_n                           |   9|          2|    1|          2|
    |ip2psFifo_V_strb_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_data_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_last_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_strb_V_blk_n                           |   9|          2|    1|          2|
    |real_start                                         |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 159|         34|  202|        502|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                                    |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                                    |   2|   0|    2|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_cnt0Reg_V_write_assi_reg_143  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_cnt1Reg_V_write_assi_reg_109  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_cnt2Reg_V_write_assi_reg_126  |  32|   0|   32|          0|
    |ap_return_0_preg                                   |  32|   0|   32|          0|
    |ap_return_1_preg                                   |  32|   0|   32|          0|
    |ap_return_2_preg                                   |  32|   0|   32|          0|
    |cnt0Reg_core_V                                     |  32|   0|   32|          0|
    |cnt1Reg_core_V                                     |  32|   0|   32|          0|
    |cnt2Reg_core_V                                     |  32|   0|   32|          0|
    |start_once_reg                                     |   1|   0|    1|          0|
    |tmp_6_i_i_reg_275                                  |   1|   0|    1|          0|
    |tmp_8_i_i_reg_300                                  |   1|   0|    1|          0|
    |tmp_data_V_reg_260                                 |  32|   0|   32|          0|
    |tmp_i_i_reg_304                                    |   1|   0|    1|          0|
    |tmp_last_V_reg_270                                 |   1|   0|    1|          0|
    |tmp_reg_256                                        |   1|   0|    1|          0|
    |tmp_strb_V_reg_265                                 |   4|   0|    4|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 334|   0|  334|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+--------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+----------------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_none |        core        | return value |
|ap_rst                      |  in |    1| ap_ctrl_none |        core        | return value |
|ap_start                    |  in |    1| ap_ctrl_none |        core        | return value |
|start_full_n                |  in |    1| ap_ctrl_none |        core        | return value |
|ap_done                     | out |    1| ap_ctrl_none |        core        | return value |
|ap_continue                 |  in |    1| ap_ctrl_none |        core        | return value |
|ap_idle                     | out |    1| ap_ctrl_none |        core        | return value |
|ap_ready                    | out |    1| ap_ctrl_none |        core        | return value |
|start_out                   | out |    1| ap_ctrl_none |        core        | return value |
|start_write                 | out |    1| ap_ctrl_none |        core        | return value |
|ap_return_0                 | out |   32| ap_ctrl_none |        core        | return value |
|ap_return_1                 | out |   32| ap_ctrl_none |        core        | return value |
|ap_return_2                 | out |   32| ap_ctrl_none |        core        | return value |
|p_read                      |  in |   32|    ap_none   |       p_read       |    scalar    |
|p_read1                     |  in |   32|    ap_none   |       p_read1      |    scalar    |
|p_read2                     |  in |   32|    ap_none   |       p_read2      |    scalar    |
|ps2ipFifo_V_data_V_dout     |  in |   32|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_data_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_data_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_strb_V_dout     |  in |    4|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_strb_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_strb_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_last_V_dout     |  in |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ps2ipFifo_V_last_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ps2ipFifo_V_last_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ip2psFifo_V_data_V_din      | out |   32|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_data_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_data_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_strb_V_din      | out |    4|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_strb_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_strb_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_last_V_din      | out |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
|ip2psFifo_V_last_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
|ip2psFifo_V_last_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
+----------------------------+-----+-----+--------------+--------------------+--------------+

