// Seed: 133261704
module module_0 (
    input wand id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    output tri id_7,
    output tri0 id_8
);
  assign id_7 = (1'd0) && 1;
  assign id_7 = id_5;
  wire id_10;
  always @(negedge id_4);
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2
    , id_38,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    output tri id_8,
    input supply0 id_9,
    input uwire id_10
    , id_39,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17,
    input wand id_18,
    input supply0 id_19,
    output wand id_20,
    input wor id_21,
    output wire id_22,
    input wire id_23,
    input tri0 id_24,
    input supply1 id_25,
    input supply0 id_26
    , id_40,
    output supply1 id_27,
    output tri0 id_28,
    input tri0 void id_29,
    output tri1 id_30,
    output tri0 id_31,
    output tri id_32,
    input tri id_33,
    input uwire id_34,
    input uwire id_35
    , id_41,
    input wire id_36
);
  wire id_42;
  module_0 modCall_1 (
      id_34,
      id_23,
      id_17,
      id_22,
      id_9,
      id_7,
      id_25,
      id_32,
      id_28
  );
  assign modCall_1.id_8 = 0;
  wire id_43;
  assign id_30 = id_11;
  wire id_44;
  wire id_45, id_46;
  wire id_47;
  wire id_48;
endmodule
