digraph "CFG for '_Z39multiply_by_itself_training_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i' function" {
	label="CFG for '_Z39multiply_by_itself_training_util_kernelPK15HIP_vector_typeIfLj4EEPS0_i' function";

	Node0x48d7080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %32\l|{<s0>T|<s1>F}}"];
	Node0x48d7080:s0 -> Node0x48d8ee0;
	Node0x48d7080:s1 -> Node0x48d8f70;
	Node0x48d8ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 0, i64 0\l  %17 = load float, float addrspace(1)* %16, align 16, !amdgpu.noclobber !5\l  %18 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 0, i64 1\l  %19 = load float, float addrspace(1)* %18, align 4, !amdgpu.noclobber !5\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 0, i64 2\l  %21 = load float, float addrspace(1)* %20, align 8, !amdgpu.noclobber !5\l  %22 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %15, i32 0, i32 0, i32 0, i64 3\l  %23 = load float, float addrspace(1)* %22, align 4, !amdgpu.noclobber !5\l  %24 = fmul contract float %17, %17\l  %25 = fmul contract float %19, %19\l  %26 = fmul contract float %21, %21\l  %27 = fmul contract float %23, %23\l  %28 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %15, i32 0, i32 0, i32 0, i64 0\l  store float %24, float addrspace(1)* %28, align 16\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %15, i32 0, i32 0, i32 0, i64 1\l  store float %25, float addrspace(1)* %29, align 4\l  %30 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %15, i32 0, i32 0, i32 0, i64 2\l  store float %26, float addrspace(1)* %30, align 8\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %15, i32 0, i32 0, i32 0, i64 3\l  store float %27, float addrspace(1)* %31, align 4\l  br label %32\l}"];
	Node0x48d8ee0 -> Node0x48d8f70;
	Node0x48d8f70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  ret void\l}"];
}
