GAS LISTING /tmp/ccuSJQVQ.s 			page 1


   1              		.file	"main.cpp"
   2              		.option nopic
   3              		.option norelax
   4              		.attribute arch, "rv64i2p0_m2p0_a2p0"
   5              		.attribute unaligned_access, 0
   6              		.attribute stack_align, 16
   7              		.text
   8              	.Ltext0:
   9              		.align	2
  10              		.globl	_Z15userMainWrapperPv
  12              	_Z15userMainWrapperPv:
  13              	.LFB36:
  14              		.file 1 "src/main.cpp"
   1:src/main.cpp  **** //
   2:src/main.cpp  **** // Created by marko on 20.4.22..
   3:src/main.cpp  **** //
   4:src/main.cpp  **** 
   5:src/main.cpp  **** #include "../h/tcb.hpp"
   6:src/main.cpp  **** #include "../h/workers.hpp"
   7:src/main.cpp  **** #include "../h/print.hpp"
   8:src/main.cpp  **** #include "../h/riscv.hpp"
   9:src/main.cpp  **** #include "../h/syscall_c.h"
  10:src/main.cpp  **** 
  11:src/main.cpp  **** void userMain();
  12:src/main.cpp  **** 
  13:src/main.cpp  **** void userMainWrapper(void* arg)
  14:src/main.cpp  **** {
  15              		.loc 1 14 1
  16              		.cfi_startproc
  17              	.LVL0:
  18 0000 130101FF 		addi	sp,sp,-16
  19              		.cfi_def_cfa_offset 16
  20 0004 23341100 		sd	ra,8(sp)
  21 0008 23308100 		sd	s0,0(sp)
  22              		.cfi_offset 1, -8
  23              		.cfi_offset 8, -16
  24 000c 13040101 		addi	s0,sp,16
  25              		.cfi_def_cfa 8, 0
  15:src/main.cpp  ****     userMain();
  26              		.loc 1 15 5
  27              		.loc 1 15 13 is_stmt 0
  28 0010 97000000 		call	_Z8userMainv
  28      E7800000 
  29              	.LVL1:
  16:src/main.cpp  **** }
  30              		.loc 1 16 1
  31 0018 83308100 		ld	ra,8(sp)
  32              		.cfi_restore 1
  33 001c 03340100 		ld	s0,0(sp)
  34              		.cfi_restore 8
  35              		.cfi_def_cfa 2, 16
  36 0020 13010101 		addi	sp,sp,16
  37              		.cfi_def_cfa_offset 0
  38 0024 67800000 		jr	ra
  39              		.cfi_endproc
  40              	.LFE36:
  42              		.align	2
GAS LISTING /tmp/ccuSJQVQ.s 			page 2


  43              		.globl	main
  45              	main:
  46              	.LFB37:
  17:src/main.cpp  **** 
  18:src/main.cpp  **** int main()
  19:src/main.cpp  **** {
  47              		.loc 1 19 1 is_stmt 1
  48              		.cfi_startproc
  49 0028 130101FE 		addi	sp,sp,-32
  50              		.cfi_def_cfa_offset 32
  51 002c 233C1100 		sd	ra,24(sp)
  52 0030 23388100 		sd	s0,16(sp)
  53              		.cfi_offset 1, -8
  54              		.cfi_offset 8, -16
  55 0034 13040102 		addi	s0,sp,32
  56              		.cfi_def_cfa 8, 0
  20:src/main.cpp  ****     thread_t main_handle;
  57              		.loc 1 20 5
  21:src/main.cpp  ****     thread_t userMain_handle;
  58              		.loc 1 21 5
  22:src/main.cpp  ****     thread_create(&main_handle, nullptr, nullptr);
  59              		.loc 1 22 5
  60              		.loc 1 22 18 is_stmt 0
  61 0038 13060000 		li	a2,0
  62 003c 93050000 		li	a1,0
  63 0040 130584FE 		addi	a0,s0,-24
  64 0044 97000000 		call	_Z13thread_createPP3TCBPFvPvES2_
  64      E7800000 
  65              	.LVL2:
  23:src/main.cpp  ****     thread_create(&userMain_handle, userMainWrapper, nullptr);
  66              		.loc 1 23 5 is_stmt 1
  67              		.loc 1 23 18 is_stmt 0
  68 004c 13060000 		li	a2,0
  69 0050 97050000 		lla	a1,_Z15userMainWrapperPv
  69      93850500 
  70 0058 130504FE 		addi	a0,s0,-32
  71 005c 97000000 		call	_Z13thread_createPP3TCBPFvPvES2_
  71      E7800000 
  72              	.LVL3:
  24:src/main.cpp  ****     TCB::running = main_handle;
  73              		.loc 1 24 5 is_stmt 1
  74              		.loc 1 24 18 is_stmt 0
  75 0064 833784FE 		ld	a5,-24(s0)
  76 0068 17070000 		sd	a5,_ZN3TCB7runningE,a4
  76      2330F700 
  25:src/main.cpp  **** 
  26:src/main.cpp  ****     Riscv::w_stvec((uint64) &Riscv::supervisorTrap);
  77              		.loc 1 26 5 is_stmt 1
  78              		.loc 1 26 19 is_stmt 0
  79 0070 97070000 		lla	a5,_ZN5Riscv14supervisorTrapEv
  79      93870700 
  80              	.LVL4:
  81              	.LBB6:
  82              	.LBB7:
  83              		.file 2 "src/../h/riscv.hpp"
   1:src/../h/riscv.hpp **** //
   2:src/../h/riscv.hpp **** // Created by marko on 20.4.22..
GAS LISTING /tmp/ccuSJQVQ.s 			page 3


   3:src/../h/riscv.hpp **** //
   4:src/../h/riscv.hpp **** 
   5:src/../h/riscv.hpp **** #ifndef OS1_VEZBE07_RISCV_CONTEXT_SWITCH_2_INTERRUPT_RISCV_HPP
   6:src/../h/riscv.hpp **** #define OS1_VEZBE07_RISCV_CONTEXT_SWITCH_2_INTERRUPT_RISCV_HPP
   7:src/../h/riscv.hpp **** 
   8:src/../h/riscv.hpp **** #include "../lib/hw.h"
   9:src/../h/riscv.hpp **** 
  10:src/../h/riscv.hpp **** extern const size_t DEFAULT_STACK_SIZE;
  11:src/../h/riscv.hpp **** extern const time_t DEFAULT_TIME_SLICE;
  12:src/../h/riscv.hpp **** 
  13:src/../h/riscv.hpp **** class Riscv
  14:src/../h/riscv.hpp **** {
  15:src/../h/riscv.hpp **** public:
  16:src/../h/riscv.hpp **** 
  17:src/../h/riscv.hpp ****     // pop sstatus.spp and sstatus.spie bits (has to be a non inline function)
  18:src/../h/riscv.hpp ****     static void popSppSpie();
  19:src/../h/riscv.hpp **** 
  20:src/../h/riscv.hpp ****     // read register scause
  21:src/../h/riscv.hpp ****     static uint64 r_scause();
  22:src/../h/riscv.hpp **** 
  23:src/../h/riscv.hpp ****     // write register scause
  24:src/../h/riscv.hpp ****     static void w_scause(uint64 scause);
  25:src/../h/riscv.hpp **** 
  26:src/../h/riscv.hpp ****     // read register sepc
  27:src/../h/riscv.hpp ****     static uint64 r_sepc();
  28:src/../h/riscv.hpp **** 
  29:src/../h/riscv.hpp ****     // write register sepc
  30:src/../h/riscv.hpp ****     static void w_sepc(uint64 sepc);
  31:src/../h/riscv.hpp **** 
  32:src/../h/riscv.hpp ****     // read register stvec
  33:src/../h/riscv.hpp ****     static uint64 r_stvec();
  34:src/../h/riscv.hpp **** 
  35:src/../h/riscv.hpp ****     // write register stvec
  36:src/../h/riscv.hpp ****     static void w_stvec(uint64 stvec);
  37:src/../h/riscv.hpp **** 
  38:src/../h/riscv.hpp ****     // read register stval
  39:src/../h/riscv.hpp ****     static uint64 r_stval();
  40:src/../h/riscv.hpp **** 
  41:src/../h/riscv.hpp ****     // write register stval
  42:src/../h/riscv.hpp ****     static void w_stval(uint64 stval);
  43:src/../h/riscv.hpp **** 
  44:src/../h/riscv.hpp ****     enum BitMaskSip
  45:src/../h/riscv.hpp ****     {
  46:src/../h/riscv.hpp ****         SIP_SSIP = (1 << 1),
  47:src/../h/riscv.hpp ****         SIP_STIP = (1 << 5),
  48:src/../h/riscv.hpp ****         SIP_SEIP = (1 << 9),
  49:src/../h/riscv.hpp ****     };
  50:src/../h/riscv.hpp **** 
  51:src/../h/riscv.hpp ****     // mask set register sip
  52:src/../h/riscv.hpp ****     static void ms_sip(uint64 mask);
  53:src/../h/riscv.hpp **** 
  54:src/../h/riscv.hpp ****     // mask clear register sip
  55:src/../h/riscv.hpp ****     static void mc_sip(uint64 mask);
  56:src/../h/riscv.hpp **** 
  57:src/../h/riscv.hpp ****     // read register sip
  58:src/../h/riscv.hpp ****     static uint64 r_sip();
  59:src/../h/riscv.hpp **** 
GAS LISTING /tmp/ccuSJQVQ.s 			page 4


  60:src/../h/riscv.hpp ****     // write register sip
  61:src/../h/riscv.hpp ****     static void w_sip(uint64 sip);
  62:src/../h/riscv.hpp **** 
  63:src/../h/riscv.hpp ****     enum BitMaskSstatus
  64:src/../h/riscv.hpp ****     {
  65:src/../h/riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  66:src/../h/riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  67:src/../h/riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  68:src/../h/riscv.hpp ****     };
  69:src/../h/riscv.hpp **** 
  70:src/../h/riscv.hpp ****     // mask set register sstatus
  71:src/../h/riscv.hpp ****     static void ms_sstatus(uint64 mask);
  72:src/../h/riscv.hpp **** 
  73:src/../h/riscv.hpp ****     // mask clear register sstatus
  74:src/../h/riscv.hpp ****     static void mc_sstatus(uint64 mask);
  75:src/../h/riscv.hpp **** 
  76:src/../h/riscv.hpp ****     // read register sstatus
  77:src/../h/riscv.hpp ****     static uint64 r_sstatus();
  78:src/../h/riscv.hpp **** 
  79:src/../h/riscv.hpp ****     // write register sstatus
  80:src/../h/riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  81:src/../h/riscv.hpp **** 
  82:src/../h/riscv.hpp ****     // supervisor trap
  83:src/../h/riscv.hpp ****     static void supervisorTrap();
  84:src/../h/riscv.hpp **** 
  85:src/../h/riscv.hpp **** private:
  86:src/../h/riscv.hpp **** 
  87:src/../h/riscv.hpp ****     // supervisor trap handler
  88:src/../h/riscv.hpp ****     static void handleSupervisorTrap();
  89:src/../h/riscv.hpp **** 
  90:src/../h/riscv.hpp **** };
  91:src/../h/riscv.hpp **** 
  92:src/../h/riscv.hpp **** inline uint64 Riscv::r_scause()
  93:src/../h/riscv.hpp **** {
  94:src/../h/riscv.hpp ****     uint64 volatile scause;
  95:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  96:src/../h/riscv.hpp ****     return scause;
  97:src/../h/riscv.hpp **** }
  98:src/../h/riscv.hpp **** 
  99:src/../h/riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 100:src/../h/riscv.hpp **** {
 101:src/../h/riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 102:src/../h/riscv.hpp **** }
 103:src/../h/riscv.hpp **** 
 104:src/../h/riscv.hpp **** inline uint64 Riscv::r_sepc()
 105:src/../h/riscv.hpp **** {
 106:src/../h/riscv.hpp ****     uint64 volatile sepc;
 107:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 108:src/../h/riscv.hpp ****     return sepc;
 109:src/../h/riscv.hpp **** }
 110:src/../h/riscv.hpp **** 
 111:src/../h/riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 112:src/../h/riscv.hpp **** {
 113:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 114:src/../h/riscv.hpp **** }
 115:src/../h/riscv.hpp **** 
 116:src/../h/riscv.hpp **** inline uint64 Riscv::r_stvec()
GAS LISTING /tmp/ccuSJQVQ.s 			page 5


 117:src/../h/riscv.hpp **** {
 118:src/../h/riscv.hpp ****     uint64 volatile stvec;
 119:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 120:src/../h/riscv.hpp ****     return stvec;
 121:src/../h/riscv.hpp **** }
 122:src/../h/riscv.hpp **** 
 123:src/../h/riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 124:src/../h/riscv.hpp **** {
 125:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
  84              		.loc 2 125 5 is_stmt 1
  85              		.loc 2 125 69 is_stmt 0
  86              	 #APP
  87              	# 125 "src/../h/riscv.hpp" 1
 126              	}
  88              		csrw stvec, a5
  89              	# 0 "" 2
  90              	.LVL5:
  91              	 #NO_APP
  92              	.LBE7:
  93              	.LBE6:
  27:src/main.cpp  ****     Riscv::ms_sstatus(Riscv::SSTATUS_SIE);
  94              		.loc 1 27 5 is_stmt 1
  95              	.LBB8:
  96              	.LBB9:
 127:src/../h/riscv.hpp **** 
 128:src/../h/riscv.hpp **** inline uint64 Riscv::r_stval()
 129:src/../h/riscv.hpp **** {
 130:src/../h/riscv.hpp ****     uint64 volatile stval;
 131:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 132:src/../h/riscv.hpp ****     return stval;
 133:src/../h/riscv.hpp **** }
 134:src/../h/riscv.hpp **** 
 135:src/../h/riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 136:src/../h/riscv.hpp **** {
 137:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 138:src/../h/riscv.hpp **** }
 139:src/../h/riscv.hpp **** 
 140:src/../h/riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 141:src/../h/riscv.hpp **** {
 142:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 143:src/../h/riscv.hpp **** }
 144:src/../h/riscv.hpp **** 
 145:src/../h/riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 146:src/../h/riscv.hpp **** {
 147:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 148:src/../h/riscv.hpp **** }
 149:src/../h/riscv.hpp **** 
 150:src/../h/riscv.hpp **** inline uint64 Riscv::r_sip()
 151:src/../h/riscv.hpp **** {
 152:src/../h/riscv.hpp ****     uint64 volatile sip;
 153:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 154:src/../h/riscv.hpp ****     return sip;
 155:src/../h/riscv.hpp **** }
 156:src/../h/riscv.hpp **** 
 157:src/../h/riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 158:src/../h/riscv.hpp **** {
 159:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
GAS LISTING /tmp/ccuSJQVQ.s 			page 6


 160:src/../h/riscv.hpp **** }
 161:src/../h/riscv.hpp **** 
 162:src/../h/riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 163:src/../h/riscv.hpp **** {
 164:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
  97              		.loc 2 164 5
  98              		.loc 2 164 68 is_stmt 0
  99 007c 93072000 		li	a5,2
 100              	 #APP
 101              	# 164 "src/../h/riscv.hpp" 1
 165              	}
 102              		csrs sstatus, a5
 103              	# 0 "" 2
 104              	 #NO_APP
 105              	.L5:
 106              	.LBE9:
 107              	.LBE8:
  28:src/main.cpp  **** 
  29:src/main.cpp  ****     while (userMain_handle) {
 108              		.loc 1 29 5 is_stmt 1
 109              		.loc 1 29 12 is_stmt 0
 110 0084 833704FE 		ld	a5,-32(s0)
 111 0088 63880700 		beq	a5,zero,.L4
  30:src/main.cpp  ****         thread_dispatch();
 112              		.loc 1 30 9 is_stmt 1
 113              		.loc 1 30 24 is_stmt 0
 114 008c 97000000 		call	_Z15thread_dispatchv
 114      E7800000 
 115              	.LVL6:
 116 0094 6FF01FFF 		j	.L5
 117              	.L4:
  31:src/main.cpp  ****     }
  32:src/main.cpp  **** 
  33:src/main.cpp  ****     printString("Finished\n");
 118              		.loc 1 33 5 is_stmt 1
 119              		.loc 1 33 16 is_stmt 0
 120 0098 17050000 		lla	a0,.LC0
 120      13050500 
 121 00a0 97000000 		call	_Z11printStringPKc
 121      E7800000 
 122              	.LVL7:
  34:src/main.cpp  **** 
  35:src/main.cpp  ****     return 0;
 123              		.loc 1 35 5 is_stmt 1
  36:src/main.cpp  **** }
 124              		.loc 1 36 1 is_stmt 0
 125 00a8 13050000 		li	a0,0
 126 00ac 83308101 		ld	ra,24(sp)
 127              		.cfi_restore 1
 128 00b0 03340101 		ld	s0,16(sp)
 129              		.cfi_restore 8
 130              		.cfi_def_cfa 2, 32
 131 00b4 13010102 		addi	sp,sp,32
 132              		.cfi_def_cfa_offset 0
 133 00b8 67800000 		jr	ra
 134              		.cfi_endproc
 135              	.LFE37:
GAS LISTING /tmp/ccuSJQVQ.s 			page 7


 137              		.section	.rodata.str1.8,"aMS",@progbits,1
 138              		.align	3
 139              	.LC0:
 140 0000 46696E69 		.string	"Finished\n"
 140      73686564 
 140      0A00
 141              		.text
 142              	.Letext0:
 143              		.file 3 "src/../h/../lib/hw.h"
 144              		.file 4 "src/../h/tcb.hpp"
 145              		.file 5 "src/../h/../test/../h/syscall_c.h"
 146              		.file 6 "src/../h/../test/printing.hpp"
GAS LISTING /tmp/ccuSJQVQ.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccuSJQVQ.s:12     .text:0000000000000000 _Z15userMainWrapperPv
     /tmp/ccuSJQVQ.s:16     .text:0000000000000000 .L0 
     /tmp/ccuSJQVQ.s:18     .text:0000000000000000 .L0 
     /tmp/ccuSJQVQ.s:19     .text:0000000000000004 .L0 
     /tmp/ccuSJQVQ.s:22     .text:000000000000000c .L0 
     /tmp/ccuSJQVQ.s:23     .text:000000000000000c .L0 
     /tmp/ccuSJQVQ.s:25     .text:0000000000000010 .L0 
     /tmp/ccuSJQVQ.s:27     .text:0000000000000010 .L0 
     /tmp/ccuSJQVQ.s:28     .text:0000000000000010 .L0 
     /tmp/ccuSJQVQ.s:31     .text:0000000000000018 .L0 
     /tmp/ccuSJQVQ.s:32     .text:000000000000001c .L0 
     /tmp/ccuSJQVQ.s:34     .text:0000000000000020 .L0 
     /tmp/ccuSJQVQ.s:35     .text:0000000000000020 .L0 
     /tmp/ccuSJQVQ.s:37     .text:0000000000000024 .L0 
     /tmp/ccuSJQVQ.s:39     .text:0000000000000028 .L0 
     /tmp/ccuSJQVQ.s:45     .text:0000000000000028 main
     /tmp/ccuSJQVQ.s:48     .text:0000000000000028 .L0 
     /tmp/ccuSJQVQ.s:49     .text:0000000000000028 .L0 
     /tmp/ccuSJQVQ.s:50     .text:000000000000002c .L0 
     /tmp/ccuSJQVQ.s:53     .text:0000000000000034 .L0 
     /tmp/ccuSJQVQ.s:54     .text:0000000000000034 .L0 
     /tmp/ccuSJQVQ.s:56     .text:0000000000000038 .L0 
     /tmp/ccuSJQVQ.s:58     .text:0000000000000038 .L0 
     /tmp/ccuSJQVQ.s:59     .text:0000000000000038 .L0 
     /tmp/ccuSJQVQ.s:60     .text:0000000000000038 .L0 
     /tmp/ccuSJQVQ.s:61     .text:0000000000000038 .L0 
     /tmp/ccuSJQVQ.s:67     .text:000000000000004c .L0 
     /tmp/ccuSJQVQ.s:68     .text:000000000000004c .L0 
     /tmp/ccuSJQVQ.s:74     .text:0000000000000064 .L0 
     /tmp/ccuSJQVQ.s:75     .text:0000000000000064 .L0 
     /tmp/ccuSJQVQ.s:78     .text:0000000000000070 .L0 
     /tmp/ccuSJQVQ.s:79     .text:0000000000000070 .L0 
     /tmp/ccuSJQVQ.s:85     .text:0000000000000078 .L0 
  src/../h/riscv.hpp:125    .text:0000000000000078 .L0 
     /tmp/ccuSJQVQ.s:97     .text:000000000000007c .L0 
     /tmp/ccuSJQVQ.s:98     .text:000000000000007c .L0 
     /tmp/ccuSJQVQ.s:99     .text:000000000000007c .L0 
     /tmp/ccuSJQVQ.s:109    .text:0000000000000084 .L0 
     /tmp/ccuSJQVQ.s:110    .text:0000000000000084 .L0 
     /tmp/ccuSJQVQ.s:113    .text:000000000000008c .L0 
     /tmp/ccuSJQVQ.s:114    .text:000000000000008c .L0 
     /tmp/ccuSJQVQ.s:119    .text:0000000000000098 .L0 
     /tmp/ccuSJQVQ.s:120    .text:0000000000000098 .L0 
     /tmp/ccuSJQVQ.s:124    .text:00000000000000a8 .L0 
     /tmp/ccuSJQVQ.s:125    .text:00000000000000a8 .L0 
     /tmp/ccuSJQVQ.s:127    .text:00000000000000b0 .L0 
     /tmp/ccuSJQVQ.s:129    .text:00000000000000b4 .L0 
     /tmp/ccuSJQVQ.s:130    .text:00000000000000b4 .L0 
     /tmp/ccuSJQVQ.s:132    .text:00000000000000b8 .L0 
     /tmp/ccuSJQVQ.s:134    .text:00000000000000bc .L0 
     /tmp/ccuSJQVQ.s:147    .text:00000000000000bc .L0 
     /tmp/ccuSJQVQ.s:69     .text:0000000000000050 .L0 
     /tmp/ccuSJQVQ.s:76     .text:0000000000000068 .L0 
     /tmp/ccuSJQVQ.s:79     .text:0000000000000070 .L0 
     /tmp/ccuSJQVQ.s:139    .rodata.str1.8:0000000000000000 .LC0
GAS LISTING /tmp/ccuSJQVQ.s 			page 9


     /tmp/ccuSJQVQ.s:120    .text:0000000000000098 .L0 
     /tmp/ccuSJQVQ.s:117    .text:0000000000000098 .L4
     /tmp/ccuSJQVQ.s:105    .text:0000000000000084 .L5
     /tmp/ccuSJQVQ.s:977    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccuSJQVQ.s:1965   .debug_str:0000000000000388 .LASF109
     /tmp/ccuSJQVQ.s:1945   .debug_str:00000000000002fe .LASF110
     /tmp/ccuSJQVQ.s:1949   .debug_str:0000000000000316 .LASF111
     /tmp/ccuSJQVQ.s:8      .text:0000000000000000 .Ltext0
     /tmp/ccuSJQVQ.s:142    .text:00000000000000bc .Letext0
     /tmp/ccuSJQVQ.s:1831   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccuSJQVQ.s:1973   .debug_str:000000000000047a .LASF0
     /tmp/ccuSJQVQ.s:1989   .debug_str:00000000000004d5 .LASF1
     /tmp/ccuSJQVQ.s:1957   .debug_str:000000000000035a .LASF2
     /tmp/ccuSJQVQ.s:1935   .debug_str:00000000000002d4 .LASF4
     /tmp/ccuSJQVQ.s:2029   .debug_str:0000000000000615 .LASF3
     /tmp/ccuSJQVQ.s:1853   .debug_str:000000000000006b .LASF5
     /tmp/ccuSJQVQ.s:1993   .debug_str:0000000000000509 .LASF6
     /tmp/ccuSJQVQ.s:1971   .debug_str:0000000000000467 .LASF7
     /tmp/ccuSJQVQ.s:2053   .debug_str:00000000000006da .LASF8
     /tmp/ccuSJQVQ.s:1921   .debug_str:000000000000023b .LASF9
     /tmp/ccuSJQVQ.s:2007   .debug_str:0000000000000585 .LASF10
     /tmp/ccuSJQVQ.s:2051   .debug_str:00000000000006cb .LASF11
     /tmp/ccuSJQVQ.s:1857   .debug_str:000000000000007a .LASF12
     /tmp/ccuSJQVQ.s:1839   .debug_str:000000000000001a .LASF13
     /tmp/ccuSJQVQ.s:1867   .debug_str:00000000000000c4 .LASF14
     /tmp/ccuSJQVQ.s:2021   .debug_str:00000000000005dc .LASF15
     /tmp/ccuSJQVQ.s:1879   .debug_str:0000000000000112 .LASF16
     /tmp/ccuSJQVQ.s:1845   .debug_str:000000000000003d .LASF112
     /tmp/ccuSJQVQ.s:1893   .debug_str:000000000000018c .LASF17
     /tmp/ccuSJQVQ.s:2015   .debug_str:00000000000005c0 .LASF19
     /tmp/ccuSJQVQ.s:1995   .debug_str:000000000000051c .LASF25
     /tmp/ccuSJQVQ.s:1919   .debug_str:0000000000000224 .LASF27
     /tmp/ccuSJQVQ.s:1959   .debug_str:0000000000000368 .LASF18
     /tmp/ccuSJQVQ.s:1931   .debug_str:0000000000000295 .LASF20
     /tmp/ccuSJQVQ.s:1941   .debug_str:00000000000002eb .LASF21
     /tmp/ccuSJQVQ.s:1917   .debug_str:0000000000000214 .LASF22
     /tmp/ccuSJQVQ.s:1855   .debug_str:0000000000000072 .LASF23
     /tmp/ccuSJQVQ.s:1923   .debug_str:0000000000000249 .LASF24
     /tmp/ccuSJQVQ.s:1843   .debug_str:0000000000000033 .LASF26
     /tmp/ccuSJQVQ.s:2001   .debug_str:000000000000054f .LASF28
     /tmp/ccuSJQVQ.s:1951   .debug_str:0000000000000329 .LASF29
     /tmp/ccuSJQVQ.s:1851   .debug_str:0000000000000052 .LASF30
     /tmp/ccuSJQVQ.s:1943   .debug_str:00000000000002f1 .LASF31
     /tmp/ccuSJQVQ.s:1987   .debug_str:00000000000004b5 .LASF32
     /tmp/ccuSJQVQ.s:2017   .debug_str:00000000000005cc .LASF113
     /tmp/ccuSJQVQ.s:2023   .debug_str:00000000000005f2 .LASF54
     /tmp/ccuSJQVQ.s:1885   .debug_str:000000000000014b .LASF56
     /tmp/ccuSJQVQ.s:1901   .debug_str:00000000000001a8 .LASF114
     /tmp/ccuSJQVQ.s:1969   .debug_str:0000000000000452 .LASF115
     /tmp/ccuSJQVQ.s:1937   .debug_str:00000000000002db .LASF33
     /tmp/ccuSJQVQ.s:1897   .debug_str:000000000000019a .LASF34
     /tmp/ccuSJQVQ.s:1979   .debug_str:0000000000000497 .LASF35
     /tmp/ccuSJQVQ.s:1981   .debug_str:000000000000049d .LASF36
     /tmp/ccuSJQVQ.s:1983   .debug_str:00000000000004a5 .LASF37
     /tmp/ccuSJQVQ.s:1961   .debug_str:0000000000000374 .LASF38
     /tmp/ccuSJQVQ.s:1837   .debug_str:0000000000000011 .LASF39
     /tmp/ccuSJQVQ.s:1953   .debug_str:0000000000000336 .LASF40
GAS LISTING /tmp/ccuSJQVQ.s 			page 10


     /tmp/ccuSJQVQ.s:1927   .debug_str:0000000000000271 .LASF42
     /tmp/ccuSJQVQ.s:2057   .debug_str:00000000000006ff .LASF116
     /tmp/ccuSJQVQ.s:1933   .debug_str:00000000000002ac .LASF117
     /tmp/ccuSJQVQ.s:1977   .debug_str:000000000000048e .LASF41
     /tmp/ccuSJQVQ.s:1907   .debug_str:00000000000001cc .LASF43
     /tmp/ccuSJQVQ.s:2027   .debug_str:0000000000000610 .LASF44
     /tmp/ccuSJQVQ.s:1859   .debug_str:000000000000008a .LASF45
     /tmp/ccuSJQVQ.s:2031   .debug_str:0000000000000627 .LASF118
     /tmp/ccuSJQVQ.s:1947   .debug_str:000000000000030b .LASF46
     /tmp/ccuSJQVQ.s:1929   .debug_str:000000000000028a .LASF47
     /tmp/ccuSJQVQ.s:1909   .debug_str:00000000000001df .LASF48
     /tmp/ccuSJQVQ.s:1833   .debug_str:0000000000000000 .LASF49
     /tmp/ccuSJQVQ.s:1985   .debug_str:00000000000004af .LASF50
     /tmp/ccuSJQVQ.s:1883   .debug_str:000000000000013c .LASF119
     /tmp/ccuSJQVQ.s:1875   .debug_str:00000000000000fa .LASF51
     /tmp/ccuSJQVQ.s:2061   .debug_str:0000000000000721 .LASF52
     /tmp/ccuSJQVQ.s:1877   .debug_str:0000000000000106 .LASF53
     /tmp/ccuSJQVQ.s:2019   .debug_str:00000000000005d1 .LASF55
     /tmp/ccuSJQVQ.s:2065   .debug_str:0000000000000741 .LASF57
     /tmp/ccuSJQVQ.s:1841   .debug_str:000000000000002a .LASF59
     /tmp/ccuSJQVQ.s:2039   .debug_str:0000000000000662 .LASF61
     /tmp/ccuSJQVQ.s:1895   .debug_str:0000000000000191 .LASF58
     /tmp/ccuSJQVQ.s:1873   .debug_str:00000000000000e5 .LASF64
     /tmp/ccuSJQVQ.s:2033   .debug_str:0000000000000638 .LASF60
     /tmp/ccuSJQVQ.s:2013   .debug_str:00000000000005ad .LASF62
     /tmp/ccuSJQVQ.s:2047   .debug_str:00000000000006b4 .LASF63
     /tmp/ccuSJQVQ.s:2043   .debug_str:000000000000068f .LASF65
     /tmp/ccuSJQVQ.s:1915   .debug_str:000000000000020c .LASF66
     /tmp/ccuSJQVQ.s:1881   .debug_str:0000000000000128 .LASF67
     /tmp/ccuSJQVQ.s:1835   .debug_str:0000000000000009 .LASF68
     /tmp/ccuSJQVQ.s:2035   .debug_str:000000000000063f .LASF69
     /tmp/ccuSJQVQ.s:1903   .debug_str:00000000000001b0 .LASF70
     /tmp/ccuSJQVQ.s:2059   .debug_str:000000000000070d .LASF71
     /tmp/ccuSJQVQ.s:2069   .debug_str:0000000000000764 .LASF72
     /tmp/ccuSJQVQ.s:1905   .debug_str:00000000000001b8 .LASF73
     /tmp/ccuSJQVQ.s:1975   .debug_str:0000000000000487 .LASF74
     /tmp/ccuSJQVQ.s:2063   .debug_str:000000000000072e .LASF75
     /tmp/ccuSJQVQ.s:1849   .debug_str:000000000000004b .LASF76
     /tmp/ccuSJQVQ.s:1913   .debug_str:00000000000001f9 .LASF77
     /tmp/ccuSJQVQ.s:1967   .debug_str:000000000000044c .LASF78
     /tmp/ccuSJQVQ.s:2045   .debug_str:00000000000006a2 .LASF79
     /tmp/ccuSJQVQ.s:1847   .debug_str:0000000000000045 .LASF80
     /tmp/ccuSJQVQ.s:2071   .debug_str:000000000000076c .LASF81
     /tmp/ccuSJQVQ.s:2067   .debug_str:0000000000000759 .LASF82
     /tmp/ccuSJQVQ.s:2025   .debug_str:00000000000005f8 .LASF83
     /tmp/ccuSJQVQ.s:1939   .debug_str:00000000000002e0 .LASF84
     /tmp/ccuSJQVQ.s:2041   .debug_str:0000000000000677 .LASF85
     /tmp/ccuSJQVQ.s:1865   .debug_str:00000000000000ba .LASF86
     /tmp/ccuSJQVQ.s:2003   .debug_str:0000000000000563 .LASF87
     /tmp/ccuSJQVQ.s:1963   .debug_str:000000000000037e .LASF88
     /tmp/ccuSJQVQ.s:1925   .debug_str:000000000000025b .LASF89
     /tmp/ccuSJQVQ.s:2037   .debug_str:0000000000000653 .LASF90
     /tmp/ccuSJQVQ.s:1861   .debug_str:0000000000000099 .LASF91
     /tmp/ccuSJQVQ.s:2055   .debug_str:00000000000006ea .LASF92
     /tmp/ccuSJQVQ.s:1997   .debug_str:0000000000000527 .LASF93
     /tmp/ccuSJQVQ.s:1863   .debug_str:00000000000000b5 .LASF94
     /tmp/ccuSJQVQ.s:46     .text:0000000000000028 .LFB37
GAS LISTING /tmp/ccuSJQVQ.s 			page 11


     /tmp/ccuSJQVQ.s:135    .text:00000000000000bc .LFE37
     /tmp/ccuSJQVQ.s:2005   .debug_str:0000000000000579 .LASF95
     /tmp/ccuSJQVQ.s:2049   .debug_str:00000000000006bb .LASF96
     /tmp/ccuSJQVQ.s:81     .text:0000000000000078 .LBB6
     /tmp/ccuSJQVQ.s:93     .text:000000000000007c .LBE6
     /tmp/ccuSJQVQ.s:95     .text:000000000000007c .LBB8
     /tmp/ccuSJQVQ.s:107    .text:0000000000000084 .LBE8
     /tmp/ccuSJQVQ.s:65     .text:000000000000004c .LVL2
     /tmp/ccuSJQVQ.s:72     .text:0000000000000064 .LVL3
     /tmp/ccuSJQVQ.s:115    .text:0000000000000094 .LVL6
     /tmp/ccuSJQVQ.s:122    .text:00000000000000a8 .LVL7
     /tmp/ccuSJQVQ.s:1889   .debug_str:000000000000016e .LASF97
     /tmp/ccuSJQVQ.s:1955   .debug_str:0000000000000344 .LASF98
     /tmp/ccuSJQVQ.s:13     .text:0000000000000000 .LFB36
     /tmp/ccuSJQVQ.s:40     .text:0000000000000028 .LFE36
     /tmp/ccuSJQVQ.s:1804   .debug_loc:0000000000000000 .LLST0
     /tmp/ccuSJQVQ.s:29     .text:0000000000000018 .LVL1
     /tmp/ccuSJQVQ.s:1869   .debug_str:00000000000000d0 .LASF99
     /tmp/ccuSJQVQ.s:1999   .debug_str:0000000000000549 .LASF100
     /tmp/ccuSJQVQ.s:1991   .debug_str:00000000000004e8 .LASF101
     /tmp/ccuSJQVQ.s:1891   .debug_str:000000000000017e .LASF103
     /tmp/ccuSJQVQ.s:1911   .debug_str:00000000000001e4 .LASF102
     /tmp/ccuSJQVQ.s:1871   .debug_str:00000000000000d5 .LASF104
     /tmp/ccuSJQVQ.s:1887   .debug_str:000000000000015b .LASF105
     /tmp/ccuSJQVQ.s:2009   .debug_str:0000000000000594 .LASF106
     /tmp/ccuSJQVQ.s:2011   .debug_str:00000000000005a0 .LASF107
     /tmp/ccuSJQVQ.s:1899   .debug_str:000000000000019f .LASF108
     /tmp/ccuSJQVQ.s:17     .text:0000000000000000 .LVL0
     /tmp/ccuSJQVQ.s:148    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
_Z8userMainv
_Z13thread_createPP3TCBPFvPvES2_
_ZN3TCB7runningE
_ZN5Riscv14supervisorTrapEv
_Z15thread_dispatchv
_Z11printStringPKc
