// Seed: 139839362
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  supply1 id_3;
  wand id_4 = id_1, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_4 = id_3;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input logic id_6,
    input wire id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10
);
  wire id_12;
  wire id_13;
  wire id_14 = id_12;
  wire id_15;
  wire id_16;
  module_0(
      id_9, id_10
  );
  assign id_16 = id_16;
  always @(*) id_1 <= id_6;
endmodule
