ram_1.v,verilog,xil_defaultlib,../../../../ip_ram.srcs/sources_1/ip/ram_1/sim/ram_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
