# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_6pt2.srcs/sources_1/new/full_adder.v" \
"../../../../../half_sub.v" \
"../../../../../ones_compliment.v" \
"../../../../../top.v" \
"../../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
