# do tec498_projeto_01.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:45 on Sep 15,2022
# vlog -work work tec498_projeto_01.vo 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 13:06:45 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:06:45 on Sep 15,2022
# vlog -work work displayNegativo.vwf.vt 
# -- Compiling module display_vlg_vec_tst
# 
# Top level modules:
# 	display_vlg_vec_tst
# End time: 13:06:45 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.display_vlg_vec_tst 
# Start time: 13:06:45 on Sep 15,2022
# Loading work.display_vlg_vec_tst
# Loading work.display
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : displayNegativo.vwf.vt(63)
#    Time: 80 ns  Iteration: 0  Instance: /display_vlg_vec_tst
# End time: 13:06:45 on Sep 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
