Running: E:\__Program_Files__\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad1/zad1/zad1_sch_zad1_sch_sch_tb_isim_beh.exe -prj E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad1/zad1/zad1_sch_zad1_sch_sch_tb_beh.prj work.zad1_sch_zad1_sch_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad1/zad1/zad1_sch.vhf" into library work
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad1/zad1/zad1_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture comp8_hxilinx_zad1_sch_v of entity COMP8_HXILINX_zad1_sch [comp8_hxilinx_zad1_sch_default]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity zad1_sch [zad1_sch_default]
Compiling architecture behavioral of entity zad1_sch_zad1_sch_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad1/zad1/zad1_sch_zad1_sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 47040 KB
Fuse CPU Usage: 732 ms
