$date
	Fri Jul 31 18:30:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla01SOP $end
$var wire 1 ! out $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var wire 1 % w4 $end
$var wire 1 & w5 $end
$var wire 1 ' w6 $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0%
0$
1*
#2
1!
1$
1%
0#
0*
1)
#3
0!
0&
0$
1*
#4
1$
0'
1#
1&
0"
0*
0)
1(
#5
1!
1'
0$
1*
#6
0#
1$
1)
0*
#7
0$
1*
#8
