// Seed: 3949986839
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_2(
      id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor  id_2
);
  assign id_4 = 1;
  module_0(
      id_4, id_4
  );
  wire id_5, id_6;
  assign id_6 = id_5;
  id_7(
      .id_0(1), .id_1((1)), .id_2(1), .id_3(id_6), .id_4(id_0)
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  initial
    if (id_1) begin
      id_2 <= 1;
    end
endmodule
