// Seed: 4120427583
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4
    , id_14,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12
);
  assign id_1 = id_12;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    input wire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    output uwire id_16,
    input tri id_17,
    output wire id_18,
    input wand id_19,
    input tri id_20,
    output tri id_21,
    input wire id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25,
    output tri id_26,
    input uwire id_27,
    input tri0 id_28
);
  initial id_24 = 1;
  xor (
      id_21,
      id_14,
      id_30,
      id_25,
      id_17,
      id_20,
      id_2,
      id_12,
      id_8,
      id_28,
      id_0,
      id_5,
      id_27,
      id_23,
      id_19,
      id_11,
      id_31,
      id_22,
      id_3
  );
  wire id_30;
  wire id_31;
  module_0(
      id_8, id_1, id_5, id_15, id_19, id_22, id_25, id_21, id_6, id_22, id_10, id_11, id_14
  );
endmodule
