#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Sep 11 17:40:57 2024
# Process ID: 121655
# Current directory: /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/vivado.jou
# Running On        :joshg-Blade-14-RZ09-0370
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 9 5900HX with Radeon Graphics
# CPU Frequency     :3784.547 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16131 MB
# Swap memory       :4294 MB
# Total Virtual     :20426 MB
# Available Virtual :8632 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/joshg/.Vivado/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.dcp' for cell 'design_1_i/AXI_GPIO_BTN'
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/AXI_GPIO_LED'
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1757.590 ; gain = 0.000 ; free physical = 2664 ; free virtual = 7527
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/AXI_GPIO_BTN/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/AXI_GPIO_BTN/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/AXI_GPIO_BTN/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/AXI_GPIO_BTN/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/AXI_GPIO_LED/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/AXI_GPIO_LED/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/AXI_GPIO_LED/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/AXI_GPIO_LED/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_4bit[0]'. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bit[1]'. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bit[2]'. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bit[3]'. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.082 ; gain = 0.000 ; free physical = 2486 ; free virtual = 7352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

17 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2111.082 ; gain = 694.242 ; free physical = 2486 ; free virtual = 7352
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2111.082 ; gain = 0.000 ; free physical = 2467 ; free virtual = 7333

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25e102d3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.555 ; gain = 415.473 ; free physical = 1996 ; free virtual = 6871

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25e102d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25e102d3d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529
Phase 1 Initialization | Checksum: 25e102d3d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25e102d3d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25e102d3d

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529
Phase 2 Timer Update And Timing Data Collection | Checksum: 25e102d3d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1639 ; free virtual = 6529

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1dc2ea648

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1632 ; free virtual = 6522
Retarget | Checksum: 1dc2ea648
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1dc2ea648

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1632 ; free virtual = 6522
Constant propagation | Checksum: 1dc2ea648
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 27a3023d3

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1632 ; free virtual = 6522
Sweep | Checksum: 27a3023d3
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 71 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 27a3023d3

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
BUFG optimization | Checksum: 27a3023d3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27a3023d3

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Shift Register Optimization | Checksum: 27a3023d3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 238d06fd8

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Post Processing Netlist | Checksum: 238d06fd8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Phase 9.2 Verifying Netlist Connectivity | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Phase 9 Finalization | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              37  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |              71  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27683b3e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
Ending Netlist Obfuscation Task | Checksum: 27683b3e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.391 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6521
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.391 ; gain = 727.309 ; free physical = 1631 ; free virtual = 6521
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1611 ; free virtual = 6501
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1611 ; free virtual = 6501
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1611 ; free virtual = 6501
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1603 ; free virtual = 6493
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1595 ; free virtual = 6485
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1593 ; free virtual = 6484
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1593 ; free virtual = 6484
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6472
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23f8d23c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6472

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f563133b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6472

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 217bf2bb0

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6469

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 217bf2bb0

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6469
Phase 1 Placer Initialization | Checksum: 217bf2bb0

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6469

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fe3c7a92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1631 ; free virtual = 6522

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f8ec1244

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1657 ; free virtual = 6549

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f8ec1244

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1657 ; free virtual = 6548

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 221dd1146

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1671 ; free virtual = 6562

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 31 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6561

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21e3c42e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6560
Phase 2.4 Global Placement Core | Checksum: 1fd564baf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6560
Phase 2 Global Placement | Checksum: 1fd564baf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6560

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec8fb651

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d1fd5359

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1672 ; free virtual = 6563

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125b6b7ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1672 ; free virtual = 6563

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121aa98d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1672 ; free virtual = 6563

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ae78a7f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6559

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a4d1f66a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1665 ; free virtual = 6557

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a8c61547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1665 ; free virtual = 6557
Phase 3 Detail Placement | Checksum: 1a8c61547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1665 ; free virtual = 6558

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26825a0b4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.734 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b5a4ff3e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6561
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ac90f043

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6561
Phase 4.1.1.1 BUFG Insertion | Checksum: 26825a0b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1669 ; free virtual = 6561

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.734. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20e6c3751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6561

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6561
Phase 4.1 Post Commit Optimization | Checksum: 20e6c3751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20e6c3751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20e6c3751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560
Phase 4.3 Placer Reporting | Checksum: 20e6c3751

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198831ae1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1668 ; free virtual = 6560
Ending Placer Task | Checksum: ffb143b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1670 ; free virtual = 6562
71 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1655 ; free virtual = 6547
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1634 ; free virtual = 6526
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1634 ; free virtual = 6527
Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1621 ; free virtual = 6516
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1621 ; free virtual = 6516
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1619 ; free virtual = 6514
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1619 ; free virtual = 6514
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1610 ; free virtual = 6505
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1610 ; free virtual = 6505
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1593 ; free virtual = 6487
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 12.734 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1592 ; free virtual = 6486
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1585 ; free virtual = 6480
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6477
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1581 ; free virtual = 6477
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6469
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6466
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2926.434 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6466
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7fdeda68 ConstDB: 0 ShapeSum: 163a1223 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: e5397466 | NumContArr: eac685c0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 35551ef60

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.441 ; gain = 5.984 ; free physical = 1414 ; free virtual = 6305

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 35551ef60

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.441 ; gain = 5.984 ; free physical = 1414 ; free virtual = 6305

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 35551ef60

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.441 ; gain = 5.984 ; free physical = 1414 ; free virtual = 6305
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c9a431b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1405 ; free virtual = 6296
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.838 | TNS=0.000  | WHS=-0.189 | THS=-19.754|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1461
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1461
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2913a808c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2913a808c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 267254f90

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
Phase 4 Initial Routing | Checksum: 267254f90

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.222 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e57869a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.033 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1f73900da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
Phase 5 Rip-up And Reroute | Checksum: 1f73900da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f73900da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f73900da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
Phase 6 Delay and Skew Optimization | Checksum: 1f73900da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.148 | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2238092b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
Phase 7 Post Hold Fix | Checksum: 2238092b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.446227 %
  Global Horizontal Routing Utilization  = 0.730699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2238092b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2238092b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e5dad3be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e5dad3be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.148 | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e5dad3be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
Total Elapsed time in route_design: 6.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a1934ce4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a1934ce4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 33.047 ; free physical = 1401 ; free virtual = 6292

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2966.504 ; gain = 40.070 ; free physical = 1401 ; free virtual = 6292
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1314 ; free virtual = 6210
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1310 ; free virtual = 6210
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1310 ; free virtual = 6210
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1313 ; free virtual = 6211
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1313 ; free virtual = 6211
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6210
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3088.352 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6210
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/Embedded-Systems/ES2/ES2IntroLab/ES2IntroLab.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3288.707 ; gain = 200.355 ; free physical = 931 ; free virtual = 5819
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 17:41:50 2024...
