INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/miglioranza/FEC/FEC.gen/sources_1/ip/sd_fec_0/sim/sd_fec_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_fec_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miglioranza/FEC/FEC.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miglioranza/FEC/FEC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sources_1/new/Data_input_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_input_FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sources_1/new/Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sources_1/new/LDPC_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LDPC_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sources_1/new/Output_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Output_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sources_1/new/Wifi_Input_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Wifi_Input_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miglioranza/FEC/FEC.srcs/sim_1/new/Encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder_tb'
