---
course_id: 6-004-computation-structures-spring-2017
layout: course_section
parent_title: 5.2 Topic Videos
title: 5.2 Topic Videos
type: course
uid: 42af276ee4cedc6340cb530fe8a8cd71

---

*   [<D Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)
*   [5.2.1Digital State]({{< baseurl >}}/sections/c5/c5s2)
*   [5.2.2D Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)
*   [5.2.3D Register]({{< baseurl >}}/sections/c5/c5s2/c5s2v3)
*   [5.2.4D Register Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v4)
*   [5.2.5Sequential Circuit Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v5)
*   [5.2.6Timing Example]({{< baseurl >}}/sections/c5/c5s2/c5s2v6)
*   [5.2.7WE5.1]({{< baseurl >}}/sections/c5/c5s2/c5s2v7)
*   [5.2.8WE5.2]({{< baseurl >}}/sections/c5/c5s2/c5s2v8)
*   [\>D Register Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v4)

D Register (5:06)
-----------------

{{< youtube CcInkh1mKZA >}}

*   [BackD Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)
*   [ContinueD Register Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v4)