{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647637620694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637620696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:07:00 2022 " "Processing started: Fri Mar 18 15:07:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637620696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637620696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637620696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647637620844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647637620844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" { { "Info" "ISGN_ENTITY_NAME" "1 DUT_for_MER_measurement " "Found entity 1: DUT_for_MER_measurement" {  } { { "../DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "../slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "../mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625148 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "../mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_tb " "Found entity 1: LFSR_tb" {  } { { "../LFSR_tb.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_22 " "Found entity 1: LFSR_22" {  } { { "../LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625159 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_test " "Found entity 2: LFSR_test" {  } { { "../LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "../KeyCCT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deliverable2 " "Found entity 1: deliverable2" {  } { { "../deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "../avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "../avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625182 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "../avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625182 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "../avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "../clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deliverable2_TA.v 1 1 " "Found 1 design units, including 1 entities, in source file deliverable2_TA.v" { { "Info" "ISGN_ENTITY_NAME" "1 deliverable2_TA " "Found entity 1: deliverable2_TA" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deliverable2_TA " "Elaborating entity \"deliverable2_TA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647637625227 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SW deliverable2_TA.v(491) " "Verilog HDL warning at deliverable2_TA.v(491): object SW used but never assigned" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 491 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647637625229 "|deliverable2_TA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "KEY deliverable2_TA.v(492) " "Verilog HDL warning at deliverable2_TA.v(492): object KEY used but never assigned" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 492 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647637625229 "|deliverable2_TA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SW 0 deliverable2_TA.v(491) " "Net \"SW\" at deliverable2_TA.v(491) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 491 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647637625229 "|deliverable2_TA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KEY\[1..0\] 0 deliverable2_TA.v(492) " "Net \"KEY\[1..0\]\" at deliverable2_TA.v(492) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 492 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647637625229 "|deliverable2_TA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_en clk_en:EN_CLK " "Elaborating entity \"clk_en\" for hierarchy \"clk_en:EN_CLK\"" {  } { { "deliverable2_TA.v" "EN_CLK" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_22 LFSR_22:LFSR_GEN " "Elaborating entity \"LFSR_22\" for hierarchy \"LFSR_22:LFSR_GEN\"" {  } { { "deliverable2_TA.v" "LFSR_GEN" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_in mapper_in:SUT_input " "Elaborating entity \"mapper_in\" for hierarchy \"mapper_in:SUT_input\"" {  } { { "deliverable2_TA.v" "SUT_input" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT_for_MER_measurement DUT_for_MER_measurement:DUT " "Elaborating entity \"DUT_for_MER_measurement\" for hierarchy \"DUT_for_MER_measurement:DUT\"" {  } { { "deliverable2_TA.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "deliverable2_TA.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "deliverable2_TA.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "deliverable2_TA.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "deliverable2_TA.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "deliverable2_TA.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625254 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUT\|Mult0\"" {  } { { "../DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637625598 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUTQ\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUTQ\|Mult0\"" {  } { { "../DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637625598 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647637625598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\"" {  } { { "../DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637625616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Instantiated megafunction \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647637625616 ""}  } { { "../DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647637625616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647637625644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637625644 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "102 " "Ignored 102 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "102 " "Ignored 102 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647637625787 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647637625787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647637625908 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[17\] " "Logic cell \"dec_var\[17\]\"" {  } { { "deliverable2_TA.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[16\] " "Logic cell \"dec_var\[16\]\"" {  } { { "deliverable2_TA.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[15\] " "Logic cell \"dec_var\[15\]\"" {  } { { "deliverable2_TA.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[14\] " "Logic cell \"dec_var\[14\]\"" {  } { { "deliverable2_TA.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[13\] " "Logic cell \"dec_var\[13\]\"" {  } { { "deliverable2_TA.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[12\] " "Logic cell \"dec_var\[12\]\"" {  } { { "deliverable2_TA.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[11\] " "Logic cell \"dec_var\[11\]\"" {  } { { "deliverable2_TA.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[10\] " "Logic cell \"dec_var\[10\]\"" {  } { { "deliverable2_TA.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[9\] " "Logic cell \"dec_var\[9\]\"" {  } { { "deliverable2_TA.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[8\] " "Logic cell \"dec_var\[8\]\"" {  } { { "deliverable2_TA.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[7\] " "Logic cell \"dec_var\[7\]\"" {  } { { "deliverable2_TA.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[6\] " "Logic cell \"dec_var\[6\]\"" {  } { { "deliverable2_TA.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[5\] " "Logic cell \"dec_var\[5\]\"" {  } { { "deliverable2_TA.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[4\] " "Logic cell \"dec_var\[4\]\"" {  } { { "deliverable2_TA.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[3\] " "Logic cell \"dec_var\[3\]\"" {  } { { "deliverable2_TA.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[2\] " "Logic cell \"dec_var\[2\]\"" {  } { { "deliverable2_TA.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[1\] " "Logic cell \"dec_var\[1\]\"" {  } { { "deliverable2_TA.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[0\] " "Logic cell \"dec_var\[0\]\"" {  } { { "deliverable2_TA.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[17\] " "Logic cell \"dec_varQ\[17\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[16\] " "Logic cell \"dec_varQ\[16\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[15\] " "Logic cell \"dec_varQ\[15\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[14\] " "Logic cell \"dec_varQ\[14\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[13\] " "Logic cell \"dec_varQ\[13\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[12\] " "Logic cell \"dec_varQ\[12\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[11\] " "Logic cell \"dec_varQ\[11\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[10\] " "Logic cell \"dec_varQ\[10\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[9\] " "Logic cell \"dec_varQ\[9\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[8\] " "Logic cell \"dec_varQ\[8\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[7\] " "Logic cell \"dec_varQ\[7\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[6\] " "Logic cell \"dec_varQ\[6\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[5\] " "Logic cell \"dec_varQ\[5\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[4\] " "Logic cell \"dec_varQ\[4\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[3\] " "Logic cell \"dec_varQ\[3\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[2\] " "Logic cell \"dec_varQ\[2\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[1\] " "Logic cell \"dec_varQ\[1\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_varQ\[0\] " "Logic cell \"dec_varQ\[0\]\"" {  } { { "deliverable2_TA.v" "dec_varQ\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 237 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "load " "Logic cell \"load\"" {  } { { "deliverable2_TA.v" "load" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 206 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[0\] " "Logic cell \"isi_power\[0\]\"" {  } { { "deliverable2_TA.v" "isi_power\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[1\] " "Logic cell \"isi_power\[1\]\"" {  } { { "deliverable2_TA.v" "isi_power\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[2\] " "Logic cell \"isi_power\[2\]\"" {  } { { "deliverable2_TA.v" "isi_power\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[3\] " "Logic cell \"isi_power\[3\]\"" {  } { { "deliverable2_TA.v" "isi_power\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[4\] " "Logic cell \"isi_power\[4\]\"" {  } { { "deliverable2_TA.v" "isi_power\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[5\] " "Logic cell \"isi_power\[5\]\"" {  } { { "deliverable2_TA.v" "isi_power\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[6\] " "Logic cell \"isi_power\[6\]\"" {  } { { "deliverable2_TA.v" "isi_power\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[7\] " "Logic cell \"isi_power\[7\]\"" {  } { { "deliverable2_TA.v" "isi_power\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[8\] " "Logic cell \"isi_power\[8\]\"" {  } { { "deliverable2_TA.v" "isi_power\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[9\] " "Logic cell \"isi_power\[9\]\"" {  } { { "deliverable2_TA.v" "isi_power\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[10\] " "Logic cell \"isi_power\[10\]\"" {  } { { "deliverable2_TA.v" "isi_power\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[11\] " "Logic cell \"isi_power\[11\]\"" {  } { { "deliverable2_TA.v" "isi_power\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[12\] " "Logic cell \"isi_power\[12\]\"" {  } { { "deliverable2_TA.v" "isi_power\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[13\] " "Logic cell \"isi_power\[13\]\"" {  } { { "deliverable2_TA.v" "isi_power\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[14\] " "Logic cell \"isi_power\[14\]\"" {  } { { "deliverable2_TA.v" "isi_power\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[15\] " "Logic cell \"isi_power\[15\]\"" {  } { { "deliverable2_TA.v" "isi_power\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[16\] " "Logic cell \"isi_power\[16\]\"" {  } { { "deliverable2_TA.v" "isi_power\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[17\] " "Logic cell \"isi_power\[17\]\"" {  } { { "deliverable2_TA.v" "isi_power\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 238 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647637626146 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1647637626146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647637626301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647637626301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "896 " "Implemented 896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647637626397 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647637626397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647637626397 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647637626397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647637626397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637626427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:07:06 2022 " "Processing ended: Fri Mar 18 15:07:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637626427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637626427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637626427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647637626427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647637627019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637627021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:07:06 2022 " "Processing started: Fri Mar 18 15:07:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637627021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647637627021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647637627021 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647637627043 ""}
{ "Info" "0" "" "Project  = deliverable2" {  } {  } 0 0 "Project  = deliverable2" 0 0 "Fitter" 0 0 1647637627044 ""}
{ "Info" "0" "" "Revision = deliverable2" {  } {  } 0 0 "Revision = deliverable2" 0 0 "Fitter" 0 0 1647637627044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647637627102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647637627104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "deliverable2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"deliverable2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647637627117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647637627138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647637627138 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647637627365 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647637627406 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647637627406 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647637627409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647637627409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647637627409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647637627409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647637627409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647637627409 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647637627410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 4 " "No exact pin location assignment(s) for 3 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1647637627826 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647637628011 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647637628026 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647637628026 "|deliverable2_TA|clk_en:EN_CLK|sys_clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_en:EN_CLK\|sys_clk " "Virtual clock clk_en:EN_CLK\|sys_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1647637628028 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637628028 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1647637628028 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647637628028 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clk_en:EN_CLK\|sys_clk " "  40.000 clk_en:EN_CLK\|sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 160.000   sam_clk_en " " 160.000   sam_clk_en" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 640.000   sym_clk_en " " 640.000   sym_clk_en" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      sys_clk " "  40.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647637628028 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647637628028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_en:EN_CLK\|sys_clk  " "Automatically promoted node clk_en:EN_CLK\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647637628088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sam_clk_en " "Destination node clk_en:EN_CLK\|sam_clk_en" {  } { { "../clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647637628088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sym_clk_en " "Destination node clk_en:EN_CLK\|sym_clk_en" {  } { { "../clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647637628088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sys_clk~0 " "Destination node clk_en:EN_CLK\|sys_clk~0" {  } { { "../clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647637628088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_clk~output " "Destination node sys_clk~output" {  } { { "deliverable2_TA.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/deliverable2_TA.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647637628088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647637628088 ""}  } { { "../clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647637628088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647637628293 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647637628294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647637628294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647637628295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647637628297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647637628298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647637628312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1647637628313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647637628313 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1647637628315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1647637628315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1647637628315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647637628316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1647637628316 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1647637628316 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647637628442 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647637628452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647637629656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647637629798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647637629828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647637630423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647637630423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647637630647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647637633150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647637633150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647637633396 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647637633396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647637633396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647637633397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647637633507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647637633515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647637633708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647637633709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647637633895 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647637634156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/output_files/deliverable2.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/output_files/deliverable2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647637634414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1781 " "Peak virtual memory: 1781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637634764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:07:14 2022 " "Processing ended: Fri Mar 18 15:07:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637634764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637634764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637634764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647637634764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647637635393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637635395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:07:15 2022 " "Processing started: Fri Mar 18 15:07:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637635395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647637635395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647637635395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647637635544 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647637637141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647637637215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637637485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:07:17 2022 " "Processing ended: Fri Mar 18 15:07:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637637485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637637485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637637485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647637637485 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647637637589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647637638059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637638061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:07:17 2022 " "Processing started: Fri Mar 18 15:07:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637638061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647637638061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta deliverable2 -c deliverable2 " "Command: quartus_sta deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647637638061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647637638085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647637638162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647637638162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638187 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647637638522 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647637638532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647637638532 "|deliverable2_TA|clk_en:EN_CLK|sys_clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_en:EN_CLK\|sys_clk " "Virtual clock clk_en:EN_CLK\|sys_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1647637638533 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637638533 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637638533 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647637638534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647637638552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.319 " "Worst-case setup slack is 12.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.319               0.000 CLOCK_50  " "   12.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 6.873 " "Worst-case hold slack is 6.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.873               0.000 CLOCK_50  " "    6.873               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637638583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637638589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.720 " "Worst-case minimum pulse width slack is 9.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 CLOCK_50  " "    9.720               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 sys_clk  " "   35.790               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  155.790               0.000 sam_clk_en  " "  155.790               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  635.790               0.000 sym_clk_en  " "  635.790               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638595 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647637638616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647637638627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647637638826 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647637638874 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647637638874 "|deliverable2_TA|clk_en:EN_CLK|sys_clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_en:EN_CLK\|sys_clk " "Virtual clock clk_en:EN_CLK\|sys_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1647637638875 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637638875 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637638875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.879 " "Worst-case setup slack is 12.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.879               0.000 CLOCK_50  " "   12.879               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 6.259 " "Worst-case hold slack is 6.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.259               0.000 CLOCK_50  " "    6.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637638898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637638904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.724 " "Worst-case minimum pulse width slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 CLOCK_50  " "    9.724               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 sys_clk  " "   35.790               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  155.790               0.000 sam_clk_en  " "  155.790               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  635.790               0.000 sym_clk_en  " "  635.790               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637638909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637638909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647637638929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647637638995 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647637638995 "|deliverable2_TA|clk_en:EN_CLK|sys_clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_en:EN_CLK\|sys_clk " "Virtual clock clk_en:EN_CLK\|sys_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1647637638995 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647637638995 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647637638995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.023 " "Worst-case setup slack is 16.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.023               0.000 CLOCK_50  " "   16.023               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637639002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.565 " "Worst-case hold slack is 3.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.565               0.000 CLOCK_50  " "    3.565               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637639009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637639015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1647637639021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.457 " "Worst-case minimum pulse width slack is 9.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.457               0.000 CLOCK_50  " "    9.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 sys_clk  " "   36.000               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  156.000               0.000 sam_clk_en  " "  156.000               0.000 sam_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  636.000               0.000 sym_clk_en  " "  636.000               0.000 sym_clk_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647637639028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647637639028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647637639320 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647637639320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637639381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:07:19 2022 " "Processing ended: Fri Mar 18 15:07:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637639381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637639381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637639381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647637639381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1647637640003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647637640005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 15:07:19 2022 " "Processing started: Fri Mar 18 15:07:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647637640005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647637640005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647637640005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1647637640177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2.vo /home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/simulation/modelsim/ simulation " "Generated file deliverable2.vo in folder \"/home/tob208/engr-ece/Documents/EE465/2Deliverable/timing_analysis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647637640291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647637640330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 15:07:20 2022 " "Processing ended: Fri Mar 18 15:07:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647637640330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647637640330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647637640330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647637640330 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647637640441 ""}
