<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="design_1_simulator_behav.wdb" id="1">
         <top_modules>
            <top_module name="design_1_simulator" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5,761.045 ns"></ZoomStartTime>
      <ZoomEndTime time="6,047.791 ns"></ZoomEndTime>
      <Cursor1Time time="6,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="150"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/design_1_simulator/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_i" type="array">
      <obj_property name="ElementShortName">data_i[127:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_i[127:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_m" type="array">
      <obj_property name="ElementShortName">data_m[127:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_m[127:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/aclk" type="logic">
      <obj_property name="ElementShortName">aclk</obj_property>
      <obj_property name="ObjectShortName">aclk</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/INST_REG" type="array">
      <obj_property name="ElementShortName">INST_REG[31:0]</obj_property>
      <obj_property name="ObjectShortName">INST_REG[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/a_i" type="array">
      <obj_property name="ElementShortName">a_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">a_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/b_i" type="array">
      <obj_property name="ElementShortName">b_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">b_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/c_o" type="array">
      <obj_property name="ElementShortName">c_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">c_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/addr_inst" type="array">
      <obj_property name="ElementShortName">addr_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/data_in_m" type="array">
      <obj_property name="ElementShortName">data_in_m[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in_m[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/addr_m" type="array">
      <obj_property name="ElementShortName">addr_m[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_m[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/bram_inst_0/inst/data_m" type="array">
      <obj_property name="ElementShortName">data_m[127:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">data_m[127:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/memory_adress" type="array">
      <obj_property name="ElementShortName">memory_adress[31:0]</obj_property>
      <obj_property name="ObjectShortName">memory_adress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/_we_data" type="array">
      <obj_property name="ElementShortName">_we_data[3:0]</obj_property>
      <obj_property name="ObjectShortName">_we_data[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/we_data" type="array">
      <obj_property name="ElementShortName">we_data[3:0]</obj_property>
      <obj_property name="ObjectShortName">we_data[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/data_out_data" type="array">
      <obj_property name="ElementShortName">data_out_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/data_reg" type="array">
      <obj_property name="ElementShortName">data_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/m2r_select" type="logic">
      <obj_property name="ElementShortName">m2r_select</obj_property>
      <obj_property name="ObjectShortName">m2r_select</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/alu_inst_0/_alu_flag" type="logic">
      <obj_property name="ElementShortName">_alu_flag</obj_property>
      <obj_property name="ObjectShortName">_alu_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/data_reg" type="array">
      <obj_property name="ElementShortName">data_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/regfile_instance/REGFILE" type="array">
      <obj_property name="ElementShortName">REGFILE[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">REGFILE[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/regfile_instance/we" type="logic">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/regfile_instance/regfile_out_a" type="array">
      <obj_property name="ElementShortName">regfile_out_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_out_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/design_1_simulator/design_1_i/cpu_wrapper_0/inst/cpu_inst/regfile_instance/regfile_out_b" type="array">
      <obj_property name="ElementShortName">regfile_out_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_out_b[31:0]</obj_property>
   </wvobject>
</wave_config>
