// Seed: 2630728491
module module_0 (
    input wor id_0
);
  id_2(
      .id_0(id_0),
      .id_1((1)),
      .id_2(),
      .id_3(1 - 1),
      .id_4(id_0),
      .id_5(id_0),
      .id_6(id_0),
      .id_7(id_0),
      .id_8(1 % id_3 == id_0)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output logic id_5,
    output logic id_6
);
  tri id_8;
  always id_5 <= #id_4 id_2 !=? 1'b0;
  assign id_8 = id_4 == 1;
  module_0(
      id_2
  );
  always @(posedge 1 or posedge (id_3)) begin
    id_6 <= 1'h0;
  end
endmodule
