# Jovin_P_John_RISC-V-SoC-Design-Journey_VSD
# Week 0: EDA Tools Installation - RISC-V SoC Tapeout Program

## üìã Task Overview
This repository documents my successful completion of Week 0 task for the **RISC-V SoC Tapeout Program** by **VSD (VLSI System Design)**. The primary objective was to install and verify three essential open-source EDA tools required for the RTL to GDSII design flow.

## üéØ Objectives Completed
- ‚úÖ Install Icarus Verilog (iverilog) - Verilog simulation tool
- ‚úÖ Install Yosys - RTL synthesis framework
- ‚úÖ Install GTKWave - Waveform viewer and analyzer
- ‚úÖ Verify successful installation of all tools
- ‚úÖ Document the complete installation process

## üñ•Ô∏è System
- **OS**: Ubuntu
- **Installation Date**: September 19, 2025

## üõ†Ô∏è Tools Installation Status

| Tool | Version | Installation Method | Status |
|------|---------|-------------------|---------|
| **Iverilog** | Icarus Verilog version 11.0 | `sudo apt install iverilog` | ‚úÖ Verified |
| **Yosys** | Yosys 0.9+4081 | `sudo apt install yosys` | ‚úÖ Verified |
| **GTKWave** | GTKWave Analyzer v3.3.104 | `sudo apt install gtkwave` | ‚úÖ Verified |

## üõ†Ô∏è Installation Process

### Iverilog Installation
<img width="841" height="302" alt="iverilog-installation" src="https://github.com/user-attachments/assets/97858d62-a770-46fb-b750-400799f293ec" />
*Installing Icarus Verilog using apt package manager*

### Yosys Installation  
<img width="816" height="234" alt="yosys-installation" src="https://github.com/user-attachments/assets/1a7f1385-b7e1-4db1-a825-abdff9c98576" />
*Installing Yosys synthesis tool*

### GTKWave Installation
<img width="1214" height="490" alt="gtkwave-installation" src="https://github.com/user-attachments/assets/cb2fed7a-4df3-4e8c-bfaa-f2076a480a4f" />
*Installing GTKWave waveform viewer*

## ‚úÖ Verification Results

### Iverilog Verification
<img width="916" height="688" alt="iverilog-verification" src="https://github.com/user-attachments/assets/e1e872f5-9ef9-451d-9961-d584c6153b1a" />
*Iverilog version check confirming successful installation*

### Yosys Verification
<img width="925" height="60" alt="yosys-verification" src="https://github.com/user-attachments/assets/2de4d6b7-9e44-4393-a03d-cf248baf6248" />
*Yosys version check confirming successful installation*

### GTKWave Verification
<img width="812" height="146" alt="gtkwave-verification" src="https://github.com/user-attachments/assets/e3a4d44b-77ab-478c-8a5f-0ceb85f19e54" />
*GTKWave version check confirming successful installation*

## üéì Conclusion
Successfully completed Week 0 task with all three EDA tools installed and verified on Ubuntu system. The development environment is now ready for the upcoming RISC-V SoC design activities in the program.

## üôè Acknowledgments
- **Kunal Ghosh** and the **VSD team** for organizing this comprehensive program
- **RISC-V International** for promoting open-source hardware development
- **Open-source EDA community** for developing these essential tools

---
**Task Status**: ‚úÖ **COMPLETED**  
**Program**: RISC-V SoC Tapeout Program - VSD  
**Week**: 0 - EDA Tools Installation
