Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Tue Mar 14 23:42:46 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.984      -17.500                      3                  387        0.117        0.000                      0                  387        3.000        0.000                       0                   184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.984      -17.500                      3                  387        0.117        0.000                      0                  387       19.020        0.000                       0                   180  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -5.984ns,  Total Violation      -17.500ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.802ns  (logic 29.543ns (64.501%)  route 16.259ns (35.499%))
  Logic Levels:           93  (CARRY4=69 DSP48E1=2 LUT1=1 LUT2=9 LUT3=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.555    -0.957    S1/clk_out1
    SLICE_X15Y21         FDRE                                         r  S1/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  S1/y_pos_reg[1]/Q
                         net (fo=7, routed)           0.589     0.088    v1/y_pos_reg[8]_9[1]
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.212 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.212    v1/d0_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.745 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.745    v1/d0_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.862 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.862    v1/d0_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.177 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.895     2.072    S1/d1[11]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.291 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     6.347    S1/d0__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.865 r  S1/d0__1/P[0]
                         net (fo=2, routed)           0.837     8.702    S1/d0__1_n_105
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.826 r  S1/Red[0]_i_985/O
                         net (fo=1, routed)           0.000     8.826    S1/Red[0]_i_985_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.359 r  S1/Red_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     9.359    S1/Red_reg[0]_i_868_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.682 f  S1/Red_reg[0]_i_730/O[1]
                         net (fo=1, routed)           0.514    10.196    S1_n_37
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.306    10.502 r  Red[0]_i_581/O
                         net (fo=1, routed)           0.000    10.502    S1/d0__1_2[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.034 r  S1/Red_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.009    11.043    S1/Red_reg[0]_i_468_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  S1/Red_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    11.157    S1/Red_reg[0]_i_383_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 f  S1/Red_reg[0]_i_311/O[1]
                         net (fo=21, routed)          0.808    12.298    p_0_in[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.303    12.601 r  Red[0]_i_476/O
                         net (fo=1, routed)           0.000    12.601    Red[0]_i_476_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.977 r  Red_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.977    Red_reg[0]_i_387_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.231 r  Red_reg[0]_i_312/CO[0]
                         net (fo=18, routed)          0.649    13.880    Red_reg[0]_i_312_n_3
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.367    14.247 r  Red[0]_i_481/O
                         net (fo=1, routed)           0.000    14.247    Red[0]_i_481_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Red_reg[0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.648    Red_reg[0]_i_388_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.762 r  Red_reg[0]_i_313/CO[3]
                         net (fo=18, routed)          0.744    15.506    Red_reg[0]_i_313_n_0
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.630 r  Red[0]_i_490/O
                         net (fo=1, routed)           0.000    15.630    Red[0]_i_490_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.162 r  Red_reg[0]_i_392/CO[3]
                         net (fo=1, routed)           0.000    16.162    Red_reg[0]_i_392_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.390 r  Red_reg[0]_i_314/CO[2]
                         net (fo=18, routed)          0.583    16.973    Red_reg[0]_i_314_n_1
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.313    17.286 r  Red[0]_i_707/O
                         net (fo=1, routed)           0.000    17.286    Red[0]_i_707_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.819 r  Red_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.819    Red_reg[0]_i_557_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.936 r  Red_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    17.936    Red_reg[0]_i_453_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.093 r  Red_reg[0]_i_374/CO[1]
                         net (fo=18, routed)          0.594    18.687    Red_reg[0]_i_374_n_2
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.332    19.019 r  Red[0]_i_713/O
                         net (fo=1, routed)           0.000    19.019    Red[0]_i_713_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.569 r  Red_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    19.569    Red_reg[0]_i_562_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.683 r  Red_reg[0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    19.683    Red_reg[0]_i_455_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.797 r  Red_reg[0]_i_375/CO[3]
                         net (fo=17, routed)          0.842    20.639    Red_reg[0]_i_375_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    20.763 r  Red[0]_i_856/O
                         net (fo=1, routed)           0.000    20.763    Red[0]_i_856_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.296 r  Red_reg[0]_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.296    Red_reg[0]_i_715_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.413 r  Red_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.413    Red_reg[0]_i_567_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.530 r  Red_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    21.530    Red_reg[0]_i_460_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.749 r  Red_reg[0]_i_376/O[0]
                         net (fo=18, routed)          0.718    22.466    Red_reg[0]_i_376_n_7
    SLICE_X11Y33         LUT2 (Prop_lut2_I1_O)        0.295    22.761 r  Red[0]_i_724/O
                         net (fo=1, routed)           0.000    22.761    Red[0]_i_724_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.293 r  Red_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    23.293    Red_reg[0]_i_572_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.407 r  Red_reg[0]_i_462/CO[3]
                         net (fo=1, routed)           0.000    23.407    Red_reg[0]_i_462_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.629 r  Red_reg[0]_i_377/O[0]
                         net (fo=18, routed)          0.685    24.314    Red_reg[0]_i_377_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    24.613 r  Red[0]_i_1026/O
                         net (fo=1, routed)           0.000    24.613    Red[0]_i_1026_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.989 r  Red_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    24.989    Red_reg[0]_i_930_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  Red_reg[0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.106    Red_reg[0]_i_804_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  Red_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.223    Red_reg[0]_i_663_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  Red_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    25.340    Red_reg[0]_i_541_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.559 r  Red_reg[0]_i_445/O[0]
                         net (fo=18, routed)          0.649    26.208    Red_reg[0]_i_445_n_7
    SLICE_X13Y34         LUT3 (Prop_lut3_I1_O)        0.295    26.503 r  Red[0]_i_1030/O
                         net (fo=1, routed)           0.000    26.503    Red[0]_i_1030_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.904 r  Red_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    26.904    Red_reg[0]_i_935_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.018 r  Red_reg[0]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.018    Red_reg[0]_i_809_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.132 r  Red_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.132    Red_reg[0]_i_668_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.246 r  Red_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    27.246    Red_reg[0]_i_543_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.468 r  Red_reg[0]_i_446/O[0]
                         net (fo=18, routed)          0.673    28.140    Red_reg[0]_i_446_n_7
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.299    28.439 r  Red[0]_i_818/O
                         net (fo=1, routed)           0.000    28.439    Red[0]_i_818_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.952 r  Red_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    28.952    Red_reg[0]_i_673_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.069 r  Red_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    29.069    Red_reg[0]_i_545_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.288 r  Red_reg[0]_i_447/O[0]
                         net (fo=18, routed)          0.655    29.944    Red_reg[0]_i_447_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    30.239 r  Red[0]_i_1038/O
                         net (fo=1, routed)           0.000    30.239    Red[0]_i_1038_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.615 r  Red_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    30.615    Red_reg[0]_i_945_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.732 r  Red_reg[0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    30.732    Red_reg[0]_i_819_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.849 r  Red_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    30.849    Red_reg[0]_i_678_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.966 r  Red_reg[0]_i_547/CO[3]
                         net (fo=1, routed)           0.000    30.966    Red_reg[0]_i_547_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.185 r  Red_reg[0]_i_448/O[0]
                         net (fo=18, routed)          0.724    31.909    Red_reg[0]_i_448_n_7
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.295    32.204 r  Red[0]_i_953/O
                         net (fo=1, routed)           0.000    32.204    Red[0]_i_953_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.754 r  Red_reg[0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    32.754    Red_reg[0]_i_824_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.868 r  Red_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    32.868    Red_reg[0]_i_683_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.982 r  Red_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    32.982    Red_reg[0]_i_549_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.204 r  Red_reg[0]_i_449/O[0]
                         net (fo=18, routed)          0.584    33.788    Red_reg[0]_i_449_n_7
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.299    34.087 r  Red[0]_i_1047/O
                         net (fo=1, routed)           0.000    34.087    Red[0]_i_1047_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.463 r  Red_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    34.463    Red_reg[0]_i_955_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Red_reg[0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    34.580    Red_reg[0]_i_829_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Red_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    34.697    Red_reg[0]_i_688_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.814 r  Red_reg[0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    34.814    Red_reg[0]_i_551_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.033 r  Red_reg[0]_i_450/O[0]
                         net (fo=18, routed)          0.676    35.710    Red_reg[0]_i_450_n_7
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.295    36.005 r  Red[0]_i_1051/O
                         net (fo=1, routed)           0.000    36.005    Red[0]_i_1051_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.381 r  Red_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.381    Red_reg[0]_i_960_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.498 r  Red_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    36.498    Red_reg[0]_i_834_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.615 r  Red_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    36.615    Red_reg[0]_i_693_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.732 r  Red_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.732    Red_reg[0]_i_553_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.951 r  Red_reg[0]_i_451/O[0]
                         net (fo=17, routed)          0.668    37.619    Red_reg[0]_i_451_n_7
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    37.914 r  Red[0]_i_1055/O
                         net (fo=1, routed)           0.000    37.914    S1/d0__0_1[3]
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.315 r  S1/Red_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    38.315    S1/Red_reg[0]_i_965_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  S1/Red_reg[0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    38.429    S1/Red_reg[0]_i_839_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  S1/Red_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    38.543    S1/Red_reg[0]_i_698_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.657 r  S1/Red_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    38.657    S1/Red_reg[0]_i_555_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.879 r  S1/Red_reg[0]_i_452/O[0]
                         net (fo=2, routed)           0.445    39.323    S1/Red_reg[0]_i_452_n_7
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.299    39.622 r  S1/Red[0]_i_373/O
                         net (fo=1, routed)           0.000    39.622    S1/Red[0]_i_373_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.135 r  S1/Red_reg[0]_i_273/CO[3]
                         net (fo=1, routed)           0.001    40.136    S1/Red_reg[0]_i_273_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.253 r  S1/Red_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    40.253    S1/Red_reg[0]_i_272_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.576 r  S1/Red_reg[0]_i_178/O[1]
                         net (fo=6, routed)           0.834    41.410    S1/Red_reg[0]_26[1]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    41.716 r  S1/Red[0]_i_95/O
                         net (fo=1, routed)           0.000    41.716    S1/Red[0]_i_95_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.248 r  S1/Red_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.248    S1/Red_reg[0]_i_26_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.519 r  S1/Red_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.974    43.492    v1/x_pos_reg[8]_7[0]
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.373    43.865 f  v1/Red[0]_i_2/O
                         net (fo=3, routed)           0.856    44.722    S1/blank_reg
    SLICE_X15Y54         LUT5 (Prop_lut5_I2_O)        0.124    44.846 r  S1/Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    44.846    S1/Blue[1]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  S1/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    38.444    S1/clk_out1
    SLICE_X15Y54         FDRE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.031    38.861    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.861    
                         arrival time                         -44.846    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.921ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.740ns  (logic 29.543ns (64.590%)  route 16.197ns (35.410%))
  Logic Levels:           93  (CARRY4=69 DSP48E1=2 LUT1=1 LUT2=9 LUT3=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.555    -0.957    S1/clk_out1
    SLICE_X15Y21         FDRE                                         r  S1/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  S1/y_pos_reg[1]/Q
                         net (fo=7, routed)           0.589     0.088    v1/y_pos_reg[8]_9[1]
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.212 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.212    v1/d0_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.745 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.745    v1/d0_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.862 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.862    v1/d0_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.177 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.895     2.072    S1/d1[11]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.291 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     6.347    S1/d0__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.865 r  S1/d0__1/P[0]
                         net (fo=2, routed)           0.837     8.702    S1/d0__1_n_105
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.826 r  S1/Red[0]_i_985/O
                         net (fo=1, routed)           0.000     8.826    S1/Red[0]_i_985_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.359 r  S1/Red_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     9.359    S1/Red_reg[0]_i_868_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.682 f  S1/Red_reg[0]_i_730/O[1]
                         net (fo=1, routed)           0.514    10.196    S1_n_37
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.306    10.502 r  Red[0]_i_581/O
                         net (fo=1, routed)           0.000    10.502    S1/d0__1_2[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.034 r  S1/Red_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.009    11.043    S1/Red_reg[0]_i_468_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  S1/Red_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    11.157    S1/Red_reg[0]_i_383_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 f  S1/Red_reg[0]_i_311/O[1]
                         net (fo=21, routed)          0.808    12.298    p_0_in[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.303    12.601 r  Red[0]_i_476/O
                         net (fo=1, routed)           0.000    12.601    Red[0]_i_476_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.977 r  Red_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.977    Red_reg[0]_i_387_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.231 r  Red_reg[0]_i_312/CO[0]
                         net (fo=18, routed)          0.649    13.880    Red_reg[0]_i_312_n_3
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.367    14.247 r  Red[0]_i_481/O
                         net (fo=1, routed)           0.000    14.247    Red[0]_i_481_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Red_reg[0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.648    Red_reg[0]_i_388_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.762 r  Red_reg[0]_i_313/CO[3]
                         net (fo=18, routed)          0.744    15.506    Red_reg[0]_i_313_n_0
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.630 r  Red[0]_i_490/O
                         net (fo=1, routed)           0.000    15.630    Red[0]_i_490_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.162 r  Red_reg[0]_i_392/CO[3]
                         net (fo=1, routed)           0.000    16.162    Red_reg[0]_i_392_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.390 r  Red_reg[0]_i_314/CO[2]
                         net (fo=18, routed)          0.583    16.973    Red_reg[0]_i_314_n_1
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.313    17.286 r  Red[0]_i_707/O
                         net (fo=1, routed)           0.000    17.286    Red[0]_i_707_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.819 r  Red_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.819    Red_reg[0]_i_557_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.936 r  Red_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    17.936    Red_reg[0]_i_453_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.093 r  Red_reg[0]_i_374/CO[1]
                         net (fo=18, routed)          0.594    18.687    Red_reg[0]_i_374_n_2
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.332    19.019 r  Red[0]_i_713/O
                         net (fo=1, routed)           0.000    19.019    Red[0]_i_713_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.569 r  Red_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    19.569    Red_reg[0]_i_562_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.683 r  Red_reg[0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    19.683    Red_reg[0]_i_455_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.797 r  Red_reg[0]_i_375/CO[3]
                         net (fo=17, routed)          0.842    20.639    Red_reg[0]_i_375_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    20.763 r  Red[0]_i_856/O
                         net (fo=1, routed)           0.000    20.763    Red[0]_i_856_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.296 r  Red_reg[0]_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.296    Red_reg[0]_i_715_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.413 r  Red_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.413    Red_reg[0]_i_567_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.530 r  Red_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    21.530    Red_reg[0]_i_460_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.749 r  Red_reg[0]_i_376/O[0]
                         net (fo=18, routed)          0.718    22.466    Red_reg[0]_i_376_n_7
    SLICE_X11Y33         LUT2 (Prop_lut2_I1_O)        0.295    22.761 r  Red[0]_i_724/O
                         net (fo=1, routed)           0.000    22.761    Red[0]_i_724_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.293 r  Red_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    23.293    Red_reg[0]_i_572_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.407 r  Red_reg[0]_i_462/CO[3]
                         net (fo=1, routed)           0.000    23.407    Red_reg[0]_i_462_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.629 r  Red_reg[0]_i_377/O[0]
                         net (fo=18, routed)          0.685    24.314    Red_reg[0]_i_377_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    24.613 r  Red[0]_i_1026/O
                         net (fo=1, routed)           0.000    24.613    Red[0]_i_1026_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.989 r  Red_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    24.989    Red_reg[0]_i_930_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  Red_reg[0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.106    Red_reg[0]_i_804_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  Red_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.223    Red_reg[0]_i_663_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  Red_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    25.340    Red_reg[0]_i_541_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.559 r  Red_reg[0]_i_445/O[0]
                         net (fo=18, routed)          0.649    26.208    Red_reg[0]_i_445_n_7
    SLICE_X13Y34         LUT3 (Prop_lut3_I1_O)        0.295    26.503 r  Red[0]_i_1030/O
                         net (fo=1, routed)           0.000    26.503    Red[0]_i_1030_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.904 r  Red_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    26.904    Red_reg[0]_i_935_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.018 r  Red_reg[0]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.018    Red_reg[0]_i_809_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.132 r  Red_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.132    Red_reg[0]_i_668_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.246 r  Red_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    27.246    Red_reg[0]_i_543_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.468 r  Red_reg[0]_i_446/O[0]
                         net (fo=18, routed)          0.673    28.140    Red_reg[0]_i_446_n_7
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.299    28.439 r  Red[0]_i_818/O
                         net (fo=1, routed)           0.000    28.439    Red[0]_i_818_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.952 r  Red_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    28.952    Red_reg[0]_i_673_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.069 r  Red_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    29.069    Red_reg[0]_i_545_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.288 r  Red_reg[0]_i_447/O[0]
                         net (fo=18, routed)          0.655    29.944    Red_reg[0]_i_447_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    30.239 r  Red[0]_i_1038/O
                         net (fo=1, routed)           0.000    30.239    Red[0]_i_1038_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.615 r  Red_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    30.615    Red_reg[0]_i_945_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.732 r  Red_reg[0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    30.732    Red_reg[0]_i_819_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.849 r  Red_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    30.849    Red_reg[0]_i_678_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.966 r  Red_reg[0]_i_547/CO[3]
                         net (fo=1, routed)           0.000    30.966    Red_reg[0]_i_547_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.185 r  Red_reg[0]_i_448/O[0]
                         net (fo=18, routed)          0.724    31.909    Red_reg[0]_i_448_n_7
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.295    32.204 r  Red[0]_i_953/O
                         net (fo=1, routed)           0.000    32.204    Red[0]_i_953_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.754 r  Red_reg[0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    32.754    Red_reg[0]_i_824_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.868 r  Red_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    32.868    Red_reg[0]_i_683_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.982 r  Red_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    32.982    Red_reg[0]_i_549_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.204 r  Red_reg[0]_i_449/O[0]
                         net (fo=18, routed)          0.584    33.788    Red_reg[0]_i_449_n_7
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.299    34.087 r  Red[0]_i_1047/O
                         net (fo=1, routed)           0.000    34.087    Red[0]_i_1047_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.463 r  Red_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    34.463    Red_reg[0]_i_955_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Red_reg[0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    34.580    Red_reg[0]_i_829_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Red_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    34.697    Red_reg[0]_i_688_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.814 r  Red_reg[0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    34.814    Red_reg[0]_i_551_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.033 r  Red_reg[0]_i_450/O[0]
                         net (fo=18, routed)          0.676    35.710    Red_reg[0]_i_450_n_7
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.295    36.005 r  Red[0]_i_1051/O
                         net (fo=1, routed)           0.000    36.005    Red[0]_i_1051_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.381 r  Red_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.381    Red_reg[0]_i_960_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.498 r  Red_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    36.498    Red_reg[0]_i_834_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.615 r  Red_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    36.615    Red_reg[0]_i_693_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.732 r  Red_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.732    Red_reg[0]_i_553_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.951 r  Red_reg[0]_i_451/O[0]
                         net (fo=17, routed)          0.668    37.619    Red_reg[0]_i_451_n_7
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    37.914 r  Red[0]_i_1055/O
                         net (fo=1, routed)           0.000    37.914    S1/d0__0_1[3]
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.315 r  S1/Red_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    38.315    S1/Red_reg[0]_i_965_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  S1/Red_reg[0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    38.429    S1/Red_reg[0]_i_839_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  S1/Red_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    38.543    S1/Red_reg[0]_i_698_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.657 r  S1/Red_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    38.657    S1/Red_reg[0]_i_555_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.879 r  S1/Red_reg[0]_i_452/O[0]
                         net (fo=2, routed)           0.445    39.323    S1/Red_reg[0]_i_452_n_7
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.299    39.622 r  S1/Red[0]_i_373/O
                         net (fo=1, routed)           0.000    39.622    S1/Red[0]_i_373_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.135 r  S1/Red_reg[0]_i_273/CO[3]
                         net (fo=1, routed)           0.001    40.136    S1/Red_reg[0]_i_273_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.253 r  S1/Red_reg[0]_i_272/CO[3]
                         net (fo=1, routed)           0.000    40.253    S1/Red_reg[0]_i_272_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.576 r  S1/Red_reg[0]_i_178/O[1]
                         net (fo=6, routed)           0.834    41.410    S1/Red_reg[0]_26[1]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    41.716 r  S1/Red[0]_i_95/O
                         net (fo=1, routed)           0.000    41.716    S1/Red[0]_i_95_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.248 r  S1/Red_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.248    S1/Red_reg[0]_i_26_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.519 r  S1/Red_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.974    43.492    v1/x_pos_reg[8]_7[0]
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.373    43.865 f  v1/Red[0]_i_2/O
                         net (fo=3, routed)           0.794    44.659    S1/blank_reg
    SLICE_X15Y54         LUT5 (Prop_lut5_I2_O)        0.124    44.783 r  S1/Red[0]_i_1/O
                         net (fo=1, routed)           0.000    44.783    S1/Red[0]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  S1/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    38.444    S1/clk_out1
    SLICE_X15Y54         FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.032    38.862    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                         -44.783    
  -------------------------------------------------------------------
                         slack                                 -5.921    

Slack (VIOLATED) :        -5.595ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.411ns  (logic 29.251ns (64.414%)  route 16.160ns (35.586%))
  Logic Levels:           94  (CARRY4=70 DSP48E1=2 LUT1=1 LUT2=9 LUT3=10 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.555    -0.957    S1/clk_out1
    SLICE_X15Y21         FDRE                                         r  S1/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  S1/y_pos_reg[1]/Q
                         net (fo=7, routed)           0.589     0.088    v1/y_pos_reg[8]_9[1]
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.212 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.212    v1/d0_i_13_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.745 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.745    v1/d0_i_3_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.862 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.862    v1/d0_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.177 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.895     2.072    S1/d1[11]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.291 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     6.347    S1/d0__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.865 r  S1/d0__1/P[0]
                         net (fo=2, routed)           0.837     8.702    S1/d0__1_n_105
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.826 r  S1/Red[0]_i_985/O
                         net (fo=1, routed)           0.000     8.826    S1/Red[0]_i_985_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.359 r  S1/Red_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     9.359    S1/Red_reg[0]_i_868_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.682 f  S1/Red_reg[0]_i_730/O[1]
                         net (fo=1, routed)           0.514    10.196    S1_n_37
    SLICE_X11Y24         LUT1 (Prop_lut1_I0_O)        0.306    10.502 r  Red[0]_i_581/O
                         net (fo=1, routed)           0.000    10.502    S1/d0__1_2[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.034 r  S1/Red_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.009    11.043    S1/Red_reg[0]_i_468_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  S1/Red_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    11.157    S1/Red_reg[0]_i_383_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 f  S1/Red_reg[0]_i_311/O[1]
                         net (fo=21, routed)          0.808    12.298    p_0_in[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I1_O)        0.303    12.601 r  Red[0]_i_476/O
                         net (fo=1, routed)           0.000    12.601    Red[0]_i_476_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.977 r  Red_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    12.977    Red_reg[0]_i_387_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.231 r  Red_reg[0]_i_312/CO[0]
                         net (fo=18, routed)          0.649    13.880    Red_reg[0]_i_312_n_3
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.367    14.247 r  Red[0]_i_481/O
                         net (fo=1, routed)           0.000    14.247    Red[0]_i_481_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.648 r  Red_reg[0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.648    Red_reg[0]_i_388_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.762 r  Red_reg[0]_i_313/CO[3]
                         net (fo=18, routed)          0.744    15.506    Red_reg[0]_i_313_n_0
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.630 r  Red[0]_i_490/O
                         net (fo=1, routed)           0.000    15.630    Red[0]_i_490_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.162 r  Red_reg[0]_i_392/CO[3]
                         net (fo=1, routed)           0.000    16.162    Red_reg[0]_i_392_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.390 r  Red_reg[0]_i_314/CO[2]
                         net (fo=18, routed)          0.583    16.973    Red_reg[0]_i_314_n_1
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.313    17.286 r  Red[0]_i_707/O
                         net (fo=1, routed)           0.000    17.286    Red[0]_i_707_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.819 r  Red_reg[0]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.819    Red_reg[0]_i_557_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.936 r  Red_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    17.936    Red_reg[0]_i_453_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.093 r  Red_reg[0]_i_374/CO[1]
                         net (fo=18, routed)          0.594    18.687    Red_reg[0]_i_374_n_2
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.332    19.019 r  Red[0]_i_713/O
                         net (fo=1, routed)           0.000    19.019    Red[0]_i_713_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.569 r  Red_reg[0]_i_562/CO[3]
                         net (fo=1, routed)           0.000    19.569    Red_reg[0]_i_562_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.683 r  Red_reg[0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    19.683    Red_reg[0]_i_455_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.797 r  Red_reg[0]_i_375/CO[3]
                         net (fo=17, routed)          0.842    20.639    Red_reg[0]_i_375_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    20.763 r  Red[0]_i_856/O
                         net (fo=1, routed)           0.000    20.763    Red[0]_i_856_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.296 r  Red_reg[0]_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.296    Red_reg[0]_i_715_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.413 r  Red_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.413    Red_reg[0]_i_567_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.530 r  Red_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    21.530    Red_reg[0]_i_460_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.749 r  Red_reg[0]_i_376/O[0]
                         net (fo=18, routed)          0.718    22.466    Red_reg[0]_i_376_n_7
    SLICE_X11Y33         LUT2 (Prop_lut2_I1_O)        0.295    22.761 r  Red[0]_i_724/O
                         net (fo=1, routed)           0.000    22.761    Red[0]_i_724_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.293 r  Red_reg[0]_i_572/CO[3]
                         net (fo=1, routed)           0.000    23.293    Red_reg[0]_i_572_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.407 r  Red_reg[0]_i_462/CO[3]
                         net (fo=1, routed)           0.000    23.407    Red_reg[0]_i_462_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.629 r  Red_reg[0]_i_377/O[0]
                         net (fo=18, routed)          0.685    24.314    Red_reg[0]_i_377_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    24.613 r  Red[0]_i_1026/O
                         net (fo=1, routed)           0.000    24.613    Red[0]_i_1026_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.989 r  Red_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    24.989    Red_reg[0]_i_930_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  Red_reg[0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    25.106    Red_reg[0]_i_804_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  Red_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.223    Red_reg[0]_i_663_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  Red_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    25.340    Red_reg[0]_i_541_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.559 r  Red_reg[0]_i_445/O[0]
                         net (fo=18, routed)          0.649    26.208    Red_reg[0]_i_445_n_7
    SLICE_X13Y34         LUT3 (Prop_lut3_I1_O)        0.295    26.503 r  Red[0]_i_1030/O
                         net (fo=1, routed)           0.000    26.503    Red[0]_i_1030_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.904 r  Red_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    26.904    Red_reg[0]_i_935_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.018 r  Red_reg[0]_i_809/CO[3]
                         net (fo=1, routed)           0.000    27.018    Red_reg[0]_i_809_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.132 r  Red_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.132    Red_reg[0]_i_668_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.246 r  Red_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    27.246    Red_reg[0]_i_543_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.468 r  Red_reg[0]_i_446/O[0]
                         net (fo=18, routed)          0.673    28.140    Red_reg[0]_i_446_n_7
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.299    28.439 r  Red[0]_i_818/O
                         net (fo=1, routed)           0.000    28.439    Red[0]_i_818_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.952 r  Red_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    28.952    Red_reg[0]_i_673_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.069 r  Red_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    29.069    Red_reg[0]_i_545_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.288 r  Red_reg[0]_i_447/O[0]
                         net (fo=18, routed)          0.655    29.944    Red_reg[0]_i_447_n_7
    SLICE_X12Y37         LUT3 (Prop_lut3_I1_O)        0.295    30.239 r  Red[0]_i_1038/O
                         net (fo=1, routed)           0.000    30.239    Red[0]_i_1038_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.615 r  Red_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    30.615    Red_reg[0]_i_945_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.732 r  Red_reg[0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    30.732    Red_reg[0]_i_819_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.849 r  Red_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    30.849    Red_reg[0]_i_678_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.966 r  Red_reg[0]_i_547/CO[3]
                         net (fo=1, routed)           0.000    30.966    Red_reg[0]_i_547_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.185 r  Red_reg[0]_i_448/O[0]
                         net (fo=18, routed)          0.724    31.909    Red_reg[0]_i_448_n_7
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.295    32.204 r  Red[0]_i_953/O
                         net (fo=1, routed)           0.000    32.204    Red[0]_i_953_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.754 r  Red_reg[0]_i_824/CO[3]
                         net (fo=1, routed)           0.000    32.754    Red_reg[0]_i_824_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.868 r  Red_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    32.868    Red_reg[0]_i_683_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.982 r  Red_reg[0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    32.982    Red_reg[0]_i_549_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.204 r  Red_reg[0]_i_449/O[0]
                         net (fo=18, routed)          0.584    33.788    Red_reg[0]_i_449_n_7
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.299    34.087 r  Red[0]_i_1047/O
                         net (fo=1, routed)           0.000    34.087    Red[0]_i_1047_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.463 r  Red_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    34.463    Red_reg[0]_i_955_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.580 r  Red_reg[0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    34.580    Red_reg[0]_i_829_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.697 r  Red_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    34.697    Red_reg[0]_i_688_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.814 r  Red_reg[0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    34.814    Red_reg[0]_i_551_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.033 r  Red_reg[0]_i_450/O[0]
                         net (fo=18, routed)          0.676    35.710    Red_reg[0]_i_450_n_7
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.295    36.005 r  Red[0]_i_1051/O
                         net (fo=1, routed)           0.000    36.005    Red[0]_i_1051_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.381 r  Red_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.381    Red_reg[0]_i_960_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.498 r  Red_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    36.498    Red_reg[0]_i_834_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.615 r  Red_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    36.615    Red_reg[0]_i_693_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.732 r  Red_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.732    Red_reg[0]_i_553_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.951 r  Red_reg[0]_i_451/O[0]
                         net (fo=17, routed)          0.668    37.619    Red_reg[0]_i_451_n_7
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.295    37.914 r  Red[0]_i_1055/O
                         net (fo=1, routed)           0.000    37.914    S1/d0__0_1[3]
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.315 r  S1/Red_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    38.315    S1/Red_reg[0]_i_965_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  S1/Red_reg[0]_i_839/CO[3]
                         net (fo=1, routed)           0.000    38.429    S1/Red_reg[0]_i_839_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  S1/Red_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    38.543    S1/Red_reg[0]_i_698_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.657 r  S1/Red_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    38.657    S1/Red_reg[0]_i_555_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.879 r  S1/Red_reg[0]_i_452/O[0]
                         net (fo=2, routed)           0.589    39.467    S1/Red_reg[0]_i_452_n_7
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.299    39.766 r  S1/Red[0]_i_467/O
                         net (fo=1, routed)           0.000    39.766    S1/Red[0]_i_467_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.279 r  S1/Red_reg[0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    40.279    S1/Red_reg[0]_i_378_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  S1/Red_reg[0]_i_336/CO[3]
                         net (fo=1, routed)           0.000    40.396    S1/Red_reg[0]_i_336_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.719 r  S1/Red_reg[0]_i_243/O[1]
                         net (fo=7, routed)           1.019    41.738    S1/Red_reg[0]_9[9]
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.306    42.044 r  S1/Red[0]_i_237/O
                         net (fo=1, routed)           0.000    42.044    S1/Red[0]_i_237_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.576 r  S1/Red_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    42.576    S1/Red_reg[0]_i_134_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  S1/Red_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.690    S1/Red_reg[0]_i_61_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  S1/Red_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           1.093    43.897    S1/Green7
    SLICE_X15Y54         LUT3 (Prop_lut3_I0_O)        0.124    44.021 f  S1/Red[0]_i_4/O
                         net (fo=3, routed)           0.309    44.330    S1/Red[0]_i_4_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I4_O)        0.124    44.454 r  S1/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    44.454    S1/Green[0]_i_1_n_0
    SLICE_X13Y54         FDRE                                         r  S1/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    38.444    S1/clk_out1
    SLICE_X13Y54         FDRE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.029    38.859    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                         -44.454    
  -------------------------------------------------------------------
                         slack                                 -5.595    

Slack (MET) :             24.076ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.374ns  (logic 6.117ns (39.787%)  route 9.257ns (60.213%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          2.151    14.419    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.439    38.444    S1/clk_out1
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[6]/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.429    38.495    S1/sync_count_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                 24.076    

Slack (MET) :             24.076ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.374ns  (logic 6.117ns (39.787%)  route 9.257ns (60.213%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          2.151    14.419    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.439    38.444    S1/clk_out1
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[7]/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.429    38.495    S1/sync_count_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                 24.076    

Slack (MET) :             24.076ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.374ns  (logic 6.117ns (39.787%)  route 9.257ns (60.213%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          2.151    14.419    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.439    38.444    S1/clk_out1
    SLICE_X9Y19          FDRE                                         r  S1/sync_count_reg_rep[8]/C
                         clock pessimism              0.578    39.021    
                         clock uncertainty           -0.098    38.924    
    SLICE_X9Y19          FDRE (Setup_fdre_C_R)       -0.429    38.495    S1/sync_count_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                 24.076    

Slack (MET) :             24.307ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 6.117ns (40.653%)  route 8.930ns (59.347%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.823    14.091    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    38.443    S1/clk_out1
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[5]/C
                         clock pessimism              0.578    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X8Y21          FDRE (Setup_fdre_C_R)       -0.524    38.399    S1/sync_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 24.307    

Slack (MET) :             24.307ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 6.117ns (40.653%)  route 8.930ns (59.347%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.823    14.091    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    38.443    S1/clk_out1
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[6]/C
                         clock pessimism              0.578    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X8Y21          FDRE (Setup_fdre_C_R)       -0.524    38.399    S1/sync_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 24.307    

Slack (MET) :             24.307ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 6.117ns (40.653%)  route 8.930ns (59.347%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.823    14.091    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    38.443    S1/clk_out1
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[7]/C
                         clock pessimism              0.578    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X8Y21          FDRE (Setup_fdre_C_R)       -0.524    38.399    S1/sync_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 24.307    

Slack (MET) :             24.307ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 6.117ns (40.653%)  route 8.930ns (59.347%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.556    -0.956    S1/clk_out1
    SLICE_X8Y20          FDRE                                         r  S1/sync_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  S1/sync_count_reg[2]/Q
                         net (fo=16, routed)          1.688     1.251    S1/sync_count[2]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.375 r  S1/sync_count_rep[8]_i_129/O
                         net (fo=1, routed)           0.000     1.375    S1/sync_count_rep[8]_i_129_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.773 r  S1/sync_count_reg_rep[8]_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.773    S1/sync_count_reg_rep[8]_i_117_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.086 r  S1/sync_count_reg_rep[8]_i_155/O[3]
                         net (fo=1, routed)           1.024     3.110    S1/sync_count_reg_rep[8]_i_155_n_4
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306     3.416 r  S1/sync_count_rep[8]_i_140/O
                         net (fo=1, routed)           0.000     3.416    S1/sync_count_rep[8]_i_140_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.792 r  S1/sync_count_reg_rep[8]_i_120/CO[3]
                         net (fo=1, routed)           0.000     3.792    S1/sync_count_reg_rep[8]_i_120_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.909 r  S1/sync_count_reg_rep[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000     3.909    S1/sync_count_reg_rep[8]_i_119_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.224 r  S1/sync_count_reg_rep[8]_i_118/O[3]
                         net (fo=2, routed)           0.584     4.808    S1/sync_count_reg_rep[8]_i_118_n_4
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.333     5.141 r  S1/sync_count_rep[8]_i_110/O
                         net (fo=2, routed)           1.281     6.422    S1/sync_count_rep[8]_i_110_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.326     6.748 r  S1/sync_count_rep[8]_i_114/O
                         net (fo=1, routed)           0.000     6.748    S1/sync_count_rep[8]_i_114_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.388 r  S1/sync_count_reg_rep[8]_i_61/O[3]
                         net (fo=1, routed)           0.453     7.841    S1/sync_count_reg[16]_0[1]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     8.680 r  S1/sync_count_reg_rep[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.680    S1/sync_count_reg_rep[8]_i_26_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.003 r  S1/sync_count_reg_rep[8]_i_25/O[1]
                         net (fo=1, routed)           0.833     9.836    S1/count1[29]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.306    10.142 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.142    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.712 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.243    11.955    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.313    12.268 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.823    14.091    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    38.443    S1/clk_out1
    SLICE_X8Y21          FDRE                                         r  S1/sync_count_reg[8]/C
                         clock pessimism              0.578    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X8Y21          FDRE (Setup_fdre_C_R)       -0.524    38.399    S1/sync_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 24.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.486%)  route 0.216ns (60.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X9Y34          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.216    -0.262    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.816    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.379    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.869%)  route 0.219ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y34          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.219    -0.237    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -0.813    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.376    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.748%)  route 0.220ns (57.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y35          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.220    -0.236    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -0.813    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.376    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y34          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.217    -0.238    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.816    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.379    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.641%)  route 0.278ns (66.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X9Y34          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.278    -0.200    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -0.813    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.376    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.276%)  route 0.264ns (61.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y35          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.264    -0.191    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -0.813    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.376    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.409%)  route 0.263ns (61.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y34          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.263    -0.192    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.816    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.379    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.013%)  route 0.267ns (61.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y35          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.267    -0.188    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.876    -0.813    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.376    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.276%)  route 0.264ns (61.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y35          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.264    -0.191    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.816    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.379    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.151%)  route 0.266ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y35          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.266    -0.189    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.816    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.379    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y14     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y14     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20      S1/increase_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y20      S1/sync_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y22      S1/sync_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y22      S1/sync_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y22      S1/sync_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y23      S1/sync_count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      S1/sync_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      S1/sync_count_reg[18]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y36      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      S1/increase_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y20      S1/increase_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



