{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522847687638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522847687641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 15:14:47 2018 " "Processing started: Wed Apr  4 15:14:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522847687641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522847687641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Carte_dtmf -c Carte_dtmf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Carte_dtmf -c Carte_dtmf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522847687641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522847687884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/SevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/SevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-Comb " "Found design unit 1: SevenSeg-Comb" {  } { { "../src/PS2_Kbd/SevenSeg.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/SevenSeg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "../src/PS2_Kbd/SevenSeg.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/SevenSeg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2simpl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2simpl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2SIMPL-SCHEMATIC " "Found design unit 1: PS2SIMPL-SCHEMATIC" {  } { { "../src/PS2_Kbd/PS2simpl.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2simpl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688270 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2SIMPL " "Found entity 1: PS2SIMPL" {  } { { "../src/PS2_Kbd/PS2simpl.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2simpl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2_Ctrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2_Ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2_Ctrl-Plain_Wrong " "Found design unit 1: PS2_Ctrl-Plain_Wrong" {  } { { "../src/PS2_Kbd/PS2_Ctrl.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2_Ctrl.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PS2_Ctrl-ALSE_RTL " "Found design unit 2: PS2_Ctrl-ALSE_RTL" {  } { { "../src/PS2_Kbd/PS2_Ctrl.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2_Ctrl.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688274 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2_Ctrl " "Found entity 1: PS2_Ctrl" {  } { { "../src/PS2_Kbd/PS2_Ctrl.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/PS2_Kbd/PS2_Ctrl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PmodKYPD-Behavioral " "Found design unit 1: PmodKYPD-Behavioral" {  } { { "../GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688278 ""} { "Info" "ISGN_ENTITY_NAME" "1 PmodKYPD " "Found entity 1: PmodKYPD" {  } { { "../GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/PmodKYPD.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/GROUPE2_KOKKONIS_FAYE_SABRI_HARGE/Decoder.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAET-MAET_A " "Found design unit 1: MAET-MAET_A" {  } { { "../src/machine_a_etats.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688287 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAET " "Found entity 1: MAET" {  } { { "../src/machine_a_etats.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_sin.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_sin.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tick_sin-behav " "Found design unit 1: tick_sin-behav" {  } { { "../src/tick_sin.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_sin.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688293 ""} { "Info" "ISGN_ENTITY_NAME" "1 tick_sin " "Found entity 1: tick_sin" {  } { { "../src/tick_sin.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_sin.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/counter_pointer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/counter_pointer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pointer-behav " "Found design unit 1: counter_pointer-behav" {  } { { "../src/counter_pointer.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/counter_pointer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688297 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pointer " "Found entity 1: counter_pointer" {  } { { "../src/counter_pointer.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/counter_pointer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/decodeur_frequences.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/decodeur_frequences.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_frequences-behav " "Found design unit 1: decodeur_frequences-behav" {  } { { "../src/decodeur_frequences.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/decodeur_frequences.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_frequences " "Found entity 1: decodeur_frequences" {  } { { "../src/decodeur_frequences.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/decodeur_frequences.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/sin_tab.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/sin_tab.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_tab-behav " "Found design unit 1: sin_tab-behav" {  } { { "../src/sin_tab.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/sin_tab.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688305 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_tab " "Found entity 1: sin_tab" {  } { { "../src/sin_tab.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/sin_tab.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_7-full_adder_7_a " "Found design unit 1: full_adder_7-full_adder_7_a" {  } { { "../src/full_a_4.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688310 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_7 " "Found entity 1: full_adder_7" {  } { { "../src/full_a_4.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/Full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/Full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-dataflow " "Found design unit 1: FULLADDER-dataflow" {  } { { "../src/Full_add.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/Full_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688314 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "../src/Full_add.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/Full_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/pwm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/pwm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arc " "Found design unit 1: pwm-arc" {  } { { "../src/pwm.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/pwm.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688318 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../src/pwm.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/pwm.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_mae.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_mae.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tick_mae-behav " "Found design unit 1: tick_mae-behav" {  } { { "../src/tick_mae.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_mae.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688322 ""} { "Info" "ISGN_ENTITY_NAME" "1 tick_mae " "Found entity 1: tick_mae" {  } { { "../src/tick_mae.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/tick_mae.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTMF-dataflow " "Found design unit 1: DTMF-dataflow" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688325 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTMF " "Found entity 1: DTMF" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/mae2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/mae2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAET2-MAET_A " "Found design unit 1: MAET2-MAET_A" {  } { { "../src/mae2.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/mae2.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688330 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAET2 " "Found entity 1: MAET2" {  } { { "../src/mae2.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/mae2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522847688330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522847688330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DTMF " "Elaborating entity \"DTMF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522847688401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp DTMF.vhdl(28) " "Verilog HDL or VHDL warning at DTMF.vhdl(28): object \"disp\" assigned a value but never read" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522847688404 "|DTMF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_mae tick_mae:C1 " "Elaborating entity \"tick_mae\" for hierarchy \"tick_mae:C1\"" {  } { { "../src/DTMF.vhdl" "C1" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAET MAET:C2 " "Elaborating entity \"MAET\" for hierarchy \"MAET:C2\"" {  } { { "../src/DTMF.vhdl" "C2" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeur_frequences decodeur_frequences:C3 " "Elaborating entity \"decodeur_frequences\" for hierarchy \"decodeur_frequences:C3\"" {  } { { "../src/DTMF.vhdl" "C3" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_sin tick_sin:C4 " "Elaborating entity \"tick_sin\" for hierarchy \"tick_sin:C4\"" {  } { { "../src/DTMF.vhdl" "C4" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pointer counter_pointer:C6 " "Elaborating entity \"counter_pointer\" for hierarchy \"counter_pointer:C6\"" {  } { { "../src/DTMF.vhdl" "C6" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_7 full_adder_7:C8 " "Elaborating entity \"full_adder_7\" for hierarchy \"full_adder_7:C8\"" {  } { { "../src/DTMF.vhdl" "C8" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688448 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Ctab\[0\] full_a_4.vhd(14) " "Using initial value X (don't care) for net \"Ctab\[0\]\" at full_a_4.vhd(14)" {  } { { "../src/full_a_4.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522847688448 "|DTMF|full_adder_7:C8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER full_adder_7:C8\|FULLADDER:\\leloop:0:L0 " "Elaborating entity \"FULLADDER\" for hierarchy \"full_adder_7:C8\|FULLADDER:\\leloop:0:L0\"" {  } { { "../src/full_a_4.vhd" "\\leloop:0:L0" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/full_a_4.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:C9 " "Elaborating entity \"pwm\" for hierarchy \"pwm:C9\"" {  } { { "../src/DTMF.vhdl" "C9" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:C10 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:C10\"" {  } { { "../src/DTMF.vhdl" "C10" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522847688455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[0\] GND " "Pin \"Display\[0\]\" is stuck at GND" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[1\] GND " "Pin \"Display\[1\]\" is stuck at GND" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[2\] GND " "Pin \"Display\[2\]\" is stuck at GND" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[3\] GND " "Pin \"Display\[3\]\" is stuck at GND" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[4\] VCC " "Pin \"Display\[4\]\" is stuck at VCC" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[5\] VCC " "Pin \"Display\[5\]\" is stuck at VCC" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[6\] VCC " "Pin \"Display\[6\]\" is stuck at VCC" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[7\] GND " "Pin \"Display\[7\]\" is stuck at GND" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522847689061 "|DTMF|Display[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522847689061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522847689387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522847689387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_Clk " "No output dependent on input pin \"PS2_Clk\"" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522847689495 "|DTMF|PS2_Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_Data " "No output dependent on input pin \"PS2_Data\"" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522847689495 "|DTMF|PS2_Data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522847689495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522847689495 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522847689495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522847689495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522847689495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522847689522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 15:14:49 2018 " "Processing ended: Wed Apr  4 15:14:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522847689522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522847689522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522847689522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522847689522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522847691146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522847691148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 15:14:50 2018 " "Processing started: Wed Apr  4 15:14:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522847691148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522847691148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522847691148 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522847691173 ""}
{ "Info" "0" "" "Project  = Carte_dtmf" {  } {  } 0 0 "Project  = Carte_dtmf" 0 0 "Fitter" 0 0 1522847691174 ""}
{ "Info" "0" "" "Revision = Carte_dtmf" {  } {  } 0 0 "Revision = Carte_dtmf" 0 0 "Fitter" 0 0 1522847691174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522847691263 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Carte_dtmf EP1C6T144C6 " "Selected device EP1C6T144C6 for design \"Carte_dtmf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522847691317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522847691508 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C6 " "Device EP1C3T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522847691584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522847691584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Pin ~nCSO~ is reserved at location 12" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522847691589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Pin ~ASDO~ is reserved at location 25" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522847691589 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522847691589 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 13 " "No exact pin location assignment(s) for 1 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display\[7\] " "Pin Display\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { Display[7] } } } { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 10 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Display[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522847691600 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522847691600 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Carte_dtmf.sdc " "Synopsys Design Constraints File file not found: 'Carte_dtmf.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522847691630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522847691631 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522847691637 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522847691644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522847691645 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1522847691745 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1522847691745 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk Global clock in PIN 16 " "Automatically promoted signal \"Clk\" to use Global clock in PIN 16" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 6 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1522847691755 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reset Global clock " "Automatically promoted signal \"Reset\" to use Global clock" {  } { { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 7 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1522847691755 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "Reset " "Pin \"Reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { Reset } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Reset" } } } } { "../src/DTMF.vhdl" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/DTMF.vhdl" 7 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1522847691755 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MAET:C2\|RESET Global clock " "Automatically promoted some destinations of signal \"MAET:C2\|RESET\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MAET:C2\|RESET " "Destination \"MAET:C2\|RESET\" may be non-global or may not use global clock" {  } { { "../src/machine_a_etats.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1522847691755 ""}  } { { "../src/machine_a_etats.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/src/machine_a_etats.vhd" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1522847691755 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1522847691756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1522847691758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522847691766 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522847691766 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1522847691775 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522847691776 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1522847691790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522847691790 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522847691793 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522847691793 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522847691793 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 18 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522847691793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522847691793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522847691793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 3 23 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522847691793 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522847691793 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522847691793 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522847691804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522847691951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522847692126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522847692133 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522847692692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522847692692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522847692727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X11_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y10" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y10"} 0 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522847692976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522847692976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522847693245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522847693246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522847693246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522847693260 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1522847693262 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522847693263 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522847693500 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1522847693554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522847693557 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522847693573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522847693782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 15:14:53 2018 " "Processing ended: Wed Apr  4 15:14:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522847693782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522847693782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522847693782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522847693782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522847695336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522847695339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 15:14:55 2018 " "Processing started: Wed Apr  4 15:14:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522847695339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522847695339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522847695340 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522847695754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522847695959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 15:14:55 2018 " "Processing ended: Wed Apr  4 15:14:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522847695959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522847695959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522847695959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522847695959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522847696046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522847697290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 15:14:57 2018 " "Processing started: Wed Apr  4 15:14:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522847697292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522847697292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Carte_dtmf -c Carte_dtmf " "Command: quartus_sta Carte_dtmf -c Carte_dtmf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522847697293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522847697320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522847697449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Carte_dtmf.sdc " "Synopsys Design Constraints File file not found: 'Carte_dtmf.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522847697550 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522847697551 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697552 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697552 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697552 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522847697556 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522847697579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.484 " "Worst-case setup slack is -3.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.484      -119.091 Reset  " "   -3.484      -119.091 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326      -256.833 Clk  " "   -3.326      -256.833 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522847697584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.702 " "Worst-case hold slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702       -18.507 Reset  " "   -1.702       -18.507 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812         0.000 Clk  " "    0.812         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522847697591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.787 " "Worst-case recovery slack is -6.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.787      -624.650 Clk  " "   -6.787      -624.650 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.564         0.000 Reset  " "    3.564         0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522847697596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.105 " "Worst-case removal slack is -3.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.105       -15.525 Reset  " "   -3.105       -15.525 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.805         0.000 Clk  " "    3.805         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522847697602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.155 " "Worst-case minimum pulse width slack is -1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155      -164.103 Clk  " "   -1.155      -164.103 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155       -64.279 Reset  " "   -1.155       -64.279 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522847697606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522847697606 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522847697710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522847697735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522847697735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522847697817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 15:14:57 2018 " "Processing ended: Wed Apr  4 15:14:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522847697817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522847697817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522847697817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522847697817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522847699716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522847699719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 15:14:59 2018 " "Processing started: Wed Apr  4 15:14:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522847699719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522847699719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Carte_dtmf -c Carte_dtmf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522847699720 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Carte_dtmf.vho Carte_dtmf_vhd.sdo /nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/simulation/modelsim/ simulation " "Generated files \"Carte_dtmf.vho\" and \"Carte_dtmf_vhd.sdo\" in directory \"/nfs/home/sasl/eleves/ei-se/3520311/ip-dtmf/quartus_carte_dtmf/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1522847700038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522847700091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 15:15:00 2018 " "Processing ended: Wed Apr  4 15:15:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522847700091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522847700091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522847700091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522847700091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522847700174 ""}
