

================================================================
== Vivado HLS Report for 'read_req_table'
================================================================
* Date:           Mon Mar  1 13:04:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      14|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|       4|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|       4|      41|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |req_table_max_fwd_re_U  |read_req_table_req_table_max_fwd_re  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |req_table_oldest_out_U  |read_req_table_req_table_max_fwd_re  |        1|  0|   0|    0|   500|   24|     1|        12000|
    +------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                     |        2|  0|   0|    0|  1000|   48|     2|        24000|
    +------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op17_read_state2     |    and   |      0|  0|   2|           1|           1|
    |tmp_34_nbreadreq_fu_66_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_52_p3            |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  14|           7|           6|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |rx_readReqTable_upd_1_blk_n    |   9|          2|    1|          2|
    |tx_readReqTable_upd_s_0_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |tmp_reg_162              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |      read_req_table     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |      read_req_table     | return value |
|tx_readReqTable_upd_s_0_dout     |  in |   40|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|tx_readReqTable_upd_s_0_empty_n  |  in |    1|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|tx_readReqTable_upd_s_0_read     | out |    1|   ap_fifo  | tx_readReqTable_upd_s_0 |    pointer   |
|rx_readReqTable_upd_1_dout       |  in |   41|   ap_fifo  |  rx_readReqTable_upd_1  |    pointer   |
|rx_readReqTable_upd_1_empty_n    |  in |    1|   ap_fifo  |  rx_readReqTable_upd_1  |    pointer   |
|rx_readReqTable_upd_1_read       | out |    1|   ap_fifo  |  rx_readReqTable_upd_1  |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

