entity completo_sumador is
		port(
				x : in std_logic;
				y : in std_logic;
				z : in std_logic;
				s : out std_logic;
				c : out std_logic
				);
end entity completo_sumador;

architecture completo_sumador_logica of medio_sumador is
	begin 
		s <= x XOR y;
		c <= x AND y;
end completo_sumador_logica;

