Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TitleDrawer.v" in library work
Compiling verilog file "Receiver.v" in library work
Module <TitleDrawer> compiled
Compiling verilog file "RAM.v" in library work
Module <Receiver> compiled
Compiling verilog file "messenger.v" in library work
Module <RAM> compiled
Compiling verilog file "BaudClockGenerator.v" in library work
Module <Messenger> compiled
Compiling verilog file "PONG.v" in library work
Module <bounderClock> compiled
Module <pong> compiled
No errors in compilation
Analysis of file <"pong.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pong> in library <work>.

Analyzing hierarchy for module <bounderClock> in library <work> with parameters.
	BAUD_RATE = "00000000000000001110000100000000"
	CLOCKS_WAIT = "00000000000000000000000011011001"
	CLOCK_RATE = "00000001011111010111100001000000"

Analyzing hierarchy for module <Receiver> in library <work>.

Analyzing hierarchy for module <Messenger> in library <work>.

Analyzing hierarchy for module <RAM> in library <work> with parameters.
	RAM_ADDR_BITS = "00000000000000000000000000001100"
	RAM_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <TitleDrawer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pong>.
Module <pong> is correct for synthesis.
 
Analyzing module <bounderClock> in library <work>.
	BAUD_RATE = 32'sb00000000000000001110000100000000
	CLOCKS_WAIT = 32'sb00000000000000000000000011011001
	CLOCK_RATE = 32'sb00000001011111010111100001000000
Module <bounderClock> is correct for synthesis.
 
Analyzing module <Receiver> in library <work>.
Module <Receiver> is correct for synthesis.
 
Analyzing module <Messenger> in library <work>.
Module <Messenger> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
	RAM_ADDR_BITS = 32'sb00000000000000000000000000001100
	RAM_WIDTH = 32'sb00000000000000000000000000010000
INFO:Xst:2546 - "RAM.v" line 43: reading initialization file "Data/RAM".
Module <RAM> is correct for synthesis.
 
WARNING:Xst:38 - Value "{AUTO | BLOCK |  BLOCK_POWER1 | BLOCK_POWER2}" of property "RAM_STYLE" not applicable.
Analyzing module <TitleDrawer> in library <work>.
Module <TitleDrawer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addaddress> in unit <TitleDrawer> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <bounderClock>.
    Related source file is "BaudClockGenerator.v".
    Found 1-bit register for signal <bounderClock>.
    Found 16-bit comparator greatequal for signal <bounderClock$cmp_ge0000> created at line 39.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <bounderClock> synthesized.


Synthesizing Unit <Receiver>.
    Related source file is "Receiver.v".
    Using one-hot encoding for signal <pstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 77 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit up counter for signal <counter>.
    Found 8-bit register for signal <data>.
    Found 4-bit comparator greatequal for signal <nstate$cmp_ge0000> created at line 100.
    Found 5-bit register for signal <pstate>.
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Receiver> synthesized.


Synthesizing Unit <Messenger>.
    Related source file is "messenger.v".
    Using one-hot encoding for signal <pState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pState> of Case statement line 109 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <bitOut>.
    Found 4-bit up counter for signal <i>.
    Found 4-bit comparator lessequal for signal <nState$cmp_le0000> created at line 128.
    Found 1-bit register for signal <outStat>.
    Found 8-bit register for signal <storage>.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Messenger> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "RAM.v".
WARNING:Xst:647 - Input <RAM_ADDR<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x16-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <ramDataOut>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <RAM> synthesized.


Synthesizing Unit <TitleDrawer>.
    Related source file is "TitleDrawer.v".
    Using one-hot encoding for signal <pstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 76 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 16-bit up counter for signal <address>.
    Found 1-bit register for signal <sendready>.
    Found 8-bit register for signal <dataout>.
    Found 10-bit register for signal <pstate>.
    Found 8-bit register for signal <senddata>.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
Unit <TitleDrawer> synthesized.


Synthesizing Unit <pong>.
    Related source file is "PONG.v".
WARNING:Xst:1306 - Output <OUT_BUZZER> is never assigned.
WARNING:Xst:1306 - Output <OUT_LED> is never assigned.
WARNING:Xst:646 - Signal <txReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <titlefinish> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ramWrite> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ramEnable> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ramDataW> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <pong> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit single-port RAM                           : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 12
 1-bit register                                        : 4
 10-bit register                                       : 1
 16-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 3
 16-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <senddata_7> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_6> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_5> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_4> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_3> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_2> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_1> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <senddata_0> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_15> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_14> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_13> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_12> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_11> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_10> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_9> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_8> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_0> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_1> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_2> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_3> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_4> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_5> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_6> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_7> (without init value) has a constant value of 0 in block <mes>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_0> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_1> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_2> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_3> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_4> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_5> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_6> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ramDataOut_7> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_0> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_1> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_2> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_3> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_4> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_5> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_6> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_7> (without init value) has a constant value of 0 in block <title>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pstate_9> of sequential type is unconnected in block <title>.
WARNING:Xst:1290 - Hierarchical block <ram> is unconnected in block <pong>.
   It will be removed from the design.

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ramDataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     enA            | connected to signal <CS>            | high     |
    |     weA            | connected to signal <RW>            | high     |
    |     addrA          | connected to signal <RAM_ADDR>      |          |
    |     diA            | connected to signal <RAM_DATA_IN>   |          |
    |     doA            | connected to signal <ramDataOut>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit single-port block RAM                     : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 3
 16-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Messenger : the following signal(s) form a combinatorial loop: pState<3>, beginSend, loadSt, bitOut_not0001, pState<5>, clrI.
WARNING:Xst:2170 - Unit Messenger : the following signal(s) form a combinatorial loop: clrI.

Optimizing unit <pong> ...

Optimizing unit <Receiver> ...

Optimizing unit <Messenger> ...

Optimizing unit <TitleDrawer> ...
WARNING:Xst:2677 - Node <rec/data_7> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_6> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_5> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_4> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_3> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_2> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_1> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/data_0> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_7> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_6> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_5> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_4> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_3> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_2> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_1> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <rec/temp_0> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <mes/outStat> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <title/pstate_9> of sequential type is unconnected in block <pong>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 169
#      GND                         : 5
#      INV                         : 7
#      LUT1                        : 31
#      LUT2                        : 13
#      LUT3                        : 21
#      LUT4                        : 15
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 37
#      MUXF5                       : 4
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 81
#      FD                          : 14
#      FDR                         : 32
#      FDRE                        : 34
#      FDSE                        : 1
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                       55  out of   1920     2%  
 Number of Slice Flip Flops:             81  out of   3840     2%  
 Number of 4 input LUTs:                 89  out of   3840     2%  
 Number of IOs:                           6
 Number of bonded IOBs:                   4  out of     97     4%  
 Number of BRAMs:                         4  out of     12    33%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 63    |
BC/bounderClock1                   | BUFG                   | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.406ns (Maximum Frequency: 118.963MHz)
   Minimum input arrival time before clock: 9.163ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.618ns (frequency: 131.268MHz)
  Total number of paths / destination ports: 670 / 139
-------------------------------------------------------------------------
Delay:               7.618ns (Levels of Logic = 9)
  Source:            BC/counter_0 (FF)
  Destination:       BC/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: BC/counter_0 to BC/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  BC/counter_0 (BC/counter_0)
     LUT1:I0->O            1   0.551   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<0>_rt (BC/Mcompar_bounderClock_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<0> (BC/Mcompar_bounderClock_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<1> (BC/Mcompar_bounderClock_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<2> (BC/Mcompar_bounderClock_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<3> (BC/Mcompar_bounderClock_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<4> (BC/Mcompar_bounderClock_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  BC/Mcompar_bounderClock_cmp_ge0000_cy<5> (BC/Mcompar_bounderClock_cmp_ge0000_cy<5>)
     MUXCY:CI->O           2   0.281   1.216  BC/Mcompar_bounderClock_cmp_ge0000_cy<6> (BC/bounderClock_cmp_ge0000)
     LUT2:I0->O           16   0.551   1.237  BC/counter_or00001 (BC/counter_or0000)
     FDR:R                     1.026          BC/counter_0
    ----------------------------------------
    Total                      7.618ns (3.949ns logic, 3.669ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BC/bounderClock1'
  Clock period: 8.406ns (frequency: 118.963MHz)
  Total number of paths / destination ports: 122 / 47
-------------------------------------------------------------------------
Delay:               8.406ns (Levels of Logic = 4)
  Source:            mes/i_3 (FF)
  Destination:       mes/i_3 (FF)
  Source Clock:      BC/bounderClock1 rising
  Destination Clock: BC/bounderClock1 rising

  Data Path: mes/i_3 to mes/i_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.720   1.198  mes/i_3 (mes/i_3)
     LUT4:I1->O            9   0.551   1.150  mes/pState<2>1 (mes/loadSt)
     LUT4_D:I3->O          4   0.551   1.112  mes/pState<3>1 (mes/pState<3>)
     LUT3:I1->O            1   0.551   0.000  mes/clrOutStat1 (mes/clrOutStat1)
     MUXF5:I1->O          14   0.360   1.187  mes/clrOutStat_f5 (mes/clrOutStat)
     FDSE:S                    1.026          mes/bitOut
    ----------------------------------------
    Total                      8.406ns (3.759ns logic, 4.647ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 59 / 59
-------------------------------------------------------------------------
Offset:              5.789ns (Levels of Logic = 2)
  Source:            IN_PB_RESET (PAD)
  Destination:       BC/bounderClock (FF)
  Destination Clock: CLK rising

  Data Path: IN_PB_RESET to BC/bounderClock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.515  IN_PB_RESET_IBUF (IN_PB_RESET_IBUF)
     INV:I->O             36   0.551   1.876  RESET1_INV_0 (RESET)
     FDRE:R                    1.026          BC/bounderClock
    ----------------------------------------
    Total                      5.789ns (2.398ns logic, 3.391ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BC/bounderClock1'
  Total number of paths / destination ports: 87 / 32
-------------------------------------------------------------------------
Offset:              9.163ns (Levels of Logic = 5)
  Source:            IN_PB_RESET (PAD)
  Destination:       mes/i_3 (FF)
  Destination Clock: BC/bounderClock1 rising

  Data Path: IN_PB_RESET to mes/i_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  IN_PB_RESET_IBUF (IN_PB_RESET_IBUF)
     LUT4:I0->O            9   0.551   1.150  mes/pState<2>1 (mes/loadSt)
     LUT4_D:I3->O          4   0.551   1.112  mes/pState<3>1 (mes/pState<3>)
     LUT3:I1->O            1   0.551   0.000  mes/clrOutStat1 (mes/clrOutStat1)
     MUXF5:I1->O          14   0.360   1.187  mes/clrOutStat_f5 (mes/clrOutStat)
     FDSE:S                    1.026          mes/bitOut
    ----------------------------------------
    Total                      9.163ns (3.860ns logic, 5.303ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BC/bounderClock1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            mes/bitOut (FF)
  Destination:       OUT_SERIAL_TX (PAD)
  Source Clock:      BC/bounderClock1 rising

  Data Path: mes/bitOut to OUT_SERIAL_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.720   0.801  mes/bitOut (mes/bitOut)
     OBUF:I->O                 5.644          OUT_SERIAL_TX_OBUF (OUT_SERIAL_TX)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 275364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :    6 (   0 filtered)

