Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 8e13773747074c3f8030acb3fd22a9a6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_comp_behav xil_defaultlib.test_comp xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.new_xnor
Compiling module xil_defaultlib.new_and
Compiling module xil_defaultlib.first_column_part
Compiling module xil_defaultlib.new_and4
Compiling module xil_defaultlib.new_and3
Compiling module xil_defaultlib.new_or
Compiling module xil_defaultlib.new_or4
Compiling module xil_defaultlib.new_nor
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.test_comp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_comp_behav
