{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 19:37:25 2008 " "Info: Processing started: Wed Jun 18 19:37:25 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ApricancelloVHDL -c ApricancelloVHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ApricancelloVHDL -c ApricancelloVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ApricancelloVHDL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ApricancelloVHDL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ApricancelloVHDL " "Info: Found entity 1: ApricancelloVHDL" {  } { { "ApricancelloVHDL.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StatiCancello.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file StatiCancello.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stati_Cancello-rtl " "Info: Found design unit 1: Stati_Cancello-rtl" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Stati_Cancello " "Info: Found entity 1: Stati_Cancello" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Timer " "Info: Found design unit 1: Timer-Timer" {  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info: Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ApricancelloVHDL " "Info: Elaborating entity \"ApricancelloVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stati_Cancello Stati_Cancello:inst " "Info: Elaborating entity \"Stati_Cancello\" for hierarchy \"Stati_Cancello:inst\"" {  } { { "ApricancelloVHDL.bdf" "inst" { Schematic "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.bdf" { { 136 480 608 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst1 " "Info: Elaborating entity \"Timer\" for hierarchy \"Timer:inst1\"" {  } { { "ApricancelloVHDL.bdf" "inst1" { Schematic "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.bdf" { { 416 472 616 512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\] Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 278 9 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:oflow_node Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 186 5 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/look_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/look_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 look_add " "Info: Found entity 1: look_add" {  } { { "look_add.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/look_add.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|look_add:look_ahead_unit Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 281 4 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/61/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altshift.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs Timer:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"Timer:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Timer:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "Timer.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/Timer.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente 5 " "Info: State machine \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente\" contains 5 states" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente " "Info: Selected Auto state machine encoding method for state machine \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente " "Info: Encoding result for state machine \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Stati_Cancello:inst\|StatoCorrente.state_bit_2 " "Info: Encoded state bit \"Stati_Cancello:inst\|StatoCorrente.state_bit_2\"" {  } {  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Stati_Cancello:inst\|StatoCorrente.state_bit_1 " "Info: Encoded state bit \"Stati_Cancello:inst\|StatoCorrente.state_bit_1\"" {  } {  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Stati_Cancello:inst\|StatoCorrente.state_bit_0 " "Info: Encoded state bit \"Stati_Cancello:inst\|StatoCorrente.state_bit_0\"" {  } {  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.chiuso 000 " "Info: State \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.chiuso\" uses code string \"000\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.apertura 001 " "Info: State \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.apertura\" uses code string \"001\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.aperto 100 " "Info: State \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.aperto\" uses code string \"100\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.chiusura 011 " "Info: State \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.chiusura\" uses code string \"011\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.pausa 010 " "Info: State \"\|ApricancelloVHDL\|Stati_Cancello:inst\|StatoCorrente.pausa\" uses code string \"010\"" {  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "StatiCancello.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/StatiCancello.vhd" 20 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "8 " "Info: Ignored 8 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "8 " "Info: Ignored 8 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "value\[1\] VCC " "Warning: Pin \"value\[1\]\" stuck at VCC" {  } { { "ApricancelloVHDL.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.bdf" { { 344 768 944 360 "value\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "value\[0\] VCC " "Warning: Pin \"value\[0\]\" stuck at VCC" {  } { { "ApricancelloVHDL.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.bdf" { { 344 768 944 360 "value\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_MCELLS" "26 " "Info: Implemented 26 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0} { "Info" "ISCL_SCL_TM_SEXPS" "1 " "Info: Implemented 1 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Allocated 133 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 19:37:28 2008 " "Info: Processing ended: Wed Jun 18 19:37:28 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
