# Right Shift

|         |                                                                                  |
| ------- | -------------------------------------------------------------------------------- |
| Module  | Right Shift                                                                      |
| Project | [OmniCores-BuildingBlocks](https://github.com/Louis-DR/OmniCores-BuildingBlocks) |
| Author  | Louis Duret-Robert - [louisduret@gmail.com](mailto:louisduret@gmail.com)         |
| Website | [louis-dr.github.io](https://louis-dr.github.io)                                 |
| License | MIT License - [mit-license.org](https://mit-license.org)                         |

## Overview

![shift_right](shift_right.symbol.svg)

Shits an input vector `data_in` to the right by a static number of bits specified by the `SHIFT` parameter and pad the left side with the value `PAD_VALUE`.

## Parameters

| Name        | Type    | Allowed Values | Default | Description                                                                                                                                                               |
| ----------- | ------- | -------------- | ------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| `WIDTH`     | integer | `>0`           | `8`     | Bit width of the data vector.                                                                                                                                             |
| `SHIFT`     | integer | `≥0`           | `1`     | Number of bit positions to rotate to the right.<br/Shifting by zero doesn't reorder the data.<br/>Shifting by `WIDTH` or more sets all bits of `data_out` to `PAD_VALUE`. |
| `PAD_VALUE` | bit     | `1'b0`, `1'b1` | `1'b0`  | Value by which to pad on the left side.                                                                                                                                   |

## Ports

| Name       | Direction | Width   | Clock        | Reset | Reset value | Description                       |
| ---------- | --------- | ------- | ------------ | ----- | ----------- | --------------------------------- |
| `data_in`  | input     | `WIDTH` | asynchronous |       |             | Input data vector to be shifted.  |
| `data_out` | output    | `WIDTH` | asynchronous |       |             | Right-shifted output data vector. |

## Operation

The module performs a right shift of the `data_in` vector by `SHIFT` bit positions. This is implemented within a Verilog function by first creating a `2*WIDTH`-bit temporary vector, `data_extended`, by concatenating `data_in` with the padding value. The final `data_out` is then obtained by selecting `WIDTH` bits from `data_extended`.

## Paths

| From      | To         | Type          | Comment                                                            |
| --------- | ---------- | ------------- | ------------------------------------------------------------------ |
| `data_in` | `data_out` | combinational | No logic, only reordering and replacing the bits within the vector |

## Complexity

The operation is only a static reordering and replacing of the bits within the vector. Therefore, this module is zero-cost.

## Verification

The `shift_right` module is verified using a SystemVerilog testbench. A top-level testbench, `shift_right.tb.sv`, instantiates the testcase module, `shift_right.tc.sv`, once for each parameter set configured.

The large number of parameter sets (`WIDTH`, `SHIFT`, and `PAD_VALUE`) ensure a broad coverage of the functionality of the module. Due to limitations of some simulators like IcarusVerilog not supporting parameter arrays, the testbench is instead templatized using Jinja2 and rendered with J2GPP. The template contains the configuration of the parameter ranges to be tested. The template is generated by the Makefile calling J2GPP before simulation, but it is also committed in the repository.

The following table lists the checks performed by the testbench.

| Number | Check      | Description                                                                                   |
| ------ | ---------- | --------------------------------------------------------------------------------------------- |
| 1a     | Exhaustive | If `WIDTH≤10`, all possible values of `data_in` are checked.                                  |
| 1b     | Random     | For larger `WIDTH` values, a total of 1024 random `data_in` values are generated and checked. |

The following table lists the parameter values verified by the testbench.

| `WIDTH` | `SHIFT`                                        | `PAD_VALUE` |           | Check      |
| ------- | ---------------------------------------------- | ----------- | --------- | ---------- |
| 1       | 0 - 2                                          | 0, 1        |           | exhaustive |
| 2       | 0 - 4                                          | 0, 1        |           | exhaustive |
| 3       | 0 - 6                                          | 0, 1        |           | exhaustive |
| 4       | 0 - 8                                          | 0, 1        |           | exhaustive |
| 5       | 0 - 10                                         | 0, 1        |           | exhaustive |
| 6       | 0 - 12                                         | 0, 1        |           | exhaustive |
| 7       | 0 - 14                                         | 0, 1        |           | exhaustive |
| 8       | 0 - 16                                         | 0, 1        | (default) | exhaustive |
| 9       | 0 - 18                                         | 0, 1        |           | exhaustive |
| 10      | 0 - 20                                         | 0, 1        |           | exhaustive |
| 11      | 0 - 22                                         | 0, 1        |           | random     |
| 12      | 0 - 24                                         | 0, 1        |           | random     |
| 16      | 0 - 8, 8, 15, 16, 17, 24, 31, 32               | 0, 1        |           | random     |
| 24      | 0 - 8, 12, 23, 24, 25, 36, 47, 48              | 0, 1        |           | random     |
| 32      | 0 - 8, 16, 31, 32, 33, 48, 63, 64              | 0, 1        |           | random     |
| 48      | 0 - 8, 24, 47, 48, 49, 72, 95, 96              | 0, 1        |           | random     |
| 64      | 0 - 8, 32, 63, 64, 65, 96, 127, 128            | 0, 1        |           | random     |
| 128     | 0 - 8, 64, 127, 128, 129, 192, 255, 256        | 0, 1        |           | random     |
| 256     | 0 - 8, 128, 255, 256, 257, 384, 511, 512       | 0, 1        |           | random     |
| 512     | 0 - 8, 256, 511, 512, 513, 768, 1023, 1024     | 0, 1        |           | random     |
| 1024    | 0 - 8, 512, 1023, 1024, 1025, 1536, 2047, 2048 | 0, 1        |           | random     |

## Constraints

There are no synthesis and implementation constraints for this block.

## Deliverables

| Type               | File                                               | Description                                         |
| ------------------ | -------------------------------------------------- | --------------------------------------------------- |
| Design             | [`shift_right.v`](shift_right.v)                   | Verilog design file.                                |
| Testbench template | [`shift_right.tb.sv.j2`](shift_right.tb.sv.j2)     | Template of the top-level SystemVerilog testbench.  |
| Testbench          | [`shift_right.tb.sv`](shift_right.tb.sv)           | Generated gop-level SystemVerilog testbench.        |
| Testcase           | [`shift_right.tc.sv`](shift_right.tc.sv)           | SystemVerilog testcase.                             |
| Waveform script    | [`shift_right.tb.gtkw`](shift_right.tb.gtkw)       | Script to load waveforms in GTKWave (assumed).      |
| Symbol descriptor  | [`shift_right.symbol.sss`](shift_right.symbol.sss) | Symbol descriptor for SiliconSuite-SymbolGenerator. |
| Symbol image       | [`shift_right.symbol.svg`](shift_right.symbol.svg) | Generated vector image of the symbol.               |
| Datasheet          | [`shift_right.md`](shift_right.md)                 | Markdown documentation datasheet.                   |

## Dependencies

This module has no external module dependencies.

## Related modules

| Module                                                                    | Path                                                               | Comment                                    |
| ------------------------------------------------------------------------- | ------------------------------------------------------------------ | ------------------------------------------ |
| [`barrel_shifter_right`](../barrel_shifter_right/barrel_shifter_right.md) | `omnicores-buildingblocks/sources/operations/barrel_shifter_right` | Barrel shifter for dynamic right rotation. |
| [`barrel_shifter_left`](../barrel_shifter_left/barrel_shifter_left.md)    | `omnicores-buildingblocks/sources/operations/barrel_shifter_left`  | Barrel shifter for dynamic left rotation.  |
| [`barrel_shifter_right`](../barrel_shifter_right/barrel_shifter_right.md) | `omnicores-buildingblocks/sources/operations/barrel_shifter_right` | Barrel shifter for dynamic right shift.    |
| [`barrel_shifter_left`](../barrel_shifter_left/barrel_shifter_left.md)    | `omnicores-buildingblocks/sources/operations/barrel_shifter_left`  | Barrel shifter for dynamic left shift.     |
