###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77725   # Number of WRITE/WRITEP commands
num_reads_done                 =       873967   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       691038   # Number of read row buffer hits
num_read_cmds                  =       873968   # Number of READ/READP commands
num_writes_done                =        77729   # Number of read requests issued
num_write_row_hits             =        46470   # Number of write row buffer hits
num_act_cmds                   =       215082   # Number of ACT commands
num_pre_cmds                   =       215050   # Number of PRE commands
num_ondemand_pres              =       191846   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9422188   # Cyles of rank active rank.0
rank_active_cycles.1           =      9138970   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       577812   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       861030   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       889164   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16083   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9296   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4138   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2246   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2798   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3723   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1343   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          896   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1349   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20661   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           19   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =          102   # Write cmd latency (cycles)
write_latency[80-99]           =          166   # Write cmd latency (cycles)
write_latency[100-119]         =          290   # Write cmd latency (cycles)
write_latency[120-139]         =          407   # Write cmd latency (cycles)
write_latency[140-159]         =          599   # Write cmd latency (cycles)
write_latency[160-179]         =          908   # Write cmd latency (cycles)
write_latency[180-199]         =         1328   # Write cmd latency (cycles)
write_latency[200-]            =        73869   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       311790   # Read request latency (cycles)
read_latency[40-59]            =       103665   # Read request latency (cycles)
read_latency[60-79]            =       109687   # Read request latency (cycles)
read_latency[80-99]            =        55110   # Read request latency (cycles)
read_latency[100-119]          =        43051   # Read request latency (cycles)
read_latency[120-139]          =        36964   # Read request latency (cycles)
read_latency[140-159]          =        26806   # Read request latency (cycles)
read_latency[160-179]          =        21631   # Read request latency (cycles)
read_latency[180-199]          =        18151   # Read request latency (cycles)
read_latency[200-]             =       147112   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.88003e+08   # Write energy
read_energy                    =  3.52384e+09   # Read energy
act_energy                     =  5.88464e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.7735e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.13294e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87945e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70272e+09   # Active standby energy rank.1
average_read_latency           =      132.459   # Average read request latency (cycles)
average_interarrival           =      10.5073   # Average request interarrival latency (cycles)
total_energy                   =  1.74778e+10   # Total energy (pJ)
average_power                  =      1747.78   # Average power (mW)
average_bandwidth              =      8.12114   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85764   # Number of WRITE/WRITEP commands
num_reads_done                 =       976039   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       767298   # Number of read row buffer hits
num_read_cmds                  =       976036   # Number of READ/READP commands
num_writes_done                =        85764   # Number of read requests issued
num_write_row_hits             =        49992   # Number of write row buffer hits
num_act_cmds                   =       245721   # Number of ACT commands
num_pre_cmds                   =       245693   # Number of PRE commands
num_ondemand_pres              =       221011   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9317083   # Cyles of rank active rank.0
rank_active_cycles.1           =      9257397   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       682917   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       742603   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1001515   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14495   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9378   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3748   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2234   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2769   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3682   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1196   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          891   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1412   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20483   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           75   # Write cmd latency (cycles)
write_latency[80-99]           =          150   # Write cmd latency (cycles)
write_latency[100-119]         =          217   # Write cmd latency (cycles)
write_latency[120-139]         =          419   # Write cmd latency (cycles)
write_latency[140-159]         =          626   # Write cmd latency (cycles)
write_latency[160-179]         =          923   # Write cmd latency (cycles)
write_latency[180-199]         =         1318   # Write cmd latency (cycles)
write_latency[200-]            =        82006   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       310943   # Read request latency (cycles)
read_latency[40-59]            =       114674   # Read request latency (cycles)
read_latency[60-79]            =       121819   # Read request latency (cycles)
read_latency[80-99]            =        65518   # Read request latency (cycles)
read_latency[100-119]          =        50878   # Read request latency (cycles)
read_latency[120-139]          =        43939   # Read request latency (cycles)
read_latency[140-159]          =        32953   # Read request latency (cycles)
read_latency[160-179]          =        26770   # Read request latency (cycles)
read_latency[180-199]          =        22163   # Read request latency (cycles)
read_latency[200-]             =       186379   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.28134e+08   # Write energy
read_energy                    =  3.93538e+09   # Read energy
act_energy                     =  6.72293e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.278e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.56449e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81386e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77662e+09   # Active standby energy rank.1
average_read_latency           =      146.229   # Average read request latency (cycles)
average_interarrival           =      9.41771   # Average request interarrival latency (cycles)
total_energy                   =  1.80152e+10   # Total energy (pJ)
average_power                  =      1801.52   # Average power (mW)
average_bandwidth              =      9.06072   # Average bandwidth
