 
set ::env(PROJECT_NAME) cryptopan_core
set ::env(DESIGN_TOP) cryptopan_unit
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/cryptopan_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/cryptopan_core/rtl/cryptopan_unit.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


