// Seed: 3144016566
module module_0 (
    input  wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  wire id_3,
    output tri  id_4
);
  wire id_6, id_7;
  logic id_8 = -1;
  assign id_8 = 1;
  `define pp_9 0
  logic id_10, id_11;
  parameter id_12 = -1;
  assign id_1 = 1'b0;
  assign id_4 = -1 - id_12;
  assign module_1.id_6 = 0;
  assign id_10 = id_11 == id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    output supply0 id_0,
    input supply0 _id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply1 id_7
);
  wire [-1 : id_1] id_9;
  assign id_3 = -1 ? 1 : id_2 ? -1 : id_9 - id_6#(.id_5(1)) (id_1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_7,
      id_2,
      id_7
  );
  logic id_10;
  assign id_0 = -1;
endmodule
