{"vcs1":{"timestamp_begin":1726901659.336837194, "rt":1.51, "ut":0.29, "st":0.23}}
{"vcselab":{"timestamp_begin":1726901660.932782118, "rt":1.03, "ut":0.28, "st":0.16}}
{"link":{"timestamp_begin":1726901662.031252929, "rt":0.36, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726901658.742114555}
{"VCS_COMP_START_TIME": 1726901658.742114555}
{"VCS_COMP_END_TIME": 1726901663.950275095}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329776}}
{"stitch_vcselab": {"peak_mem": 215160}}
