# ğŸ”€ 4Ã—1 Multiplexer (4Ã—1 MUX) using Verilog

---

## ğŸ“Œ Overview
A **Multiplexer (MUX)** is a **combinational digital circuit** that selects **one input from multiple inputs** and forwards it to a **single output** based on select lines.  
This project demonstrates the **design and verification of a 4Ã—1 multiplexer using Verilog HDL** ğŸ§ ğŸ’».

---

## ğŸ“˜ Theory

### â“ What is a Multiplexer?
A multiplexer allows multiple signals to share one output line.  
The input to be routed is selected using **select lines**.

### ğŸ§© 4Ã—1 Multiplexer Components
A **4Ã—1 MUX** consists of:
- ğŸ”¢ **4 Data Inputs**: `I0, I1, I2, I3`
- ğŸšï¸ **2 Select Lines**: `S1, S0`
- ğŸ“¤ **1 Output**: `Y`

---

### ğŸ§® Number of Select Lines
The number of select lines required for a multiplexer is:

> **Select Lines = logâ‚‚(N)**

Where **N** is the number of inputs.

For a **4Ã—1 MUX**:

> ğŸ”¹ **logâ‚‚(4) = 2**

âœ”ï¸ Hence, **2 select lines** are required.

---

### ğŸ“Š Truth Table

| ğŸ”¹ S1 | ğŸ”¹ S0 | ğŸ“¤ Output Y |
|-----|-----|------------|
| 0 | 0 | I0 |
| 0 | 1 | I1 |
| 1 | 0 | I2 |
| 1 | 1 | I3 |

---

### ğŸ§  Boolean Expression
The output of a 4Ã—1 multiplexer is given by:

> ğŸŸ¦ **Y = I0Â·S1'Â·S0' + I1Â·S1'Â·S0 + I2Â·S1Â·S0' + I3Â·S1Â·S0**

This equation ensures that **only one input** is selected at a time based on the values of select lines `S1` and `S0`.

---

### âš™ï¸ Working Principle
- ğŸ¯ Select lines `S1` and `S0` determine the active input  
- ğŸ” Only **one input** is transferred to the output at a time  
- ğŸ§© The multiplexer is a **purely combinational circuit** (no memory elements)

---

## ğŸ’» Verilog Implementation
- Implemented using **behavioral modeling**
- Uses a `case` statement for input selection
- ğŸ§ª Includes a **testbench** for verification
- âœ”ï¸ Fully **synthesizable Verilog code**

---

## ğŸ§ª Simulation
- All select line combinations are tested
- ğŸ“ˆ Output `Y` changes correctly
- ğŸ› ï¸ Functional verification done using a Verilog simulator

---

## ğŸš€ Applications
- ğŸ”€ Data routing in digital circuits  
- â— ALU input selection  
- ğŸ§  CPU datapath design  
- ğŸ“¡ Communication systems  
- ğŸ§© FPGA and VLSI projects  

---

## â­ Features
- ğŸ“ Beginner-friendly design  
- ğŸ§  Easy-to-understand logic  
- âš™ï¸ Synthesizable Verilog code  
- ğŸ“š Ideal for academic learning and interviews  

---

## âœ… Conclusion
This project provides a **clear understanding of a 4Ã—1 Multiplexer**, covering both **theoretical concepts** and **practical Verilog implementation**.  
It serves as a **fundamental building block** for advanced **digital and VLSI system designs** ğŸš€.

---

## ğŸ‘¤ Author
**Akash K**  
ğŸ“ Electronics & Communication Engineering  
ğŸ’¡ Interests: **VLSI | Digital Design | Verilog HDL**
