#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 29 19:44:36 2024
# Process ID: 21972
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15808 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1151.066 ; gain = 523.875
update_compile_order -fileset sources_1
add_files -norecurse {C:/github/amba_bus/axi_master.v C:/github/amba_bus/axi_slave.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/github/amba_bus/tb_AXI.v
update_compile_order -fileset sim_1
set_property top tb_AXI_Memory [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [VRFC 10-2458] undeclared symbol ARESET, assumed default net type wire [C:/github/amba_bus/tb_AXI.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'AWREADY' [C:/github/amba_bus/tb_AXI.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'AWVALID' [C:/github/amba_bus/tb_AXI.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WREADY' [C:/github/amba_bus/tb_AXI.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WVALID' [C:/github/amba_bus/tb_AXI.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'WSTRB' [C:/github/amba_bus/tb_AXI.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BVALID' [C:/github/amba_bus/tb_AXI.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ready' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'AWVALID' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'AWREADY' [C:/github/amba_bus/tb_AXI.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WVALID' [C:/github/amba_bus/tb_AXI.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'WSTRB' [C:/github/amba_bus/tb_AXI.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WREADY' [C:/github/amba_bus/tb_AXI.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BVALID' [C:/github/amba_bus/tb_AXI.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'AWVALID' is not permitted [C:/github/amba_bus/tb_AXI.v:37]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'AWADDR' is not permitted [C:/github/amba_bus/tb_AXI.v:38]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WVALID' is not permitted [C:/github/amba_bus/tb_AXI.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WDATA' is not permitted [C:/github/amba_bus/tb_AXI.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WSTRB' is not permitted [C:/github/amba_bus/tb_AXI.v:42]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'BREADY' is not permitted [C:/github/amba_bus/tb_AXI.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ready' is not permitted [C:/github/amba_bus/tb_AXI.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'AWREADY' is not permitted [C:/github/amba_bus/tb_AXI.v:57]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WREADY' is not permitted [C:/github/amba_bus/tb_AXI.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'BRESP' is not permitted [C:/github/amba_bus/tb_AXI.v:63]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'BVALID' is not permitted [C:/github/amba_bus/tb_AXI.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.086 ; gain = 20.957
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [VRFC 10-2458] undeclared symbol ARESET, assumed default net type wire [C:/github/amba_bus/tb_AXI.v:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/xsim.dir/tb_AXI_Memory_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 29 20:07:46 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_AXI_Memory_behav -key {Behavioral:sim_1:Functional:tb_AXI_Memory} -tclbatch {tb_AXI_Memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_AXI_Memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_AXI_Memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.113 ; gain = 46.523
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.113 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ARESET' [C:/github/amba_bus/tb_AXI.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ACLK' [C:/github/amba_bus/tb_AXI.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ARESET' [C:/github/amba_bus/tb_AXI.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1419.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
run 10 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 275 ns : File "C:/github/amba_bus/tb_AXI.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'valid' [C:/github/amba_bus/tb_AXI.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_strb' [C:/github/amba_bus/tb_AXI.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BREADY' [C:/github/amba_bus/tb_AXI.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.504 ; gain = 0.000
