//
// Generated by Bluespec Compiler (build 8d454e4)
//
// On Fri Oct  9 13:12:35 IST 2020
//
//
// Ports:
// Name                         I/O  size props
// chk_interrupt                  O     7
// chk_interrupt_prv              I     2
// chk_interrupt_mstatus          I    64
// chk_interrupt_mip              I    19
// chk_interrupt_mie              I    19
// chk_interrupt_mideleg          I    12
//
// Combinational paths from inputs to outputs:
//   (chk_interrupt_prv,
//    chk_interrupt_mstatus,
//    chk_interrupt_mip,
//    chk_interrupt_mie,
//    chk_interrupt_mideleg) -> chk_interrupt
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_chk_interrupt(chk_interrupt_prv,
			    chk_interrupt_mstatus,
			    chk_interrupt_mip,
			    chk_interrupt_mie,
			    chk_interrupt_mideleg,
			    chk_interrupt);
  // value method chk_interrupt
  input  [1 : 0] chk_interrupt_prv;
  input  [63 : 0] chk_interrupt_mstatus;
  input  [18 : 0] chk_interrupt_mip;
  input  [18 : 0] chk_interrupt_mie;
  input  [11 : 0] chk_interrupt_mideleg;
  output [6 : 0] chk_interrupt;

  // signals for module outputs
  wire [6 : 0] chk_interrupt;

  // remaining internal signals
  wire [18 : 0] pending_interrupts__h38,
		s_interrupts__h37,
		x__h189,
		x__h191,
		x__h87,
		x__h99,
		y__h100,
		y__h102,
		y__h190,
		y__h192;
  wire [5 : 0] x__h26;
  wire x__h107, x__h197;

  // value method chk_interrupt
  assign chk_interrupt = { x__h26, pending_interrupts__h38 != 19'd0 } ;

  // remaining internal signals
  assign pending_interrupts__h38 = x__h87 | s_interrupts__h37 ;
  assign s_interrupts__h37 = x__h189 & y__h190 ;
  assign x__h107 = chk_interrupt_prv != 2'd3 || chk_interrupt_mstatus[3] ;
  assign x__h189 = x__h191 & y__h192 ;
  assign x__h191 = chk_interrupt_mie & chk_interrupt_mip ;
  assign x__h197 =
	     chk_interrupt_prv != 2'd3 && chk_interrupt_prv != 2'd1 ||
	     chk_interrupt_mstatus[1] && chk_interrupt_prv == 2'd1 ;
  assign x__h26 =
	     { 1'b1,
	       pending_interrupts__h38[11] ?
		 5'd11 :
		 (pending_interrupts__h38[3] ?
		    5'd3 :
		    (pending_interrupts__h38[7] ?
		       5'd7 :
		       (pending_interrupts__h38[16] ?
			  5'd16 :
			  (pending_interrupts__h38[9] ?
			     5'd9 :
			     (pending_interrupts__h38[1] ?
				5'd1 :
				(pending_interrupts__h38[5] ?
				   5'd5 :
				   (pending_interrupts__h38[8] ?
				      5'd8 :
				      (pending_interrupts__h38[0] ?
					 5'd0 :
					 (pending_interrupts__h38[4] ?
					    5'd4 :
					    5'd31))))))))) } ;
  assign x__h87 = x__h99 & y__h100 ;
  assign x__h99 = x__h191 & y__h102 ;
  assign y__h100 = { 7'd127, ~chk_interrupt_mideleg } ;
  assign y__h102 = {19{x__h107}} ;
  assign y__h190 = {19{x__h197}} ;
  assign y__h192 = { 7'd0, chk_interrupt_mideleg } ;
endmodule  // module_chk_interrupt

