5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd dly_assign1.2.vcd -o dly_assign1.2.cdd -v dly_assign1.2.v
3 0 $root $root NA 0 0
3 0 main main dly_assign1.2.v 1 26
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 6 10002 2 2c 2100a 1 2 32 0 aa aa aa aa aa aa aa aa
2 4 7 50008 1 0 20004 0 0 1 1 0
2 5 7 10001 0 1 400 0 0 a
2 6 7 10008 1 37 6 4 5
2 7 8 120012 1 1 18 0 0 c
2 8 8 f000f 2 1 c 0 0 b
2 9 8 7000d 0 2a 20000 0 0 1 0 2
2 10 8 7000f 2 28 20008 8 9 1 0 2
2 11 8 50012 2 54 20020 7 10 1 0 2
2 12 8 10001 0 1 400 0 0 a
2 13 8 10012 3 53 2 11 12
2 14 12 50008 1 0 20008 0 0 1 1 1
2 15 12 10001 0 1 400 0 0 b
2 16 12 10008 1 37 100a 14 15
2 17 13 50008 1 0 20008 0 0 1 1 1
2 18 13 10001 0 1 400 0 0 c
2 19 13 10008 1 37 a 17 18
2 20 14 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 21 14 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 22 14 10003 3 2c 2000a 20 21 32 0 aa aa aa aa aa aa aa aa
2 23 15 50008 1 0 20004 0 0 1 1 0
2 24 15 10001 0 1 400 0 0 b
2 25 15 10008 1 37 6 23 24
2 26 16 50008 1 0 20004 0 0 1 1 0
2 27 16 10001 0 1 400 0 0 c
2 28 16 10008 1 37 6 26 27
1 a 0 3 30004 1 16 102
1 b 0 3 30007 1 16 1002
1 c 0 3 3000a 1 16 1002
4 13 0 0
4 6 13 13
4 3 6 0
4 28 0 0
4 25 28 28
4 22 25 0
4 19 22 22
4 16 19 19
