<stg><name>ClefiaF1Xor</name>


<trans_list>

<trans id="192" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:0 %rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="7">
<![CDATA[
entry:1 %rk_offset_cast1 = zext i7 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %src_addr = getelementptr i8 %src, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:5 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8">
<![CDATA[
entry:6 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %src_addr_22 = getelementptr i8 %src, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="src_addr_22"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
entry:12 %src_load_22 = load i4 %src_addr_22

]]></Node>
<StgValue><ssdm name="src_load_22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="7">
<![CDATA[
entry:2 %rk_offset_cast = zext i7 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:5 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8">
<![CDATA[
entry:6 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %add_ln121 = add i8 %rk_offset_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
entry:9 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %rk_addr_25 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_25"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
entry:12 %src_load_22 = load i4 %src_addr_22

]]></Node>
<StgValue><ssdm name="src_load_22"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
entry:13 %rk_load_10 = load i8 %rk_addr_25

]]></Node>
<StgValue><ssdm name="rk_load_10"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %src_addr_23 = getelementptr i8 %src, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="src_addr_23"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
entry:19 %src_load_23 = load i4 %src_addr_23

]]></Node>
<StgValue><ssdm name="src_load_23"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %src_addr_24 = getelementptr i8 %src, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="src_addr_24"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %src_load_24 = load i4 %src_addr_24

]]></Node>
<StgValue><ssdm name="src_load_24"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %dst_addr = getelementptr i8 %dst, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:115 %store_ln117 = store i8 %src_load, i4 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %dst_addr_22 = getelementptr i8 %dst, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="dst_addr_22"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:117 %store_ln117 = store i8 %src_load_22, i4 %dst_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
entry:13 %rk_load_10 = load i8 %rk_addr_25

]]></Node>
<StgValue><ssdm name="rk_load_10"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %xor_ln124_1 = xor i8 %rk_load_10, i8 %src_load_22

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %add_ln121_52 = add i8 %rk_offset_cast, i8 2

]]></Node>
<StgValue><ssdm name="add_ln121_52"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
entry:16 %zext_ln121_87 = zext i8 %add_ln121_52

]]></Node>
<StgValue><ssdm name="zext_ln121_87"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_87

]]></Node>
<StgValue><ssdm name="rk_addr_26"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
entry:19 %src_load_23 = load i4 %src_addr_23

]]></Node>
<StgValue><ssdm name="src_load_23"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
entry:20 %rk_load_11 = load i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_11"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %src_load_24 = load i4 %src_addr_24

]]></Node>
<StgValue><ssdm name="src_load_24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
entry:29 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
entry:31 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %dst_addr_23 = getelementptr i8 %dst, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="dst_addr_23"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:119 %store_ln117 = store i8 %src_load_23, i4 %dst_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %dst_addr_24 = getelementptr i8 %dst, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="dst_addr_24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:121 %store_ln117 = store i8 %src_load_24, i4 %dst_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
entry:20 %rk_load_11 = load i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_11"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %xor_ln124_46 = xor i8 %rk_load_11, i8 %src_load_23

]]></Node>
<StgValue><ssdm name="xor_ln124_46"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %add_ln121_53 = add i8 %rk_offset_cast, i8 3

]]></Node>
<StgValue><ssdm name="add_ln121_53"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
entry:23 %zext_ln121_88 = zext i8 %add_ln121_53

]]></Node>
<StgValue><ssdm name="zext_ln121_88"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_88

]]></Node>
<StgValue><ssdm name="rk_addr_27"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:27 %rk_load_12 = load i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_12"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
entry:31 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
entry:32 %zext_ln174 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
entry:34 %z_10 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:83 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %xor_ln132_40 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_40"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:85 %select_ln131_40 = select i1 %tmp_90, i8 %xor_ln132_40, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_40"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8">
<![CDATA[
entry:86 %trunc_ln134_40 = trunc i8 %select_ln131_40

]]></Node>
<StgValue><ssdm name="trunc_ln134_40"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:87 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:88 %x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:89 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:90 %xor_ln132_41 = xor i8 %x_assign_17, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_41"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:91 %select_ln131_41 = select i1 %tmp_92, i8 %xor_ln132_41, i8 %x_assign_17

]]></Node>
<StgValue><ssdm name="select_ln131_41"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8">
<![CDATA[
entry:92 %trunc_ln134_41 = trunc i8 %select_ln131_41

]]></Node>
<StgValue><ssdm name="trunc_ln134_41"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:93 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:94 %x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:95 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 6

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %xor_ln132_42 = xor i8 %x_assign_18, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_42"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:97 %select_ln131_42 = select i1 %tmp_94, i8 %xor_ln132_42, i8 %x_assign_18

]]></Node>
<StgValue><ssdm name="select_ln131_42"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8">
<![CDATA[
entry:98 %trunc_ln134_42 = trunc i8 %select_ln131_42

]]></Node>
<StgValue><ssdm name="trunc_ln134_42"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:99 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:27 %rk_load_12 = load i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_12"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %xor_ln124_3 = xor i8 %rk_load_12, i8 %src_load_24

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
entry:34 %z_10 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
entry:35 %zext_ln175 = zext i8 %xor_ln124_46

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %z_11 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_11"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:41 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:42 %xor_ln132 = xor i8 %z_10, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:43 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_10

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8">
<![CDATA[
entry:44 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:45 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:46 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:47 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:48 %xor_ln132_34 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_34"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:49 %select_ln131_34 = select i1 %tmp_78, i8 %xor_ln132_34, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_34"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="8">
<![CDATA[
entry:50 %trunc_ln134_34 = trunc i8 %select_ln131_34

]]></Node>
<StgValue><ssdm name="trunc_ln134_34"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:51 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:52 %x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:53 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 6

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:54 %xor_ln132_35 = xor i8 %x_assign_13, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_35"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:55 %select_ln131_35 = select i1 %tmp_80, i8 %xor_ln132_35, i8 %x_assign_13

]]></Node>
<StgValue><ssdm name="select_ln131_35"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8">
<![CDATA[
entry:56 %trunc_ln134_35 = trunc i8 %select_ln131_35

]]></Node>
<StgValue><ssdm name="trunc_ln134_35"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:57 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_17

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %z_11 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_11"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
entry:38 %zext_ln176 = zext i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
entry:40 %z_12 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_12"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:59 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:60 %xor_ln132_36 = xor i8 %z_11, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_36"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:61 %select_ln131_36 = select i1 %tmp_82, i8 %xor_ln132_36, i8 %z_11

]]></Node>
<StgValue><ssdm name="select_ln131_36"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8">
<![CDATA[
entry:62 %trunc_ln134_36 = trunc i8 %select_ln131_36

]]></Node>
<StgValue><ssdm name="trunc_ln134_36"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:63 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:64 %x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:101 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %xor_ln132_43 = xor i8 %x_assign_14, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_43"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:103 %select_ln131_43 = select i1 %tmp_96, i8 %xor_ln132_43, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="select_ln131_43"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8">
<![CDATA[
entry:104 %trunc_ln134_43 = trunc i8 %select_ln131_43

]]></Node>
<StgValue><ssdm name="trunc_ln134_43"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:105 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:106 %x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:107 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 6

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:108 %xor_ln132_44 = xor i8 %x_assign_19, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_44"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:109 %select_ln131_44 = select i1 %tmp_98, i8 %xor_ln132_44, i8 %x_assign_19

]]></Node>
<StgValue><ssdm name="select_ln131_44"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8">
<![CDATA[
entry:110 %trunc_ln134_44 = trunc i8 %select_ln131_44

]]></Node>
<StgValue><ssdm name="trunc_ln134_44"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:111 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
entry:40 %z_12 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_12"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:65 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:66 %xor_ln132_37 = xor i8 %z_12, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_37"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:67 %select_ln131_37 = select i1 %tmp_84, i8 %xor_ln132_37, i8 %z_12

]]></Node>
<StgValue><ssdm name="select_ln131_37"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8">
<![CDATA[
entry:68 %trunc_ln134_37 = trunc i8 %select_ln131_37

]]></Node>
<StgValue><ssdm name="trunc_ln134_37"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:69 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:70 %x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:71 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 6

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:72 %xor_ln132_38 = xor i8 %x_assign_15, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_38"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:73 %select_ln131_38 = select i1 %tmp_86, i8 %xor_ln132_38, i8 %x_assign_15

]]></Node>
<StgValue><ssdm name="select_ln131_38"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8">
<![CDATA[
entry:74 %trunc_ln134_38 = trunc i8 %select_ln131_38

]]></Node>
<StgValue><ssdm name="trunc_ln134_38"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:75 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:76 %x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:77 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:78 %xor_ln132_39 = xor i8 %x_assign_16, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_39"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:79 %select_ln131_39 = select i1 %tmp_88, i8 %xor_ln132_39, i8 %x_assign_16

]]></Node>
<StgValue><ssdm name="select_ln131_39"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8">
<![CDATA[
entry:80 %trunc_ln134_39 = trunc i8 %select_ln131_39

]]></Node>
<StgValue><ssdm name="trunc_ln134_39"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:81 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %src_addr_25 = getelementptr i8 %src, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="src_addr_25"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
entry:124 %src_load_25 = load i4 %src_addr_25

]]></Node>
<StgValue><ssdm name="src_load_25"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %src_addr_26 = getelementptr i8 %src, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="src_addr_26"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
entry:133 %src_load_26 = load i4 %src_addr_26

]]></Node>
<StgValue><ssdm name="src_load_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:58 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:82 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:100 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:112 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %dst_addr_25 = getelementptr i8 %dst, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="dst_addr_25"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
entry:124 %src_load_25 = load i4 %src_addr_25

]]></Node>
<StgValue><ssdm name="src_load_25"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %xor_ln124_78 = xor i8 %src_load_25, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln124_78"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln124_79 = xor i8 %xor_ln124_78, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_79"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %xor_ln124_80 = xor i8 %x_assign_15, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_80"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln124_81 = xor i8 %xor_ln124_80, i8 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln124_81"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %xor_ln124_47 = xor i8 %xor_ln124_81, i8 %xor_ln124_79

]]></Node>
<StgValue><ssdm name="xor_ln124_47"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:130 %store_ln124 = store i8 %xor_ln124_47, i4 %dst_addr_25

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %dst_addr_26 = getelementptr i8 %dst, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="dst_addr_26"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
entry:133 %src_load_26 = load i4 %src_addr_26

]]></Node>
<StgValue><ssdm name="src_load_26"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:134 %xor_ln124_82 = xor i8 %src_load_26, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_82"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:135 %xor_ln124_83 = xor i8 %xor_ln124_82, i8 %z_10

]]></Node>
<StgValue><ssdm name="xor_ln124_83"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:136 %xor_ln124_84 = xor i8 %x_assign_15, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_84"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:137 %xor_ln124_85 = xor i8 %xor_ln124_84, i8 %x_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln124_85"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:138 %xor_ln124_48 = xor i8 %xor_ln124_85, i8 %xor_ln124_83

]]></Node>
<StgValue><ssdm name="xor_ln124_48"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:139 %store_ln124 = store i8 %xor_ln124_48, i4 %dst_addr_26

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %src_addr_27 = getelementptr i8 %src, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="src_addr_27"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
entry:142 %src_load_27 = load i4 %src_addr_27

]]></Node>
<StgValue><ssdm name="src_load_27"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %src_addr_28 = getelementptr i8 %src, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="src_addr_28"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="4">
<![CDATA[
entry:150 %src_load_28 = load i4 %src_addr_28

]]></Node>
<StgValue><ssdm name="src_load_28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %dst_addr_27 = getelementptr i8 %dst, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="dst_addr_27"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
entry:142 %src_load_27 = load i4 %src_addr_27

]]></Node>
<StgValue><ssdm name="src_load_27"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %xor_ln124_86 = xor i8 %z_11, i8 %src_load_27

]]></Node>
<StgValue><ssdm name="xor_ln124_86"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:144 %xor_ln124_87 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_87"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:145 %xor_ln124_88 = xor i8 %xor_ln124_87, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_88"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %xor_ln124_49 = xor i8 %xor_ln124_88, i8 %xor_ln124_86

]]></Node>
<StgValue><ssdm name="xor_ln124_49"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:147 %store_ln124 = store i8 %xor_ln124_49, i4 %dst_addr_27

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %dst_addr_28 = getelementptr i8 %dst, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="dst_addr_28"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="4">
<![CDATA[
entry:150 %src_load_28 = load i4 %src_addr_28

]]></Node>
<StgValue><ssdm name="src_load_28"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:151 %xor_ln124_89 = xor i8 %z_12, i8 %src_load_28

]]></Node>
<StgValue><ssdm name="xor_ln124_89"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:152 %xor_ln124_90 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_90"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:153 %xor_ln124_91 = xor i8 %xor_ln124_90, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_91"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:154 %xor_ln124_50 = xor i8 %xor_ln124_91, i8 %xor_ln124_89

]]></Node>
<StgValue><ssdm name="xor_ln124_50"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:155 %store_ln124 = store i8 %xor_ln124_50, i4 %dst_addr_28

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
entry:156 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="200" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="rk" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="204" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="207" from="_ssdm_op_Read.ap_auto.i7" to="rk_offset_read" fromId="206" toId="10">
</dataflow>
<dataflow id="208" from="rk_offset" to="rk_offset_read" fromId="203" toId="10">
</dataflow>
<dataflow id="209" from="rk_offset_read" to="rk_offset_cast1" fromId="10" toId="11">
</dataflow>
<dataflow id="210" from="rk" to="rk_addr" fromId="202" toId="12">
</dataflow>
<dataflow id="212" from="StgValue_211" to="rk_addr" fromId="211" toId="12">
</dataflow>
<dataflow id="213" from="rk_offset_cast1" to="rk_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="214" from="src" to="src_addr" fromId="201" toId="13">
</dataflow>
<dataflow id="215" from="StgValue_211" to="src_addr" fromId="211" toId="13">
</dataflow>
<dataflow id="217" from="StgValue_216" to="src_addr" fromId="216" toId="13">
</dataflow>
<dataflow id="218" from="src_addr" to="src_load" fromId="13" toId="14">
</dataflow>
<dataflow id="219" from="rk_addr" to="rk_load" fromId="12" toId="15">
</dataflow>
<dataflow id="220" from="src" to="src_addr_22" fromId="201" toId="16">
</dataflow>
<dataflow id="221" from="StgValue_211" to="src_addr_22" fromId="211" toId="16">
</dataflow>
<dataflow id="223" from="StgValue_222" to="src_addr_22" fromId="222" toId="16">
</dataflow>
<dataflow id="224" from="src_addr_22" to="src_load_22" fromId="16" toId="17">
</dataflow>
<dataflow id="225" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="18">
</dataflow>
<dataflow id="226" from="src_addr" to="src_load" fromId="13" toId="19">
</dataflow>
<dataflow id="227" from="rk_addr" to="rk_load" fromId="12" toId="20">
</dataflow>
<dataflow id="228" from="rk_load" to="xor_ln124" fromId="20" toId="21">
</dataflow>
<dataflow id="229" from="src_load" to="xor_ln124" fromId="19" toId="21">
</dataflow>
<dataflow id="230" from="rk_offset_cast" to="add_ln121" fromId="18" toId="22">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln121" fromId="231" toId="22">
</dataflow>
<dataflow id="233" from="add_ln121" to="zext_ln121" fromId="22" toId="23">
</dataflow>
<dataflow id="234" from="rk" to="rk_addr_25" fromId="202" toId="24">
</dataflow>
<dataflow id="235" from="StgValue_211" to="rk_addr_25" fromId="211" toId="24">
</dataflow>
<dataflow id="236" from="zext_ln121" to="rk_addr_25" fromId="23" toId="24">
</dataflow>
<dataflow id="237" from="src_addr_22" to="src_load_22" fromId="16" toId="25">
</dataflow>
<dataflow id="238" from="rk_addr_25" to="rk_load_10" fromId="24" toId="26">
</dataflow>
<dataflow id="239" from="src" to="src_addr_23" fromId="201" toId="27">
</dataflow>
<dataflow id="240" from="StgValue_211" to="src_addr_23" fromId="211" toId="27">
</dataflow>
<dataflow id="242" from="StgValue_241" to="src_addr_23" fromId="241" toId="27">
</dataflow>
<dataflow id="243" from="src_addr_23" to="src_load_23" fromId="27" toId="28">
</dataflow>
<dataflow id="244" from="src" to="src_addr_24" fromId="201" toId="29">
</dataflow>
<dataflow id="245" from="StgValue_211" to="src_addr_24" fromId="211" toId="29">
</dataflow>
<dataflow id="247" from="StgValue_246" to="src_addr_24" fromId="246" toId="29">
</dataflow>
<dataflow id="248" from="src_addr_24" to="src_load_24" fromId="29" toId="30">
</dataflow>
<dataflow id="249" from="dst" to="dst_addr" fromId="200" toId="31">
</dataflow>
<dataflow id="250" from="StgValue_211" to="dst_addr" fromId="211" toId="31">
</dataflow>
<dataflow id="251" from="StgValue_216" to="dst_addr" fromId="216" toId="31">
</dataflow>
<dataflow id="252" from="src_load" to="store_ln117" fromId="19" toId="32">
</dataflow>
<dataflow id="253" from="dst_addr" to="store_ln117" fromId="31" toId="32">
</dataflow>
<dataflow id="254" from="dst" to="dst_addr_22" fromId="200" toId="33">
</dataflow>
<dataflow id="255" from="StgValue_211" to="dst_addr_22" fromId="211" toId="33">
</dataflow>
<dataflow id="256" from="StgValue_222" to="dst_addr_22" fromId="222" toId="33">
</dataflow>
<dataflow id="257" from="src_load_22" to="store_ln117" fromId="25" toId="34">
</dataflow>
<dataflow id="258" from="dst_addr_22" to="store_ln117" fromId="33" toId="34">
</dataflow>
<dataflow id="259" from="rk_addr_25" to="rk_load_10" fromId="24" toId="35">
</dataflow>
<dataflow id="260" from="rk_load_10" to="xor_ln124_1" fromId="35" toId="36">
</dataflow>
<dataflow id="261" from="src_load_22" to="xor_ln124_1" fromId="25" toId="36">
</dataflow>
<dataflow id="262" from="rk_offset_cast" to="add_ln121_52" fromId="18" toId="37">
</dataflow>
<dataflow id="264" from="StgValue_263" to="add_ln121_52" fromId="263" toId="37">
</dataflow>
<dataflow id="265" from="add_ln121_52" to="zext_ln121_87" fromId="37" toId="38">
</dataflow>
<dataflow id="266" from="rk" to="rk_addr_26" fromId="202" toId="39">
</dataflow>
<dataflow id="267" from="StgValue_211" to="rk_addr_26" fromId="211" toId="39">
</dataflow>
<dataflow id="268" from="zext_ln121_87" to="rk_addr_26" fromId="38" toId="39">
</dataflow>
<dataflow id="269" from="src_addr_23" to="src_load_23" fromId="27" toId="40">
</dataflow>
<dataflow id="270" from="rk_addr_26" to="rk_load_11" fromId="39" toId="41">
</dataflow>
<dataflow id="271" from="src_addr_24" to="src_load_24" fromId="29" toId="42">
</dataflow>
<dataflow id="272" from="xor_ln124" to="zext_ln173" fromId="21" toId="43">
</dataflow>
<dataflow id="273" from="clefia_s1" to="clefia_s1_addr" fromId="204" toId="44">
</dataflow>
<dataflow id="274" from="StgValue_211" to="clefia_s1_addr" fromId="211" toId="44">
</dataflow>
<dataflow id="275" from="zext_ln173" to="clefia_s1_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="276" from="clefia_s1_addr" to="z" fromId="44" toId="45">
</dataflow>
<dataflow id="277" from="dst" to="dst_addr_23" fromId="200" toId="46">
</dataflow>
<dataflow id="278" from="StgValue_211" to="dst_addr_23" fromId="211" toId="46">
</dataflow>
<dataflow id="279" from="StgValue_241" to="dst_addr_23" fromId="241" toId="46">
</dataflow>
<dataflow id="280" from="src_load_23" to="store_ln117" fromId="40" toId="47">
</dataflow>
<dataflow id="281" from="dst_addr_23" to="store_ln117" fromId="46" toId="47">
</dataflow>
<dataflow id="282" from="dst" to="dst_addr_24" fromId="200" toId="48">
</dataflow>
<dataflow id="283" from="StgValue_211" to="dst_addr_24" fromId="211" toId="48">
</dataflow>
<dataflow id="284" from="StgValue_246" to="dst_addr_24" fromId="246" toId="48">
</dataflow>
<dataflow id="285" from="src_load_24" to="store_ln117" fromId="42" toId="49">
</dataflow>
<dataflow id="286" from="dst_addr_24" to="store_ln117" fromId="48" toId="49">
</dataflow>
<dataflow id="287" from="rk_addr_26" to="rk_load_11" fromId="39" toId="50">
</dataflow>
<dataflow id="288" from="rk_load_11" to="xor_ln124_46" fromId="50" toId="51">
</dataflow>
<dataflow id="289" from="src_load_23" to="xor_ln124_46" fromId="40" toId="51">
</dataflow>
<dataflow id="290" from="rk_offset_cast" to="add_ln121_53" fromId="18" toId="52">
</dataflow>
<dataflow id="292" from="StgValue_291" to="add_ln121_53" fromId="291" toId="52">
</dataflow>
<dataflow id="293" from="add_ln121_53" to="zext_ln121_88" fromId="52" toId="53">
</dataflow>
<dataflow id="294" from="rk" to="rk_addr_27" fromId="202" toId="54">
</dataflow>
<dataflow id="295" from="StgValue_211" to="rk_addr_27" fromId="211" toId="54">
</dataflow>
<dataflow id="296" from="zext_ln121_88" to="rk_addr_27" fromId="53" toId="54">
</dataflow>
<dataflow id="297" from="rk_addr_27" to="rk_load_12" fromId="54" toId="55">
</dataflow>
<dataflow id="298" from="clefia_s1_addr" to="z" fromId="44" toId="56">
</dataflow>
<dataflow id="299" from="xor_ln124_1" to="zext_ln174" fromId="36" toId="57">
</dataflow>
<dataflow id="300" from="clefia_s0" to="clefia_s0_addr" fromId="205" toId="58">
</dataflow>
<dataflow id="301" from="StgValue_211" to="clefia_s0_addr" fromId="211" toId="58">
</dataflow>
<dataflow id="302" from="zext_ln174" to="clefia_s0_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="303" from="clefia_s0_addr" to="z_10" fromId="58" toId="59">
</dataflow>
<dataflow id="305" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_90" fromId="304" toId="60">
</dataflow>
<dataflow id="306" from="z" to="tmp_90" fromId="56" toId="60">
</dataflow>
<dataflow id="308" from="StgValue_307" to="tmp_90" fromId="307" toId="60">
</dataflow>
<dataflow id="309" from="z" to="xor_ln132_40" fromId="56" toId="61">
</dataflow>
<dataflow id="311" from="StgValue_310" to="xor_ln132_40" fromId="310" toId="61">
</dataflow>
<dataflow id="312" from="tmp_90" to="select_ln131_40" fromId="60" toId="62">
</dataflow>
<dataflow id="313" from="xor_ln132_40" to="select_ln131_40" fromId="61" toId="62">
</dataflow>
<dataflow id="314" from="z" to="select_ln131_40" fromId="56" toId="62">
</dataflow>
<dataflow id="315" from="select_ln131_40" to="trunc_ln134_40" fromId="62" toId="63">
</dataflow>
<dataflow id="316" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_91" fromId="304" toId="64">
</dataflow>
<dataflow id="317" from="select_ln131_40" to="tmp_91" fromId="62" toId="64">
</dataflow>
<dataflow id="318" from="StgValue_307" to="tmp_91" fromId="307" toId="64">
</dataflow>
<dataflow id="320" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_17" fromId="319" toId="65">
</dataflow>
<dataflow id="321" from="trunc_ln134_40" to="x_assign_17" fromId="63" toId="65">
</dataflow>
<dataflow id="322" from="tmp_91" to="x_assign_17" fromId="64" toId="65">
</dataflow>
<dataflow id="323" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_92" fromId="304" toId="66">
</dataflow>
<dataflow id="324" from="select_ln131_40" to="tmp_92" fromId="62" toId="66">
</dataflow>
<dataflow id="326" from="StgValue_325" to="tmp_92" fromId="325" toId="66">
</dataflow>
<dataflow id="327" from="x_assign_17" to="xor_ln132_41" fromId="65" toId="67">
</dataflow>
<dataflow id="328" from="StgValue_310" to="xor_ln132_41" fromId="310" toId="67">
</dataflow>
<dataflow id="329" from="tmp_92" to="select_ln131_41" fromId="66" toId="68">
</dataflow>
<dataflow id="330" from="xor_ln132_41" to="select_ln131_41" fromId="67" toId="68">
</dataflow>
<dataflow id="331" from="x_assign_17" to="select_ln131_41" fromId="65" toId="68">
</dataflow>
<dataflow id="332" from="select_ln131_41" to="trunc_ln134_41" fromId="68" toId="69">
</dataflow>
<dataflow id="333" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_93" fromId="304" toId="70">
</dataflow>
<dataflow id="334" from="select_ln131_41" to="tmp_93" fromId="68" toId="70">
</dataflow>
<dataflow id="335" from="StgValue_307" to="tmp_93" fromId="307" toId="70">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_18" fromId="319" toId="71">
</dataflow>
<dataflow id="337" from="trunc_ln134_41" to="x_assign_18" fromId="69" toId="71">
</dataflow>
<dataflow id="338" from="tmp_93" to="x_assign_18" fromId="70" toId="71">
</dataflow>
<dataflow id="339" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_94" fromId="304" toId="72">
</dataflow>
<dataflow id="340" from="select_ln131_41" to="tmp_94" fromId="68" toId="72">
</dataflow>
<dataflow id="341" from="StgValue_325" to="tmp_94" fromId="325" toId="72">
</dataflow>
<dataflow id="342" from="x_assign_18" to="xor_ln132_42" fromId="71" toId="73">
</dataflow>
<dataflow id="343" from="StgValue_310" to="xor_ln132_42" fromId="310" toId="73">
</dataflow>
<dataflow id="344" from="tmp_94" to="select_ln131_42" fromId="72" toId="74">
</dataflow>
<dataflow id="345" from="xor_ln132_42" to="select_ln131_42" fromId="73" toId="74">
</dataflow>
<dataflow id="346" from="x_assign_18" to="select_ln131_42" fromId="71" toId="74">
</dataflow>
<dataflow id="347" from="select_ln131_42" to="trunc_ln134_42" fromId="74" toId="75">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_95" fromId="304" toId="76">
</dataflow>
<dataflow id="349" from="select_ln131_42" to="tmp_95" fromId="74" toId="76">
</dataflow>
<dataflow id="350" from="StgValue_307" to="tmp_95" fromId="307" toId="76">
</dataflow>
<dataflow id="351" from="rk_addr_27" to="rk_load_12" fromId="54" toId="77">
</dataflow>
<dataflow id="352" from="rk_load_12" to="xor_ln124_3" fromId="77" toId="78">
</dataflow>
<dataflow id="353" from="src_load_24" to="xor_ln124_3" fromId="42" toId="78">
</dataflow>
<dataflow id="354" from="clefia_s0_addr" to="z_10" fromId="58" toId="79">
</dataflow>
<dataflow id="355" from="xor_ln124_46" to="zext_ln175" fromId="51" toId="80">
</dataflow>
<dataflow id="356" from="clefia_s1" to="clefia_s1_addr_1" fromId="204" toId="81">
</dataflow>
<dataflow id="357" from="StgValue_211" to="clefia_s1_addr_1" fromId="211" toId="81">
</dataflow>
<dataflow id="358" from="zext_ln175" to="clefia_s1_addr_1" fromId="80" toId="81">
</dataflow>
<dataflow id="359" from="clefia_s1_addr_1" to="z_11" fromId="81" toId="82">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="304" toId="83">
</dataflow>
<dataflow id="361" from="z_10" to="tmp" fromId="79" toId="83">
</dataflow>
<dataflow id="362" from="StgValue_307" to="tmp" fromId="307" toId="83">
</dataflow>
<dataflow id="363" from="z_10" to="xor_ln132" fromId="79" toId="84">
</dataflow>
<dataflow id="364" from="StgValue_310" to="xor_ln132" fromId="310" toId="84">
</dataflow>
<dataflow id="365" from="tmp" to="select_ln131" fromId="83" toId="85">
</dataflow>
<dataflow id="366" from="xor_ln132" to="select_ln131" fromId="84" toId="85">
</dataflow>
<dataflow id="367" from="z_10" to="select_ln131" fromId="79" toId="85">
</dataflow>
<dataflow id="368" from="select_ln131" to="trunc_ln134" fromId="85" toId="86">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_77" fromId="304" toId="87">
</dataflow>
<dataflow id="370" from="select_ln131" to="tmp_77" fromId="85" toId="87">
</dataflow>
<dataflow id="371" from="StgValue_307" to="tmp_77" fromId="307" toId="87">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="319" toId="88">
</dataflow>
<dataflow id="373" from="trunc_ln134" to="x_assign_s" fromId="86" toId="88">
</dataflow>
<dataflow id="374" from="tmp_77" to="x_assign_s" fromId="87" toId="88">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_78" fromId="304" toId="89">
</dataflow>
<dataflow id="376" from="select_ln131" to="tmp_78" fromId="85" toId="89">
</dataflow>
<dataflow id="377" from="StgValue_325" to="tmp_78" fromId="325" toId="89">
</dataflow>
<dataflow id="378" from="x_assign_s" to="xor_ln132_34" fromId="88" toId="90">
</dataflow>
<dataflow id="379" from="StgValue_310" to="xor_ln132_34" fromId="310" toId="90">
</dataflow>
<dataflow id="380" from="tmp_78" to="select_ln131_34" fromId="89" toId="91">
</dataflow>
<dataflow id="381" from="xor_ln132_34" to="select_ln131_34" fromId="90" toId="91">
</dataflow>
<dataflow id="382" from="x_assign_s" to="select_ln131_34" fromId="88" toId="91">
</dataflow>
<dataflow id="383" from="select_ln131_34" to="trunc_ln134_34" fromId="91" toId="92">
</dataflow>
<dataflow id="384" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_79" fromId="304" toId="93">
</dataflow>
<dataflow id="385" from="select_ln131_34" to="tmp_79" fromId="91" toId="93">
</dataflow>
<dataflow id="386" from="StgValue_307" to="tmp_79" fromId="307" toId="93">
</dataflow>
<dataflow id="387" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_13" fromId="319" toId="94">
</dataflow>
<dataflow id="388" from="trunc_ln134_34" to="x_assign_13" fromId="92" toId="94">
</dataflow>
<dataflow id="389" from="tmp_79" to="x_assign_13" fromId="93" toId="94">
</dataflow>
<dataflow id="390" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_80" fromId="304" toId="95">
</dataflow>
<dataflow id="391" from="select_ln131_34" to="tmp_80" fromId="91" toId="95">
</dataflow>
<dataflow id="392" from="StgValue_325" to="tmp_80" fromId="325" toId="95">
</dataflow>
<dataflow id="393" from="x_assign_13" to="xor_ln132_35" fromId="94" toId="96">
</dataflow>
<dataflow id="394" from="StgValue_310" to="xor_ln132_35" fromId="310" toId="96">
</dataflow>
<dataflow id="395" from="tmp_80" to="select_ln131_35" fromId="95" toId="97">
</dataflow>
<dataflow id="396" from="xor_ln132_35" to="select_ln131_35" fromId="96" toId="97">
</dataflow>
<dataflow id="397" from="x_assign_13" to="select_ln131_35" fromId="94" toId="97">
</dataflow>
<dataflow id="398" from="select_ln131_35" to="trunc_ln134_35" fromId="97" toId="98">
</dataflow>
<dataflow id="399" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_81" fromId="304" toId="99">
</dataflow>
<dataflow id="400" from="select_ln131_35" to="tmp_81" fromId="97" toId="99">
</dataflow>
<dataflow id="401" from="StgValue_307" to="tmp_81" fromId="307" toId="99">
</dataflow>
<dataflow id="402" from="x_assign_s" to="xor_ln180" fromId="88" toId="100">
</dataflow>
<dataflow id="403" from="x_assign_17" to="xor_ln180" fromId="65" toId="100">
</dataflow>
<dataflow id="404" from="clefia_s1_addr_1" to="z_11" fromId="81" toId="101">
</dataflow>
<dataflow id="405" from="xor_ln124_3" to="zext_ln176" fromId="78" toId="102">
</dataflow>
<dataflow id="406" from="clefia_s0" to="clefia_s0_addr_1" fromId="205" toId="103">
</dataflow>
<dataflow id="407" from="StgValue_211" to="clefia_s0_addr_1" fromId="211" toId="103">
</dataflow>
<dataflow id="408" from="zext_ln176" to="clefia_s0_addr_1" fromId="102" toId="103">
</dataflow>
<dataflow id="409" from="clefia_s0_addr_1" to="z_12" fromId="103" toId="104">
</dataflow>
<dataflow id="410" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_82" fromId="304" toId="105">
</dataflow>
<dataflow id="411" from="z_11" to="tmp_82" fromId="101" toId="105">
</dataflow>
<dataflow id="412" from="StgValue_307" to="tmp_82" fromId="307" toId="105">
</dataflow>
<dataflow id="413" from="z_11" to="xor_ln132_36" fromId="101" toId="106">
</dataflow>
<dataflow id="414" from="StgValue_310" to="xor_ln132_36" fromId="310" toId="106">
</dataflow>
<dataflow id="415" from="tmp_82" to="select_ln131_36" fromId="105" toId="107">
</dataflow>
<dataflow id="416" from="xor_ln132_36" to="select_ln131_36" fromId="106" toId="107">
</dataflow>
<dataflow id="417" from="z_11" to="select_ln131_36" fromId="101" toId="107">
</dataflow>
<dataflow id="418" from="select_ln131_36" to="trunc_ln134_36" fromId="107" toId="108">
</dataflow>
<dataflow id="419" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_83" fromId="304" toId="109">
</dataflow>
<dataflow id="420" from="select_ln131_36" to="tmp_83" fromId="107" toId="109">
</dataflow>
<dataflow id="421" from="StgValue_307" to="tmp_83" fromId="307" toId="109">
</dataflow>
<dataflow id="422" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_14" fromId="319" toId="110">
</dataflow>
<dataflow id="423" from="trunc_ln134_36" to="x_assign_14" fromId="108" toId="110">
</dataflow>
<dataflow id="424" from="tmp_83" to="x_assign_14" fromId="109" toId="110">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_96" fromId="304" toId="111">
</dataflow>
<dataflow id="426" from="select_ln131_36" to="tmp_96" fromId="107" toId="111">
</dataflow>
<dataflow id="427" from="StgValue_325" to="tmp_96" fromId="325" toId="111">
</dataflow>
<dataflow id="428" from="x_assign_14" to="xor_ln132_43" fromId="110" toId="112">
</dataflow>
<dataflow id="429" from="StgValue_310" to="xor_ln132_43" fromId="310" toId="112">
</dataflow>
<dataflow id="430" from="tmp_96" to="select_ln131_43" fromId="111" toId="113">
</dataflow>
<dataflow id="431" from="xor_ln132_43" to="select_ln131_43" fromId="112" toId="113">
</dataflow>
<dataflow id="432" from="x_assign_14" to="select_ln131_43" fromId="110" toId="113">
</dataflow>
<dataflow id="433" from="select_ln131_43" to="trunc_ln134_43" fromId="113" toId="114">
</dataflow>
<dataflow id="434" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_97" fromId="304" toId="115">
</dataflow>
<dataflow id="435" from="select_ln131_43" to="tmp_97" fromId="113" toId="115">
</dataflow>
<dataflow id="436" from="StgValue_307" to="tmp_97" fromId="307" toId="115">
</dataflow>
<dataflow id="437" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_19" fromId="319" toId="116">
</dataflow>
<dataflow id="438" from="trunc_ln134_43" to="x_assign_19" fromId="114" toId="116">
</dataflow>
<dataflow id="439" from="tmp_97" to="x_assign_19" fromId="115" toId="116">
</dataflow>
<dataflow id="440" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_98" fromId="304" toId="117">
</dataflow>
<dataflow id="441" from="select_ln131_43" to="tmp_98" fromId="113" toId="117">
</dataflow>
<dataflow id="442" from="StgValue_325" to="tmp_98" fromId="325" toId="117">
</dataflow>
<dataflow id="443" from="x_assign_19" to="xor_ln132_44" fromId="116" toId="118">
</dataflow>
<dataflow id="444" from="StgValue_310" to="xor_ln132_44" fromId="310" toId="118">
</dataflow>
<dataflow id="445" from="tmp_98" to="select_ln131_44" fromId="117" toId="119">
</dataflow>
<dataflow id="446" from="xor_ln132_44" to="select_ln131_44" fromId="118" toId="119">
</dataflow>
<dataflow id="447" from="x_assign_19" to="select_ln131_44" fromId="116" toId="119">
</dataflow>
<dataflow id="448" from="select_ln131_44" to="trunc_ln134_44" fromId="119" toId="120">
</dataflow>
<dataflow id="449" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_99" fromId="304" toId="121">
</dataflow>
<dataflow id="450" from="select_ln131_44" to="tmp_99" fromId="119" toId="121">
</dataflow>
<dataflow id="451" from="StgValue_307" to="tmp_99" fromId="307" toId="121">
</dataflow>
<dataflow id="452" from="clefia_s0_addr_1" to="z_12" fromId="103" toId="122">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_84" fromId="304" toId="123">
</dataflow>
<dataflow id="454" from="z_12" to="tmp_84" fromId="122" toId="123">
</dataflow>
<dataflow id="455" from="StgValue_307" to="tmp_84" fromId="307" toId="123">
</dataflow>
<dataflow id="456" from="z_12" to="xor_ln132_37" fromId="122" toId="124">
</dataflow>
<dataflow id="457" from="StgValue_310" to="xor_ln132_37" fromId="310" toId="124">
</dataflow>
<dataflow id="458" from="tmp_84" to="select_ln131_37" fromId="123" toId="125">
</dataflow>
<dataflow id="459" from="xor_ln132_37" to="select_ln131_37" fromId="124" toId="125">
</dataflow>
<dataflow id="460" from="z_12" to="select_ln131_37" fromId="122" toId="125">
</dataflow>
<dataflow id="461" from="select_ln131_37" to="trunc_ln134_37" fromId="125" toId="126">
</dataflow>
<dataflow id="462" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_85" fromId="304" toId="127">
</dataflow>
<dataflow id="463" from="select_ln131_37" to="tmp_85" fromId="125" toId="127">
</dataflow>
<dataflow id="464" from="StgValue_307" to="tmp_85" fromId="307" toId="127">
</dataflow>
<dataflow id="465" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_15" fromId="319" toId="128">
</dataflow>
<dataflow id="466" from="trunc_ln134_37" to="x_assign_15" fromId="126" toId="128">
</dataflow>
<dataflow id="467" from="tmp_85" to="x_assign_15" fromId="127" toId="128">
</dataflow>
<dataflow id="468" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_86" fromId="304" toId="129">
</dataflow>
<dataflow id="469" from="select_ln131_37" to="tmp_86" fromId="125" toId="129">
</dataflow>
<dataflow id="470" from="StgValue_325" to="tmp_86" fromId="325" toId="129">
</dataflow>
<dataflow id="471" from="x_assign_15" to="xor_ln132_38" fromId="128" toId="130">
</dataflow>
<dataflow id="472" from="StgValue_310" to="xor_ln132_38" fromId="310" toId="130">
</dataflow>
<dataflow id="473" from="tmp_86" to="select_ln131_38" fromId="129" toId="131">
</dataflow>
<dataflow id="474" from="xor_ln132_38" to="select_ln131_38" fromId="130" toId="131">
</dataflow>
<dataflow id="475" from="x_assign_15" to="select_ln131_38" fromId="128" toId="131">
</dataflow>
<dataflow id="476" from="select_ln131_38" to="trunc_ln134_38" fromId="131" toId="132">
</dataflow>
<dataflow id="477" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_87" fromId="304" toId="133">
</dataflow>
<dataflow id="478" from="select_ln131_38" to="tmp_87" fromId="131" toId="133">
</dataflow>
<dataflow id="479" from="StgValue_307" to="tmp_87" fromId="307" toId="133">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_16" fromId="319" toId="134">
</dataflow>
<dataflow id="481" from="trunc_ln134_38" to="x_assign_16" fromId="132" toId="134">
</dataflow>
<dataflow id="482" from="tmp_87" to="x_assign_16" fromId="133" toId="134">
</dataflow>
<dataflow id="483" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_88" fromId="304" toId="135">
</dataflow>
<dataflow id="484" from="select_ln131_38" to="tmp_88" fromId="131" toId="135">
</dataflow>
<dataflow id="485" from="StgValue_325" to="tmp_88" fromId="325" toId="135">
</dataflow>
<dataflow id="486" from="x_assign_16" to="xor_ln132_39" fromId="134" toId="136">
</dataflow>
<dataflow id="487" from="StgValue_310" to="xor_ln132_39" fromId="310" toId="136">
</dataflow>
<dataflow id="488" from="tmp_88" to="select_ln131_39" fromId="135" toId="137">
</dataflow>
<dataflow id="489" from="xor_ln132_39" to="select_ln131_39" fromId="136" toId="137">
</dataflow>
<dataflow id="490" from="x_assign_16" to="select_ln131_39" fromId="134" toId="137">
</dataflow>
<dataflow id="491" from="select_ln131_39" to="trunc_ln134_39" fromId="137" toId="138">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_89" fromId="304" toId="139">
</dataflow>
<dataflow id="493" from="select_ln131_39" to="tmp_89" fromId="137" toId="139">
</dataflow>
<dataflow id="494" from="StgValue_307" to="tmp_89" fromId="307" toId="139">
</dataflow>
<dataflow id="495" from="src" to="src_addr_25" fromId="201" toId="140">
</dataflow>
<dataflow id="496" from="StgValue_211" to="src_addr_25" fromId="211" toId="140">
</dataflow>
<dataflow id="498" from="StgValue_497" to="src_addr_25" fromId="497" toId="140">
</dataflow>
<dataflow id="499" from="src_addr_25" to="src_load_25" fromId="140" toId="141">
</dataflow>
<dataflow id="500" from="src" to="src_addr_26" fromId="201" toId="142">
</dataflow>
<dataflow id="501" from="StgValue_211" to="src_addr_26" fromId="211" toId="142">
</dataflow>
<dataflow id="503" from="StgValue_502" to="src_addr_26" fromId="502" toId="142">
</dataflow>
<dataflow id="504" from="src_addr_26" to="src_load_26" fromId="142" toId="143">
</dataflow>
<dataflow id="505" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="319" toId="144">
</dataflow>
<dataflow id="506" from="trunc_ln134_35" to="or_ln" fromId="98" toId="144">
</dataflow>
<dataflow id="507" from="tmp_81" to="or_ln" fromId="99" toId="144">
</dataflow>
<dataflow id="508" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_4" fromId="319" toId="145">
</dataflow>
<dataflow id="509" from="trunc_ln134_39" to="or_ln134_4" fromId="138" toId="145">
</dataflow>
<dataflow id="510" from="tmp_89" to="or_ln134_4" fromId="139" toId="145">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_7" fromId="319" toId="146">
</dataflow>
<dataflow id="512" from="trunc_ln134_42" to="or_ln134_7" fromId="75" toId="146">
</dataflow>
<dataflow id="513" from="tmp_95" to="or_ln134_7" fromId="76" toId="146">
</dataflow>
<dataflow id="514" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_9" fromId="319" toId="147">
</dataflow>
<dataflow id="515" from="trunc_ln134_44" to="or_ln134_9" fromId="120" toId="147">
</dataflow>
<dataflow id="516" from="tmp_99" to="or_ln134_9" fromId="121" toId="147">
</dataflow>
<dataflow id="517" from="dst" to="dst_addr_25" fromId="200" toId="148">
</dataflow>
<dataflow id="518" from="StgValue_211" to="dst_addr_25" fromId="211" toId="148">
</dataflow>
<dataflow id="519" from="StgValue_497" to="dst_addr_25" fromId="497" toId="148">
</dataflow>
<dataflow id="520" from="src_addr_25" to="src_load_25" fromId="140" toId="149">
</dataflow>
<dataflow id="521" from="src_load_25" to="xor_ln124_78" fromId="149" toId="150">
</dataflow>
<dataflow id="522" from="x_assign_14" to="xor_ln124_78" fromId="110" toId="150">
</dataflow>
<dataflow id="523" from="xor_ln124_78" to="xor_ln124_79" fromId="150" toId="151">
</dataflow>
<dataflow id="524" from="z" to="xor_ln124_79" fromId="56" toId="151">
</dataflow>
<dataflow id="525" from="x_assign_15" to="xor_ln124_80" fromId="128" toId="152">
</dataflow>
<dataflow id="526" from="or_ln134_4" to="xor_ln124_80" fromId="145" toId="152">
</dataflow>
<dataflow id="527" from="xor_ln124_80" to="xor_ln124_81" fromId="152" toId="153">
</dataflow>
<dataflow id="528" from="or_ln" to="xor_ln124_81" fromId="144" toId="153">
</dataflow>
<dataflow id="529" from="xor_ln124_81" to="xor_ln124_47" fromId="153" toId="154">
</dataflow>
<dataflow id="530" from="xor_ln124_79" to="xor_ln124_47" fromId="151" toId="154">
</dataflow>
<dataflow id="531" from="xor_ln124_47" to="store_ln124" fromId="154" toId="155">
</dataflow>
<dataflow id="532" from="dst_addr_25" to="store_ln124" fromId="148" toId="155">
</dataflow>
<dataflow id="533" from="dst" to="dst_addr_26" fromId="200" toId="156">
</dataflow>
<dataflow id="534" from="StgValue_211" to="dst_addr_26" fromId="211" toId="156">
</dataflow>
<dataflow id="535" from="StgValue_502" to="dst_addr_26" fromId="502" toId="156">
</dataflow>
<dataflow id="536" from="src_addr_26" to="src_load_26" fromId="142" toId="157">
</dataflow>
<dataflow id="537" from="src_load_26" to="xor_ln124_82" fromId="157" toId="158">
</dataflow>
<dataflow id="538" from="or_ln134_7" to="xor_ln124_82" fromId="146" toId="158">
</dataflow>
<dataflow id="539" from="xor_ln124_82" to="xor_ln124_83" fromId="158" toId="159">
</dataflow>
<dataflow id="540" from="z_10" to="xor_ln124_83" fromId="79" toId="159">
</dataflow>
<dataflow id="541" from="x_assign_15" to="xor_ln124_84" fromId="128" toId="160">
</dataflow>
<dataflow id="542" from="or_ln134_9" to="xor_ln124_84" fromId="147" toId="160">
</dataflow>
<dataflow id="543" from="xor_ln124_84" to="xor_ln124_85" fromId="160" toId="161">
</dataflow>
<dataflow id="544" from="x_assign_14" to="xor_ln124_85" fromId="110" toId="161">
</dataflow>
<dataflow id="545" from="xor_ln124_85" to="xor_ln124_48" fromId="161" toId="162">
</dataflow>
<dataflow id="546" from="xor_ln124_83" to="xor_ln124_48" fromId="159" toId="162">
</dataflow>
<dataflow id="547" from="xor_ln124_48" to="store_ln124" fromId="162" toId="163">
</dataflow>
<dataflow id="548" from="dst_addr_26" to="store_ln124" fromId="156" toId="163">
</dataflow>
<dataflow id="549" from="src" to="src_addr_27" fromId="201" toId="164">
</dataflow>
<dataflow id="550" from="StgValue_211" to="src_addr_27" fromId="211" toId="164">
</dataflow>
<dataflow id="552" from="StgValue_551" to="src_addr_27" fromId="551" toId="164">
</dataflow>
<dataflow id="553" from="src_addr_27" to="src_load_27" fromId="164" toId="165">
</dataflow>
<dataflow id="554" from="src" to="src_addr_28" fromId="201" toId="166">
</dataflow>
<dataflow id="555" from="StgValue_211" to="src_addr_28" fromId="211" toId="166">
</dataflow>
<dataflow id="557" from="StgValue_556" to="src_addr_28" fromId="556" toId="166">
</dataflow>
<dataflow id="558" from="src_addr_28" to="src_load_28" fromId="166" toId="167">
</dataflow>
<dataflow id="559" from="dst" to="dst_addr_27" fromId="200" toId="168">
</dataflow>
<dataflow id="560" from="StgValue_211" to="dst_addr_27" fromId="211" toId="168">
</dataflow>
<dataflow id="561" from="StgValue_551" to="dst_addr_27" fromId="551" toId="168">
</dataflow>
<dataflow id="562" from="src_addr_27" to="src_load_27" fromId="164" toId="169">
</dataflow>
<dataflow id="563" from="z_11" to="xor_ln124_86" fromId="101" toId="170">
</dataflow>
<dataflow id="564" from="src_load_27" to="xor_ln124_86" fromId="169" toId="170">
</dataflow>
<dataflow id="565" from="or_ln" to="xor_ln124_87" fromId="144" toId="171">
</dataflow>
<dataflow id="566" from="or_ln134_4" to="xor_ln124_87" fromId="145" toId="171">
</dataflow>
<dataflow id="567" from="xor_ln124_87" to="xor_ln124_88" fromId="171" toId="172">
</dataflow>
<dataflow id="568" from="xor_ln180" to="xor_ln124_88" fromId="100" toId="172">
</dataflow>
<dataflow id="569" from="xor_ln124_88" to="xor_ln124_49" fromId="172" toId="173">
</dataflow>
<dataflow id="570" from="xor_ln124_86" to="xor_ln124_49" fromId="170" toId="173">
</dataflow>
<dataflow id="571" from="xor_ln124_49" to="store_ln124" fromId="173" toId="174">
</dataflow>
<dataflow id="572" from="dst_addr_27" to="store_ln124" fromId="168" toId="174">
</dataflow>
<dataflow id="573" from="dst" to="dst_addr_28" fromId="200" toId="175">
</dataflow>
<dataflow id="574" from="StgValue_211" to="dst_addr_28" fromId="211" toId="175">
</dataflow>
<dataflow id="575" from="StgValue_556" to="dst_addr_28" fromId="556" toId="175">
</dataflow>
<dataflow id="576" from="src_addr_28" to="src_load_28" fromId="166" toId="176">
</dataflow>
<dataflow id="577" from="z_12" to="xor_ln124_89" fromId="122" toId="177">
</dataflow>
<dataflow id="578" from="src_load_28" to="xor_ln124_89" fromId="176" toId="177">
</dataflow>
<dataflow id="579" from="or_ln134_7" to="xor_ln124_90" fromId="146" toId="178">
</dataflow>
<dataflow id="580" from="or_ln134_9" to="xor_ln124_90" fromId="147" toId="178">
</dataflow>
<dataflow id="581" from="xor_ln124_90" to="xor_ln124_91" fromId="178" toId="179">
</dataflow>
<dataflow id="582" from="xor_ln180" to="xor_ln124_91" fromId="100" toId="179">
</dataflow>
<dataflow id="583" from="xor_ln124_91" to="xor_ln124_50" fromId="179" toId="180">
</dataflow>
<dataflow id="584" from="xor_ln124_89" to="xor_ln124_50" fromId="177" toId="180">
</dataflow>
<dataflow id="585" from="xor_ln124_50" to="store_ln124" fromId="180" toId="181">
</dataflow>
<dataflow id="586" from="dst_addr_28" to="store_ln124" fromId="175" toId="181">
</dataflow>
</dataflows>


</stg>
