
BLE_FW_Update3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4e0  080000c0  080000c0  000100c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  0800a5a0  0800a5a0  0001a5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 CMOX_CTA_PROTECTED_DATA 00000500  0800aee0  0800aee0  0001aee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800b3e0  0800b3e0  00020148  2**0
                  CONTENTS
  5 .ARM          00000008  0800b3e0  0800b3e0  0001b3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800b3e8  0800b3e8  00020148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800b3e8  0800b3e8  0001b3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800b3ec  0800b3ec  0001b3ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000148  20000000  0800b3f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
 10 .bss          000006dc  20000148  0800b538  00020148  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000824  0800b538  00020824  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022f0e  00000000  00000000  00020176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000505a  00000000  00000000  00043084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b00  00000000  00000000  000480e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018f0  00000000  00000000  00049be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024ae1  00000000  00000000  0004b4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025f9a  00000000  00000000  0006ffb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ccf7c  00000000  00000000  00095f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00162ec7  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000030  00000000  00000000  00162f18  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000692c  00000000  00000000  00162f48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000148 	.word	0x20000148
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a578 	.word	0x0800a578

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000014c 	.word	0x2000014c
 8000104:	0800a578 	.word	0x0800a578

08000108 <cmox_aead_encrypt>:
 8000108:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800010a:	b08c      	sub	sp, #48	; 0x30
 800010c:	001f      	movs	r7, r3
 800010e:	4b1d      	ldr	r3, [pc, #116]	; (8000184 <cmox_aead_encrypt+0x7c>)
 8000110:	2800      	cmp	r0, #0
 8000112:	d020      	beq.n	8000156 <cmox_aead_encrypt+0x4e>
 8000114:	6840      	ldr	r0, [r0, #4]
 8000116:	283a      	cmp	r0, #58	; 0x3a
 8000118:	d001      	beq.n	800011e <cmox_aead_encrypt+0x16>
 800011a:	1e58      	subs	r0, r3, #1
 800011c:	e030      	b.n	8000180 <cmox_aead_encrypt+0x78>
 800011e:	9109      	str	r1, [sp, #36]	; 0x24
 8000120:	9208      	str	r2, [sp, #32]
 8000122:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8000124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000126:	2800      	cmp	r0, #0
 8000128:	d102      	bne.n	8000130 <cmox_aead_encrypt+0x28>
 800012a:	2a00      	cmp	r2, #0
 800012c:	d002      	beq.n	8000134 <cmox_aead_encrypt+0x2c>
 800012e:	e012      	b.n	8000156 <cmox_aead_encrypt+0x4e>
 8000130:	2e00      	cmp	r6, #0
 8000132:	d010      	beq.n	8000156 <cmox_aead_encrypt+0x4e>
 8000134:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8000136:	2a00      	cmp	r2, #0
 8000138:	d00d      	beq.n	8000156 <cmox_aead_encrypt+0x4e>
 800013a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800013c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800013e:	2800      	cmp	r0, #0
 8000140:	d101      	bne.n	8000146 <cmox_aead_encrypt+0x3e>
 8000142:	2900      	cmp	r1, #0
 8000144:	d107      	bne.n	8000156 <cmox_aead_encrypt+0x4e>
 8000146:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8000148:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800014a:	2c00      	cmp	r4, #0
 800014c:	d101      	bne.n	8000152 <cmox_aead_encrypt+0x4a>
 800014e:	2d00      	cmp	r5, #0
 8000150:	d101      	bne.n	8000156 <cmox_aead_encrypt+0x4e>
 8000152:	2e00      	cmp	r6, #0
 8000154:	d101      	bne.n	800015a <cmox_aead_encrypt+0x52>
 8000156:	0018      	movs	r0, r3
 8000158:	e012      	b.n	8000180 <cmox_aead_encrypt+0x78>
 800015a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800015c:	970a      	str	r7, [sp, #40]	; 0x28
 800015e:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8000160:	9707      	str	r7, [sp, #28]
 8000162:	9606      	str	r6, [sp, #24]
 8000164:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8000166:	9705      	str	r7, [sp, #20]
 8000168:	9f08      	ldr	r7, [sp, #32]
 800016a:	19f6      	adds	r6, r6, r7
 800016c:	9604      	str	r6, [sp, #16]
 800016e:	9503      	str	r5, [sp, #12]
 8000170:	9402      	str	r4, [sp, #8]
 8000172:	9101      	str	r1, [sp, #4]
 8000174:	9000      	str	r0, [sp, #0]
 8000176:	9908      	ldr	r1, [sp, #32]
 8000178:	9809      	ldr	r0, [sp, #36]	; 0x24
 800017a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800017c:	6824      	ldr	r4, [r4, #0]
 800017e:	47a0      	blx	r4
 8000180:	b00d      	add	sp, #52	; 0x34
 8000182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000184:	00010003 	.word	0x00010003

08000188 <cmox_aead_decrypt>:
 8000188:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800018a:	b08a      	sub	sp, #40	; 0x28
 800018c:	0010      	movs	r0, r2
 800018e:	001f      	movs	r7, r3
 8000190:	4b1f      	ldr	r3, [pc, #124]	; (8000210 <cmox_aead_decrypt+0x88>)
 8000192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000194:	2a00      	cmp	r2, #0
 8000196:	d020      	beq.n	80001da <cmox_aead_decrypt+0x52>
 8000198:	6852      	ldr	r2, [r2, #4]
 800019a:	243a      	movs	r4, #58	; 0x3a
 800019c:	43e4      	mvns	r4, r4
 800019e:	42a2      	cmp	r2, r4
 80001a0:	d001      	beq.n	80001a6 <cmox_aead_decrypt+0x1e>
 80001a2:	1e58      	subs	r0, r3, #1
 80001a4:	e032      	b.n	800020c <cmox_aead_decrypt+0x84>
 80001a6:	9109      	str	r1, [sp, #36]	; 0x24
 80001a8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80001aa:	2900      	cmp	r1, #0
 80001ac:	d102      	bne.n	80001b4 <cmox_aead_decrypt+0x2c>
 80001ae:	2800      	cmp	r0, #0
 80001b0:	d002      	beq.n	80001b8 <cmox_aead_decrypt+0x30>
 80001b2:	e012      	b.n	80001da <cmox_aead_decrypt+0x52>
 80001b4:	2e00      	cmp	r6, #0
 80001b6:	d010      	beq.n	80001da <cmox_aead_decrypt+0x52>
 80001b8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80001ba:	2900      	cmp	r1, #0
 80001bc:	d00d      	beq.n	80001da <cmox_aead_decrypt+0x52>
 80001be:	9912      	ldr	r1, [sp, #72]	; 0x48
 80001c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80001c2:	2900      	cmp	r1, #0
 80001c4:	d101      	bne.n	80001ca <cmox_aead_decrypt+0x42>
 80001c6:	2a00      	cmp	r2, #0
 80001c8:	d107      	bne.n	80001da <cmox_aead_decrypt+0x52>
 80001ca:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80001cc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80001ce:	2c00      	cmp	r4, #0
 80001d0:	d101      	bne.n	80001d6 <cmox_aead_decrypt+0x4e>
 80001d2:	2d00      	cmp	r5, #0
 80001d4:	d101      	bne.n	80001da <cmox_aead_decrypt+0x52>
 80001d6:	2e00      	cmp	r6, #0
 80001d8:	d101      	bne.n	80001de <cmox_aead_decrypt+0x56>
 80001da:	0018      	movs	r0, r3
 80001dc:	e016      	b.n	800020c <cmox_aead_decrypt+0x84>
 80001de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80001e0:	9708      	str	r7, [sp, #32]
 80001e2:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 80001e4:	9707      	str	r7, [sp, #28]
 80001e6:	9606      	str	r6, [sp, #24]
 80001e8:	9e08      	ldr	r6, [sp, #32]
 80001ea:	9605      	str	r6, [sp, #20]
 80001ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001ee:	9f08      	ldr	r7, [sp, #32]
 80001f0:	1bc7      	subs	r7, r0, r7
 80001f2:	19f6      	adds	r6, r6, r7
 80001f4:	9604      	str	r6, [sp, #16]
 80001f6:	9503      	str	r5, [sp, #12]
 80001f8:	9402      	str	r4, [sp, #8]
 80001fa:	9201      	str	r2, [sp, #4]
 80001fc:	9100      	str	r1, [sp, #0]
 80001fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8000200:	9908      	ldr	r1, [sp, #32]
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000206:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8000208:	6824      	ldr	r4, [r4, #0]
 800020a:	47a0      	blx	r4
 800020c:	b00b      	add	sp, #44	; 0x2c
 800020e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000210:	00010003 	.word	0x00010003

08000214 <cmox_aead_innerCommon>:
 8000214:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	0004      	movs	r4, r0
 800021a:	0017      	movs	r7, r2
 800021c:	001e      	movs	r6, r3
 800021e:	6821      	ldr	r1, [r4, #0]
 8000220:	6849      	ldr	r1, [r1, #4]
 8000222:	4788      	blx	r1
 8000224:	2580      	movs	r5, #128	; 0x80
 8000226:	026d      	lsls	r5, r5, #9
 8000228:	42a8      	cmp	r0, r5
 800022a:	d13d      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 800022c:	9a08      	ldr	r2, [sp, #32]
 800022e:	0031      	movs	r1, r6
 8000230:	0020      	movs	r0, r4
 8000232:	6823      	ldr	r3, [r4, #0]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	4798      	blx	r3
 8000238:	42a8      	cmp	r0, r5
 800023a:	d135      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 800023c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800023e:	0020      	movs	r0, r4
 8000240:	6822      	ldr	r2, [r4, #0]
 8000242:	6912      	ldr	r2, [r2, #16]
 8000244:	4790      	blx	r2
 8000246:	42a8      	cmp	r0, r5
 8000248:	d12e      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 800024a:	0039      	movs	r1, r7
 800024c:	0020      	movs	r0, r4
 800024e:	6822      	ldr	r2, [r4, #0]
 8000250:	6952      	ldr	r2, [r2, #20]
 8000252:	4790      	blx	r2
 8000254:	42a8      	cmp	r0, r5
 8000256:	d127      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 8000258:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800025a:	0031      	movs	r1, r6
 800025c:	0020      	movs	r0, r4
 800025e:	6822      	ldr	r2, [r4, #0]
 8000260:	6992      	ldr	r2, [r2, #24]
 8000262:	4790      	blx	r2
 8000264:	42a8      	cmp	r0, r5
 8000266:	d11f      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 8000268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800026a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800026c:	0020      	movs	r0, r4
 800026e:	6823      	ldr	r3, [r4, #0]
 8000270:	68db      	ldr	r3, [r3, #12]
 8000272:	4798      	blx	r3
 8000274:	42a8      	cmp	r0, r5
 8000276:	d117      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 8000278:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800027a:	0032      	movs	r2, r6
 800027c:	0020      	movs	r0, r4
 800027e:	6823      	ldr	r3, [r4, #0]
 8000280:	69db      	ldr	r3, [r3, #28]
 8000282:	4798      	blx	r3
 8000284:	42a8      	cmp	r0, r5
 8000286:	d10f      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 8000288:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800028a:	9902      	ldr	r1, [sp, #8]
 800028c:	a801      	add	r0, sp, #4
 800028e:	9000      	str	r0, [sp, #0]
 8000290:	003a      	movs	r2, r7
 8000292:	0020      	movs	r0, r4
 8000294:	6824      	ldr	r4, [r4, #0]
 8000296:	6a24      	ldr	r4, [r4, #32]
 8000298:	47a0      	blx	r4
 800029a:	42a8      	cmp	r0, r5
 800029c:	d104      	bne.n	80002a8 <cmox_aead_innerCommon+0x94>
 800029e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80002a0:	2900      	cmp	r1, #0
 80002a2:	d001      	beq.n	80002a8 <cmox_aead_innerCommon+0x94>
 80002a4:	9a01      	ldr	r2, [sp, #4]
 80002a6:	600a      	str	r2, [r1, #0]
 80002a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080002aa <cmox_aead_innerEncrypt>:
 80002aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ac:	b089      	sub	sp, #36	; 0x24
 80002ae:	0004      	movs	r4, r0
 80002b0:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80002b2:	9507      	str	r5, [sp, #28]
 80002b4:	9815      	ldr	r0, [sp, #84]	; 0x54
 80002b6:	9006      	str	r0, [sp, #24]
 80002b8:	9814      	ldr	r0, [sp, #80]	; 0x50
 80002ba:	9005      	str	r0, [sp, #20]
 80002bc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80002be:	9004      	str	r0, [sp, #16]
 80002c0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80002c2:	9003      	str	r0, [sp, #12]
 80002c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80002c6:	9002      	str	r0, [sp, #8]
 80002c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80002ca:	9001      	str	r0, [sp, #4]
 80002cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80002ce:	9000      	str	r0, [sp, #0]
 80002d0:	0020      	movs	r0, r4
 80002d2:	f7ff ff9f 	bl	8000214 <cmox_aead_innerCommon>
 80002d6:	0006      	movs	r6, r0
 80002d8:	2780      	movs	r7, #128	; 0x80
 80002da:	027f      	lsls	r7, r7, #9
 80002dc:	42be      	cmp	r6, r7
 80002de:	d10e      	bne.n	80002fe <cmox_aead_innerEncrypt+0x54>
 80002e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80002e2:	aa08      	add	r2, sp, #32
 80002e4:	0020      	movs	r0, r4
 80002e6:	6823      	ldr	r3, [r4, #0]
 80002e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002ea:	4798      	blx	r3
 80002ec:	0006      	movs	r6, r0
 80002ee:	42be      	cmp	r6, r7
 80002f0:	d105      	bne.n	80002fe <cmox_aead_innerEncrypt+0x54>
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d003      	beq.n	80002fe <cmox_aead_innerEncrypt+0x54>
 80002f6:	6828      	ldr	r0, [r5, #0]
 80002f8:	9908      	ldr	r1, [sp, #32]
 80002fa:	1840      	adds	r0, r0, r1
 80002fc:	6028      	str	r0, [r5, #0]
 80002fe:	0020      	movs	r0, r4
 8000300:	6821      	ldr	r1, [r4, #0]
 8000302:	6809      	ldr	r1, [r1, #0]
 8000304:	4788      	blx	r1
 8000306:	0030      	movs	r0, r6
 8000308:	b009      	add	sp, #36	; 0x24
 800030a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800030c <cmox_aead_innerDecrypt>:
 800030c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030e:	b088      	sub	sp, #32
 8000310:	0005      	movs	r5, r0
 8000312:	0017      	movs	r7, r2
 8000314:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8000316:	9816      	ldr	r0, [sp, #88]	; 0x58
 8000318:	9007      	str	r0, [sp, #28]
 800031a:	9606      	str	r6, [sp, #24]
 800031c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800031e:	9005      	str	r0, [sp, #20]
 8000320:	9812      	ldr	r0, [sp, #72]	; 0x48
 8000322:	9004      	str	r0, [sp, #16]
 8000324:	9811      	ldr	r0, [sp, #68]	; 0x44
 8000326:	9003      	str	r0, [sp, #12]
 8000328:	9810      	ldr	r0, [sp, #64]	; 0x40
 800032a:	9002      	str	r0, [sp, #8]
 800032c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800032e:	9001      	str	r0, [sp, #4]
 8000330:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000332:	9000      	str	r0, [sp, #0]
 8000334:	0028      	movs	r0, r5
 8000336:	f7ff ff6d 	bl	8000214 <cmox_aead_innerCommon>
 800033a:	0004      	movs	r4, r0
 800033c:	2080      	movs	r0, #128	; 0x80
 800033e:	0240      	lsls	r0, r0, #9
 8000340:	4284      	cmp	r4, r0
 8000342:	d10d      	bne.n	8000360 <cmox_aead_innerDecrypt+0x54>
 8000344:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8000346:	2200      	movs	r2, #0
 8000348:	0028      	movs	r0, r5
 800034a:	682b      	ldr	r3, [r5, #0]
 800034c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800034e:	4798      	blx	r3
 8000350:	0004      	movs	r4, r0
 8000352:	4807      	ldr	r0, [pc, #28]	; (8000370 <cmox_aead_innerDecrypt+0x64>)
 8000354:	4284      	cmp	r4, r0
 8000356:	d003      	beq.n	8000360 <cmox_aead_innerDecrypt+0x54>
 8000358:	0039      	movs	r1, r7
 800035a:	0030      	movs	r0, r6
 800035c:	f009 f85b 	bl	8009416 <__aeabi_memclr>
 8000360:	0028      	movs	r0, r5
 8000362:	6829      	ldr	r1, [r5, #0]
 8000364:	6809      	ldr	r1, [r1, #0]
 8000366:	4788      	blx	r1
 8000368:	0020      	movs	r0, r4
 800036a:	b009      	add	sp, #36	; 0x24
 800036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036e:	bf00      	nop
 8000370:	0001c726 	.word	0x0001c726

08000374 <CMOX_GCMFAST_DEC_AESFAST_IMPL>:
 8000374:	08000a65 0800ad64                       e...d...

0800037c <cmox_gcmFast_decrypt>:
 800037c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800037e:	4c1a      	ldr	r4, [pc, #104]	; (80003e8 <cmox_gcmFast_decrypt+0x6c>)
 8000380:	44a5      	add	sp, r4
 8000382:	0006      	movs	r6, r0
 8000384:	000c      	movs	r4, r1
 8000386:	0017      	movs	r7, r2
 8000388:	001d      	movs	r5, r3
 800038a:	4918      	ldr	r1, [pc, #96]	; (80003ec <cmox_gcmFast_decrypt+0x70>)
 800038c:	a809      	add	r0, sp, #36	; 0x24
 800038e:	f000 fade 	bl	800094e <cmox_gcmFast_construct>
 8000392:	4917      	ldr	r1, [pc, #92]	; (80003f0 <cmox_gcmFast_decrypt+0x74>)
 8000394:	4469      	add	r1, sp
 8000396:	6809      	ldr	r1, [r1, #0]
 8000398:	9108      	str	r1, [sp, #32]
 800039a:	4916      	ldr	r1, [pc, #88]	; (80003f4 <cmox_gcmFast_decrypt+0x78>)
 800039c:	4469      	add	r1, sp
 800039e:	6809      	ldr	r1, [r1, #0]
 80003a0:	9107      	str	r1, [sp, #28]
 80003a2:	4915      	ldr	r1, [pc, #84]	; (80003f8 <cmox_gcmFast_decrypt+0x7c>)
 80003a4:	4469      	add	r1, sp
 80003a6:	6809      	ldr	r1, [r1, #0]
 80003a8:	9106      	str	r1, [sp, #24]
 80003aa:	2198      	movs	r1, #152	; 0x98
 80003ac:	0109      	lsls	r1, r1, #4
 80003ae:	4469      	add	r1, sp
 80003b0:	6809      	ldr	r1, [r1, #0]
 80003b2:	9105      	str	r1, [sp, #20]
 80003b4:	4911      	ldr	r1, [pc, #68]	; (80003fc <cmox_gcmFast_decrypt+0x80>)
 80003b6:	4469      	add	r1, sp
 80003b8:	6809      	ldr	r1, [r1, #0]
 80003ba:	9104      	str	r1, [sp, #16]
 80003bc:	4910      	ldr	r1, [pc, #64]	; (8000400 <cmox_gcmFast_decrypt+0x84>)
 80003be:	4469      	add	r1, sp
 80003c0:	6809      	ldr	r1, [r1, #0]
 80003c2:	9103      	str	r1, [sp, #12]
 80003c4:	490f      	ldr	r1, [pc, #60]	; (8000404 <cmox_gcmFast_decrypt+0x88>)
 80003c6:	4469      	add	r1, sp
 80003c8:	6809      	ldr	r1, [r1, #0]
 80003ca:	9102      	str	r1, [sp, #8]
 80003cc:	2197      	movs	r1, #151	; 0x97
 80003ce:	0109      	lsls	r1, r1, #4
 80003d0:	4469      	add	r1, sp
 80003d2:	6809      	ldr	r1, [r1, #0]
 80003d4:	9101      	str	r1, [sp, #4]
 80003d6:	9500      	str	r5, [sp, #0]
 80003d8:	003b      	movs	r3, r7
 80003da:	0022      	movs	r2, r4
 80003dc:	0031      	movs	r1, r6
 80003de:	f7ff ff95 	bl	800030c <cmox_aead_innerDecrypt>
 80003e2:	4909      	ldr	r1, [pc, #36]	; (8000408 <cmox_gcmFast_decrypt+0x8c>)
 80003e4:	448d      	add	sp, r1
 80003e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003e8:	fffff6a4 	.word	0xfffff6a4
 80003ec:	08000374 	.word	0x08000374
 80003f0:	0000098c 	.word	0x0000098c
 80003f4:	00000988 	.word	0x00000988
 80003f8:	00000984 	.word	0x00000984
 80003fc:	0000097c 	.word	0x0000097c
 8000400:	00000978 	.word	0x00000978
 8000404:	00000974 	.word	0x00000974
 8000408:	0000095c 	.word	0x0000095c

0800040c <CMOX_GCMFAST_ENC_AESFAST_IMPL>:
 800040c:	08000b7d 0800ad64                       }...d...

08000414 <cmox_gcmFast_encrypt>:
 8000414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000416:	4c1a      	ldr	r4, [pc, #104]	; (8000480 <cmox_gcmFast_encrypt+0x6c>)
 8000418:	44a5      	add	sp, r4
 800041a:	0006      	movs	r6, r0
 800041c:	000c      	movs	r4, r1
 800041e:	0017      	movs	r7, r2
 8000420:	001d      	movs	r5, r3
 8000422:	4918      	ldr	r1, [pc, #96]	; (8000484 <cmox_gcmFast_encrypt+0x70>)
 8000424:	a809      	add	r0, sp, #36	; 0x24
 8000426:	f000 fa92 	bl	800094e <cmox_gcmFast_construct>
 800042a:	4917      	ldr	r1, [pc, #92]	; (8000488 <cmox_gcmFast_encrypt+0x74>)
 800042c:	4469      	add	r1, sp
 800042e:	6809      	ldr	r1, [r1, #0]
 8000430:	9108      	str	r1, [sp, #32]
 8000432:	4916      	ldr	r1, [pc, #88]	; (800048c <cmox_gcmFast_encrypt+0x78>)
 8000434:	4469      	add	r1, sp
 8000436:	6809      	ldr	r1, [r1, #0]
 8000438:	9107      	str	r1, [sp, #28]
 800043a:	4915      	ldr	r1, [pc, #84]	; (8000490 <cmox_gcmFast_encrypt+0x7c>)
 800043c:	4469      	add	r1, sp
 800043e:	6809      	ldr	r1, [r1, #0]
 8000440:	9106      	str	r1, [sp, #24]
 8000442:	2198      	movs	r1, #152	; 0x98
 8000444:	0109      	lsls	r1, r1, #4
 8000446:	4469      	add	r1, sp
 8000448:	6809      	ldr	r1, [r1, #0]
 800044a:	9105      	str	r1, [sp, #20]
 800044c:	4911      	ldr	r1, [pc, #68]	; (8000494 <cmox_gcmFast_encrypt+0x80>)
 800044e:	4469      	add	r1, sp
 8000450:	6809      	ldr	r1, [r1, #0]
 8000452:	9104      	str	r1, [sp, #16]
 8000454:	4910      	ldr	r1, [pc, #64]	; (8000498 <cmox_gcmFast_encrypt+0x84>)
 8000456:	4469      	add	r1, sp
 8000458:	6809      	ldr	r1, [r1, #0]
 800045a:	9103      	str	r1, [sp, #12]
 800045c:	490f      	ldr	r1, [pc, #60]	; (800049c <cmox_gcmFast_encrypt+0x88>)
 800045e:	4469      	add	r1, sp
 8000460:	6809      	ldr	r1, [r1, #0]
 8000462:	9102      	str	r1, [sp, #8]
 8000464:	2197      	movs	r1, #151	; 0x97
 8000466:	0109      	lsls	r1, r1, #4
 8000468:	4469      	add	r1, sp
 800046a:	6809      	ldr	r1, [r1, #0]
 800046c:	9101      	str	r1, [sp, #4]
 800046e:	9500      	str	r5, [sp, #0]
 8000470:	003b      	movs	r3, r7
 8000472:	0022      	movs	r2, r4
 8000474:	0031      	movs	r1, r6
 8000476:	f7ff ff18 	bl	80002aa <cmox_aead_innerEncrypt>
 800047a:	4909      	ldr	r1, [pc, #36]	; (80004a0 <cmox_gcmFast_encrypt+0x8c>)
 800047c:	448d      	add	sp, r1
 800047e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000480:	fffff6a4 	.word	0xfffff6a4
 8000484:	0800040c 	.word	0x0800040c
 8000488:	0000098c 	.word	0x0000098c
 800048c:	00000988 	.word	0x00000988
 8000490:	00000984 	.word	0x00000984
 8000494:	0000097c 	.word	0x0000097c
 8000498:	00000978 	.word	0x00000978
 800049c:	00000974 	.word	0x00000974
 80004a0:	0000095c 	.word	0x0000095c

080004a4 <gfmulFast>:
 80004a4:	b5f4      	push	{r2, r4, r5, r6, r7, lr}
 80004a6:	b092      	sub	sp, #72	; 0x48
 80004a8:	2200      	movs	r2, #0
 80004aa:	9202      	str	r2, [sp, #8]
 80004ac:	9203      	str	r2, [sp, #12]
 80004ae:	9204      	str	r2, [sp, #16]
 80004b0:	9205      	str	r2, [sp, #20]
 80004b2:	9206      	str	r2, [sp, #24]
 80004b4:	9207      	str	r2, [sp, #28]
 80004b6:	9208      	str	r2, [sp, #32]
 80004b8:	9209      	str	r2, [sp, #36]	; 0x24
 80004ba:	920a      	str	r2, [sp, #40]	; 0x28
 80004bc:	920b      	str	r2, [sp, #44]	; 0x2c
 80004be:	920c      	str	r2, [sp, #48]	; 0x30
 80004c0:	920d      	str	r2, [sp, #52]	; 0x34
 80004c2:	920e      	str	r2, [sp, #56]	; 0x38
 80004c4:	920f      	str	r2, [sp, #60]	; 0x3c
 80004c6:	9210      	str	r2, [sp, #64]	; 0x40
 80004c8:	9211      	str	r2, [sp, #68]	; 0x44
 80004ca:	2204      	movs	r2, #4
 80004cc:	ac02      	add	r4, sp, #8
 80004ce:	0006      	movs	r6, r0
 80004d0:	000d      	movs	r5, r1
 80004d2:	9200      	str	r2, [sp, #0]
 80004d4:	6830      	ldr	r0, [r6, #0]
 80004d6:	0e00      	lsrs	r0, r0, #24
 80004d8:	9001      	str	r0, [sp, #4]
 80004da:	2080      	movs	r0, #128	; 0x80
 80004dc:	00c0      	lsls	r0, r0, #3
 80004de:	182f      	adds	r7, r5, r0
 80004e0:	aa02      	add	r2, sp, #8
 80004e2:	9801      	ldr	r0, [sp, #4]
 80004e4:	0700      	lsls	r0, r0, #28
 80004e6:	0e00      	lsrs	r0, r0, #24
 80004e8:	1839      	adds	r1, r7, r0
 80004ea:	a802      	add	r0, sp, #8
 80004ec:	f000 feca 	bl	8001284 <poly_xor>
 80004f0:	aa02      	add	r2, sp, #8
 80004f2:	9801      	ldr	r0, [sp, #4]
 80004f4:	210f      	movs	r1, #15
 80004f6:	4388      	bics	r0, r1
 80004f8:	1829      	adds	r1, r5, r0
 80004fa:	a802      	add	r0, sp, #8
 80004fc:	f000 fec2 	bl	8001284 <poly_xor>
 8000500:	6830      	ldr	r0, [r6, #0]
 8000502:	0200      	lsls	r0, r0, #8
 8000504:	0e00      	lsrs	r0, r0, #24
 8000506:	9001      	str	r0, [sp, #4]
 8000508:	0022      	movs	r2, r4
 800050a:	3210      	adds	r2, #16
 800050c:	0700      	lsls	r0, r0, #28
 800050e:	0e00      	lsrs	r0, r0, #24
 8000510:	1839      	adds	r1, r7, r0
 8000512:	0020      	movs	r0, r4
 8000514:	3010      	adds	r0, #16
 8000516:	f000 feb5 	bl	8001284 <poly_xor>
 800051a:	0022      	movs	r2, r4
 800051c:	3210      	adds	r2, #16
 800051e:	9801      	ldr	r0, [sp, #4]
 8000520:	210f      	movs	r1, #15
 8000522:	4388      	bics	r0, r1
 8000524:	1829      	adds	r1, r5, r0
 8000526:	0020      	movs	r0, r4
 8000528:	3010      	adds	r0, #16
 800052a:	f000 feab 	bl	8001284 <poly_xor>
 800052e:	6830      	ldr	r0, [r6, #0]
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	0e00      	lsrs	r0, r0, #24
 8000534:	9001      	str	r0, [sp, #4]
 8000536:	0022      	movs	r2, r4
 8000538:	3220      	adds	r2, #32
 800053a:	0700      	lsls	r0, r0, #28
 800053c:	0e00      	lsrs	r0, r0, #24
 800053e:	1839      	adds	r1, r7, r0
 8000540:	0020      	movs	r0, r4
 8000542:	3020      	adds	r0, #32
 8000544:	f000 fe9e 	bl	8001284 <poly_xor>
 8000548:	0022      	movs	r2, r4
 800054a:	3220      	adds	r2, #32
 800054c:	9801      	ldr	r0, [sp, #4]
 800054e:	210f      	movs	r1, #15
 8000550:	4388      	bics	r0, r1
 8000552:	1829      	adds	r1, r5, r0
 8000554:	0020      	movs	r0, r4
 8000556:	3020      	adds	r0, #32
 8000558:	f000 fe94 	bl	8001284 <poly_xor>
 800055c:	6830      	ldr	r0, [r6, #0]
 800055e:	b2c0      	uxtb	r0, r0
 8000560:	9001      	str	r0, [sp, #4]
 8000562:	0022      	movs	r2, r4
 8000564:	3230      	adds	r2, #48	; 0x30
 8000566:	0700      	lsls	r0, r0, #28
 8000568:	0e00      	lsrs	r0, r0, #24
 800056a:	1839      	adds	r1, r7, r0
 800056c:	0020      	movs	r0, r4
 800056e:	3030      	adds	r0, #48	; 0x30
 8000570:	f000 fe88 	bl	8001284 <poly_xor>
 8000574:	0022      	movs	r2, r4
 8000576:	3230      	adds	r2, #48	; 0x30
 8000578:	9801      	ldr	r0, [sp, #4]
 800057a:	210f      	movs	r1, #15
 800057c:	4388      	bics	r0, r1
 800057e:	1829      	adds	r1, r5, r0
 8000580:	0020      	movs	r0, r4
 8000582:	3030      	adds	r0, #48	; 0x30
 8000584:	f000 fe7e 	bl	8001284 <poly_xor>
 8000588:	2080      	movs	r0, #128	; 0x80
 800058a:	0040      	lsls	r0, r0, #1
 800058c:	182d      	adds	r5, r5, r0
 800058e:	1d36      	adds	r6, r6, #4
 8000590:	9800      	ldr	r0, [sp, #0]
 8000592:	1e40      	subs	r0, r0, #1
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	d19d      	bne.n	80004d4 <gfmulFast+0x30>
 8000598:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800059a:	4d31      	ldr	r5, [pc, #196]	; (8000660 <gfmulFast+0x1bc>)
 800059c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800059e:	9810      	ldr	r0, [sp, #64]	; 0x40
 80005a0:	0a11      	lsrs	r1, r2, #8
 80005a2:	0603      	lsls	r3, r0, #24
 80005a4:	430b      	orrs	r3, r1
 80005a6:	9311      	str	r3, [sp, #68]	; 0x44
 80005a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80005aa:	0a00      	lsrs	r0, r0, #8
 80005ac:	060b      	lsls	r3, r1, #24
 80005ae:	4303      	orrs	r3, r0
 80005b0:	9310      	str	r3, [sp, #64]	; 0x40
 80005b2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80005b4:	0a09      	lsrs	r1, r1, #8
 80005b6:	0603      	lsls	r3, r0, #24
 80005b8:	430b      	orrs	r3, r1
 80005ba:	930f      	str	r3, [sp, #60]	; 0x3c
 80005bc:	0a00      	lsrs	r0, r0, #8
 80005be:	0611      	lsls	r1, r2, #24
 80005c0:	0dc9      	lsrs	r1, r1, #23
 80005c2:	5a69      	ldrh	r1, [r5, r1]
 80005c4:	0409      	lsls	r1, r1, #16
 80005c6:	4041      	eors	r1, r0
 80005c8:	910e      	str	r1, [sp, #56]	; 0x38
 80005ca:	0022      	movs	r2, r4
 80005cc:	3220      	adds	r2, #32
 80005ce:	0021      	movs	r1, r4
 80005d0:	3130      	adds	r1, #48	; 0x30
 80005d2:	0020      	movs	r0, r4
 80005d4:	3020      	adds	r0, #32
 80005d6:	f000 fe55 	bl	8001284 <poly_xor>
 80005da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80005dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80005de:	0a11      	lsrs	r1, r2, #8
 80005e0:	0603      	lsls	r3, r0, #24
 80005e2:	430b      	orrs	r3, r1
 80005e4:	930d      	str	r3, [sp, #52]	; 0x34
 80005e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80005e8:	0a00      	lsrs	r0, r0, #8
 80005ea:	060b      	lsls	r3, r1, #24
 80005ec:	4303      	orrs	r3, r0
 80005ee:	930c      	str	r3, [sp, #48]	; 0x30
 80005f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80005f2:	0a09      	lsrs	r1, r1, #8
 80005f4:	0603      	lsls	r3, r0, #24
 80005f6:	430b      	orrs	r3, r1
 80005f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80005fa:	0a00      	lsrs	r0, r0, #8
 80005fc:	0611      	lsls	r1, r2, #24
 80005fe:	0dc9      	lsrs	r1, r1, #23
 8000600:	5a69      	ldrh	r1, [r5, r1]
 8000602:	0409      	lsls	r1, r1, #16
 8000604:	4041      	eors	r1, r0
 8000606:	910a      	str	r1, [sp, #40]	; 0x28
 8000608:	0022      	movs	r2, r4
 800060a:	3210      	adds	r2, #16
 800060c:	0021      	movs	r1, r4
 800060e:	3120      	adds	r1, #32
 8000610:	0020      	movs	r0, r4
 8000612:	3010      	adds	r0, #16
 8000614:	f000 fe36 	bl	8001284 <poly_xor>
 8000618:	9809      	ldr	r0, [sp, #36]	; 0x24
 800061a:	9908      	ldr	r1, [sp, #32]
 800061c:	0a02      	lsrs	r2, r0, #8
 800061e:	060b      	lsls	r3, r1, #24
 8000620:	4313      	orrs	r3, r2
 8000622:	9309      	str	r3, [sp, #36]	; 0x24
 8000624:	9a07      	ldr	r2, [sp, #28]
 8000626:	0a09      	lsrs	r1, r1, #8
 8000628:	0613      	lsls	r3, r2, #24
 800062a:	430b      	orrs	r3, r1
 800062c:	9308      	str	r3, [sp, #32]
 800062e:	9906      	ldr	r1, [sp, #24]
 8000630:	0a12      	lsrs	r2, r2, #8
 8000632:	060b      	lsls	r3, r1, #24
 8000634:	4313      	orrs	r3, r2
 8000636:	9307      	str	r3, [sp, #28]
 8000638:	0a09      	lsrs	r1, r1, #8
 800063a:	0600      	lsls	r0, r0, #24
 800063c:	0dc0      	lsrs	r0, r0, #23
 800063e:	5a28      	ldrh	r0, [r5, r0]
 8000640:	0400      	lsls	r0, r0, #16
 8000642:	4048      	eors	r0, r1
 8000644:	9006      	str	r0, [sp, #24]
 8000646:	aa02      	add	r2, sp, #8
 8000648:	0021      	movs	r1, r4
 800064a:	3110      	adds	r1, #16
 800064c:	a802      	add	r0, sp, #8
 800064e:	f000 fe19 	bl	8001284 <poly_xor>
 8000652:	0031      	movs	r1, r6
 8000654:	a802      	add	r0, sp, #8
 8000656:	f000 fe27 	bl	80012a8 <poly_copy>
 800065a:	b013      	add	sp, #76	; 0x4c
 800065c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800065e:	bf00      	nop
 8000660:	0800aaf4 	.word	0x0800aaf4

08000664 <cmox_gcmFast_cleanup>:
 8000664:	b510      	push	{r4, lr}
 8000666:	2480      	movs	r4, #128	; 0x80
 8000668:	0264      	lsls	r4, r4, #9
 800066a:	6802      	ldr	r2, [r0, #0]
 800066c:	428a      	cmp	r2, r1
 800066e:	d101      	bne.n	8000674 <cmox_gcmFast_cleanup+0x10>
 8000670:	2800      	cmp	r0, #0
 8000672:	d101      	bne.n	8000678 <cmox_gcmFast_cleanup+0x14>
 8000674:	1ce4      	adds	r4, r4, #3
 8000676:	e002      	b.n	800067e <cmox_gcmFast_cleanup+0x1a>
 8000678:	4902      	ldr	r1, [pc, #8]	; (8000684 <cmox_gcmFast_cleanup+0x20>)
 800067a:	f008 fecc 	bl	8009416 <__aeabi_memclr>
 800067e:	0020      	movs	r0, r4
 8000680:	bd10      	pop	{r4, pc}
 8000682:	bf00      	nop
 8000684:	00000934 	.word	0x00000934

08000688 <cmox_gcmFast_init>:
 8000688:	b500      	push	{lr}
 800068a:	b081      	sub	sp, #4
 800068c:	6802      	ldr	r2, [r0, #0]
 800068e:	428a      	cmp	r2, r1
 8000690:	d101      	bne.n	8000696 <cmox_gcmFast_init+0xe>
 8000692:	0001      	movs	r1, r0
 8000694:	d101      	bne.n	800069a <cmox_gcmFast_init+0x12>
 8000696:	4804      	ldr	r0, [pc, #16]	; (80006a8 <cmox_gcmFast_init+0x20>)
 8000698:	e004      	b.n	80006a4 <cmox_gcmFast_init+0x1c>
 800069a:	3108      	adds	r1, #8
 800069c:	f000 fe5a 	bl	8001354 <cmox_gcm_initCommon>
 80006a0:	2080      	movs	r0, #128	; 0x80
 80006a2:	0240      	lsls	r0, r0, #9
 80006a4:	b001      	add	sp, #4
 80006a6:	bd00      	pop	{pc}
 80006a8:	00010003 	.word	0x00010003

080006ac <cmox_gcmFast_setKey>:
 80006ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ae:	b089      	sub	sp, #36	; 0x24
 80006b0:	6804      	ldr	r4, [r0, #0]
 80006b2:	429c      	cmp	r4, r3
 80006b4:	d101      	bne.n	80006ba <cmox_gcmFast_setKey+0xe>
 80006b6:	0004      	movs	r4, r0
 80006b8:	d102      	bne.n	80006c0 <cmox_gcmFast_setKey+0x14>
 80006ba:	4868      	ldr	r0, [pc, #416]	; (800085c <cmox_gcmFast_setKey+0x1b0>)
 80006bc:	9006      	str	r0, [sp, #24]
 80006be:	e0ca      	b.n	8000856 <cmox_gcmFast_setKey+0x1aa>
 80006c0:	3008      	adds	r0, #8
 80006c2:	f000 fbed 	bl	8000ea0 <cmox_cipherMode_setKey>
 80006c6:	9006      	str	r0, [sp, #24]
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0249      	lsls	r1, r1, #9
 80006cc:	4288      	cmp	r0, r1
 80006ce:	d000      	beq.n	80006d2 <cmox_gcmFast_setKey+0x26>
 80006d0:	e0c1      	b.n	8000856 <cmox_gcmFast_setKey+0x1aa>
 80006d2:	a802      	add	r0, sp, #8
 80006d4:	2100      	movs	r1, #0
 80006d6:	2200      	movs	r2, #0
 80006d8:	2300      	movs	r3, #0
 80006da:	2500      	movs	r5, #0
 80006dc:	c02e      	stmia	r0!, {r1, r2, r3, r5}
 80006de:	aa02      	add	r2, sp, #8
 80006e0:	a902      	add	r1, sp, #8
 80006e2:	0020      	movs	r0, r4
 80006e4:	3008      	adds	r0, #8
 80006e6:	68a3      	ldr	r3, [r4, #8]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4798      	blx	r3
 80006ec:	2504      	movs	r5, #4
 80006ee:	20da      	movs	r0, #218	; 0xda
 80006f0:	0040      	lsls	r0, r0, #1
 80006f2:	1821      	adds	r1, r4, r0
 80006f4:	a802      	add	r0, sp, #8
 80006f6:	f000 fdd7 	bl	80012a8 <poly_copy>
 80006fa:	209a      	movs	r0, #154	; 0x9a
 80006fc:	0040      	lsls	r0, r0, #1
 80006fe:	1820      	adds	r0, r4, r0
 8000700:	0129      	lsls	r1, r5, #4
 8000702:	1841      	adds	r1, r0, r1
 8000704:	016a      	lsls	r2, r5, #5
 8000706:	1880      	adds	r0, r0, r2
 8000708:	f000 fdd7 	bl	80012ba <gfmul_x>
 800070c:	086d      	lsrs	r5, r5, #1
 800070e:	d1f4      	bne.n	80006fa <cmox_gcmFast_setKey+0x4e>
 8000710:	2002      	movs	r0, #2
 8000712:	9401      	str	r4, [sp, #4]
 8000714:	9000      	str	r0, [sp, #0]
 8000716:	e001      	b.n	800071c <cmox_gcmFast_setKey+0x70>
 8000718:	2801      	cmp	r0, #1
 800071a:	d917      	bls.n	800074c <cmox_gcmFast_setKey+0xa0>
 800071c:	9800      	ldr	r0, [sp, #0]
 800071e:	0100      	lsls	r0, r0, #4
 8000720:	9901      	ldr	r1, [sp, #4]
 8000722:	1809      	adds	r1, r1, r0
 8000724:	22a2      	movs	r2, #162	; 0xa2
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	188e      	adds	r6, r1, r2
 800072a:	9901      	ldr	r1, [sp, #4]
 800072c:	188d      	adds	r5, r1, r2
 800072e:	9f00      	ldr	r7, [sp, #0]
 8000730:	1e7f      	subs	r7, r7, #1
 8000732:	3a10      	subs	r2, #16
 8000734:	188c      	adds	r4, r1, r2
 8000736:	1820      	adds	r0, r4, r0
 8000738:	9007      	str	r0, [sp, #28]
 800073a:	0032      	movs	r2, r6
 800073c:	0029      	movs	r1, r5
 800073e:	9807      	ldr	r0, [sp, #28]
 8000740:	f000 fda0 	bl	8001284 <poly_xor>
 8000744:	3510      	adds	r5, #16
 8000746:	3610      	adds	r6, #16
 8000748:	1e7f      	subs	r7, r7, #1
 800074a:	d1f6      	bne.n	800073a <cmox_gcmFast_setKey+0x8e>
 800074c:	9800      	ldr	r0, [sp, #0]
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	9000      	str	r0, [sp, #0]
 8000752:	2809      	cmp	r0, #9
 8000754:	d3e0      	bcc.n	8000718 <cmox_gcmFast_setKey+0x6c>
 8000756:	2000      	movs	r0, #0
 8000758:	6020      	str	r0, [r4, #0]
 800075a:	6060      	str	r0, [r4, #4]
 800075c:	60a0      	str	r0, [r4, #8]
 800075e:	60e0      	str	r0, [r4, #12]
 8000760:	2510      	movs	r5, #16
 8000762:	2080      	movs	r0, #128	; 0x80
 8000764:	00c0      	lsls	r0, r0, #3
 8000766:	1821      	adds	r1, r4, r0
 8000768:	0020      	movs	r0, r4
 800076a:	f000 fdc3 	bl	80012f4 <gfmul_x4>
 800076e:	3410      	adds	r4, #16
 8000770:	1e6d      	subs	r5, r5, #1
 8000772:	d1f6      	bne.n	8000762 <cmox_gcmFast_setKey+0xb6>
 8000774:	9801      	ldr	r0, [sp, #4]
 8000776:	218d      	movs	r1, #141	; 0x8d
 8000778:	0089      	lsls	r1, r1, #2
 800077a:	1845      	adds	r5, r0, r1
 800077c:	2003      	movs	r0, #3
 800077e:	9000      	str	r0, [sp, #0]
 8000780:	2400      	movs	r4, #0
 8000782:	20ff      	movs	r0, #255	; 0xff
 8000784:	43c0      	mvns	r0, r0
 8000786:	182e      	adds	r6, r5, r0
 8000788:	68f0      	ldr	r0, [r6, #12]
 800078a:	0603      	lsls	r3, r0, #24
 800078c:	0a01      	lsrs	r1, r0, #8
 800078e:	68b0      	ldr	r0, [r6, #8]
 8000790:	0600      	lsls	r0, r0, #24
 8000792:	4308      	orrs	r0, r1
 8000794:	60e8      	str	r0, [r5, #12]
 8000796:	68b1      	ldr	r1, [r6, #8]
 8000798:	0a0a      	lsrs	r2, r1, #8
 800079a:	6871      	ldr	r1, [r6, #4]
 800079c:	0609      	lsls	r1, r1, #24
 800079e:	4311      	orrs	r1, r2
 80007a0:	60a9      	str	r1, [r5, #8]
 80007a2:	6872      	ldr	r2, [r6, #4]
 80007a4:	0a17      	lsrs	r7, r2, #8
 80007a6:	6832      	ldr	r2, [r6, #0]
 80007a8:	0612      	lsls	r2, r2, #24
 80007aa:	433a      	orrs	r2, r7
 80007ac:	606a      	str	r2, [r5, #4]
 80007ae:	6836      	ldr	r6, [r6, #0]
 80007b0:	0a36      	lsrs	r6, r6, #8
 80007b2:	4f2b      	ldr	r7, [pc, #172]	; (8000860 <cmox_gcmFast_setKey+0x1b4>)
 80007b4:	0ddb      	lsrs	r3, r3, #23
 80007b6:	5afb      	ldrh	r3, [r7, r3]
 80007b8:	041b      	lsls	r3, r3, #16
 80007ba:	4073      	eors	r3, r6
 80007bc:	001e      	movs	r6, r3
 80007be:	602e      	str	r6, [r5, #0]
 80007c0:	0603      	lsls	r3, r0, #24
 80007c2:	0a07      	lsrs	r7, r0, #8
 80007c4:	0608      	lsls	r0, r1, #24
 80007c6:	4338      	orrs	r0, r7
 80007c8:	60e8      	str	r0, [r5, #12]
 80007ca:	0a0f      	lsrs	r7, r1, #8
 80007cc:	0611      	lsls	r1, r2, #24
 80007ce:	4339      	orrs	r1, r7
 80007d0:	60a9      	str	r1, [r5, #8]
 80007d2:	0a17      	lsrs	r7, r2, #8
 80007d4:	0632      	lsls	r2, r6, #24
 80007d6:	433a      	orrs	r2, r7
 80007d8:	606a      	str	r2, [r5, #4]
 80007da:	0a36      	lsrs	r6, r6, #8
 80007dc:	4f20      	ldr	r7, [pc, #128]	; (8000860 <cmox_gcmFast_setKey+0x1b4>)
 80007de:	0ddb      	lsrs	r3, r3, #23
 80007e0:	5afb      	ldrh	r3, [r7, r3]
 80007e2:	041b      	lsls	r3, r3, #16
 80007e4:	4073      	eors	r3, r6
 80007e6:	001e      	movs	r6, r3
 80007e8:	602e      	str	r6, [r5, #0]
 80007ea:	0603      	lsls	r3, r0, #24
 80007ec:	0a07      	lsrs	r7, r0, #8
 80007ee:	0608      	lsls	r0, r1, #24
 80007f0:	4338      	orrs	r0, r7
 80007f2:	60e8      	str	r0, [r5, #12]
 80007f4:	0a0f      	lsrs	r7, r1, #8
 80007f6:	0611      	lsls	r1, r2, #24
 80007f8:	4339      	orrs	r1, r7
 80007fa:	60a9      	str	r1, [r5, #8]
 80007fc:	0a17      	lsrs	r7, r2, #8
 80007fe:	0632      	lsls	r2, r6, #24
 8000800:	433a      	orrs	r2, r7
 8000802:	606a      	str	r2, [r5, #4]
 8000804:	0a36      	lsrs	r6, r6, #8
 8000806:	4f16      	ldr	r7, [pc, #88]	; (8000860 <cmox_gcmFast_setKey+0x1b4>)
 8000808:	0ddb      	lsrs	r3, r3, #23
 800080a:	5afb      	ldrh	r3, [r7, r3]
 800080c:	041b      	lsls	r3, r3, #16
 800080e:	4073      	eors	r3, r6
 8000810:	602b      	str	r3, [r5, #0]
 8000812:	0606      	lsls	r6, r0, #24
 8000814:	0a00      	lsrs	r0, r0, #8
 8000816:	060f      	lsls	r7, r1, #24
 8000818:	4307      	orrs	r7, r0
 800081a:	60ef      	str	r7, [r5, #12]
 800081c:	0a08      	lsrs	r0, r1, #8
 800081e:	0611      	lsls	r1, r2, #24
 8000820:	4301      	orrs	r1, r0
 8000822:	60a9      	str	r1, [r5, #8]
 8000824:	0a10      	lsrs	r0, r2, #8
 8000826:	0619      	lsls	r1, r3, #24
 8000828:	4301      	orrs	r1, r0
 800082a:	6069      	str	r1, [r5, #4]
 800082c:	0a18      	lsrs	r0, r3, #8
 800082e:	490c      	ldr	r1, [pc, #48]	; (8000860 <cmox_gcmFast_setKey+0x1b4>)
 8000830:	0df2      	lsrs	r2, r6, #23
 8000832:	5a89      	ldrh	r1, [r1, r2]
 8000834:	0409      	lsls	r1, r1, #16
 8000836:	4041      	eors	r1, r0
 8000838:	6029      	str	r1, [r5, #0]
 800083a:	2080      	movs	r0, #128	; 0x80
 800083c:	00c0      	lsls	r0, r0, #3
 800083e:	1829      	adds	r1, r5, r0
 8000840:	0028      	movs	r0, r5
 8000842:	f000 fd57 	bl	80012f4 <gfmul_x4>
 8000846:	1c64      	adds	r4, r4, #1
 8000848:	3510      	adds	r5, #16
 800084a:	2c10      	cmp	r4, #16
 800084c:	d399      	bcc.n	8000782 <cmox_gcmFast_setKey+0xd6>
 800084e:	9800      	ldr	r0, [sp, #0]
 8000850:	1e40      	subs	r0, r0, #1
 8000852:	9000      	str	r0, [sp, #0]
 8000854:	d194      	bne.n	8000780 <cmox_gcmFast_setKey+0xd4>
 8000856:	9806      	ldr	r0, [sp, #24]
 8000858:	b009      	add	sp, #36	; 0x24
 800085a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800085c:	00010003 	.word	0x00010003
 8000860:	0800aaf4 	.word	0x0800aaf4

08000864 <cmox_gcmFast_setIV>:
 8000864:	b410      	push	{r4}
 8000866:	2a0c      	cmp	r2, #12
 8000868:	d104      	bne.n	8000874 <cmox_gcmFast_setIV+0x10>
 800086a:	6802      	ldr	r2, [r0, #0]
 800086c:	429a      	cmp	r2, r3
 800086e:	d101      	bne.n	8000874 <cmox_gcmFast_setIV+0x10>
 8000870:	0002      	movs	r2, r0
 8000872:	d101      	bne.n	8000878 <cmox_gcmFast_setIV+0x14>
 8000874:	4816      	ldr	r0, [pc, #88]	; (80008d0 <cmox_gcmFast_setIV+0x6c>)
 8000876:	e029      	b.n	80008cc <cmox_gcmFast_setIV+0x68>
 8000878:	2382      	movs	r3, #130	; 0x82
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	18c2      	adds	r2, r0, r3
 800087e:	780b      	ldrb	r3, [r1, #0]
 8000880:	061b      	lsls	r3, r3, #24
 8000882:	784c      	ldrb	r4, [r1, #1]
 8000884:	0424      	lsls	r4, r4, #16
 8000886:	431c      	orrs	r4, r3
 8000888:	788b      	ldrb	r3, [r1, #2]
 800088a:	021b      	lsls	r3, r3, #8
 800088c:	4323      	orrs	r3, r4
 800088e:	78cc      	ldrb	r4, [r1, #3]
 8000890:	431c      	orrs	r4, r3
 8000892:	6014      	str	r4, [r2, #0]
 8000894:	790b      	ldrb	r3, [r1, #4]
 8000896:	061b      	lsls	r3, r3, #24
 8000898:	794c      	ldrb	r4, [r1, #5]
 800089a:	0424      	lsls	r4, r4, #16
 800089c:	431c      	orrs	r4, r3
 800089e:	798b      	ldrb	r3, [r1, #6]
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	4323      	orrs	r3, r4
 80008a4:	79cc      	ldrb	r4, [r1, #7]
 80008a6:	431c      	orrs	r4, r3
 80008a8:	6054      	str	r4, [r2, #4]
 80008aa:	7a0b      	ldrb	r3, [r1, #8]
 80008ac:	061b      	lsls	r3, r3, #24
 80008ae:	7a4c      	ldrb	r4, [r1, #9]
 80008b0:	0424      	lsls	r4, r4, #16
 80008b2:	431c      	orrs	r4, r3
 80008b4:	7a8b      	ldrb	r3, [r1, #10]
 80008b6:	021b      	lsls	r3, r3, #8
 80008b8:	4323      	orrs	r3, r4
 80008ba:	7ac9      	ldrb	r1, [r1, #11]
 80008bc:	4319      	orrs	r1, r3
 80008be:	6091      	str	r1, [r2, #8]
 80008c0:	6841      	ldr	r1, [r0, #4]
 80008c2:	2201      	movs	r2, #1
 80008c4:	430a      	orrs	r2, r1
 80008c6:	6042      	str	r2, [r0, #4]
 80008c8:	2080      	movs	r0, #128	; 0x80
 80008ca:	0240      	lsls	r0, r0, #9
 80008cc:	bc10      	pop	{r4}
 80008ce:	4770      	bx	lr
 80008d0:	00010003 	.word	0x00010003

080008d4 <cmox_gcmFast_setTagLen>:
 80008d4:	2900      	cmp	r1, #0
 80008d6:	d006      	beq.n	80008e6 <cmox_gcmFast_setTagLen+0x12>
 80008d8:	2911      	cmp	r1, #17
 80008da:	d204      	bcs.n	80008e6 <cmox_gcmFast_setTagLen+0x12>
 80008dc:	6803      	ldr	r3, [r0, #0]
 80008de:	4293      	cmp	r3, r2
 80008e0:	d101      	bne.n	80008e6 <cmox_gcmFast_setTagLen+0x12>
 80008e2:	0002      	movs	r2, r0
 80008e4:	d101      	bne.n	80008ea <cmox_gcmFast_setTagLen+0x16>
 80008e6:	4806      	ldr	r0, [pc, #24]	; (8000900 <cmox_gcmFast_setTagLen+0x2c>)
 80008e8:	4770      	bx	lr
 80008ea:	238a      	movs	r3, #138	; 0x8a
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	50c1      	str	r1, [r0, r3]
 80008f0:	6841      	ldr	r1, [r0, #4]
 80008f2:	2202      	movs	r2, #2
 80008f4:	430a      	orrs	r2, r1
 80008f6:	6042      	str	r2, [r0, #4]
 80008f8:	2080      	movs	r0, #128	; 0x80
 80008fa:	0240      	lsls	r0, r0, #9
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	00010003 	.word	0x00010003

08000904 <cmox_gcmFast_appendAD>:
 8000904:	b510      	push	{r4, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	6804      	ldr	r4, [r0, #0]
 800090a:	429c      	cmp	r4, r3
 800090c:	d101      	bne.n	8000912 <cmox_gcmFast_appendAD+0xe>
 800090e:	0004      	movs	r4, r0
 8000910:	d101      	bne.n	8000916 <cmox_gcmFast_appendAD+0x12>
 8000912:	480a      	ldr	r0, [pc, #40]	; (800093c <cmox_gcmFast_appendAD+0x38>)
 8000914:	e010      	b.n	8000938 <cmox_gcmFast_appendAD+0x34>
 8000916:	7903      	ldrb	r3, [r0, #4]
 8000918:	075b      	lsls	r3, r3, #29
 800091a:	d501      	bpl.n	8000920 <cmox_gcmFast_appendAD+0x1c>
 800091c:	4808      	ldr	r0, [pc, #32]	; (8000940 <cmox_gcmFast_appendAD+0x3c>)
 800091e:	e00b      	b.n	8000938 <cmox_gcmFast_appendAD+0x34>
 8000920:	239a      	movs	r3, #154	; 0x9a
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	18c3      	adds	r3, r0, r3
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	0013      	movs	r3, r2
 800092a:	000a      	movs	r2, r1
 800092c:	0001      	movs	r1, r0
 800092e:	3108      	adds	r1, #8
 8000930:	f000 fd24 	bl	800137c <cmox_gcm_appendAD_common>
 8000934:	2080      	movs	r0, #128	; 0x80
 8000936:	0240      	lsls	r0, r0, #9
 8000938:	b002      	add	sp, #8
 800093a:	bd10      	pop	{r4, pc}
 800093c:	00010003 	.word	0x00010003
 8000940:	00010004 	.word	0x00010004

08000944 <cmox_gcmFast_getByCipher>:
 8000944:	6802      	ldr	r2, [r0, #0]
 8000946:	428a      	cmp	r2, r1
 8000948:	d000      	beq.n	800094c <cmox_gcmFast_getByCipher+0x8>
 800094a:	2000      	movs	r0, #0
 800094c:	4770      	bx	lr

0800094e <cmox_gcmFast_construct>:
 800094e:	b500      	push	{lr}
 8000950:	b081      	sub	sp, #4
 8000952:	000a      	movs	r2, r1
 8000954:	2800      	cmp	r0, #0
 8000956:	d001      	beq.n	800095c <cmox_gcmFast_construct+0xe>
 8000958:	2a00      	cmp	r2, #0
 800095a:	d101      	bne.n	8000960 <cmox_gcmFast_construct+0x12>
 800095c:	2000      	movs	r0, #0
 800095e:	e003      	b.n	8000968 <cmox_gcmFast_construct+0x1a>
 8000960:	6851      	ldr	r1, [r2, #4]
 8000962:	6809      	ldr	r1, [r1, #0]
 8000964:	6812      	ldr	r2, [r2, #0]
 8000966:	4790      	blx	r2
 8000968:	b001      	add	sp, #4
 800096a:	bd00      	pop	{pc}

0800096c <gcmFast_decrypt_cleanup>:
 800096c:	b500      	push	{lr}
 800096e:	b081      	sub	sp, #4
 8000970:	4902      	ldr	r1, [pc, #8]	; (800097c <gcmFast_decrypt_cleanup+0x10>)
 8000972:	f7ff fe77 	bl	8000664 <cmox_gcmFast_cleanup>
 8000976:	b001      	add	sp, #4
 8000978:	bd00      	pop	{pc}
 800097a:	bf00      	nop
 800097c:	0800acfc 	.word	0x0800acfc

08000980 <gcmFast_decrypt_init>:
 8000980:	b500      	push	{lr}
 8000982:	b081      	sub	sp, #4
 8000984:	4902      	ldr	r1, [pc, #8]	; (8000990 <gcmFast_decrypt_init+0x10>)
 8000986:	f7ff fe7f 	bl	8000688 <cmox_gcmFast_init>
 800098a:	b001      	add	sp, #4
 800098c:	bd00      	pop	{pc}
 800098e:	bf00      	nop
 8000990:	0800acfc 	.word	0x0800acfc

08000994 <gcmFast_decrypt_setKey>:
 8000994:	b500      	push	{lr}
 8000996:	b081      	sub	sp, #4
 8000998:	4b02      	ldr	r3, [pc, #8]	; (80009a4 <gcmFast_decrypt_setKey+0x10>)
 800099a:	f7ff fe87 	bl	80006ac <cmox_gcmFast_setKey>
 800099e:	b001      	add	sp, #4
 80009a0:	bd00      	pop	{pc}
 80009a2:	bf00      	nop
 80009a4:	0800acfc 	.word	0x0800acfc

080009a8 <gcmFast_decrypt_setIV>:
 80009a8:	b500      	push	{lr}
 80009aa:	b081      	sub	sp, #4
 80009ac:	4b02      	ldr	r3, [pc, #8]	; (80009b8 <gcmFast_decrypt_setIV+0x10>)
 80009ae:	f7ff ff59 	bl	8000864 <cmox_gcmFast_setIV>
 80009b2:	b001      	add	sp, #4
 80009b4:	bd00      	pop	{pc}
 80009b6:	bf00      	nop
 80009b8:	0800acfc 	.word	0x0800acfc

080009bc <gcmFast_decrypt_setTagLen>:
 80009bc:	b500      	push	{lr}
 80009be:	b081      	sub	sp, #4
 80009c0:	4a02      	ldr	r2, [pc, #8]	; (80009cc <gcmFast_decrypt_setTagLen+0x10>)
 80009c2:	f7ff ff87 	bl	80008d4 <cmox_gcmFast_setTagLen>
 80009c6:	b001      	add	sp, #4
 80009c8:	bd00      	pop	{pc}
 80009ca:	bf00      	nop
 80009cc:	0800acfc 	.word	0x0800acfc

080009d0 <gcmFast_decrypt_appendAD>:
 80009d0:	b500      	push	{lr}
 80009d2:	b081      	sub	sp, #4
 80009d4:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <gcmFast_decrypt_appendAD+0x10>)
 80009d6:	f7ff ff95 	bl	8000904 <cmox_gcmFast_appendAD>
 80009da:	b001      	add	sp, #4
 80009dc:	bd00      	pop	{pc}
 80009de:	bf00      	nop
 80009e0:	0800acfc 	.word	0x0800acfc

080009e4 <cmox_gcmFast_decrypt>:
 80009e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009e6:	b085      	sub	sp, #20
 80009e8:	0007      	movs	r7, r0
 80009ea:	000e      	movs	r6, r1
 80009ec:	0014      	movs	r4, r2
 80009ee:	001d      	movs	r5, r3
 80009f0:	490b      	ldr	r1, [pc, #44]	; (8000a20 <cmox_gcmFast_decrypt+0x3c>)
 80009f2:	f7ff ffa7 	bl	8000944 <cmox_gcmFast_getByCipher>
 80009f6:	2800      	cmp	r0, #0
 80009f8:	d101      	bne.n	80009fe <cmox_gcmFast_decrypt+0x1a>
 80009fa:	480a      	ldr	r0, [pc, #40]	; (8000a24 <cmox_gcmFast_decrypt+0x40>)
 80009fc:	e00e      	b.n	8000a1c <cmox_gcmFast_decrypt+0x38>
 80009fe:	219a      	movs	r1, #154	; 0x9a
 8000a00:	0049      	lsls	r1, r1, #1
 8000a02:	1843      	adds	r3, r0, r1
 8000a04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000a06:	9103      	str	r1, [sp, #12]
 8000a08:	9502      	str	r5, [sp, #8]
 8000a0a:	9401      	str	r4, [sp, #4]
 8000a0c:	9600      	str	r6, [sp, #0]
 8000a0e:	0002      	movs	r2, r0
 8000a10:	3208      	adds	r2, #8
 8000a12:	0001      	movs	r1, r0
 8000a14:	3108      	adds	r1, #8
 8000a16:	0038      	movs	r0, r7
 8000a18:	f000 fef0 	bl	80017fc <cmox_gcm_decrypt_common>
 8000a1c:	b005      	add	sp, #20
 8000a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a20:	0800acfc 	.word	0x0800acfc
 8000a24:	00010003 	.word	0x00010003

08000a28 <gcmFast_decrypt_verifyTag>:
 8000a28:	b570      	push	{r4, r5, r6, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	0006      	movs	r6, r0
 8000a2e:	000c      	movs	r4, r1
 8000a30:	0015      	movs	r5, r2
 8000a32:	490a      	ldr	r1, [pc, #40]	; (8000a5c <gcmFast_decrypt_verifyTag+0x34>)
 8000a34:	f7ff ff86 	bl	8000944 <cmox_gcmFast_getByCipher>
 8000a38:	2800      	cmp	r0, #0
 8000a3a:	d101      	bne.n	8000a40 <gcmFast_decrypt_verifyTag+0x18>
 8000a3c:	4808      	ldr	r0, [pc, #32]	; (8000a60 <gcmFast_decrypt_verifyTag+0x38>)
 8000a3e:	e00b      	b.n	8000a58 <gcmFast_decrypt_verifyTag+0x30>
 8000a40:	219a      	movs	r1, #154	; 0x9a
 8000a42:	0049      	lsls	r1, r1, #1
 8000a44:	1843      	adds	r3, r0, r1
 8000a46:	9501      	str	r5, [sp, #4]
 8000a48:	9400      	str	r4, [sp, #0]
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	3208      	adds	r2, #8
 8000a4e:	0001      	movs	r1, r0
 8000a50:	3108      	adds	r1, #8
 8000a52:	0030      	movs	r0, r6
 8000a54:	f000 fff4 	bl	8001a40 <cmox_gcm_decrypt_verify_common>
 8000a58:	b002      	add	sp, #8
 8000a5a:	bd70      	pop	{r4, r5, r6, pc}
 8000a5c:	0800acfc 	.word	0x0800acfc
 8000a60:	00010003 	.word	0x00010003

08000a64 <cmox_gcmFastDecrypt_construct>:
 8000a64:	2800      	cmp	r0, #0
 8000a66:	d007      	beq.n	8000a78 <cmox_gcmFastDecrypt_construct+0x14>
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <cmox_gcmFastDecrypt_construct+0x18>)
 8000a6a:	6002      	str	r2, [r0, #0]
 8000a6c:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <cmox_gcmFastDecrypt_construct+0x1c>)
 8000a6e:	6812      	ldr	r2, [r2, #0]
 8000a70:	2398      	movs	r3, #152	; 0x98
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	50c2      	str	r2, [r0, r3]
 8000a76:	6081      	str	r1, [r0, #8]
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	0800acfc 	.word	0x0800acfc
 8000a80:	0800acf8 	.word	0x0800acf8

08000a84 <gcmFast_encrypt_cleanup>:
 8000a84:	b500      	push	{lr}
 8000a86:	b081      	sub	sp, #4
 8000a88:	4902      	ldr	r1, [pc, #8]	; (8000a94 <gcmFast_encrypt_cleanup+0x10>)
 8000a8a:	f7ff fdeb 	bl	8000664 <cmox_gcmFast_cleanup>
 8000a8e:	b001      	add	sp, #4
 8000a90:	bd00      	pop	{pc}
 8000a92:	bf00      	nop
 8000a94:	0800ad28 	.word	0x0800ad28

08000a98 <gcmFast_encrypt_init>:
 8000a98:	b500      	push	{lr}
 8000a9a:	b081      	sub	sp, #4
 8000a9c:	4902      	ldr	r1, [pc, #8]	; (8000aa8 <gcmFast_encrypt_init+0x10>)
 8000a9e:	f7ff fdf3 	bl	8000688 <cmox_gcmFast_init>
 8000aa2:	b001      	add	sp, #4
 8000aa4:	bd00      	pop	{pc}
 8000aa6:	bf00      	nop
 8000aa8:	0800ad28 	.word	0x0800ad28

08000aac <gcmFast_encrypt_setKey>:
 8000aac:	b500      	push	{lr}
 8000aae:	b081      	sub	sp, #4
 8000ab0:	4b02      	ldr	r3, [pc, #8]	; (8000abc <gcmFast_encrypt_setKey+0x10>)
 8000ab2:	f7ff fdfb 	bl	80006ac <cmox_gcmFast_setKey>
 8000ab6:	b001      	add	sp, #4
 8000ab8:	bd00      	pop	{pc}
 8000aba:	bf00      	nop
 8000abc:	0800ad28 	.word	0x0800ad28

08000ac0 <gcmFast_encrypt_setIV>:
 8000ac0:	b500      	push	{lr}
 8000ac2:	b081      	sub	sp, #4
 8000ac4:	4b02      	ldr	r3, [pc, #8]	; (8000ad0 <gcmFast_encrypt_setIV+0x10>)
 8000ac6:	f7ff fecd 	bl	8000864 <cmox_gcmFast_setIV>
 8000aca:	b001      	add	sp, #4
 8000acc:	bd00      	pop	{pc}
 8000ace:	bf00      	nop
 8000ad0:	0800ad28 	.word	0x0800ad28

08000ad4 <gcmFast_encrypt_setTagLen>:
 8000ad4:	b500      	push	{lr}
 8000ad6:	b081      	sub	sp, #4
 8000ad8:	4a02      	ldr	r2, [pc, #8]	; (8000ae4 <gcmFast_encrypt_setTagLen+0x10>)
 8000ada:	f7ff fefb 	bl	80008d4 <cmox_gcmFast_setTagLen>
 8000ade:	b001      	add	sp, #4
 8000ae0:	bd00      	pop	{pc}
 8000ae2:	bf00      	nop
 8000ae4:	0800ad28 	.word	0x0800ad28

08000ae8 <gcmFast_encrypt_appendAD>:
 8000ae8:	b500      	push	{lr}
 8000aea:	b081      	sub	sp, #4
 8000aec:	4b02      	ldr	r3, [pc, #8]	; (8000af8 <gcmFast_encrypt_appendAD+0x10>)
 8000aee:	f7ff ff09 	bl	8000904 <cmox_gcmFast_appendAD>
 8000af2:	b001      	add	sp, #4
 8000af4:	bd00      	pop	{pc}
 8000af6:	bf00      	nop
 8000af8:	0800ad28 	.word	0x0800ad28

08000afc <cmox_gcmFast_encrypt>:
 8000afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afe:	b085      	sub	sp, #20
 8000b00:	0007      	movs	r7, r0
 8000b02:	000e      	movs	r6, r1
 8000b04:	0014      	movs	r4, r2
 8000b06:	001d      	movs	r5, r3
 8000b08:	490b      	ldr	r1, [pc, #44]	; (8000b38 <cmox_gcmFast_encrypt+0x3c>)
 8000b0a:	f7ff ff1b 	bl	8000944 <cmox_gcmFast_getByCipher>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d101      	bne.n	8000b16 <cmox_gcmFast_encrypt+0x1a>
 8000b12:	480a      	ldr	r0, [pc, #40]	; (8000b3c <cmox_gcmFast_encrypt+0x40>)
 8000b14:	e00e      	b.n	8000b34 <cmox_gcmFast_encrypt+0x38>
 8000b16:	219a      	movs	r1, #154	; 0x9a
 8000b18:	0049      	lsls	r1, r1, #1
 8000b1a:	1843      	adds	r3, r0, r1
 8000b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000b1e:	9103      	str	r1, [sp, #12]
 8000b20:	9502      	str	r5, [sp, #8]
 8000b22:	9401      	str	r4, [sp, #4]
 8000b24:	9600      	str	r6, [sp, #0]
 8000b26:	0002      	movs	r2, r0
 8000b28:	3208      	adds	r2, #8
 8000b2a:	0001      	movs	r1, r0
 8000b2c:	3108      	adds	r1, #8
 8000b2e:	0038      	movs	r0, r7
 8000b30:	f000 fcea 	bl	8001508 <cmox_gcm_encrypt_common>
 8000b34:	b005      	add	sp, #20
 8000b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b38:	0800ad28 	.word	0x0800ad28
 8000b3c:	00010003 	.word	0x00010003

08000b40 <gcmFast_encrypt_generateTag>:
 8000b40:	b570      	push	{r4, r5, r6, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	0006      	movs	r6, r0
 8000b46:	000c      	movs	r4, r1
 8000b48:	0015      	movs	r5, r2
 8000b4a:	490a      	ldr	r1, [pc, #40]	; (8000b74 <gcmFast_encrypt_generateTag+0x34>)
 8000b4c:	f7ff fefa 	bl	8000944 <cmox_gcmFast_getByCipher>
 8000b50:	2800      	cmp	r0, #0
 8000b52:	d101      	bne.n	8000b58 <gcmFast_encrypt_generateTag+0x18>
 8000b54:	4808      	ldr	r0, [pc, #32]	; (8000b78 <gcmFast_encrypt_generateTag+0x38>)
 8000b56:	e00b      	b.n	8000b70 <gcmFast_encrypt_generateTag+0x30>
 8000b58:	219a      	movs	r1, #154	; 0x9a
 8000b5a:	0049      	lsls	r1, r1, #1
 8000b5c:	1843      	adds	r3, r0, r1
 8000b5e:	9501      	str	r5, [sp, #4]
 8000b60:	9400      	str	r4, [sp, #0]
 8000b62:	0002      	movs	r2, r0
 8000b64:	3208      	adds	r2, #8
 8000b66:	0001      	movs	r1, r0
 8000b68:	3108      	adds	r1, #8
 8000b6a:	0030      	movs	r0, r6
 8000b6c:	f000 fdf2 	bl	8001754 <cmox_gcm_generateTag_common>
 8000b70:	b002      	add	sp, #8
 8000b72:	bd70      	pop	{r4, r5, r6, pc}
 8000b74:	0800ad28 	.word	0x0800ad28
 8000b78:	00010003 	.word	0x00010003

08000b7c <cmox_gcmFastEncrypt_construct>:
 8000b7c:	2800      	cmp	r0, #0
 8000b7e:	d007      	beq.n	8000b90 <cmox_gcmFastEncrypt_construct+0x14>
 8000b80:	4a04      	ldr	r2, [pc, #16]	; (8000b94 <cmox_gcmFastEncrypt_construct+0x18>)
 8000b82:	6002      	str	r2, [r0, #0]
 8000b84:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <cmox_gcmFastEncrypt_construct+0x1c>)
 8000b86:	6812      	ldr	r2, [r2, #0]
 8000b88:	2398      	movs	r3, #152	; 0x98
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	50c2      	str	r2, [r0, r3]
 8000b8e:	6081      	str	r1, [r0, #8]
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	0800ad28 	.word	0x0800ad28
 8000b98:	0800acf8 	.word	0x0800acf8

08000b9c <cmox_initialize>:
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d009      	beq.n	8000bb6 <cmox_initialize+0x1a>
 8000ba2:	6801      	ldr	r1, [r0, #0]
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	d005      	beq.n	8000bb4 <cmox_initialize+0x18>
 8000ba8:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <cmox_initialize+0x20>)
 8000baa:	4291      	cmp	r1, r2
 8000bac:	d102      	bne.n	8000bb4 <cmox_initialize+0x18>
 8000bae:	2101      	movs	r1, #1
 8000bb0:	4a03      	ldr	r2, [pc, #12]	; (8000bc0 <cmox_initialize+0x24>)
 8000bb2:	7011      	strb	r1, [r2, #0]
 8000bb4:	6840      	ldr	r0, [r0, #4]
 8000bb6:	f001 febb 	bl	8002930 <cmox_ll_init>
 8000bba:	bd02      	pop	{r1, pc}
 8000bbc:	48370000 	.word	0x48370000
 8000bc0:	20000164 	.word	0x20000164

08000bc4 <cmox_aesFast_encrypt>:
 8000bc4:	b4f4      	push	{r2, r4, r5, r6, r7}
 8000bc6:	b08d      	sub	sp, #52	; 0x34
 8000bc8:	0002      	movs	r2, r0
 8000bca:	0008      	movs	r0, r1
 8000bcc:	6851      	ldr	r1, [r2, #4]
 8000bce:	08ce      	lsrs	r6, r1, #3
 8000bd0:	1cf6      	adds	r6, r6, #3
 8000bd2:	0015      	movs	r5, r2
 8000bd4:	350c      	adds	r5, #12
 8000bd6:	6802      	ldr	r2, [r0, #0]
 8000bd8:	6829      	ldr	r1, [r5, #0]
 8000bda:	4051      	eors	r1, r2
 8000bdc:	6843      	ldr	r3, [r0, #4]
 8000bde:	686a      	ldr	r2, [r5, #4]
 8000be0:	405a      	eors	r2, r3
 8000be2:	6884      	ldr	r4, [r0, #8]
 8000be4:	68ab      	ldr	r3, [r5, #8]
 8000be6:	4063      	eors	r3, r4
 8000be8:	68c0      	ldr	r0, [r0, #12]
 8000bea:	68ec      	ldr	r4, [r5, #12]
 8000bec:	4044      	eors	r4, r0
 8000bee:	9601      	str	r6, [sp, #4]
 8000bf0:	0028      	movs	r0, r5
 8000bf2:	e059      	b.n	8000ca8 <cmox_aesFast_encrypt+0xe4>
 8000bf4:	4ca8      	ldr	r4, [pc, #672]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000bf6:	00be      	lsls	r6, r7, #2
 8000bf8:	59a6      	ldr	r6, [r4, r6]
 8000bfa:	2708      	movs	r7, #8
 8000bfc:	41fe      	rors	r6, r7
 8000bfe:	2710      	movs	r7, #16
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	58e3      	ldr	r3, [r4, r3]
 8000c04:	41fb      	rors	r3, r7
 8000c06:	2718      	movs	r7, #24
 8000c08:	00ad      	lsls	r5, r5, #2
 8000c0a:	5965      	ldr	r5, [r4, r5]
 8000c0c:	41fd      	rors	r5, r7
 8000c0e:	0089      	lsls	r1, r1, #2
 8000c10:	5861      	ldr	r1, [r4, r1]
 8000c12:	404e      	eors	r6, r1
 8000c14:	4073      	eors	r3, r6
 8000c16:	405d      	eors	r5, r3
 8000c18:	6801      	ldr	r1, [r0, #0]
 8000c1a:	4069      	eors	r1, r5
 8000c1c:	2308      	movs	r3, #8
 8000c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000c20:	00ad      	lsls	r5, r5, #2
 8000c22:	5965      	ldr	r5, [r4, r5]
 8000c24:	41dd      	rors	r5, r3
 8000c26:	2310      	movs	r3, #16
 8000c28:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8000c2a:	00b6      	lsls	r6, r6, #2
 8000c2c:	59a6      	ldr	r6, [r4, r6]
 8000c2e:	41de      	rors	r6, r3
 8000c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	58e3      	ldr	r3, [r4, r3]
 8000c36:	41fb      	rors	r3, r7
 8000c38:	0092      	lsls	r2, r2, #2
 8000c3a:	58a2      	ldr	r2, [r4, r2]
 8000c3c:	4055      	eors	r5, r2
 8000c3e:	406e      	eors	r6, r5
 8000c40:	4073      	eors	r3, r6
 8000c42:	6842      	ldr	r2, [r0, #4]
 8000c44:	405a      	eors	r2, r3
 8000c46:	2508      	movs	r5, #8
 8000c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	58e3      	ldr	r3, [r4, r3]
 8000c4e:	41eb      	rors	r3, r5
 8000c50:	2510      	movs	r5, #16
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	00b6      	lsls	r6, r6, #2
 8000c56:	59a6      	ldr	r6, [r4, r6]
 8000c58:	41ee      	rors	r6, r5
 8000c5a:	9d07      	ldr	r5, [sp, #28]
 8000c5c:	00ad      	lsls	r5, r5, #2
 8000c5e:	5965      	ldr	r5, [r4, r5]
 8000c60:	41fd      	rors	r5, r7
 8000c62:	9f06      	ldr	r7, [sp, #24]
 8000c64:	00bf      	lsls	r7, r7, #2
 8000c66:	59e7      	ldr	r7, [r4, r7]
 8000c68:	407b      	eors	r3, r7
 8000c6a:	405e      	eors	r6, r3
 8000c6c:	4075      	eors	r5, r6
 8000c6e:	6883      	ldr	r3, [r0, #8]
 8000c70:	406b      	eors	r3, r5
 8000c72:	2508      	movs	r5, #8
 8000c74:	9e05      	ldr	r6, [sp, #20]
 8000c76:	00b6      	lsls	r6, r6, #2
 8000c78:	59a6      	ldr	r6, [r4, r6]
 8000c7a:	41ee      	rors	r6, r5
 8000c7c:	9605      	str	r6, [sp, #20]
 8000c7e:	2610      	movs	r6, #16
 8000c80:	9d04      	ldr	r5, [sp, #16]
 8000c82:	00ad      	lsls	r5, r5, #2
 8000c84:	5965      	ldr	r5, [r4, r5]
 8000c86:	41f5      	rors	r5, r6
 8000c88:	2618      	movs	r6, #24
 8000c8a:	9f03      	ldr	r7, [sp, #12]
 8000c8c:	00bf      	lsls	r7, r7, #2
 8000c8e:	59e7      	ldr	r7, [r4, r7]
 8000c90:	41f7      	rors	r7, r6
 8000c92:	9700      	str	r7, [sp, #0]
 8000c94:	9e02      	ldr	r6, [sp, #8]
 8000c96:	00b6      	lsls	r6, r6, #2
 8000c98:	59a4      	ldr	r4, [r4, r6]
 8000c9a:	9e05      	ldr	r6, [sp, #20]
 8000c9c:	4066      	eors	r6, r4
 8000c9e:	4075      	eors	r5, r6
 8000ca0:	463e      	mov	r6, r7
 8000ca2:	406e      	eors	r6, r5
 8000ca4:	68c4      	ldr	r4, [r0, #12]
 8000ca6:	4074      	eors	r4, r6
 8000ca8:	2608      	movs	r6, #8
 8000caa:	4d7b      	ldr	r5, [pc, #492]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000cac:	0217      	lsls	r7, r2, #8
 8000cae:	0e3f      	lsrs	r7, r7, #24
 8000cb0:	00bf      	lsls	r7, r7, #2
 8000cb2:	59ed      	ldr	r5, [r5, r7]
 8000cb4:	41f5      	rors	r5, r6
 8000cb6:	9502      	str	r5, [sp, #8]
 8000cb8:	2610      	movs	r6, #16
 8000cba:	4d77      	ldr	r5, [pc, #476]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000cbc:	041f      	lsls	r7, r3, #16
 8000cbe:	0e3f      	lsrs	r7, r7, #24
 8000cc0:	00bf      	lsls	r7, r7, #2
 8000cc2:	59ed      	ldr	r5, [r5, r7]
 8000cc4:	41f5      	rors	r5, r6
 8000cc6:	9500      	str	r5, [sp, #0]
 8000cc8:	2618      	movs	r6, #24
 8000cca:	4d73      	ldr	r5, [pc, #460]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000ccc:	0627      	lsls	r7, r4, #24
 8000cce:	0dbf      	lsrs	r7, r7, #22
 8000cd0:	59ed      	ldr	r5, [r5, r7]
 8000cd2:	41f5      	rors	r5, r6
 8000cd4:	4e70      	ldr	r6, [pc, #448]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000cd6:	0e0f      	lsrs	r7, r1, #24
 8000cd8:	00bf      	lsls	r7, r7, #2
 8000cda:	59f7      	ldr	r7, [r6, r7]
 8000cdc:	9e02      	ldr	r6, [sp, #8]
 8000cde:	407e      	eors	r6, r7
 8000ce0:	9f00      	ldr	r7, [sp, #0]
 8000ce2:	4077      	eors	r7, r6
 8000ce4:	407d      	eors	r5, r7
 8000ce6:	6906      	ldr	r6, [r0, #16]
 8000ce8:	406e      	eors	r6, r5
 8000cea:	9600      	str	r6, [sp, #0]
 8000cec:	2608      	movs	r6, #8
 8000cee:	4d6a      	ldr	r5, [pc, #424]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000cf0:	021f      	lsls	r7, r3, #8
 8000cf2:	0e3f      	lsrs	r7, r7, #24
 8000cf4:	00bf      	lsls	r7, r7, #2
 8000cf6:	59ed      	ldr	r5, [r5, r7]
 8000cf8:	41f5      	rors	r5, r6
 8000cfa:	4f67      	ldr	r7, [pc, #412]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000cfc:	0426      	lsls	r6, r4, #16
 8000cfe:	0e36      	lsrs	r6, r6, #24
 8000d00:	00b6      	lsls	r6, r6, #2
 8000d02:	59be      	ldr	r6, [r7, r6]
 8000d04:	2710      	movs	r7, #16
 8000d06:	41fe      	rors	r6, r7
 8000d08:	9603      	str	r6, [sp, #12]
 8000d0a:	4f63      	ldr	r7, [pc, #396]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d0c:	060e      	lsls	r6, r1, #24
 8000d0e:	0db6      	lsrs	r6, r6, #22
 8000d10:	59be      	ldr	r6, [r7, r6]
 8000d12:	2718      	movs	r7, #24
 8000d14:	41fe      	rors	r6, r7
 8000d16:	9602      	str	r6, [sp, #8]
 8000d18:	4e5f      	ldr	r6, [pc, #380]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d1a:	0e17      	lsrs	r7, r2, #24
 8000d1c:	00bf      	lsls	r7, r7, #2
 8000d1e:	59f6      	ldr	r6, [r6, r7]
 8000d20:	4075      	eors	r5, r6
 8000d22:	9e03      	ldr	r6, [sp, #12]
 8000d24:	406e      	eors	r6, r5
 8000d26:	9f02      	ldr	r7, [sp, #8]
 8000d28:	4077      	eors	r7, r6
 8000d2a:	6945      	ldr	r5, [r0, #20]
 8000d2c:	407d      	eors	r5, r7
 8000d2e:	4f5a      	ldr	r7, [pc, #360]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d30:	0226      	lsls	r6, r4, #8
 8000d32:	0e36      	lsrs	r6, r6, #24
 8000d34:	00b6      	lsls	r6, r6, #2
 8000d36:	59be      	ldr	r6, [r7, r6]
 8000d38:	2708      	movs	r7, #8
 8000d3a:	41fe      	rors	r6, r7
 8000d3c:	9604      	str	r6, [sp, #16]
 8000d3e:	4f56      	ldr	r7, [pc, #344]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d40:	040e      	lsls	r6, r1, #16
 8000d42:	0e36      	lsrs	r6, r6, #24
 8000d44:	00b6      	lsls	r6, r6, #2
 8000d46:	59be      	ldr	r6, [r7, r6]
 8000d48:	2710      	movs	r7, #16
 8000d4a:	41fe      	rors	r6, r7
 8000d4c:	9603      	str	r6, [sp, #12]
 8000d4e:	4f52      	ldr	r7, [pc, #328]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d50:	0616      	lsls	r6, r2, #24
 8000d52:	0db6      	lsrs	r6, r6, #22
 8000d54:	59be      	ldr	r6, [r7, r6]
 8000d56:	2718      	movs	r7, #24
 8000d58:	41fe      	rors	r6, r7
 8000d5a:	9602      	str	r6, [sp, #8]
 8000d5c:	4e4e      	ldr	r6, [pc, #312]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d5e:	0e1f      	lsrs	r7, r3, #24
 8000d60:	00bf      	lsls	r7, r7, #2
 8000d62:	59f6      	ldr	r6, [r6, r7]
 8000d64:	9f04      	ldr	r7, [sp, #16]
 8000d66:	4077      	eors	r7, r6
 8000d68:	9e03      	ldr	r6, [sp, #12]
 8000d6a:	407e      	eors	r6, r7
 8000d6c:	9f02      	ldr	r7, [sp, #8]
 8000d6e:	4077      	eors	r7, r6
 8000d70:	6986      	ldr	r6, [r0, #24]
 8000d72:	407e      	eors	r6, r7
 8000d74:	4f48      	ldr	r7, [pc, #288]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d76:	0209      	lsls	r1, r1, #8
 8000d78:	0e09      	lsrs	r1, r1, #24
 8000d7a:	0089      	lsls	r1, r1, #2
 8000d7c:	5879      	ldr	r1, [r7, r1]
 8000d7e:	2708      	movs	r7, #8
 8000d80:	41f9      	rors	r1, r7
 8000d82:	4f45      	ldr	r7, [pc, #276]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d84:	0412      	lsls	r2, r2, #16
 8000d86:	0e12      	lsrs	r2, r2, #24
 8000d88:	0092      	lsls	r2, r2, #2
 8000d8a:	58ba      	ldr	r2, [r7, r2]
 8000d8c:	2710      	movs	r7, #16
 8000d8e:	41fa      	rors	r2, r7
 8000d90:	4f41      	ldr	r7, [pc, #260]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d92:	061b      	lsls	r3, r3, #24
 8000d94:	0d9b      	lsrs	r3, r3, #22
 8000d96:	58fb      	ldr	r3, [r7, r3]
 8000d98:	2718      	movs	r7, #24
 8000d9a:	41fb      	rors	r3, r7
 8000d9c:	4f3e      	ldr	r7, [pc, #248]	; (8000e98 <cmox_aesFast_encrypt+0x2d4>)
 8000d9e:	0e24      	lsrs	r4, r4, #24
 8000da0:	00a4      	lsls	r4, r4, #2
 8000da2:	593c      	ldr	r4, [r7, r4]
 8000da4:	4061      	eors	r1, r4
 8000da6:	404a      	eors	r2, r1
 8000da8:	4053      	eors	r3, r2
 8000daa:	69c4      	ldr	r4, [r0, #28]
 8000dac:	405c      	eors	r4, r3
 8000dae:	3020      	adds	r0, #32
 8000db0:	9901      	ldr	r1, [sp, #4]
 8000db2:	1e49      	subs	r1, r1, #1
 8000db4:	9101      	str	r1, [sp, #4]
 8000db6:	0e21      	lsrs	r1, r4, #24
 8000db8:	9102      	str	r1, [sp, #8]
 8000dba:	0429      	lsls	r1, r5, #16
 8000dbc:	0e09      	lsrs	r1, r1, #24
 8000dbe:	9104      	str	r1, [sp, #16]
 8000dc0:	9900      	ldr	r1, [sp, #0]
 8000dc2:	0209      	lsls	r1, r1, #8
 8000dc4:	0e09      	lsrs	r1, r1, #24
 8000dc6:	9105      	str	r1, [sp, #20]
 8000dc8:	0e31      	lsrs	r1, r6, #24
 8000dca:	9106      	str	r1, [sp, #24]
 8000dcc:	9900      	ldr	r1, [sp, #0]
 8000dce:	0409      	lsls	r1, r1, #16
 8000dd0:	0e09      	lsrs	r1, r1, #24
 8000dd2:	9108      	str	r1, [sp, #32]
 8000dd4:	0221      	lsls	r1, r4, #8
 8000dd6:	0e09      	lsrs	r1, r1, #24
 8000dd8:	9109      	str	r1, [sp, #36]	; 0x24
 8000dda:	0e2a      	lsrs	r2, r5, #24
 8000ddc:	0421      	lsls	r1, r4, #16
 8000dde:	0e09      	lsrs	r1, r1, #24
 8000de0:	910b      	str	r1, [sp, #44]	; 0x2c
 8000de2:	0231      	lsls	r1, r6, #8
 8000de4:	0e09      	lsrs	r1, r1, #24
 8000de6:	910c      	str	r1, [sp, #48]	; 0x30
 8000de8:	9900      	ldr	r1, [sp, #0]
 8000dea:	0e09      	lsrs	r1, r1, #24
 8000dec:	0433      	lsls	r3, r6, #16
 8000dee:	0e1b      	lsrs	r3, r3, #24
 8000df0:	022f      	lsls	r7, r5, #8
 8000df2:	0e3f      	lsrs	r7, r7, #24
 8000df4:	b2f6      	uxtb	r6, r6
 8000df6:	9603      	str	r6, [sp, #12]
 8000df8:	b2ed      	uxtb	r5, r5
 8000dfa:	9507      	str	r5, [sp, #28]
 8000dfc:	9d00      	ldr	r5, [sp, #0]
 8000dfe:	b2ed      	uxtb	r5, r5
 8000e00:	950a      	str	r5, [sp, #40]	; 0x28
 8000e02:	b2e5      	uxtb	r5, r4
 8000e04:	9c01      	ldr	r4, [sp, #4]
 8000e06:	2c00      	cmp	r4, #0
 8000e08:	d000      	beq.n	8000e0c <cmox_aesFast_encrypt+0x248>
 8000e0a:	e6f3      	b.n	8000bf4 <cmox_aesFast_encrypt+0x30>
 8000e0c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8000e0e:	4e23      	ldr	r6, [pc, #140]	; (8000e9c <cmox_aesFast_encrypt+0x2d8>)
 8000e10:	5c71      	ldrb	r1, [r6, r1]
 8000e12:	0609      	lsls	r1, r1, #24
 8000e14:	468c      	mov	ip, r1
 8000e16:	5df1      	ldrb	r1, [r6, r7]
 8000e18:	0409      	lsls	r1, r1, #16
 8000e1a:	4667      	mov	r7, ip
 8000e1c:	4339      	orrs	r1, r7
 8000e1e:	5cf3      	ldrb	r3, [r6, r3]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	430b      	orrs	r3, r1
 8000e24:	5d71      	ldrb	r1, [r6, r5]
 8000e26:	4319      	orrs	r1, r3
 8000e28:	6803      	ldr	r3, [r0, #0]
 8000e2a:	404b      	eors	r3, r1
 8000e2c:	6023      	str	r3, [r4, #0]
 8000e2e:	5cb1      	ldrb	r1, [r6, r2]
 8000e30:	0609      	lsls	r1, r1, #24
 8000e32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000e34:	5cb2      	ldrb	r2, [r6, r2]
 8000e36:	0412      	lsls	r2, r2, #16
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8000e3c:	5c71      	ldrb	r1, [r6, r1]
 8000e3e:	0209      	lsls	r1, r1, #8
 8000e40:	4311      	orrs	r1, r2
 8000e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000e44:	5cb2      	ldrb	r2, [r6, r2]
 8000e46:	430a      	orrs	r2, r1
 8000e48:	6841      	ldr	r1, [r0, #4]
 8000e4a:	4051      	eors	r1, r2
 8000e4c:	6061      	str	r1, [r4, #4]
 8000e4e:	9906      	ldr	r1, [sp, #24]
 8000e50:	5c71      	ldrb	r1, [r6, r1]
 8000e52:	0609      	lsls	r1, r1, #24
 8000e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000e56:	5cb2      	ldrb	r2, [r6, r2]
 8000e58:	0412      	lsls	r2, r2, #16
 8000e5a:	430a      	orrs	r2, r1
 8000e5c:	9908      	ldr	r1, [sp, #32]
 8000e5e:	5c71      	ldrb	r1, [r6, r1]
 8000e60:	0209      	lsls	r1, r1, #8
 8000e62:	4311      	orrs	r1, r2
 8000e64:	9a07      	ldr	r2, [sp, #28]
 8000e66:	5cb2      	ldrb	r2, [r6, r2]
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	6881      	ldr	r1, [r0, #8]
 8000e6c:	4051      	eors	r1, r2
 8000e6e:	60a1      	str	r1, [r4, #8]
 8000e70:	9902      	ldr	r1, [sp, #8]
 8000e72:	5c71      	ldrb	r1, [r6, r1]
 8000e74:	0609      	lsls	r1, r1, #24
 8000e76:	9a05      	ldr	r2, [sp, #20]
 8000e78:	5cb2      	ldrb	r2, [r6, r2]
 8000e7a:	0412      	lsls	r2, r2, #16
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	9904      	ldr	r1, [sp, #16]
 8000e80:	5c71      	ldrb	r1, [r6, r1]
 8000e82:	0209      	lsls	r1, r1, #8
 8000e84:	4311      	orrs	r1, r2
 8000e86:	9a03      	ldr	r2, [sp, #12]
 8000e88:	5cb2      	ldrb	r2, [r6, r2]
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	68c0      	ldr	r0, [r0, #12]
 8000e8e:	4050      	eors	r0, r2
 8000e90:	60e0      	str	r0, [r4, #12]
 8000e92:	b00e      	add	sp, #56	; 0x38
 8000e94:	bcf0      	pop	{r4, r5, r6, r7}
 8000e96:	4770      	bx	lr
 8000e98:	0800aee0 	.word	0x0800aee0
 8000e9c:	0800b2e0 	.word	0x0800b2e0

08000ea0 <cmox_cipherMode_setKey>:
 8000ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ea2:	b08e      	sub	sp, #56	; 0x38
 8000ea4:	49de      	ldr	r1, [pc, #888]	; (8001220 <cmox_cipherMode_setKey+0x380>)
 8000ea6:	4bdf      	ldr	r3, [pc, #892]	; (8001224 <cmox_cipherMode_setKey+0x384>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	9810      	ldr	r0, [sp, #64]	; 0x40
 8000eac:	2810      	cmp	r0, #16
 8000eae:	d006      	beq.n	8000ebe <cmox_cipherMode_setKey+0x1e>
 8000eb0:	2818      	cmp	r0, #24
 8000eb2:	d100      	bne.n	8000eb6 <cmox_cipherMode_setKey+0x16>
 8000eb4:	e094      	b.n	8000fe0 <cmox_cipherMode_setKey+0x140>
 8000eb6:	2820      	cmp	r0, #32
 8000eb8:	d100      	bne.n	8000ebc <cmox_cipherMode_setKey+0x1c>
 8000eba:	e121      	b.n	8001100 <cmox_cipherMode_setKey+0x260>
 8000ebc:	e1b8      	b.n	8001230 <cmox_cipherMode_setKey+0x390>
 8000ebe:	a80b      	add	r0, sp, #44	; 0x2c
 8000ec0:	4cd9      	ldr	r4, [pc, #868]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8000ec2:	cc60      	ldmia	r4!, {r5, r6}
 8000ec4:	c060      	stmia	r0!, {r5, r6}
 8000ec6:	48d9      	ldr	r0, [pc, #868]	; (800122c <cmox_cipherMode_setKey+0x38c>)
 8000ec8:	7800      	ldrb	r0, [r0, #0]
 8000eca:	466c      	mov	r4, sp
 8000ecc:	7020      	strb	r0, [r4, #0]
 8000ece:	4668      	mov	r0, sp
 8000ed0:	7800      	ldrb	r0, [r0, #0]
 8000ed2:	2800      	cmp	r0, #0
 8000ed4:	d101      	bne.n	8000eda <cmox_cipherMode_setKey+0x3a>
 8000ed6:	2400      	movs	r4, #0
 8000ed8:	e001      	b.n	8000ede <cmox_cipherMode_setKey+0x3e>
 8000eda:	2004      	movs	r0, #4
 8000edc:	2404      	movs	r4, #4
 8000ede:	4ddd      	ldr	r5, [pc, #884]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8000ee0:	5828      	ldr	r0, [r5, r0]
 8000ee2:	ad0b      	add	r5, sp, #44	; 0x2c
 8000ee4:	592c      	ldr	r4, [r5, r4]
 8000ee6:	1900      	adds	r0, r0, r4
 8000ee8:	4cdb      	ldr	r4, [pc, #876]	; (8001258 <cmox_cipherMode_setKey+0x3b8>)
 8000eea:	6004      	str	r4, [r0, #0]
 8000eec:	6805      	ldr	r5, [r0, #0]
 8000eee:	2401      	movs	r4, #1
 8000ef0:	6084      	str	r4, [r0, #8]
 8000ef2:	48d8      	ldr	r0, [pc, #864]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8000ef4:	6840      	ldr	r0, [r0, #4]
 8000ef6:	9002      	str	r0, [sp, #8]
 8000ef8:	48d6      	ldr	r0, [pc, #856]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8000efa:	6800      	ldr	r0, [r0, #0]
 8000efc:	9001      	str	r0, [sp, #4]
 8000efe:	ac03      	add	r4, sp, #12
 8000f00:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8000f02:	7b80      	ldrb	r0, [r0, #14]
 8000f04:	9e02      	ldr	r6, [sp, #8]
 8000f06:	406e      	eors	r6, r5
 8000f08:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8000f0a:	4077      	eors	r7, r6
 8000f0c:	2504      	movs	r5, #4
 8000f0e:	407d      	eors	r5, r7
 8000f10:	9f01      	ldr	r7, [sp, #4]
 8000f12:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8000f14:	407e      	eors	r6, r7
 8000f16:	27fc      	movs	r7, #252	; 0xfc
 8000f18:	4077      	eors	r7, r6
 8000f1a:	19ed      	adds	r5, r5, r7
 8000f1c:	2652      	movs	r6, #82	; 0x52
 8000f1e:	406e      	eors	r6, r5
 8000f20:	1980      	adds	r0, r0, r6
 8000f22:	73a0      	strb	r0, [r4, #14]
 8000f24:	2501      	movs	r5, #1
 8000f26:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8000f28:	5d46      	ldrb	r6, [r0, r5]
 8000f2a:	5566      	strb	r6, [r4, r5]
 8000f2c:	1c6d      	adds	r5, r5, #1
 8000f2e:	2d0e      	cmp	r5, #14
 8000f30:	d3fa      	bcc.n	8000f28 <cmox_cipherMode_setKey+0x88>
 8000f32:	4cbd      	ldr	r4, [pc, #756]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8000f34:	ad0c      	add	r5, sp, #48	; 0x30
 8000f36:	ccc0      	ldmia	r4!, {r6, r7}
 8000f38:	c5c0      	stmia	r5!, {r6, r7}
 8000f3a:	3c08      	subs	r4, #8
 8000f3c:	2504      	movs	r5, #4
 8000f3e:	466e      	mov	r6, sp
 8000f40:	7836      	ldrb	r6, [r6, #0]
 8000f42:	2e00      	cmp	r6, #0
 8000f44:	d101      	bne.n	8000f4a <cmox_cipherMode_setKey+0xaa>
 8000f46:	920b      	str	r2, [sp, #44]	; 0x2c
 8000f48:	e001      	b.n	8000f4e <cmox_cipherMode_setKey+0xae>
 8000f4a:	2604      	movs	r6, #4
 8000f4c:	950b      	str	r5, [sp, #44]	; 0x2c
 8000f4e:	4fc1      	ldr	r7, [pc, #772]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8000f50:	59bf      	ldr	r7, [r7, r6]
 8000f52:	46bc      	mov	ip, r7
 8000f54:	af0c      	add	r7, sp, #48	; 0x30
 8000f56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8000f58:	59be      	ldr	r6, [r7, r6]
 8000f5a:	4667      	mov	r7, ip
 8000f5c:	19be      	adds	r6, r7, r6
 8000f5e:	6033      	str	r3, [r6, #0]
 8000f60:	6833      	ldr	r3, [r6, #0]
 8000f62:	2701      	movs	r7, #1
 8000f64:	60b7      	str	r7, [r6, #8]
 8000f66:	7806      	ldrb	r6, [r0, #0]
 8000f68:	46b4      	mov	ip, r6
 8000f6a:	9e02      	ldr	r6, [sp, #8]
 8000f6c:	405e      	eors	r6, r3
 8000f6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000f70:	4073      	eors	r3, r6
 8000f72:	2604      	movs	r6, #4
 8000f74:	405e      	eors	r6, r3
 8000f76:	9f01      	ldr	r7, [sp, #4]
 8000f78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000f7a:	407b      	eors	r3, r7
 8000f7c:	27fc      	movs	r7, #252	; 0xfc
 8000f7e:	405f      	eors	r7, r3
 8000f80:	19f6      	adds	r6, r6, r7
 8000f82:	230b      	movs	r3, #11
 8000f84:	4073      	eors	r3, r6
 8000f86:	4666      	mov	r6, ip
 8000f88:	18f3      	adds	r3, r6, r3
 8000f8a:	466e      	mov	r6, sp
 8000f8c:	7333      	strb	r3, [r6, #12]
 8000f8e:	ab0b      	add	r3, sp, #44	; 0x2c
 8000f90:	ccc0      	ldmia	r4!, {r6, r7}
 8000f92:	c3c0      	stmia	r3!, {r6, r7}
 8000f94:	466b      	mov	r3, sp
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <cmox_cipherMode_setKey+0x100>
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	2204      	movs	r2, #4
 8000fa0:	4cac      	ldr	r4, [pc, #688]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8000fa2:	58e3      	ldr	r3, [r4, r3]
 8000fa4:	ac0b      	add	r4, sp, #44	; 0x2c
 8000fa6:	58a2      	ldr	r2, [r4, r2]
 8000fa8:	189a      	adds	r2, r3, r2
 8000faa:	6011      	str	r1, [r2, #0]
 8000fac:	6811      	ldr	r1, [r2, #0]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	6093      	str	r3, [r2, #8]
 8000fb2:	7bc0      	ldrb	r0, [r0, #15]
 8000fb4:	9a02      	ldr	r2, [sp, #8]
 8000fb6:	404a      	eors	r2, r1
 8000fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8000fba:	4051      	eors	r1, r2
 8000fbc:	404d      	eors	r5, r1
 8000fbe:	9901      	ldr	r1, [sp, #4]
 8000fc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000fc2:	404a      	eors	r2, r1
 8000fc4:	21fc      	movs	r1, #252	; 0xfc
 8000fc6:	4051      	eors	r1, r2
 8000fc8:	1869      	adds	r1, r5, r1
 8000fca:	2285      	movs	r2, #133	; 0x85
 8000fcc:	404a      	eors	r2, r1
 8000fce:	1880      	adds	r0, r0, r2
 8000fd0:	a903      	add	r1, sp, #12
 8000fd2:	73c8      	strb	r0, [r1, #15]
 8000fd4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8000fd6:	7a20      	ldrb	r0, [r4, #8]
 8000fd8:	07c0      	lsls	r0, r0, #31
 8000fda:	d500      	bpl.n	8000fde <cmox_cipherMode_setKey+0x13e>
 8000fdc:	e12a      	b.n	8001234 <cmox_cipherMode_setKey+0x394>
 8000fde:	e127      	b.n	8001230 <cmox_cipherMode_setKey+0x390>
 8000fe0:	a80b      	add	r0, sp, #44	; 0x2c
 8000fe2:	4c91      	ldr	r4, [pc, #580]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8000fe4:	cc60      	ldmia	r4!, {r5, r6}
 8000fe6:	c060      	stmia	r0!, {r5, r6}
 8000fe8:	4890      	ldr	r0, [pc, #576]	; (800122c <cmox_cipherMode_setKey+0x38c>)
 8000fea:	7800      	ldrb	r0, [r0, #0]
 8000fec:	466c      	mov	r4, sp
 8000fee:	7020      	strb	r0, [r4, #0]
 8000ff0:	4668      	mov	r0, sp
 8000ff2:	7800      	ldrb	r0, [r0, #0]
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d101      	bne.n	8000ffc <cmox_cipherMode_setKey+0x15c>
 8000ff8:	2400      	movs	r4, #0
 8000ffa:	e001      	b.n	8001000 <cmox_cipherMode_setKey+0x160>
 8000ffc:	2004      	movs	r0, #4
 8000ffe:	2404      	movs	r4, #4
 8001000:	4d94      	ldr	r5, [pc, #592]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8001002:	5828      	ldr	r0, [r5, r0]
 8001004:	ad0b      	add	r5, sp, #44	; 0x2c
 8001006:	592c      	ldr	r4, [r5, r4]
 8001008:	1904      	adds	r4, r0, r4
 800100a:	6021      	str	r1, [r4, #0]
 800100c:	6820      	ldr	r0, [r4, #0]
 800100e:	2101      	movs	r1, #1
 8001010:	60a1      	str	r1, [r4, #8]
 8001012:	4990      	ldr	r1, [pc, #576]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8001014:	6849      	ldr	r1, [r1, #4]
 8001016:	9102      	str	r1, [sp, #8]
 8001018:	498e      	ldr	r1, [pc, #568]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 800101a:	6809      	ldr	r1, [r1, #0]
 800101c:	9101      	str	r1, [sp, #4]
 800101e:	a903      	add	r1, sp, #12
 8001020:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8001022:	7ba4      	ldrb	r4, [r4, #14]
 8001024:	9d02      	ldr	r5, [sp, #8]
 8001026:	4045      	eors	r5, r0
 8001028:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800102a:	406e      	eors	r6, r5
 800102c:	2004      	movs	r0, #4
 800102e:	4070      	eors	r0, r6
 8001030:	9d01      	ldr	r5, [sp, #4]
 8001032:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001034:	406e      	eors	r6, r5
 8001036:	25fc      	movs	r5, #252	; 0xfc
 8001038:	4075      	eors	r5, r6
 800103a:	1940      	adds	r0, r0, r5
 800103c:	2585      	movs	r5, #133	; 0x85
 800103e:	4045      	eors	r5, r0
 8001040:	1960      	adds	r0, r4, r5
 8001042:	7388      	strb	r0, [r1, #14]
 8001044:	2401      	movs	r4, #1
 8001046:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001048:	5d05      	ldrb	r5, [r0, r4]
 800104a:	550d      	strb	r5, [r1, r4]
 800104c:	1c64      	adds	r4, r4, #1
 800104e:	2c0e      	cmp	r4, #14
 8001050:	d3fa      	bcc.n	8001048 <cmox_cipherMode_setKey+0x1a8>
 8001052:	4c75      	ldr	r4, [pc, #468]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8001054:	a90b      	add	r1, sp, #44	; 0x2c
 8001056:	cc60      	ldmia	r4!, {r5, r6}
 8001058:	c160      	stmia	r1!, {r5, r6}
 800105a:	3c08      	subs	r4, #8
 800105c:	4669      	mov	r1, sp
 800105e:	7809      	ldrb	r1, [r1, #0]
 8001060:	2900      	cmp	r1, #0
 8001062:	d101      	bne.n	8001068 <cmox_cipherMode_setKey+0x1c8>
 8001064:	2500      	movs	r5, #0
 8001066:	e001      	b.n	800106c <cmox_cipherMode_setKey+0x1cc>
 8001068:	2504      	movs	r5, #4
 800106a:	2104      	movs	r1, #4
 800106c:	4e79      	ldr	r6, [pc, #484]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 800106e:	5975      	ldr	r5, [r6, r5]
 8001070:	ae0b      	add	r6, sp, #44	; 0x2c
 8001072:	5871      	ldr	r1, [r6, r1]
 8001074:	186d      	adds	r5, r5, r1
 8001076:	4978      	ldr	r1, [pc, #480]	; (8001258 <cmox_cipherMode_setKey+0x3b8>)
 8001078:	6029      	str	r1, [r5, #0]
 800107a:	6829      	ldr	r1, [r5, #0]
 800107c:	2601      	movs	r6, #1
 800107e:	60ae      	str	r6, [r5, #8]
 8001080:	2504      	movs	r5, #4
 8001082:	7806      	ldrb	r6, [r0, #0]
 8001084:	46b4      	mov	ip, r6
 8001086:	9e02      	ldr	r6, [sp, #8]
 8001088:	404e      	eors	r6, r1
 800108a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800108c:	4071      	eors	r1, r6
 800108e:	2604      	movs	r6, #4
 8001090:	404e      	eors	r6, r1
 8001092:	9f01      	ldr	r7, [sp, #4]
 8001094:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001096:	4079      	eors	r1, r7
 8001098:	27fc      	movs	r7, #252	; 0xfc
 800109a:	404f      	eors	r7, r1
 800109c:	19f6      	adds	r6, r6, r7
 800109e:	2152      	movs	r1, #82	; 0x52
 80010a0:	4071      	eors	r1, r6
 80010a2:	4666      	mov	r6, ip
 80010a4:	1871      	adds	r1, r6, r1
 80010a6:	466e      	mov	r6, sp
 80010a8:	7331      	strb	r1, [r6, #12]
 80010aa:	a90b      	add	r1, sp, #44	; 0x2c
 80010ac:	ccc0      	ldmia	r4!, {r6, r7}
 80010ae:	c1c0      	stmia	r1!, {r6, r7}
 80010b0:	4669      	mov	r1, sp
 80010b2:	7809      	ldrb	r1, [r1, #0]
 80010b4:	2900      	cmp	r1, #0
 80010b6:	d001      	beq.n	80010bc <cmox_cipherMode_setKey+0x21c>
 80010b8:	2104      	movs	r1, #4
 80010ba:	2204      	movs	r2, #4
 80010bc:	4c65      	ldr	r4, [pc, #404]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 80010be:	5861      	ldr	r1, [r4, r1]
 80010c0:	ac0b      	add	r4, sp, #44	; 0x2c
 80010c2:	58a2      	ldr	r2, [r4, r2]
 80010c4:	1889      	adds	r1, r1, r2
 80010c6:	600b      	str	r3, [r1, #0]
 80010c8:	680b      	ldr	r3, [r1, #0]
 80010ca:	2201      	movs	r2, #1
 80010cc:	608a      	str	r2, [r1, #8]
 80010ce:	a903      	add	r1, sp, #12
 80010d0:	7bc2      	ldrb	r2, [r0, #15]
 80010d2:	9c02      	ldr	r4, [sp, #8]
 80010d4:	405c      	eors	r4, r3
 80010d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80010d8:	4063      	eors	r3, r4
 80010da:	405d      	eors	r5, r3
 80010dc:	9b01      	ldr	r3, [sp, #4]
 80010de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80010e0:	405c      	eors	r4, r3
 80010e2:	23fc      	movs	r3, #252	; 0xfc
 80010e4:	4063      	eors	r3, r4
 80010e6:	18eb      	adds	r3, r5, r3
 80010e8:	240b      	movs	r4, #11
 80010ea:	405c      	eors	r4, r3
 80010ec:	1912      	adds	r2, r2, r4
 80010ee:	73ca      	strb	r2, [r1, #15]
 80010f0:	2210      	movs	r2, #16
 80010f2:	5c83      	ldrb	r3, [r0, r2]
 80010f4:	548b      	strb	r3, [r1, r2]
 80010f6:	1c52      	adds	r2, r2, #1
 80010f8:	2a18      	cmp	r2, #24
 80010fa:	d300      	bcc.n	80010fe <cmox_cipherMode_setKey+0x25e>
 80010fc:	e76a      	b.n	8000fd4 <cmox_cipherMode_setKey+0x134>
 80010fe:	e7f8      	b.n	80010f2 <cmox_cipherMode_setKey+0x252>
 8001100:	a80b      	add	r0, sp, #44	; 0x2c
 8001102:	4c49      	ldr	r4, [pc, #292]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8001104:	cc60      	ldmia	r4!, {r5, r6}
 8001106:	c060      	stmia	r0!, {r5, r6}
 8001108:	4848      	ldr	r0, [pc, #288]	; (800122c <cmox_cipherMode_setKey+0x38c>)
 800110a:	7800      	ldrb	r0, [r0, #0]
 800110c:	466c      	mov	r4, sp
 800110e:	7020      	strb	r0, [r4, #0]
 8001110:	4668      	mov	r0, sp
 8001112:	7800      	ldrb	r0, [r0, #0]
 8001114:	2800      	cmp	r0, #0
 8001116:	d101      	bne.n	800111c <cmox_cipherMode_setKey+0x27c>
 8001118:	2400      	movs	r4, #0
 800111a:	e001      	b.n	8001120 <cmox_cipherMode_setKey+0x280>
 800111c:	2004      	movs	r0, #4
 800111e:	2404      	movs	r4, #4
 8001120:	4d4c      	ldr	r5, [pc, #304]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8001122:	5828      	ldr	r0, [r5, r0]
 8001124:	ad0b      	add	r5, sp, #44	; 0x2c
 8001126:	592c      	ldr	r4, [r5, r4]
 8001128:	1900      	adds	r0, r0, r4
 800112a:	6003      	str	r3, [r0, #0]
 800112c:	6805      	ldr	r5, [r0, #0]
 800112e:	2301      	movs	r3, #1
 8001130:	6083      	str	r3, [r0, #8]
 8001132:	4848      	ldr	r0, [pc, #288]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8001134:	6840      	ldr	r0, [r0, #4]
 8001136:	9002      	str	r0, [sp, #8]
 8001138:	4846      	ldr	r0, [pc, #280]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 800113a:	6800      	ldr	r0, [r0, #0]
 800113c:	9001      	str	r0, [sp, #4]
 800113e:	2304      	movs	r3, #4
 8001140:	ac03      	add	r4, sp, #12
 8001142:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001144:	7fc0      	ldrb	r0, [r0, #31]
 8001146:	9e02      	ldr	r6, [sp, #8]
 8001148:	406e      	eors	r6, r5
 800114a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800114c:	4077      	eors	r7, r6
 800114e:	2504      	movs	r5, #4
 8001150:	407d      	eors	r5, r7
 8001152:	9f01      	ldr	r7, [sp, #4]
 8001154:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001156:	407e      	eors	r6, r7
 8001158:	27fc      	movs	r7, #252	; 0xfc
 800115a:	4077      	eors	r7, r6
 800115c:	19ed      	adds	r5, r5, r7
 800115e:	260b      	movs	r6, #11
 8001160:	406e      	eors	r6, r5
 8001162:	1980      	adds	r0, r0, r6
 8001164:	77e0      	strb	r0, [r4, #31]
 8001166:	2500      	movs	r5, #0
 8001168:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800116a:	5d46      	ldrb	r6, [r0, r5]
 800116c:	5566      	strb	r6, [r4, r5]
 800116e:	1c6d      	adds	r5, r5, #1
 8001170:	2d10      	cmp	r5, #16
 8001172:	d3fa      	bcc.n	800116a <cmox_cipherMode_setKey+0x2ca>
 8001174:	4c2c      	ldr	r4, [pc, #176]	; (8001228 <cmox_cipherMode_setKey+0x388>)
 8001176:	ad0b      	add	r5, sp, #44	; 0x2c
 8001178:	ccc0      	ldmia	r4!, {r6, r7}
 800117a:	c5c0      	stmia	r5!, {r6, r7}
 800117c:	3c08      	subs	r4, #8
 800117e:	466d      	mov	r5, sp
 8001180:	782d      	ldrb	r5, [r5, #0]
 8001182:	2d00      	cmp	r5, #0
 8001184:	d101      	bne.n	800118a <cmox_cipherMode_setKey+0x2ea>
 8001186:	2600      	movs	r6, #0
 8001188:	e001      	b.n	800118e <cmox_cipherMode_setKey+0x2ee>
 800118a:	2604      	movs	r6, #4
 800118c:	2504      	movs	r5, #4
 800118e:	4f31      	ldr	r7, [pc, #196]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 8001190:	59be      	ldr	r6, [r7, r6]
 8001192:	af0b      	add	r7, sp, #44	; 0x2c
 8001194:	597d      	ldr	r5, [r7, r5]
 8001196:	1976      	adds	r6, r6, r5
 8001198:	6031      	str	r1, [r6, #0]
 800119a:	6831      	ldr	r1, [r6, #0]
 800119c:	2501      	movs	r5, #1
 800119e:	60b5      	str	r5, [r6, #8]
 80011a0:	7c46      	ldrb	r6, [r0, #17]
 80011a2:	46b4      	mov	ip, r6
 80011a4:	9e02      	ldr	r6, [sp, #8]
 80011a6:	404e      	eors	r6, r1
 80011a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80011aa:	4071      	eors	r1, r6
 80011ac:	2604      	movs	r6, #4
 80011ae:	404e      	eors	r6, r1
 80011b0:	9f01      	ldr	r7, [sp, #4]
 80011b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80011b4:	4079      	eors	r1, r7
 80011b6:	27fc      	movs	r7, #252	; 0xfc
 80011b8:	404f      	eors	r7, r1
 80011ba:	19f6      	adds	r6, r6, r7
 80011bc:	2185      	movs	r1, #133	; 0x85
 80011be:	4071      	eors	r1, r6
 80011c0:	4666      	mov	r6, ip
 80011c2:	1871      	adds	r1, r6, r1
 80011c4:	ae03      	add	r6, sp, #12
 80011c6:	7471      	strb	r1, [r6, #17]
 80011c8:	a90b      	add	r1, sp, #44	; 0x2c
 80011ca:	ccc0      	ldmia	r4!, {r6, r7}
 80011cc:	c1c0      	stmia	r1!, {r6, r7}
 80011ce:	4669      	mov	r1, sp
 80011d0:	7809      	ldrb	r1, [r1, #0]
 80011d2:	2900      	cmp	r1, #0
 80011d4:	d001      	beq.n	80011da <cmox_cipherMode_setKey+0x33a>
 80011d6:	2104      	movs	r1, #4
 80011d8:	2204      	movs	r2, #4
 80011da:	4c1e      	ldr	r4, [pc, #120]	; (8001254 <cmox_cipherMode_setKey+0x3b4>)
 80011dc:	5861      	ldr	r1, [r4, r1]
 80011de:	ac0b      	add	r4, sp, #44	; 0x2c
 80011e0:	58a2      	ldr	r2, [r4, r2]
 80011e2:	1889      	adds	r1, r1, r2
 80011e4:	4a1c      	ldr	r2, [pc, #112]	; (8001258 <cmox_cipherMode_setKey+0x3b8>)
 80011e6:	600a      	str	r2, [r1, #0]
 80011e8:	680c      	ldr	r4, [r1, #0]
 80011ea:	608d      	str	r5, [r1, #8]
 80011ec:	a903      	add	r1, sp, #12
 80011ee:	7c02      	ldrb	r2, [r0, #16]
 80011f0:	9d02      	ldr	r5, [sp, #8]
 80011f2:	4065      	eors	r5, r4
 80011f4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80011f6:	406c      	eors	r4, r5
 80011f8:	4063      	eors	r3, r4
 80011fa:	9c01      	ldr	r4, [sp, #4]
 80011fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80011fe:	4065      	eors	r5, r4
 8001200:	24fc      	movs	r4, #252	; 0xfc
 8001202:	406c      	eors	r4, r5
 8001204:	191b      	adds	r3, r3, r4
 8001206:	2452      	movs	r4, #82	; 0x52
 8001208:	405c      	eors	r4, r3
 800120a:	1912      	adds	r2, r2, r4
 800120c:	740a      	strb	r2, [r1, #16]
 800120e:	2212      	movs	r2, #18
 8001210:	5c83      	ldrb	r3, [r0, r2]
 8001212:	548b      	strb	r3, [r1, r2]
 8001214:	1c52      	adds	r2, r2, #1
 8001216:	2a1f      	cmp	r2, #31
 8001218:	d300      	bcc.n	800121c <cmox_cipherMode_setKey+0x37c>
 800121a:	e6db      	b.n	8000fd4 <cmox_cipherMode_setKey+0x134>
 800121c:	e7f8      	b.n	8001210 <cmox_cipherMode_setKey+0x370>
 800121e:	bf00      	nop
 8001220:	2e8f137d 	.word	0x2e8f137d
 8001224:	910e0ba4 	.word	0x910e0ba4
 8001228:	0800127c 	.word	0x0800127c
 800122c:	20000164 	.word	0x20000164
 8001230:	480a      	ldr	r0, [pc, #40]	; (800125c <cmox_cipherMode_setKey+0x3bc>)
 8001232:	e00c      	b.n	800124e <cmox_cipherMode_setKey+0x3ae>
 8001234:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8001236:	0020      	movs	r0, r4
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4798      	blx	r3
 800123e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8001240:	6060      	str	r0, [r4, #4]
 8001242:	68a0      	ldr	r0, [r4, #8]
 8001244:	2104      	movs	r1, #4
 8001246:	4301      	orrs	r1, r0
 8001248:	60a1      	str	r1, [r4, #8]
 800124a:	2080      	movs	r0, #128	; 0x80
 800124c:	0240      	lsls	r0, r0, #9
 800124e:	b011      	add	sp, #68	; 0x44
 8001250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001252:	bf00      	nop
 8001254:	0800ad54 	.word	0x0800ad54
 8001258:	f78e2254 	.word	0xf78e2254
 800125c:	00010003 	.word	0x00010003

08001260 <cmox_cipher_setPayloadLen_empty>:
 8001260:	2080      	movs	r0, #128	; 0x80
 8001262:	0240      	lsls	r0, r0, #9
 8001264:	4770      	bx	lr

08001266 <cmox_cipher_setADLen_empty>:
 8001266:	2080      	movs	r0, #128	; 0x80
 8001268:	0240      	lsls	r0, r0, #9
 800126a:	4770      	bx	lr

0800126c <cmox_cipher_generateTag_empty>:
 800126c:	4800      	ldr	r0, [pc, #0]	; (8001270 <cmox_cipher_generateTag_empty+0x4>)
 800126e:	4770      	bx	lr
 8001270:	00010002 	.word	0x00010002

08001274 <cmox_cipher_verifyTag_empty>:
 8001274:	4800      	ldr	r0, [pc, #0]	; (8001278 <cmox_cipher_verifyTag_empty+0x4>)
 8001276:	4770      	bx	lr
 8001278:	00010002 	.word	0x00010002
 800127c:	0101b004 	.word	0x0101b004
 8001280:	45011700 	.word	0x45011700

08001284 <poly_xor>:
 8001284:	b510      	push	{r4, lr}
 8001286:	6803      	ldr	r3, [r0, #0]
 8001288:	680c      	ldr	r4, [r1, #0]
 800128a:	405c      	eors	r4, r3
 800128c:	6014      	str	r4, [r2, #0]
 800128e:	6843      	ldr	r3, [r0, #4]
 8001290:	684c      	ldr	r4, [r1, #4]
 8001292:	405c      	eors	r4, r3
 8001294:	6054      	str	r4, [r2, #4]
 8001296:	6883      	ldr	r3, [r0, #8]
 8001298:	688c      	ldr	r4, [r1, #8]
 800129a:	405c      	eors	r4, r3
 800129c:	6094      	str	r4, [r2, #8]
 800129e:	68c0      	ldr	r0, [r0, #12]
 80012a0:	68c9      	ldr	r1, [r1, #12]
 80012a2:	4041      	eors	r1, r0
 80012a4:	60d1      	str	r1, [r2, #12]
 80012a6:	bd10      	pop	{r4, pc}

080012a8 <poly_copy>:
 80012a8:	6802      	ldr	r2, [r0, #0]
 80012aa:	600a      	str	r2, [r1, #0]
 80012ac:	6842      	ldr	r2, [r0, #4]
 80012ae:	604a      	str	r2, [r1, #4]
 80012b0:	6882      	ldr	r2, [r0, #8]
 80012b2:	608a      	str	r2, [r1, #8]
 80012b4:	68c0      	ldr	r0, [r0, #12]
 80012b6:	60c8      	str	r0, [r1, #12]
 80012b8:	4770      	bx	lr

080012ba <gfmul_x>:
 80012ba:	b510      	push	{r4, lr}
 80012bc:	68c3      	ldr	r3, [r0, #12]
 80012be:	07da      	lsls	r2, r3, #31
 80012c0:	0fd2      	lsrs	r2, r2, #31
 80012c2:	24e1      	movs	r4, #225	; 0xe1
 80012c4:	0624      	lsls	r4, r4, #24
 80012c6:	4362      	muls	r2, r4
 80012c8:	085b      	lsrs	r3, r3, #1
 80012ca:	6884      	ldr	r4, [r0, #8]
 80012cc:	07e4      	lsls	r4, r4, #31
 80012ce:	431c      	orrs	r4, r3
 80012d0:	60cc      	str	r4, [r1, #12]
 80012d2:	6883      	ldr	r3, [r0, #8]
 80012d4:	085b      	lsrs	r3, r3, #1
 80012d6:	6844      	ldr	r4, [r0, #4]
 80012d8:	07e4      	lsls	r4, r4, #31
 80012da:	431c      	orrs	r4, r3
 80012dc:	608c      	str	r4, [r1, #8]
 80012de:	6843      	ldr	r3, [r0, #4]
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	6804      	ldr	r4, [r0, #0]
 80012e4:	07e4      	lsls	r4, r4, #31
 80012e6:	431c      	orrs	r4, r3
 80012e8:	604c      	str	r4, [r1, #4]
 80012ea:	6800      	ldr	r0, [r0, #0]
 80012ec:	0840      	lsrs	r0, r0, #1
 80012ee:	4042      	eors	r2, r0
 80012f0:	600a      	str	r2, [r1, #0]
 80012f2:	bd10      	pop	{r4, pc}

080012f4 <gfmul_x4>:
 80012f4:	b510      	push	{r4, lr}
 80012f6:	68c3      	ldr	r3, [r0, #12]
 80012f8:	071a      	lsls	r2, r3, #28
 80012fa:	091b      	lsrs	r3, r3, #4
 80012fc:	6884      	ldr	r4, [r0, #8]
 80012fe:	0724      	lsls	r4, r4, #28
 8001300:	431c      	orrs	r4, r3
 8001302:	60cc      	str	r4, [r1, #12]
 8001304:	6883      	ldr	r3, [r0, #8]
 8001306:	091b      	lsrs	r3, r3, #4
 8001308:	6844      	ldr	r4, [r0, #4]
 800130a:	0724      	lsls	r4, r4, #28
 800130c:	431c      	orrs	r4, r3
 800130e:	608c      	str	r4, [r1, #8]
 8001310:	6843      	ldr	r3, [r0, #4]
 8001312:	091b      	lsrs	r3, r3, #4
 8001314:	6804      	ldr	r4, [r0, #0]
 8001316:	0724      	lsls	r4, r4, #28
 8001318:	431c      	orrs	r4, r3
 800131a:	604c      	str	r4, [r1, #4]
 800131c:	6800      	ldr	r0, [r0, #0]
 800131e:	0900      	lsrs	r0, r0, #4
 8001320:	4b03      	ldr	r3, [pc, #12]	; (8001330 <gfmul_x4+0x3c>)
 8001322:	0ed2      	lsrs	r2, r2, #27
 8001324:	5a9a      	ldrh	r2, [r3, r2]
 8001326:	0412      	lsls	r2, r2, #16
 8001328:	4042      	eors	r2, r0
 800132a:	600a      	str	r2, [r1, #0]
 800132c:	bd10      	pop	{r4, pc}
 800132e:	bf00      	nop
 8001330:	08001334 	.word	0x08001334

08001334 <gfmul_x4::table_reduction4>:
 8001334:	1c200000 24603840 6ca07080 54e048c0     .. .@8`$.p.l.H.T
 8001344:	fd20e100 c560d940 8da09180 b5e0a9c0     .. .@.`.........

08001354 <cmox_gcm_initCommon>:
 8001354:	b530      	push	{r4, r5, lr}
 8001356:	2284      	movs	r2, #132	; 0x84
 8001358:	0052      	lsls	r2, r2, #1
 800135a:	188a      	adds	r2, r1, r2
 800135c:	2300      	movs	r3, #0
 800135e:	6093      	str	r3, [r2, #8]
 8001360:	60d3      	str	r3, [r2, #12]
 8001362:	2401      	movs	r4, #1
 8001364:	608c      	str	r4, [r1, #8]
 8001366:	6043      	str	r3, [r0, #4]
 8001368:	208c      	movs	r0, #140	; 0x8c
 800136a:	0040      	lsls	r0, r0, #1
 800136c:	1808      	adds	r0, r1, r0
 800136e:	2100      	movs	r1, #0
 8001370:	2400      	movs	r4, #0
 8001372:	2500      	movs	r5, #0
 8001374:	c03a      	stmia	r0!, {r1, r3, r4, r5}
 8001376:	2002      	movs	r0, #2
 8001378:	6010      	str	r0, [r2, #0]
 800137a:	bd30      	pop	{r4, r5, pc}

0800137c <cmox_gcm_appendAD_common>:
 800137c:	b5fb      	push	{r0, r1, r3, r4, r5, r6, r7, lr}
 800137e:	b088      	sub	sp, #32
 8001380:	0004      	movs	r4, r0
 8001382:	0015      	movs	r5, r2
 8001384:	2300      	movs	r3, #0
 8001386:	4608      	mov	r0, r1
 8001388:	2188      	movs	r1, #136	; 0x88
 800138a:	0049      	lsls	r1, r1, #1
 800138c:	1840      	adds	r0, r0, r1
 800138e:	9005      	str	r0, [sp, #20]
 8001390:	e023      	b.n	80013da <cmox_gcm_appendAD_common+0x5e>
 8001392:	2100      	movs	r1, #0
 8001394:	0018      	movs	r0, r3
 8001396:	008a      	lsls	r2, r1, #2
 8001398:	1882      	adds	r2, r0, r2
 800139a:	18aa      	adds	r2, r5, r2
 800139c:	7813      	ldrb	r3, [r2, #0]
 800139e:	061e      	lsls	r6, r3, #24
 80013a0:	7853      	ldrb	r3, [r2, #1]
 80013a2:	041b      	lsls	r3, r3, #16
 80013a4:	4333      	orrs	r3, r6
 80013a6:	7896      	ldrb	r6, [r2, #2]
 80013a8:	0236      	lsls	r6, r6, #8
 80013aa:	431e      	orrs	r6, r3
 80013ac:	78d2      	ldrb	r2, [r2, #3]
 80013ae:	4332      	orrs	r2, r6
 80013b0:	008b      	lsls	r3, r1, #2
 80013b2:	ae01      	add	r6, sp, #4
 80013b4:	18f6      	adds	r6, r6, r3
 80013b6:	6032      	str	r2, [r6, #0]
 80013b8:	9f00      	ldr	r7, [sp, #0]
 80013ba:	58fb      	ldr	r3, [r7, r3]
 80013bc:	4053      	eors	r3, r2
 80013be:	6033      	str	r3, [r6, #0]
 80013c0:	1c49      	adds	r1, r1, #1
 80013c2:	2904      	cmp	r1, #4
 80013c4:	d3e7      	bcc.n	8001396 <cmox_gcm_appendAD_common+0x1a>
 80013c6:	9006      	str	r0, [sp, #24]
 80013c8:	9a00      	ldr	r2, [sp, #0]
 80013ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 80013cc:	a801      	add	r0, sp, #4
 80013ce:	9b05      	ldr	r3, [sp, #20]
 80013d0:	699b      	ldr	r3, [r3, #24]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4798      	blx	r3
 80013d6:	9b06      	ldr	r3, [sp, #24]
 80013d8:	3310      	adds	r3, #16
 80013da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80013dc:	218c      	movs	r1, #140	; 0x8c
 80013de:	0049      	lsls	r1, r1, #1
 80013e0:	1840      	adds	r0, r0, r1
 80013e2:	9000      	str	r0, [sp, #0]
 80013e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80013e6:	0018      	movs	r0, r3
 80013e8:	3010      	adds	r0, #16
 80013ea:	4281      	cmp	r1, r0
 80013ec:	d2d1      	bcs.n	8001392 <cmox_gcm_appendAD_common+0x16>
 80013ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80013f0:	4283      	cmp	r3, r0
 80013f2:	d250      	bcs.n	8001496 <cmox_gcm_appendAD_common+0x11a>
 80013f4:	6860      	ldr	r0, [r4, #4]
 80013f6:	2104      	movs	r1, #4
 80013f8:	4301      	orrs	r1, r0
 80013fa:	6061      	str	r1, [r4, #4]
 80013fc:	2600      	movs	r6, #0
 80013fe:	e00f      	b.n	8001420 <cmox_gcm_appendAD_common+0xa4>
 8001400:	1869      	adds	r1, r5, r1
 8001402:	780a      	ldrb	r2, [r1, #0]
 8001404:	0616      	lsls	r6, r2, #24
 8001406:	784a      	ldrb	r2, [r1, #1]
 8001408:	0412      	lsls	r2, r2, #16
 800140a:	4332      	orrs	r2, r6
 800140c:	788e      	ldrb	r6, [r1, #2]
 800140e:	0236      	lsls	r6, r6, #8
 8001410:	4316      	orrs	r6, r2
 8001412:	78c9      	ldrb	r1, [r1, #3]
 8001414:	4331      	orrs	r1, r6
 8001416:	6001      	str	r1, [r0, #0]
 8001418:	6822      	ldr	r2, [r4, #0]
 800141a:	404a      	eors	r2, r1
 800141c:	6002      	str	r2, [r0, #0]
 800141e:	9e07      	ldr	r6, [sp, #28]
 8001420:	00b0      	lsls	r0, r6, #2
 8001422:	9900      	ldr	r1, [sp, #0]
 8001424:	180c      	adds	r4, r1, r0
 8001426:	a901      	add	r1, sp, #4
 8001428:	1808      	adds	r0, r1, r0
 800142a:	00b1      	lsls	r1, r6, #2
 800142c:	1859      	adds	r1, r3, r1
 800142e:	1c72      	adds	r2, r6, #1
 8001430:	9207      	str	r2, [sp, #28]
 8001432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001434:	1ad2      	subs	r2, r2, r3
 8001436:	0897      	lsrs	r7, r2, #2
 8001438:	42be      	cmp	r6, r7
 800143a:	d3e1      	bcc.n	8001400 <cmox_gcm_appendAD_common+0x84>
 800143c:	002b      	movs	r3, r5
 800143e:	9606      	str	r6, [sp, #24]
 8001440:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8001442:	268c      	movs	r6, #140	; 0x8c
 8001444:	0076      	lsls	r6, r6, #1
 8001446:	19ad      	adds	r5, r5, r6
 8001448:	9500      	str	r5, [sp, #0]
 800144a:	6824      	ldr	r4, [r4, #0]
 800144c:	6004      	str	r4, [r0, #0]
 800144e:	2400      	movs	r4, #0
 8001450:	e00b      	b.n	800146a <cmox_gcm_appendAD_common+0xee>
 8001452:	6807      	ldr	r7, [r0, #0]
 8001454:	190d      	adds	r5, r1, r4
 8001456:	5d5e      	ldrb	r6, [r3, r5]
 8001458:	46b4      	mov	ip, r6
 800145a:	2618      	movs	r6, #24
 800145c:	00e5      	lsls	r5, r4, #3
 800145e:	1b75      	subs	r5, r6, r5
 8001460:	4666      	mov	r6, ip
 8001462:	40ae      	lsls	r6, r5
 8001464:	407e      	eors	r6, r7
 8001466:	6006      	str	r6, [r0, #0]
 8001468:	1c64      	adds	r4, r4, #1
 800146a:	9d06      	ldr	r5, [sp, #24]
 800146c:	00ad      	lsls	r5, r5, #2
 800146e:	1b55      	subs	r5, r2, r5
 8001470:	42ac      	cmp	r4, r5
 8001472:	d3ee      	bcc.n	8001452 <cmox_gcm_appendAD_common+0xd6>
 8001474:	9807      	ldr	r0, [sp, #28]
 8001476:	ab01      	add	r3, sp, #4
 8001478:	e004      	b.n	8001484 <cmox_gcm_appendAD_common+0x108>
 800147a:	0081      	lsls	r1, r0, #2
 800147c:	9a00      	ldr	r2, [sp, #0]
 800147e:	5852      	ldr	r2, [r2, r1]
 8001480:	505a      	str	r2, [r3, r1]
 8001482:	1c40      	adds	r0, r0, #1
 8001484:	2804      	cmp	r0, #4
 8001486:	d3f8      	bcc.n	800147a <cmox_gcm_appendAD_common+0xfe>
 8001488:	9a00      	ldr	r2, [sp, #0]
 800148a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800148c:	a801      	add	r0, sp, #4
 800148e:	9b05      	ldr	r3, [sp, #20]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4798      	blx	r3
 8001496:	9805      	ldr	r0, [sp, #20]
 8001498:	6800      	ldr	r0, [r0, #0]
 800149a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800149c:	1840      	adds	r0, r0, r1
 800149e:	9905      	ldr	r1, [sp, #20]
 80014a0:	6008      	str	r0, [r1, #0]
 80014a2:	b00b      	add	sp, #44	; 0x2c
 80014a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014a6 <cmox_gcm_finish_common>:
 80014a6:	b5f4      	push	{r2, r4, r5, r6, r7, lr}
 80014a8:	000c      	movs	r4, r1
 80014aa:	9f06      	ldr	r7, [sp, #24]
 80014ac:	9e07      	ldr	r6, [sp, #28]
 80014ae:	6841      	ldr	r1, [r0, #4]
 80014b0:	2210      	movs	r2, #16
 80014b2:	430a      	orrs	r2, r1
 80014b4:	6042      	str	r2, [r0, #4]
 80014b6:	2084      	movs	r0, #132	; 0x84
 80014b8:	0040      	lsls	r0, r0, #1
 80014ba:	1825      	adds	r5, r4, r0
 80014bc:	6968      	ldr	r0, [r5, #20]
 80014be:	68a9      	ldr	r1, [r5, #8]
 80014c0:	00c9      	lsls	r1, r1, #3
 80014c2:	4041      	eors	r1, r0
 80014c4:	6169      	str	r1, [r5, #20]
 80014c6:	69e8      	ldr	r0, [r5, #28]
 80014c8:	68e9      	ldr	r1, [r5, #12]
 80014ca:	00c9      	lsls	r1, r1, #3
 80014cc:	4041      	eors	r1, r0
 80014ce:	61e9      	str	r1, [r5, #28]
 80014d0:	003a      	movs	r2, r7
 80014d2:	0019      	movs	r1, r3
 80014d4:	208c      	movs	r0, #140	; 0x8c
 80014d6:	0040      	lsls	r0, r0, #1
 80014d8:	1820      	adds	r0, r4, r0
 80014da:	6a2b      	ldr	r3, [r5, #32]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4798      	blx	r3
 80014e0:	2001      	movs	r0, #1
 80014e2:	6028      	str	r0, [r5, #0]
 80014e4:	0032      	movs	r2, r6
 80014e6:	0021      	movs	r1, r4
 80014e8:	31fc      	adds	r1, #252	; 0xfc
 80014ea:	9800      	ldr	r0, [sp, #0]
 80014ec:	6803      	ldr	r3, [r0, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4798      	blx	r3
 80014f2:	2000      	movs	r0, #0
 80014f4:	0081      	lsls	r1, r0, #2
 80014f6:	1872      	adds	r2, r6, r1
 80014f8:	6813      	ldr	r3, [r2, #0]
 80014fa:	5879      	ldr	r1, [r7, r1]
 80014fc:	4059      	eors	r1, r3
 80014fe:	6011      	str	r1, [r2, #0]
 8001500:	1c40      	adds	r0, r0, #1
 8001502:	2804      	cmp	r0, #4
 8001504:	d3f6      	bcc.n	80014f4 <cmox_gcm_finish_common+0x4e>
 8001506:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001508 <cmox_gcm_encrypt_common>:
 8001508:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800150a:	b092      	sub	sp, #72	; 0x48
 800150c:	000c      	movs	r4, r1
 800150e:	0015      	movs	r5, r2
 8001510:	001e      	movs	r6, r3
 8001512:	2210      	movs	r2, #16
 8001514:	2100      	movs	r1, #0
 8001516:	a804      	add	r0, sp, #16
 8001518:	f008 f9a4 	bl	8009864 <memset>
 800151c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800151e:	6840      	ldr	r0, [r0, #4]
 8001520:	2118      	movs	r1, #24
 8001522:	4001      	ands	r1, r0
 8001524:	d001      	beq.n	800152a <cmox_gcm_encrypt_common+0x22>
 8001526:	488a      	ldr	r0, [pc, #552]	; (8001750 <cmox_gcm_encrypt_common+0x248>)
 8001528:	e10f      	b.n	800174a <cmox_gcm_encrypt_common+0x242>
 800152a:	940c      	str	r4, [sp, #48]	; 0x30
 800152c:	2104      	movs	r1, #4
 800152e:	4301      	orrs	r1, r0
 8001530:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001532:	6041      	str	r1, [r0, #4]
 8001534:	2400      	movs	r4, #0
 8001536:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001538:	2184      	movs	r1, #132	; 0x84
 800153a:	0049      	lsls	r1, r1, #1
 800153c:	1840      	adds	r0, r0, r1
 800153e:	9003      	str	r0, [sp, #12]
 8001540:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001542:	30fc      	adds	r0, #252	; 0xfc
 8001544:	9001      	str	r0, [sp, #4]
 8001546:	9500      	str	r5, [sp, #0]
 8001548:	960f      	str	r6, [sp, #60]	; 0x3c
 800154a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800154c:	e04c      	b.n	80015e8 <cmox_gcm_encrypt_common+0xe0>
 800154e:	2500      	movs	r5, #0
 8001550:	2100      	movs	r1, #0
 8001552:	9818      	ldr	r0, [sp, #96]	; 0x60
 8001554:	008a      	lsls	r2, r1, #2
 8001556:	18a2      	adds	r2, r4, r2
 8001558:	5c83      	ldrb	r3, [r0, r2]
 800155a:	061f      	lsls	r7, r3, #24
 800155c:	1c43      	adds	r3, r0, #1
 800155e:	5c9b      	ldrb	r3, [r3, r2]
 8001560:	041b      	lsls	r3, r3, #16
 8001562:	433b      	orrs	r3, r7
 8001564:	1c87      	adds	r7, r0, #2
 8001566:	5cbf      	ldrb	r7, [r7, r2]
 8001568:	023f      	lsls	r7, r7, #8
 800156a:	431f      	orrs	r7, r3
 800156c:	1cc3      	adds	r3, r0, #3
 800156e:	5c9a      	ldrb	r2, [r3, r2]
 8001570:	433a      	orrs	r2, r7
 8001572:	ab08      	add	r3, sp, #32
 8001574:	008f      	lsls	r7, r1, #2
 8001576:	51da      	str	r2, [r3, r7]
 8001578:	1c49      	adds	r1, r1, #1
 800157a:	2904      	cmp	r1, #4
 800157c:	d3ea      	bcc.n	8001554 <cmox_gcm_encrypt_common+0x4c>
 800157e:	9018      	str	r0, [sp, #96]	; 0x60
 8001580:	aa04      	add	r2, sp, #16
 8001582:	9901      	ldr	r1, [sp, #4]
 8001584:	9800      	ldr	r0, [sp, #0]
 8001586:	6803      	ldr	r3, [r0, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4798      	blx	r3
 800158c:	9803      	ldr	r0, [sp, #12]
 800158e:	6800      	ldr	r0, [r0, #0]
 8001590:	1c40      	adds	r0, r0, #1
 8001592:	9903      	ldr	r1, [sp, #12]
 8001594:	6008      	str	r0, [r1, #0]
 8001596:	00a8      	lsls	r0, r5, #2
 8001598:	a904      	add	r1, sp, #16
 800159a:	1809      	adds	r1, r1, r0
 800159c:	680b      	ldr	r3, [r1, #0]
 800159e:	aa08      	add	r2, sp, #32
 80015a0:	5812      	ldr	r2, [r2, r0]
 80015a2:	405a      	eors	r2, r3
 80015a4:	600a      	str	r2, [r1, #0]
 80015a6:	00ab      	lsls	r3, r5, #2
 80015a8:	18e3      	adds	r3, r4, r3
 80015aa:	1cf7      	adds	r7, r6, #3
 80015ac:	54fa      	strb	r2, [r7, r3]
 80015ae:	680a      	ldr	r2, [r1, #0]
 80015b0:	0a12      	lsrs	r2, r2, #8
 80015b2:	1cb7      	adds	r7, r6, #2
 80015b4:	54fa      	strb	r2, [r7, r3]
 80015b6:	680a      	ldr	r2, [r1, #0]
 80015b8:	0c12      	lsrs	r2, r2, #16
 80015ba:	1c77      	adds	r7, r6, #1
 80015bc:	54fa      	strb	r2, [r7, r3]
 80015be:	680a      	ldr	r2, [r1, #0]
 80015c0:	0e12      	lsrs	r2, r2, #24
 80015c2:	54f2      	strb	r2, [r6, r3]
 80015c4:	680a      	ldr	r2, [r1, #0]
 80015c6:	9b02      	ldr	r3, [sp, #8]
 80015c8:	5818      	ldr	r0, [r3, r0]
 80015ca:	4050      	eors	r0, r2
 80015cc:	6008      	str	r0, [r1, #0]
 80015ce:	1c6d      	adds	r5, r5, #1
 80015d0:	2d04      	cmp	r5, #4
 80015d2:	d3e0      	bcc.n	8001596 <cmox_gcm_encrypt_common+0x8e>
 80015d4:	940d      	str	r4, [sp, #52]	; 0x34
 80015d6:	9a02      	ldr	r2, [sp, #8]
 80015d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80015da:	a804      	add	r0, sp, #16
 80015dc:	9b03      	ldr	r3, [sp, #12]
 80015de:	6a1b      	ldr	r3, [r3, #32]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4798      	blx	r3
 80015e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80015e6:	3410      	adds	r4, #16
 80015e8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80015ea:	218c      	movs	r1, #140	; 0x8c
 80015ec:	0049      	lsls	r1, r1, #1
 80015ee:	1840      	adds	r0, r0, r1
 80015f0:	9002      	str	r0, [sp, #8]
 80015f2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80015f4:	0020      	movs	r0, r4
 80015f6:	3010      	adds	r0, #16
 80015f8:	4281      	cmp	r1, r0
 80015fa:	d2a8      	bcs.n	800154e <cmox_gcm_encrypt_common+0x46>
 80015fc:	9819      	ldr	r0, [sp, #100]	; 0x64
 80015fe:	4284      	cmp	r4, r0
 8001600:	d300      	bcc.n	8001604 <cmox_gcm_encrypt_common+0xfc>
 8001602:	e095      	b.n	8001730 <cmox_gcm_encrypt_common+0x228>
 8001604:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001606:	6840      	ldr	r0, [r0, #4]
 8001608:	2108      	movs	r1, #8
 800160a:	4301      	orrs	r1, r0
 800160c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800160e:	6041      	str	r1, [r0, #4]
 8001610:	aa04      	add	r2, sp, #16
 8001612:	9901      	ldr	r1, [sp, #4]
 8001614:	9800      	ldr	r0, [sp, #0]
 8001616:	6803      	ldr	r3, [r0, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4798      	blx	r3
 800161c:	2200      	movs	r2, #0
 800161e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001620:	1b00      	subs	r0, r0, r4
 8001622:	900d      	str	r0, [sp, #52]	; 0x34
 8001624:	9818      	ldr	r0, [sp, #96]	; 0x60
 8001626:	0031      	movs	r1, r6
 8001628:	e02b      	b.n	8001682 <cmox_gcm_encrypt_common+0x17a>
 800162a:	0093      	lsls	r3, r2, #2
 800162c:	18e3      	adds	r3, r4, r3
 800162e:	5cc5      	ldrb	r5, [r0, r3]
 8001630:	062e      	lsls	r6, r5, #24
 8001632:	1c45      	adds	r5, r0, #1
 8001634:	5ced      	ldrb	r5, [r5, r3]
 8001636:	042d      	lsls	r5, r5, #16
 8001638:	4335      	orrs	r5, r6
 800163a:	1c86      	adds	r6, r0, #2
 800163c:	5cf6      	ldrb	r6, [r6, r3]
 800163e:	0236      	lsls	r6, r6, #8
 8001640:	432e      	orrs	r6, r5
 8001642:	1cc5      	adds	r5, r0, #3
 8001644:	5ced      	ldrb	r5, [r5, r3]
 8001646:	4335      	orrs	r5, r6
 8001648:	ae08      	add	r6, sp, #32
 800164a:	19f6      	adds	r6, r6, r7
 800164c:	9601      	str	r6, [sp, #4]
 800164e:	6035      	str	r5, [r6, #0]
 8001650:	ae04      	add	r6, sp, #16
 8001652:	19f6      	adds	r6, r6, r7
 8001654:	6837      	ldr	r7, [r6, #0]
 8001656:	407d      	eors	r5, r7
 8001658:	6035      	str	r5, [r6, #0]
 800165a:	1ccf      	adds	r7, r1, #3
 800165c:	54fd      	strb	r5, [r7, r3]
 800165e:	6835      	ldr	r5, [r6, #0]
 8001660:	0a2d      	lsrs	r5, r5, #8
 8001662:	1c8f      	adds	r7, r1, #2
 8001664:	54fd      	strb	r5, [r7, r3]
 8001666:	6835      	ldr	r5, [r6, #0]
 8001668:	0c2d      	lsrs	r5, r5, #16
 800166a:	1c4f      	adds	r7, r1, #1
 800166c:	54fd      	strb	r5, [r7, r3]
 800166e:	6835      	ldr	r5, [r6, #0]
 8001670:	0e2d      	lsrs	r5, r5, #24
 8001672:	54cd      	strb	r5, [r1, r3]
 8001674:	6833      	ldr	r3, [r6, #0]
 8001676:	9d00      	ldr	r5, [sp, #0]
 8001678:	682d      	ldr	r5, [r5, #0]
 800167a:	405d      	eors	r5, r3
 800167c:	9b01      	ldr	r3, [sp, #4]
 800167e:	601d      	str	r5, [r3, #0]
 8001680:	1c52      	adds	r2, r2, #1
 8001682:	0097      	lsls	r7, r2, #2
 8001684:	9b02      	ldr	r3, [sp, #8]
 8001686:	19db      	adds	r3, r3, r7
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800168c:	089b      	lsrs	r3, r3, #2
 800168e:	429a      	cmp	r2, r3
 8001690:	d3cb      	bcc.n	800162a <cmox_gcm_encrypt_common+0x122>
 8001692:	000b      	movs	r3, r1
 8001694:	920e      	str	r2, [sp, #56]	; 0x38
 8001696:	a908      	add	r1, sp, #32
 8001698:	19c9      	adds	r1, r1, r7
 800169a:	9101      	str	r1, [sp, #4]
 800169c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800169e:	228c      	movs	r2, #140	; 0x8c
 80016a0:	0052      	lsls	r2, r2, #1
 80016a2:	1889      	adds	r1, r1, r2
 80016a4:	9102      	str	r1, [sp, #8]
 80016a6:	9900      	ldr	r1, [sp, #0]
 80016a8:	6809      	ldr	r1, [r1, #0]
 80016aa:	9a01      	ldr	r2, [sp, #4]
 80016ac:	6011      	str	r1, [r2, #0]
 80016ae:	a904      	add	r1, sp, #16
 80016b0:	19c9      	adds	r1, r1, r7
 80016b2:	9110      	str	r1, [sp, #64]	; 0x40
 80016b4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80016b6:	0089      	lsls	r1, r1, #2
 80016b8:	910c      	str	r1, [sp, #48]	; 0x30
 80016ba:	1861      	adds	r1, r4, r1
 80016bc:	9111      	str	r1, [sp, #68]	; 0x44
 80016be:	0001      	movs	r1, r0
 80016c0:	001a      	movs	r2, r3
 80016c2:	2300      	movs	r3, #0
 80016c4:	e01d      	b.n	8001702 <cmox_gcm_encrypt_common+0x1fa>
 80016c6:	2018      	movs	r0, #24
 80016c8:	00dc      	lsls	r4, r3, #3
 80016ca:	1b00      	subs	r0, r0, r4
 80016cc:	466c      	mov	r4, sp
 80016ce:	7020      	strb	r0, [r4, #0]
 80016d0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80016d2:	6804      	ldr	r4, [r0, #0]
 80016d4:	4668      	mov	r0, sp
 80016d6:	7800      	ldrb	r0, [r0, #0]
 80016d8:	40c4      	lsrs	r4, r0
 80016da:	9811      	ldr	r0, [sp, #68]	; 0x44
 80016dc:	18c5      	adds	r5, r0, r3
 80016de:	194e      	adds	r6, r1, r5
 80016e0:	9801      	ldr	r0, [sp, #4]
 80016e2:	6807      	ldr	r7, [r0, #0]
 80016e4:	46bc      	mov	ip, r7
 80016e6:	7837      	ldrb	r7, [r6, #0]
 80016e8:	b2e0      	uxtb	r0, r4
 80016ea:	4078      	eors	r0, r7
 80016ec:	466f      	mov	r7, sp
 80016ee:	783f      	ldrb	r7, [r7, #0]
 80016f0:	40b8      	lsls	r0, r7
 80016f2:	4667      	mov	r7, ip
 80016f4:	4078      	eors	r0, r7
 80016f6:	9f01      	ldr	r7, [sp, #4]
 80016f8:	6038      	str	r0, [r7, #0]
 80016fa:	7830      	ldrb	r0, [r6, #0]
 80016fc:	4060      	eors	r0, r4
 80016fe:	5550      	strb	r0, [r2, r5]
 8001700:	1c5b      	adds	r3, r3, #1
 8001702:	980d      	ldr	r0, [sp, #52]	; 0x34
 8001704:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8001706:	1b00      	subs	r0, r0, r4
 8001708:	4283      	cmp	r3, r0
 800170a:	d3dc      	bcc.n	80016c6 <cmox_gcm_encrypt_common+0x1be>
 800170c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800170e:	1c40      	adds	r0, r0, #1
 8001710:	ab08      	add	r3, sp, #32
 8001712:	e004      	b.n	800171e <cmox_gcm_encrypt_common+0x216>
 8001714:	0081      	lsls	r1, r0, #2
 8001716:	9a02      	ldr	r2, [sp, #8]
 8001718:	5852      	ldr	r2, [r2, r1]
 800171a:	505a      	str	r2, [r3, r1]
 800171c:	1c40      	adds	r0, r0, #1
 800171e:	2804      	cmp	r0, #4
 8001720:	d3f8      	bcc.n	8001714 <cmox_gcm_encrypt_common+0x20c>
 8001722:	9a02      	ldr	r2, [sp, #8]
 8001724:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8001726:	a808      	add	r0, sp, #32
 8001728:	9b03      	ldr	r3, [sp, #12]
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4798      	blx	r3
 8001730:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001732:	9903      	ldr	r1, [sp, #12]
 8001734:	68c9      	ldr	r1, [r1, #12]
 8001736:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8001738:	1889      	adds	r1, r1, r2
 800173a:	9a03      	ldr	r2, [sp, #12]
 800173c:	60d1      	str	r1, [r2, #12]
 800173e:	2800      	cmp	r0, #0
 8001740:	d001      	beq.n	8001746 <cmox_gcm_encrypt_common+0x23e>
 8001742:	9919      	ldr	r1, [sp, #100]	; 0x64
 8001744:	6001      	str	r1, [r0, #0]
 8001746:	2080      	movs	r0, #128	; 0x80
 8001748:	0240      	lsls	r0, r0, #9
 800174a:	b013      	add	sp, #76	; 0x4c
 800174c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800174e:	bf00      	nop
 8001750:	00010004 	.word	0x00010004

08001754 <cmox_gcm_generateTag_common>:
 8001754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	0006      	movs	r6, r0
 800175a:	000c      	movs	r4, r1
 800175c:	0015      	movs	r5, r2
 800175e:	001f      	movs	r7, r3
 8001760:	2210      	movs	r2, #16
 8001762:	2100      	movs	r1, #0
 8001764:	a802      	add	r0, sp, #8
 8001766:	f008 f87d 	bl	8009864 <memset>
 800176a:	2086      	movs	r0, #134	; 0x86
 800176c:	0040      	lsls	r0, r0, #1
 800176e:	5820      	ldr	r0, [r4, r0]
 8001770:	2800      	cmp	r0, #0
 8001772:	d001      	beq.n	8001778 <cmox_gcm_generateTag_common+0x24>
 8001774:	2810      	cmp	r0, #16
 8001776:	d901      	bls.n	800177c <cmox_gcm_generateTag_common+0x28>
 8001778:	481f      	ldr	r0, [pc, #124]	; (80017f8 <cmox_gcm_generateTag_common+0xa4>)
 800177a:	e03a      	b.n	80017f2 <cmox_gcm_generateTag_common+0x9e>
 800177c:	003b      	movs	r3, r7
 800177e:	002a      	movs	r2, r5
 8001780:	0030      	movs	r0, r6
 8001782:	a902      	add	r1, sp, #8
 8001784:	9101      	str	r1, [sp, #4]
 8001786:	a906      	add	r1, sp, #24
 8001788:	9100      	str	r1, [sp, #0]
 800178a:	0021      	movs	r1, r4
 800178c:	f7ff fe8b 	bl	80014a6 <cmox_gcm_finish_common>
 8001790:	2000      	movs	r0, #0
 8001792:	2600      	movs	r6, #0
 8001794:	2186      	movs	r1, #134	; 0x86
 8001796:	0049      	lsls	r1, r1, #1
 8001798:	1867      	adds	r7, r4, r1
 800179a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800179c:	e00c      	b.n	80017b8 <cmox_gcm_generateTag_common+0x64>
 800179e:	18e9      	adds	r1, r5, r3
 80017a0:	6813      	ldr	r3, [r2, #0]
 80017a2:	70cb      	strb	r3, [r1, #3]
 80017a4:	6813      	ldr	r3, [r2, #0]
 80017a6:	0a1b      	lsrs	r3, r3, #8
 80017a8:	708b      	strb	r3, [r1, #2]
 80017aa:	6813      	ldr	r3, [r2, #0]
 80017ac:	0c1b      	lsrs	r3, r3, #16
 80017ae:	704b      	strb	r3, [r1, #1]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	0e12      	lsrs	r2, r2, #24
 80017b4:	700a      	strb	r2, [r1, #0]
 80017b6:	1c76      	adds	r6, r6, #1
 80017b8:	a902      	add	r1, sp, #8
 80017ba:	00b2      	lsls	r2, r6, #2
 80017bc:	188a      	adds	r2, r1, r2
 80017be:	00b3      	lsls	r3, r6, #2
 80017c0:	6839      	ldr	r1, [r7, #0]
 80017c2:	0889      	lsrs	r1, r1, #2
 80017c4:	428e      	cmp	r6, r1
 80017c6:	d3ea      	bcc.n	800179e <cmox_gcm_generateTag_common+0x4a>
 80017c8:	0029      	movs	r1, r5
 80017ca:	2586      	movs	r5, #134	; 0x86
 80017cc:	006d      	lsls	r5, r5, #1
 80017ce:	1965      	adds	r5, r4, r5
 80017d0:	e007      	b.n	80017e2 <cmox_gcm_generateTag_common+0x8e>
 80017d2:	6814      	ldr	r4, [r2, #0]
 80017d4:	2618      	movs	r6, #24
 80017d6:	00c7      	lsls	r7, r0, #3
 80017d8:	1bf6      	subs	r6, r6, r7
 80017da:	40f4      	lsrs	r4, r6
 80017dc:	181e      	adds	r6, r3, r0
 80017de:	558c      	strb	r4, [r1, r6]
 80017e0:	1c40      	adds	r0, r0, #1
 80017e2:	682c      	ldr	r4, [r5, #0]
 80017e4:	1ae6      	subs	r6, r4, r3
 80017e6:	42b0      	cmp	r0, r6
 80017e8:	d3f3      	bcc.n	80017d2 <cmox_gcm_generateTag_common+0x7e>
 80017ea:	9811      	ldr	r0, [sp, #68]	; 0x44
 80017ec:	6004      	str	r4, [r0, #0]
 80017ee:	2080      	movs	r0, #128	; 0x80
 80017f0:	0240      	lsls	r0, r0, #9
 80017f2:	b00b      	add	sp, #44	; 0x2c
 80017f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f6:	bf00      	nop
 80017f8:	00010004 	.word	0x00010004

080017fc <cmox_gcm_decrypt_common>:
 80017fc:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80017fe:	b092      	sub	sp, #72	; 0x48
 8001800:	000c      	movs	r4, r1
 8001802:	0015      	movs	r5, r2
 8001804:	001e      	movs	r6, r3
 8001806:	2210      	movs	r2, #16
 8001808:	2100      	movs	r1, #0
 800180a:	a803      	add	r0, sp, #12
 800180c:	f008 f82a 	bl	8009864 <memset>
 8001810:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001812:	6840      	ldr	r0, [r0, #4]
 8001814:	2118      	movs	r1, #24
 8001816:	4001      	ands	r1, r0
 8001818:	d001      	beq.n	800181e <cmox_gcm_decrypt_common+0x22>
 800181a:	4888      	ldr	r0, [pc, #544]	; (8001a3c <cmox_gcm_decrypt_common+0x240>)
 800181c:	e10b      	b.n	8001a36 <cmox_gcm_decrypt_common+0x23a>
 800181e:	940b      	str	r4, [sp, #44]	; 0x2c
 8001820:	2104      	movs	r1, #4
 8001822:	4301      	orrs	r1, r0
 8001824:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001826:	6041      	str	r1, [r0, #4]
 8001828:	2400      	movs	r4, #0
 800182a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800182c:	2184      	movs	r1, #132	; 0x84
 800182e:	0049      	lsls	r1, r1, #1
 8001830:	1840      	adds	r0, r0, r1
 8001832:	9002      	str	r0, [sp, #8]
 8001834:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001836:	30fc      	adds	r0, #252	; 0xfc
 8001838:	900c      	str	r0, [sp, #48]	; 0x30
 800183a:	9501      	str	r5, [sp, #4]
 800183c:	9610      	str	r6, [sp, #64]	; 0x40
 800183e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8001840:	e055      	b.n	80018ee <cmox_gcm_decrypt_common+0xf2>
 8001842:	2500      	movs	r5, #0
 8001844:	2200      	movs	r2, #0
 8001846:	9918      	ldr	r1, [sp, #96]	; 0x60
 8001848:	0090      	lsls	r0, r2, #2
 800184a:	1823      	adds	r3, r4, r0
 800184c:	5cc8      	ldrb	r0, [r1, r3]
 800184e:	0600      	lsls	r0, r0, #24
 8001850:	1c4f      	adds	r7, r1, #1
 8001852:	5cff      	ldrb	r7, [r7, r3]
 8001854:	043f      	lsls	r7, r7, #16
 8001856:	4307      	orrs	r7, r0
 8001858:	1c88      	adds	r0, r1, #2
 800185a:	5cc0      	ldrb	r0, [r0, r3]
 800185c:	0200      	lsls	r0, r0, #8
 800185e:	4338      	orrs	r0, r7
 8001860:	1ccf      	adds	r7, r1, #3
 8001862:	5cfb      	ldrb	r3, [r7, r3]
 8001864:	4303      	orrs	r3, r0
 8001866:	0090      	lsls	r0, r2, #2
 8001868:	af07      	add	r7, sp, #28
 800186a:	503b      	str	r3, [r7, r0]
 800186c:	9f00      	ldr	r7, [sp, #0]
 800186e:	583f      	ldr	r7, [r7, r0]
 8001870:	407b      	eors	r3, r7
 8001872:	af03      	add	r7, sp, #12
 8001874:	503b      	str	r3, [r7, r0]
 8001876:	1c52      	adds	r2, r2, #1
 8001878:	2a04      	cmp	r2, #4
 800187a:	d3e5      	bcc.n	8001848 <cmox_gcm_decrypt_common+0x4c>
 800187c:	9118      	str	r1, [sp, #96]	; 0x60
 800187e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001880:	218c      	movs	r1, #140	; 0x8c
 8001882:	0049      	lsls	r1, r1, #1
 8001884:	1840      	adds	r0, r0, r1
 8001886:	9000      	str	r0, [sp, #0]
 8001888:	4602      	mov	r2, r0
 800188a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800188c:	a803      	add	r0, sp, #12
 800188e:	9b02      	ldr	r3, [sp, #8]
 8001890:	6a1b      	ldr	r3, [r3, #32]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4798      	blx	r3
 8001896:	aa03      	add	r2, sp, #12
 8001898:	990c      	ldr	r1, [sp, #48]	; 0x30
 800189a:	9801      	ldr	r0, [sp, #4]
 800189c:	6803      	ldr	r3, [r0, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4798      	blx	r3
 80018a2:	9802      	ldr	r0, [sp, #8]
 80018a4:	6800      	ldr	r0, [r0, #0]
 80018a6:	1c40      	adds	r0, r0, #1
 80018a8:	9902      	ldr	r1, [sp, #8]
 80018aa:	6008      	str	r0, [r1, #0]
 80018ac:	00a8      	lsls	r0, r5, #2
 80018ae:	a903      	add	r1, sp, #12
 80018b0:	1809      	adds	r1, r1, r0
 80018b2:	680b      	ldr	r3, [r1, #0]
 80018b4:	aa07      	add	r2, sp, #28
 80018b6:	5812      	ldr	r2, [r2, r0]
 80018b8:	405a      	eors	r2, r3
 80018ba:	600a      	str	r2, [r1, #0]
 80018bc:	00ab      	lsls	r3, r5, #2
 80018be:	18e3      	adds	r3, r4, r3
 80018c0:	1cf7      	adds	r7, r6, #3
 80018c2:	54fa      	strb	r2, [r7, r3]
 80018c4:	680a      	ldr	r2, [r1, #0]
 80018c6:	0a12      	lsrs	r2, r2, #8
 80018c8:	1cb7      	adds	r7, r6, #2
 80018ca:	54fa      	strb	r2, [r7, r3]
 80018cc:	680a      	ldr	r2, [r1, #0]
 80018ce:	0c12      	lsrs	r2, r2, #16
 80018d0:	1c77      	adds	r7, r6, #1
 80018d2:	54fa      	strb	r2, [r7, r3]
 80018d4:	680a      	ldr	r2, [r1, #0]
 80018d6:	0e12      	lsrs	r2, r2, #24
 80018d8:	54f2      	strb	r2, [r6, r3]
 80018da:	680a      	ldr	r2, [r1, #0]
 80018dc:	9b00      	ldr	r3, [sp, #0]
 80018de:	5818      	ldr	r0, [r3, r0]
 80018e0:	4050      	eors	r0, r2
 80018e2:	6008      	str	r0, [r1, #0]
 80018e4:	1c6d      	adds	r5, r5, #1
 80018e6:	2d04      	cmp	r5, #4
 80018e8:	d3e0      	bcc.n	80018ac <cmox_gcm_decrypt_common+0xb0>
 80018ea:	9400      	str	r4, [sp, #0]
 80018ec:	3410      	adds	r4, #16
 80018ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80018f0:	218c      	movs	r1, #140	; 0x8c
 80018f2:	0049      	lsls	r1, r1, #1
 80018f4:	1840      	adds	r0, r0, r1
 80018f6:	9000      	str	r0, [sp, #0]
 80018f8:	9919      	ldr	r1, [sp, #100]	; 0x64
 80018fa:	0020      	movs	r0, r4
 80018fc:	3010      	adds	r0, #16
 80018fe:	4281      	cmp	r1, r0
 8001900:	d29f      	bcs.n	8001842 <cmox_gcm_decrypt_common+0x46>
 8001902:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001904:	4284      	cmp	r4, r0
 8001906:	d300      	bcc.n	800190a <cmox_gcm_decrypt_common+0x10e>
 8001908:	e088      	b.n	8001a1c <cmox_gcm_decrypt_common+0x220>
 800190a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800190c:	6840      	ldr	r0, [r0, #4]
 800190e:	2108      	movs	r1, #8
 8001910:	4301      	orrs	r1, r0
 8001912:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001914:	6041      	str	r1, [r0, #4]
 8001916:	aa03      	add	r2, sp, #12
 8001918:	990c      	ldr	r1, [sp, #48]	; 0x30
 800191a:	9801      	ldr	r0, [sp, #4]
 800191c:	6803      	ldr	r3, [r0, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4798      	blx	r3
 8001922:	2200      	movs	r2, #0
 8001924:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001926:	1b00      	subs	r0, r0, r4
 8001928:	900e      	str	r0, [sp, #56]	; 0x38
 800192a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800192c:	e02c      	b.n	8001988 <cmox_gcm_decrypt_common+0x18c>
 800192e:	0090      	lsls	r0, r2, #2
 8001930:	1825      	adds	r5, r4, r0
 8001932:	5d48      	ldrb	r0, [r1, r5]
 8001934:	0600      	lsls	r0, r0, #24
 8001936:	1c4f      	adds	r7, r1, #1
 8001938:	5d7f      	ldrb	r7, [r7, r5]
 800193a:	043f      	lsls	r7, r7, #16
 800193c:	4307      	orrs	r7, r0
 800193e:	1c88      	adds	r0, r1, #2
 8001940:	5d40      	ldrb	r0, [r0, r5]
 8001942:	0200      	lsls	r0, r0, #8
 8001944:	4338      	orrs	r0, r7
 8001946:	1ccf      	adds	r7, r1, #3
 8001948:	5d7f      	ldrb	r7, [r7, r5]
 800194a:	4307      	orrs	r7, r0
 800194c:	a807      	add	r0, sp, #28
 800194e:	18c0      	adds	r0, r0, r3
 8001950:	6007      	str	r7, [r0, #0]
 8001952:	9b01      	ldr	r3, [sp, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	405f      	eors	r7, r3
 8001958:	9b01      	ldr	r3, [sp, #4]
 800195a:	601f      	str	r7, [r3, #0]
 800195c:	1cf3      	adds	r3, r6, #3
 800195e:	555f      	strb	r7, [r3, r5]
 8001960:	9b01      	ldr	r3, [sp, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	1cb7      	adds	r7, r6, #2
 8001968:	557b      	strb	r3, [r7, r5]
 800196a:	9b01      	ldr	r3, [sp, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	0c1b      	lsrs	r3, r3, #16
 8001970:	1c77      	adds	r7, r6, #1
 8001972:	557b      	strb	r3, [r7, r5]
 8001974:	9b01      	ldr	r3, [sp, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	0e1b      	lsrs	r3, r3, #24
 800197a:	5573      	strb	r3, [r6, r5]
 800197c:	6803      	ldr	r3, [r0, #0]
 800197e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8001980:	682d      	ldr	r5, [r5, #0]
 8001982:	405d      	eors	r5, r3
 8001984:	6005      	str	r5, [r0, #0]
 8001986:	1c52      	adds	r2, r2, #1
 8001988:	0093      	lsls	r3, r2, #2
 800198a:	9800      	ldr	r0, [sp, #0]
 800198c:	18c0      	adds	r0, r0, r3
 800198e:	900d      	str	r0, [sp, #52]	; 0x34
 8001990:	a803      	add	r0, sp, #12
 8001992:	18c0      	adds	r0, r0, r3
 8001994:	9001      	str	r0, [sp, #4]
 8001996:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001998:	0880      	lsrs	r0, r0, #2
 800199a:	4282      	cmp	r2, r0
 800199c:	d3c7      	bcc.n	800192e <cmox_gcm_decrypt_common+0x132>
 800199e:	920f      	str	r2, [sp, #60]	; 0x3c
 80019a0:	a807      	add	r0, sp, #28
 80019a2:	18c0      	adds	r0, r0, r3
 80019a4:	900c      	str	r0, [sp, #48]	; 0x30
 80019a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80019a8:	228c      	movs	r2, #140	; 0x8c
 80019aa:	0052      	lsls	r2, r2, #1
 80019ac:	1880      	adds	r0, r0, r2
 80019ae:	9000      	str	r0, [sp, #0]
 80019b0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80019b2:	6800      	ldr	r0, [r0, #0]
 80019b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80019b6:	6010      	str	r0, [r2, #0]
 80019b8:	2500      	movs	r5, #0
 80019ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80019bc:	0080      	lsls	r0, r0, #2
 80019be:	900b      	str	r0, [sp, #44]	; 0x2c
 80019c0:	1820      	adds	r0, r4, r0
 80019c2:	900d      	str	r0, [sp, #52]	; 0x34
 80019c4:	e013      	b.n	80019ee <cmox_gcm_decrypt_common+0x1f2>
 80019c6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80019c8:	1940      	adds	r0, r0, r5
 80019ca:	180a      	adds	r2, r1, r0
 80019cc:	2318      	movs	r3, #24
 80019ce:	00ec      	lsls	r4, r5, #3
 80019d0:	1b1b      	subs	r3, r3, r4
 80019d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80019d4:	6827      	ldr	r7, [r4, #0]
 80019d6:	7814      	ldrb	r4, [r2, #0]
 80019d8:	409c      	lsls	r4, r3
 80019da:	407c      	eors	r4, r7
 80019dc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80019de:	603c      	str	r4, [r7, #0]
 80019e0:	9c01      	ldr	r4, [sp, #4]
 80019e2:	6824      	ldr	r4, [r4, #0]
 80019e4:	40dc      	lsrs	r4, r3
 80019e6:	7812      	ldrb	r2, [r2, #0]
 80019e8:	4062      	eors	r2, r4
 80019ea:	5432      	strb	r2, [r6, r0]
 80019ec:	1c6d      	adds	r5, r5, #1
 80019ee:	980e      	ldr	r0, [sp, #56]	; 0x38
 80019f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80019f2:	1a80      	subs	r0, r0, r2
 80019f4:	4285      	cmp	r5, r0
 80019f6:	d3e6      	bcc.n	80019c6 <cmox_gcm_decrypt_common+0x1ca>
 80019f8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80019fa:	1c40      	adds	r0, r0, #1
 80019fc:	ab07      	add	r3, sp, #28
 80019fe:	e004      	b.n	8001a0a <cmox_gcm_decrypt_common+0x20e>
 8001a00:	0081      	lsls	r1, r0, #2
 8001a02:	9a00      	ldr	r2, [sp, #0]
 8001a04:	5852      	ldr	r2, [r2, r1]
 8001a06:	505a      	str	r2, [r3, r1]
 8001a08:	1c40      	adds	r0, r0, #1
 8001a0a:	2804      	cmp	r0, #4
 8001a0c:	d3f8      	bcc.n	8001a00 <cmox_gcm_decrypt_common+0x204>
 8001a0e:	9a00      	ldr	r2, [sp, #0]
 8001a10:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001a12:	a807      	add	r0, sp, #28
 8001a14:	9b02      	ldr	r3, [sp, #8]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4798      	blx	r3
 8001a1c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001a1e:	9902      	ldr	r1, [sp, #8]
 8001a20:	68c9      	ldr	r1, [r1, #12]
 8001a22:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8001a24:	1889      	adds	r1, r1, r2
 8001a26:	9a02      	ldr	r2, [sp, #8]
 8001a28:	60d1      	str	r1, [r2, #12]
 8001a2a:	2800      	cmp	r0, #0
 8001a2c:	d001      	beq.n	8001a32 <cmox_gcm_decrypt_common+0x236>
 8001a2e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8001a30:	6001      	str	r1, [r0, #0]
 8001a32:	2080      	movs	r0, #128	; 0x80
 8001a34:	0240      	lsls	r0, r0, #9
 8001a36:	b013      	add	sp, #76	; 0x4c
 8001a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	00010004 	.word	0x00010004

08001a40 <cmox_gcm_decrypt_verify_common>:
 8001a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a42:	b08c      	sub	sp, #48	; 0x30
 8001a44:	0006      	movs	r6, r0
 8001a46:	000c      	movs	r4, r1
 8001a48:	0015      	movs	r5, r2
 8001a4a:	001f      	movs	r7, r3
 8001a4c:	2210      	movs	r2, #16
 8001a4e:	2100      	movs	r1, #0
 8001a50:	a804      	add	r0, sp, #16
 8001a52:	f007 ff07 	bl	8009864 <memset>
 8001a56:	2086      	movs	r0, #134	; 0x86
 8001a58:	0040      	lsls	r0, r0, #1
 8001a5a:	5820      	ldr	r0, [r4, r0]
 8001a5c:	2800      	cmp	r0, #0
 8001a5e:	d001      	beq.n	8001a64 <cmox_gcm_decrypt_verify_common+0x24>
 8001a60:	2810      	cmp	r0, #16
 8001a62:	d901      	bls.n	8001a68 <cmox_gcm_decrypt_verify_common+0x28>
 8001a64:	480f      	ldr	r0, [pc, #60]	; (8001aa4 <cmox_gcm_decrypt_verify_common+0x64>)
 8001a66:	e01b      	b.n	8001aa0 <cmox_gcm_decrypt_verify_common+0x60>
 8001a68:	003b      	movs	r3, r7
 8001a6a:	002a      	movs	r2, r5
 8001a6c:	0030      	movs	r0, r6
 8001a6e:	a904      	add	r1, sp, #16
 8001a70:	9101      	str	r1, [sp, #4]
 8001a72:	a908      	add	r1, sp, #32
 8001a74:	9100      	str	r1, [sp, #0]
 8001a76:	0021      	movs	r1, r4
 8001a78:	f7ff fd15 	bl	80014a6 <cmox_gcm_finish_common>
 8001a7c:	2086      	movs	r0, #134	; 0x86
 8001a7e:	0040      	lsls	r0, r0, #1
 8001a80:	5821      	ldr	r1, [r4, r0]
 8001a82:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8001a84:	9003      	str	r0, [sp, #12]
 8001a86:	4808      	ldr	r0, [pc, #32]	; (8001aa8 <cmox_gcm_decrypt_verify_common+0x68>)
 8001a88:	9002      	str	r0, [sp, #8]
 8001a8a:	4808      	ldr	r0, [pc, #32]	; (8001aac <cmox_gcm_decrypt_verify_common+0x6c>)
 8001a8c:	9001      	str	r0, [sp, #4]
 8001a8e:	4808      	ldr	r0, [pc, #32]	; (8001ab0 <cmox_gcm_decrypt_verify_common+0x70>)
 8001a90:	6800      	ldr	r0, [r0, #0]
 8001a92:	9000      	str	r0, [sp, #0]
 8001a94:	1cc8      	adds	r0, r1, #3
 8001a96:	0883      	lsrs	r3, r0, #2
 8001a98:	aa04      	add	r2, sp, #16
 8001a9a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001a9c:	f000 f8ea 	bl	8001c74 <cmox_utils_robustCmp>
 8001aa0:	b00d      	add	sp, #52	; 0x34
 8001aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa4:	00010004 	.word	0x00010004
 8001aa8:	00016e93 	.word	0x00016e93
 8001aac:	0001c726 	.word	0x0001c726
 8001ab0:	0800ad74 	.word	0x0800ad74

08001ab4 <firstloop_bb_cmp>:
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab6:	0007      	movs	r7, r0
 8001ab8:	000c      	movs	r4, r1
 8001aba:	0013      	movs	r3, r2
 8001abc:	2500      	movs	r5, #0
 8001abe:	2001      	movs	r0, #1
 8001ac0:	9000      	str	r0, [sp, #0]
 8001ac2:	0039      	movs	r1, r7
 8001ac4:	0022      	movs	r2, r4
 8001ac6:	2400      	movs	r4, #0
 8001ac8:	e00e      	b.n	8001ae8 <firstloop_bb_cmp+0x34>
 8001aca:	9f00      	ldr	r7, [sp, #0]
 8001acc:	46bc      	mov	ip, r7
 8001ace:	5d4f      	ldrb	r7, [r1, r5]
 8001ad0:	5d56      	ldrb	r6, [r2, r5]
 8001ad2:	407e      	eors	r6, r7
 8001ad4:	43f7      	mvns	r7, r6
 8001ad6:	1c7f      	adds	r7, r7, #1
 8001ad8:	0ffe      	lsrs	r6, r7, #31
 8001ada:	4046      	eors	r6, r0
 8001adc:	4667      	mov	r7, ip
 8001ade:	403e      	ands	r6, r7
 8001ae0:	9600      	str	r6, [sp, #0]
 8001ae2:	9e00      	ldr	r6, [sp, #0]
 8001ae4:	19a4      	adds	r4, r4, r6
 8001ae6:	1c6d      	adds	r5, r5, #1
 8001ae8:	429d      	cmp	r5, r3
 8001aea:	d3ee      	bcc.n	8001aca <firstloop_bb_cmp+0x16>
 8001aec:	0020      	movs	r0, r4
 8001aee:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08001af0 <secondloop_bb_cmp>:
 8001af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001af2:	2401      	movs	r4, #1
 8001af4:	9400      	str	r4, [sp, #0]
 8001af6:	0003      	movs	r3, r0
 8001af8:	000d      	movs	r5, r1
 8001afa:	2100      	movs	r1, #0
 8001afc:	2a00      	cmp	r2, #0
 8001afe:	e010      	b.n	8001b22 <secondloop_bb_cmp+0x32>
 8001b00:	9800      	ldr	r0, [sp, #0]
 8001b02:	189e      	adds	r6, r3, r2
 8001b04:	1e76      	subs	r6, r6, #1
 8001b06:	7836      	ldrb	r6, [r6, #0]
 8001b08:	18af      	adds	r7, r5, r2
 8001b0a:	1e7f      	subs	r7, r7, #1
 8001b0c:	783f      	ldrb	r7, [r7, #0]
 8001b0e:	4077      	eors	r7, r6
 8001b10:	43fe      	mvns	r6, r7
 8001b12:	1c76      	adds	r6, r6, #1
 8001b14:	0ff6      	lsrs	r6, r6, #31
 8001b16:	4066      	eors	r6, r4
 8001b18:	4006      	ands	r6, r0
 8001b1a:	9600      	str	r6, [sp, #0]
 8001b1c:	9800      	ldr	r0, [sp, #0]
 8001b1e:	1809      	adds	r1, r1, r0
 8001b20:	1e52      	subs	r2, r2, #1
 8001b22:	d1ed      	bne.n	8001b00 <secondloop_bb_cmp+0x10>
 8001b24:	0008      	movs	r0, r1
 8001b26:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08001b28 <firstloop_bw_be_cmp>:
 8001b28:	b5f4      	push	{r2, r4, r5, r6, r7, lr}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	2500      	movs	r5, #0
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2201      	movs	r2, #1
 8001b32:	9202      	str	r2, [sp, #8]
 8001b34:	9000      	str	r0, [sp, #0]
 8001b36:	2000      	movs	r0, #0
 8001b38:	9a03      	ldr	r2, [sp, #12]
 8001b3a:	e01c      	b.n	8001b76 <firstloop_bw_be_cmp+0x4e>
 8001b3c:	9c00      	ldr	r4, [sp, #0]
 8001b3e:	0086      	lsls	r6, r0, #2
 8001b40:	19a4      	adds	r4, r4, r6
 8001b42:	7826      	ldrb	r6, [r4, #0]
 8001b44:	0637      	lsls	r7, r6, #24
 8001b46:	7866      	ldrb	r6, [r4, #1]
 8001b48:	0436      	lsls	r6, r6, #16
 8001b4a:	433e      	orrs	r6, r7
 8001b4c:	78a7      	ldrb	r7, [r4, #2]
 8001b4e:	023f      	lsls	r7, r7, #8
 8001b50:	4337      	orrs	r7, r6
 8001b52:	78e4      	ldrb	r4, [r4, #3]
 8001b54:	433c      	orrs	r4, r7
 8001b56:	0086      	lsls	r6, r0, #2
 8001b58:	598e      	ldr	r6, [r1, r6]
 8001b5a:	4066      	eors	r6, r4
 8001b5c:	9c02      	ldr	r4, [sp, #8]
 8001b5e:	43f7      	mvns	r7, r6
 8001b60:	1c7f      	adds	r7, r7, #1
 8001b62:	4337      	orrs	r7, r6
 8001b64:	0fff      	lsrs	r7, r7, #31
 8001b66:	2601      	movs	r6, #1
 8001b68:	407e      	eors	r6, r7
 8001b6a:	4026      	ands	r6, r4
 8001b6c:	9602      	str	r6, [sp, #8]
 8001b6e:	9c02      	ldr	r4, [sp, #8]
 8001b70:	00a4      	lsls	r4, r4, #2
 8001b72:	191b      	adds	r3, r3, r4
 8001b74:	1c40      	adds	r0, r0, #1
 8001b76:	0894      	lsrs	r4, r2, #2
 8001b78:	42a0      	cmp	r0, r4
 8001b7a:	d3df      	bcc.n	8001b3c <firstloop_bw_be_cmp+0x14>
 8001b7c:	9800      	ldr	r0, [sp, #0]
 8001b7e:	00a4      	lsls	r4, r4, #2
 8001b80:	1b14      	subs	r4, r2, r4
 8001b82:	e01c      	b.n	8001bbe <firstloop_bw_be_cmp+0x96>
 8001b84:	9f02      	ldr	r7, [sp, #8]
 8001b86:	9701      	str	r7, [sp, #4]
 8001b88:	1b16      	subs	r6, r2, r4
 8001b8a:	1976      	adds	r6, r6, r5
 8001b8c:	5d86      	ldrb	r6, [r0, r6]
 8001b8e:	9600      	str	r6, [sp, #0]
 8001b90:	0896      	lsrs	r6, r2, #2
 8001b92:	00b6      	lsls	r6, r6, #2
 8001b94:	598f      	ldr	r7, [r1, r6]
 8001b96:	46bc      	mov	ip, r7
 8001b98:	2718      	movs	r7, #24
 8001b9a:	00ee      	lsls	r6, r5, #3
 8001b9c:	1bbe      	subs	r6, r7, r6
 8001b9e:	4667      	mov	r7, ip
 8001ba0:	40f7      	lsrs	r7, r6
 8001ba2:	9e00      	ldr	r6, [sp, #0]
 8001ba4:	4077      	eors	r7, r6
 8001ba6:	b2ff      	uxtb	r7, r7
 8001ba8:	43fe      	mvns	r6, r7
 8001baa:	1c76      	adds	r6, r6, #1
 8001bac:	0ff7      	lsrs	r7, r6, #31
 8001bae:	2601      	movs	r6, #1
 8001bb0:	407e      	eors	r6, r7
 8001bb2:	9f01      	ldr	r7, [sp, #4]
 8001bb4:	403e      	ands	r6, r7
 8001bb6:	9602      	str	r6, [sp, #8]
 8001bb8:	9e02      	ldr	r6, [sp, #8]
 8001bba:	199b      	adds	r3, r3, r6
 8001bbc:	1c6d      	adds	r5, r5, #1
 8001bbe:	42a5      	cmp	r5, r4
 8001bc0:	d3e0      	bcc.n	8001b84 <firstloop_bw_be_cmp+0x5c>
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	b004      	add	sp, #16
 8001bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bc8 <secondloop_bw_be_cmp>:
 8001bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2301      	movs	r3, #1
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	9b02      	ldr	r3, [sp, #8]
 8001bd2:	2403      	movs	r4, #3
 8001bd4:	43a3      	bics	r3, r4
 8001bd6:	9c02      	ldr	r4, [sp, #8]
 8001bd8:	e01a      	b.n	8001c10 <secondloop_bw_be_cmp+0x48>
 8001bda:	9e01      	ldr	r6, [sp, #4]
 8001bdc:	9600      	str	r6, [sp, #0]
 8001bde:	089e      	lsrs	r6, r3, #2
 8001be0:	00b6      	lsls	r6, r6, #2
 8001be2:	598f      	ldr	r7, [r1, r6]
 8001be4:	46bc      	mov	ip, r7
 8001be6:	2718      	movs	r7, #24
 8001be8:	1ae6      	subs	r6, r4, r3
 8001bea:	1e76      	subs	r6, r6, #1
 8001bec:	00f6      	lsls	r6, r6, #3
 8001bee:	1bbe      	subs	r6, r7, r6
 8001bf0:	4667      	mov	r7, ip
 8001bf2:	40f7      	lsrs	r7, r6
 8001bf4:	1e46      	subs	r6, r0, #1
 8001bf6:	5d36      	ldrb	r6, [r6, r4]
 8001bf8:	407e      	eors	r6, r7
 8001bfa:	b2f6      	uxtb	r6, r6
 8001bfc:	43f7      	mvns	r7, r6
 8001bfe:	1c7f      	adds	r7, r7, #1
 8001c00:	0ffe      	lsrs	r6, r7, #31
 8001c02:	4075      	eors	r5, r6
 8001c04:	9e00      	ldr	r6, [sp, #0]
 8001c06:	4035      	ands	r5, r6
 8001c08:	9501      	str	r5, [sp, #4]
 8001c0a:	9d01      	ldr	r5, [sp, #4]
 8001c0c:	1952      	adds	r2, r2, r5
 8001c0e:	1e64      	subs	r4, r4, #1
 8001c10:	2501      	movs	r5, #1
 8001c12:	42a3      	cmp	r3, r4
 8001c14:	d3e1      	bcc.n	8001bda <secondloop_bw_be_cmp+0x12>
 8001c16:	000b      	movs	r3, r1
 8001c18:	0011      	movs	r1, r2
 8001c1a:	9a02      	ldr	r2, [sp, #8]
 8001c1c:	0894      	lsrs	r4, r2, #2
 8001c1e:	0002      	movs	r2, r0
 8001c20:	2c00      	cmp	r4, #0
 8001c22:	e01d      	b.n	8001c60 <secondloop_bw_be_cmp+0x98>
 8001c24:	00a0      	lsls	r0, r4, #2
 8001c26:	1816      	adds	r6, r2, r0
 8001c28:	1f36      	subs	r6, r6, #4
 8001c2a:	7830      	ldrb	r0, [r6, #0]
 8001c2c:	0607      	lsls	r7, r0, #24
 8001c2e:	7870      	ldrb	r0, [r6, #1]
 8001c30:	0400      	lsls	r0, r0, #16
 8001c32:	4338      	orrs	r0, r7
 8001c34:	78b7      	ldrb	r7, [r6, #2]
 8001c36:	023f      	lsls	r7, r7, #8
 8001c38:	4307      	orrs	r7, r0
 8001c3a:	78f0      	ldrb	r0, [r6, #3]
 8001c3c:	4338      	orrs	r0, r7
 8001c3e:	00a6      	lsls	r6, r4, #2
 8001c40:	199e      	adds	r6, r3, r6
 8001c42:	1f36      	subs	r6, r6, #4
 8001c44:	6836      	ldr	r6, [r6, #0]
 8001c46:	4046      	eors	r6, r0
 8001c48:	9801      	ldr	r0, [sp, #4]
 8001c4a:	43f7      	mvns	r7, r6
 8001c4c:	1c7f      	adds	r7, r7, #1
 8001c4e:	4337      	orrs	r7, r6
 8001c50:	0ffe      	lsrs	r6, r7, #31
 8001c52:	406e      	eors	r6, r5
 8001c54:	4006      	ands	r6, r0
 8001c56:	9601      	str	r6, [sp, #4]
 8001c58:	9801      	ldr	r0, [sp, #4]
 8001c5a:	0080      	lsls	r0, r0, #2
 8001c5c:	1809      	adds	r1, r1, r0
 8001c5e:	1e64      	subs	r4, r4, #1
 8001c60:	d1e0      	bne.n	8001c24 <secondloop_bw_be_cmp+0x5c>
 8001c62:	0008      	movs	r0, r1
 8001c64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

08001c68 <bufType_bb>:
 8001c68:	1ab5 0800 1af1 0800 0001 0000               ............

08001c74 <cmox_utils_robustCmp>:
 8001c74:	b5fd      	push	{r0, r2, r3, r4, r5, r6, r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	000c      	movs	r4, r1
 8001c7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001c7c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8001c7e:	2000      	movs	r0, #0
 8001c80:	43c0      	mvns	r0, r0
 8001c82:	9000      	str	r0, [sp, #0]
 8001c84:	0022      	movs	r2, r4
 8001c86:	9903      	ldr	r1, [sp, #12]
 8001c88:	9802      	ldr	r0, [sp, #8]
 8001c8a:	6833      	ldr	r3, [r6, #0]
 8001c8c:	4798      	blx	r3
 8001c8e:	0005      	movs	r5, r0
 8001c90:	980d      	ldr	r0, [sp, #52]	; 0x34
 8001c92:	2800      	cmp	r0, #0
 8001c94:	d029      	beq.n	8001cea <cmox_utils_robustCmp+0x76>
 8001c96:	0022      	movs	r2, r4
 8001c98:	9903      	ldr	r1, [sp, #12]
 8001c9a:	9802      	ldr	r0, [sp, #8]
 8001c9c:	6873      	ldr	r3, [r6, #4]
 8001c9e:	4798      	blx	r3
 8001ca0:	9900      	ldr	r1, [sp, #0]
 8001ca2:	43ea      	mvns	r2, r5
 8001ca4:	1c52      	adds	r2, r2, #1
 8001ca6:	432a      	orrs	r2, r5
 8001ca8:	0fd3      	lsrs	r3, r2, #31
 8001caa:	43da      	mvns	r2, r3
 8001cac:	1c52      	adds	r2, r2, #1
 8001cae:	400a      	ands	r2, r1
 8001cb0:	9200      	str	r2, [sp, #0]
 8001cb2:	9900      	ldr	r1, [sp, #0]
 8001cb4:	43c2      	mvns	r2, r0
 8001cb6:	1c52      	adds	r2, r2, #1
 8001cb8:	4302      	orrs	r2, r0
 8001cba:	0fd3      	lsrs	r3, r2, #31
 8001cbc:	43da      	mvns	r2, r3
 8001cbe:	1c52      	adds	r2, r2, #1
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	9200      	str	r2, [sp, #0]
 8001cc4:	4a1f      	ldr	r2, [pc, #124]	; (8001d44 <cmox_utils_robustCmp+0xd0>)
 8001cc6:	0011      	movs	r1, r2
 8001cc8:	4061      	eors	r1, r4
 8001cca:	4041      	eors	r1, r0
 8001ccc:	0038      	movs	r0, r7
 8001cce:	4048      	eors	r0, r1
 8001cd0:	4050      	eors	r0, r2
 8001cd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001cd4:	6018      	str	r0, [r3, #0]
 8001cd6:	9800      	ldr	r0, [sp, #0]
 8001cd8:	404a      	eors	r2, r1
 8001cda:	43d3      	mvns	r3, r2
 8001cdc:	1c5b      	adds	r3, r3, #1
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	0fd9      	lsrs	r1, r3, #31
 8001ce2:	43ca      	mvns	r2, r1
 8001ce4:	1c52      	adds	r2, r2, #1
 8001ce6:	4390      	bics	r0, r2
 8001ce8:	9000      	str	r0, [sp, #0]
 8001cea:	9804      	ldr	r0, [sp, #16]
 8001cec:	68b1      	ldr	r1, [r6, #8]
 8001cee:	2901      	cmp	r1, #1
 8001cf0:	d103      	bne.n	8001cfa <cmox_utils_robustCmp+0x86>
 8001cf2:	4060      	eors	r0, r4
 8001cf4:	9900      	ldr	r1, [sp, #0]
 8001cf6:	43c2      	mvns	r2, r0
 8001cf8:	e005      	b.n	8001d06 <cmox_utils_robustCmp+0x92>
 8001cfa:	9900      	ldr	r1, [sp, #0]
 8001cfc:	1ce2      	adds	r2, r4, #3
 8001cfe:	0892      	lsrs	r2, r2, #2
 8001d00:	0003      	movs	r3, r0
 8001d02:	4053      	eors	r3, r2
 8001d04:	43da      	mvns	r2, r3
 8001d06:	1c52      	adds	r2, r2, #1
 8001d08:	4302      	orrs	r2, r0
 8001d0a:	0fd0      	lsrs	r0, r2, #31
 8001d0c:	43c2      	mvns	r2, r0
 8001d0e:	1c52      	adds	r2, r2, #1
 8001d10:	4391      	bics	r1, r2
 8001d12:	9100      	str	r1, [sp, #0]
 8001d14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001d16:	480c      	ldr	r0, [pc, #48]	; (8001d48 <cmox_utils_robustCmp+0xd4>)
 8001d18:	4044      	eors	r4, r0
 8001d1a:	406c      	eors	r4, r5
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	4063      	eors	r3, r4
 8001d20:	9a00      	ldr	r2, [sp, #0]
 8001d22:	43dd      	mvns	r5, r3
 8001d24:	1c6d      	adds	r5, r5, #1
 8001d26:	431d      	orrs	r5, r3
 8001d28:	0feb      	lsrs	r3, r5, #31
 8001d2a:	43dd      	mvns	r5, r3
 8001d2c:	1c6d      	adds	r5, r5, #1
 8001d2e:	43aa      	bics	r2, r5
 8001d30:	9200      	str	r2, [sp, #0]
 8001d32:	9a00      	ldr	r2, [sp, #0]
 8001d34:	4391      	bics	r1, r2
 8001d36:	9a00      	ldr	r2, [sp, #0]
 8001d38:	4067      	eors	r7, r4
 8001d3a:	4078      	eors	r0, r7
 8001d3c:	4010      	ands	r0, r2
 8001d3e:	4308      	orrs	r0, r1
 8001d40:	b005      	add	sp, #20
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	55555555 	.word	0x55555555
 8001d48:	aaaaaaaa 	.word	0xaaaaaaaa

08001d4c <cmox_aesSmall_keySchedule>:
 8001d4c:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 8001d4e:	0013      	movs	r3, r2
 8001d50:	2600      	movs	r6, #0
 8001d52:	2200      	movs	r2, #0
 8001d54:	089c      	lsrs	r4, r3, #2
 8001d56:	4b41      	ldr	r3, [pc, #260]	; (8001e5c <cmox_aesSmall_keySchedule+0x110>)
 8001d58:	9301      	str	r3, [sp, #4]
 8001d5a:	0005      	movs	r5, r0
 8001d5c:	350c      	adds	r5, #12
 8001d5e:	000b      	movs	r3, r1
 8001d60:	0020      	movs	r0, r4
 8001d62:	0029      	movs	r1, r5
 8001d64:	e00e      	b.n	8001d84 <cmox_aesSmall_keySchedule+0x38>
 8001d66:	00b4      	lsls	r4, r6, #2
 8001d68:	191c      	adds	r4, r3, r4
 8001d6a:	7825      	ldrb	r5, [r4, #0]
 8001d6c:	062f      	lsls	r7, r5, #24
 8001d6e:	7865      	ldrb	r5, [r4, #1]
 8001d70:	042d      	lsls	r5, r5, #16
 8001d72:	433d      	orrs	r5, r7
 8001d74:	78a7      	ldrb	r7, [r4, #2]
 8001d76:	023f      	lsls	r7, r7, #8
 8001d78:	432f      	orrs	r7, r5
 8001d7a:	78e4      	ldrb	r4, [r4, #3]
 8001d7c:	433c      	orrs	r4, r7
 8001d7e:	00b5      	lsls	r5, r6, #2
 8001d80:	514c      	str	r4, [r1, r5]
 8001d82:	1c76      	adds	r6, r6, #1
 8001d84:	4286      	cmp	r6, r0
 8001d86:	d3ee      	bcc.n	8001d66 <cmox_aesSmall_keySchedule+0x1a>
 8001d88:	0083      	lsls	r3, r0, #2
 8001d8a:	18cb      	adds	r3, r1, r3
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	1f1b      	subs	r3, r3, #4
 8001d90:	681d      	ldr	r5, [r3, #0]
 8001d92:	4b33      	ldr	r3, [pc, #204]	; (8001e60 <cmox_aesSmall_keySchedule+0x114>)
 8001d94:	680e      	ldr	r6, [r1, #0]
 8001d96:	022c      	lsls	r4, r5, #8
 8001d98:	0e24      	lsrs	r4, r4, #24
 8001d9a:	5d1c      	ldrb	r4, [r3, r4]
 8001d9c:	0624      	lsls	r4, r4, #24
 8001d9e:	042f      	lsls	r7, r5, #16
 8001da0:	0e3f      	lsrs	r7, r7, #24
 8001da2:	5ddf      	ldrb	r7, [r3, r7]
 8001da4:	043f      	lsls	r7, r7, #16
 8001da6:	4327      	orrs	r7, r4
 8001da8:	b2ec      	uxtb	r4, r5
 8001daa:	5d1c      	ldrb	r4, [r3, r4]
 8001dac:	0224      	lsls	r4, r4, #8
 8001dae:	433c      	orrs	r4, r7
 8001db0:	0e2d      	lsrs	r5, r5, #24
 8001db2:	5d5d      	ldrb	r5, [r3, r5]
 8001db4:	4325      	orrs	r5, r4
 8001db6:	4075      	eors	r5, r6
 8001db8:	4c2a      	ldr	r4, [pc, #168]	; (8001e64 <cmox_aesSmall_keySchedule+0x118>)
 8001dba:	0096      	lsls	r6, r2, #2
 8001dbc:	59a4      	ldr	r4, [r4, r6]
 8001dbe:	406c      	eors	r4, r5
 8001dc0:	9d00      	ldr	r5, [sp, #0]
 8001dc2:	602c      	str	r4, [r5, #0]
 8001dc4:	1c52      	adds	r2, r2, #1
 8001dc6:	2401      	movs	r4, #1
 8001dc8:	1905      	adds	r5, r0, r4
 8001dca:	00ad      	lsls	r5, r5, #2
 8001dcc:	1f0e      	subs	r6, r1, #4
 8001dce:	5976      	ldr	r6, [r6, r5]
 8001dd0:	00a7      	lsls	r7, r4, #2
 8001dd2:	59cf      	ldr	r7, [r1, r7]
 8001dd4:	4077      	eors	r7, r6
 8001dd6:	514f      	str	r7, [r1, r5]
 8001dd8:	1c64      	adds	r4, r4, #1
 8001dda:	2c04      	cmp	r4, #4
 8001ddc:	d3f4      	bcc.n	8001dc8 <cmox_aesSmall_keySchedule+0x7c>
 8001dde:	2804      	cmp	r0, #4
 8001de0:	d004      	beq.n	8001dec <cmox_aesSmall_keySchedule+0xa0>
 8001de2:	2806      	cmp	r0, #6
 8001de4:	d00c      	beq.n	8001e00 <cmox_aesSmall_keySchedule+0xb4>
 8001de6:	2808      	cmp	r0, #8
 8001de8:	d014      	beq.n	8001e14 <cmox_aesSmall_keySchedule+0xc8>
 8001dea:	e034      	b.n	8001e56 <cmox_aesSmall_keySchedule+0x10a>
 8001dec:	2a0a      	cmp	r2, #10
 8001dee:	d206      	bcs.n	8001dfe <cmox_aesSmall_keySchedule+0xb2>
 8001df0:	9901      	ldr	r1, [sp, #4]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	4299      	cmp	r1, r3
 8001df8:	d001      	beq.n	8001dfe <cmox_aesSmall_keySchedule+0xb2>
 8001dfa:	9900      	ldr	r1, [sp, #0]
 8001dfc:	e7c4      	b.n	8001d88 <cmox_aesSmall_keySchedule+0x3c>
 8001dfe:	bdf3      	pop	{r0, r1, r4, r5, r6, r7, pc}
 8001e00:	2a07      	cmp	r2, #7
 8001e02:	d8fc      	bhi.n	8001dfe <cmox_aesSmall_keySchedule+0xb2>
 8001e04:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8001e06:	690b      	ldr	r3, [r1, #16]
 8001e08:	406b      	eors	r3, r5
 8001e0a:	628b      	str	r3, [r1, #40]	; 0x28
 8001e0c:	694e      	ldr	r6, [r1, #20]
 8001e0e:	405e      	eors	r6, r3
 8001e10:	62ce      	str	r6, [r1, #44]	; 0x2c
 8001e12:	e7ed      	b.n	8001df0 <cmox_aesSmall_keySchedule+0xa4>
 8001e14:	2a07      	cmp	r2, #7
 8001e16:	d2f2      	bcs.n	8001dfe <cmox_aesSmall_keySchedule+0xb2>
 8001e18:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 8001e1a:	690e      	ldr	r6, [r1, #16]
 8001e1c:	0e2c      	lsrs	r4, r5, #24
 8001e1e:	5d1c      	ldrb	r4, [r3, r4]
 8001e20:	0627      	lsls	r7, r4, #24
 8001e22:	022c      	lsls	r4, r5, #8
 8001e24:	0e24      	lsrs	r4, r4, #24
 8001e26:	5d1c      	ldrb	r4, [r3, r4]
 8001e28:	0424      	lsls	r4, r4, #16
 8001e2a:	433c      	orrs	r4, r7
 8001e2c:	042f      	lsls	r7, r5, #16
 8001e2e:	0e3f      	lsrs	r7, r7, #24
 8001e30:	5ddf      	ldrb	r7, [r3, r7]
 8001e32:	023f      	lsls	r7, r7, #8
 8001e34:	4327      	orrs	r7, r4
 8001e36:	b2ed      	uxtb	r5, r5
 8001e38:	5d5b      	ldrb	r3, [r3, r5]
 8001e3a:	433b      	orrs	r3, r7
 8001e3c:	4073      	eors	r3, r6
 8001e3e:	630b      	str	r3, [r1, #48]	; 0x30
 8001e40:	2305      	movs	r3, #5
 8001e42:	009c      	lsls	r4, r3, #2
 8001e44:	190c      	adds	r4, r1, r4
 8001e46:	69e5      	ldr	r5, [r4, #28]
 8001e48:	6826      	ldr	r6, [r4, #0]
 8001e4a:	406e      	eors	r6, r5
 8001e4c:	6226      	str	r6, [r4, #32]
 8001e4e:	1c5b      	adds	r3, r3, #1
 8001e50:	2b07      	cmp	r3, #7
 8001e52:	d8cd      	bhi.n	8001df0 <cmox_aesSmall_keySchedule+0xa4>
 8001e54:	e7f5      	b.n	8001e42 <cmox_aesSmall_keySchedule+0xf6>
 8001e56:	4904      	ldr	r1, [pc, #16]	; (8001e68 <cmox_aesSmall_keySchedule+0x11c>)
 8001e58:	9101      	str	r1, [sp, #4]
 8001e5a:	e7ce      	b.n	8001dfa <cmox_aesSmall_keySchedule+0xae>
 8001e5c:	00010004 	.word	0x00010004
 8001e60:	0800b2e0 	.word	0x0800b2e0
 8001e64:	0800ad78 	.word	0x0800ad78
 8001e68:	00010001 	.word	0x00010001

08001e6c <strlen>:
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	5cc2      	ldrb	r2, [r0, r3]
 8001e70:	3301      	adds	r3, #1
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d1fb      	bne.n	8001e6e <strlen+0x2>
 8001e76:	1e58      	subs	r0, r3, #1
 8001e78:	4770      	bx	lr
	...

08001e7c <__gnu_thumb1_case_shi>:
 8001e7c:	b403      	push	{r0, r1}
 8001e7e:	4671      	mov	r1, lr
 8001e80:	0849      	lsrs	r1, r1, #1
 8001e82:	0040      	lsls	r0, r0, #1
 8001e84:	0049      	lsls	r1, r1, #1
 8001e86:	5e09      	ldrsh	r1, [r1, r0]
 8001e88:	0049      	lsls	r1, r1, #1
 8001e8a:	448e      	add	lr, r1
 8001e8c:	bc03      	pop	{r0, r1}
 8001e8e:	4770      	bx	lr

08001e90 <__udivsi3>:
 8001e90:	2200      	movs	r2, #0
 8001e92:	0843      	lsrs	r3, r0, #1
 8001e94:	428b      	cmp	r3, r1
 8001e96:	d374      	bcc.n	8001f82 <__udivsi3+0xf2>
 8001e98:	0903      	lsrs	r3, r0, #4
 8001e9a:	428b      	cmp	r3, r1
 8001e9c:	d35f      	bcc.n	8001f5e <__udivsi3+0xce>
 8001e9e:	0a03      	lsrs	r3, r0, #8
 8001ea0:	428b      	cmp	r3, r1
 8001ea2:	d344      	bcc.n	8001f2e <__udivsi3+0x9e>
 8001ea4:	0b03      	lsrs	r3, r0, #12
 8001ea6:	428b      	cmp	r3, r1
 8001ea8:	d328      	bcc.n	8001efc <__udivsi3+0x6c>
 8001eaa:	0c03      	lsrs	r3, r0, #16
 8001eac:	428b      	cmp	r3, r1
 8001eae:	d30d      	bcc.n	8001ecc <__udivsi3+0x3c>
 8001eb0:	22ff      	movs	r2, #255	; 0xff
 8001eb2:	0209      	lsls	r1, r1, #8
 8001eb4:	ba12      	rev	r2, r2
 8001eb6:	0c03      	lsrs	r3, r0, #16
 8001eb8:	428b      	cmp	r3, r1
 8001eba:	d302      	bcc.n	8001ec2 <__udivsi3+0x32>
 8001ebc:	1212      	asrs	r2, r2, #8
 8001ebe:	0209      	lsls	r1, r1, #8
 8001ec0:	d065      	beq.n	8001f8e <__udivsi3+0xfe>
 8001ec2:	0b03      	lsrs	r3, r0, #12
 8001ec4:	428b      	cmp	r3, r1
 8001ec6:	d319      	bcc.n	8001efc <__udivsi3+0x6c>
 8001ec8:	e000      	b.n	8001ecc <__udivsi3+0x3c>
 8001eca:	0a09      	lsrs	r1, r1, #8
 8001ecc:	0bc3      	lsrs	r3, r0, #15
 8001ece:	428b      	cmp	r3, r1
 8001ed0:	d301      	bcc.n	8001ed6 <__udivsi3+0x46>
 8001ed2:	03cb      	lsls	r3, r1, #15
 8001ed4:	1ac0      	subs	r0, r0, r3
 8001ed6:	4152      	adcs	r2, r2
 8001ed8:	0b83      	lsrs	r3, r0, #14
 8001eda:	428b      	cmp	r3, r1
 8001edc:	d301      	bcc.n	8001ee2 <__udivsi3+0x52>
 8001ede:	038b      	lsls	r3, r1, #14
 8001ee0:	1ac0      	subs	r0, r0, r3
 8001ee2:	4152      	adcs	r2, r2
 8001ee4:	0b43      	lsrs	r3, r0, #13
 8001ee6:	428b      	cmp	r3, r1
 8001ee8:	d301      	bcc.n	8001eee <__udivsi3+0x5e>
 8001eea:	034b      	lsls	r3, r1, #13
 8001eec:	1ac0      	subs	r0, r0, r3
 8001eee:	4152      	adcs	r2, r2
 8001ef0:	0b03      	lsrs	r3, r0, #12
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	d301      	bcc.n	8001efa <__udivsi3+0x6a>
 8001ef6:	030b      	lsls	r3, r1, #12
 8001ef8:	1ac0      	subs	r0, r0, r3
 8001efa:	4152      	adcs	r2, r2
 8001efc:	0ac3      	lsrs	r3, r0, #11
 8001efe:	428b      	cmp	r3, r1
 8001f00:	d301      	bcc.n	8001f06 <__udivsi3+0x76>
 8001f02:	02cb      	lsls	r3, r1, #11
 8001f04:	1ac0      	subs	r0, r0, r3
 8001f06:	4152      	adcs	r2, r2
 8001f08:	0a83      	lsrs	r3, r0, #10
 8001f0a:	428b      	cmp	r3, r1
 8001f0c:	d301      	bcc.n	8001f12 <__udivsi3+0x82>
 8001f0e:	028b      	lsls	r3, r1, #10
 8001f10:	1ac0      	subs	r0, r0, r3
 8001f12:	4152      	adcs	r2, r2
 8001f14:	0a43      	lsrs	r3, r0, #9
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d301      	bcc.n	8001f1e <__udivsi3+0x8e>
 8001f1a:	024b      	lsls	r3, r1, #9
 8001f1c:	1ac0      	subs	r0, r0, r3
 8001f1e:	4152      	adcs	r2, r2
 8001f20:	0a03      	lsrs	r3, r0, #8
 8001f22:	428b      	cmp	r3, r1
 8001f24:	d301      	bcc.n	8001f2a <__udivsi3+0x9a>
 8001f26:	020b      	lsls	r3, r1, #8
 8001f28:	1ac0      	subs	r0, r0, r3
 8001f2a:	4152      	adcs	r2, r2
 8001f2c:	d2cd      	bcs.n	8001eca <__udivsi3+0x3a>
 8001f2e:	09c3      	lsrs	r3, r0, #7
 8001f30:	428b      	cmp	r3, r1
 8001f32:	d301      	bcc.n	8001f38 <__udivsi3+0xa8>
 8001f34:	01cb      	lsls	r3, r1, #7
 8001f36:	1ac0      	subs	r0, r0, r3
 8001f38:	4152      	adcs	r2, r2
 8001f3a:	0983      	lsrs	r3, r0, #6
 8001f3c:	428b      	cmp	r3, r1
 8001f3e:	d301      	bcc.n	8001f44 <__udivsi3+0xb4>
 8001f40:	018b      	lsls	r3, r1, #6
 8001f42:	1ac0      	subs	r0, r0, r3
 8001f44:	4152      	adcs	r2, r2
 8001f46:	0943      	lsrs	r3, r0, #5
 8001f48:	428b      	cmp	r3, r1
 8001f4a:	d301      	bcc.n	8001f50 <__udivsi3+0xc0>
 8001f4c:	014b      	lsls	r3, r1, #5
 8001f4e:	1ac0      	subs	r0, r0, r3
 8001f50:	4152      	adcs	r2, r2
 8001f52:	0903      	lsrs	r3, r0, #4
 8001f54:	428b      	cmp	r3, r1
 8001f56:	d301      	bcc.n	8001f5c <__udivsi3+0xcc>
 8001f58:	010b      	lsls	r3, r1, #4
 8001f5a:	1ac0      	subs	r0, r0, r3
 8001f5c:	4152      	adcs	r2, r2
 8001f5e:	08c3      	lsrs	r3, r0, #3
 8001f60:	428b      	cmp	r3, r1
 8001f62:	d301      	bcc.n	8001f68 <__udivsi3+0xd8>
 8001f64:	00cb      	lsls	r3, r1, #3
 8001f66:	1ac0      	subs	r0, r0, r3
 8001f68:	4152      	adcs	r2, r2
 8001f6a:	0883      	lsrs	r3, r0, #2
 8001f6c:	428b      	cmp	r3, r1
 8001f6e:	d301      	bcc.n	8001f74 <__udivsi3+0xe4>
 8001f70:	008b      	lsls	r3, r1, #2
 8001f72:	1ac0      	subs	r0, r0, r3
 8001f74:	4152      	adcs	r2, r2
 8001f76:	0843      	lsrs	r3, r0, #1
 8001f78:	428b      	cmp	r3, r1
 8001f7a:	d301      	bcc.n	8001f80 <__udivsi3+0xf0>
 8001f7c:	004b      	lsls	r3, r1, #1
 8001f7e:	1ac0      	subs	r0, r0, r3
 8001f80:	4152      	adcs	r2, r2
 8001f82:	1a41      	subs	r1, r0, r1
 8001f84:	d200      	bcs.n	8001f88 <__udivsi3+0xf8>
 8001f86:	4601      	mov	r1, r0
 8001f88:	4152      	adcs	r2, r2
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4770      	bx	lr
 8001f8e:	e7ff      	b.n	8001f90 <__udivsi3+0x100>
 8001f90:	b501      	push	{r0, lr}
 8001f92:	2000      	movs	r0, #0
 8001f94:	f000 f8f0 	bl	8002178 <__aeabi_idiv0>
 8001f98:	bd02      	pop	{r1, pc}
 8001f9a:	46c0      	nop			; (mov r8, r8)

08001f9c <__aeabi_uidivmod>:
 8001f9c:	2900      	cmp	r1, #0
 8001f9e:	d0f7      	beq.n	8001f90 <__udivsi3+0x100>
 8001fa0:	e776      	b.n	8001e90 <__udivsi3>
 8001fa2:	4770      	bx	lr

08001fa4 <__divsi3>:
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	d47f      	bmi.n	80020aa <__divsi3+0x106>
 8001faa:	2200      	movs	r2, #0
 8001fac:	0843      	lsrs	r3, r0, #1
 8001fae:	428b      	cmp	r3, r1
 8001fb0:	d374      	bcc.n	800209c <__divsi3+0xf8>
 8001fb2:	0903      	lsrs	r3, r0, #4
 8001fb4:	428b      	cmp	r3, r1
 8001fb6:	d35f      	bcc.n	8002078 <__divsi3+0xd4>
 8001fb8:	0a03      	lsrs	r3, r0, #8
 8001fba:	428b      	cmp	r3, r1
 8001fbc:	d344      	bcc.n	8002048 <__divsi3+0xa4>
 8001fbe:	0b03      	lsrs	r3, r0, #12
 8001fc0:	428b      	cmp	r3, r1
 8001fc2:	d328      	bcc.n	8002016 <__divsi3+0x72>
 8001fc4:	0c03      	lsrs	r3, r0, #16
 8001fc6:	428b      	cmp	r3, r1
 8001fc8:	d30d      	bcc.n	8001fe6 <__divsi3+0x42>
 8001fca:	22ff      	movs	r2, #255	; 0xff
 8001fcc:	0209      	lsls	r1, r1, #8
 8001fce:	ba12      	rev	r2, r2
 8001fd0:	0c03      	lsrs	r3, r0, #16
 8001fd2:	428b      	cmp	r3, r1
 8001fd4:	d302      	bcc.n	8001fdc <__divsi3+0x38>
 8001fd6:	1212      	asrs	r2, r2, #8
 8001fd8:	0209      	lsls	r1, r1, #8
 8001fda:	d065      	beq.n	80020a8 <__divsi3+0x104>
 8001fdc:	0b03      	lsrs	r3, r0, #12
 8001fde:	428b      	cmp	r3, r1
 8001fe0:	d319      	bcc.n	8002016 <__divsi3+0x72>
 8001fe2:	e000      	b.n	8001fe6 <__divsi3+0x42>
 8001fe4:	0a09      	lsrs	r1, r1, #8
 8001fe6:	0bc3      	lsrs	r3, r0, #15
 8001fe8:	428b      	cmp	r3, r1
 8001fea:	d301      	bcc.n	8001ff0 <__divsi3+0x4c>
 8001fec:	03cb      	lsls	r3, r1, #15
 8001fee:	1ac0      	subs	r0, r0, r3
 8001ff0:	4152      	adcs	r2, r2
 8001ff2:	0b83      	lsrs	r3, r0, #14
 8001ff4:	428b      	cmp	r3, r1
 8001ff6:	d301      	bcc.n	8001ffc <__divsi3+0x58>
 8001ff8:	038b      	lsls	r3, r1, #14
 8001ffa:	1ac0      	subs	r0, r0, r3
 8001ffc:	4152      	adcs	r2, r2
 8001ffe:	0b43      	lsrs	r3, r0, #13
 8002000:	428b      	cmp	r3, r1
 8002002:	d301      	bcc.n	8002008 <__divsi3+0x64>
 8002004:	034b      	lsls	r3, r1, #13
 8002006:	1ac0      	subs	r0, r0, r3
 8002008:	4152      	adcs	r2, r2
 800200a:	0b03      	lsrs	r3, r0, #12
 800200c:	428b      	cmp	r3, r1
 800200e:	d301      	bcc.n	8002014 <__divsi3+0x70>
 8002010:	030b      	lsls	r3, r1, #12
 8002012:	1ac0      	subs	r0, r0, r3
 8002014:	4152      	adcs	r2, r2
 8002016:	0ac3      	lsrs	r3, r0, #11
 8002018:	428b      	cmp	r3, r1
 800201a:	d301      	bcc.n	8002020 <__divsi3+0x7c>
 800201c:	02cb      	lsls	r3, r1, #11
 800201e:	1ac0      	subs	r0, r0, r3
 8002020:	4152      	adcs	r2, r2
 8002022:	0a83      	lsrs	r3, r0, #10
 8002024:	428b      	cmp	r3, r1
 8002026:	d301      	bcc.n	800202c <__divsi3+0x88>
 8002028:	028b      	lsls	r3, r1, #10
 800202a:	1ac0      	subs	r0, r0, r3
 800202c:	4152      	adcs	r2, r2
 800202e:	0a43      	lsrs	r3, r0, #9
 8002030:	428b      	cmp	r3, r1
 8002032:	d301      	bcc.n	8002038 <__divsi3+0x94>
 8002034:	024b      	lsls	r3, r1, #9
 8002036:	1ac0      	subs	r0, r0, r3
 8002038:	4152      	adcs	r2, r2
 800203a:	0a03      	lsrs	r3, r0, #8
 800203c:	428b      	cmp	r3, r1
 800203e:	d301      	bcc.n	8002044 <__divsi3+0xa0>
 8002040:	020b      	lsls	r3, r1, #8
 8002042:	1ac0      	subs	r0, r0, r3
 8002044:	4152      	adcs	r2, r2
 8002046:	d2cd      	bcs.n	8001fe4 <__divsi3+0x40>
 8002048:	09c3      	lsrs	r3, r0, #7
 800204a:	428b      	cmp	r3, r1
 800204c:	d301      	bcc.n	8002052 <__divsi3+0xae>
 800204e:	01cb      	lsls	r3, r1, #7
 8002050:	1ac0      	subs	r0, r0, r3
 8002052:	4152      	adcs	r2, r2
 8002054:	0983      	lsrs	r3, r0, #6
 8002056:	428b      	cmp	r3, r1
 8002058:	d301      	bcc.n	800205e <__divsi3+0xba>
 800205a:	018b      	lsls	r3, r1, #6
 800205c:	1ac0      	subs	r0, r0, r3
 800205e:	4152      	adcs	r2, r2
 8002060:	0943      	lsrs	r3, r0, #5
 8002062:	428b      	cmp	r3, r1
 8002064:	d301      	bcc.n	800206a <__divsi3+0xc6>
 8002066:	014b      	lsls	r3, r1, #5
 8002068:	1ac0      	subs	r0, r0, r3
 800206a:	4152      	adcs	r2, r2
 800206c:	0903      	lsrs	r3, r0, #4
 800206e:	428b      	cmp	r3, r1
 8002070:	d301      	bcc.n	8002076 <__divsi3+0xd2>
 8002072:	010b      	lsls	r3, r1, #4
 8002074:	1ac0      	subs	r0, r0, r3
 8002076:	4152      	adcs	r2, r2
 8002078:	08c3      	lsrs	r3, r0, #3
 800207a:	428b      	cmp	r3, r1
 800207c:	d301      	bcc.n	8002082 <__divsi3+0xde>
 800207e:	00cb      	lsls	r3, r1, #3
 8002080:	1ac0      	subs	r0, r0, r3
 8002082:	4152      	adcs	r2, r2
 8002084:	0883      	lsrs	r3, r0, #2
 8002086:	428b      	cmp	r3, r1
 8002088:	d301      	bcc.n	800208e <__divsi3+0xea>
 800208a:	008b      	lsls	r3, r1, #2
 800208c:	1ac0      	subs	r0, r0, r3
 800208e:	4152      	adcs	r2, r2
 8002090:	0843      	lsrs	r3, r0, #1
 8002092:	428b      	cmp	r3, r1
 8002094:	d301      	bcc.n	800209a <__divsi3+0xf6>
 8002096:	004b      	lsls	r3, r1, #1
 8002098:	1ac0      	subs	r0, r0, r3
 800209a:	4152      	adcs	r2, r2
 800209c:	1a41      	subs	r1, r0, r1
 800209e:	d200      	bcs.n	80020a2 <__divsi3+0xfe>
 80020a0:	4601      	mov	r1, r0
 80020a2:	4152      	adcs	r2, r2
 80020a4:	4610      	mov	r0, r2
 80020a6:	4770      	bx	lr
 80020a8:	e05d      	b.n	8002166 <__divsi3+0x1c2>
 80020aa:	0fca      	lsrs	r2, r1, #31
 80020ac:	d000      	beq.n	80020b0 <__divsi3+0x10c>
 80020ae:	4249      	negs	r1, r1
 80020b0:	1003      	asrs	r3, r0, #32
 80020b2:	d300      	bcc.n	80020b6 <__divsi3+0x112>
 80020b4:	4240      	negs	r0, r0
 80020b6:	4053      	eors	r3, r2
 80020b8:	2200      	movs	r2, #0
 80020ba:	469c      	mov	ip, r3
 80020bc:	0903      	lsrs	r3, r0, #4
 80020be:	428b      	cmp	r3, r1
 80020c0:	d32d      	bcc.n	800211e <__divsi3+0x17a>
 80020c2:	0a03      	lsrs	r3, r0, #8
 80020c4:	428b      	cmp	r3, r1
 80020c6:	d312      	bcc.n	80020ee <__divsi3+0x14a>
 80020c8:	22fc      	movs	r2, #252	; 0xfc
 80020ca:	0189      	lsls	r1, r1, #6
 80020cc:	ba12      	rev	r2, r2
 80020ce:	0a03      	lsrs	r3, r0, #8
 80020d0:	428b      	cmp	r3, r1
 80020d2:	d30c      	bcc.n	80020ee <__divsi3+0x14a>
 80020d4:	0189      	lsls	r1, r1, #6
 80020d6:	1192      	asrs	r2, r2, #6
 80020d8:	428b      	cmp	r3, r1
 80020da:	d308      	bcc.n	80020ee <__divsi3+0x14a>
 80020dc:	0189      	lsls	r1, r1, #6
 80020de:	1192      	asrs	r2, r2, #6
 80020e0:	428b      	cmp	r3, r1
 80020e2:	d304      	bcc.n	80020ee <__divsi3+0x14a>
 80020e4:	0189      	lsls	r1, r1, #6
 80020e6:	d03a      	beq.n	800215e <__divsi3+0x1ba>
 80020e8:	1192      	asrs	r2, r2, #6
 80020ea:	e000      	b.n	80020ee <__divsi3+0x14a>
 80020ec:	0989      	lsrs	r1, r1, #6
 80020ee:	09c3      	lsrs	r3, r0, #7
 80020f0:	428b      	cmp	r3, r1
 80020f2:	d301      	bcc.n	80020f8 <__divsi3+0x154>
 80020f4:	01cb      	lsls	r3, r1, #7
 80020f6:	1ac0      	subs	r0, r0, r3
 80020f8:	4152      	adcs	r2, r2
 80020fa:	0983      	lsrs	r3, r0, #6
 80020fc:	428b      	cmp	r3, r1
 80020fe:	d301      	bcc.n	8002104 <__divsi3+0x160>
 8002100:	018b      	lsls	r3, r1, #6
 8002102:	1ac0      	subs	r0, r0, r3
 8002104:	4152      	adcs	r2, r2
 8002106:	0943      	lsrs	r3, r0, #5
 8002108:	428b      	cmp	r3, r1
 800210a:	d301      	bcc.n	8002110 <__divsi3+0x16c>
 800210c:	014b      	lsls	r3, r1, #5
 800210e:	1ac0      	subs	r0, r0, r3
 8002110:	4152      	adcs	r2, r2
 8002112:	0903      	lsrs	r3, r0, #4
 8002114:	428b      	cmp	r3, r1
 8002116:	d301      	bcc.n	800211c <__divsi3+0x178>
 8002118:	010b      	lsls	r3, r1, #4
 800211a:	1ac0      	subs	r0, r0, r3
 800211c:	4152      	adcs	r2, r2
 800211e:	08c3      	lsrs	r3, r0, #3
 8002120:	428b      	cmp	r3, r1
 8002122:	d301      	bcc.n	8002128 <__divsi3+0x184>
 8002124:	00cb      	lsls	r3, r1, #3
 8002126:	1ac0      	subs	r0, r0, r3
 8002128:	4152      	adcs	r2, r2
 800212a:	0883      	lsrs	r3, r0, #2
 800212c:	428b      	cmp	r3, r1
 800212e:	d301      	bcc.n	8002134 <__divsi3+0x190>
 8002130:	008b      	lsls	r3, r1, #2
 8002132:	1ac0      	subs	r0, r0, r3
 8002134:	4152      	adcs	r2, r2
 8002136:	d2d9      	bcs.n	80020ec <__divsi3+0x148>
 8002138:	0843      	lsrs	r3, r0, #1
 800213a:	428b      	cmp	r3, r1
 800213c:	d301      	bcc.n	8002142 <__divsi3+0x19e>
 800213e:	004b      	lsls	r3, r1, #1
 8002140:	1ac0      	subs	r0, r0, r3
 8002142:	4152      	adcs	r2, r2
 8002144:	1a41      	subs	r1, r0, r1
 8002146:	d200      	bcs.n	800214a <__divsi3+0x1a6>
 8002148:	4601      	mov	r1, r0
 800214a:	4663      	mov	r3, ip
 800214c:	4152      	adcs	r2, r2
 800214e:	105b      	asrs	r3, r3, #1
 8002150:	4610      	mov	r0, r2
 8002152:	d301      	bcc.n	8002158 <__divsi3+0x1b4>
 8002154:	4240      	negs	r0, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d500      	bpl.n	800215c <__divsi3+0x1b8>
 800215a:	4249      	negs	r1, r1
 800215c:	4770      	bx	lr
 800215e:	4663      	mov	r3, ip
 8002160:	105b      	asrs	r3, r3, #1
 8002162:	d300      	bcc.n	8002166 <__divsi3+0x1c2>
 8002164:	4240      	negs	r0, r0
 8002166:	b501      	push	{r0, lr}
 8002168:	2000      	movs	r0, #0
 800216a:	f000 f805 	bl	8002178 <__aeabi_idiv0>
 800216e:	bd02      	pop	{r1, pc}

08002170 <__aeabi_idivmod>:
 8002170:	2900      	cmp	r1, #0
 8002172:	d0f8      	beq.n	8002166 <__divsi3+0x1c2>
 8002174:	e716      	b.n	8001fa4 <__divsi3>
 8002176:	4770      	bx	lr

08002178 <__aeabi_idiv0>:
 8002178:	4770      	bx	lr
 800217a:	46c0      	nop			; (mov r8, r8)

0800217c <__aeabi_uldivmod>:
 800217c:	2b00      	cmp	r3, #0
 800217e:	d111      	bne.n	80021a4 <__aeabi_uldivmod+0x28>
 8002180:	2a00      	cmp	r2, #0
 8002182:	d10f      	bne.n	80021a4 <__aeabi_uldivmod+0x28>
 8002184:	2900      	cmp	r1, #0
 8002186:	d100      	bne.n	800218a <__aeabi_uldivmod+0xe>
 8002188:	2800      	cmp	r0, #0
 800218a:	d002      	beq.n	8002192 <__aeabi_uldivmod+0x16>
 800218c:	2100      	movs	r1, #0
 800218e:	43c9      	mvns	r1, r1
 8002190:	0008      	movs	r0, r1
 8002192:	b407      	push	{r0, r1, r2}
 8002194:	4802      	ldr	r0, [pc, #8]	; (80021a0 <__aeabi_uldivmod+0x24>)
 8002196:	a102      	add	r1, pc, #8	; (adr r1, 80021a0 <__aeabi_uldivmod+0x24>)
 8002198:	1840      	adds	r0, r0, r1
 800219a:	9002      	str	r0, [sp, #8]
 800219c:	bd03      	pop	{r0, r1, pc}
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	ffffffd9 	.word	0xffffffd9
 80021a4:	b403      	push	{r0, r1}
 80021a6:	4668      	mov	r0, sp
 80021a8:	b501      	push	{r0, lr}
 80021aa:	9802      	ldr	r0, [sp, #8]
 80021ac:	f000 f806 	bl	80021bc <__udivmoddi4>
 80021b0:	9b01      	ldr	r3, [sp, #4]
 80021b2:	469e      	mov	lr, r3
 80021b4:	b002      	add	sp, #8
 80021b6:	bc0c      	pop	{r2, r3}
 80021b8:	4770      	bx	lr
 80021ba:	46c0      	nop			; (mov r8, r8)

080021bc <__udivmoddi4>:
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	4645      	mov	r5, r8
 80021c4:	46de      	mov	lr, fp
 80021c6:	b5e0      	push	{r5, r6, r7, lr}
 80021c8:	0004      	movs	r4, r0
 80021ca:	000d      	movs	r5, r1
 80021cc:	4692      	mov	sl, r2
 80021ce:	4699      	mov	r9, r3
 80021d0:	b083      	sub	sp, #12
 80021d2:	428b      	cmp	r3, r1
 80021d4:	d830      	bhi.n	8002238 <__udivmoddi4+0x7c>
 80021d6:	d02d      	beq.n	8002234 <__udivmoddi4+0x78>
 80021d8:	4649      	mov	r1, r9
 80021da:	4650      	mov	r0, sl
 80021dc:	f000 f8ba 	bl	8002354 <__clzdi2>
 80021e0:	0029      	movs	r1, r5
 80021e2:	0006      	movs	r6, r0
 80021e4:	0020      	movs	r0, r4
 80021e6:	f000 f8b5 	bl	8002354 <__clzdi2>
 80021ea:	1a33      	subs	r3, r6, r0
 80021ec:	4698      	mov	r8, r3
 80021ee:	3b20      	subs	r3, #32
 80021f0:	469b      	mov	fp, r3
 80021f2:	d433      	bmi.n	800225c <__udivmoddi4+0xa0>
 80021f4:	465a      	mov	r2, fp
 80021f6:	4653      	mov	r3, sl
 80021f8:	4093      	lsls	r3, r2
 80021fa:	4642      	mov	r2, r8
 80021fc:	001f      	movs	r7, r3
 80021fe:	4653      	mov	r3, sl
 8002200:	4093      	lsls	r3, r2
 8002202:	001e      	movs	r6, r3
 8002204:	42af      	cmp	r7, r5
 8002206:	d83a      	bhi.n	800227e <__udivmoddi4+0xc2>
 8002208:	42af      	cmp	r7, r5
 800220a:	d100      	bne.n	800220e <__udivmoddi4+0x52>
 800220c:	e078      	b.n	8002300 <__udivmoddi4+0x144>
 800220e:	465b      	mov	r3, fp
 8002210:	1ba4      	subs	r4, r4, r6
 8002212:	41bd      	sbcs	r5, r7
 8002214:	2b00      	cmp	r3, #0
 8002216:	da00      	bge.n	800221a <__udivmoddi4+0x5e>
 8002218:	e075      	b.n	8002306 <__udivmoddi4+0x14a>
 800221a:	2200      	movs	r2, #0
 800221c:	2300      	movs	r3, #0
 800221e:	9200      	str	r2, [sp, #0]
 8002220:	9301      	str	r3, [sp, #4]
 8002222:	2301      	movs	r3, #1
 8002224:	465a      	mov	r2, fp
 8002226:	4093      	lsls	r3, r2
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	2301      	movs	r3, #1
 800222c:	4642      	mov	r2, r8
 800222e:	4093      	lsls	r3, r2
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	e028      	b.n	8002286 <__udivmoddi4+0xca>
 8002234:	4282      	cmp	r2, r0
 8002236:	d9cf      	bls.n	80021d8 <__udivmoddi4+0x1c>
 8002238:	2200      	movs	r2, #0
 800223a:	2300      	movs	r3, #0
 800223c:	9200      	str	r2, [sp, #0]
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <__udivmoddi4+0x8e>
 8002246:	601c      	str	r4, [r3, #0]
 8002248:	605d      	str	r5, [r3, #4]
 800224a:	9800      	ldr	r0, [sp, #0]
 800224c:	9901      	ldr	r1, [sp, #4]
 800224e:	b003      	add	sp, #12
 8002250:	bcf0      	pop	{r4, r5, r6, r7}
 8002252:	46bb      	mov	fp, r7
 8002254:	46b2      	mov	sl, r6
 8002256:	46a9      	mov	r9, r5
 8002258:	46a0      	mov	r8, r4
 800225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225c:	4642      	mov	r2, r8
 800225e:	2320      	movs	r3, #32
 8002260:	1a9b      	subs	r3, r3, r2
 8002262:	4652      	mov	r2, sl
 8002264:	40da      	lsrs	r2, r3
 8002266:	4641      	mov	r1, r8
 8002268:	0013      	movs	r3, r2
 800226a:	464a      	mov	r2, r9
 800226c:	408a      	lsls	r2, r1
 800226e:	0017      	movs	r7, r2
 8002270:	4642      	mov	r2, r8
 8002272:	431f      	orrs	r7, r3
 8002274:	4653      	mov	r3, sl
 8002276:	4093      	lsls	r3, r2
 8002278:	001e      	movs	r6, r3
 800227a:	42af      	cmp	r7, r5
 800227c:	d9c4      	bls.n	8002208 <__udivmoddi4+0x4c>
 800227e:	2200      	movs	r2, #0
 8002280:	2300      	movs	r3, #0
 8002282:	9200      	str	r2, [sp, #0]
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	4643      	mov	r3, r8
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0d9      	beq.n	8002240 <__udivmoddi4+0x84>
 800228c:	07fb      	lsls	r3, r7, #31
 800228e:	0872      	lsrs	r2, r6, #1
 8002290:	431a      	orrs	r2, r3
 8002292:	4646      	mov	r6, r8
 8002294:	087b      	lsrs	r3, r7, #1
 8002296:	e00e      	b.n	80022b6 <__udivmoddi4+0xfa>
 8002298:	42ab      	cmp	r3, r5
 800229a:	d101      	bne.n	80022a0 <__udivmoddi4+0xe4>
 800229c:	42a2      	cmp	r2, r4
 800229e:	d80c      	bhi.n	80022ba <__udivmoddi4+0xfe>
 80022a0:	1aa4      	subs	r4, r4, r2
 80022a2:	419d      	sbcs	r5, r3
 80022a4:	2001      	movs	r0, #1
 80022a6:	1924      	adds	r4, r4, r4
 80022a8:	416d      	adcs	r5, r5
 80022aa:	2100      	movs	r1, #0
 80022ac:	3e01      	subs	r6, #1
 80022ae:	1824      	adds	r4, r4, r0
 80022b0:	414d      	adcs	r5, r1
 80022b2:	2e00      	cmp	r6, #0
 80022b4:	d006      	beq.n	80022c4 <__udivmoddi4+0x108>
 80022b6:	42ab      	cmp	r3, r5
 80022b8:	d9ee      	bls.n	8002298 <__udivmoddi4+0xdc>
 80022ba:	3e01      	subs	r6, #1
 80022bc:	1924      	adds	r4, r4, r4
 80022be:	416d      	adcs	r5, r5
 80022c0:	2e00      	cmp	r6, #0
 80022c2:	d1f8      	bne.n	80022b6 <__udivmoddi4+0xfa>
 80022c4:	9800      	ldr	r0, [sp, #0]
 80022c6:	9901      	ldr	r1, [sp, #4]
 80022c8:	465b      	mov	r3, fp
 80022ca:	1900      	adds	r0, r0, r4
 80022cc:	4169      	adcs	r1, r5
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	db24      	blt.n	800231c <__udivmoddi4+0x160>
 80022d2:	002b      	movs	r3, r5
 80022d4:	465a      	mov	r2, fp
 80022d6:	4644      	mov	r4, r8
 80022d8:	40d3      	lsrs	r3, r2
 80022da:	002a      	movs	r2, r5
 80022dc:	40e2      	lsrs	r2, r4
 80022de:	001c      	movs	r4, r3
 80022e0:	465b      	mov	r3, fp
 80022e2:	0015      	movs	r5, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	db2a      	blt.n	800233e <__udivmoddi4+0x182>
 80022e8:	0026      	movs	r6, r4
 80022ea:	409e      	lsls	r6, r3
 80022ec:	0033      	movs	r3, r6
 80022ee:	0026      	movs	r6, r4
 80022f0:	4647      	mov	r7, r8
 80022f2:	40be      	lsls	r6, r7
 80022f4:	0032      	movs	r2, r6
 80022f6:	1a80      	subs	r0, r0, r2
 80022f8:	4199      	sbcs	r1, r3
 80022fa:	9000      	str	r0, [sp, #0]
 80022fc:	9101      	str	r1, [sp, #4]
 80022fe:	e79f      	b.n	8002240 <__udivmoddi4+0x84>
 8002300:	42a3      	cmp	r3, r4
 8002302:	d8bc      	bhi.n	800227e <__udivmoddi4+0xc2>
 8002304:	e783      	b.n	800220e <__udivmoddi4+0x52>
 8002306:	4642      	mov	r2, r8
 8002308:	2320      	movs	r3, #32
 800230a:	2100      	movs	r1, #0
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	2200      	movs	r2, #0
 8002310:	9100      	str	r1, [sp, #0]
 8002312:	9201      	str	r2, [sp, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	40da      	lsrs	r2, r3
 8002318:	9201      	str	r2, [sp, #4]
 800231a:	e786      	b.n	800222a <__udivmoddi4+0x6e>
 800231c:	4642      	mov	r2, r8
 800231e:	2320      	movs	r3, #32
 8002320:	1a9b      	subs	r3, r3, r2
 8002322:	002a      	movs	r2, r5
 8002324:	4646      	mov	r6, r8
 8002326:	409a      	lsls	r2, r3
 8002328:	0023      	movs	r3, r4
 800232a:	40f3      	lsrs	r3, r6
 800232c:	4644      	mov	r4, r8
 800232e:	4313      	orrs	r3, r2
 8002330:	002a      	movs	r2, r5
 8002332:	40e2      	lsrs	r2, r4
 8002334:	001c      	movs	r4, r3
 8002336:	465b      	mov	r3, fp
 8002338:	0015      	movs	r5, r2
 800233a:	2b00      	cmp	r3, #0
 800233c:	dad4      	bge.n	80022e8 <__udivmoddi4+0x12c>
 800233e:	4642      	mov	r2, r8
 8002340:	002f      	movs	r7, r5
 8002342:	2320      	movs	r3, #32
 8002344:	0026      	movs	r6, r4
 8002346:	4097      	lsls	r7, r2
 8002348:	1a9b      	subs	r3, r3, r2
 800234a:	40de      	lsrs	r6, r3
 800234c:	003b      	movs	r3, r7
 800234e:	4333      	orrs	r3, r6
 8002350:	e7cd      	b.n	80022ee <__udivmoddi4+0x132>
 8002352:	46c0      	nop			; (mov r8, r8)

08002354 <__clzdi2>:
 8002354:	b510      	push	{r4, lr}
 8002356:	2900      	cmp	r1, #0
 8002358:	d103      	bne.n	8002362 <__clzdi2+0xe>
 800235a:	f000 f807 	bl	800236c <__clzsi2>
 800235e:	3020      	adds	r0, #32
 8002360:	e002      	b.n	8002368 <__clzdi2+0x14>
 8002362:	0008      	movs	r0, r1
 8002364:	f000 f802 	bl	800236c <__clzsi2>
 8002368:	bd10      	pop	{r4, pc}
 800236a:	46c0      	nop			; (mov r8, r8)

0800236c <__clzsi2>:
 800236c:	211c      	movs	r1, #28
 800236e:	2301      	movs	r3, #1
 8002370:	041b      	lsls	r3, r3, #16
 8002372:	4298      	cmp	r0, r3
 8002374:	d301      	bcc.n	800237a <__clzsi2+0xe>
 8002376:	0c00      	lsrs	r0, r0, #16
 8002378:	3910      	subs	r1, #16
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	4298      	cmp	r0, r3
 800237e:	d301      	bcc.n	8002384 <__clzsi2+0x18>
 8002380:	0a00      	lsrs	r0, r0, #8
 8002382:	3908      	subs	r1, #8
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	4298      	cmp	r0, r3
 8002388:	d301      	bcc.n	800238e <__clzsi2+0x22>
 800238a:	0900      	lsrs	r0, r0, #4
 800238c:	3904      	subs	r1, #4
 800238e:	a202      	add	r2, pc, #8	; (adr r2, 8002398 <__clzsi2+0x2c>)
 8002390:	5c10      	ldrb	r0, [r2, r0]
 8002392:	1840      	adds	r0, r0, r1
 8002394:	4770      	bx	lr
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	02020304 	.word	0x02020304
 800239c:	01010101 	.word	0x01010101
	...

080023a8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b089      	sub	sp, #36	; 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	4b27      	ldr	r3, [pc, #156]	; (8002450 <HCI_TL_SPI_Init+0xa8>)
 80023b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023b4:	4b26      	ldr	r3, [pc, #152]	; (8002450 <HCI_TL_SPI_Init+0xa8>)
 80023b6:	2101      	movs	r1, #1
 80023b8:	430a      	orrs	r2, r1
 80023ba:	635a      	str	r2, [r3, #52]	; 0x34
 80023bc:	4b24      	ldr	r3, [pc, #144]	; (8002450 <HCI_TL_SPI_Init+0xa8>)
 80023be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c0:	2201      	movs	r2, #1
 80023c2:	4013      	ands	r3, r2
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80023c8:	240c      	movs	r4, #12
 80023ca:	193b      	adds	r3, r7, r4
 80023cc:	2201      	movs	r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	2288      	movs	r2, #136	; 0x88
 80023d4:	0352      	lsls	r2, r2, #13
 80023d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	193b      	adds	r3, r7, r4
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80023de:	193a      	adds	r2, r7, r4
 80023e0:	23a0      	movs	r3, #160	; 0xa0
 80023e2:	05db      	lsls	r3, r3, #23
 80023e4:	0011      	movs	r1, r2
 80023e6:	0018      	movs	r0, r3
 80023e8:	f002 fe9a 	bl	8005120 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80023ec:	0021      	movs	r1, r4
 80023ee:	187b      	adds	r3, r7, r1
 80023f0:	2280      	movs	r2, #128	; 0x80
 80023f2:	0052      	lsls	r2, r2, #1
 80023f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f6:	000c      	movs	r4, r1
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	2201      	movs	r2, #1
 80023fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	193b      	adds	r3, r7, r4
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	193b      	adds	r3, r7, r4
 8002406:	2200      	movs	r2, #0
 8002408:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800240a:	193a      	adds	r2, r7, r4
 800240c:	23a0      	movs	r3, #160	; 0xa0
 800240e:	05db      	lsls	r3, r3, #23
 8002410:	0011      	movs	r1, r2
 8002412:	0018      	movs	r0, r3
 8002414:	f002 fe84 	bl	8005120 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8002418:	0021      	movs	r1, r4
 800241a:	187b      	adds	r3, r7, r1
 800241c:	2202      	movs	r2, #2
 800241e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002420:	187b      	adds	r3, r7, r1
 8002422:	2201      	movs	r2, #1
 8002424:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	187b      	adds	r3, r7, r1
 8002428:	2200      	movs	r2, #0
 800242a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	187b      	adds	r3, r7, r1
 800242e:	2200      	movs	r2, #0
 8002430:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8002432:	187a      	adds	r2, r7, r1
 8002434:	23a0      	movs	r3, #160	; 0xa0
 8002436:	05db      	lsls	r3, r3, #23
 8002438:	0011      	movs	r1, r2
 800243a:	0018      	movs	r0, r3
 800243c:	f002 fe70 	bl	8005120 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8002440:	f001 fe44 	bl	80040cc <BSP_SPI1_Init>
 8002444:	0003      	movs	r3, r0
}
 8002446:	0018      	movs	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	b009      	add	sp, #36	; 0x24
 800244c:	bd90      	pop	{r4, r7, pc}
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	40021000 	.word	0x40021000

08002454 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8002458:	23a0      	movs	r3, #160	; 0xa0
 800245a:	05db      	lsls	r3, r3, #23
 800245c:	2101      	movs	r1, #1
 800245e:	0018      	movs	r0, r3
 8002460:	f002 ffca 	bl	80053f8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8002464:	23a0      	movs	r3, #160	; 0xa0
 8002466:	05db      	lsls	r3, r3, #23
 8002468:	2102      	movs	r1, #2
 800246a:	0018      	movs	r0, r3
 800246c:	f002 ffc4 	bl	80053f8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	005a      	lsls	r2, r3, #1
 8002474:	23a0      	movs	r3, #160	; 0xa0
 8002476:	05db      	lsls	r3, r3, #23
 8002478:	0011      	movs	r1, r2
 800247a:	0018      	movs	r0, r3
 800247c:	f002 ffbc 	bl	80053f8 <HAL_GPIO_DeInit>
  return 0;
 8002480:	2300      	movs	r3, #0
}
 8002482:	0018      	movs	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800248c:	23a0      	movs	r3, #160	; 0xa0
 800248e:	05db      	lsls	r3, r3, #23
 8002490:	2201      	movs	r2, #1
 8002492:	2102      	movs	r1, #2
 8002494:	0018      	movs	r0, r3
 8002496:	f003 f8a4 	bl	80055e2 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	0059      	lsls	r1, r3, #1
 800249e:	23a0      	movs	r3, #160	; 0xa0
 80024a0:	05db      	lsls	r3, r3, #23
 80024a2:	2200      	movs	r2, #0
 80024a4:	0018      	movs	r0, r3
 80024a6:	f003 f89c 	bl	80055e2 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80024aa:	2005      	movs	r0, #5
 80024ac:	f002 f9e2 	bl	8004874 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	0059      	lsls	r1, r3, #1
 80024b4:	23a0      	movs	r3, #160	; 0xa0
 80024b6:	05db      	lsls	r3, r3, #23
 80024b8:	2201      	movs	r2, #1
 80024ba:	0018      	movs	r0, r3
 80024bc:	f003 f891 	bl	80055e2 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80024c0:	2005      	movs	r0, #5
 80024c2:	f002 f9d7 	bl	8004874 <HAL_Delay>
  return 0;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	0018      	movs	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80024d0:	b5b0      	push	{r4, r5, r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	000a      	movs	r2, r1
 80024da:	1cbb      	adds	r3, r7, #2
 80024dc:	801a      	strh	r2, [r3, #0]
  uint16_t byte_count;
  uint8_t len = 0;
 80024de:	231d      	movs	r3, #29
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
  uint8_t char_ff = 0xff;
 80024e6:	231c      	movs	r3, #28
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	22ff      	movs	r2, #255	; 0xff
 80024ec:	701a      	strb	r2, [r3, #0]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80024ee:	2514      	movs	r5, #20
 80024f0:	197b      	adds	r3, r7, r5
 80024f2:	4a32      	ldr	r2, [pc, #200]	; (80025bc <HCI_TL_SPI_Receive+0xec>)
 80024f4:	6811      	ldr	r1, [r2, #0]
 80024f6:	6019      	str	r1, [r3, #0]
 80024f8:	7912      	ldrb	r2, [r2, #4]
 80024fa:	711a      	strb	r2, [r3, #4]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80024fc:	23a0      	movs	r3, #160	; 0xa0
 80024fe:	05db      	lsls	r3, r3, #23
 8002500:	2200      	movs	r2, #0
 8002502:	2102      	movs	r1, #2
 8002504:	0018      	movs	r0, r3
 8002506:	f003 f86c 	bl	80055e2 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800250a:	240c      	movs	r4, #12
 800250c:	1939      	adds	r1, r7, r4
 800250e:	197b      	adds	r3, r7, r5
 8002510:	2205      	movs	r2, #5
 8002512:	0018      	movs	r0, r3
 8002514:	f001 fe0a 	bl	800412c <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 8002518:	0021      	movs	r1, r4
 800251a:	187b      	adds	r3, r7, r1
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b02      	cmp	r3, #2
 8002520:	d13d      	bne.n	800259e <HCI_TL_SPI_Receive+0xce>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8002522:	187b      	adds	r3, r7, r1
 8002524:	791b      	ldrb	r3, [r3, #4]
 8002526:	021b      	lsls	r3, r3, #8
 8002528:	b21a      	sxth	r2, r3
 800252a:	187b      	adds	r3, r7, r1
 800252c:	78db      	ldrb	r3, [r3, #3]
 800252e:	b21b      	sxth	r3, r3
 8002530:	4313      	orrs	r3, r2
 8002532:	b21a      	sxth	r2, r3
 8002534:	211e      	movs	r1, #30
 8002536:	187b      	adds	r3, r7, r1
 8002538:	801a      	strh	r2, [r3, #0]

    if(byte_count > 0)
 800253a:	187b      	adds	r3, r7, r1
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d02d      	beq.n	800259e <HCI_TL_SPI_Receive+0xce>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8002542:	187a      	adds	r2, r7, r1
 8002544:	1cbb      	adds	r3, r7, #2
 8002546:	8812      	ldrh	r2, [r2, #0]
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d903      	bls.n	8002556 <HCI_TL_SPI_Receive+0x86>
        byte_count = size;
 800254e:	187b      	adds	r3, r7, r1
 8002550:	1cba      	adds	r2, r7, #2
 8002552:	8812      	ldrh	r2, [r2, #0]
 8002554:	801a      	strh	r2, [r3, #0]
      }

      for(len = 0; len < byte_count; len++)
 8002556:	231d      	movs	r3, #29
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	2200      	movs	r2, #0
 800255c:	701a      	strb	r2, [r3, #0]
 800255e:	e015      	b.n	800258c <HCI_TL_SPI_Receive+0xbc>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8002560:	241b      	movs	r4, #27
 8002562:	1939      	adds	r1, r7, r4
 8002564:	231c      	movs	r3, #28
 8002566:	18fb      	adds	r3, r7, r3
 8002568:	2201      	movs	r2, #1
 800256a:	0018      	movs	r0, r3
 800256c:	f001 fdde 	bl	800412c <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8002570:	211d      	movs	r1, #29
 8002572:	187b      	adds	r3, r7, r1
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	18d3      	adds	r3, r2, r3
 800257a:	193a      	adds	r2, r7, r4
 800257c:	7812      	ldrb	r2, [r2, #0]
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8002582:	187b      	adds	r3, r7, r1
 8002584:	781a      	ldrb	r2, [r3, #0]
 8002586:	187b      	adds	r3, r7, r1
 8002588:	3201      	adds	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
 800258c:	231d      	movs	r3, #29
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	b29b      	uxth	r3, r3
 8002594:	221e      	movs	r2, #30
 8002596:	18ba      	adds	r2, r7, r2
 8002598:	8812      	ldrh	r2, [r2, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d8e0      	bhi.n	8002560 <HCI_TL_SPI_Receive+0x90>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800259e:	23a0      	movs	r3, #160	; 0xa0
 80025a0:	05db      	lsls	r3, r3, #23
 80025a2:	2201      	movs	r2, #1
 80025a4:	2102      	movs	r1, #2
 80025a6:	0018      	movs	r0, r3
 80025a8:	f003 f81b 	bl	80055e2 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 80025ac:	231d      	movs	r3, #29
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	781b      	ldrb	r3, [r3, #0]
}
 80025b2:	0018      	movs	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b008      	add	sp, #32
 80025b8:	bdb0      	pop	{r4, r5, r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	0800a5a0 	.word	0x0800a5a0

080025c0 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 80025c0:	b590      	push	{r4, r7, lr}
 80025c2:	b089      	sub	sp, #36	; 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	000a      	movs	r2, r1
 80025ca:	1cbb      	adds	r3, r7, #2
 80025cc:	801a      	strh	r2, [r3, #0]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80025ce:	2310      	movs	r3, #16
 80025d0:	18fb      	adds	r3, r7, r3
 80025d2:	4a27      	ldr	r2, [pc, #156]	; (8002670 <HCI_TL_SPI_Send+0xb0>)
 80025d4:	6811      	ldr	r1, [r2, #0]
 80025d6:	6019      	str	r1, [r3, #0]
 80025d8:	7912      	ldrb	r2, [r2, #4]
 80025da:	711a      	strb	r2, [r3, #4]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80025dc:	f002 f940 	bl	8004860 <HAL_GetTick>
 80025e0:	0003      	movs	r3, r0
 80025e2:	61bb      	str	r3, [r7, #24]

  do
  {
    result = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80025e8:	23a0      	movs	r3, #160	; 0xa0
 80025ea:	05db      	lsls	r3, r3, #23
 80025ec:	2200      	movs	r2, #0
 80025ee:	2102      	movs	r1, #2
 80025f0:	0018      	movs	r0, r3
 80025f2:	f002 fff6 	bl	80055e2 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80025f6:	2408      	movs	r4, #8
 80025f8:	1939      	adds	r1, r7, r4
 80025fa:	2310      	movs	r3, #16
 80025fc:	18fb      	adds	r3, r7, r3
 80025fe:	2205      	movs	r2, #5
 8002600:	0018      	movs	r0, r3
 8002602:	f001 fd93 	bl	800412c <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 8002606:	0022      	movs	r2, r4
 8002608:	18bb      	adds	r3, r7, r2
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b02      	cmp	r3, #2
 800260e:	d112      	bne.n	8002636 <HCI_TL_SPI_Send+0x76>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8002610:	18bb      	adds	r3, r7, r2
 8002612:	785b      	ldrb	r3, [r3, #1]
 8002614:	b29b      	uxth	r3, r3
 8002616:	1cba      	adds	r2, r7, #2
 8002618:	8812      	ldrh	r2, [r2, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d807      	bhi.n	800262e <HCI_TL_SPI_Send+0x6e>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 800261e:	1cbb      	adds	r3, r7, #2
 8002620:	881a      	ldrh	r2, [r3, #0]
 8002622:	4914      	ldr	r1, [pc, #80]	; (8002674 <HCI_TL_SPI_Send+0xb4>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	0018      	movs	r0, r3
 8002628:	f001 fd80 	bl	800412c <BSP_SPI1_SendRecv>
 800262c:	e006      	b.n	800263c <HCI_TL_SPI_Send+0x7c>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800262e:	2302      	movs	r3, #2
 8002630:	425b      	negs	r3, r3
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	e002      	b.n	800263c <HCI_TL_SPI_Send+0x7c>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8002636:	2301      	movs	r3, #1
 8002638:	425b      	negs	r3, r3
 800263a:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800263c:	23a0      	movs	r3, #160	; 0xa0
 800263e:	05db      	lsls	r3, r3, #23
 8002640:	2201      	movs	r2, #1
 8002642:	2102      	movs	r1, #2
 8002644:	0018      	movs	r0, r3
 8002646:	f002 ffcc 	bl	80055e2 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 800264a:	f002 f909 	bl	8004860 <HAL_GetTick>
 800264e:	0002      	movs	r2, r0
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b0f      	cmp	r3, #15
 8002656:	d903      	bls.n	8002660 <HCI_TL_SPI_Send+0xa0>
    {
      result = -3;
 8002658:	2303      	movs	r3, #3
 800265a:	425b      	negs	r3, r3
 800265c:	61fb      	str	r3, [r7, #28]
      break;
 800265e:	e002      	b.n	8002666 <HCI_TL_SPI_Send+0xa6>
    }
  } while(result < 0);
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	2b00      	cmp	r3, #0
 8002664:	dbbe      	blt.n	80025e4 <HCI_TL_SPI_Send+0x24>

  return result;
 8002666:	69fb      	ldr	r3, [r7, #28]
}
 8002668:	0018      	movs	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	b009      	add	sp, #36	; 0x24
 800266e:	bd90      	pop	{r4, r7, pc}
 8002670:	0800a5a8 	.word	0x0800a5a8
 8002674:	20000174 	.word	0x20000174

08002678 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 800267c:	23a0      	movs	r3, #160	; 0xa0
 800267e:	05db      	lsls	r3, r3, #23
 8002680:	2101      	movs	r1, #1
 8002682:	0018      	movs	r0, r3
 8002684:	f002 ff90 	bl	80055a8 <HAL_GPIO_ReadPin>
 8002688:	0003      	movs	r3, r0
 800268a:	3b01      	subs	r3, #1
 800268c:	425a      	negs	r2, r3
 800268e:	4153      	adcs	r3, r2
 8002690:	b2db      	uxtb	r3, r3
}
 8002692:	0018      	movs	r0, r3
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	4a16      	ldr	r2, [pc, #88]	; (80026fc <hci_tl_lowlevel_init+0x64>)
 80026a2:	601a      	str	r2, [r3, #0]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80026a4:	1d3b      	adds	r3, r7, #4
 80026a6:	4a16      	ldr	r2, [pc, #88]	; (8002700 <hci_tl_lowlevel_init+0x68>)
 80026a8:	605a      	str	r2, [r3, #4]
  fops.Send    = HCI_TL_SPI_Send;
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	4a15      	ldr	r2, [pc, #84]	; (8002704 <hci_tl_lowlevel_init+0x6c>)
 80026ae:	611a      	str	r2, [r3, #16]
  fops.Receive = HCI_TL_SPI_Receive;
 80026b0:	1d3b      	adds	r3, r7, #4
 80026b2:	4a15      	ldr	r2, [pc, #84]	; (8002708 <hci_tl_lowlevel_init+0x70>)
 80026b4:	60da      	str	r2, [r3, #12]
  fops.Reset   = HCI_TL_SPI_Reset;
 80026b6:	1d3b      	adds	r3, r7, #4
 80026b8:	4a14      	ldr	r2, [pc, #80]	; (800270c <hci_tl_lowlevel_init+0x74>)
 80026ba:	609a      	str	r2, [r3, #8]
  fops.GetTick = BSP_GetTick;
 80026bc:	1d3b      	adds	r3, r7, #4
 80026be:	4a14      	ldr	r2, [pc, #80]	; (8002710 <hci_tl_lowlevel_init+0x78>)
 80026c0:	619a      	str	r2, [r3, #24]

  hci_register_io_bus (&fops);
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	0018      	movs	r0, r3
 80026c6:	f006 fbc3 	bl	8008e50 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80026ca:	23c0      	movs	r3, #192	; 0xc0
 80026cc:	04da      	lsls	r2, r3, #19
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <hci_tl_lowlevel_init+0x7c>)
 80026d0:	0011      	movs	r1, r2
 80026d2:	0018      	movs	r0, r3
 80026d4:	f002 fad5 	bl	8004c82 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80026d8:	4a0f      	ldr	r2, [pc, #60]	; (8002718 <hci_tl_lowlevel_init+0x80>)
 80026da:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <hci_tl_lowlevel_init+0x7c>)
 80026dc:	2100      	movs	r1, #0
 80026de:	0018      	movs	r0, r3
 80026e0:	f002 fa9d 	bl	8004c1e <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2100      	movs	r1, #0
 80026e8:	2005      	movs	r0, #5
 80026ea:	f002 f993 	bl	8004a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80026ee:	2005      	movs	r0, #5
 80026f0:	f002 f9a5 	bl	8004a3e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80026f4:	46c0      	nop			; (mov r8, r8)
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b008      	add	sp, #32
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	080023a9 	.word	0x080023a9
 8002700:	08002455 	.word	0x08002455
 8002704:	080025c1 	.word	0x080025c1
 8002708:	080024d1 	.word	0x080024d1
 800270c:	08002489 	.word	0x08002489
 8002710:	0800416d 	.word	0x0800416d
 8002714:	20000168 	.word	0x20000168
 8002718:	0800271d 	.word	0x0800271d

0800271c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8002720:	e004      	b.n	800272c <hci_tl_lowlevel_isr+0x10>
  {
    if (hci_notify_asynch_evt(NULL))
 8002722:	2000      	movs	r0, #0
 8002724:	f006 fd12 	bl	800914c <hci_notify_asynch_evt>
 8002728:	1e03      	subs	r3, r0, #0
 800272a:	d104      	bne.n	8002736 <hci_tl_lowlevel_isr+0x1a>
  while(IsDataAvailable())
 800272c:	f7ff ffa4 	bl	8002678 <IsDataAvailable>
 8002730:	1e03      	subs	r3, r0, #0
 8002732:	d1f6      	bne.n	8002722 <hci_tl_lowlevel_isr+0x6>
 8002734:	e000      	b.n	8002738 <hci_tl_lowlevel_isr+0x1c>
    {
      return;
 8002736:	46c0      	nop			; (mov r8, r8)
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <BlueNRG_Init>:
extern uint8_t notification_enabled;

/*
 * Initialization task
 */
HAL_StatusTypeDef BlueNRG_Init(void){
 800273c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800273e:	b089      	sub	sp, #36	; 0x24
 8002740:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef ret = HAL_OK;
 8002742:	2517      	movs	r5, #23
 8002744:	197b      	adds	r3, r7, r5
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
	tBleStatus ret_ble;
	uint8_t bdaddr[BDADDR_SIZE];
	const char *name = "MyBLE";
 800274a:	4b52      	ldr	r3, [pc, #328]	; (8002894 <BlueNRG_Init+0x158>)
 800274c:	613b      	str	r3, [r7, #16]

	uint16_t service_handle, dev_name_char_handle, appearance_char_handle; // handlers of GAP service

	BLUENRG_memcpy(bdaddr, SERVER_BDADDRR, sizeof(SERVER_BDADDRR));
 800274e:	2608      	movs	r6, #8
 8002750:	19bb      	adds	r3, r7, r6
 8002752:	4a51      	ldr	r2, [pc, #324]	; (8002898 <BlueNRG_Init+0x15c>)
 8002754:	6811      	ldr	r1, [r2, #0]
 8002756:	6019      	str	r1, [r3, #0]
 8002758:	8892      	ldrh	r2, [r2, #4]
 800275a:	809a      	strh	r2, [r3, #4]

	/* Init HCI */
	hci_init(HCI_Event_CB,  NULL);
 800275c:	4b4f      	ldr	r3, [pc, #316]	; (800289c <BlueNRG_Init+0x160>)
 800275e:	2100      	movs	r1, #0
 8002760:	0018      	movs	r0, r3
 8002762:	f006 fb29 	bl	8008db8 <hci_init>

	/* Reset HCI */
	hci_reset();
 8002766:	f006 fa06 	bl	8008b76 <hci_reset>
	HAL_Delay(100);
 800276a:	2064      	movs	r0, #100	; 0x64
 800276c:	f002 f882 	bl	8004874 <HAL_Delay>

	printf("\r\nStart initialization... \n\r");
 8002770:	4b4b      	ldr	r3, [pc, #300]	; (80028a0 <BlueNRG_Init+0x164>)
 8002772:	0018      	movs	r0, r3
 8002774:	f007 f960 	bl	8009a38 <iprintf>
	fflush(stdout);
 8002778:	4b4a      	ldr	r3, [pc, #296]	; (80028a4 <BlueNRG_Init+0x168>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	0018      	movs	r0, r3
 8002780:	f006 ff28 	bl	80095d4 <fflush>

	/* Configure device address */
	ret_ble = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8002784:	230f      	movs	r3, #15
 8002786:	18fc      	adds	r4, r7, r3
 8002788:	19bb      	adds	r3, r7, r6
 800278a:	001a      	movs	r2, r3
 800278c:	2106      	movs	r1, #6
 800278e:	2000      	movs	r0, #0
 8002790:	f006 f988 	bl	8008aa4 <aci_hal_write_config_data>
 8002794:	0003      	movs	r3, r0
 8002796:	7023      	strb	r3, [r4, #0]

	if(ret_ble != BLE_STATUS_SUCCESS){
 8002798:	230f      	movs	r3, #15
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d006      	beq.n	80027b0 <BlueNRG_Init+0x74>
		printf("Failed to set Public Address \n\r");
 80027a2:	4b41      	ldr	r3, [pc, #260]	; (80028a8 <BlueNRG_Init+0x16c>)
 80027a4:	0018      	movs	r0, r3
 80027a6:	f007 f947 	bl	8009a38 <iprintf>
		ret = HAL_ERROR;
 80027aa:	197b      	adds	r3, r7, r5
 80027ac:	2201      	movs	r2, #1
 80027ae:	701a      	strb	r2, [r3, #0]
	}

	/* Initialize GATT server */
	ret_ble = aci_gatt_init();
 80027b0:	250f      	movs	r5, #15
 80027b2:	197c      	adds	r4, r7, r5
 80027b4:	f005 ff2a 	bl	800860c <aci_gatt_init>
 80027b8:	0003      	movs	r3, r0
 80027ba:	7023      	strb	r3, [r4, #0]
	if(ret_ble != BLE_STATUS_SUCCESS){
 80027bc:	197b      	adds	r3, r7, r5
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <BlueNRG_Init+0x98>
		printf("Failed to GATT Initialization \n\r");
 80027c4:	4b39      	ldr	r3, [pc, #228]	; (80028ac <BlueNRG_Init+0x170>)
 80027c6:	0018      	movs	r0, r3
 80027c8:	f007 f936 	bl	8009a38 <iprintf>
		ret = HAL_ERROR;
 80027cc:	2317      	movs	r3, #23
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	2201      	movs	r2, #1
 80027d2:	701a      	strb	r2, [r3, #0]
	}

	/* Initialize GAP service */
	ret_ble = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle); //2nd arg -> privacy (0: no, 1: yes)
 80027d4:	250f      	movs	r5, #15
 80027d6:	197c      	adds	r4, r7, r5
 80027d8:	1dba      	adds	r2, r7, #6
 80027da:	1cbb      	adds	r3, r7, #2
 80027dc:	9301      	str	r3, [sp, #4]
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	0013      	movs	r3, r2
 80027e4:	2207      	movs	r2, #7
 80027e6:	2100      	movs	r1, #0
 80027e8:	2001      	movs	r0, #1
 80027ea:	f005 fd89 	bl	8008300 <aci_gap_init_IDB05A1>
 80027ee:	0003      	movs	r3, r0
 80027f0:	7023      	strb	r3, [r4, #0]


	if(ret_ble != BLE_STATUS_SUCCESS){
 80027f2:	197b      	adds	r3, r7, r5
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d007      	beq.n	800280a <BlueNRG_Init+0xce>
		printf("Failed to Initialize GAP Service\n\r");
 80027fa:	4b2d      	ldr	r3, [pc, #180]	; (80028b0 <BlueNRG_Init+0x174>)
 80027fc:	0018      	movs	r0, r3
 80027fe:	f007 f91b 	bl	8009a38 <iprintf>
		ret = HAL_ERROR;
 8002802:	2317      	movs	r3, #23
 8002804:	18fb      	adds	r3, r7, r3
 8002806:	2201      	movs	r2, #1
 8002808:	701a      	strb	r2, [r3, #0]
	}


	/* Update characteristics */
	ret_ble = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800280a:	1dbb      	adds	r3, r7, #6
 800280c:	881d      	ldrh	r5, [r3, #0]
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	881e      	ldrh	r6, [r3, #0]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	0018      	movs	r0, r3
 8002816:	f7ff fb29 	bl	8001e6c <strlen>
 800281a:	0003      	movs	r3, r0
 800281c:	b2da      	uxtb	r2, r3
 800281e:	230f      	movs	r3, #15
 8002820:	18fc      	adds	r4, r7, r3
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	0013      	movs	r3, r2
 8002828:	2200      	movs	r2, #0
 800282a:	0031      	movs	r1, r6
 800282c:	0028      	movs	r0, r5
 800282e:	f006 f895 	bl	800895c <aci_gatt_update_char_value>
 8002832:	0003      	movs	r3, r0
 8002834:	7023      	strb	r3, [r4, #0]
	if(ret_ble != BLE_STATUS_SUCCESS){
 8002836:	230f      	movs	r3, #15
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00a      	beq.n	8002856 <BlueNRG_Init+0x11a>
		printf("Failed to Update Characteristics %d\n\r", ret);
 8002840:	2417      	movs	r4, #23
 8002842:	193b      	adds	r3, r7, r4
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <BlueNRG_Init+0x178>)
 8002848:	0011      	movs	r1, r2
 800284a:	0018      	movs	r0, r3
 800284c:	f007 f8f4 	bl	8009a38 <iprintf>
		ret = HAL_ERROR;
 8002850:	193b      	adds	r3, r7, r4
 8002852:	2201      	movs	r2, #1
 8002854:	701a      	strb	r2, [r3, #0]
	}

	/* Add custom service */
	ret_ble = add_FW_Update_Service();
 8002856:	250f      	movs	r5, #15
 8002858:	197c      	adds	r4, r7, r5
 800285a:	f001 f9bf 	bl	8003bdc <add_FW_Update_Service>
 800285e:	0003      	movs	r3, r0
 8002860:	7023      	strb	r3, [r4, #0]
	if(ret_ble != BLE_STATUS_SUCCESS){
 8002862:	197b      	adds	r3, r7, r5
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d007      	beq.n	800287a <BlueNRG_Init+0x13e>
		printf("Failed to Add Service\n\r");
 800286a:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <BlueNRG_Init+0x17c>)
 800286c:	0018      	movs	r0, r3
 800286e:	f007 f8e3 	bl	8009a38 <iprintf>
		ret = HAL_ERROR;
 8002872:	2317      	movs	r3, #23
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	2201      	movs	r2, #1
 8002878:	701a      	strb	r2, [r3, #0]
	}

	fflush(stdout);
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <BlueNRG_Init+0x168>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	0018      	movs	r0, r3
 8002882:	f006 fea7 	bl	80095d4 <fflush>
	return ret;
 8002886:	2317      	movs	r3, #23
 8002888:	18fb      	adds	r3, r7, r3
 800288a:	781b      	ldrb	r3, [r3, #0]
}
 800288c:	0018      	movs	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	b007      	add	sp, #28
 8002892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002894:	0800a5b0 	.word	0x0800a5b0
 8002898:	20000000 	.word	0x20000000
 800289c:	08003f31 	.word	0x08003f31
 80028a0:	0800a5b8 	.word	0x0800a5b8
 80028a4:	2000005c 	.word	0x2000005c
 80028a8:	0800a5d8 	.word	0x0800a5d8
 80028ac:	0800a5f8 	.word	0x0800a5f8
 80028b0:	0800a61c 	.word	0x0800a61c
 80028b4:	0800a640 	.word	0x0800a640
 80028b8:	0800a668 	.word	0x0800a668

080028bc <BlueNRG_Process>:


/*
 * Background task
 */
void BlueNRG_Process(void){
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
	if(set_connectable){
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <BlueNRG_Process+0x20>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d004      	beq.n	80028d2 <BlueNRG_Process+0x16>
		Enable_Advertising();
 80028c8:	f000 f80a 	bl	80028e0 <Enable_Advertising>
		set_connectable = FALSE;
 80028cc:	4b03      	ldr	r3, [pc, #12]	; (80028dc <BlueNRG_Process+0x20>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
	}

	/* Process user event */
	hci_user_evt_proc();
 80028d2:	f006 fc0d 	bl	80090f0 <hci_user_evt_proc>

}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	2000004c 	.word	0x2000004c

080028e0 <Enable_Advertising>:

void Enable_Advertising(void){
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08c      	sub	sp, #48	; 0x30
 80028e4:	af08      	add	r7, sp, #32
	char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'B', 'L', 'E', '-', 'G', '-', 'U', 'P'};
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	4a10      	ldr	r2, [pc, #64]	; (800292c <Enable_Advertising+0x4c>)
 80028ea:	ca03      	ldmia	r2!, {r0, r1}
 80028ec:	c303      	stmia	r3!, {r0, r1}
 80028ee:	7812      	ldrb	r2, [r2, #0]
 80028f0:	701a      	strb	r2, [r3, #0]

	hci_le_set_scan_resp_data(0, NULL);
 80028f2:	2100      	movs	r1, #0
 80028f4:	2000      	movs	r0, #0
 80028f6:	f006 f964 	bl	8008bc2 <hci_le_set_scan_resp_data>

	/* Set device in General Discoverable mode */
	aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR, NO_WHITE_LIST_USE, sizeof(local_name), local_name, 0, NULL, 0, 0);
 80028fa:	2300      	movs	r3, #0
 80028fc:	9306      	str	r3, [sp, #24]
 80028fe:	2300      	movs	r3, #0
 8002900:	9305      	str	r3, [sp, #20]
 8002902:	2300      	movs	r3, #0
 8002904:	9304      	str	r3, [sp, #16]
 8002906:	2300      	movs	r3, #0
 8002908:	9303      	str	r3, [sp, #12]
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	9302      	str	r3, [sp, #8]
 800290e:	2309      	movs	r3, #9
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	2300      	movs	r3, #0
 8002918:	2200      	movs	r2, #0
 800291a:	2100      	movs	r1, #0
 800291c:	2000      	movs	r0, #0
 800291e:	f005 fd5a 	bl	80083d6 <aci_gap_set_discoverable>
}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	46bd      	mov	sp, r7
 8002926:	b004      	add	sp, #16
 8002928:	bd80      	pop	{r7, pc}
 800292a:	46c0      	nop			; (mov r8, r8)
 800292c:	0800a680 	.word	0x0800a680

08002930 <cmox_ll_init>:
  * @brief          CMOX library low level initialization
  * @param          pArg User defined parameter that is transmitted from initialize service
  * @retval         Initialization status: @ref CMOX_INIT_SUCCESS / @ref CMOX_INIT_FAIL
  */
cmox_init_retval_t cmox_ll_init(void *pArg)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  (void)pArg;
  /* Ensure CRC is enabled for cryptographic processing */
  __HAL_RCC_CRC_RELEASE_RESET();
 8002938:	4b0c      	ldr	r3, [pc, #48]	; (800296c <cmox_ll_init+0x3c>)
 800293a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800293c:	4b0b      	ldr	r3, [pc, #44]	; (800296c <cmox_ll_init+0x3c>)
 800293e:	490c      	ldr	r1, [pc, #48]	; (8002970 <cmox_ll_init+0x40>)
 8002940:	400a      	ands	r2, r1
 8002942:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_CRC_CLK_ENABLE();
 8002944:	4b09      	ldr	r3, [pc, #36]	; (800296c <cmox_ll_init+0x3c>)
 8002946:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002948:	4b08      	ldr	r3, [pc, #32]	; (800296c <cmox_ll_init+0x3c>)
 800294a:	2180      	movs	r1, #128	; 0x80
 800294c:	0149      	lsls	r1, r1, #5
 800294e:	430a      	orrs	r2, r1
 8002950:	639a      	str	r2, [r3, #56]	; 0x38
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <cmox_ll_init+0x3c>)
 8002954:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	015b      	lsls	r3, r3, #5
 800295a:	4013      	ands	r3, r2
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	68fb      	ldr	r3, [r7, #12]
  return CMOX_INIT_SUCCESS;
 8002960:	2300      	movs	r3, #0
}
 8002962:	0018      	movs	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	b004      	add	sp, #16
 8002968:	bd80      	pop	{r7, pc}
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	40021000 	.word	0x40021000
 8002970:	ffffefff 	.word	0xffffefff

08002974 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002978:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <MX_CRC_Init+0x40>)
 800297a:	4a0f      	ldr	r2, [pc, #60]	; (80029b8 <MX_CRC_Init+0x44>)
 800297c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800297e:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <MX_CRC_Init+0x40>)
 8002980:	2200      	movs	r2, #0
 8002982:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002984:	4b0b      	ldr	r3, [pc, #44]	; (80029b4 <MX_CRC_Init+0x40>)
 8002986:	2200      	movs	r2, #0
 8002988:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <MX_CRC_Init+0x40>)
 800298c:	2200      	movs	r2, #0
 800298e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <MX_CRC_Init+0x40>)
 8002992:	2200      	movs	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002996:	4b07      	ldr	r3, [pc, #28]	; (80029b4 <MX_CRC_Init+0x40>)
 8002998:	2201      	movs	r2, #1
 800299a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <MX_CRC_Init+0x40>)
 800299e:	0018      	movs	r0, r3
 80029a0:	f002 f86a 	bl	8004a78 <HAL_CRC_Init>
 80029a4:	1e03      	subs	r3, r0, #0
 80029a6:	d001      	beq.n	80029ac <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80029a8:	f000 fa26 	bl	8002df8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80029ac:	46c0      	nop			; (mov r8, r8)
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	46c0      	nop			; (mov r8, r8)
 80029b4:	20000274 	.word	0x20000274
 80029b8:	40023000 	.word	0x40023000

080029bc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <HAL_CRC_MspInit+0x38>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d10d      	bne.n	80029ea <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80029ce:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <HAL_CRC_MspInit+0x3c>)
 80029d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <HAL_CRC_MspInit+0x3c>)
 80029d4:	2180      	movs	r1, #128	; 0x80
 80029d6:	0149      	lsls	r1, r1, #5
 80029d8:	430a      	orrs	r2, r1
 80029da:	639a      	str	r2, [r3, #56]	; 0x38
 80029dc:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_CRC_MspInit+0x3c>)
 80029de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029e0:	2380      	movs	r3, #128	; 0x80
 80029e2:	015b      	lsls	r3, r3, #5
 80029e4:	4013      	ands	r3, r2
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b004      	add	sp, #16
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	40023000 	.word	0x40023000
 80029f8:	40021000 	.word	0x40021000

080029fc <Write_FW_to_flash>:
#include <stdio.h>
#include "stm32g0xx_hal.h"
#include "flash_manager.h"

uint32_t StartPageAddress = FLASH_APP_ADDR;
void Write_FW_to_flash(uint64_t *data_to_flash, uint16_t num_bytes){
 80029fc:	b5b0      	push	{r4, r5, r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	000a      	movs	r2, r1
 8002a06:	1cbb      	adds	r3, r7, #2
 8002a08:	801a      	strh	r2, [r3, #0]
	HAL_StatusTypeDef ret;

	ret = HAL_FLASH_Unlock();
 8002a0a:	250e      	movs	r5, #14
 8002a0c:	197c      	adds	r4, r7, r5
 8002a0e:	f002 f9e3 	bl	8004dd8 <HAL_FLASH_Unlock>
 8002a12:	0003      	movs	r3, r0
 8002a14:	7023      	strb	r3, [r4, #0]
	if(ret != HAL_OK){
 8002a16:	197b      	adds	r3, r7, r5
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <Write_FW_to_flash+0x2a>
		printf("ERROR Unlock!");
 8002a1e:	4b1f      	ldr	r3, [pc, #124]	; (8002a9c <Write_FW_to_flash+0xa0>)
 8002a20:	0018      	movs	r0, r3
 8002a22:	f007 f809 	bl	8009a38 <iprintf>
	}
	HAL_FLASH_OB_Unlock();
 8002a26:	f002 fa17 	bl	8004e58 <HAL_FLASH_OB_Unlock>

	uint8_t sofar = 0;
 8002a2a:	230f      	movs	r3, #15
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
	uint8_t num_dwords = num_bytes;
 8002a32:	230d      	movs	r3, #13
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	1cba      	adds	r2, r7, #2
 8002a38:	8812      	ldrh	r2, [r2, #0]
 8002a3a:	701a      	strb	r2, [r3, #0]
	while(sofar < num_dwords){
 8002a3c:	e01f      	b.n	8002a7e <Write_FW_to_flash+0x82>
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, StartPageAddress, data_to_flash[sofar]) == HAL_OK){
 8002a3e:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <Write_FW_to_flash+0xa4>)
 8002a40:	6819      	ldr	r1, [r3, #0]
 8002a42:	240f      	movs	r4, #15
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	18d3      	adds	r3, r2, r3
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2001      	movs	r0, #1
 8002a54:	f002 f972 	bl	8004d3c <HAL_FLASH_Program>
 8002a58:	1e03      	subs	r3, r0, #0
 8002a5a:	d10b      	bne.n	8002a74 <Write_FW_to_flash+0x78>
			StartPageAddress += 8; // doubleword
 8002a5c:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <Write_FW_to_flash+0xa4>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	3308      	adds	r3, #8
 8002a62:	001a      	movs	r2, r3
 8002a64:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <Write_FW_to_flash+0xa4>)
 8002a66:	601a      	str	r2, [r3, #0]
			sofar++;
 8002a68:	193b      	adds	r3, r7, r4
 8002a6a:	781a      	ldrb	r2, [r3, #0]
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	3201      	adds	r2, #1
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e004      	b.n	8002a7e <Write_FW_to_flash+0x82>
		}else{
			printf("EROR!\n\r");
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <Write_FW_to_flash+0xa8>)
 8002a76:	0018      	movs	r0, r3
 8002a78:	f006 ffde 	bl	8009a38 <iprintf>
			return;
 8002a7c:	e00b      	b.n	8002a96 <Write_FW_to_flash+0x9a>
	while(sofar < num_dwords){
 8002a7e:	230f      	movs	r3, #15
 8002a80:	18fa      	adds	r2, r7, r3
 8002a82:	230d      	movs	r3, #13
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	7812      	ldrb	r2, [r2, #0]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d3d7      	bcc.n	8002a3e <Write_FW_to_flash+0x42>
		}
	}

	HAL_FLASH_OB_Lock();
 8002a8e:	f002 fa0b 	bl	8004ea8 <HAL_FLASH_OB_Lock>
	HAL_FLASH_Lock();
 8002a92:	f002 f9c5 	bl	8004e20 <HAL_FLASH_Lock>
}
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a9c:	0800a68c 	.word	0x0800a68c
 8002aa0:	20000008 	.word	0x20000008
 8002aa4:	0800a69c 	.word	0x0800a69c

08002aa8 <Erase_Application_Memory>:

void Erase_Application_Memory(void){
 8002aa8:	b5b0      	push	{r4, r5, r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;
	uint32_t PageError;

	//printf("before : %x \n\r", *(volatile uint16_t*)0x08040000);

	ret = HAL_FLASH_Unlock();
 8002aae:	2517      	movs	r5, #23
 8002ab0:	197c      	adds	r4, r7, r5
 8002ab2:	f002 f991 	bl	8004dd8 <HAL_FLASH_Unlock>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	7023      	strb	r3, [r4, #0]
	if(ret != HAL_OK){
 8002aba:	197b      	adds	r3, r7, r5
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <Erase_Application_Memory+0x22>
		printf("ERROR Unlock!");
 8002ac2:	4b1b      	ldr	r3, [pc, #108]	; (8002b30 <Erase_Application_Memory+0x88>)
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f006 ffb7 	bl	8009a38 <iprintf>
	}
	HAL_FLASH_OB_Unlock();
 8002aca:	f002 f9c5 	bl	8004e58 <HAL_FLASH_OB_Unlock>

	ret               = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
	*/

	/* Clear BANK_2 */
    pEraseInit.Banks     = FLASH_BANK_2;
 8002ace:	003b      	movs	r3, r7
 8002ad0:	2280      	movs	r2, #128	; 0x80
 8002ad2:	0212      	lsls	r2, r2, #8
 8002ad4:	605a      	str	r2, [r3, #4]
    pEraseInit.NbPages   = 128;
 8002ad6:	003b      	movs	r3, r7
 8002ad8:	2280      	movs	r2, #128	; 0x80
 8002ada:	60da      	str	r2, [r3, #12]
    pEraseInit.Page      = 0;
 8002adc:	003b      	movs	r3, r7
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
    pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8002ae2:	003b      	movs	r3, r7
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	601a      	str	r2, [r3, #0]
    ret = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 8002ae8:	2517      	movs	r5, #23
 8002aea:	197c      	adds	r4, r7, r5
 8002aec:	2310      	movs	r3, #16
 8002aee:	18fa      	adds	r2, r7, r3
 8002af0:	003b      	movs	r3, r7
 8002af2:	0011      	movs	r1, r2
 8002af4:	0018      	movs	r0, r3
 8002af6:	f002 fa63 	bl	8004fc0 <HAL_FLASHEx_Erase>
 8002afa:	0003      	movs	r3, r0
 8002afc:	7023      	strb	r3, [r4, #0]

	if(ret != HAL_OK)
 8002afe:	197b      	adds	r3, r7, r5
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <Erase_Application_Memory+0x66>
		printf("NO\n\r");
 8002b06:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <Erase_Application_Memory+0x8c>)
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f006 ff95 	bl	8009a38 <iprintf>

	fflush(stdout);
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	; (8002b38 <Erase_Application_Memory+0x90>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	0018      	movs	r0, r3
 8002b16:	f006 fd5d 	bl	80095d4 <fflush>

	HAL_FLASH_OB_Lock();
 8002b1a:	f002 f9c5 	bl	8004ea8 <HAL_FLASH_OB_Lock>
	HAL_FLASH_Lock();
 8002b1e:	f002 f97f 	bl	8004e20 <HAL_FLASH_Lock>


	//printf("after: %x \n\r", *(volatile uint16_t*)0x08040000);

	StartPageAddress = FLASH_APP_ADDR;
 8002b22:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <Erase_Application_Memory+0x94>)
 8002b24:	4a06      	ldr	r2, [pc, #24]	; (8002b40 <Erase_Application_Memory+0x98>)
 8002b26:	601a      	str	r2, [r3, #0]
}
 8002b28:	46c0      	nop			; (mov r8, r8)
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	b006      	add	sp, #24
 8002b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002b30:	0800a68c 	.word	0x0800a68c
 8002b34:	0800a6a4 	.word	0x0800a6a4
 8002b38:	2000005c 	.word	0x2000005c
 8002b3c:	20000008 	.word	0x20000008
 8002b40:	08040000 	.word	0x08040000

08002b44 <go2App>:
		HAL_FLASH_Lock();
	}

}

void go2App(void){
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
	uint32_t JumpAddress;
	pFunction Jump_TO_Application;

	//if(((*(uint32_t *) FLASH_APP_ADDR) & 0x2FFD8000) == 0x20000000){
		JumpAddress =  *(__IO uint32_t *) (FLASH_APP_ADDR + 4);
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <go2App+0x44>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	60fb      	str	r3, [r7, #12]
		Jump_TO_Application = (pFunction) JumpAddress;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	60bb      	str	r3, [r7, #8]


		HAL_RCC_DeInit();
 8002b54:	f002 fdae 	bl	80056b4 <HAL_RCC_DeInit>
		HAL_DeInit();
 8002b58:	f001 fdfa 	bl	8004750 <HAL_DeInit>

		SysTick->CTRL = 0;
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <go2App+0x48>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8002b62:	4b0a      	ldr	r3, [pc, #40]	; (8002b8c <go2App+0x48>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	605a      	str	r2, [r3, #4]
		SysTick->VAL  = 0;
 8002b68:	4b08      	ldr	r3, [pc, #32]	; (8002b8c <go2App+0x48>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	609a      	str	r2, [r3, #8]

		__set_MSP(*(uint32_t *)FLASH_APP_ADDR);
 8002b6e:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <go2App+0x4c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f383 8808 	msr	MSP, r3
}
 8002b7a:	46c0      	nop			; (mov r8, r8)
		Jump_TO_Application();
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	4798      	blx	r3

}
 8002b80:	46c0      	nop			; (mov r8, r8)
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b004      	add	sp, #16
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	08040004 	.word	0x08040004
 8002b8c:	e000e010 	.word	0xe000e010
 8002b90:	08040000 	.word	0x08040000

08002b94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b08b      	sub	sp, #44	; 0x2c
 8002b98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9a:	2414      	movs	r4, #20
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	2314      	movs	r3, #20
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	f006 fe5d 	bl	8009864 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002baa:	4b3d      	ldr	r3, [pc, #244]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bae:	4b3c      	ldr	r3, [pc, #240]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	635a      	str	r2, [r3, #52]	; 0x34
 8002bb6:	4b3a      	ldr	r3, [pc, #232]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bba:	2204      	movs	r2, #4
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
 8002bc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bc2:	4b37      	ldr	r3, [pc, #220]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bc6:	4b36      	ldr	r3, [pc, #216]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bc8:	2120      	movs	r1, #32
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	635a      	str	r2, [r3, #52]	; 0x34
 8002bce:	4b34      	ldr	r3, [pc, #208]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bda:	4b31      	ldr	r3, [pc, #196]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bde:	4b30      	ldr	r3, [pc, #192]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002be0:	2101      	movs	r1, #1
 8002be2:	430a      	orrs	r2, r1
 8002be4:	635a      	str	r2, [r3, #52]	; 0x34
 8002be6:	4b2e      	ldr	r3, [pc, #184]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bea:	2201      	movs	r2, #1
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf2:	4b2b      	ldr	r3, [pc, #172]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bf6:	4b2a      	ldr	r3, [pc, #168]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002bf8:	2102      	movs	r1, #2
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002bfe:	4b28      	ldr	r3, [pc, #160]	; (8002ca0 <MX_GPIO_Init+0x10c>)
 8002c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c02:	2202      	movs	r2, #2
 8002c04:	4013      	ands	r3, r2
 8002c06:	607b      	str	r3, [r7, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8002c0a:	2381      	movs	r3, #129	; 0x81
 8002c0c:	0059      	lsls	r1, r3, #1
 8002c0e:	23a0      	movs	r3, #160	; 0xa0
 8002c10:	05db      	lsls	r3, r3, #23
 8002c12:	2200      	movs	r2, #0
 8002c14:	0018      	movs	r0, r3
 8002c16:	f002 fce4 	bl	80055e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c1a:	193b      	adds	r3, r7, r4
 8002c1c:	2280      	movs	r2, #128	; 0x80
 8002c1e:	0192      	lsls	r2, r2, #6
 8002c20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c22:	193b      	adds	r3, r7, r4
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c28:	193b      	adds	r3, r7, r4
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c2e:	193b      	adds	r3, r7, r4
 8002c30:	4a1c      	ldr	r2, [pc, #112]	; (8002ca4 <MX_GPIO_Init+0x110>)
 8002c32:	0019      	movs	r1, r3
 8002c34:	0010      	movs	r0, r2
 8002c36:	f002 fa73 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c3a:	193b      	adds	r3, r7, r4
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c40:	193b      	adds	r3, r7, r4
 8002c42:	2288      	movs	r2, #136	; 0x88
 8002c44:	0352      	lsls	r2, r2, #13
 8002c46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	193b      	adds	r3, r7, r4
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c4e:	193a      	adds	r2, r7, r4
 8002c50:	23a0      	movs	r3, #160	; 0xa0
 8002c52:	05db      	lsls	r3, r3, #23
 8002c54:	0011      	movs	r1, r2
 8002c56:	0018      	movs	r0, r3
 8002c58:	f002 fa62 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8002c5c:	0021      	movs	r1, r4
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2281      	movs	r2, #129	; 0x81
 8002c62:	0052      	lsls	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c66:	187b      	adds	r3, r7, r1
 8002c68:	2201      	movs	r2, #1
 8002c6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	187b      	adds	r3, r7, r1
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	2200      	movs	r2, #0
 8002c76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c78:	187a      	adds	r2, r7, r1
 8002c7a:	23a0      	movs	r3, #160	; 0xa0
 8002c7c:	05db      	lsls	r3, r3, #23
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f002 fa4d 	bl	8005120 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	2005      	movs	r0, #5
 8002c8c:	f001 fec2 	bl	8004a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002c90:	2005      	movs	r0, #5
 8002c92:	f001 fed4 	bl	8004a3e <HAL_NVIC_EnableIRQ>

}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b00b      	add	sp, #44	; 0x2c
 8002c9c:	bd90      	pop	{r4, r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	50000800 	.word	0x50000800

08002ca8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch){
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	425b      	negs	r3, r3
 8002cb4:	1d39      	adds	r1, r7, #4
 8002cb6:	4804      	ldr	r0, [pc, #16]	; (8002cc8 <__io_putchar+0x20>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f004 fc4b 	bl	8007554 <HAL_UART_Transmit>

	return ch;
 8002cbe:	687b      	ldr	r3, [r7, #4]
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000474 	.word	0x20000474

08002ccc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cd0:	f001 fd1e 	bl	8004710 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cd4:	f000 f832 	bl	8002d3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cd8:	f7ff ff5c 	bl	8002b94 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002cdc:	f001 fc40 	bl	8004560 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8002ce0:	f7ff fe48 	bl	8002974 <MX_CRC_Init>
  MX_TIM1_Init();
 8002ce4:	f001 fbaa 	bl	800443c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  if( BlueNRG_Init() == HAL_OK ){
 8002ce8:	f7ff fd28 	bl	800273c <BlueNRG_Init>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d112      	bne.n	8002d16 <main+0x4a>
	  HAL_TIM_Base_Start(&htim1);
 8002cf0:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <main+0x5c>)
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f004 f90c 	bl	8006f10 <HAL_TIM_Base_Start>
	  printf("BLE FW UPDATE Initialization Succesfull! \n\r");
 8002cf8:	4b0c      	ldr	r3, [pc, #48]	; (8002d2c <main+0x60>)
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f006 fe9c 	bl	8009a38 <iprintf>
  }else{
	  printf("BLE FW UPDATE Initialization FAILED! \n\r");
	  while(1);
  }

  fflush(stdout);
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <main+0x64>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	0018      	movs	r0, r3
 8002d08:	f006 fc64 	bl	80095d4 <fflush>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  printf("Device is now discoverable! \n\r");
 8002d0c:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <main+0x68>)
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f006 fe92 	bl	8009a38 <iprintf>
 8002d14:	e004      	b.n	8002d20 <main+0x54>
	  printf("BLE FW UPDATE Initialization FAILED! \n\r");
 8002d16:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <main+0x6c>)
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f006 fe8d 	bl	8009a38 <iprintf>
	  while(1);
 8002d1e:	e7fe      	b.n	8002d1e <main+0x52>

  while (1)
  {
	  BlueNRG_Process();
 8002d20:	f7ff fdcc 	bl	80028bc <BlueNRG_Process>
 8002d24:	e7fc      	b.n	8002d20 <main+0x54>
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	20000428 	.word	0x20000428
 8002d2c:	0800a6ac 	.word	0x0800a6ac
 8002d30:	2000005c 	.word	0x2000005c
 8002d34:	0800a700 	.word	0x0800a700
 8002d38:	0800a6d8 	.word	0x0800a6d8

08002d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b095      	sub	sp, #84	; 0x54
 8002d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d42:	2414      	movs	r4, #20
 8002d44:	193b      	adds	r3, r7, r4
 8002d46:	0018      	movs	r0, r3
 8002d48:	233c      	movs	r3, #60	; 0x3c
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	f006 fd89 	bl	8009864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d52:	1d3b      	adds	r3, r7, #4
 8002d54:	0018      	movs	r0, r3
 8002d56:	2310      	movs	r3, #16
 8002d58:	001a      	movs	r2, r3
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	f006 fd82 	bl	8009864 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d60:	2380      	movs	r3, #128	; 0x80
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	0018      	movs	r0, r3
 8002d66:	f002 fc59 	bl	800561c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d6a:	193b      	adds	r3, r7, r4
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d70:	193b      	adds	r3, r7, r4
 8002d72:	2280      	movs	r2, #128	; 0x80
 8002d74:	0052      	lsls	r2, r2, #1
 8002d76:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002d78:	0021      	movs	r1, r4
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d80:	187b      	adds	r3, r7, r1
 8002d82:	2240      	movs	r2, #64	; 0x40
 8002d84:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	2202      	movs	r2, #2
 8002d8a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d8c:	187b      	adds	r3, r7, r1
 8002d8e:	2202      	movs	r2, #2
 8002d90:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	2200      	movs	r2, #0
 8002d96:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 9;
 8002d98:	187b      	adds	r3, r7, r1
 8002d9a:	2209      	movs	r2, #9
 8002d9c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	2280      	movs	r2, #128	; 0x80
 8002da2:	0292      	lsls	r2, r2, #10
 8002da4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002da6:	187b      	adds	r3, r7, r1
 8002da8:	2280      	movs	r2, #128	; 0x80
 8002daa:	0492      	lsls	r2, r2, #18
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2280      	movs	r2, #128	; 0x80
 8002db2:	05d2      	lsls	r2, r2, #23
 8002db4:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	0018      	movs	r0, r3
 8002dba:	f002 fcf7 	bl	80057ac <HAL_RCC_OscConfig>
 8002dbe:	1e03      	subs	r3, r0, #0
 8002dc0:	d001      	beq.n	8002dc6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002dc2:	f000 f819 	bl	8002df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dc6:	1d3b      	adds	r3, r7, #4
 8002dc8:	2207      	movs	r2, #7
 8002dca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dcc:	1d3b      	adds	r3, r7, #4
 8002dce:	2202      	movs	r2, #2
 8002dd0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd2:	1d3b      	adds	r3, r7, #4
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002dde:	1d3b      	adds	r3, r7, #4
 8002de0:	2101      	movs	r1, #1
 8002de2:	0018      	movs	r0, r3
 8002de4:	f003 f842 	bl	8005e6c <HAL_RCC_ClockConfig>
 8002de8:	1e03      	subs	r3, r0, #0
 8002dea:	d001      	beq.n	8002df0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002dec:	f000 f804 	bl	8002df8 <Error_Handler>
  }
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b015      	add	sp, #84	; 0x54
 8002df6:	bd90      	pop	{r4, r7, pc}

08002df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002dfc:	b672      	cpsid	i
}
 8002dfe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e00:	e7fe      	b.n	8002e00 <Error_Handler+0x8>
	...

08002e04 <data_handler>:
 * TODO: padding data?
 * TODO: num_ack variable
 * TODO: nak from pc
*/

void data_handler(uint8_t *data_buffer, uint8_t num_bytes){
 8002e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e06:	b095      	sub	sp, #84	; 0x54
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002e0c:	000b      	movs	r3, r1
 8002e0e:	223b      	movs	r2, #59	; 0x3b
 8002e10:	18ba      	adds	r2, r7, r2
 8002e12:	7013      	strb	r3, [r2, #0]
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

	int i;
	for(i=0 ; i<num_bytes && num_bytes<=CHAT_DATA_LEN ; i++){
 8002e14:	2300      	movs	r3, #0
 8002e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e18:	e00c      	b.n	8002e34 <data_handler+0x30>
		printf("%02x", data_buffer[i]);
 8002e1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e1e:	189b      	adds	r3, r3, r2
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	001a      	movs	r2, r3
 8002e24:	4bc6      	ldr	r3, [pc, #792]	; (8003140 <data_handler+0x33c>)
 8002e26:	0011      	movs	r1, r2
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f006 fe05 	bl	8009a38 <iprintf>
	for(i=0 ; i<num_bytes && num_bytes<=CHAT_DATA_LEN ; i++){
 8002e2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e30:	3301      	adds	r3, #1
 8002e32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e34:	213b      	movs	r1, #59	; 0x3b
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	781a      	ldrb	r2, [r3, #0]
 8002e3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	da03      	bge.n	8002e48 <data_handler+0x44>
 8002e40:	187b      	adds	r3, r7, r1
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b14      	cmp	r3, #20
 8002e46:	d9e8      	bls.n	8002e1a <data_handler+0x16>
	}
	printf("\n\r");
 8002e48:	4bbe      	ldr	r3, [pc, #760]	; (8003144 <data_handler+0x340>)
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f006 fdf4 	bl	8009a38 <iprintf>

	switch(connection_status){
 8002e50:	4bbd      	ldr	r3, [pc, #756]	; (8003148 <data_handler+0x344>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d100      	bne.n	8002e5a <data_handler+0x56>
 8002e58:	e192      	b.n	8003180 <data_handler+0x37c>
 8002e5a:	dd00      	ble.n	8002e5e <data_handler+0x5a>
 8002e5c:	e29c      	b.n	8003398 <data_handler+0x594>
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d002      	beq.n	8002e68 <data_handler+0x64>
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d06c      	beq.n	8002f40 <data_handler+0x13c>
 8002e66:	e297      	b.n	8003398 <data_handler+0x594>
		case CONNECTED:   // receive START FLASH MODE pck
			if(verify_data_type(data_buffer, num_bytes, START_FLASH_MODE) == true){
 8002e68:	233b      	movs	r3, #59	; 0x3b
 8002e6a:	18fb      	adds	r3, r7, r3
 8002e6c:	7819      	ldrb	r1, [r3, #0]
 8002e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e70:	2200      	movs	r2, #0
 8002e72:	0018      	movs	r0, r3
 8002e74:	f000 faba 	bl	80033ec <verify_data_type>
 8002e78:	0003      	movs	r3, r0
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d123      	bne.n	8002ec6 <data_handler+0xc2>
				total_pck = (data_buffer[1] << 8) + data_buffer[2];
 8002e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e80:	3301      	adds	r3, #1
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e8c:	3302      	adds	r3, #2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	18d3      	adds	r3, r2, r3
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	4bad      	ldr	r3, [pc, #692]	; (800314c <data_handler+0x348>)
 8002e98:	801a      	strh	r2, [r3, #0]
				printf("I expect %d packets \n\r", total_pck);  // TODO: CHECK SPACE
 8002e9a:	4bac      	ldr	r3, [pc, #688]	; (800314c <data_handler+0x348>)
 8002e9c:	881b      	ldrh	r3, [r3, #0]
 8002e9e:	001a      	movs	r2, r3
 8002ea0:	4bab      	ldr	r3, [pc, #684]	; (8003150 <data_handler+0x34c>)
 8002ea2:	0011      	movs	r1, r2
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f006 fdc7 	bl	8009a38 <iprintf>

				// prepare memory for the new FW
				Erase_Application_Memory();
 8002eaa:	f7ff fdfd 	bl	8002aa8 <Erase_Application_Memory>

				send_ack(true, WRITE_FLASH_PACKET_RESPONSE);
 8002eae:	2104      	movs	r1, #4
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	f000 fb27 	bl	8003504 <send_ack>

				connection_status = RECEVEING_RAW_FW;
 8002eb6:	4ba4      	ldr	r3, [pc, #656]	; (8003148 <data_handler+0x344>)
 8002eb8:	2202      	movs	r2, #2
 8002eba:	701a      	strb	r2, [r3, #0]
				printf("READY TO RECEIVE FW\n\r");
 8002ebc:	4ba5      	ldr	r3, [pc, #660]	; (8003154 <data_handler+0x350>)
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f006 fdba 	bl	8009a38 <iprintf>
				send_ack(false, WRITE_FLASH_PACKET_RESPONSE);

				printf("Received an init pck that I can't handle or wrong\n\r");
			}

			break;
 8002ec4:	e270      	b.n	80033a8 <data_handler+0x5a4>
			}else if(verify_data_type(data_buffer, num_bytes, START_SECURE_FLASH_MODE) == true){
 8002ec6:	233b      	movs	r3, #59	; 0x3b
 8002ec8:	18fb      	adds	r3, r7, r3
 8002eca:	7819      	ldrb	r1, [r3, #0]
 8002ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ece:	2201      	movs	r2, #1
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 fa8b 	bl	80033ec <verify_data_type>
 8002ed6:	0003      	movs	r3, r0
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d128      	bne.n	8002f2e <data_handler+0x12a>
				total_pck = (data_buffer[1] << 8) + data_buffer[2]; // la prima volta ricevo il numero completo
 8002edc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ede:	3301      	adds	r3, #1
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	021b      	lsls	r3, r3, #8
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eea:	3302      	adds	r3, #2
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	18d3      	adds	r3, r2, r3
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	4b95      	ldr	r3, [pc, #596]	; (800314c <data_handler+0x348>)
 8002ef6:	801a      	strh	r2, [r3, #0]
				printf("I expect %d packets \n\r", total_pck);
 8002ef8:	4b94      	ldr	r3, [pc, #592]	; (800314c <data_handler+0x348>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	001a      	movs	r2, r3
 8002efe:	4b94      	ldr	r3, [pc, #592]	; (8003150 <data_handler+0x34c>)
 8002f00:	0011      	movs	r1, r2
 8002f02:	0018      	movs	r0, r3
 8002f04:	f006 fd98 	bl	8009a38 <iprintf>
				init_crypto();
 8002f08:	f000 fc10 	bl	800372c <init_crypto>
				init_rand_generator(__HAL_TIM_GetCounter(&htim1));
 8002f0c:	4b92      	ldr	r3, [pc, #584]	; (8003158 <data_handler+0x354>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 fe07 	bl	8003b28 <init_rand_generator>
				Erase_Application_Memory();
 8002f1a:	f7ff fdc5 	bl	8002aa8 <Erase_Application_Memory>
				send_ack(true, WRITE_SECURE_FLASH_PACKET_RESPONSE);
 8002f1e:	2105      	movs	r1, #5
 8002f20:	2001      	movs	r0, #1
 8002f22:	f000 faef 	bl	8003504 <send_ack>
				connection_status = RECEVEING_SECURE_FW;
 8002f26:	4b88      	ldr	r3, [pc, #544]	; (8003148 <data_handler+0x344>)
 8002f28:	2203      	movs	r2, #3
 8002f2a:	701a      	strb	r2, [r3, #0]
			break;
 8002f2c:	e23c      	b.n	80033a8 <data_handler+0x5a4>
				send_ack(false, WRITE_FLASH_PACKET_RESPONSE);
 8002f2e:	2104      	movs	r1, #4
 8002f30:	2000      	movs	r0, #0
 8002f32:	f000 fae7 	bl	8003504 <send_ack>
				printf("Received an init pck that I can't handle or wrong\n\r");
 8002f36:	4b89      	ldr	r3, [pc, #548]	; (800315c <data_handler+0x358>)
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f006 fd7d 	bl	8009a38 <iprintf>
			break;
 8002f3e:	e233      	b.n	80033a8 <data_handler+0x5a4>
		case RECEVEING_RAW_FW:

			if(verify_data_type(data_buffer, num_bytes, WRITE_FLASH_PACKET)){
 8002f40:	233b      	movs	r3, #59	; 0x3b
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	7819      	ldrb	r1, [r3, #0]
 8002f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f48:	2202      	movs	r2, #2
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 fa4e 	bl	80033ec <verify_data_type>
 8002f50:	1e03      	subs	r3, r0, #0
 8002f52:	d100      	bne.n	8002f56 <data_handler+0x152>
 8002f54:	e0a6      	b.n	80030a4 <data_handler+0x2a0>
				uint16_t pck_num = (data_buffer[1] << 8) + data_buffer[2];
 8002f56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f58:	3301      	adds	r3, #1
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	021b      	lsls	r3, r3, #8
 8002f60:	b299      	uxth	r1, r3
 8002f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f64:	3302      	adds	r3, #2
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	2008      	movs	r0, #8
 8002f6c:	2638      	movs	r6, #56	; 0x38
 8002f6e:	1983      	adds	r3, r0, r6
 8002f70:	19db      	adds	r3, r3, r7
 8002f72:	188a      	adds	r2, r1, r2
 8002f74:	801a      	strh	r2, [r3, #0]

				if(pck_num == count_pck){
 8002f76:	4b7a      	ldr	r3, [pc, #488]	; (8003160 <data_handler+0x35c>)
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	1982      	adds	r2, r0, r6
 8002f7c:	19d2      	adds	r2, r2, r7
 8002f7e:	8812      	ldrh	r2, [r2, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d000      	beq.n	8002f86 <data_handler+0x182>
 8002f84:	e07e      	b.n	8003084 <data_handler+0x280>
					// save msg, it will be written in the FLASH

					for(int i=3 ; i<num_bytes-1 ; i++){
 8002f86:	2303      	movs	r3, #3
 8002f88:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f8a:	e072      	b.n	8003072 <data_handler+0x26e>
						if(cont_byte_pos != 0){
 8002f8c:	4b75      	ldr	r3, [pc, #468]	; (8003164 <data_handler+0x360>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d02e      	beq.n	8002ff2 <data_handler+0x1ee>
							data_to_flash[consd] += ((uint64_t)data_buffer[i] << cont_byte_pos*8) ; // %8 -> 8 uint8_t * 8 = 1 uint64_t
 8002f94:	4b74      	ldr	r3, [pc, #464]	; (8003168 <data_handler+0x364>)
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	4a74      	ldr	r2, [pc, #464]	; (800316c <data_handler+0x368>)
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	18d3      	adds	r3, r2, r3
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002fa4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002fa6:	1841      	adds	r1, r0, r1
 8002fa8:	7809      	ldrb	r1, [r1, #0]
 8002faa:	6339      	str	r1, [r7, #48]	; 0x30
 8002fac:	2100      	movs	r1, #0
 8002fae:	6379      	str	r1, [r7, #52]	; 0x34
 8002fb0:	496c      	ldr	r1, [pc, #432]	; (8003164 <data_handler+0x360>)
 8002fb2:	7809      	ldrb	r1, [r1, #0]
 8002fb4:	00c9      	lsls	r1, r1, #3
 8002fb6:	0008      	movs	r0, r1
 8002fb8:	3820      	subs	r0, #32
 8002fba:	2800      	cmp	r0, #0
 8002fbc:	db03      	blt.n	8002fc6 <data_handler+0x1c2>
 8002fbe:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8002fc0:	4086      	lsls	r6, r0
 8002fc2:	0035      	movs	r5, r6
 8002fc4:	e008      	b.n	8002fd8 <data_handler+0x1d4>
 8002fc6:	2020      	movs	r0, #32
 8002fc8:	1a40      	subs	r0, r0, r1
 8002fca:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8002fcc:	40c6      	lsrs	r6, r0
 8002fce:	0030      	movs	r0, r6
 8002fd0:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8002fd2:	408e      	lsls	r6, r1
 8002fd4:	0035      	movs	r5, r6
 8002fd6:	4305      	orrs	r5, r0
 8002fd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fda:	4088      	lsls	r0, r1
 8002fdc:	0004      	movs	r4, r0
 8002fde:	4962      	ldr	r1, [pc, #392]	; (8003168 <data_handler+0x364>)
 8002fe0:	8809      	ldrh	r1, [r1, #0]
 8002fe2:	1912      	adds	r2, r2, r4
 8002fe4:	416b      	adcs	r3, r5
 8002fe6:	4861      	ldr	r0, [pc, #388]	; (800316c <data_handler+0x368>)
 8002fe8:	00c9      	lsls	r1, r1, #3
 8002fea:	1841      	adds	r1, r0, r1
 8002fec:	600a      	str	r2, [r1, #0]
 8002fee:	604b      	str	r3, [r1, #4]
 8002ff0:	e02f      	b.n	8003052 <data_handler+0x24e>
						}else{
							consd++; // NOTICE it's initialized as (-1) -> OK also for first time
 8002ff2:	4b5d      	ldr	r3, [pc, #372]	; (8003168 <data_handler+0x364>)
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	4b5b      	ldr	r3, [pc, #364]	; (8003168 <data_handler+0x364>)
 8002ffc:	801a      	strh	r2, [r3, #0]
							data_to_flash[consd] = ((uint64_t)data_buffer[i] << cont_byte_pos*8) ; // %8 -> 8 uint8_t * 8 = 1 uint64_t
 8002ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003000:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003002:	18d3      	adds	r3, r2, r3
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	62bb      	str	r3, [r7, #40]	; 0x28
 8003008:	2300      	movs	r3, #0
 800300a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800300c:	4b55      	ldr	r3, [pc, #340]	; (8003164 <data_handler+0x360>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	4a55      	ldr	r2, [pc, #340]	; (8003168 <data_handler+0x364>)
 8003014:	8812      	ldrh	r2, [r2, #0]
 8003016:	0011      	movs	r1, r2
 8003018:	001a      	movs	r2, r3
 800301a:	3a20      	subs	r2, #32
 800301c:	2a00      	cmp	r2, #0
 800301e:	db03      	blt.n	8003028 <data_handler+0x224>
 8003020:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003022:	4090      	lsls	r0, r2
 8003024:	6278      	str	r0, [r7, #36]	; 0x24
 8003026:	e00a      	b.n	800303e <data_handler+0x23a>
 8003028:	2220      	movs	r2, #32
 800302a:	1ad2      	subs	r2, r2, r3
 800302c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800302e:	40d0      	lsrs	r0, r2
 8003030:	0002      	movs	r2, r0
 8003032:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003034:	4098      	lsls	r0, r3
 8003036:	6278      	str	r0, [r7, #36]	; 0x24
 8003038:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800303a:	4310      	orrs	r0, r2
 800303c:	6278      	str	r0, [r7, #36]	; 0x24
 800303e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003040:	409a      	lsls	r2, r3
 8003042:	623a      	str	r2, [r7, #32]
 8003044:	4a49      	ldr	r2, [pc, #292]	; (800316c <data_handler+0x368>)
 8003046:	00cb      	lsls	r3, r1, #3
 8003048:	18d3      	adds	r3, r2, r3
 800304a:	6a39      	ldr	r1, [r7, #32]
 800304c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800304e:	6019      	str	r1, [r3, #0]
 8003050:	605a      	str	r2, [r3, #4]
						}
						cont_byte_pos++;
 8003052:	4b44      	ldr	r3, [pc, #272]	; (8003164 <data_handler+0x360>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	b2da      	uxtb	r2, r3
 800305a:	4b42      	ldr	r3, [pc, #264]	; (8003164 <data_handler+0x360>)
 800305c:	701a      	strb	r2, [r3, #0]
						cont_byte_pos %= 8;
 800305e:	4b41      	ldr	r3, [pc, #260]	; (8003164 <data_handler+0x360>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	2207      	movs	r2, #7
 8003064:	4013      	ands	r3, r2
 8003066:	b2da      	uxtb	r2, r3
 8003068:	4b3e      	ldr	r3, [pc, #248]	; (8003164 <data_handler+0x360>)
 800306a:	701a      	strb	r2, [r3, #0]
					for(int i=3 ; i<num_bytes-1 ; i++){
 800306c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800306e:	3301      	adds	r3, #1
 8003070:	64bb      	str	r3, [r7, #72]	; 0x48
 8003072:	233b      	movs	r3, #59	; 0x3b
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	3b01      	subs	r3, #1
 800307a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800307c:	429a      	cmp	r2, r3
 800307e:	da00      	bge.n	8003082 <data_handler+0x27e>
 8003080:	e784      	b.n	8002f8c <data_handler+0x188>
 8003082:	e016      	b.n	80030b2 <data_handler+0x2ae>
					}

				}else{
					printf("Wrong pck_num %d, %d \n\r", pck_num, count_pck);
 8003084:	2308      	movs	r3, #8
 8003086:	2238      	movs	r2, #56	; 0x38
 8003088:	189b      	adds	r3, r3, r2
 800308a:	19db      	adds	r3, r3, r7
 800308c:	8819      	ldrh	r1, [r3, #0]
 800308e:	4b34      	ldr	r3, [pc, #208]	; (8003160 <data_handler+0x35c>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	001a      	movs	r2, r3
 8003094:	4b36      	ldr	r3, [pc, #216]	; (8003170 <data_handler+0x36c>)
 8003096:	0018      	movs	r0, r3
 8003098:	f006 fcce 	bl	8009a38 <iprintf>
					next_ack = false;
 800309c:	4b35      	ldr	r3, [pc, #212]	; (8003174 <data_handler+0x370>)
 800309e:	2200      	movs	r2, #0
 80030a0:	701a      	strb	r2, [r3, #0]
 80030a2:	e006      	b.n	80030b2 <data_handler+0x2ae>
				}

			}else{

				printf("Ricevuto pckt sbagliato \n\r");
 80030a4:	4b34      	ldr	r3, [pc, #208]	; (8003178 <data_handler+0x374>)
 80030a6:	0018      	movs	r0, r3
 80030a8:	f006 fcc6 	bl	8009a38 <iprintf>
				next_ack = false;
 80030ac:	4b31      	ldr	r3, [pc, #196]	; (8003174 <data_handler+0x370>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	701a      	strb	r2, [r3, #0]
			}
			count_pck++;
 80030b2:	4b2b      	ldr	r3, [pc, #172]	; (8003160 <data_handler+0x35c>)
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	3301      	adds	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	4b29      	ldr	r3, [pc, #164]	; (8003160 <data_handler+0x35c>)
 80030bc:	801a      	strh	r2, [r3, #0]

			if(count_pck%RAW_NUM_CUMULATIVE_ACK == 0 || count_pck == total_pck){
 80030be:	4b28      	ldr	r3, [pc, #160]	; (8003160 <data_handler+0x35c>)
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	210a      	movs	r1, #10
 80030c4:	0018      	movs	r0, r3
 80030c6:	f7fe ff69 	bl	8001f9c <__aeabi_uidivmod>
 80030ca:	000b      	movs	r3, r1
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d006      	beq.n	80030e0 <data_handler+0x2dc>
 80030d2:	4b23      	ldr	r3, [pc, #140]	; (8003160 <data_handler+0x35c>)
 80030d4:	881a      	ldrh	r2, [r3, #0]
 80030d6:	4b1d      	ldr	r3, [pc, #116]	; (800314c <data_handler+0x348>)
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d000      	beq.n	80030e0 <data_handler+0x2dc>
 80030de:	e160      	b.n	80033a2 <data_handler+0x59e>

				send_ack(next_ack, WRITE_FLASH_PACKET_RESPONSE);
 80030e0:	4b24      	ldr	r3, [pc, #144]	; (8003174 <data_handler+0x370>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2104      	movs	r1, #4
 80030e6:	0018      	movs	r0, r3
 80030e8:	f000 fa0c 	bl	8003504 <send_ack>

				if(next_ack == false){
 80030ec:	4b21      	ldr	r3, [pc, #132]	; (8003174 <data_handler+0x370>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d106      	bne.n	8003102 <data_handler+0x2fe>
					count_pck -= RAW_NUM_CUMULATIVE_ACK;    // set back the counter packet
 80030f4:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <data_handler+0x35c>)
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	3b0a      	subs	r3, #10
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	4b18      	ldr	r3, [pc, #96]	; (8003160 <data_handler+0x35c>)
 80030fe:	801a      	strh	r2, [r3, #0]
 8003100:	e008      	b.n	8003114 <data_handler+0x310>
				}else{

					Write_FW_to_flash(data_to_flash, consd+1); // you can save properly since no error found in pckts
 8003102:	4b19      	ldr	r3, [pc, #100]	; (8003168 <data_handler+0x364>)
 8003104:	881b      	ldrh	r3, [r3, #0]
 8003106:	3301      	adds	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	4b18      	ldr	r3, [pc, #96]	; (800316c <data_handler+0x368>)
 800310c:	0011      	movs	r1, r2
 800310e:	0018      	movs	r0, r3
 8003110:	f7ff fc74 	bl	80029fc <Write_FW_to_flash>
				}

				if(count_pck == total_pck){
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <data_handler+0x35c>)
 8003116:	881a      	ldrh	r2, [r3, #0]
 8003118:	4b0c      	ldr	r3, [pc, #48]	; (800314c <data_handler+0x348>)
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d106      	bne.n	800312e <data_handler+0x32a>
					printf("RAW FW Received!\n\r");
 8003120:	4b16      	ldr	r3, [pc, #88]	; (800317c <data_handler+0x378>)
 8003122:	0018      	movs	r0, r3
 8003124:	f006 fc88 	bl	8009a38 <iprintf>
					connection_status = CLOSING_CONNECTION;
 8003128:	4b07      	ldr	r3, [pc, #28]	; (8003148 <data_handler+0x344>)
 800312a:	2204      	movs	r2, #4
 800312c:	701a      	strb	r2, [r3, #0]
				}

				consd = -1;
 800312e:	4b0e      	ldr	r3, [pc, #56]	; (8003168 <data_handler+0x364>)
 8003130:	2201      	movs	r2, #1
 8003132:	4252      	negs	r2, r2
 8003134:	801a      	strh	r2, [r3, #0]
				next_ack = true;
 8003136:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <data_handler+0x370>)
 8003138:	2201      	movs	r2, #1
 800313a:	701a      	strb	r2, [r3, #0]

			}

			break;
 800313c:	e131      	b.n	80033a2 <data_handler+0x59e>
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	0800a720 	.word	0x0800a720
 8003144:	0800a728 	.word	0x0800a728
 8003148:	20000298 	.word	0x20000298
 800314c:	200003a2 	.word	0x200003a2
 8003150:	0800a72c 	.word	0x0800a72c
 8003154:	0800a744 	.word	0x0800a744
 8003158:	20000428 	.word	0x20000428
 800315c:	0800a75c 	.word	0x0800a75c
 8003160:	200003a4 	.word	0x200003a4
 8003164:	200003a0 	.word	0x200003a0
 8003168:	2000000c 	.word	0x2000000c
 800316c:	200002a0 	.word	0x200002a0
 8003170:	0800a790 	.word	0x0800a790
 8003174:	2000000e 	.word	0x2000000e
 8003178:	0800a7a8 	.word	0x0800a7a8
 800317c:	0800a7c4 	.word	0x0800a7c4

		case RECEVEING_SECURE_FW:
			if(verify_data_type(data_buffer, num_bytes, WRITE_SECURE_FLASH_PACKET)){
 8003180:	233b      	movs	r3, #59	; 0x3b
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	7819      	ldrb	r1, [r3, #0]
 8003186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003188:	2203      	movs	r2, #3
 800318a:	0018      	movs	r0, r3
 800318c:	f000 f92e 	bl	80033ec <verify_data_type>
 8003190:	1e03      	subs	r3, r0, #0
 8003192:	d100      	bne.n	8003196 <data_handler+0x392>
 8003194:	e0b7      	b.n	8003306 <data_handler+0x502>
				// if SECURE
				uint16_t pck_num = ((data_buffer[0] & 0xf) << 8) + data_buffer[1];
 8003196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	b29a      	uxth	r2, r3
 800319e:	23f0      	movs	r3, #240	; 0xf0
 80031a0:	011b      	lsls	r3, r3, #4
 80031a2:	4013      	ands	r3, r2
 80031a4:	b299      	uxth	r1, r3
 80031a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031a8:	3301      	adds	r3, #1
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	240a      	movs	r4, #10
 80031b0:	2538      	movs	r5, #56	; 0x38
 80031b2:	1963      	adds	r3, r4, r5
 80031b4:	19db      	adds	r3, r3, r7
 80031b6:	188a      	adds	r2, r1, r2
 80031b8:	801a      	strh	r2, [r3, #0]
				decrypt_data(&data_buffer[2], 18, data_buffer, 2);
 80031ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031bc:	1c98      	adds	r0, r3, #2
 80031be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031c0:	2302      	movs	r3, #2
 80031c2:	2112      	movs	r1, #18
 80031c4:	f000 fac2 	bl	800374c <decrypt_data>

				if(pck_num == count_pck){
 80031c8:	4b7c      	ldr	r3, [pc, #496]	; (80033bc <data_handler+0x5b8>)
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	1962      	adds	r2, r4, r5
 80031ce:	19d2      	adds	r2, r2, r7
 80031d0:	8812      	ldrh	r2, [r2, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d000      	beq.n	80031d8 <data_handler+0x3d4>
 80031d6:	e086      	b.n	80032e6 <data_handler+0x4e2>
					// save msg, it will be written in the FLASH
					for(int i=2 ; i<num_bytes-4 ; i++){
 80031d8:	2302      	movs	r3, #2
 80031da:	647b      	str	r3, [r7, #68]	; 0x44
 80031dc:	e07a      	b.n	80032d4 <data_handler+0x4d0>
						if(cont_byte_pos != 0){
 80031de:	4b78      	ldr	r3, [pc, #480]	; (80033c0 <data_handler+0x5bc>)
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d034      	beq.n	8003250 <data_handler+0x44c>
							data_to_flash[consd] += ((uint64_t)data_buffer[i] << cont_byte_pos*8) ; // %8 -> 8 uint8_t * 8 = 1 uint64_t
 80031e6:	4b77      	ldr	r3, [pc, #476]	; (80033c4 <data_handler+0x5c0>)
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	4a77      	ldr	r2, [pc, #476]	; (80033c8 <data_handler+0x5c4>)
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	18d3      	adds	r3, r2, r3
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80031f6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80031f8:	1841      	adds	r1, r0, r1
 80031fa:	7809      	ldrb	r1, [r1, #0]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	2100      	movs	r1, #0
 8003200:	60f9      	str	r1, [r7, #12]
 8003202:	496f      	ldr	r1, [pc, #444]	; (80033c0 <data_handler+0x5bc>)
 8003204:	7809      	ldrb	r1, [r1, #0]
 8003206:	00c9      	lsls	r1, r1, #3
 8003208:	0008      	movs	r0, r1
 800320a:	3820      	subs	r0, #32
 800320c:	2800      	cmp	r0, #0
 800320e:	db03      	blt.n	8003218 <data_handler+0x414>
 8003210:	68bc      	ldr	r4, [r7, #8]
 8003212:	4084      	lsls	r4, r0
 8003214:	61fc      	str	r4, [r7, #28]
 8003216:	e00c      	b.n	8003232 <data_handler+0x42e>
 8003218:	2020      	movs	r0, #32
 800321a:	1a40      	subs	r0, r0, r1
 800321c:	68bc      	ldr	r4, [r7, #8]
 800321e:	68fd      	ldr	r5, [r7, #12]
 8003220:	0026      	movs	r6, r4
 8003222:	40c6      	lsrs	r6, r0
 8003224:	0030      	movs	r0, r6
 8003226:	002c      	movs	r4, r5
 8003228:	408c      	lsls	r4, r1
 800322a:	61fc      	str	r4, [r7, #28]
 800322c:	69fc      	ldr	r4, [r7, #28]
 800322e:	4304      	orrs	r4, r0
 8003230:	61fc      	str	r4, [r7, #28]
 8003232:	68b8      	ldr	r0, [r7, #8]
 8003234:	4088      	lsls	r0, r1
 8003236:	61b8      	str	r0, [r7, #24]
 8003238:	4962      	ldr	r1, [pc, #392]	; (80033c4 <data_handler+0x5c0>)
 800323a:	8809      	ldrh	r1, [r1, #0]
 800323c:	69bc      	ldr	r4, [r7, #24]
 800323e:	69fd      	ldr	r5, [r7, #28]
 8003240:	1912      	adds	r2, r2, r4
 8003242:	416b      	adcs	r3, r5
 8003244:	4860      	ldr	r0, [pc, #384]	; (80033c8 <data_handler+0x5c4>)
 8003246:	00c9      	lsls	r1, r1, #3
 8003248:	1841      	adds	r1, r0, r1
 800324a:	600a      	str	r2, [r1, #0]
 800324c:	604b      	str	r3, [r1, #4]
 800324e:	e031      	b.n	80032b4 <data_handler+0x4b0>
						}else{
							consd++; // NOTICE it's initialized as (-1) -> OK also for first time
 8003250:	4b5c      	ldr	r3, [pc, #368]	; (80033c4 <data_handler+0x5c0>)
 8003252:	881b      	ldrh	r3, [r3, #0]
 8003254:	3301      	adds	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	4b5a      	ldr	r3, [pc, #360]	; (80033c4 <data_handler+0x5c0>)
 800325a:	801a      	strh	r2, [r3, #0]
							data_to_flash[consd] = ((uint64_t)data_buffer[i] << cont_byte_pos*8) ; // %8 -> 8 uint8_t * 8 = 1 uint64_t
 800325c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800325e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003260:	18d3      	adds	r3, r2, r3
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	2300      	movs	r3, #0
 8003268:	607b      	str	r3, [r7, #4]
 800326a:	4b55      	ldr	r3, [pc, #340]	; (80033c0 <data_handler+0x5bc>)
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	4a54      	ldr	r2, [pc, #336]	; (80033c4 <data_handler+0x5c0>)
 8003272:	8812      	ldrh	r2, [r2, #0]
 8003274:	0011      	movs	r1, r2
 8003276:	001a      	movs	r2, r3
 8003278:	3a20      	subs	r2, #32
 800327a:	2a00      	cmp	r2, #0
 800327c:	db03      	blt.n	8003286 <data_handler+0x482>
 800327e:	6838      	ldr	r0, [r7, #0]
 8003280:	4090      	lsls	r0, r2
 8003282:	6178      	str	r0, [r7, #20]
 8003284:	e00c      	b.n	80032a0 <data_handler+0x49c>
 8003286:	2220      	movs	r2, #32
 8003288:	1ad2      	subs	r2, r2, r3
 800328a:	683c      	ldr	r4, [r7, #0]
 800328c:	687d      	ldr	r5, [r7, #4]
 800328e:	0020      	movs	r0, r4
 8003290:	40d0      	lsrs	r0, r2
 8003292:	0002      	movs	r2, r0
 8003294:	0028      	movs	r0, r5
 8003296:	4098      	lsls	r0, r3
 8003298:	6178      	str	r0, [r7, #20]
 800329a:	6978      	ldr	r0, [r7, #20]
 800329c:	4310      	orrs	r0, r2
 800329e:	6178      	str	r0, [r7, #20]
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	409a      	lsls	r2, r3
 80032a4:	613a      	str	r2, [r7, #16]
 80032a6:	4a48      	ldr	r2, [pc, #288]	; (80033c8 <data_handler+0x5c4>)
 80032a8:	00cb      	lsls	r3, r1, #3
 80032aa:	18d3      	adds	r3, r2, r3
 80032ac:	6939      	ldr	r1, [r7, #16]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	6019      	str	r1, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
						}
						cont_byte_pos++;
 80032b4:	4b42      	ldr	r3, [pc, #264]	; (80033c0 <data_handler+0x5bc>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	3301      	adds	r3, #1
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	4b40      	ldr	r3, [pc, #256]	; (80033c0 <data_handler+0x5bc>)
 80032be:	701a      	strb	r2, [r3, #0]
						cont_byte_pos %= 8;
 80032c0:	4b3f      	ldr	r3, [pc, #252]	; (80033c0 <data_handler+0x5bc>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2207      	movs	r2, #7
 80032c6:	4013      	ands	r3, r2
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	4b3d      	ldr	r3, [pc, #244]	; (80033c0 <data_handler+0x5bc>)
 80032cc:	701a      	strb	r2, [r3, #0]
					for(int i=2 ; i<num_bytes-4 ; i++){
 80032ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032d0:	3301      	adds	r3, #1
 80032d2:	647b      	str	r3, [r7, #68]	; 0x44
 80032d4:	233b      	movs	r3, #59	; 0x3b
 80032d6:	18fb      	adds	r3, r7, r3
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	3b04      	subs	r3, #4
 80032dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032de:	429a      	cmp	r2, r3
 80032e0:	da00      	bge.n	80032e4 <data_handler+0x4e0>
 80032e2:	e77c      	b.n	80031de <data_handler+0x3da>
 80032e4:	e016      	b.n	8003314 <data_handler+0x510>
					}

				}else{
					printf("Wrong pck_num %d, %d \n\r", pck_num, count_pck);
 80032e6:	230a      	movs	r3, #10
 80032e8:	2238      	movs	r2, #56	; 0x38
 80032ea:	189b      	adds	r3, r3, r2
 80032ec:	19db      	adds	r3, r3, r7
 80032ee:	8819      	ldrh	r1, [r3, #0]
 80032f0:	4b32      	ldr	r3, [pc, #200]	; (80033bc <data_handler+0x5b8>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	001a      	movs	r2, r3
 80032f6:	4b35      	ldr	r3, [pc, #212]	; (80033cc <data_handler+0x5c8>)
 80032f8:	0018      	movs	r0, r3
 80032fa:	f006 fb9d 	bl	8009a38 <iprintf>
					next_ack = false;
 80032fe:	4b34      	ldr	r3, [pc, #208]	; (80033d0 <data_handler+0x5cc>)
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]
 8003304:	e006      	b.n	8003314 <data_handler+0x510>
				}

			}else{
				printf("Ricevuto pckt sbagliato \n\r");
 8003306:	4b33      	ldr	r3, [pc, #204]	; (80033d4 <data_handler+0x5d0>)
 8003308:	0018      	movs	r0, r3
 800330a:	f006 fb95 	bl	8009a38 <iprintf>
				next_ack = false;
 800330e:	4b30      	ldr	r3, [pc, #192]	; (80033d0 <data_handler+0x5cc>)
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
			}
			count_pck++;
 8003314:	4b29      	ldr	r3, [pc, #164]	; (80033bc <data_handler+0x5b8>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	4b27      	ldr	r3, [pc, #156]	; (80033bc <data_handler+0x5b8>)
 800331e:	801a      	strh	r2, [r3, #0]

			if(count_pck%SECURE_NUM_CUMULATIVE_ACK == 0 || count_pck == total_pck){
 8003320:	4b26      	ldr	r3, [pc, #152]	; (80033bc <data_handler+0x5b8>)
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	220f      	movs	r2, #15
 8003326:	4013      	ands	r3, r2
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <data_handler+0x536>
 800332e:	4b23      	ldr	r3, [pc, #140]	; (80033bc <data_handler+0x5b8>)
 8003330:	881a      	ldrh	r2, [r3, #0]
 8003332:	4b29      	ldr	r3, [pc, #164]	; (80033d8 <data_handler+0x5d4>)
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	429a      	cmp	r2, r3
 8003338:	d135      	bne.n	80033a6 <data_handler+0x5a2>

				send_ack(next_ack, WRITE_SECURE_FLASH_PACKET_RESPONSE);
 800333a:	4b25      	ldr	r3, [pc, #148]	; (80033d0 <data_handler+0x5cc>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2105      	movs	r1, #5
 8003340:	0018      	movs	r0, r3
 8003342:	f000 f8df 	bl	8003504 <send_ack>

				if(next_ack == false){
 8003346:	4b22      	ldr	r3, [pc, #136]	; (80033d0 <data_handler+0x5cc>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d106      	bne.n	800335c <data_handler+0x558>
					count_pck -= SECURE_NUM_CUMULATIVE_ACK;    // set back the counter packet
 800334e:	4b1b      	ldr	r3, [pc, #108]	; (80033bc <data_handler+0x5b8>)
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	3b10      	subs	r3, #16
 8003354:	b29a      	uxth	r2, r3
 8003356:	4b19      	ldr	r3, [pc, #100]	; (80033bc <data_handler+0x5b8>)
 8003358:	801a      	strh	r2, [r3, #0]
 800335a:	e008      	b.n	800336e <data_handler+0x56a>
				}else{

					Write_FW_to_flash(data_to_flash, consd+1); // you can save properly since no error found in pckts
 800335c:	4b19      	ldr	r3, [pc, #100]	; (80033c4 <data_handler+0x5c0>)
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	3301      	adds	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	4b18      	ldr	r3, [pc, #96]	; (80033c8 <data_handler+0x5c4>)
 8003366:	0011      	movs	r1, r2
 8003368:	0018      	movs	r0, r3
 800336a:	f7ff fb47 	bl	80029fc <Write_FW_to_flash>
				}

				if(count_pck == total_pck){
 800336e:	4b13      	ldr	r3, [pc, #76]	; (80033bc <data_handler+0x5b8>)
 8003370:	881a      	ldrh	r2, [r3, #0]
 8003372:	4b19      	ldr	r3, [pc, #100]	; (80033d8 <data_handler+0x5d4>)
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d106      	bne.n	8003388 <data_handler+0x584>
					printf("SECURE FW Received!\n\r");
 800337a:	4b18      	ldr	r3, [pc, #96]	; (80033dc <data_handler+0x5d8>)
 800337c:	0018      	movs	r0, r3
 800337e:	f006 fb5b 	bl	8009a38 <iprintf>
					connection_status = CLOSING_CONNECTION;
 8003382:	4b17      	ldr	r3, [pc, #92]	; (80033e0 <data_handler+0x5dc>)
 8003384:	2204      	movs	r2, #4
 8003386:	701a      	strb	r2, [r3, #0]
				}

				consd = -1;
 8003388:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <data_handler+0x5c0>)
 800338a:	2201      	movs	r2, #1
 800338c:	4252      	negs	r2, r2
 800338e:	801a      	strh	r2, [r3, #0]
				next_ack = true;
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <data_handler+0x5cc>)
 8003392:	2201      	movs	r2, #1
 8003394:	701a      	strb	r2, [r3, #0]

			}

			break;
 8003396:	e006      	b.n	80033a6 <data_handler+0x5a2>

		default:
			printf("Connection status handle not found\n\r");
 8003398:	4b12      	ldr	r3, [pc, #72]	; (80033e4 <data_handler+0x5e0>)
 800339a:	0018      	movs	r0, r3
 800339c:	f006 fb4c 	bl	8009a38 <iprintf>

			break;
 80033a0:	e002      	b.n	80033a8 <data_handler+0x5a4>
			break;
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	e000      	b.n	80033a8 <data_handler+0x5a4>
			break;
 80033a6:	46c0      	nop			; (mov r8, r8)
	}
	fflush(stdout);
 80033a8:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <data_handler+0x5e4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	0018      	movs	r0, r3
 80033b0:	f006 f910 	bl	80095d4 <fflush>

}
 80033b4:	46c0      	nop			; (mov r8, r8)
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b015      	add	sp, #84	; 0x54
 80033ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033bc:	200003a4 	.word	0x200003a4
 80033c0:	200003a0 	.word	0x200003a0
 80033c4:	2000000c 	.word	0x2000000c
 80033c8:	200002a0 	.word	0x200002a0
 80033cc:	0800a790 	.word	0x0800a790
 80033d0:	2000000e 	.word	0x2000000e
 80033d4:	0800a7a8 	.word	0x0800a7a8
 80033d8:	200003a2 	.word	0x200003a2
 80033dc:	0800a7d8 	.word	0x0800a7d8
 80033e0:	20000298 	.word	0x20000298
 80033e4:	0800a7f0 	.word	0x0800a7f0
 80033e8:	2000005c 	.word	0x2000005c

080033ec <verify_data_type>:

bool verify_data_type(uint8_t *data_buffer, uint8_t num_bytes, PckType expected_pck){
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	0008      	movs	r0, r1
 80033f6:	0011      	movs	r1, r2
 80033f8:	1cfb      	adds	r3, r7, #3
 80033fa:	1c02      	adds	r2, r0, #0
 80033fc:	701a      	strb	r2, [r3, #0]
 80033fe:	1cbb      	adds	r3, r7, #2
 8003400:	1c0a      	adds	r2, r1, #0
 8003402:	701a      	strb	r2, [r3, #0]
	uint8_t rcv_crc = data_buffer[num_bytes-1];;
 8003404:	1cfb      	adds	r3, r7, #3
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	3b01      	subs	r3, #1
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	18d2      	adds	r2, r2, r3
 800340e:	230e      	movs	r3, #14
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	7812      	ldrb	r2, [r2, #0]
 8003414:	701a      	strb	r2, [r3, #0]

	uint8_t checksum = 0;
 8003416:	230f      	movs	r3, #15
 8003418:	18fb      	adds	r3, r7, r3
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]

	switch(expected_pck){
 800341e:	1cbb      	adds	r3, r7, #2
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d04c      	beq.n	80034c0 <verify_data_type+0xd4>
 8003426:	dc55      	bgt.n	80034d4 <verify_data_type+0xe8>
 8003428:	2b02      	cmp	r3, #2
 800342a:	d035      	beq.n	8003498 <verify_data_type+0xac>
 800342c:	dc52      	bgt.n	80034d4 <verify_data_type+0xe8>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d002      	beq.n	8003438 <verify_data_type+0x4c>
 8003432:	2b01      	cmp	r3, #1
 8003434:	d018      	beq.n	8003468 <verify_data_type+0x7c>
 8003436:	e04d      	b.n	80034d4 <verify_data_type+0xe8>
		case START_FLASH_MODE:
			/* check cmd and lenght of the msg */
			if(data_buffer[0] != START_FLASH_MODE_CMD || num_bytes != START_FLASH_MODE_LEN)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2bbb      	cmp	r3, #187	; 0xbb
 800343e:	d103      	bne.n	8003448 <verify_data_type+0x5c>
 8003440:	1cfb      	adds	r3, r7, #3
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b04      	cmp	r3, #4
 8003446:	d001      	beq.n	800344c <verify_data_type+0x60>
				return false;
 8003448:	2300      	movs	r3, #0
 800344a:	e054      	b.n	80034f6 <verify_data_type+0x10a>

			checksum = sum_payload(data_buffer, 1, num_bytes-2); // -2 because sum_payload include end index
 800344c:	1cfb      	adds	r3, r7, #3
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	3b02      	subs	r3, #2
 8003452:	b2da      	uxtb	r2, r3
 8003454:	230f      	movs	r3, #15
 8003456:	18fc      	adds	r4, r7, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2101      	movs	r1, #1
 800345c:	0018      	movs	r0, r3
 800345e:	f000 f933 	bl	80036c8 <sum_payload>
 8003462:	0003      	movs	r3, r0
 8003464:	7023      	strb	r3, [r4, #0]

			break;
 8003466:	e03b      	b.n	80034e0 <verify_data_type+0xf4>

		case START_SECURE_FLASH_MODE:
			/* check cmd and lenght of the msg */
			if(data_buffer[0] != START_SECURE_FLASH_MODE_CMD || num_bytes != START_SECURE_FLASH_MODE_LEN)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2bbc      	cmp	r3, #188	; 0xbc
 800346e:	d103      	bne.n	8003478 <verify_data_type+0x8c>
 8003470:	1cfb      	adds	r3, r7, #3
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d001      	beq.n	800347c <verify_data_type+0x90>
				return false;
 8003478:	2300      	movs	r3, #0
 800347a:	e03c      	b.n	80034f6 <verify_data_type+0x10a>

			checksum = sum_payload(data_buffer, 1, num_bytes-2); // -2 because sum_payload include end index
 800347c:	1cfb      	adds	r3, r7, #3
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	3b02      	subs	r3, #2
 8003482:	b2da      	uxtb	r2, r3
 8003484:	230f      	movs	r3, #15
 8003486:	18fc      	adds	r4, r7, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2101      	movs	r1, #1
 800348c:	0018      	movs	r0, r3
 800348e:	f000 f91b 	bl	80036c8 <sum_payload>
 8003492:	0003      	movs	r3, r0
 8003494:	7023      	strb	r3, [r4, #0]

			break;
 8003496:	e023      	b.n	80034e0 <verify_data_type+0xf4>

		case WRITE_FLASH_PACKET:
			// add controls
			if(data_buffer[0] != WRITE_FLASH_PACKET_CMD)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2bbb      	cmp	r3, #187	; 0xbb
 800349e:	d001      	beq.n	80034a4 <verify_data_type+0xb8>
				return false;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e028      	b.n	80034f6 <verify_data_type+0x10a>

			checksum = sum_payload(data_buffer, 3, num_bytes-2);
 80034a4:	1cfb      	adds	r3, r7, #3
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	3b02      	subs	r3, #2
 80034aa:	b2da      	uxtb	r2, r3
 80034ac:	230f      	movs	r3, #15
 80034ae:	18fc      	adds	r4, r7, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2103      	movs	r1, #3
 80034b4:	0018      	movs	r0, r3
 80034b6:	f000 f907 	bl	80036c8 <sum_payload>
 80034ba:	0003      	movs	r3, r0
 80034bc:	7023      	strb	r3, [r4, #0]

			break;
 80034be:	e00f      	b.n	80034e0 <verify_data_type+0xf4>

		case WRITE_SECURE_FLASH_PACKET:
			if((data_buffer[0] >> 4) != WRITE_SECURE_FLASH_PACKET_CMD)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	091b      	lsrs	r3, r3, #4
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b0c      	cmp	r3, #12
 80034ca:	d001      	beq.n	80034d0 <verify_data_type+0xe4>
				return false;
 80034cc:	2300      	movs	r3, #0
 80034ce:	e012      	b.n	80034f6 <verify_data_type+0x10a>

			return true;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e010      	b.n	80034f6 <verify_data_type+0x10a>
			break;

		default:
			printf("Can't verify this data\n\r");
 80034d4:	4b0a      	ldr	r3, [pc, #40]	; (8003500 <verify_data_type+0x114>)
 80034d6:	0018      	movs	r0, r3
 80034d8:	f006 faae 	bl	8009a38 <iprintf>

			return false;
 80034dc:	2300      	movs	r3, #0
 80034de:	e00a      	b.n	80034f6 <verify_data_type+0x10a>
	}

	//printf("ck rcv: %d, clc: %d", rcv_crc, checksum);

	if(checksum == rcv_crc){
 80034e0:	230f      	movs	r3, #15
 80034e2:	18fa      	adds	r2, r7, r3
 80034e4:	230e      	movs	r3, #14
 80034e6:	18fb      	adds	r3, r7, r3
 80034e8:	7812      	ldrb	r2, [r2, #0]
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d101      	bne.n	80034f4 <verify_data_type+0x108>
		return true;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e000      	b.n	80034f6 <verify_data_type+0x10a>
	}else{
		return false;
 80034f4:	2300      	movs	r3, #0
	}
}
 80034f6:	0018      	movs	r0, r3
 80034f8:	46bd      	mov	sp, r7
 80034fa:	b005      	add	sp, #20
 80034fc:	bd90      	pop	{r4, r7, pc}
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	0800a818 	.word	0x0800a818

08003504 <send_ack>:

uint8_t rand_IV[3] = {0, 0, 0};

void send_ack(bool ack, PckType reply_type){
 8003504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003506:	b091      	sub	sp, #68	; 0x44
 8003508:	af02      	add	r7, sp, #8
 800350a:	0002      	movs	r2, r0
 800350c:	1dfb      	adds	r3, r7, #7
 800350e:	701a      	strb	r2, [r3, #0]
 8003510:	1dbb      	adds	r3, r7, #6
 8003512:	1c0a      	adds	r2, r1, #0
 8003514:	701a      	strb	r2, [r3, #0]
	uint8_t ack_msg;

	if(ack == true){
 8003516:	1dfb      	adds	r3, r7, #7
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d104      	bne.n	8003528 <send_ack+0x24>
		ack_msg = 0x00;
 800351e:	2332      	movs	r3, #50	; 0x32
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	e003      	b.n	8003530 <send_ack+0x2c>
	}else{
		ack_msg = 0x01;
 8003528:	2332      	movs	r3, #50	; 0x32
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
	}

	uint8_t msg_len = 0;
 8003530:	2333      	movs	r3, #51	; 0x33
 8003532:	18fb      	adds	r3, r7, r3
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]
	switch(reply_type){
 8003538:	1dbb      	adds	r3, r7, #6
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b04      	cmp	r3, #4
 800353e:	d002      	beq.n	8003546 <send_ack+0x42>
 8003540:	2b05      	cmp	r3, #5
 8003542:	d02d      	beq.n	80035a0 <send_ack+0x9c>
 8003544:	e0ae      	b.n	80036a4 <send_ack+0x1a0>
		case WRITE_FLASH_PACKET_RESPONSE:
			msg_len = WRITE_FLASH_PACKET_RESPONSE_LEN;
 8003546:	2533      	movs	r5, #51	; 0x33
 8003548:	197b      	adds	r3, r7, r5
 800354a:	2205      	movs	r2, #5
 800354c:	701a      	strb	r2, [r3, #0]
			uint8_t msg[WRITE_FLASH_PACKET_RESPONSE_LEN];

			msg[0] = ack_msg;
 800354e:	2332      	movs	r3, #50	; 0x32
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	212c      	movs	r1, #44	; 0x2c
 8003556:	187b      	adds	r3, r7, r1
 8003558:	701a      	strb	r2, [r3, #0]
			msg[1] = 0x00; // CMD ?!
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2200      	movs	r2, #0
 800355e:	705a      	strb	r2, [r3, #1]
			msg[2] = (count_pck >> 8) & 0xff;
 8003560:	4b54      	ldr	r3, [pc, #336]	; (80036b4 <send_ack+0x1b0>)
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	0a1b      	lsrs	r3, r3, #8
 8003566:	b29b      	uxth	r3, r3
 8003568:	b2da      	uxtb	r2, r3
 800356a:	187b      	adds	r3, r7, r1
 800356c:	709a      	strb	r2, [r3, #2]
			msg[3] = (count_pck & 0xff);
 800356e:	4b51      	ldr	r3, [pc, #324]	; (80036b4 <send_ack+0x1b0>)
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	187b      	adds	r3, r7, r1
 8003576:	70da      	strb	r2, [r3, #3]
			msg[4] = sum_payload(msg, 2, 3);
 8003578:	000c      	movs	r4, r1
 800357a:	187b      	adds	r3, r7, r1
 800357c:	2203      	movs	r2, #3
 800357e:	2102      	movs	r1, #2
 8003580:	0018      	movs	r0, r3
 8003582:	f000 f8a1 	bl	80036c8 <sum_payload>
 8003586:	0003      	movs	r3, r0
 8003588:	001a      	movs	r2, r3
 800358a:	0021      	movs	r1, r4
 800358c:	187b      	adds	r3, r7, r1
 800358e:	711a      	strb	r2, [r3, #4]

			//printf("%02x", msg);

			Update_TX_Char(msg, msg_len);
 8003590:	197b      	adds	r3, r7, r5
 8003592:	781a      	ldrb	r2, [r3, #0]
 8003594:	187b      	adds	r3, r7, r1
 8003596:	0011      	movs	r1, r2
 8003598:	0018      	movs	r0, r3
 800359a:	f000 fbab 	bl	8003cf4 <Update_TX_Char>
			break;
 800359e:	e085      	b.n	80036ac <send_ack+0x1a8>

		case WRITE_SECURE_FLASH_PACKET_RESPONSE:
			msg_len = WRITE_SECURE_FLASH_PACKET_RESPONSE_LEN;
 80035a0:	2333      	movs	r3, #51	; 0x33
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	220a      	movs	r2, #10
 80035a6:	701a      	strb	r2, [r3, #0]
			uint8_t msg_crypted[WRITE_SECURE_FLASH_PACKET_RESPONSE_LEN];

			uint8_t plaintext[5] = { (uint8_t) ((count_pck >> 8) & 0xff), (uint8_t) (count_pck & 0xff)};
 80035a8:	2418      	movs	r4, #24
 80035aa:	193b      	adds	r3, r7, r4
 80035ac:	0018      	movs	r0, r3
 80035ae:	2305      	movs	r3, #5
 80035b0:	001a      	movs	r2, r3
 80035b2:	2100      	movs	r1, #0
 80035b4:	f006 f956 	bl	8009864 <memset>
 80035b8:	4b3e      	ldr	r3, [pc, #248]	; (80036b4 <send_ack+0x1b0>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	b29b      	uxth	r3, r3
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	193b      	adds	r3, r7, r4
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	4b3b      	ldr	r3, [pc, #236]	; (80036b4 <send_ack+0x1b0>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	193b      	adds	r3, r7, r4
 80035ce:	705a      	strb	r2, [r3, #1]

			for(int i=2 ; i<5 ; i++){
 80035d0:	2302      	movs	r3, #2
 80035d2:	637b      	str	r3, [r7, #52]	; 0x34
 80035d4:	e01e      	b.n	8003614 <send_ack+0x110>
				rand_IV[i-2] = get_rand_byte();
 80035d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d8:	1e9c      	subs	r4, r3, #2
 80035da:	f000 fab5 	bl	8003b48 <get_rand_byte>
 80035de:	0003      	movs	r3, r0
 80035e0:	001a      	movs	r2, r3
 80035e2:	4b35      	ldr	r3, [pc, #212]	; (80036b8 <send_ack+0x1b4>)
 80035e4:	551a      	strb	r2, [r3, r4]
				plaintext[i] = rand_IV[i-2];
 80035e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035e8:	3b02      	subs	r3, #2
 80035ea:	4a33      	ldr	r2, [pc, #204]	; (80036b8 <send_ack+0x1b4>)
 80035ec:	5cd1      	ldrb	r1, [r2, r3]
 80035ee:	2318      	movs	r3, #24
 80035f0:	18fa      	adds	r2, r7, r3
 80035f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f4:	18d3      	adds	r3, r2, r3
 80035f6:	1c0a      	adds	r2, r1, #0
 80035f8:	701a      	strb	r2, [r3, #0]
				printf("%d ", rand_IV[i-2]);
 80035fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035fc:	3b02      	subs	r3, #2
 80035fe:	4a2e      	ldr	r2, [pc, #184]	; (80036b8 <send_ack+0x1b4>)
 8003600:	5cd3      	ldrb	r3, [r2, r3]
 8003602:	001a      	movs	r2, r3
 8003604:	4b2d      	ldr	r3, [pc, #180]	; (80036bc <send_ack+0x1b8>)
 8003606:	0011      	movs	r1, r2
 8003608:	0018      	movs	r0, r3
 800360a:	f006 fa15 	bl	8009a38 <iprintf>
			for(int i=2 ; i<5 ; i++){
 800360e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003610:	3301      	adds	r3, #1
 8003612:	637b      	str	r3, [r7, #52]	; 0x34
 8003614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003616:	2b04      	cmp	r3, #4
 8003618:	dddd      	ble.n	80035d6 <send_ack+0xd2>
			}
			printf("\n\r");
 800361a:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <send_ack+0x1bc>)
 800361c:	0018      	movs	r0, r3
 800361e:	f006 fa0b 	bl	8009a38 <iprintf>

			uint8_t ciphertext[5];
			uint8_t tag[AES_TAG_LEN];

			encrypt_data(plaintext, sizeof(plaintext), &ack_msg, 1 , ciphertext, tag);
 8003622:	2632      	movs	r6, #50	; 0x32
 8003624:	19ba      	adds	r2, r7, r6
 8003626:	2318      	movs	r3, #24
 8003628:	18f8      	adds	r0, r7, r3
 800362a:	250c      	movs	r5, #12
 800362c:	197b      	adds	r3, r7, r5
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	2410      	movs	r4, #16
 8003632:	193b      	adds	r3, r7, r4
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2301      	movs	r3, #1
 8003638:	2105      	movs	r1, #5
 800363a:	f000 f9a1 	bl	8003980 <encrypt_data>

			msg_crypted[0] = ack_msg;
 800363e:	19bb      	adds	r3, r7, r6
 8003640:	781a      	ldrb	r2, [r3, #0]
 8003642:	2120      	movs	r1, #32
 8003644:	187b      	adds	r3, r7, r1
 8003646:	701a      	strb	r2, [r3, #0]
			msg_crypted[1] = ciphertext[0];
 8003648:	0020      	movs	r0, r4
 800364a:	183b      	adds	r3, r7, r0
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	187b      	adds	r3, r7, r1
 8003650:	705a      	strb	r2, [r3, #1]
			msg_crypted[2] = ciphertext[1];
 8003652:	183b      	adds	r3, r7, r0
 8003654:	785a      	ldrb	r2, [r3, #1]
 8003656:	187b      	adds	r3, r7, r1
 8003658:	709a      	strb	r2, [r3, #2]
			msg_crypted[3] = ciphertext[2];
 800365a:	183b      	adds	r3, r7, r0
 800365c:	789a      	ldrb	r2, [r3, #2]
 800365e:	187b      	adds	r3, r7, r1
 8003660:	70da      	strb	r2, [r3, #3]
			msg_crypted[4] = ciphertext[3];
 8003662:	183b      	adds	r3, r7, r0
 8003664:	78da      	ldrb	r2, [r3, #3]
 8003666:	187b      	adds	r3, r7, r1
 8003668:	711a      	strb	r2, [r3, #4]
			msg_crypted[5] = ciphertext[4];
 800366a:	183b      	adds	r3, r7, r0
 800366c:	791a      	ldrb	r2, [r3, #4]
 800366e:	187b      	adds	r3, r7, r1
 8003670:	715a      	strb	r2, [r3, #5]
			msg_crypted[6] = tag[0];
 8003672:	197b      	adds	r3, r7, r5
 8003674:	781a      	ldrb	r2, [r3, #0]
 8003676:	187b      	adds	r3, r7, r1
 8003678:	719a      	strb	r2, [r3, #6]
			msg_crypted[7] = tag[1];
 800367a:	197b      	adds	r3, r7, r5
 800367c:	785a      	ldrb	r2, [r3, #1]
 800367e:	187b      	adds	r3, r7, r1
 8003680:	71da      	strb	r2, [r3, #7]
			msg_crypted[8] = tag[2];
 8003682:	197b      	adds	r3, r7, r5
 8003684:	789a      	ldrb	r2, [r3, #2]
 8003686:	187b      	adds	r3, r7, r1
 8003688:	721a      	strb	r2, [r3, #8]
			msg_crypted[9] = tag[3];
 800368a:	197b      	adds	r3, r7, r5
 800368c:	78da      	ldrb	r2, [r3, #3]
 800368e:	187b      	adds	r3, r7, r1
 8003690:	725a      	strb	r2, [r3, #9]

			// printf("%02x", msg);

			Update_TX_Char(msg_crypted, msg_len);
 8003692:	2333      	movs	r3, #51	; 0x33
 8003694:	18fb      	adds	r3, r7, r3
 8003696:	781a      	ldrb	r2, [r3, #0]
 8003698:	187b      	adds	r3, r7, r1
 800369a:	0011      	movs	r1, r2
 800369c:	0018      	movs	r0, r3
 800369e:	f000 fb29 	bl	8003cf4 <Update_TX_Char>
			break;
 80036a2:	e003      	b.n	80036ac <send_ack+0x1a8>

		default:
			printf("Can't handle the reply_type\n\r");
 80036a4:	4b07      	ldr	r3, [pc, #28]	; (80036c4 <send_ack+0x1c0>)
 80036a6:	0018      	movs	r0, r3
 80036a8:	f006 f9c6 	bl	8009a38 <iprintf>
			return;
			break;
	}

}
 80036ac:	46bd      	mov	sp, r7
 80036ae:	b00f      	add	sp, #60	; 0x3c
 80036b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036b2:	46c0      	nop			; (mov r8, r8)
 80036b4:	200003a4 	.word	0x200003a4
 80036b8:	200003a8 	.word	0x200003a8
 80036bc:	0800a834 	.word	0x0800a834
 80036c0:	0800a728 	.word	0x0800a728
 80036c4:	0800a838 	.word	0x0800a838

080036c8 <sum_payload>:


uint8_t sum_payload(uint8_t *payload, uint8_t start, uint8_t end){
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	0008      	movs	r0, r1
 80036d2:	0011      	movs	r1, r2
 80036d4:	1cfb      	adds	r3, r7, #3
 80036d6:	1c02      	adds	r2, r0, #0
 80036d8:	701a      	strb	r2, [r3, #0]
 80036da:	1cbb      	adds	r3, r7, #2
 80036dc:	1c0a      	adds	r2, r1, #0
 80036de:	701a      	strb	r2, [r3, #0]
	uint8_t sum = 0;
 80036e0:	230f      	movs	r3, #15
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]

	for(int i=start; i<=end ;i++){
 80036e8:	1cfb      	adds	r3, r7, #3
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	60bb      	str	r3, [r7, #8]
 80036ee:	e00c      	b.n	800370a <sum_payload+0x42>
		sum += payload[i];
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	18d3      	adds	r3, r2, r3
 80036f6:	7819      	ldrb	r1, [r3, #0]
 80036f8:	220f      	movs	r2, #15
 80036fa:	18bb      	adds	r3, r7, r2
 80036fc:	18ba      	adds	r2, r7, r2
 80036fe:	7812      	ldrb	r2, [r2, #0]
 8003700:	188a      	adds	r2, r1, r2
 8003702:	701a      	strb	r2, [r3, #0]
	for(int i=start; i<=end ;i++){
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	3301      	adds	r3, #1
 8003708:	60bb      	str	r3, [r7, #8]
 800370a:	1cbb      	adds	r3, r7, #2
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	429a      	cmp	r2, r3
 8003712:	dded      	ble.n	80036f0 <sum_payload+0x28>
	}
	sum = sum & 0xff;
 8003714:	210f      	movs	r1, #15
 8003716:	187b      	adds	r3, r7, r1
 8003718:	187a      	adds	r2, r7, r1
 800371a:	7812      	ldrb	r2, [r2, #0]
 800371c:	701a      	strb	r2, [r3, #0]

	return sum;
 800371e:	187b      	adds	r3, r7, r1
 8003720:	781b      	ldrb	r3, [r3, #0]
}
 8003722:	0018      	movs	r0, r3
 8003724:	46bd      	mov	sp, r7
 8003726:	b004      	add	sp, #16
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <init_crypto>:

void init_crypto(){
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0

	if (cmox_initialize(NULL) != CMOX_INIT_SUCCESS)
 8003730:	2000      	movs	r0, #0
 8003732:	f7fd fa33 	bl	8000b9c <cmox_initialize>
 8003736:	1e03      	subs	r3, r0, #0
 8003738:	d003      	beq.n	8003742 <init_crypto+0x16>
	{
		printf("CRYPTO ERROR\r\n");
 800373a:	4b03      	ldr	r3, [pc, #12]	; (8003748 <init_crypto+0x1c>)
 800373c:	0018      	movs	r0, r3
 800373e:	f006 fa07 	bl	8009b50 <puts>
	}
}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	0800a858 	.word	0x0800a858

0800374c <decrypt_data>:

/* should receive payload  and tag */
void decrypt_data(uint8_t *ciphertext, uint8_t num_bytes, uint8_t *add_data, uint8_t add_data_len){
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	46c6      	mov	lr, r8
 8003750:	b500      	push	{lr}
 8003752:	b096      	sub	sp, #88	; 0x58
 8003754:	af08      	add	r7, sp, #32
 8003756:	6278      	str	r0, [r7, #36]	; 0x24
 8003758:	0008      	movs	r0, r1
 800375a:	61fa      	str	r2, [r7, #28]
 800375c:	0019      	movs	r1, r3
 800375e:	230b      	movs	r3, #11
 8003760:	001e      	movs	r6, r3
 8003762:	2218      	movs	r2, #24
 8003764:	189b      	adds	r3, r3, r2
 8003766:	19db      	adds	r3, r3, r7
 8003768:	1c02      	adds	r2, r0, #0
 800376a:	701a      	strb	r2, [r3, #0]
 800376c:	220a      	movs	r2, #10
 800376e:	2018      	movs	r0, #24
 8003770:	1813      	adds	r3, r2, r0
 8003772:	19db      	adds	r3, r3, r7
 8003774:	1c0a      	adds	r2, r1, #0
 8003776:	701a      	strb	r2, [r3, #0]
 8003778:	466b      	mov	r3, sp
 800377a:	4698      	mov	r8, r3
	cmox_cipher_retval_t retval;
	uint8_t Computed_Plaintext[num_bytes];
 800377c:	0033      	movs	r3, r6
 800377e:	181b      	adds	r3, r3, r0
 8003780:	19db      	adds	r3, r3, r7
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	001a      	movs	r2, r3
 8003786:	3a01      	subs	r2, #1
 8003788:	637a      	str	r2, [r7, #52]	; 0x34
 800378a:	60bb      	str	r3, [r7, #8]
 800378c:	2200      	movs	r2, #0
 800378e:	60fa      	str	r2, [r7, #12]
 8003790:	68b8      	ldr	r0, [r7, #8]
 8003792:	68f9      	ldr	r1, [r7, #12]
 8003794:	0002      	movs	r2, r0
 8003796:	0f52      	lsrs	r2, r2, #29
 8003798:	000e      	movs	r6, r1
 800379a:	00f6      	lsls	r6, r6, #3
 800379c:	617e      	str	r6, [r7, #20]
 800379e:	697e      	ldr	r6, [r7, #20]
 80037a0:	4316      	orrs	r6, r2
 80037a2:	617e      	str	r6, [r7, #20]
 80037a4:	0002      	movs	r2, r0
 80037a6:	00d2      	lsls	r2, r2, #3
 80037a8:	613a      	str	r2, [r7, #16]
 80037aa:	603b      	str	r3, [r7, #0]
 80037ac:	2200      	movs	r2, #0
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	6838      	ldr	r0, [r7, #0]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	0002      	movs	r2, r0
 80037b6:	0f52      	lsrs	r2, r2, #29
 80037b8:	000e      	movs	r6, r1
 80037ba:	00f5      	lsls	r5, r6, #3
 80037bc:	4315      	orrs	r5, r2
 80037be:	0002      	movs	r2, r0
 80037c0:	00d4      	lsls	r4, r2, #3
 80037c2:	3307      	adds	r3, #7
 80037c4:	08db      	lsrs	r3, r3, #3
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	466a      	mov	r2, sp
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	469d      	mov	sp, r3
 80037ce:	ab08      	add	r3, sp, #32
 80037d0:	3300      	adds	r3, #0
 80037d2:	633b      	str	r3, [r7, #48]	; 0x30
	size_t computed_size;

	// calc new IV could use also SHA
	IV[(rand_IV[0] >> 4)%IV_LEN] = (IV[(rand_IV[0] >> 4)%IV_LEN] + (rand_IV[0] & 0x0f)) % 256;
 80037d4:	4b61      	ldr	r3, [pc, #388]	; (800395c <decrypt_data+0x210>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	210c      	movs	r1, #12
 80037de:	0018      	movs	r0, r3
 80037e0:	f7fe fbdc 	bl	8001f9c <__aeabi_uidivmod>
 80037e4:	000b      	movs	r3, r1
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	001a      	movs	r2, r3
 80037ea:	4b5d      	ldr	r3, [pc, #372]	; (8003960 <decrypt_data+0x214>)
 80037ec:	5c9b      	ldrb	r3, [r3, r2]
 80037ee:	001a      	movs	r2, r3
 80037f0:	4b5a      	ldr	r3, [pc, #360]	; (800395c <decrypt_data+0x210>)
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	0019      	movs	r1, r3
 80037f6:	230f      	movs	r3, #15
 80037f8:	400b      	ands	r3, r1
 80037fa:	18d3      	adds	r3, r2, r3
 80037fc:	4a59      	ldr	r2, [pc, #356]	; (8003964 <decrypt_data+0x218>)
 80037fe:	4013      	ands	r3, r2
 8003800:	d503      	bpl.n	800380a <decrypt_data+0xbe>
 8003802:	3b01      	subs	r3, #1
 8003804:	4a58      	ldr	r2, [pc, #352]	; (8003968 <decrypt_data+0x21c>)
 8003806:	4313      	orrs	r3, r2
 8003808:	3301      	adds	r3, #1
 800380a:	001c      	movs	r4, r3
 800380c:	4b53      	ldr	r3, [pc, #332]	; (800395c <decrypt_data+0x210>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	b2db      	uxtb	r3, r3
 8003814:	210c      	movs	r1, #12
 8003816:	0018      	movs	r0, r3
 8003818:	f7fe fbc0 	bl	8001f9c <__aeabi_uidivmod>
 800381c:	000b      	movs	r3, r1
 800381e:	b2db      	uxtb	r3, r3
 8003820:	001a      	movs	r2, r3
 8003822:	b2e1      	uxtb	r1, r4
 8003824:	4b4e      	ldr	r3, [pc, #312]	; (8003960 <decrypt_data+0x214>)
 8003826:	5499      	strb	r1, [r3, r2]
	IV[(rand_IV[1] >> 4)%IV_LEN] = (IV[(rand_IV[1] >> 4)%IV_LEN] + (rand_IV[1] & 0x0f)) % 256;
 8003828:	4b4c      	ldr	r3, [pc, #304]	; (800395c <decrypt_data+0x210>)
 800382a:	785b      	ldrb	r3, [r3, #1]
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	b2db      	uxtb	r3, r3
 8003830:	210c      	movs	r1, #12
 8003832:	0018      	movs	r0, r3
 8003834:	f7fe fbb2 	bl	8001f9c <__aeabi_uidivmod>
 8003838:	000b      	movs	r3, r1
 800383a:	b2db      	uxtb	r3, r3
 800383c:	001a      	movs	r2, r3
 800383e:	4b48      	ldr	r3, [pc, #288]	; (8003960 <decrypt_data+0x214>)
 8003840:	5c9b      	ldrb	r3, [r3, r2]
 8003842:	001a      	movs	r2, r3
 8003844:	4b45      	ldr	r3, [pc, #276]	; (800395c <decrypt_data+0x210>)
 8003846:	785b      	ldrb	r3, [r3, #1]
 8003848:	0019      	movs	r1, r3
 800384a:	230f      	movs	r3, #15
 800384c:	400b      	ands	r3, r1
 800384e:	18d3      	adds	r3, r2, r3
 8003850:	4a44      	ldr	r2, [pc, #272]	; (8003964 <decrypt_data+0x218>)
 8003852:	4013      	ands	r3, r2
 8003854:	d503      	bpl.n	800385e <decrypt_data+0x112>
 8003856:	3b01      	subs	r3, #1
 8003858:	4a43      	ldr	r2, [pc, #268]	; (8003968 <decrypt_data+0x21c>)
 800385a:	4313      	orrs	r3, r2
 800385c:	3301      	adds	r3, #1
 800385e:	001c      	movs	r4, r3
 8003860:	4b3e      	ldr	r3, [pc, #248]	; (800395c <decrypt_data+0x210>)
 8003862:	785b      	ldrb	r3, [r3, #1]
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	b2db      	uxtb	r3, r3
 8003868:	210c      	movs	r1, #12
 800386a:	0018      	movs	r0, r3
 800386c:	f7fe fb96 	bl	8001f9c <__aeabi_uidivmod>
 8003870:	000b      	movs	r3, r1
 8003872:	b2db      	uxtb	r3, r3
 8003874:	001a      	movs	r2, r3
 8003876:	b2e1      	uxtb	r1, r4
 8003878:	4b39      	ldr	r3, [pc, #228]	; (8003960 <decrypt_data+0x214>)
 800387a:	5499      	strb	r1, [r3, r2]
	IV[(rand_IV[2] >> 4)%IV_LEN] = (IV[(rand_IV[2] >> 4)%IV_LEN] + (rand_IV[2] & 0x0f)) % 256;
 800387c:	4b37      	ldr	r3, [pc, #220]	; (800395c <decrypt_data+0x210>)
 800387e:	789b      	ldrb	r3, [r3, #2]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	b2db      	uxtb	r3, r3
 8003884:	210c      	movs	r1, #12
 8003886:	0018      	movs	r0, r3
 8003888:	f7fe fb88 	bl	8001f9c <__aeabi_uidivmod>
 800388c:	000b      	movs	r3, r1
 800388e:	b2db      	uxtb	r3, r3
 8003890:	001a      	movs	r2, r3
 8003892:	4b33      	ldr	r3, [pc, #204]	; (8003960 <decrypt_data+0x214>)
 8003894:	5c9b      	ldrb	r3, [r3, r2]
 8003896:	001a      	movs	r2, r3
 8003898:	4b30      	ldr	r3, [pc, #192]	; (800395c <decrypt_data+0x210>)
 800389a:	789b      	ldrb	r3, [r3, #2]
 800389c:	0019      	movs	r1, r3
 800389e:	230f      	movs	r3, #15
 80038a0:	400b      	ands	r3, r1
 80038a2:	18d3      	adds	r3, r2, r3
 80038a4:	4a2f      	ldr	r2, [pc, #188]	; (8003964 <decrypt_data+0x218>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	d503      	bpl.n	80038b2 <decrypt_data+0x166>
 80038aa:	3b01      	subs	r3, #1
 80038ac:	4a2e      	ldr	r2, [pc, #184]	; (8003968 <decrypt_data+0x21c>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	3301      	adds	r3, #1
 80038b2:	001c      	movs	r4, r3
 80038b4:	4b29      	ldr	r3, [pc, #164]	; (800395c <decrypt_data+0x210>)
 80038b6:	789b      	ldrb	r3, [r3, #2]
 80038b8:	091b      	lsrs	r3, r3, #4
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	210c      	movs	r1, #12
 80038be:	0018      	movs	r0, r3
 80038c0:	f7fe fb6c 	bl	8001f9c <__aeabi_uidivmod>
 80038c4:	000b      	movs	r3, r1
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	001a      	movs	r2, r3
 80038ca:	b2e1      	uxtb	r1, r4
 80038cc:	4b24      	ldr	r3, [pc, #144]	; (8003960 <decrypt_data+0x214>)
 80038ce:	5499      	strb	r1, [r3, r2]
	//printf("%d, %d, %d e val: %d\n\r",rand_IV[0] ,(rand_IV[0] >> 4)%IV_LEN, (rand_IV[0] & 0x0f) , IV[(rand_IV[0] >> 4)%IV_LEN]);
	//printf("%d, %d, %d e val: %d\n\r",rand_IV[1] ,(rand_IV[1] >> 4)%IV_LEN, (rand_IV[1] & 0x0f) , IV[(rand_IV[1] >> 4)%IV_LEN]);
	//printf("%d, %d, %d e val: %d\n\r",rand_IV[2] ,(rand_IV[2] >> 4)%IV_LEN, (rand_IV[2] & 0x0f) , IV[(rand_IV[2] >> 4)%IV_LEN]);


	retval = cmox_aead_decrypt(CMOX_AES_GCM_DEC_ALGO,                  /* Use AES GCM algorithm */
 80038d0:	4b26      	ldr	r3, [pc, #152]	; (800396c <decrypt_data+0x220>)
 80038d2:	6818      	ldr	r0, [r3, #0]
 80038d4:	230b      	movs	r3, #11
 80038d6:	2518      	movs	r5, #24
 80038d8:	195b      	adds	r3, r3, r5
 80038da:	19db      	adds	r3, r3, r7
 80038dc:	781c      	ldrb	r4, [r3, #0]
 80038de:	230a      	movs	r3, #10
 80038e0:	195b      	adds	r3, r3, r5
 80038e2:	19db      	adds	r3, r3, r7
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038e8:	2210      	movs	r2, #16
 80038ea:	1952      	adds	r2, r2, r5
 80038ec:	19d2      	adds	r2, r2, r7
 80038ee:	9207      	str	r2, [sp, #28]
 80038f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038f2:	9206      	str	r2, [sp, #24]
 80038f4:	9305      	str	r3, [sp, #20]
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	9304      	str	r3, [sp, #16]
 80038fa:	230c      	movs	r3, #12
 80038fc:	9303      	str	r3, [sp, #12]
 80038fe:	4b18      	ldr	r3, [pc, #96]	; (8003960 <decrypt_data+0x214>)
 8003900:	9302      	str	r3, [sp, #8]
 8003902:	2320      	movs	r3, #32
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	4b1a      	ldr	r3, [pc, #104]	; (8003970 <decrypt_data+0x224>)
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	2304      	movs	r3, #4
 800390c:	0022      	movs	r2, r4
 800390e:	f7fc fc3b 	bl	8000188 <cmox_aead_decrypt>
 8003912:	0003      	movs	r3, r0
 8003914:	62fb      	str	r3, [r7, #44]	; 0x2c
	                             IV, sizeof(IV),                         /* Initialization vector */
	                             add_data, add_data_len,               /* Additional authenticated data */
	                             Computed_Plaintext, &computed_size);    /* Data buffer to receive generated plaintext */

	  /* Verify API returned value -> decryption and tag verification successfull */
	  if (retval != CMOX_CIPHER_AUTH_SUCCESS)
 8003916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003918:	4a16      	ldr	r2, [pc, #88]	; (8003974 <decrypt_data+0x228>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d003      	beq.n	8003926 <decrypt_data+0x1da>
	  {
		  printf("Probabilmente tag fallito\n\r");
 800391e:	4b16      	ldr	r3, [pc, #88]	; (8003978 <decrypt_data+0x22c>)
 8003920:	0018      	movs	r0, r3
 8003922:	f006 f889 	bl	8009a38 <iprintf>
	  }

	  /* Verify generated data size is the expected one */
	  if (computed_size != num_bytes - AES_TAG_LEN)
 8003926:	230b      	movs	r3, #11
 8003928:	2218      	movs	r2, #24
 800392a:	189b      	adds	r3, r3, r2
 800392c:	19db      	adds	r3, r3, r7
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	3b04      	subs	r3, #4
 8003932:	001a      	movs	r2, r3
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	429a      	cmp	r2, r3
 8003938:	d003      	beq.n	8003942 <decrypt_data+0x1f6>
	  {
	      printf("IROR\n\r");
 800393a:	4b10      	ldr	r3, [pc, #64]	; (800397c <decrypt_data+0x230>)
 800393c:	0018      	movs	r0, r3
 800393e:	f006 f87b 	bl	8009a38 <iprintf>
	  }

	  memcpy(ciphertext, Computed_Plaintext, computed_size);
 8003942:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003944:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003948:	0018      	movs	r0, r3
 800394a:	f005 ff82 	bl	8009852 <memcpy>
 800394e:	46c5      	mov	sp, r8
}
 8003950:	46c0      	nop			; (mov r8, r8)
 8003952:	46bd      	mov	sp, r7
 8003954:	b00e      	add	sp, #56	; 0x38
 8003956:	bc80      	pop	{r7}
 8003958:	46b8      	mov	r8, r7
 800395a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800395c:	200003a8 	.word	0x200003a8
 8003960:	20000010 	.word	0x20000010
 8003964:	800000ff 	.word	0x800000ff
 8003968:	ffffff00 	.word	0xffffff00
 800396c:	0800aae4 	.word	0x0800aae4
 8003970:	0800ada0 	.word	0x0800ada0
 8003974:	0001c726 	.word	0x0001c726
 8003978:	0800a868 	.word	0x0800a868
 800397c:	0800a884 	.word	0x0800a884

08003980 <encrypt_data>:
/*
 * NOTE: ciphertext should be long: sizeof(plaintext) while tag: AES_TAG_LEN
 *
 * 		UNITA PLAINTEXT
 */
void encrypt_data(uint8_t *plaintext, uint8_t plaintext_len, uint8_t *add_data, uint8_t add_data_len, uint8_t *ciphertext, uint8_t *tag){
 8003980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003982:	b099      	sub	sp, #100	; 0x64
 8003984:	af08      	add	r7, sp, #32
 8003986:	6278      	str	r0, [r7, #36]	; 0x24
 8003988:	0008      	movs	r0, r1
 800398a:	61fa      	str	r2, [r7, #28]
 800398c:	0019      	movs	r1, r3
 800398e:	230b      	movs	r3, #11
 8003990:	2218      	movs	r2, #24
 8003992:	189b      	adds	r3, r3, r2
 8003994:	19db      	adds	r3, r3, r7
 8003996:	1c02      	adds	r2, r0, #0
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	220a      	movs	r2, #10
 800399c:	2318      	movs	r3, #24
 800399e:	18d3      	adds	r3, r2, r3
 80039a0:	19db      	adds	r3, r3, r7
 80039a2:	1c0a      	adds	r2, r1, #0
 80039a4:	701a      	strb	r2, [r3, #0]
 80039a6:	466b      	mov	r3, sp
 80039a8:	001e      	movs	r6, r3
	cmox_cipher_retval_t retval;
	uint8_t Computed_Ciphertext[plaintext_len + AES_TAG_LEN];
 80039aa:	230b      	movs	r3, #11
 80039ac:	2218      	movs	r2, #24
 80039ae:	189b      	adds	r3, r3, r2
 80039b0:	19db      	adds	r3, r3, r7
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	3304      	adds	r3, #4
 80039b6:	1e5a      	subs	r2, r3, #1
 80039b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80039ba:	001a      	movs	r2, r3
 80039bc:	0014      	movs	r4, r2
 80039be:	2200      	movs	r2, #0
 80039c0:	0015      	movs	r5, r2
 80039c2:	0020      	movs	r0, r4
 80039c4:	0029      	movs	r1, r5
 80039c6:	0004      	movs	r4, r0
 80039c8:	0f62      	lsrs	r2, r4, #29
 80039ca:	000c      	movs	r4, r1
 80039cc:	00e4      	lsls	r4, r4, #3
 80039ce:	617c      	str	r4, [r7, #20]
 80039d0:	697c      	ldr	r4, [r7, #20]
 80039d2:	4314      	orrs	r4, r2
 80039d4:	617c      	str	r4, [r7, #20]
 80039d6:	0001      	movs	r1, r0
 80039d8:	00c9      	lsls	r1, r1, #3
 80039da:	6139      	str	r1, [r7, #16]
 80039dc:	001a      	movs	r2, r3
 80039de:	603a      	str	r2, [r7, #0]
 80039e0:	2200      	movs	r2, #0
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	6838      	ldr	r0, [r7, #0]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	0004      	movs	r4, r0
 80039ea:	0f62      	lsrs	r2, r4, #29
 80039ec:	000c      	movs	r4, r1
 80039ee:	00e4      	lsls	r4, r4, #3
 80039f0:	60fc      	str	r4, [r7, #12]
 80039f2:	68fc      	ldr	r4, [r7, #12]
 80039f4:	4314      	orrs	r4, r2
 80039f6:	60fc      	str	r4, [r7, #12]
 80039f8:	0001      	movs	r1, r0
 80039fa:	00ca      	lsls	r2, r1, #3
 80039fc:	60ba      	str	r2, [r7, #8]
 80039fe:	3307      	adds	r3, #7
 8003a00:	08db      	lsrs	r3, r3, #3
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4669      	mov	r1, sp
 8003a06:	1ac9      	subs	r1, r1, r3
 8003a08:	468d      	mov	sp, r1
 8003a0a:	ab08      	add	r3, sp, #32
 8003a0c:	3300      	adds	r3, #0
 8003a0e:	637b      	str	r3, [r7, #52]	; 0x34
	size_t computed_size;

	if(plaintext_len + add_data_len + AES_TAG_LEN > 20){
 8003a10:	230b      	movs	r3, #11
 8003a12:	2218      	movs	r2, #24
 8003a14:	189b      	adds	r3, r3, r2
 8003a16:	19db      	adds	r3, r3, r7
 8003a18:	781a      	ldrb	r2, [r3, #0]
 8003a1a:	230a      	movs	r3, #10
 8003a1c:	2118      	movs	r1, #24
 8003a1e:	185b      	adds	r3, r3, r1
 8003a20:	19db      	adds	r3, r3, r7
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	18d3      	adds	r3, r2, r3
 8003a26:	2b10      	cmp	r3, #16
 8003a28:	dd05      	ble.n	8003a36 <encrypt_data+0xb6>
		printf("Message Length Not Supported by BLE\n\r");
 8003a2a:	4b39      	ldr	r3, [pc, #228]	; (8003b10 <encrypt_data+0x190>)
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f006 f803 	bl	8009a38 <iprintf>
 8003a32:	46b5      	mov	sp, r6
 8003a34:	e069      	b.n	8003b0a <encrypt_data+0x18a>
		return;
	}

	if(plaintext_len < 16){
 8003a36:	220b      	movs	r2, #11
 8003a38:	2318      	movs	r3, #24
 8003a3a:	18d3      	adds	r3, r2, r3
 8003a3c:	19db      	adds	r3, r3, r7
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b0f      	cmp	r3, #15
 8003a42:	d810      	bhi.n	8003a66 <encrypt_data+0xe6>
		for(int i=plaintext_len ; i<16 ; i++){
 8003a44:	2318      	movs	r3, #24
 8003a46:	18d3      	adds	r3, r2, r3
 8003a48:	19db      	adds	r3, r3, r7
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a4e:	e007      	b.n	8003a60 <encrypt_data+0xe0>
			plaintext[i] = 0x00;
 8003a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a54:	18d3      	adds	r3, r2, r3
 8003a56:	2200      	movs	r2, #0
 8003a58:	701a      	strb	r2, [r3, #0]
		for(int i=plaintext_len ; i<16 ; i++){
 8003a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	ddf4      	ble.n	8003a50 <encrypt_data+0xd0>
		}
	}

	retval = cmox_aead_encrypt(CMOX_AES_GCM_ENC_ALGO,                  /* Use AES GCM algorithm */
 8003a66:	4b2b      	ldr	r3, [pc, #172]	; (8003b14 <encrypt_data+0x194>)
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	230b      	movs	r3, #11
 8003a6c:	2218      	movs	r2, #24
 8003a6e:	189b      	adds	r3, r3, r2
 8003a70:	19db      	adds	r3, r3, r7
 8003a72:	781c      	ldrb	r4, [r3, #0]
 8003a74:	230a      	movs	r3, #10
 8003a76:	2218      	movs	r2, #24
 8003a78:	189b      	adds	r3, r3, r2
 8003a7a:	19db      	adds	r3, r3, r7
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a80:	2214      	movs	r2, #20
 8003a82:	2518      	movs	r5, #24
 8003a84:	1952      	adds	r2, r2, r5
 8003a86:	19d2      	adds	r2, r2, r7
 8003a88:	9207      	str	r2, [sp, #28]
 8003a8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a8c:	9206      	str	r2, [sp, #24]
 8003a8e:	9305      	str	r3, [sp, #20]
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	9304      	str	r3, [sp, #16]
 8003a94:	230c      	movs	r3, #12
 8003a96:	9303      	str	r3, [sp, #12]
 8003a98:	4b1f      	ldr	r3, [pc, #124]	; (8003b18 <encrypt_data+0x198>)
 8003a9a:	9302      	str	r3, [sp, #8]
 8003a9c:	2320      	movs	r3, #32
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	; (8003b1c <encrypt_data+0x19c>)
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2304      	movs	r3, #4
 8003aa6:	0022      	movs	r2, r4
 8003aa8:	f7fc fb2e 	bl	8000108 <cmox_aead_encrypt>
 8003aac:	0003      	movs	r3, r0
 8003aae:	633b      	str	r3, [r7, #48]	; 0x30
	                             Computed_Ciphertext, &computed_size);   /* Data buffer to receive generated ciphertext
	                                                                        and authentication tag */


	/* Verify API returned value -> encryption and tag generation successful */
	if (retval != CMOX_CIPHER_SUCCESS)
 8003ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab2:	2380      	movs	r3, #128	; 0x80
 8003ab4:	025b      	lsls	r3, r3, #9
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d003      	beq.n	8003ac2 <encrypt_data+0x142>
	{
	    printf("Encryption and tag generation failed");
 8003aba:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <encrypt_data+0x1a0>)
 8003abc:	0018      	movs	r0, r3
 8003abe:	f005 ffbb 	bl	8009a38 <iprintf>
	}

	/* Verify generated data size is the expected one */
	if (computed_size != (plaintext_len + AES_TAG_LEN))
 8003ac2:	230b      	movs	r3, #11
 8003ac4:	2218      	movs	r2, #24
 8003ac6:	189b      	adds	r3, r3, r2
 8003ac8:	19db      	adds	r3, r3, r7
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	3304      	adds	r3, #4
 8003ace:	001a      	movs	r2, r3
 8003ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d003      	beq.n	8003ade <encrypt_data+0x15e>
	{
	  printf("Error in the computation of ciphertext and tag\n\r");
 8003ad6:	4b13      	ldr	r3, [pc, #76]	; (8003b24 <encrypt_data+0x1a4>)
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f005 ffad 	bl	8009a38 <iprintf>
	}

	  memcpy(ciphertext, Computed_Ciphertext, plaintext_len);
 8003ade:	240b      	movs	r4, #11
 8003ae0:	2318      	movs	r3, #24
 8003ae2:	18e3      	adds	r3, r4, r3
 8003ae4:	19db      	adds	r3, r3, r7
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003aea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003aec:	0018      	movs	r0, r3
 8003aee:	f005 feb0 	bl	8009852 <memcpy>
	  memcpy(tag, &Computed_Ciphertext[plaintext_len], AES_TAG_LEN);
 8003af2:	2318      	movs	r3, #24
 8003af4:	18e3      	adds	r3, r4, r3
 8003af6:	19db      	adds	r3, r3, r7
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003afc:	18d1      	adds	r1, r2, r3
 8003afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b00:	2204      	movs	r2, #4
 8003b02:	0018      	movs	r0, r3
 8003b04:	f005 fea5 	bl	8009852 <memcpy>
 8003b08:	46b5      	mov	sp, r6
	  		for(int i=0; i<IV_LEN ; i++){
	  			printf("%02x", IV[i]);
	  		}
	  	printf("\n\r");
	  	*/
}
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	b011      	add	sp, #68	; 0x44
 8003b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b10:	0800a88c 	.word	0x0800a88c
 8003b14:	0800aaf0 	.word	0x0800aaf0
 8003b18:	20000010 	.word	0x20000010
 8003b1c:	0800ada0 	.word	0x0800ada0
 8003b20:	0800a8b4 	.word	0x0800a8b4
 8003b24:	0800a8dc 	.word	0x0800a8dc

08003b28 <init_rand_generator>:
 */
#include "rand_generator.h"

uint16_t reg;

void init_rand_generator(uint16_t initializer){
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	0002      	movs	r2, r0
 8003b30:	1dbb      	adds	r3, r7, #6
 8003b32:	801a      	strh	r2, [r3, #0]
	reg = initializer & 0xFFFF;
 8003b34:	4b03      	ldr	r3, [pc, #12]	; (8003b44 <init_rand_generator+0x1c>)
 8003b36:	1dba      	adds	r2, r7, #6
 8003b38:	8812      	ldrh	r2, [r2, #0]
 8003b3a:	801a      	strh	r2, [r3, #0]
}
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	b002      	add	sp, #8
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	200003ac 	.word	0x200003ac

08003b48 <get_rand_byte>:

uint8_t get_rand_byte(){
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8003b4e:	1dfb      	adds	r3, r7, #7
 8003b50:	2200      	movs	r2, #0
 8003b52:	701a      	strb	r2, [r3, #0]
	uint8_t num = 0;
 8003b54:	1dbb      	adds	r3, r7, #6
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]

	while(i < 8){
 8003b5a:	e033      	b.n	8003bc4 <get_rand_byte+0x7c>
		num += (reg & 1) << i;
 8003b5c:	4b1e      	ldr	r3, [pc, #120]	; (8003bd8 <get_rand_byte+0x90>)
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	001a      	movs	r2, r3
 8003b62:	2301      	movs	r3, #1
 8003b64:	401a      	ands	r2, r3
 8003b66:	1dfb      	adds	r3, r7, #7
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	409a      	lsls	r2, r3
 8003b6c:	0013      	movs	r3, r2
 8003b6e:	b2d9      	uxtb	r1, r3
 8003b70:	1dbb      	adds	r3, r7, #6
 8003b72:	1dba      	adds	r2, r7, #6
 8003b74:	7812      	ldrb	r2, [r2, #0]
 8003b76:	188a      	adds	r2, r1, r2
 8003b78:	701a      	strb	r2, [r3, #0]

	    reg = (reg >> 1) | (((reg >> 16 & 1) ^ (reg >> 15 & 1) ^ (reg >> 13 & 1) ^ (reg >> 4 & 1) ^ (reg >> 0 & 1) )<<15);
 8003b7a:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <get_rand_byte+0x90>)
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	085b      	lsrs	r3, r3, #1
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	b21a      	sxth	r2, r3
 8003b84:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <get_rand_byte+0x90>)
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	0bdb      	lsrs	r3, r3, #15
 8003b8a:	b299      	uxth	r1, r3
 8003b8c:	4b12      	ldr	r3, [pc, #72]	; (8003bd8 <get_rand_byte+0x90>)
 8003b8e:	881b      	ldrh	r3, [r3, #0]
 8003b90:	0b5b      	lsrs	r3, r3, #13
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	404b      	eors	r3, r1
 8003b96:	b299      	uxth	r1, r3
 8003b98:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <get_rand_byte+0x90>)
 8003b9a:	881b      	ldrh	r3, [r3, #0]
 8003b9c:	091b      	lsrs	r3, r3, #4
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	404b      	eors	r3, r1
 8003ba2:	b299      	uxth	r1, r3
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <get_rand_byte+0x90>)
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	404b      	eors	r3, r1
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	03db      	lsls	r3, r3, #15
 8003bae:	b21b      	sxth	r3, r3
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	b21b      	sxth	r3, r3
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <get_rand_byte+0x90>)
 8003bb8:	801a      	strh	r2, [r3, #0]

	    i++;
 8003bba:	1dfb      	adds	r3, r7, #7
 8003bbc:	781a      	ldrb	r2, [r3, #0]
 8003bbe:	1dfb      	adds	r3, r7, #7
 8003bc0:	3201      	adds	r2, #1
 8003bc2:	701a      	strb	r2, [r3, #0]
	while(i < 8){
 8003bc4:	1dfb      	adds	r3, r7, #7
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b07      	cmp	r3, #7
 8003bca:	d9c7      	bls.n	8003b5c <get_rand_byte+0x14>
	}

	return num;
 8003bcc:	1dbb      	adds	r3, r7, #6
 8003bce:	781b      	ldrb	r3, [r3, #0]
}
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	200003ac 	.word	0x200003ac

08003bdc <add_FW_Update_Service>:
extern ConnectionStatus connection_status;
extern uint16_t count_pck;
extern uint16_t consd;
extern uint16_t total_pck;

tBleStatus add_FW_Update_Service(void){
 8003bdc:	b5b0      	push	{r4, r5, r7, lr}
 8003bde:	b094      	sub	sp, #80	; 0x50
 8003be0:	af06      	add	r7, sp, #24
	tBleStatus ret;
	Service_UUID_t chat_service_uuid;
	Char_UUID_t rx_char_uuid, tx_char_uuid;

	BLUENRG_memcpy(&chat_service_uuid.Service_UUID_128, CHAT_SERVICE_UUID, 16);
 8003be2:	2124      	movs	r1, #36	; 0x24
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	4a3a      	ldr	r2, [pc, #232]	; (8003cd0 <add_FW_Update_Service+0xf4>)
 8003be8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003bea:	c331      	stmia	r3!, {r0, r4, r5}
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	601a      	str	r2, [r3, #0]

	BLUENRG_memcpy(rx_char_uuid.Char_UUID_128, RX_CHAR_UUID, 16);
 8003bf0:	2314      	movs	r3, #20
 8003bf2:	18fb      	adds	r3, r7, r3
 8003bf4:	4a37      	ldr	r2, [pc, #220]	; (8003cd4 <add_FW_Update_Service+0xf8>)
 8003bf6:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003bf8:	c331      	stmia	r3!, {r0, r4, r5}
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	601a      	str	r2, [r3, #0]
	BLUENRG_memcpy(tx_char_uuid.Char_UUID_128, TX_CHAR_UUID, 16);
 8003bfe:	1d3b      	adds	r3, r7, #4
 8003c00:	4a35      	ldr	r2, [pc, #212]	; (8003cd8 <add_FW_Update_Service+0xfc>)
 8003c02:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003c04:	c331      	stmia	r3!, {r0, r4, r5}
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	601a      	str	r2, [r3, #0]

	/* ---- Add FW update Service ---- */
	ret = aci_gatt_add_serv(UUID_TYPE_128, chat_service_uuid.Service_UUID_128, PRIMARY_SERVICE, 7, &chat_service_handle);
 8003c0a:	2537      	movs	r5, #55	; 0x37
 8003c0c:	197c      	adds	r4, r7, r5
 8003c0e:	1879      	adds	r1, r7, r1
 8003c10:	4b32      	ldr	r3, [pc, #200]	; (8003cdc <add_FW_Update_Service+0x100>)
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	2307      	movs	r3, #7
 8003c16:	2201      	movs	r2, #1
 8003c18:	2002      	movs	r0, #2
 8003c1a:	f004 fd1e 	bl	800865a <aci_gatt_add_serv>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	7023      	strb	r3, [r4, #0]
	if(ret != BLE_STATUS_SUCCESS){
 8003c22:	197b      	adds	r3, r7, r5
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d006      	beq.n	8003c38 <add_FW_Update_Service+0x5c>
		printf("Error in the creation of the service \n\r");
 8003c2a:	4b2d      	ldr	r3, [pc, #180]	; (8003ce0 <add_FW_Update_Service+0x104>)
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f005 ff03 	bl	8009a38 <iprintf>
		return ret;
 8003c32:	197b      	adds	r3, r7, r5
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	e047      	b.n	8003cc8 <add_FW_Update_Service+0xec>
	}

	/* Add Characteristics */
	ret = aci_gatt_add_char(chat_service_handle, UUID_TYPE_128, rx_char_uuid.Char_UUID_128, CHAT_DATA_LEN, CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,16, 1, &rx_char_handle);
 8003c38:	4b28      	ldr	r3, [pc, #160]	; (8003cdc <add_FW_Update_Service+0x100>)
 8003c3a:	8818      	ldrh	r0, [r3, #0]
 8003c3c:	2537      	movs	r5, #55	; 0x37
 8003c3e:	197c      	adds	r4, r7, r5
 8003c40:	2314      	movs	r3, #20
 8003c42:	18fa      	adds	r2, r7, r3
 8003c44:	4b27      	ldr	r3, [pc, #156]	; (8003ce4 <add_FW_Update_Service+0x108>)
 8003c46:	9305      	str	r3, [sp, #20]
 8003c48:	2301      	movs	r3, #1
 8003c4a:	9304      	str	r3, [sp, #16]
 8003c4c:	2310      	movs	r3, #16
 8003c4e:	9303      	str	r3, [sp, #12]
 8003c50:	2301      	movs	r3, #1
 8003c52:	9302      	str	r3, [sp, #8]
 8003c54:	2300      	movs	r3, #0
 8003c56:	9301      	str	r3, [sp, #4]
 8003c58:	230c      	movs	r3, #12
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	2314      	movs	r3, #20
 8003c5e:	2102      	movs	r1, #2
 8003c60:	f004 fd96 	bl	8008790 <aci_gatt_add_char>
 8003c64:	0003      	movs	r3, r0
 8003c66:	7023      	strb	r3, [r4, #0]
	if(ret != BLE_STATUS_SUCCESS){
 8003c68:	197b      	adds	r3, r7, r5
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <add_FW_Update_Service+0xa2>
		printf("Failed to add RX char to the service \n\r");
 8003c70:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <add_FW_Update_Service+0x10c>)
 8003c72:	0018      	movs	r0, r3
 8003c74:	f005 fee0 	bl	8009a38 <iprintf>
		return ret;
 8003c78:	197b      	adds	r3, r7, r5
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	e024      	b.n	8003cc8 <add_FW_Update_Service+0xec>
	}

	ret = aci_gatt_add_char(chat_service_handle, UUID_TYPE_128, tx_char_uuid.Char_UUID_128, CHAT_DATA_LEN, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0, 16, 1, &tx_char_handle);
 8003c7e:	4b17      	ldr	r3, [pc, #92]	; (8003cdc <add_FW_Update_Service+0x100>)
 8003c80:	8818      	ldrh	r0, [r3, #0]
 8003c82:	2537      	movs	r5, #55	; 0x37
 8003c84:	197c      	adds	r4, r7, r5
 8003c86:	1d3a      	adds	r2, r7, #4
 8003c88:	4b18      	ldr	r3, [pc, #96]	; (8003cec <add_FW_Update_Service+0x110>)
 8003c8a:	9305      	str	r3, [sp, #20]
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	9304      	str	r3, [sp, #16]
 8003c90:	2310      	movs	r3, #16
 8003c92:	9303      	str	r3, [sp, #12]
 8003c94:	2300      	movs	r3, #0
 8003c96:	9302      	str	r3, [sp, #8]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	9301      	str	r3, [sp, #4]
 8003c9c:	2310      	movs	r3, #16
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	2314      	movs	r3, #20
 8003ca2:	2102      	movs	r1, #2
 8003ca4:	f004 fd74 	bl	8008790 <aci_gatt_add_char>
 8003ca8:	0003      	movs	r3, r0
 8003caa:	7023      	strb	r3, [r4, #0]
	if(ret != BLE_STATUS_SUCCESS){
 8003cac:	197b      	adds	r3, r7, r5
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d006      	beq.n	8003cc2 <add_FW_Update_Service+0xe6>
		printf("Failed to add TX char to the service \n\r");
 8003cb4:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <add_FW_Update_Service+0x114>)
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f005 febe 	bl	8009a38 <iprintf>
		return ret;
 8003cbc:	197b      	adds	r3, r7, r5
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	e002      	b.n	8003cc8 <add_FW_Update_Service+0xec>
	}

	return ret;
 8003cc2:	2337      	movs	r3, #55	; 0x37
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	781b      	ldrb	r3, [r3, #0]
}
 8003cc8:	0018      	movs	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b00e      	add	sp, #56	; 0x38
 8003cce:	bdb0      	pop	{r4, r5, r7, pc}
 8003cd0:	2000001c 	.word	0x2000001c
 8003cd4:	2000002c 	.word	0x2000002c
 8003cd8:	2000003c 	.word	0x2000003c
 8003cdc:	200003ae 	.word	0x200003ae
 8003ce0:	0800a910 	.word	0x0800a910
 8003ce4:	200003b0 	.word	0x200003b0
 8003ce8:	0800a938 	.word	0x0800a938
 8003cec:	200003b2 	.word	0x200003b2
 8003cf0:	0800a960 	.word	0x0800a960

08003cf4 <Update_TX_Char>:

void Update_TX_Char(uint8_t *data_buffer, uint8_t num_bytes){
 8003cf4:	b5b0      	push	{r4, r5, r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af02      	add	r7, sp, #8
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	000a      	movs	r2, r1
 8003cfe:	1cfb      	adds	r3, r7, #3
 8003d00:	701a      	strb	r2, [r3, #0]
	tBleStatus ret;

	printf("response: ");
 8003d02:	4b1c      	ldr	r3, [pc, #112]	; (8003d74 <Update_TX_Char+0x80>)
 8003d04:	0018      	movs	r0, r3
 8003d06:	f005 fe97 	bl	8009a38 <iprintf>
	for(int i=0; i<num_bytes ; i++){
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]
 8003d0e:	e00c      	b.n	8003d2a <Update_TX_Char+0x36>
		printf("%02x ", data_buffer[i]);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	18d3      	adds	r3, r2, r3
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	001a      	movs	r2, r3
 8003d1a:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <Update_TX_Char+0x84>)
 8003d1c:	0011      	movs	r1, r2
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f005 fe8a 	bl	8009a38 <iprintf>
	for(int i=0; i<num_bytes ; i++){
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	3301      	adds	r3, #1
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	1cfb      	adds	r3, r7, #3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	dbed      	blt.n	8003d10 <Update_TX_Char+0x1c>
	}
	printf("\n\r");
 8003d34:	4b11      	ldr	r3, [pc, #68]	; (8003d7c <Update_TX_Char+0x88>)
 8003d36:	0018      	movs	r0, r3
 8003d38:	f005 fe7e 	bl	8009a38 <iprintf>

	ret = aci_gatt_update_char_value(chat_service_handle, tx_char_handle, 0, num_bytes, data_buffer);
 8003d3c:	4b10      	ldr	r3, [pc, #64]	; (8003d80 <Update_TX_Char+0x8c>)
 8003d3e:	8818      	ldrh	r0, [r3, #0]
 8003d40:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <Update_TX_Char+0x90>)
 8003d42:	8819      	ldrh	r1, [r3, #0]
 8003d44:	250b      	movs	r5, #11
 8003d46:	197c      	adds	r4, r7, r5
 8003d48:	1cfb      	adds	r3, r7, #3
 8003d4a:	781a      	ldrb	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	0013      	movs	r3, r2
 8003d52:	2200      	movs	r2, #0
 8003d54:	f004 fe02 	bl	800895c <aci_gatt_update_char_value>
 8003d58:	0003      	movs	r3, r0
 8003d5a:	7023      	strb	r3, [r4, #0]

	if(ret != BLE_STATUS_SUCCESS){
 8003d5c:	197b      	adds	r3, r7, r5
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <Update_TX_Char+0x78>
		printf("Error while updating tx_char value \n\r");
 8003d64:	4b08      	ldr	r3, [pc, #32]	; (8003d88 <Update_TX_Char+0x94>)
 8003d66:	0018      	movs	r0, r3
 8003d68:	f005 fe66 	bl	8009a38 <iprintf>
	}

}
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b004      	add	sp, #16
 8003d72:	bdb0      	pop	{r4, r5, r7, pc}
 8003d74:	0800a988 	.word	0x0800a988
 8003d78:	0800a994 	.word	0x0800a994
 8003d7c:	0800a99c 	.word	0x0800a99c
 8003d80:	200003ae 	.word	0x200003ae
 8003d84:	200003b2 	.word	0x200003b2
 8003d88:	0800a9a0 	.word	0x0800a9a0

08003d8c <GAP_ConnectionComplete_CB>:

void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle){
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	000a      	movs	r2, r1
 8003d96:	1cbb      	adds	r3, r7, #2
 8003d98:	801a      	strh	r2, [r3, #0]
	connected = TRUE;
 8003d9a:	4b16      	ldr	r3, [pc, #88]	; (8003df4 <GAP_ConnectionComplete_CB+0x68>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
	connection_handle = handle;
 8003da0:	4b15      	ldr	r3, [pc, #84]	; (8003df8 <GAP_ConnectionComplete_CB+0x6c>)
 8003da2:	1cba      	adds	r2, r7, #2
 8003da4:	8812      	ldrh	r2, [r2, #0]
 8003da6:	801a      	strh	r2, [r3, #0]
	connection_status = CONNECTED;
 8003da8:	4b14      	ldr	r3, [pc, #80]	; (8003dfc <GAP_ConnectionComplete_CB+0x70>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	701a      	strb	r2, [r3, #0]

	printf("Connection Complete...\n\r");
 8003dae:	4b14      	ldr	r3, [pc, #80]	; (8003e00 <GAP_ConnectionComplete_CB+0x74>)
 8003db0:	0018      	movs	r0, r3
 8003db2:	f005 fe41 	bl	8009a38 <iprintf>

	for(int i=5; i>=0 ; i--){
 8003db6:	2305      	movs	r3, #5
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	e00c      	b.n	8003dd6 <GAP_ConnectionComplete_CB+0x4a>
		printf("%02X -", addr[i]);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	18d3      	adds	r3, r2, r3
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	001a      	movs	r2, r3
 8003dc6:	4b0f      	ldr	r3, [pc, #60]	; (8003e04 <GAP_ConnectionComplete_CB+0x78>)
 8003dc8:	0011      	movs	r1, r2
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f005 fe34 	bl	8009a38 <iprintf>
	for(int i=5; i>=0 ; i--){
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	daef      	bge.n	8003dbc <GAP_ConnectionComplete_CB+0x30>
	}
	printf("%02X\n\r",addr[0]);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	001a      	movs	r2, r3
 8003de2:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <GAP_ConnectionComplete_CB+0x7c>)
 8003de4:	0011      	movs	r1, r2
 8003de6:	0018      	movs	r0, r3
 8003de8:	f005 fe26 	bl	8009a38 <iprintf>
}
 8003dec:	46c0      	nop			; (mov r8, r8)
 8003dee:	46bd      	mov	sp, r7
 8003df0:	b004      	add	sp, #16
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	200003b4 	.word	0x200003b4
 8003df8:	200003b8 	.word	0x200003b8
 8003dfc:	20000298 	.word	0x20000298
 8003e00:	0800a9c8 	.word	0x0800a9c8
 8003e04:	0800a9e4 	.word	0x0800a9e4
 8003e08:	0800a9ec 	.word	0x0800a9ec

08003e0c <GAP_DisconnectionComplete_CB>:

void GAP_DisconnectionComplete_CB(void){
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
	connected = FALSE;
 8003e10:	4b21      	ldr	r3, [pc, #132]	; (8003e98 <GAP_DisconnectionComplete_CB+0x8c>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
	connection_status = IDLE;
 8003e16:	4b21      	ldr	r3, [pc, #132]	; (8003e9c <GAP_DisconnectionComplete_CB+0x90>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]
	printf("Disconnection Complete...\n\r");
 8003e1c:	4b20      	ldr	r3, [pc, #128]	; (8003ea0 <GAP_DisconnectionComplete_CB+0x94>)
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f005 fe0a 	bl	8009a38 <iprintf>

	if(count_pck == total_pck && total_pck != 0){
 8003e24:	4b1f      	ldr	r3, [pc, #124]	; (8003ea4 <GAP_DisconnectionComplete_CB+0x98>)
 8003e26:	881a      	ldrh	r2, [r3, #0]
 8003e28:	4b1f      	ldr	r3, [pc, #124]	; (8003ea8 <GAP_DisconnectionComplete_CB+0x9c>)
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d10a      	bne.n	8003e46 <GAP_DisconnectionComplete_CB+0x3a>
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <GAP_DisconnectionComplete_CB+0x9c>)
 8003e32:	881b      	ldrh	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d006      	beq.n	8003e46 <GAP_DisconnectionComplete_CB+0x3a>
		printf("Jump to the new FW :\n\n\r");
 8003e38:	4b1c      	ldr	r3, [pc, #112]	; (8003eac <GAP_DisconnectionComplete_CB+0xa0>)
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f005 fdfc 	bl	8009a38 <iprintf>
		go2App();
 8003e40:	f7fe fe80 	bl	8002b44 <go2App>
 8003e44:	e01e      	b.n	8003e84 <GAP_DisconnectionComplete_CB+0x78>
	}else{
		printf("Upload FW interrupted, received %d packets over %d\n\r", count_pck, total_pck);
 8003e46:	4b17      	ldr	r3, [pc, #92]	; (8003ea4 <GAP_DisconnectionComplete_CB+0x98>)
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	4b16      	ldr	r3, [pc, #88]	; (8003ea8 <GAP_DisconnectionComplete_CB+0x9c>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	001a      	movs	r2, r3
 8003e52:	4b17      	ldr	r3, [pc, #92]	; (8003eb0 <GAP_DisconnectionComplete_CB+0xa4>)
 8003e54:	0018      	movs	r0, r3
 8003e56:	f005 fdef 	bl	8009a38 <iprintf>

		count_pck = 0;
 8003e5a:	4b12      	ldr	r3, [pc, #72]	; (8003ea4 <GAP_DisconnectionComplete_CB+0x98>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	801a      	strh	r2, [r3, #0]
		consd = -1;
 8003e60:	4b14      	ldr	r3, [pc, #80]	; (8003eb4 <GAP_DisconnectionComplete_CB+0xa8>)
 8003e62:	2201      	movs	r2, #1
 8003e64:	4252      	negs	r2, r2
 8003e66:	801a      	strh	r2, [r3, #0]

		printf("Erasing firmware saved in memory...");
 8003e68:	4b13      	ldr	r3, [pc, #76]	; (8003eb8 <GAP_DisconnectionComplete_CB+0xac>)
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f005 fde4 	bl	8009a38 <iprintf>
		Erase_Application_Memory();
 8003e70:	f7fe fe1a 	bl	8002aa8 <Erase_Application_Memory>
		printf("Done\n\r");
 8003e74:	4b11      	ldr	r3, [pc, #68]	; (8003ebc <GAP_DisconnectionComplete_CB+0xb0>)
 8003e76:	0018      	movs	r0, r3
 8003e78:	f005 fdde 	bl	8009a38 <iprintf>

		printf("Device discoverable again...\n\r");
 8003e7c:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <GAP_DisconnectionComplete_CB+0xb4>)
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f005 fdda 	bl	8009a38 <iprintf>
	}

	set_connectable = TRUE;
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <GAP_DisconnectionComplete_CB+0xb8>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	701a      	strb	r2, [r3, #0]
	notification_enabled = FALSE;
 8003e8a:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <GAP_DisconnectionComplete_CB+0xbc>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	200003b4 	.word	0x200003b4
 8003e9c:	20000298 	.word	0x20000298
 8003ea0:	0800a9f4 	.word	0x0800a9f4
 8003ea4:	200003a4 	.word	0x200003a4
 8003ea8:	200003a2 	.word	0x200003a2
 8003eac:	0800aa10 	.word	0x0800aa10
 8003eb0:	0800aa28 	.word	0x0800aa28
 8003eb4:	2000000c 	.word	0x2000000c
 8003eb8:	0800aa60 	.word	0x0800aa60
 8003ebc:	0800aa84 	.word	0x0800aa84
 8003ec0:	0800aa8c 	.word	0x0800aa8c
 8003ec4:	2000004c 	.word	0x2000004c
 8003ec8:	200003ba 	.word	0x200003ba

08003ecc <Attribute_Modified_CB>:

void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data){
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	603a      	str	r2, [r7, #0]
 8003ed4:	1dbb      	adds	r3, r7, #6
 8003ed6:	1c02      	adds	r2, r0, #0
 8003ed8:	801a      	strh	r2, [r3, #0]
 8003eda:	1d7b      	adds	r3, r7, #5
 8003edc:	1c0a      	adds	r2, r1, #0
 8003ede:	701a      	strb	r2, [r3, #0]


	if(handle == rx_char_handle+1){
 8003ee0:	1dbb      	adds	r3, r7, #6
 8003ee2:	881a      	ldrh	r2, [r3, #0]
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <Attribute_Modified_CB+0x58>)
 8003ee6:	881b      	ldrh	r3, [r3, #0]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d107      	bne.n	8003efe <Attribute_Modified_CB+0x32>
		data_handler(att_data, data_length);
 8003eee:	1d7b      	adds	r3, r7, #5
 8003ef0:	781a      	ldrb	r2, [r3, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	0011      	movs	r1, r2
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	f7fe ff84 	bl	8002e04 <data_handler>
		if(att_data[0] == 0x01){
			notification_enabled = TRUE;
		}

	}
}
 8003efc:	e00d      	b.n	8003f1a <Attribute_Modified_CB+0x4e>
	}else if(handle == tx_char_handle+2){
 8003efe:	1dbb      	adds	r3, r7, #6
 8003f00:	881a      	ldrh	r2, [r3, #0]
 8003f02:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <Attribute_Modified_CB+0x5c>)
 8003f04:	881b      	ldrh	r3, [r3, #0]
 8003f06:	3302      	adds	r3, #2
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d106      	bne.n	8003f1a <Attribute_Modified_CB+0x4e>
		if(att_data[0] == 0x01){
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d102      	bne.n	8003f1a <Attribute_Modified_CB+0x4e>
			notification_enabled = TRUE;
 8003f14:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <Attribute_Modified_CB+0x60>)
 8003f16:	2201      	movs	r2, #1
 8003f18:	701a      	strb	r2, [r3, #0]
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b002      	add	sp, #8
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	200003b0 	.word	0x200003b0
 8003f28:	200003b2 	.word	0x200003b2
 8003f2c:	200003ba 	.word	0x200003ba

08003f30 <HCI_Event_CB>:
 * @note   Inside this function each event must be identified and correctly
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void HCI_Event_CB(void *pData){
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08a      	sub	sp, #40	; 0x28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
	hci_uart_pckt *hci_pckt = (hci_uart_pckt *)pData;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Process event packet */
	if(hci_pckt->type == HCI_EVENT_PKT){
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d163      	bne.n	800400c <HCI_Event_CB+0xdc>
		/* Get data from packet */
		hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	3301      	adds	r3, #1
 8003f48:	623b      	str	r3, [r7, #32]

		switch(event_pckt->evt){
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2bff      	cmp	r3, #255	; 0xff
 8003f50:	d01f      	beq.n	8003f92 <HCI_Event_CB+0x62>
 8003f52:	dc52      	bgt.n	8003ffa <HCI_Event_CB+0xca>
 8003f54:	2b05      	cmp	r3, #5
 8003f56:	d002      	beq.n	8003f5e <HCI_Event_CB+0x2e>
 8003f58:	2b3e      	cmp	r3, #62	; 0x3e
 8003f5a:	d003      	beq.n	8003f64 <HCI_Event_CB+0x34>
 8003f5c:	e04d      	b.n	8003ffa <HCI_Event_CB+0xca>
			case EVT_DISCONN_COMPLETE:
				GAP_DisconnectionComplete_CB();
 8003f5e:	f7ff ff55 	bl	8003e0c <GAP_DisconnectionComplete_CB>

				break;
 8003f62:	e05d      	b.n	8004020 <HCI_Event_CB+0xf0>

			case EVT_LE_META_EVENT:
				{
					evt_le_meta_event *evt = (evt_le_meta_event*)event_pckt->data;
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	3302      	adds	r3, #2
 8003f68:	613b      	str	r3, [r7, #16]

					switch(evt->subevent){
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d155      	bne.n	800401e <HCI_Event_CB+0xee>


						case EVT_LE_CONN_COMPLETE:
						{
							evt_le_connection_complete *cc = (evt_le_connection_complete *)evt->data;
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	3301      	adds	r3, #1
 8003f76:	60fb      	str	r3, [r7, #12]
							GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	1d58      	adds	r0, r3, #5
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	785a      	ldrb	r2, [r3, #1]
 8003f80:	789b      	ldrb	r3, [r3, #2]
 8003f82:	021b      	lsls	r3, r3, #8
 8003f84:	4313      	orrs	r3, r2
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	0019      	movs	r1, r3
 8003f8a:	f7ff feff 	bl	8003d8c <GAP_ConnectionComplete_CB>
						}
							break;
 8003f8e:	46c0      	nop			; (mov r8, r8)
					}
				}

				break;
 8003f90:	e045      	b.n	800401e <HCI_Event_CB+0xee>

			case EVT_VENDOR:
			{
				evt_blue_aci *blue_evt = (evt_blue_aci*)event_pckt->data;
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	3302      	adds	r3, #2
 8003f96:	61fb      	str	r3, [r7, #28]

				switch(blue_evt->ecode){
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	781a      	ldrb	r2, [r3, #0]
 8003f9c:	785b      	ldrb	r3, [r3, #1]
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	4a20      	ldr	r2, [pc, #128]	; (8004028 <HCI_Event_CB+0xf8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d003      	beq.n	8003fb2 <HCI_Event_CB+0x82>
 8003faa:	4a20      	ldr	r2, [pc, #128]	; (800402c <HCI_Event_CB+0xfc>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d011      	beq.n	8003fd4 <HCI_Event_CB+0xa4>
						break;
*/
				}
			}

				break;
 8003fb0:	e036      	b.n	8004020 <HCI_Event_CB+0xf0>
						evt_gatt_attr_modified_IDB05A1 *evt =
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3302      	adds	r3, #2
 8003fb6:	617b      	str	r3, [r7, #20]
						Attribute_Modified_CB(evt->attr_handle, evt->data_length,
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	789a      	ldrb	r2, [r3, #2]
 8003fbc:	78db      	ldrb	r3, [r3, #3]
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	b298      	uxth	r0, r3
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	7919      	ldrb	r1, [r3, #4]
								evt->att_data);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	3307      	adds	r3, #7
						Attribute_Modified_CB(evt->attr_handle, evt->data_length,
 8003fcc:	001a      	movs	r2, r3
 8003fce:	f7ff ff7d 	bl	8003ecc <Attribute_Modified_CB>
						break;
 8003fd2:	e011      	b.n	8003ff8 <HCI_Event_CB+0xc8>
						printf("NON DOVREBBE ENTRARE\n\r");
 8003fd4:	4b16      	ldr	r3, [pc, #88]	; (8004030 <HCI_Event_CB+0x100>)
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f005 fd2e 	bl	8009a38 <iprintf>
						evt_gatt_attr_notification *evt =
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	3302      	adds	r3, #2
 8003fe0:	61bb      	str	r3, [r7, #24]
						data_handler(evt->attr_value, evt->event_data_length - 2);
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	1d5a      	adds	r2, r3, #5
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	789b      	ldrb	r3, [r3, #2]
 8003fea:	3b02      	subs	r3, #2
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	0019      	movs	r1, r3
 8003ff0:	0010      	movs	r0, r2
 8003ff2:	f7fe ff07 	bl	8002e04 <data_handler>
						break;
 8003ff6:	46c0      	nop			; (mov r8, r8)
				break;
 8003ff8:	e012      	b.n	8004020 <HCI_Event_CB+0xf0>


			default:
				printf("%d\n\r",event_pckt->evt);
 8003ffa:	6a3b      	ldr	r3, [r7, #32]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	001a      	movs	r2, r3
 8004000:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <HCI_Event_CB+0x104>)
 8004002:	0011      	movs	r1, r2
 8004004:	0018      	movs	r0, r3
 8004006:	f005 fd17 	bl	8009a38 <iprintf>
				break;
 800400a:	e009      	b.n	8004020 <HCI_Event_CB+0xf0>
		}

	}else{
		printf("pckt_type: %d", hci_pckt->type);
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	001a      	movs	r2, r3
 8004012:	4b09      	ldr	r3, [pc, #36]	; (8004038 <HCI_Event_CB+0x108>)
 8004014:	0011      	movs	r1, r2
 8004016:	0018      	movs	r0, r3
 8004018:	f005 fd0e 	bl	8009a38 <iprintf>
	}
}
 800401c:	e000      	b.n	8004020 <HCI_Event_CB+0xf0>
				break;
 800401e:	46c0      	nop			; (mov r8, r8)
}
 8004020:	46c0      	nop			; (mov r8, r8)
 8004022:	46bd      	mov	sp, r7
 8004024:	b00a      	add	sp, #40	; 0x28
 8004026:	bd80      	pop	{r7, pc}
 8004028:	00000c01 	.word	0x00000c01
 800402c:	00000c0f 	.word	0x00000c0f
 8004030:	0800aaac 	.word	0x0800aaac
 8004034:	0800aac4 	.word	0x0800aac4
 8004038:	0800aacc 	.word	0x0800aacc

0800403c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <HAL_MspInit+0x44>)
 8004044:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004046:	4b0e      	ldr	r3, [pc, #56]	; (8004080 <HAL_MspInit+0x44>)
 8004048:	2101      	movs	r1, #1
 800404a:	430a      	orrs	r2, r1
 800404c:	641a      	str	r2, [r3, #64]	; 0x40
 800404e:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <HAL_MspInit+0x44>)
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	2201      	movs	r2, #1
 8004054:	4013      	ands	r3, r2
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800405a:	4b09      	ldr	r3, [pc, #36]	; (8004080 <HAL_MspInit+0x44>)
 800405c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <HAL_MspInit+0x44>)
 8004060:	2180      	movs	r1, #128	; 0x80
 8004062:	0549      	lsls	r1, r1, #21
 8004064:	430a      	orrs	r2, r1
 8004066:	63da      	str	r2, [r3, #60]	; 0x3c
 8004068:	4b05      	ldr	r3, [pc, #20]	; (8004080 <HAL_MspInit+0x44>)
 800406a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800406c:	2380      	movs	r3, #128	; 0x80
 800406e:	055b      	lsls	r3, r3, #21
 8004070:	4013      	ands	r3, r2
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	46bd      	mov	sp, r7
 800407a:	b002      	add	sp, #8
 800407c:	bd80      	pop	{r7, pc}
 800407e:	46c0      	nop			; (mov r8, r8)
 8004080:	40021000 	.word	0x40021000

08004084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004088:	e7fe      	b.n	8004088 <NMI_Handler+0x4>

0800408a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800408e:	e7fe      	b.n	800408e <HardFault_Handler+0x4>

08004090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004094:	46c0      	nop			; (mov r8, r8)
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040a8:	f000 fbc8 	bl	800483c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
	...

080040b4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80040b8:	4b03      	ldr	r3, [pc, #12]	; (80040c8 <EXTI0_1_IRQHandler+0x14>)
 80040ba:	0018      	movs	r0, r3
 80040bc:	f000 fdf4 	bl	8004ca8 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80040c0:	46c0      	nop			; (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	20000168 	.word	0x20000168

080040cc <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80040d2:	2300      	movs	r3, #0
 80040d4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80040d6:	4b12      	ldr	r3, [pc, #72]	; (8004120 <BSP_SPI1_Init+0x54>)
 80040d8:	4a12      	ldr	r2, [pc, #72]	; (8004124 <BSP_SPI1_Init+0x58>)
 80040da:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80040dc:	4b12      	ldr	r3, [pc, #72]	; (8004128 <BSP_SPI1_Init+0x5c>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	1c59      	adds	r1, r3, #1
 80040e2:	4a11      	ldr	r2, [pc, #68]	; (8004128 <BSP_SPI1_Init+0x5c>)
 80040e4:	6011      	str	r1, [r2, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d115      	bne.n	8004116 <BSP_SPI1_Init+0x4a>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80040ea:	4b0d      	ldr	r3, [pc, #52]	; (8004120 <BSP_SPI1_Init+0x54>)
 80040ec:	0018      	movs	r0, r3
 80040ee:	f002 fd35 	bl	8006b5c <HAL_SPI_GetState>
 80040f2:	1e03      	subs	r3, r0, #0
 80040f4:	d10f      	bne.n	8004116 <BSP_SPI1_Init+0x4a>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80040f6:	4b0a      	ldr	r3, [pc, #40]	; (8004120 <BSP_SPI1_Init+0x54>)
 80040f8:	0018      	movs	r0, r3
 80040fa:	f000 f887 	bl	800420c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d108      	bne.n	8004116 <BSP_SPI1_Init+0x4a>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8004104:	4b06      	ldr	r3, [pc, #24]	; (8004120 <BSP_SPI1_Init+0x54>)
 8004106:	0018      	movs	r0, r3
 8004108:	f000 f838 	bl	800417c <MX_SPI1_Init>
 800410c:	1e03      	subs	r3, r0, #0
 800410e:	d002      	beq.n	8004116 <BSP_SPI1_Init+0x4a>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8004110:	2308      	movs	r3, #8
 8004112:	425b      	negs	r3, r3
 8004114:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8004116:	687b      	ldr	r3, [r7, #4]
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	b002      	add	sp, #8
 800411e:	bd80      	pop	{r7, pc}
 8004120:	200003bc 	.word	0x200003bc
 8004124:	40013000 	.word	0x40013000
 8004128:	20000420 	.word	0x20000420

0800412c <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 800412c:	b590      	push	{r4, r7, lr}
 800412e:	b089      	sub	sp, #36	; 0x24
 8004130:	af02      	add	r7, sp, #8
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	1dbb      	adds	r3, r7, #6
 8004138:	801a      	strh	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 800413a:	2300      	movs	r3, #0
 800413c:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800413e:	1dbb      	adds	r3, r7, #6
 8004140:	881c      	ldrh	r4, [r3, #0]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	68f9      	ldr	r1, [r7, #12]
 8004146:	4808      	ldr	r0, [pc, #32]	; (8004168 <BSP_SPI1_SendRecv+0x3c>)
 8004148:	2380      	movs	r3, #128	; 0x80
 800414a:	015b      	lsls	r3, r3, #5
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	0023      	movs	r3, r4
 8004150:	f002 fb32 	bl	80067b8 <HAL_SPI_TransmitReceive>
 8004154:	1e03      	subs	r3, r0, #0
 8004156:	d002      	beq.n	800415e <BSP_SPI1_SendRecv+0x32>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004158:	2306      	movs	r3, #6
 800415a:	425b      	negs	r3, r3
 800415c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800415e:	697b      	ldr	r3, [r7, #20]
}
 8004160:	0018      	movs	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	b007      	add	sp, #28
 8004166:	bd90      	pop	{r4, r7, pc}
 8004168:	200003bc 	.word	0x200003bc

0800416c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8004170:	f000 fb76 	bl	8004860 <HAL_GetTick>
 8004174:	0003      	movs	r3, r0
}
 8004176:	0018      	movs	r0, r3
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004184:	240f      	movs	r4, #15
 8004186:	193b      	adds	r3, r7, r4
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]

  hspi->Instance = SPI1;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a1e      	ldr	r2, [pc, #120]	; (8004208 <MX_SPI1_Init+0x8c>)
 8004190:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2282      	movs	r2, #130	; 0x82
 8004196:	0052      	lsls	r2, r2, #1
 8004198:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	22e0      	movs	r2, #224	; 0xe0
 80041a4:	00d2      	lsls	r2, r2, #3
 80041a6:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2280      	movs	r2, #128	; 0x80
 80041b8:	0092      	lsls	r2, r2, #2
 80041ba:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2218      	movs	r2, #24
 80041c0:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2207      	movs	r2, #7
 80041d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2208      	movs	r2, #8
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	0018      	movs	r0, r3
 80041ea:	f002 fa25 	bl	8006638 <HAL_SPI_Init>
 80041ee:	1e03      	subs	r3, r0, #0
 80041f0:	d002      	beq.n	80041f8 <MX_SPI1_Init+0x7c>
  {
    ret = HAL_ERROR;
 80041f2:	193b      	adds	r3, r7, r4
 80041f4:	2201      	movs	r2, #1
 80041f6:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80041f8:	230f      	movs	r3, #15
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	781b      	ldrb	r3, [r3, #0]
}
 80041fe:	0018      	movs	r0, r3
 8004200:	46bd      	mov	sp, r7
 8004202:	b005      	add	sp, #20
 8004204:	bd90      	pop	{r4, r7, pc}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	40013000 	.word	0x40013000

0800420c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800420c:	b590      	push	{r4, r7, lr}
 800420e:	b08b      	sub	sp, #44	; 0x2c
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004214:	4b36      	ldr	r3, [pc, #216]	; (80042f0 <SPI1_MspInit+0xe4>)
 8004216:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004218:	4b35      	ldr	r3, [pc, #212]	; (80042f0 <SPI1_MspInit+0xe4>)
 800421a:	2180      	movs	r1, #128	; 0x80
 800421c:	0149      	lsls	r1, r1, #5
 800421e:	430a      	orrs	r2, r1
 8004220:	641a      	str	r2, [r3, #64]	; 0x40
 8004222:	4b33      	ldr	r3, [pc, #204]	; (80042f0 <SPI1_MspInit+0xe4>)
 8004224:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004226:	2380      	movs	r3, #128	; 0x80
 8004228:	015b      	lsls	r3, r3, #5
 800422a:	4013      	ands	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004230:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <SPI1_MspInit+0xe4>)
 8004232:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004234:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <SPI1_MspInit+0xe4>)
 8004236:	2101      	movs	r1, #1
 8004238:	430a      	orrs	r2, r1
 800423a:	635a      	str	r2, [r3, #52]	; 0x34
 800423c:	4b2c      	ldr	r3, [pc, #176]	; (80042f0 <SPI1_MspInit+0xe4>)
 800423e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004240:	2201      	movs	r2, #1
 8004242:	4013      	ands	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004248:	4b29      	ldr	r3, [pc, #164]	; (80042f0 <SPI1_MspInit+0xe4>)
 800424a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800424c:	4b28      	ldr	r3, [pc, #160]	; (80042f0 <SPI1_MspInit+0xe4>)
 800424e:	2102      	movs	r1, #2
 8004250:	430a      	orrs	r2, r1
 8004252:	635a      	str	r2, [r3, #52]	; 0x34
 8004254:	4b26      	ldr	r3, [pc, #152]	; (80042f0 <SPI1_MspInit+0xe4>)
 8004256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004258:	2202      	movs	r2, #2
 800425a:	4013      	ands	r3, r2
 800425c:	60bb      	str	r3, [r7, #8]
 800425e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8004260:	2414      	movs	r4, #20
 8004262:	193b      	adds	r3, r7, r4
 8004264:	2240      	movs	r2, #64	; 0x40
 8004266:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004268:	193b      	adds	r3, r7, r4
 800426a:	2202      	movs	r2, #2
 800426c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	193b      	adds	r3, r7, r4
 8004270:	2200      	movs	r2, #0
 8004272:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004274:	193b      	adds	r3, r7, r4
 8004276:	2200      	movs	r2, #0
 8004278:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 800427a:	193b      	adds	r3, r7, r4
 800427c:	2200      	movs	r2, #0
 800427e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8004280:	193a      	adds	r2, r7, r4
 8004282:	23a0      	movs	r3, #160	; 0xa0
 8004284:	05db      	lsls	r3, r3, #23
 8004286:	0011      	movs	r1, r2
 8004288:	0018      	movs	r0, r3
 800428a:	f000 ff49 	bl	8005120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800428e:	193b      	adds	r3, r7, r4
 8004290:	2280      	movs	r2, #128	; 0x80
 8004292:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004294:	193b      	adds	r3, r7, r4
 8004296:	2202      	movs	r2, #2
 8004298:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429a:	193b      	adds	r3, r7, r4
 800429c:	2200      	movs	r2, #0
 800429e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a0:	193b      	adds	r3, r7, r4
 80042a2:	2200      	movs	r2, #0
 80042a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80042a6:	193b      	adds	r3, r7, r4
 80042a8:	2200      	movs	r2, #0
 80042aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80042ac:	193a      	adds	r2, r7, r4
 80042ae:	23a0      	movs	r3, #160	; 0xa0
 80042b0:	05db      	lsls	r3, r3, #23
 80042b2:	0011      	movs	r1, r2
 80042b4:	0018      	movs	r0, r3
 80042b6:	f000 ff33 	bl	8005120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80042ba:	0021      	movs	r1, r4
 80042bc:	187b      	adds	r3, r7, r1
 80042be:	2208      	movs	r2, #8
 80042c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c2:	187b      	adds	r3, r7, r1
 80042c4:	2202      	movs	r2, #2
 80042c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c8:	187b      	adds	r3, r7, r1
 80042ca:	2200      	movs	r2, #0
 80042cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ce:	187b      	adds	r3, r7, r1
 80042d0:	2200      	movs	r2, #0
 80042d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80042d4:	187b      	adds	r3, r7, r1
 80042d6:	2200      	movs	r2, #0
 80042d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80042da:	187b      	adds	r3, r7, r1
 80042dc:	4a05      	ldr	r2, [pc, #20]	; (80042f4 <SPI1_MspInit+0xe8>)
 80042de:	0019      	movs	r1, r3
 80042e0:	0010      	movs	r0, r2
 80042e2:	f000 ff1d 	bl	8005120 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b00b      	add	sp, #44	; 0x2c
 80042ec:	bd90      	pop	{r4, r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	40021000 	.word	0x40021000
 80042f4:	50000400 	.word	0x50000400

080042f8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004304:	2300      	movs	r3, #0
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	e00a      	b.n	8004320 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800430a:	e000      	b.n	800430e <_read+0x16>
 800430c:	bf00      	nop
 800430e:	0001      	movs	r1, r0
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	60ba      	str	r2, [r7, #8]
 8004316:	b2ca      	uxtb	r2, r1
 8004318:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	3301      	adds	r3, #1
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	429a      	cmp	r2, r3
 8004326:	dbf0      	blt.n	800430a <_read+0x12>
	}

return len;
 8004328:	687b      	ldr	r3, [r7, #4]
}
 800432a:	0018      	movs	r0, r3
 800432c:	46bd      	mov	sp, r7
 800432e:	b006      	add	sp, #24
 8004330:	bd80      	pop	{r7, pc}

08004332 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b086      	sub	sp, #24
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800433e:	2300      	movs	r3, #0
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	e009      	b.n	8004358 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	60ba      	str	r2, [r7, #8]
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	0018      	movs	r0, r3
 800434e:	f7fe fcab 	bl	8002ca8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	3301      	adds	r3, #1
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	429a      	cmp	r2, r3
 800435e:	dbf1      	blt.n	8004344 <_write+0x12>
	}
	return len;
 8004360:	687b      	ldr	r3, [r7, #4]
}
 8004362:	0018      	movs	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	b006      	add	sp, #24
 8004368:	bd80      	pop	{r7, pc}

0800436a <_close>:

int _close(int file)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b082      	sub	sp, #8
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
	return -1;
 8004372:	2301      	movs	r3, #1
 8004374:	425b      	negs	r3, r3
}
 8004376:	0018      	movs	r0, r3
 8004378:	46bd      	mov	sp, r7
 800437a:	b002      	add	sp, #8
 800437c:	bd80      	pop	{r7, pc}

0800437e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	2280      	movs	r2, #128	; 0x80
 800438c:	0192      	lsls	r2, r2, #6
 800438e:	605a      	str	r2, [r3, #4]
	return 0;
 8004390:	2300      	movs	r3, #0
}
 8004392:	0018      	movs	r0, r3
 8004394:	46bd      	mov	sp, r7
 8004396:	b002      	add	sp, #8
 8004398:	bd80      	pop	{r7, pc}

0800439a <_isatty>:

int _isatty(int file)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b082      	sub	sp, #8
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
	return 1;
 80043a2:	2301      	movs	r3, #1
}
 80043a4:	0018      	movs	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	b002      	add	sp, #8
 80043aa:	bd80      	pop	{r7, pc}

080043ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
	return 0;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	0018      	movs	r0, r3
 80043bc:	46bd      	mov	sp, r7
 80043be:	b004      	add	sp, #16
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80043cc:	4a14      	ldr	r2, [pc, #80]	; (8004420 <_sbrk+0x5c>)
 80043ce:	4b15      	ldr	r3, [pc, #84]	; (8004424 <_sbrk+0x60>)
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043d8:	4b13      	ldr	r3, [pc, #76]	; (8004428 <_sbrk+0x64>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d102      	bne.n	80043e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043e0:	4b11      	ldr	r3, [pc, #68]	; (8004428 <_sbrk+0x64>)
 80043e2:	4a12      	ldr	r2, [pc, #72]	; (800442c <_sbrk+0x68>)
 80043e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043e6:	4b10      	ldr	r3, [pc, #64]	; (8004428 <_sbrk+0x64>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	18d3      	adds	r3, r2, r3
 80043ee:	693a      	ldr	r2, [r7, #16]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d207      	bcs.n	8004404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043f4:	f005 f81c 	bl	8009430 <__errno>
 80043f8:	0003      	movs	r3, r0
 80043fa:	220c      	movs	r2, #12
 80043fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043fe:	2301      	movs	r3, #1
 8004400:	425b      	negs	r3, r3
 8004402:	e009      	b.n	8004418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004404:	4b08      	ldr	r3, [pc, #32]	; (8004428 <_sbrk+0x64>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800440a:	4b07      	ldr	r3, [pc, #28]	; (8004428 <_sbrk+0x64>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	18d2      	adds	r2, r2, r3
 8004412:	4b05      	ldr	r3, [pc, #20]	; (8004428 <_sbrk+0x64>)
 8004414:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004416:	68fb      	ldr	r3, [r7, #12]
}
 8004418:	0018      	movs	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	b006      	add	sp, #24
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20024000 	.word	0x20024000
 8004424:	00000400 	.word	0x00000400
 8004428:	20000424 	.word	0x20000424
 800442c:	20000828 	.word	0x20000828

08004430 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004434:	46c0      	nop			; (mov r8, r8)
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b088      	sub	sp, #32
 8004440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004442:	2310      	movs	r3, #16
 8004444:	18fb      	adds	r3, r7, r3
 8004446:	0018      	movs	r0, r3
 8004448:	2310      	movs	r3, #16
 800444a:	001a      	movs	r2, r3
 800444c:	2100      	movs	r1, #0
 800444e:	f005 fa09 	bl	8009864 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	0018      	movs	r0, r3
 8004456:	230c      	movs	r3, #12
 8004458:	001a      	movs	r2, r3
 800445a:	2100      	movs	r1, #0
 800445c:	f005 fa02 	bl	8009864 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004460:	4b21      	ldr	r3, [pc, #132]	; (80044e8 <MX_TIM1_Init+0xac>)
 8004462:	4a22      	ldr	r2, [pc, #136]	; (80044ec <MX_TIM1_Init+0xb0>)
 8004464:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004466:	4b20      	ldr	r3, [pc, #128]	; (80044e8 <MX_TIM1_Init+0xac>)
 8004468:	2200      	movs	r2, #0
 800446a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800446c:	4b1e      	ldr	r3, [pc, #120]	; (80044e8 <MX_TIM1_Init+0xac>)
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004472:	4b1d      	ldr	r3, [pc, #116]	; (80044e8 <MX_TIM1_Init+0xac>)
 8004474:	4a1e      	ldr	r2, [pc, #120]	; (80044f0 <MX_TIM1_Init+0xb4>)
 8004476:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004478:	4b1b      	ldr	r3, [pc, #108]	; (80044e8 <MX_TIM1_Init+0xac>)
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800447e:	4b1a      	ldr	r3, [pc, #104]	; (80044e8 <MX_TIM1_Init+0xac>)
 8004480:	2200      	movs	r2, #0
 8004482:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004484:	4b18      	ldr	r3, [pc, #96]	; (80044e8 <MX_TIM1_Init+0xac>)
 8004486:	2200      	movs	r2, #0
 8004488:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800448a:	4b17      	ldr	r3, [pc, #92]	; (80044e8 <MX_TIM1_Init+0xac>)
 800448c:	0018      	movs	r0, r3
 800448e:	f002 fce7 	bl	8006e60 <HAL_TIM_Base_Init>
 8004492:	1e03      	subs	r3, r0, #0
 8004494:	d001      	beq.n	800449a <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8004496:	f7fe fcaf 	bl	8002df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800449a:	2110      	movs	r1, #16
 800449c:	187b      	adds	r3, r7, r1
 800449e:	2280      	movs	r2, #128	; 0x80
 80044a0:	0152      	lsls	r2, r2, #5
 80044a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80044a4:	187a      	adds	r2, r7, r1
 80044a6:	4b10      	ldr	r3, [pc, #64]	; (80044e8 <MX_TIM1_Init+0xac>)
 80044a8:	0011      	movs	r1, r2
 80044aa:	0018      	movs	r0, r3
 80044ac:	f002 fd8a 	bl	8006fc4 <HAL_TIM_ConfigClockSource>
 80044b0:	1e03      	subs	r3, r0, #0
 80044b2:	d001      	beq.n	80044b8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80044b4:	f7fe fca0 	bl	8002df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044b8:	1d3b      	adds	r3, r7, #4
 80044ba:	2200      	movs	r2, #0
 80044bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80044be:	1d3b      	adds	r3, r7, #4
 80044c0:	2200      	movs	r2, #0
 80044c2:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044c4:	1d3b      	adds	r3, r7, #4
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80044ca:	1d3a      	adds	r2, r7, #4
 80044cc:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <MX_TIM1_Init+0xac>)
 80044ce:	0011      	movs	r1, r2
 80044d0:	0018      	movs	r0, r3
 80044d2:	f002 ff73 	bl	80073bc <HAL_TIMEx_MasterConfigSynchronization>
 80044d6:	1e03      	subs	r3, r0, #0
 80044d8:	d001      	beq.n	80044de <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80044da:	f7fe fc8d 	bl	8002df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	46bd      	mov	sp, r7
 80044e2:	b008      	add	sp, #32
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	20000428 	.word	0x20000428
 80044ec:	40012c00 	.word	0x40012c00
 80044f0:	0000ffff 	.word	0x0000ffff

080044f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80044f4:	b590      	push	{r4, r7, lr}
 80044f6:	b097      	sub	sp, #92	; 0x5c
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044fc:	240c      	movs	r4, #12
 80044fe:	193b      	adds	r3, r7, r4
 8004500:	0018      	movs	r0, r3
 8004502:	234c      	movs	r3, #76	; 0x4c
 8004504:	001a      	movs	r2, r3
 8004506:	2100      	movs	r1, #0
 8004508:	f005 f9ac 	bl	8009864 <memset>
  if(tim_baseHandle->Instance==TIM1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a11      	ldr	r2, [pc, #68]	; (8004558 <HAL_TIM_Base_MspInit+0x64>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d11c      	bne.n	8004550 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004516:	193b      	adds	r3, r7, r4
 8004518:	2280      	movs	r2, #128	; 0x80
 800451a:	0392      	lsls	r2, r2, #14
 800451c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800451e:	193b      	adds	r3, r7, r4
 8004520:	2200      	movs	r2, #0
 8004522:	639a      	str	r2, [r3, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004524:	193b      	adds	r3, r7, r4
 8004526:	0018      	movs	r0, r3
 8004528:	f001 fe4a 	bl	80061c0 <HAL_RCCEx_PeriphCLKConfig>
 800452c:	1e03      	subs	r3, r0, #0
 800452e:	d001      	beq.n	8004534 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004530:	f7fe fc62 	bl	8002df8 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004534:	4b09      	ldr	r3, [pc, #36]	; (800455c <HAL_TIM_Base_MspInit+0x68>)
 8004536:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004538:	4b08      	ldr	r3, [pc, #32]	; (800455c <HAL_TIM_Base_MspInit+0x68>)
 800453a:	2180      	movs	r1, #128	; 0x80
 800453c:	0109      	lsls	r1, r1, #4
 800453e:	430a      	orrs	r2, r1
 8004540:	641a      	str	r2, [r3, #64]	; 0x40
 8004542:	4b06      	ldr	r3, [pc, #24]	; (800455c <HAL_TIM_Base_MspInit+0x68>)
 8004544:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	4013      	ands	r3, r2
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004550:	46c0      	nop			; (mov r8, r8)
 8004552:	46bd      	mov	sp, r7
 8004554:	b017      	add	sp, #92	; 0x5c
 8004556:	bd90      	pop	{r4, r7, pc}
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40021000 	.word	0x40021000

08004560 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004564:	4b23      	ldr	r3, [pc, #140]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004566:	4a24      	ldr	r2, [pc, #144]	; (80045f8 <MX_USART2_UART_Init+0x98>)
 8004568:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800456a:	4b22      	ldr	r3, [pc, #136]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 800456c:	22e1      	movs	r2, #225	; 0xe1
 800456e:	0252      	lsls	r2, r2, #9
 8004570:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004572:	4b20      	ldr	r3, [pc, #128]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004574:	2200      	movs	r2, #0
 8004576:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004578:	4b1e      	ldr	r3, [pc, #120]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 800457a:	2200      	movs	r2, #0
 800457c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800457e:	4b1d      	ldr	r3, [pc, #116]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004580:	2200      	movs	r2, #0
 8004582:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004584:	4b1b      	ldr	r3, [pc, #108]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004586:	220c      	movs	r2, #12
 8004588:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800458a:	4b1a      	ldr	r3, [pc, #104]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 800458c:	2200      	movs	r2, #0
 800458e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004590:	4b18      	ldr	r3, [pc, #96]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004592:	2200      	movs	r2, #0
 8004594:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004596:	4b17      	ldr	r3, [pc, #92]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 8004598:	2200      	movs	r2, #0
 800459a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800459c:	4b15      	ldr	r3, [pc, #84]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 800459e:	2200      	movs	r2, #0
 80045a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045a2:	4b14      	ldr	r3, [pc, #80]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045a8:	4b12      	ldr	r3, [pc, #72]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 80045aa:	0018      	movs	r0, r3
 80045ac:	f002 ff7c 	bl	80074a8 <HAL_UART_Init>
 80045b0:	1e03      	subs	r3, r0, #0
 80045b2:	d001      	beq.n	80045b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80045b4:	f7fe fc20 	bl	8002df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045b8:	4b0e      	ldr	r3, [pc, #56]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 80045ba:	2100      	movs	r1, #0
 80045bc:	0018      	movs	r0, r3
 80045be:	f003 fdbf 	bl	8008140 <HAL_UARTEx_SetTxFifoThreshold>
 80045c2:	1e03      	subs	r3, r0, #0
 80045c4:	d001      	beq.n	80045ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80045c6:	f7fe fc17 	bl	8002df8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045ca:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 80045cc:	2100      	movs	r1, #0
 80045ce:	0018      	movs	r0, r3
 80045d0:	f003 fdf6 	bl	80081c0 <HAL_UARTEx_SetRxFifoThreshold>
 80045d4:	1e03      	subs	r3, r0, #0
 80045d6:	d001      	beq.n	80045dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80045d8:	f7fe fc0e 	bl	8002df8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80045dc:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <MX_USART2_UART_Init+0x94>)
 80045de:	0018      	movs	r0, r3
 80045e0:	f003 fd74 	bl	80080cc <HAL_UARTEx_DisableFifoMode>
 80045e4:	1e03      	subs	r3, r0, #0
 80045e6:	d001      	beq.n	80045ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80045e8:	f7fe fc06 	bl	8002df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80045ec:	46c0      	nop			; (mov r8, r8)
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	20000474 	.word	0x20000474
 80045f8:	40004400 	.word	0x40004400

080045fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80045fc:	b590      	push	{r4, r7, lr}
 80045fe:	b09d      	sub	sp, #116	; 0x74
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004604:	235c      	movs	r3, #92	; 0x5c
 8004606:	18fb      	adds	r3, r7, r3
 8004608:	0018      	movs	r0, r3
 800460a:	2314      	movs	r3, #20
 800460c:	001a      	movs	r2, r3
 800460e:	2100      	movs	r1, #0
 8004610:	f005 f928 	bl	8009864 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004614:	2410      	movs	r4, #16
 8004616:	193b      	adds	r3, r7, r4
 8004618:	0018      	movs	r0, r3
 800461a:	234c      	movs	r3, #76	; 0x4c
 800461c:	001a      	movs	r2, r3
 800461e:	2100      	movs	r1, #0
 8004620:	f005 f920 	bl	8009864 <memset>
  if(uartHandle->Instance==USART2)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a22      	ldr	r2, [pc, #136]	; (80046b4 <HAL_UART_MspInit+0xb8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d13e      	bne.n	80046ac <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800462e:	193b      	adds	r3, r7, r4
 8004630:	2202      	movs	r2, #2
 8004632:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004634:	193b      	adds	r3, r7, r4
 8004636:	2200      	movs	r2, #0
 8004638:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800463a:	193b      	adds	r3, r7, r4
 800463c:	0018      	movs	r0, r3
 800463e:	f001 fdbf 	bl	80061c0 <HAL_RCCEx_PeriphCLKConfig>
 8004642:	1e03      	subs	r3, r0, #0
 8004644:	d001      	beq.n	800464a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004646:	f7fe fbd7 	bl	8002df8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800464a:	4b1b      	ldr	r3, [pc, #108]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 800464c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800464e:	4b1a      	ldr	r3, [pc, #104]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 8004650:	2180      	movs	r1, #128	; 0x80
 8004652:	0289      	lsls	r1, r1, #10
 8004654:	430a      	orrs	r2, r1
 8004656:	63da      	str	r2, [r3, #60]	; 0x3c
 8004658:	4b17      	ldr	r3, [pc, #92]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 800465a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	029b      	lsls	r3, r3, #10
 8004660:	4013      	ands	r3, r2
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004666:	4b14      	ldr	r3, [pc, #80]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 8004668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800466a:	4b13      	ldr	r3, [pc, #76]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 800466c:	2101      	movs	r1, #1
 800466e:	430a      	orrs	r2, r1
 8004670:	635a      	str	r2, [r3, #52]	; 0x34
 8004672:	4b11      	ldr	r3, [pc, #68]	; (80046b8 <HAL_UART_MspInit+0xbc>)
 8004674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004676:	2201      	movs	r2, #1
 8004678:	4013      	ands	r3, r2
 800467a:	60bb      	str	r3, [r7, #8]
 800467c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800467e:	215c      	movs	r1, #92	; 0x5c
 8004680:	187b      	adds	r3, r7, r1
 8004682:	220c      	movs	r2, #12
 8004684:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004686:	187b      	adds	r3, r7, r1
 8004688:	2202      	movs	r2, #2
 800468a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468c:	187b      	adds	r3, r7, r1
 800468e:	2200      	movs	r2, #0
 8004690:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004692:	187b      	adds	r3, r7, r1
 8004694:	2200      	movs	r2, #0
 8004696:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004698:	187b      	adds	r3, r7, r1
 800469a:	2201      	movs	r2, #1
 800469c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800469e:	187a      	adds	r2, r7, r1
 80046a0:	23a0      	movs	r3, #160	; 0xa0
 80046a2:	05db      	lsls	r3, r3, #23
 80046a4:	0011      	movs	r1, r2
 80046a6:	0018      	movs	r0, r3
 80046a8:	f000 fd3a 	bl	8005120 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80046ac:	46c0      	nop			; (mov r8, r8)
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b01d      	add	sp, #116	; 0x74
 80046b2:	bd90      	pop	{r4, r7, pc}
 80046b4:	40004400 	.word	0x40004400
 80046b8:	40021000 	.word	0x40021000

080046bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80046bc:	480d      	ldr	r0, [pc, #52]	; (80046f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80046be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80046c0:	f7ff feb6 	bl	8004430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80046c4:	480c      	ldr	r0, [pc, #48]	; (80046f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80046c6:	490d      	ldr	r1, [pc, #52]	; (80046fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80046c8:	4a0d      	ldr	r2, [pc, #52]	; (8004700 <LoopForever+0xe>)
  movs r3, #0
 80046ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80046cc:	e002      	b.n	80046d4 <LoopCopyDataInit>

080046ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80046ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80046d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80046d2:	3304      	adds	r3, #4

080046d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80046d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80046d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046d8:	d3f9      	bcc.n	80046ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046da:	4a0a      	ldr	r2, [pc, #40]	; (8004704 <LoopForever+0x12>)
  ldr r4, =_ebss
 80046dc:	4c0a      	ldr	r4, [pc, #40]	; (8004708 <LoopForever+0x16>)
  movs r3, #0
 80046de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046e0:	e001      	b.n	80046e6 <LoopFillZerobss>

080046e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046e4:	3204      	adds	r2, #4

080046e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046e8:	d3fb      	bcc.n	80046e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80046ea:	f005 f88b 	bl	8009804 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80046ee:	f7fe faed 	bl	8002ccc <main>

080046f2 <LoopForever>:

LoopForever:
  b LoopForever
 80046f2:	e7fe      	b.n	80046f2 <LoopForever>
  ldr   r0, =_estack
 80046f4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80046f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046fc:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 8004700:	0800b3f0 	.word	0x0800b3f0
  ldr r2, =_sbss
 8004704:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8004708:	20000824 	.word	0x20000824

0800470c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800470c:	e7fe      	b.n	800470c <ADC1_COMP_IRQHandler>
	...

08004710 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004716:	1dfb      	adds	r3, r7, #7
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800471c:	4b0b      	ldr	r3, [pc, #44]	; (800474c <HAL_Init+0x3c>)
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	4b0a      	ldr	r3, [pc, #40]	; (800474c <HAL_Init+0x3c>)
 8004722:	2180      	movs	r1, #128	; 0x80
 8004724:	0049      	lsls	r1, r1, #1
 8004726:	430a      	orrs	r2, r1
 8004728:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800472a:	2000      	movs	r0, #0
 800472c:	f000 f83c 	bl	80047a8 <HAL_InitTick>
 8004730:	1e03      	subs	r3, r0, #0
 8004732:	d003      	beq.n	800473c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004734:	1dfb      	adds	r3, r7, #7
 8004736:	2201      	movs	r2, #1
 8004738:	701a      	strb	r2, [r3, #0]
 800473a:	e001      	b.n	8004740 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800473c:	f7ff fc7e 	bl	800403c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004740:	1dfb      	adds	r3, r7, #7
 8004742:	781b      	ldrb	r3, [r3, #0]
}
 8004744:	0018      	movs	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	b002      	add	sp, #8
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40022000 	.word	0x40022000

08004750 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004754:	4b10      	ldr	r3, [pc, #64]	; (8004798 <HAL_DeInit+0x48>)
 8004756:	2201      	movs	r2, #1
 8004758:	4252      	negs	r2, r2
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_RCC_APB1_RELEASE_RESET();
 800475c:	4b0e      	ldr	r3, [pc, #56]	; (8004798 <HAL_DeInit+0x48>)
 800475e:	2200      	movs	r2, #0
 8004760:	62da      	str	r2, [r3, #44]	; 0x2c

  __HAL_RCC_APB2_FORCE_RESET();
 8004762:	4b0d      	ldr	r3, [pc, #52]	; (8004798 <HAL_DeInit+0x48>)
 8004764:	2201      	movs	r2, #1
 8004766:	4252      	negs	r2, r2
 8004768:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_APB2_RELEASE_RESET();
 800476a:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <HAL_DeInit+0x48>)
 800476c:	2200      	movs	r2, #0
 800476e:	631a      	str	r2, [r3, #48]	; 0x30

  __HAL_RCC_AHB_FORCE_RESET();
 8004770:	4b09      	ldr	r3, [pc, #36]	; (8004798 <HAL_DeInit+0x48>)
 8004772:	2201      	movs	r2, #1
 8004774:	4252      	negs	r2, r2
 8004776:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB_RELEASE_RESET();
 8004778:	4b07      	ldr	r3, [pc, #28]	; (8004798 <HAL_DeInit+0x48>)
 800477a:	2200      	movs	r2, #0
 800477c:	629a      	str	r2, [r3, #40]	; 0x28

  __HAL_RCC_IOP_FORCE_RESET();
 800477e:	4b06      	ldr	r3, [pc, #24]	; (8004798 <HAL_DeInit+0x48>)
 8004780:	2201      	movs	r2, #1
 8004782:	4252      	negs	r2, r2
 8004784:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_IOP_RELEASE_RESET();
 8004786:	4b04      	ldr	r3, [pc, #16]	; (8004798 <HAL_DeInit+0x48>)
 8004788:	2200      	movs	r2, #0
 800478a:	625a      	str	r2, [r3, #36]	; 0x24

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800478c:	f000 f806 	bl	800479c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	0018      	movs	r0, r3
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40021000 	.word	0x40021000

0800479c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80047a0:	46c0      	nop			; (mov r8, r8)
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
	...

080047a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047a8:	b590      	push	{r4, r7, lr}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80047b0:	230f      	movs	r3, #15
 80047b2:	18fb      	adds	r3, r7, r3
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80047b8:	4b1d      	ldr	r3, [pc, #116]	; (8004830 <HAL_InitTick+0x88>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d02b      	beq.n	8004818 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80047c0:	4b1c      	ldr	r3, [pc, #112]	; (8004834 <HAL_InitTick+0x8c>)
 80047c2:	681c      	ldr	r4, [r3, #0]
 80047c4:	4b1a      	ldr	r3, [pc, #104]	; (8004830 <HAL_InitTick+0x88>)
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	0019      	movs	r1, r3
 80047ca:	23fa      	movs	r3, #250	; 0xfa
 80047cc:	0098      	lsls	r0, r3, #2
 80047ce:	f7fd fb5f 	bl	8001e90 <__udivsi3>
 80047d2:	0003      	movs	r3, r0
 80047d4:	0019      	movs	r1, r3
 80047d6:	0020      	movs	r0, r4
 80047d8:	f7fd fb5a 	bl	8001e90 <__udivsi3>
 80047dc:	0003      	movs	r3, r0
 80047de:	0018      	movs	r0, r3
 80047e0:	f000 f93d 	bl	8004a5e <HAL_SYSTICK_Config>
 80047e4:	1e03      	subs	r3, r0, #0
 80047e6:	d112      	bne.n	800480e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b03      	cmp	r3, #3
 80047ec:	d80a      	bhi.n	8004804 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	2301      	movs	r3, #1
 80047f2:	425b      	negs	r3, r3
 80047f4:	2200      	movs	r2, #0
 80047f6:	0018      	movs	r0, r3
 80047f8:	f000 f90c 	bl	8004a14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047fc:	4b0e      	ldr	r3, [pc, #56]	; (8004838 <HAL_InitTick+0x90>)
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	e00d      	b.n	8004820 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004804:	230f      	movs	r3, #15
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e008      	b.n	8004820 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800480e:	230f      	movs	r3, #15
 8004810:	18fb      	adds	r3, r7, r3
 8004812:	2201      	movs	r2, #1
 8004814:	701a      	strb	r2, [r3, #0]
 8004816:	e003      	b.n	8004820 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004818:	230f      	movs	r3, #15
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	2201      	movs	r2, #1
 800481e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004820:	230f      	movs	r3, #15
 8004822:	18fb      	adds	r3, r7, r3
 8004824:	781b      	ldrb	r3, [r3, #0]
}
 8004826:	0018      	movs	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	b005      	add	sp, #20
 800482c:	bd90      	pop	{r4, r7, pc}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	20000058 	.word	0x20000058
 8004834:	20000050 	.word	0x20000050
 8004838:	20000054 	.word	0x20000054

0800483c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004840:	4b05      	ldr	r3, [pc, #20]	; (8004858 <HAL_IncTick+0x1c>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	001a      	movs	r2, r3
 8004846:	4b05      	ldr	r3, [pc, #20]	; (800485c <HAL_IncTick+0x20>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	18d2      	adds	r2, r2, r3
 800484c:	4b03      	ldr	r3, [pc, #12]	; (800485c <HAL_IncTick+0x20>)
 800484e:	601a      	str	r2, [r3, #0]
}
 8004850:	46c0      	nop			; (mov r8, r8)
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	20000058 	.word	0x20000058
 800485c:	20000508 	.word	0x20000508

08004860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  return uwTick;
 8004864:	4b02      	ldr	r3, [pc, #8]	; (8004870 <HAL_GetTick+0x10>)
 8004866:	681b      	ldr	r3, [r3, #0]
}
 8004868:	0018      	movs	r0, r3
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	20000508 	.word	0x20000508

08004874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800487c:	f7ff fff0 	bl	8004860 <HAL_GetTick>
 8004880:	0003      	movs	r3, r0
 8004882:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	3301      	adds	r3, #1
 800488c:	d005      	beq.n	800489a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800488e:	4b0a      	ldr	r3, [pc, #40]	; (80048b8 <HAL_Delay+0x44>)
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	001a      	movs	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	189b      	adds	r3, r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	f7ff ffe0 	bl	8004860 <HAL_GetTick>
 80048a0:	0002      	movs	r2, r0
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d8f7      	bhi.n	800489c <HAL_Delay+0x28>
  {
  }
}
 80048ac:	46c0      	nop			; (mov r8, r8)
 80048ae:	46c0      	nop			; (mov r8, r8)
 80048b0:	46bd      	mov	sp, r7
 80048b2:	b004      	add	sp, #16
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	20000058 	.word	0x20000058

080048bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	0002      	movs	r2, r0
 80048c4:	1dfb      	adds	r3, r7, #7
 80048c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80048c8:	1dfb      	adds	r3, r7, #7
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	2b7f      	cmp	r3, #127	; 0x7f
 80048ce:	d809      	bhi.n	80048e4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048d0:	1dfb      	adds	r3, r7, #7
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	001a      	movs	r2, r3
 80048d6:	231f      	movs	r3, #31
 80048d8:	401a      	ands	r2, r3
 80048da:	4b04      	ldr	r3, [pc, #16]	; (80048ec <__NVIC_EnableIRQ+0x30>)
 80048dc:	2101      	movs	r1, #1
 80048de:	4091      	lsls	r1, r2
 80048e0:	000a      	movs	r2, r1
 80048e2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80048e4:	46c0      	nop			; (mov r8, r8)
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b002      	add	sp, #8
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	e000e100 	.word	0xe000e100

080048f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048f0:	b590      	push	{r4, r7, lr}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	0002      	movs	r2, r0
 80048f8:	6039      	str	r1, [r7, #0]
 80048fa:	1dfb      	adds	r3, r7, #7
 80048fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80048fe:	1dfb      	adds	r3, r7, #7
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b7f      	cmp	r3, #127	; 0x7f
 8004904:	d828      	bhi.n	8004958 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004906:	4a2f      	ldr	r2, [pc, #188]	; (80049c4 <__NVIC_SetPriority+0xd4>)
 8004908:	1dfb      	adds	r3, r7, #7
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	b25b      	sxtb	r3, r3
 800490e:	089b      	lsrs	r3, r3, #2
 8004910:	33c0      	adds	r3, #192	; 0xc0
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	589b      	ldr	r3, [r3, r2]
 8004916:	1dfa      	adds	r2, r7, #7
 8004918:	7812      	ldrb	r2, [r2, #0]
 800491a:	0011      	movs	r1, r2
 800491c:	2203      	movs	r2, #3
 800491e:	400a      	ands	r2, r1
 8004920:	00d2      	lsls	r2, r2, #3
 8004922:	21ff      	movs	r1, #255	; 0xff
 8004924:	4091      	lsls	r1, r2
 8004926:	000a      	movs	r2, r1
 8004928:	43d2      	mvns	r2, r2
 800492a:	401a      	ands	r2, r3
 800492c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	019b      	lsls	r3, r3, #6
 8004932:	22ff      	movs	r2, #255	; 0xff
 8004934:	401a      	ands	r2, r3
 8004936:	1dfb      	adds	r3, r7, #7
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	0018      	movs	r0, r3
 800493c:	2303      	movs	r3, #3
 800493e:	4003      	ands	r3, r0
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004944:	481f      	ldr	r0, [pc, #124]	; (80049c4 <__NVIC_SetPriority+0xd4>)
 8004946:	1dfb      	adds	r3, r7, #7
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	b25b      	sxtb	r3, r3
 800494c:	089b      	lsrs	r3, r3, #2
 800494e:	430a      	orrs	r2, r1
 8004950:	33c0      	adds	r3, #192	; 0xc0
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004956:	e031      	b.n	80049bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004958:	4a1b      	ldr	r2, [pc, #108]	; (80049c8 <__NVIC_SetPriority+0xd8>)
 800495a:	1dfb      	adds	r3, r7, #7
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	0019      	movs	r1, r3
 8004960:	230f      	movs	r3, #15
 8004962:	400b      	ands	r3, r1
 8004964:	3b08      	subs	r3, #8
 8004966:	089b      	lsrs	r3, r3, #2
 8004968:	3306      	adds	r3, #6
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	18d3      	adds	r3, r2, r3
 800496e:	3304      	adds	r3, #4
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	1dfa      	adds	r2, r7, #7
 8004974:	7812      	ldrb	r2, [r2, #0]
 8004976:	0011      	movs	r1, r2
 8004978:	2203      	movs	r2, #3
 800497a:	400a      	ands	r2, r1
 800497c:	00d2      	lsls	r2, r2, #3
 800497e:	21ff      	movs	r1, #255	; 0xff
 8004980:	4091      	lsls	r1, r2
 8004982:	000a      	movs	r2, r1
 8004984:	43d2      	mvns	r2, r2
 8004986:	401a      	ands	r2, r3
 8004988:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	019b      	lsls	r3, r3, #6
 800498e:	22ff      	movs	r2, #255	; 0xff
 8004990:	401a      	ands	r2, r3
 8004992:	1dfb      	adds	r3, r7, #7
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	0018      	movs	r0, r3
 8004998:	2303      	movs	r3, #3
 800499a:	4003      	ands	r3, r0
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80049a0:	4809      	ldr	r0, [pc, #36]	; (80049c8 <__NVIC_SetPriority+0xd8>)
 80049a2:	1dfb      	adds	r3, r7, #7
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	001c      	movs	r4, r3
 80049a8:	230f      	movs	r3, #15
 80049aa:	4023      	ands	r3, r4
 80049ac:	3b08      	subs	r3, #8
 80049ae:	089b      	lsrs	r3, r3, #2
 80049b0:	430a      	orrs	r2, r1
 80049b2:	3306      	adds	r3, #6
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	18c3      	adds	r3, r0, r3
 80049b8:	3304      	adds	r3, #4
 80049ba:	601a      	str	r2, [r3, #0]
}
 80049bc:	46c0      	nop			; (mov r8, r8)
 80049be:	46bd      	mov	sp, r7
 80049c0:	b003      	add	sp, #12
 80049c2:	bd90      	pop	{r4, r7, pc}
 80049c4:	e000e100 	.word	0xe000e100
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	1e5a      	subs	r2, r3, #1
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	045b      	lsls	r3, r3, #17
 80049dc:	429a      	cmp	r2, r3
 80049de:	d301      	bcc.n	80049e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049e0:	2301      	movs	r3, #1
 80049e2:	e010      	b.n	8004a06 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <SysTick_Config+0x44>)
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	3a01      	subs	r2, #1
 80049ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049ec:	2301      	movs	r3, #1
 80049ee:	425b      	negs	r3, r3
 80049f0:	2103      	movs	r1, #3
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7ff ff7c 	bl	80048f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049f8:	4b05      	ldr	r3, [pc, #20]	; (8004a10 <SysTick_Config+0x44>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049fe:	4b04      	ldr	r3, [pc, #16]	; (8004a10 <SysTick_Config+0x44>)
 8004a00:	2207      	movs	r2, #7
 8004a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	0018      	movs	r0, r3
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b002      	add	sp, #8
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	e000e010 	.word	0xe000e010

08004a14 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60b9      	str	r1, [r7, #8]
 8004a1c:	607a      	str	r2, [r7, #4]
 8004a1e:	210f      	movs	r1, #15
 8004a20:	187b      	adds	r3, r7, r1
 8004a22:	1c02      	adds	r2, r0, #0
 8004a24:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	187b      	adds	r3, r7, r1
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	b25b      	sxtb	r3, r3
 8004a2e:	0011      	movs	r1, r2
 8004a30:	0018      	movs	r0, r3
 8004a32:	f7ff ff5d 	bl	80048f0 <__NVIC_SetPriority>
}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b004      	add	sp, #16
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	b082      	sub	sp, #8
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	0002      	movs	r2, r0
 8004a46:	1dfb      	adds	r3, r7, #7
 8004a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a4a:	1dfb      	adds	r3, r7, #7
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	b25b      	sxtb	r3, r3
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7ff ff33 	bl	80048bc <__NVIC_EnableIRQ>
}
 8004a56:	46c0      	nop			; (mov r8, r8)
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	b002      	add	sp, #8
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b082      	sub	sp, #8
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7ff ffaf 	bl	80049cc <SysTick_Config>
 8004a6e:	0003      	movs	r3, r0
}
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b002      	add	sp, #8
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e056      	b.n	8004b38 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	7f5b      	ldrb	r3, [r3, #29]
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d106      	bne.n	8004aa2 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f7fd ff8d 	bl	80029bc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	791b      	ldrb	r3, [r3, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10c      	bne.n	8004aca <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a22      	ldr	r2, [pc, #136]	; (8004b40 <HAL_CRC_Init+0xc8>)
 8004ab6:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2118      	movs	r1, #24
 8004ac4:	438a      	bics	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	e00b      	b.n	8004ae2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6899      	ldr	r1, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f000 f835 	bl	8004b44 <HAL_CRCEx_Polynomial_Set>
 8004ada:	1e03      	subs	r3, r0, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e02a      	b.n	8004b38 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	795b      	ldrb	r3, [r3, #5]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d105      	bne.n	8004af6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2201      	movs	r2, #1
 8004af0:	4252      	negs	r2, r2
 8004af2:	611a      	str	r2, [r3, #16]
 8004af4:	e004      	b.n	8004b00 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6912      	ldr	r2, [r2, #16]
 8004afe:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	2260      	movs	r2, #96	; 0x60
 8004b08:	4393      	bics	r3, r2
 8004b0a:	0019      	movs	r1, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	695a      	ldr	r2, [r3, #20]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	430a      	orrs	r2, r1
 8004b16:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	2280      	movs	r2, #128	; 0x80
 8004b20:	4393      	bics	r3, r2
 8004b22:	0019      	movs	r1, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699a      	ldr	r2, [r3, #24]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	0018      	movs	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	b002      	add	sp, #8
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	04c11db7 	.word	0x04c11db7

08004b44 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b50:	2317      	movs	r3, #23
 8004b52:	18fb      	adds	r3, r7, r3
 8004b54:	2200      	movs	r2, #0
 8004b56:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004b58:	231f      	movs	r3, #31
 8004b5a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004b5c:	46c0      	nop			; (mov r8, r8)
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	1e5a      	subs	r2, r3, #1
 8004b62:	613a      	str	r2, [r7, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d008      	beq.n	8004b7a <HAL_CRCEx_Polynomial_Set+0x36>
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	221f      	movs	r2, #31
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	40da      	lsrs	r2, r3
 8004b72:	0013      	movs	r3, r2
 8004b74:	2201      	movs	r2, #1
 8004b76:	4013      	ands	r3, r2
 8004b78:	d0f1      	beq.n	8004b5e <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b18      	cmp	r3, #24
 8004b7e:	d00f      	beq.n	8004ba0 <HAL_CRCEx_Polynomial_Set+0x5c>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b18      	cmp	r3, #24
 8004b84:	d824      	bhi.n	8004bd0 <HAL_CRCEx_Polynomial_Set+0x8c>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b10      	cmp	r3, #16
 8004b8a:	d011      	beq.n	8004bb0 <HAL_CRCEx_Polynomial_Set+0x6c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b10      	cmp	r3, #16
 8004b90:	d81e      	bhi.n	8004bd0 <HAL_CRCEx_Polynomial_Set+0x8c>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d020      	beq.n	8004bda <HAL_CRCEx_Polynomial_Set+0x96>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d010      	beq.n	8004bc0 <HAL_CRCEx_Polynomial_Set+0x7c>
 8004b9e:	e017      	b.n	8004bd0 <HAL_CRCEx_Polynomial_Set+0x8c>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	2b06      	cmp	r3, #6
 8004ba4:	d91b      	bls.n	8004bde <HAL_CRCEx_Polynomial_Set+0x9a>
      {
        status =   HAL_ERROR;
 8004ba6:	2317      	movs	r3, #23
 8004ba8:	18fb      	adds	r3, r7, r3
 8004baa:	2201      	movs	r2, #1
 8004bac:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004bae:	e016      	b.n	8004bde <HAL_CRCEx_Polynomial_Set+0x9a>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b07      	cmp	r3, #7
 8004bb4:	d915      	bls.n	8004be2 <HAL_CRCEx_Polynomial_Set+0x9e>
      {
        status =   HAL_ERROR;
 8004bb6:	2317      	movs	r3, #23
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	2201      	movs	r2, #1
 8004bbc:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004bbe:	e010      	b.n	8004be2 <HAL_CRCEx_Polynomial_Set+0x9e>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	2b0f      	cmp	r3, #15
 8004bc4:	d90f      	bls.n	8004be6 <HAL_CRCEx_Polynomial_Set+0xa2>
      {
        status =   HAL_ERROR;
 8004bc6:	2317      	movs	r3, #23
 8004bc8:	18fb      	adds	r3, r7, r3
 8004bca:	2201      	movs	r2, #1
 8004bcc:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004bce:	e00a      	b.n	8004be6 <HAL_CRCEx_Polynomial_Set+0xa2>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004bd0:	2317      	movs	r3, #23
 8004bd2:	18fb      	adds	r3, r7, r3
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	701a      	strb	r2, [r3, #0]
      break;
 8004bd8:	e006      	b.n	8004be8 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004bda:	46c0      	nop			; (mov r8, r8)
 8004bdc:	e004      	b.n	8004be8 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	e002      	b.n	8004be8 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	e000      	b.n	8004be8 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8004be6:	46c0      	nop			; (mov r8, r8)
  }
  if (status == HAL_OK)
 8004be8:	2317      	movs	r3, #23
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10e      	bne.n	8004c10 <HAL_CRCEx_Polynomial_Set+0xcc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2218      	movs	r2, #24
 8004c02:	4393      	bics	r3, r2
 8004c04:	0019      	movs	r1, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004c10:	2317      	movs	r3, #23
 8004c12:	18fb      	adds	r3, r7, r3
 8004c14:	781b      	ldrb	r3, [r3, #0]
}
 8004c16:	0018      	movs	r0, r3
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	b006      	add	sp, #24
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b086      	sub	sp, #24
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	607a      	str	r2, [r7, #4]
 8004c28:	200b      	movs	r0, #11
 8004c2a:	183b      	adds	r3, r7, r0
 8004c2c:	1c0a      	adds	r2, r1, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c30:	2317      	movs	r3, #23
 8004c32:	18fb      	adds	r3, r7, r3
 8004c34:	2200      	movs	r2, #0
 8004c36:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 8004c38:	183b      	adds	r3, r7, r0
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d010      	beq.n	8004c62 <HAL_EXTI_RegisterCallback+0x44>
 8004c40:	dc13      	bgt.n	8004c6a <HAL_EXTI_RegisterCallback+0x4c>
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <HAL_EXTI_RegisterCallback+0x2e>
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d007      	beq.n	8004c5a <HAL_EXTI_RegisterCallback+0x3c>
 8004c4a:	e00e      	b.n	8004c6a <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	609a      	str	r2, [r3, #8]
      break;
 8004c58:	e00c      	b.n	8004c74 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	605a      	str	r2, [r3, #4]
      break;
 8004c60:	e008      	b.n	8004c74 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	609a      	str	r2, [r3, #8]
      break;
 8004c68:	e004      	b.n	8004c74 <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8004c6a:	2317      	movs	r3, #23
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	2201      	movs	r2, #1
 8004c70:	701a      	strb	r2, [r3, #0]
      break;
 8004c72:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8004c74:	2317      	movs	r3, #23
 8004c76:	18fb      	adds	r3, r7, r3
 8004c78:	781b      	ldrb	r3, [r3, #0]
}
 8004c7a:	0018      	movs	r0, r3
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	b006      	add	sp, #24
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b082      	sub	sp, #8
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e003      	b.n	8004c9e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
  }
}
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	b002      	add	sp, #8
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	0c1b      	lsrs	r3, r3, #16
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	4013      	ands	r3, r2
 8004cba:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	221f      	movs	r2, #31
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	409a      	lsls	r2, r3
 8004cc8:	0013      	movs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	015b      	lsls	r3, r3, #5
 8004cd0:	4a18      	ldr	r2, [pc, #96]	; (8004d34 <HAL_EXTI_IRQHandler+0x8c>)
 8004cd2:	4694      	mov	ip, r2
 8004cd4:	4463      	add	r3, ip
 8004cd6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d009      	beq.n	8004cfc <HAL_EXTI_IRQHandler+0x54>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <HAL_EXTI_IRQHandler+0x54>
    {
      hexti->RisingCallback();
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	015b      	lsls	r3, r3, #5
 8004d00:	4a0d      	ldr	r2, [pc, #52]	; (8004d38 <HAL_EXTI_IRQHandler+0x90>)
 8004d02:	4694      	mov	ip, r2
 8004d04:	4463      	add	r3, ip
 8004d06:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d009      	beq.n	8004d2c <HAL_EXTI_IRQHandler+0x84>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <HAL_EXTI_IRQHandler+0x84>
    {
      hexti->FallingCallback();
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	4798      	blx	r3
    }
  }
}
 8004d2c:	46c0      	nop			; (mov r8, r8)
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b006      	add	sp, #24
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	4002180c 	.word	0x4002180c
 8004d38:	40021810 	.word	0x40021810

08004d3c <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004d3c:	b5b0      	push	{r4, r5, r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	603a      	str	r2, [r7, #0]
 8004d48:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004d4a:	4b21      	ldr	r3, [pc, #132]	; (8004dd0 <HAL_FLASH_Program+0x94>)
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <HAL_FLASH_Program+0x1a>
 8004d52:	2302      	movs	r3, #2
 8004d54:	e038      	b.n	8004dc8 <HAL_FLASH_Program+0x8c>
 8004d56:	4b1e      	ldr	r3, [pc, #120]	; (8004dd0 <HAL_FLASH_Program+0x94>)
 8004d58:	2201      	movs	r2, #1
 8004d5a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004d5c:	4b1c      	ldr	r3, [pc, #112]	; (8004dd0 <HAL_FLASH_Program+0x94>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004d62:	2517      	movs	r5, #23
 8004d64:	197c      	adds	r4, r7, r5
 8004d66:	23fa      	movs	r3, #250	; 0xfa
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f000 f8ba 	bl	8004ee4 <FLASH_WaitForLastOperation>
 8004d70:	0003      	movs	r3, r0
 8004d72:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004d74:	197b      	adds	r3, r7, r5
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d11f      	bne.n	8004dbc <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d106      	bne.n	8004d90 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68b9      	ldr	r1, [r7, #8]
 8004d88:	0008      	movs	r0, r1
 8004d8a:	f000 f8f9 	bl	8004f80 <FLASH_Program_DoubleWord>
 8004d8e:	e005      	b.n	8004d9c <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	0011      	movs	r1, r2
 8004d96:	0018      	movs	r0, r3
 8004d98:	f005 fbfa 	bl	800a590 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004d9c:	2317      	movs	r3, #23
 8004d9e:	18fc      	adds	r4, r7, r3
 8004da0:	23fa      	movs	r3, #250	; 0xfa
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	0018      	movs	r0, r3
 8004da6:	f000 f89d 	bl	8004ee4 <FLASH_WaitForLastOperation>
 8004daa:	0003      	movs	r3, r0
 8004dac:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004dae:	4b09      	ldr	r3, [pc, #36]	; (8004dd4 <HAL_FLASH_Program+0x98>)
 8004db0:	695a      	ldr	r2, [r3, #20]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	43d9      	mvns	r1, r3
 8004db6:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <HAL_FLASH_Program+0x98>)
 8004db8:	400a      	ands	r2, r1
 8004dba:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004dbc:	4b04      	ldr	r3, [pc, #16]	; (8004dd0 <HAL_FLASH_Program+0x94>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004dc2:	2317      	movs	r3, #23
 8004dc4:	18fb      	adds	r3, r7, r3
 8004dc6:	781b      	ldrb	r3, [r3, #0]
}
 8004dc8:	0018      	movs	r0, r3
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	b006      	add	sp, #24
 8004dce:	bdb0      	pop	{r4, r5, r7, pc}
 8004dd0:	2000050c 	.word	0x2000050c
 8004dd4:	40022000 	.word	0x40022000

08004dd8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	1dfb      	adds	r3, r7, #7
 8004de0:	2200      	movs	r2, #0
 8004de2:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8004de4:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <HAL_FLASH_Unlock+0x3c>)
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	da0c      	bge.n	8004e06 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004dec:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <HAL_FLASH_Unlock+0x3c>)
 8004dee:	4a0a      	ldr	r2, [pc, #40]	; (8004e18 <HAL_FLASH_Unlock+0x40>)
 8004df0:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004df2:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <HAL_FLASH_Unlock+0x3c>)
 8004df4:	4a09      	ldr	r2, [pc, #36]	; (8004e1c <HAL_FLASH_Unlock+0x44>)
 8004df6:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8004df8:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <HAL_FLASH_Unlock+0x3c>)
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	da02      	bge.n	8004e06 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8004e00:	1dfb      	adds	r3, r7, #7
 8004e02:	2201      	movs	r2, #1
 8004e04:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8004e06:	1dfb      	adds	r3, r7, #7
 8004e08:	781b      	ldrb	r3, [r3, #0]
}
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b002      	add	sp, #8
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	40022000 	.word	0x40022000
 8004e18:	45670123 	.word	0x45670123
 8004e1c:	cdef89ab 	.word	0xcdef89ab

08004e20 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e26:	1dfb      	adds	r3, r7, #7
 8004e28:	2201      	movs	r2, #1
 8004e2a:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <HAL_FLASH_Lock+0x34>)
 8004e2e:	695a      	ldr	r2, [r3, #20]
 8004e30:	4b08      	ldr	r3, [pc, #32]	; (8004e54 <HAL_FLASH_Lock+0x34>)
 8004e32:	2180      	movs	r1, #128	; 0x80
 8004e34:	0609      	lsls	r1, r1, #24
 8004e36:	430a      	orrs	r2, r1
 8004e38:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8004e3a:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <HAL_FLASH_Lock+0x34>)
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	da02      	bge.n	8004e48 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8004e42:	1dfb      	adds	r3, r7, #7
 8004e44:	2200      	movs	r2, #0
 8004e46:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004e48:	1dfb      	adds	r3, r7, #7
 8004e4a:	781b      	ldrb	r3, [r3, #0]
}
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b002      	add	sp, #8
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	40022000 	.word	0x40022000

08004e58 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e5e:	1dfb      	adds	r3, r7, #7
 8004e60:	2201      	movs	r2, #1
 8004e62:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
 8004e64:	4b0d      	ldr	r3, [pc, #52]	; (8004e9c <HAL_FLASH_OB_Unlock+0x44>)
 8004e66:	695a      	ldr	r2, [r3, #20]
 8004e68:	2380      	movs	r3, #128	; 0x80
 8004e6a:	05db      	lsls	r3, r3, #23
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	d00e      	beq.n	8004e8e <HAL_FLASH_OB_Unlock+0x36>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8004e70:	4b0a      	ldr	r3, [pc, #40]	; (8004e9c <HAL_FLASH_OB_Unlock+0x44>)
 8004e72:	4a0b      	ldr	r2, [pc, #44]	; (8004ea0 <HAL_FLASH_OB_Unlock+0x48>)
 8004e74:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8004e76:	4b09      	ldr	r3, [pc, #36]	; (8004e9c <HAL_FLASH_OB_Unlock+0x44>)
 8004e78:	4a0a      	ldr	r2, [pc, #40]	; (8004ea4 <HAL_FLASH_OB_Unlock+0x4c>)
 8004e7a:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0x00U)
 8004e7c:	4b07      	ldr	r3, [pc, #28]	; (8004e9c <HAL_FLASH_OB_Unlock+0x44>)
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	2380      	movs	r3, #128	; 0x80
 8004e82:	05db      	lsls	r3, r3, #23
 8004e84:	4013      	ands	r3, r2
 8004e86:	d102      	bne.n	8004e8e <HAL_FLASH_OB_Unlock+0x36>
    {
      status = HAL_OK;
 8004e88:	1dfb      	adds	r3, r7, #7
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8004e8e:	1dfb      	adds	r3, r7, #7
 8004e90:	781b      	ldrb	r3, [r3, #0]
}
 8004e92:	0018      	movs	r0, r3
 8004e94:	46bd      	mov	sp, r7
 8004e96:	b002      	add	sp, #8
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	40022000 	.word	0x40022000
 8004ea0:	08192a3b 	.word	0x08192a3b
 8004ea4:	4c5d6e7f 	.word	0x4c5d6e7f

08004ea8 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8004eae:	1dfb      	adds	r3, r7, #7
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	701a      	strb	r2, [r3, #0]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 8004eb4:	4b0a      	ldr	r3, [pc, #40]	; (8004ee0 <HAL_FLASH_OB_Lock+0x38>)
 8004eb6:	695a      	ldr	r2, [r3, #20]
 8004eb8:	4b09      	ldr	r3, [pc, #36]	; (8004ee0 <HAL_FLASH_OB_Lock+0x38>)
 8004eba:	2180      	movs	r1, #128	; 0x80
 8004ebc:	05c9      	lsls	r1, r1, #23
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	615a      	str	r2, [r3, #20]

  /* verify option bytes are locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00u)
 8004ec2:	4b07      	ldr	r3, [pc, #28]	; (8004ee0 <HAL_FLASH_OB_Lock+0x38>)
 8004ec4:	695a      	ldr	r2, [r3, #20]
 8004ec6:	2380      	movs	r3, #128	; 0x80
 8004ec8:	05db      	lsls	r3, r3, #23
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d002      	beq.n	8004ed4 <HAL_FLASH_OB_Lock+0x2c>
  {
    status = HAL_OK;
 8004ece:	1dfb      	adds	r3, r7, #7
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004ed4:	1dfb      	adds	r3, r7, #7
 8004ed6:	781b      	ldrb	r3, [r3, #0]
}
 8004ed8:	0018      	movs	r0, r3
 8004eda:	46bd      	mov	sp, r7
 8004edc:	b002      	add	sp, #8
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40022000 	.word	0x40022000

08004ee4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8004eec:	f7ff fcb8 	bl	8004860 <HAL_GetTick>
 8004ef0:	0002      	movs	r2, r0
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	189b      	adds	r3, r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 8004ef8:	23c0      	movs	r3, #192	; 0xc0
 8004efa:	029b      	lsls	r3, r3, #10
 8004efc:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8004efe:	e007      	b.n	8004f10 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8004f00:	f7ff fcae 	bl	8004860 <HAL_GetTick>
 8004f04:	0002      	movs	r2, r0
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d801      	bhi.n	8004f10 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e02a      	b.n	8004f66 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8004f10:	4b17      	ldr	r3, [pc, #92]	; (8004f70 <FLASH_WaitForLastOperation+0x8c>)
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	4013      	ands	r3, r2
 8004f18:	d1f2      	bne.n	8004f00 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8004f1a:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <FLASH_WaitForLastOperation+0x8c>)
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	4a15      	ldr	r2, [pc, #84]	; (8004f74 <FLASH_WaitForLastOperation+0x90>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8004f24:	4b12      	ldr	r3, [pc, #72]	; (8004f70 <FLASH_WaitForLastOperation+0x8c>)
 8004f26:	4a14      	ldr	r2, [pc, #80]	; (8004f78 <FLASH_WaitForLastOperation+0x94>)
 8004f28:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004f30:	4b12      	ldr	r3, [pc, #72]	; (8004f7c <FLASH_WaitForLastOperation+0x98>)
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e015      	b.n	8004f66 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8004f3a:	f7ff fc91 	bl	8004860 <HAL_GetTick>
 8004f3e:	0002      	movs	r2, r0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	189b      	adds	r3, r3, r2
 8004f44:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8004f46:	e007      	b.n	8004f58 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8004f48:	f7ff fc8a 	bl	8004860 <HAL_GetTick>
 8004f4c:	0002      	movs	r2, r0
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d801      	bhi.n	8004f58 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e006      	b.n	8004f66 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8004f58:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <FLASH_WaitForLastOperation+0x8c>)
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	2380      	movs	r3, #128	; 0x80
 8004f5e:	02db      	lsls	r3, r3, #11
 8004f60:	4013      	ands	r3, r2
 8004f62:	d1f1      	bne.n	8004f48 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b004      	add	sp, #16
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	40022000 	.word	0x40022000
 8004f74:	0000c3fa 	.word	0x0000c3fa
 8004f78:	0008c3fb 	.word	0x0008c3fb
 8004f7c:	2000050c 	.word	0x2000050c

08004f80 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004f80:	b5b0      	push	{r4, r5, r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	603a      	str	r2, [r7, #0]
 8004f8a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	; (8004fbc <FLASH_Program_DoubleWord+0x3c>)
 8004f8e:	695a      	ldr	r2, [r3, #20]
 8004f90:	4b0a      	ldr	r3, [pc, #40]	; (8004fbc <FLASH_Program_DoubleWord+0x3c>)
 8004f92:	2101      	movs	r1, #1
 8004f94:	430a      	orrs	r2, r1
 8004f96:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004f9e:	f3bf 8f6f 	isb	sy
}
 8004fa2:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	001c      	movs	r4, r3
 8004fa8:	2300      	movs	r3, #0
 8004faa:	001d      	movs	r5, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	3304      	adds	r3, #4
 8004fb0:	0022      	movs	r2, r4
 8004fb2:	601a      	str	r2, [r3, #0]
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b004      	add	sp, #16
 8004fba:	bdb0      	pop	{r4, r5, r7, pc}
 8004fbc:	40022000 	.word	0x40022000

08004fc0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004fc0:	b5b0      	push	{r4, r5, r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004fca:	4b33      	ldr	r3, [pc, #204]	; (8005098 <HAL_FLASHEx_Erase+0xd8>)
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_FLASHEx_Erase+0x16>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e05c      	b.n	8005090 <HAL_FLASHEx_Erase+0xd0>
 8004fd6:	4b30      	ldr	r3, [pc, #192]	; (8005098 <HAL_FLASHEx_Erase+0xd8>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004fdc:	4b2e      	ldr	r3, [pc, #184]	; (8005098 <HAL_FLASHEx_Erase+0xd8>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004fe2:	250f      	movs	r5, #15
 8004fe4:	197c      	adds	r4, r7, r5
 8004fe6:	23fa      	movs	r3, #250	; 0xfa
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	0018      	movs	r0, r3
 8004fec:	f7ff ff7a 	bl	8004ee4 <FLASH_WaitForLastOperation>
 8004ff0:	0003      	movs	r3, r0
 8004ff2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004ff4:	002c      	movs	r4, r5
 8004ff6:	193b      	adds	r3, r7, r4
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d142      	bne.n	8005084 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b04      	cmp	r3, #4
 8005004:	d10d      	bne.n	8005022 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	0018      	movs	r0, r3
 800500c:	f000 f848 	bl	80050a0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005010:	193c      	adds	r4, r7, r4
 8005012:	23fa      	movs	r3, #250	; 0xfa
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	0018      	movs	r0, r3
 8005018:	f7ff ff64 	bl	8004ee4 <FLASH_WaitForLastOperation>
 800501c:	0003      	movs	r3, r0
 800501e:	7023      	strb	r3, [r4, #0]
 8005020:	e030      	b.n	8005084 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2201      	movs	r2, #1
 8005026:	4252      	negs	r2, r2
 8005028:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	60bb      	str	r3, [r7, #8]
 8005030:	e01a      	b.n	8005068 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	0011      	movs	r1, r2
 800503a:	0018      	movs	r0, r3
 800503c:	f000 f844 	bl	80050c8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005040:	250f      	movs	r5, #15
 8005042:	197c      	adds	r4, r7, r5
 8005044:	23fa      	movs	r3, #250	; 0xfa
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	0018      	movs	r0, r3
 800504a:	f7ff ff4b 	bl	8004ee4 <FLASH_WaitForLastOperation>
 800504e:	0003      	movs	r3, r0
 8005050:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 8005052:	197b      	adds	r3, r7, r5
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	601a      	str	r2, [r3, #0]
          break;
 8005060:	e00a      	b.n	8005078 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	3301      	adds	r3, #1
 8005066:	60bb      	str	r3, [r7, #8]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	18d3      	adds	r3, r2, r3
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	429a      	cmp	r2, r3
 8005076:	d3dc      	bcc.n	8005032 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005078:	4b08      	ldr	r3, [pc, #32]	; (800509c <HAL_FLASHEx_Erase+0xdc>)
 800507a:	695a      	ldr	r2, [r3, #20]
 800507c:	4b07      	ldr	r3, [pc, #28]	; (800509c <HAL_FLASHEx_Erase+0xdc>)
 800507e:	2102      	movs	r1, #2
 8005080:	438a      	bics	r2, r1
 8005082:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <HAL_FLASHEx_Erase+0xd8>)
 8005086:	2200      	movs	r2, #0
 8005088:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800508a:	230f      	movs	r3, #15
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	781b      	ldrb	r3, [r3, #0]
}
 8005090:	0018      	movs	r0, r3
 8005092:	46bd      	mov	sp, r7
 8005094:	b004      	add	sp, #16
 8005096:	bdb0      	pop	{r4, r5, r7, pc}
 8005098:	2000050c 	.word	0x2000050c
 800509c:	40022000 	.word	0x40022000

080050a0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80050a8:	4b06      	ldr	r3, [pc, #24]	; (80050c4 <FLASH_MassErase+0x24>)
 80050aa:	695a      	ldr	r2, [r3, #20]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	431a      	orrs	r2, r3
 80050b0:	4b04      	ldr	r3, [pc, #16]	; (80050c4 <FLASH_MassErase+0x24>)
 80050b2:	2180      	movs	r1, #128	; 0x80
 80050b4:	0249      	lsls	r1, r1, #9
 80050b6:	430a      	orrs	r2, r1
 80050b8:	615a      	str	r2, [r3, #20]
}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	46bd      	mov	sp, r7
 80050be:	b002      	add	sp, #8
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	40022000 	.word	0x40022000

080050c8 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80050d2:	4b0f      	ldr	r3, [pc, #60]	; (8005110 <FLASH_PageErase+0x48>)
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	4a0f      	ldr	r2, [pc, #60]	; (8005114 <FLASH_PageErase+0x4c>)
 80050d8:	4013      	ands	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d005      	beq.n	80050ee <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2280      	movs	r2, #128	; 0x80
 80050e6:	0192      	lsls	r2, r2, #6
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	e003      	b.n	80050f6 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	4a09      	ldr	r2, [pc, #36]	; (8005118 <FLASH_PageErase+0x50>)
 80050f2:	4013      	ands	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]
  }
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	00da      	lsls	r2, r3, #3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	431a      	orrs	r2, r3
 80050fe:	4b04      	ldr	r3, [pc, #16]	; (8005110 <FLASH_PageErase+0x48>)
 8005100:	4906      	ldr	r1, [pc, #24]	; (800511c <FLASH_PageErase+0x54>)
 8005102:	430a      	orrs	r2, r1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	46bd      	mov	sp, r7
 800510a:	b004      	add	sp, #16
 800510c:	bd80      	pop	{r7, pc}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	40022000 	.word	0x40022000
 8005114:	ffffe007 	.word	0xffffe007
 8005118:	ffffdfff 	.word	0xffffdfff
 800511c:	00010002 	.word	0x00010002

08005120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800512e:	e14d      	b.n	80053cc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2101      	movs	r1, #1
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4091      	lsls	r1, r2
 800513a:	000a      	movs	r2, r1
 800513c:	4013      	ands	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d100      	bne.n	8005148 <HAL_GPIO_Init+0x28>
 8005146:	e13e      	b.n	80053c6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2203      	movs	r2, #3
 800514e:	4013      	ands	r3, r2
 8005150:	2b01      	cmp	r3, #1
 8005152:	d005      	beq.n	8005160 <HAL_GPIO_Init+0x40>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	2203      	movs	r2, #3
 800515a:	4013      	ands	r3, r2
 800515c:	2b02      	cmp	r3, #2
 800515e:	d130      	bne.n	80051c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	2203      	movs	r2, #3
 800516c:	409a      	lsls	r2, r3
 800516e:	0013      	movs	r3, r2
 8005170:	43da      	mvns	r2, r3
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	4013      	ands	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	409a      	lsls	r2, r3
 8005182:	0013      	movs	r3, r2
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	4313      	orrs	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005196:	2201      	movs	r2, #1
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	409a      	lsls	r2, r3
 800519c:	0013      	movs	r3, r2
 800519e:	43da      	mvns	r2, r3
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	4013      	ands	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	091b      	lsrs	r3, r3, #4
 80051ac:	2201      	movs	r2, #1
 80051ae:	401a      	ands	r2, r3
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	409a      	lsls	r2, r3
 80051b4:	0013      	movs	r3, r2
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	2203      	movs	r2, #3
 80051c8:	4013      	ands	r3, r2
 80051ca:	2b03      	cmp	r3, #3
 80051cc:	d017      	beq.n	80051fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	2203      	movs	r2, #3
 80051da:	409a      	lsls	r2, r3
 80051dc:	0013      	movs	r3, r2
 80051de:	43da      	mvns	r2, r3
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	4013      	ands	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	005b      	lsls	r3, r3, #1
 80051ee:	409a      	lsls	r2, r3
 80051f0:	0013      	movs	r3, r2
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2203      	movs	r2, #3
 8005204:	4013      	ands	r3, r2
 8005206:	2b02      	cmp	r3, #2
 8005208:	d123      	bne.n	8005252 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	08da      	lsrs	r2, r3, #3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3208      	adds	r2, #8
 8005212:	0092      	lsls	r2, r2, #2
 8005214:	58d3      	ldr	r3, [r2, r3]
 8005216:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	2207      	movs	r2, #7
 800521c:	4013      	ands	r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	220f      	movs	r2, #15
 8005222:	409a      	lsls	r2, r3
 8005224:	0013      	movs	r3, r2
 8005226:	43da      	mvns	r2, r3
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4013      	ands	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	691a      	ldr	r2, [r3, #16]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2107      	movs	r1, #7
 8005236:	400b      	ands	r3, r1
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	409a      	lsls	r2, r3
 800523c:	0013      	movs	r3, r2
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	08da      	lsrs	r2, r3, #3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3208      	adds	r2, #8
 800524c:	0092      	lsls	r2, r2, #2
 800524e:	6939      	ldr	r1, [r7, #16]
 8005250:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	2203      	movs	r2, #3
 800525e:	409a      	lsls	r2, r3
 8005260:	0013      	movs	r3, r2
 8005262:	43da      	mvns	r2, r3
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4013      	ands	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2203      	movs	r2, #3
 8005270:	401a      	ands	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	409a      	lsls	r2, r3
 8005278:	0013      	movs	r3, r2
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	23c0      	movs	r3, #192	; 0xc0
 800528c:	029b      	lsls	r3, r3, #10
 800528e:	4013      	ands	r3, r2
 8005290:	d100      	bne.n	8005294 <HAL_GPIO_Init+0x174>
 8005292:	e098      	b.n	80053c6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005294:	4a53      	ldr	r2, [pc, #332]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	089b      	lsrs	r3, r3, #2
 800529a:	3318      	adds	r3, #24
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	589b      	ldr	r3, [r3, r2]
 80052a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	2203      	movs	r2, #3
 80052a6:	4013      	ands	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	220f      	movs	r2, #15
 80052ac:	409a      	lsls	r2, r3
 80052ae:	0013      	movs	r3, r2
 80052b0:	43da      	mvns	r2, r3
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4013      	ands	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	23a0      	movs	r3, #160	; 0xa0
 80052bc:	05db      	lsls	r3, r3, #23
 80052be:	429a      	cmp	r2, r3
 80052c0:	d019      	beq.n	80052f6 <HAL_GPIO_Init+0x1d6>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a48      	ldr	r2, [pc, #288]	; (80053e8 <HAL_GPIO_Init+0x2c8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d013      	beq.n	80052f2 <HAL_GPIO_Init+0x1d2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a47      	ldr	r2, [pc, #284]	; (80053ec <HAL_GPIO_Init+0x2cc>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00d      	beq.n	80052ee <HAL_GPIO_Init+0x1ce>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a46      	ldr	r2, [pc, #280]	; (80053f0 <HAL_GPIO_Init+0x2d0>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d007      	beq.n	80052ea <HAL_GPIO_Init+0x1ca>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a45      	ldr	r2, [pc, #276]	; (80053f4 <HAL_GPIO_Init+0x2d4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d101      	bne.n	80052e6 <HAL_GPIO_Init+0x1c6>
 80052e2:	2304      	movs	r3, #4
 80052e4:	e008      	b.n	80052f8 <HAL_GPIO_Init+0x1d8>
 80052e6:	2305      	movs	r3, #5
 80052e8:	e006      	b.n	80052f8 <HAL_GPIO_Init+0x1d8>
 80052ea:	2303      	movs	r3, #3
 80052ec:	e004      	b.n	80052f8 <HAL_GPIO_Init+0x1d8>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e002      	b.n	80052f8 <HAL_GPIO_Init+0x1d8>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <HAL_GPIO_Init+0x1d8>
 80052f6:	2300      	movs	r3, #0
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	2103      	movs	r1, #3
 80052fc:	400a      	ands	r2, r1
 80052fe:	00d2      	lsls	r2, r2, #3
 8005300:	4093      	lsls	r3, r2
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005308:	4936      	ldr	r1, [pc, #216]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	089b      	lsrs	r3, r3, #2
 800530e:	3318      	adds	r3, #24
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005316:	4b33      	ldr	r3, [pc, #204]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	43da      	mvns	r2, r3
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	4013      	ands	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	2380      	movs	r3, #128	; 0x80
 800532c:	035b      	lsls	r3, r3, #13
 800532e:	4013      	ands	r3, r2
 8005330:	d003      	beq.n	800533a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800533a:	4b2a      	ldr	r3, [pc, #168]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005340:	4b28      	ldr	r3, [pc, #160]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	43da      	mvns	r2, r3
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	4013      	ands	r3, r2
 800534e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	2380      	movs	r3, #128	; 0x80
 8005356:	039b      	lsls	r3, r3, #14
 8005358:	4013      	ands	r3, r2
 800535a:	d003      	beq.n	8005364 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005364:	4b1f      	ldr	r3, [pc, #124]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800536a:	4a1e      	ldr	r2, [pc, #120]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 800536c:	2384      	movs	r3, #132	; 0x84
 800536e:	58d3      	ldr	r3, [r2, r3]
 8005370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	43da      	mvns	r2, r3
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	4013      	ands	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	2380      	movs	r3, #128	; 0x80
 8005382:	029b      	lsls	r3, r3, #10
 8005384:	4013      	ands	r3, r2
 8005386:	d003      	beq.n	8005390 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005390:	4914      	ldr	r1, [pc, #80]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 8005392:	2284      	movs	r2, #132	; 0x84
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005398:	4a12      	ldr	r2, [pc, #72]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 800539a:	2380      	movs	r3, #128	; 0x80
 800539c:	58d3      	ldr	r3, [r2, r3]
 800539e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	43da      	mvns	r2, r3
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4013      	ands	r3, r2
 80053a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	2380      	movs	r3, #128	; 0x80
 80053b0:	025b      	lsls	r3, r3, #9
 80053b2:	4013      	ands	r3, r2
 80053b4:	d003      	beq.n	80053be <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80053be:	4909      	ldr	r1, [pc, #36]	; (80053e4 <HAL_GPIO_Init+0x2c4>)
 80053c0:	2280      	movs	r2, #128	; 0x80
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	3301      	adds	r3, #1
 80053ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	40da      	lsrs	r2, r3
 80053d4:	1e13      	subs	r3, r2, #0
 80053d6:	d000      	beq.n	80053da <HAL_GPIO_Init+0x2ba>
 80053d8:	e6aa      	b.n	8005130 <HAL_GPIO_Init+0x10>
  }
}
 80053da:	46c0      	nop			; (mov r8, r8)
 80053dc:	46c0      	nop			; (mov r8, r8)
 80053de:	46bd      	mov	sp, r7
 80053e0:	b006      	add	sp, #24
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	40021800 	.word	0x40021800
 80053e8:	50000400 	.word	0x50000400
 80053ec:	50000800 	.word	0x50000800
 80053f0:	50000c00 	.word	0x50000c00
 80053f4:	50001000 	.word	0x50001000

080053f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b086      	sub	sp, #24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005406:	e0ba      	b.n	800557e <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005408:	2201      	movs	r2, #1
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	409a      	lsls	r2, r3
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	4013      	ands	r3, r2
 8005412:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d100      	bne.n	800541c <HAL_GPIO_DeInit+0x24>
 800541a:	e0ad      	b.n	8005578 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 800541c:	4a5d      	ldr	r2, [pc, #372]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	089b      	lsrs	r3, r3, #2
 8005422:	3318      	adds	r3, #24
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	589b      	ldr	r3, [r3, r2]
 8005428:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2203      	movs	r2, #3
 800542e:	4013      	ands	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	220f      	movs	r2, #15
 8005434:	409a      	lsls	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4013      	ands	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	23a0      	movs	r3, #160	; 0xa0
 8005440:	05db      	lsls	r3, r3, #23
 8005442:	429a      	cmp	r2, r3
 8005444:	d019      	beq.n	800547a <HAL_GPIO_DeInit+0x82>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a53      	ldr	r2, [pc, #332]	; (8005598 <HAL_GPIO_DeInit+0x1a0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <HAL_GPIO_DeInit+0x7e>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a52      	ldr	r2, [pc, #328]	; (800559c <HAL_GPIO_DeInit+0x1a4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00d      	beq.n	8005472 <HAL_GPIO_DeInit+0x7a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a51      	ldr	r2, [pc, #324]	; (80055a0 <HAL_GPIO_DeInit+0x1a8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d007      	beq.n	800546e <HAL_GPIO_DeInit+0x76>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a50      	ldr	r2, [pc, #320]	; (80055a4 <HAL_GPIO_DeInit+0x1ac>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d101      	bne.n	800546a <HAL_GPIO_DeInit+0x72>
 8005466:	2304      	movs	r3, #4
 8005468:	e008      	b.n	800547c <HAL_GPIO_DeInit+0x84>
 800546a:	2305      	movs	r3, #5
 800546c:	e006      	b.n	800547c <HAL_GPIO_DeInit+0x84>
 800546e:	2303      	movs	r3, #3
 8005470:	e004      	b.n	800547c <HAL_GPIO_DeInit+0x84>
 8005472:	2302      	movs	r3, #2
 8005474:	e002      	b.n	800547c <HAL_GPIO_DeInit+0x84>
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <HAL_GPIO_DeInit+0x84>
 800547a:	2300      	movs	r3, #0
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	2103      	movs	r1, #3
 8005480:	400a      	ands	r2, r1
 8005482:	00d2      	lsls	r2, r2, #3
 8005484:	4093      	lsls	r3, r2
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	429a      	cmp	r2, r3
 800548a:	d136      	bne.n	80054fa <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800548c:	4a41      	ldr	r2, [pc, #260]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 800548e:	2380      	movs	r3, #128	; 0x80
 8005490:	58d3      	ldr	r3, [r2, r3]
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	43d2      	mvns	r2, r2
 8005496:	493f      	ldr	r1, [pc, #252]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 8005498:	4013      	ands	r3, r2
 800549a:	2280      	movs	r2, #128	; 0x80
 800549c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800549e:	4a3d      	ldr	r2, [pc, #244]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054a0:	2384      	movs	r3, #132	; 0x84
 80054a2:	58d3      	ldr	r3, [r2, r3]
 80054a4:	693a      	ldr	r2, [r7, #16]
 80054a6:	43d2      	mvns	r2, r2
 80054a8:	493a      	ldr	r1, [pc, #232]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054aa:	4013      	ands	r3, r2
 80054ac:	2284      	movs	r2, #132	; 0x84
 80054ae:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80054b0:	4b38      	ldr	r3, [pc, #224]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	43d9      	mvns	r1, r3
 80054b8:	4b36      	ldr	r3, [pc, #216]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054ba:	400a      	ands	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80054be:	4b35      	ldr	r3, [pc, #212]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	43d9      	mvns	r1, r3
 80054c6:	4b33      	ldr	r3, [pc, #204]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054c8:	400a      	ands	r2, r1
 80054ca:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2203      	movs	r2, #3
 80054d0:	4013      	ands	r3, r2
 80054d2:	00db      	lsls	r3, r3, #3
 80054d4:	220f      	movs	r2, #15
 80054d6:	409a      	lsls	r2, r3
 80054d8:	0013      	movs	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80054dc:	4a2d      	ldr	r2, [pc, #180]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	089b      	lsrs	r3, r3, #2
 80054e2:	3318      	adds	r3, #24
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	589a      	ldr	r2, [r3, r2]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	43d9      	mvns	r1, r3
 80054ec:	4829      	ldr	r0, [pc, #164]	; (8005594 <HAL_GPIO_DeInit+0x19c>)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	089b      	lsrs	r3, r3, #2
 80054f2:	400a      	ands	r2, r1
 80054f4:	3318      	adds	r3, #24
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	2103      	movs	r1, #3
 8005504:	4099      	lsls	r1, r3
 8005506:	000b      	movs	r3, r1
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	08da      	lsrs	r2, r3, #3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3208      	adds	r2, #8
 8005516:	0092      	lsls	r2, r2, #2
 8005518:	58d3      	ldr	r3, [r2, r3]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	2107      	movs	r1, #7
 800551e:	400a      	ands	r2, r1
 8005520:	0092      	lsls	r2, r2, #2
 8005522:	210f      	movs	r1, #15
 8005524:	4091      	lsls	r1, r2
 8005526:	000a      	movs	r2, r1
 8005528:	43d1      	mvns	r1, r2
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	08d2      	lsrs	r2, r2, #3
 800552e:	4019      	ands	r1, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3208      	adds	r2, #8
 8005534:	0092      	lsls	r2, r2, #2
 8005536:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	0052      	lsls	r2, r2, #1
 8005540:	2103      	movs	r1, #3
 8005542:	4091      	lsls	r1, r2
 8005544:	000a      	movs	r2, r1
 8005546:	43d2      	mvns	r2, r2
 8005548:	401a      	ands	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2101      	movs	r1, #1
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	4091      	lsls	r1, r2
 8005558:	000a      	movs	r2, r1
 800555a:	43d2      	mvns	r2, r2
 800555c:	401a      	ands	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	0052      	lsls	r2, r2, #1
 800556a:	2103      	movs	r1, #3
 800556c:	4091      	lsls	r1, r2
 800556e:	000a      	movs	r2, r1
 8005570:	43d2      	mvns	r2, r2
 8005572:	401a      	ands	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	3301      	adds	r3, #1
 800557c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	40da      	lsrs	r2, r3
 8005584:	1e13      	subs	r3, r2, #0
 8005586:	d000      	beq.n	800558a <HAL_GPIO_DeInit+0x192>
 8005588:	e73e      	b.n	8005408 <HAL_GPIO_DeInit+0x10>
  }
}
 800558a:	46c0      	nop			; (mov r8, r8)
 800558c:	46c0      	nop			; (mov r8, r8)
 800558e:	46bd      	mov	sp, r7
 8005590:	b006      	add	sp, #24
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40021800 	.word	0x40021800
 8005598:	50000400 	.word	0x50000400
 800559c:	50000800 	.word	0x50000800
 80055a0:	50000c00 	.word	0x50000c00
 80055a4:	50001000 	.word	0x50001000

080055a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	000a      	movs	r2, r1
 80055b2:	1cbb      	adds	r3, r7, #2
 80055b4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	1cba      	adds	r2, r7, #2
 80055bc:	8812      	ldrh	r2, [r2, #0]
 80055be:	4013      	ands	r3, r2
 80055c0:	d004      	beq.n	80055cc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80055c2:	230f      	movs	r3, #15
 80055c4:	18fb      	adds	r3, r7, r3
 80055c6:	2201      	movs	r2, #1
 80055c8:	701a      	strb	r2, [r3, #0]
 80055ca:	e003      	b.n	80055d4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055cc:	230f      	movs	r3, #15
 80055ce:	18fb      	adds	r3, r7, r3
 80055d0:	2200      	movs	r2, #0
 80055d2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80055d4:	230f      	movs	r3, #15
 80055d6:	18fb      	adds	r3, r7, r3
 80055d8:	781b      	ldrb	r3, [r3, #0]
}
 80055da:	0018      	movs	r0, r3
 80055dc:	46bd      	mov	sp, r7
 80055de:	b004      	add	sp, #16
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055e2:	b580      	push	{r7, lr}
 80055e4:	b082      	sub	sp, #8
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
 80055ea:	0008      	movs	r0, r1
 80055ec:	0011      	movs	r1, r2
 80055ee:	1cbb      	adds	r3, r7, #2
 80055f0:	1c02      	adds	r2, r0, #0
 80055f2:	801a      	strh	r2, [r3, #0]
 80055f4:	1c7b      	adds	r3, r7, #1
 80055f6:	1c0a      	adds	r2, r1, #0
 80055f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055fa:	1c7b      	adds	r3, r7, #1
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d004      	beq.n	800560c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005602:	1cbb      	adds	r3, r7, #2
 8005604:	881a      	ldrh	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800560a:	e003      	b.n	8005614 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800560c:	1cbb      	adds	r3, r7, #2
 800560e:	881a      	ldrh	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005614:	46c0      	nop			; (mov r8, r8)
 8005616:	46bd      	mov	sp, r7
 8005618:	b002      	add	sp, #8
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005624:	4b19      	ldr	r3, [pc, #100]	; (800568c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a19      	ldr	r2, [pc, #100]	; (8005690 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800562a:	4013      	ands	r3, r2
 800562c:	0019      	movs	r1, r3
 800562e:	4b17      	ldr	r3, [pc, #92]	; (800568c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	430a      	orrs	r2, r1
 8005634:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	2380      	movs	r3, #128	; 0x80
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	429a      	cmp	r2, r3
 800563e:	d11f      	bne.n	8005680 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005640:	4b14      	ldr	r3, [pc, #80]	; (8005694 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	0013      	movs	r3, r2
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	189b      	adds	r3, r3, r2
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	4912      	ldr	r1, [pc, #72]	; (8005698 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800564e:	0018      	movs	r0, r3
 8005650:	f7fc fc1e 	bl	8001e90 <__udivsi3>
 8005654:	0003      	movs	r3, r0
 8005656:	3301      	adds	r3, #1
 8005658:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800565a:	e008      	b.n	800566e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	3b01      	subs	r3, #1
 8005666:	60fb      	str	r3, [r7, #12]
 8005668:	e001      	b.n	800566e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e009      	b.n	8005682 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800566e:	4b07      	ldr	r3, [pc, #28]	; (800568c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005670:	695a      	ldr	r2, [r3, #20]
 8005672:	2380      	movs	r3, #128	; 0x80
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	401a      	ands	r2, r3
 8005678:	2380      	movs	r3, #128	; 0x80
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	429a      	cmp	r2, r3
 800567e:	d0ed      	beq.n	800565c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	0018      	movs	r0, r3
 8005684:	46bd      	mov	sp, r7
 8005686:	b004      	add	sp, #16
 8005688:	bd80      	pop	{r7, pc}
 800568a:	46c0      	nop			; (mov r8, r8)
 800568c:	40007000 	.word	0x40007000
 8005690:	fffff9ff 	.word	0xfffff9ff
 8005694:	20000050 	.word	0x20000050
 8005698:	000f4240 	.word	0x000f4240

0800569c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80056a0:	4b03      	ldr	r3, [pc, #12]	; (80056b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	23e0      	movs	r3, #224	; 0xe0
 80056a6:	01db      	lsls	r3, r3, #7
 80056a8:	4013      	ands	r3, r2
}
 80056aa:	0018      	movs	r0, r3
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000

080056b4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80056ba:	f7ff f8d1 	bl	8004860 <HAL_GetTick>
 80056be:	0003      	movs	r3, r0
 80056c0:	607b      	str	r3, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80056c2:	4b35      	ldr	r3, [pc, #212]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b34      	ldr	r3, [pc, #208]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 80056c8:	2180      	movs	r1, #128	; 0x80
 80056ca:	0049      	lsls	r1, r1, #1
 80056cc:	430a      	orrs	r2, r1
 80056ce:	601a      	str	r2, [r3, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_DeInit+0x30>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056d2:	f7ff f8c5 	bl	8004860 <HAL_GetTick>
 80056d6:	0002      	movs	r2, r0
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_DeInit+0x30>
    {
      return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e054      	b.n	800578e <HAL_RCC_DeInit+0xda>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056e4:	4b2c      	ldr	r3, [pc, #176]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	2380      	movs	r3, #128	; 0x80
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	4013      	ands	r3, r2
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_DeInit+0x1e>
    }
  }

  /* Set HSITRIM[6:0] bits to the reset value */
  RCC->ICSCR = RCC_ICSCR_HSITRIM_6;
 80056f0:	4b29      	ldr	r3, [pc, #164]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 80056f2:	2280      	movs	r2, #128	; 0x80
 80056f4:	01d2      	lsls	r2, r2, #7
 80056f6:	605a      	str	r2, [r3, #4]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80056f8:	f7ff f8b2 	bl	8004860 <HAL_GetTick>
 80056fc:	0003      	movs	r3, r0
 80056fe:	607b      	str	r3, [r7, #4]

  /* Reset CFGR register (HSI is selected as system clock source) */
  RCC->CFGR = 0x00000000u;
 8005700:	4b25      	ldr	r3, [pc, #148]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005702:	2200      	movs	r2, #0
 8005704:	609a      	str	r2, [r3, #8]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8005706:	e009      	b.n	800571c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005708:	f7ff f8aa 	bl	8004860 <HAL_GetTick>
 800570c:	0002      	movs	r2, r0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	4a22      	ldr	r2, [pc, #136]	; (800579c <HAL_RCC_DeInit+0xe8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d901      	bls.n	800571c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e038      	b.n	800578e <HAL_RCC_DeInit+0xda>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 800571c:	4b1e      	ldr	r3, [pc, #120]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2238      	movs	r2, #56	; 0x38
 8005722:	4013      	ands	r3, r2
 8005724:	d1f0      	bne.n	8005708 <HAL_RCC_DeInit+0x54>
    }
  }

  /* Clear CR register in 2 steps: first to clear HSEON in case bypass was enabled */
  RCC->CR = RCC_CR_HSION;
 8005726:	4b1c      	ldr	r3, [pc, #112]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005728:	2280      	movs	r2, #128	; 0x80
 800572a:	0052      	lsls	r2, r2, #1
 800572c:	601a      	str	r2, [r3, #0]

  /* Then again to HSEBYP in case bypass was enabled */
  RCC->CR = RCC_CR_HSION;
 800572e:	4b1a      	ldr	r3, [pc, #104]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005730:	2280      	movs	r2, #128	; 0x80
 8005732:	0052      	lsls	r2, r2, #1
 8005734:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005736:	f7ff f893 	bl	8004860 <HAL_GetTick>
 800573a:	0003      	movs	r3, r0
 800573c:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is ready */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800573e:	e008      	b.n	8005752 <HAL_RCC_DeInit+0x9e>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005740:	f7ff f88e 	bl	8004860 <HAL_GetTick>
 8005744:	0002      	movs	r2, r0
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b02      	cmp	r3, #2
 800574c:	d901      	bls.n	8005752 <HAL_RCC_DeInit+0x9e>
    {
      return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e01d      	b.n	800578e <HAL_RCC_DeInit+0xda>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005752:	4b11      	ldr	r3, [pc, #68]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	2380      	movs	r3, #128	; 0x80
 8005758:	049b      	lsls	r3, r3, #18
 800575a:	4013      	ands	r3, r2
 800575c:	d1f0      	bne.n	8005740 <HAL_RCC_DeInit+0x8c>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  RCC->PLLCFGR = RCC_PLLCFGR_PLLN_4;
 800575e:	4b0e      	ldr	r3, [pc, #56]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005760:	2280      	movs	r2, #128	; 0x80
 8005762:	0152      	lsls	r2, r2, #5
 8005764:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000u;
 8005766:	4b0c      	ldr	r3, [pc, #48]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 8005768:	2200      	movs	r2, #0
 800576a:	619a      	str	r2, [r3, #24]

  /* Clear all flags */
  RCC->CICR = 0xFFFFFFFFu;
 800576c:	4b0a      	ldr	r3, [pc, #40]	; (8005798 <HAL_RCC_DeInit+0xe4>)
 800576e:	2201      	movs	r2, #1
 8005770:	4252      	negs	r2, r2
 8005772:	621a      	str	r2, [r3, #32]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8005774:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <HAL_RCC_DeInit+0xec>)
 8005776:	4a0b      	ldr	r2, [pc, #44]	; (80057a4 <HAL_RCC_DeInit+0xf0>)
 8005778:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800577a:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <HAL_RCC_DeInit+0xf4>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	0018      	movs	r0, r3
 8005780:	f7ff f812 	bl	80047a8 <HAL_InitTick>
 8005784:	1e03      	subs	r3, r0, #0
 8005786:	d001      	beq.n	800578c <HAL_RCC_DeInit+0xd8>
  {
    return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e000      	b.n	800578e <HAL_RCC_DeInit+0xda>
  }
  else
  {
    return HAL_OK;
 800578c:	2300      	movs	r3, #0
  }
}
 800578e:	0018      	movs	r0, r3
 8005790:	46bd      	mov	sp, r7
 8005792:	b002      	add	sp, #8
 8005794:	bd80      	pop	{r7, pc}
 8005796:	46c0      	nop			; (mov r8, r8)
 8005798:	40021000 	.word	0x40021000
 800579c:	00001388 	.word	0x00001388
 80057a0:	20000050 	.word	0x20000050
 80057a4:	00f42400 	.word	0x00f42400
 80057a8:	20000054 	.word	0x20000054

080057ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b088      	sub	sp, #32
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d102      	bne.n	80057c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f000 fb50 	bl	8005e60 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2201      	movs	r2, #1
 80057c6:	4013      	ands	r3, r2
 80057c8:	d100      	bne.n	80057cc <HAL_RCC_OscConfig+0x20>
 80057ca:	e07c      	b.n	80058c6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057cc:	4bc3      	ldr	r3, [pc, #780]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	2238      	movs	r2, #56	; 0x38
 80057d2:	4013      	ands	r3, r2
 80057d4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057d6:	4bc1      	ldr	r3, [pc, #772]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	2203      	movs	r2, #3
 80057dc:	4013      	ands	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2b10      	cmp	r3, #16
 80057e4:	d102      	bne.n	80057ec <HAL_RCC_OscConfig+0x40>
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2b03      	cmp	r3, #3
 80057ea:	d002      	beq.n	80057f2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d10b      	bne.n	800580a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f2:	4bba      	ldr	r3, [pc, #744]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	2380      	movs	r3, #128	; 0x80
 80057f8:	029b      	lsls	r3, r3, #10
 80057fa:	4013      	ands	r3, r2
 80057fc:	d062      	beq.n	80058c4 <HAL_RCC_OscConfig+0x118>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d15e      	bne.n	80058c4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e32a      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	2380      	movs	r3, #128	; 0x80
 8005810:	025b      	lsls	r3, r3, #9
 8005812:	429a      	cmp	r2, r3
 8005814:	d107      	bne.n	8005826 <HAL_RCC_OscConfig+0x7a>
 8005816:	4bb1      	ldr	r3, [pc, #708]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	4bb0      	ldr	r3, [pc, #704]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800581c:	2180      	movs	r1, #128	; 0x80
 800581e:	0249      	lsls	r1, r1, #9
 8005820:	430a      	orrs	r2, r1
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	e020      	b.n	8005868 <HAL_RCC_OscConfig+0xbc>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	23a0      	movs	r3, #160	; 0xa0
 800582c:	02db      	lsls	r3, r3, #11
 800582e:	429a      	cmp	r2, r3
 8005830:	d10e      	bne.n	8005850 <HAL_RCC_OscConfig+0xa4>
 8005832:	4baa      	ldr	r3, [pc, #680]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	4ba9      	ldr	r3, [pc, #676]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005838:	2180      	movs	r1, #128	; 0x80
 800583a:	02c9      	lsls	r1, r1, #11
 800583c:	430a      	orrs	r2, r1
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	4ba6      	ldr	r3, [pc, #664]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4ba5      	ldr	r3, [pc, #660]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005846:	2180      	movs	r1, #128	; 0x80
 8005848:	0249      	lsls	r1, r1, #9
 800584a:	430a      	orrs	r2, r1
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	e00b      	b.n	8005868 <HAL_RCC_OscConfig+0xbc>
 8005850:	4ba2      	ldr	r3, [pc, #648]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4ba1      	ldr	r3, [pc, #644]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005856:	49a2      	ldr	r1, [pc, #648]	; (8005ae0 <HAL_RCC_OscConfig+0x334>)
 8005858:	400a      	ands	r2, r1
 800585a:	601a      	str	r2, [r3, #0]
 800585c:	4b9f      	ldr	r3, [pc, #636]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	4b9e      	ldr	r3, [pc, #632]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005862:	49a0      	ldr	r1, [pc, #640]	; (8005ae4 <HAL_RCC_OscConfig+0x338>)
 8005864:	400a      	ands	r2, r1
 8005866:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d014      	beq.n	800589a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fe fff6 	bl	8004860 <HAL_GetTick>
 8005874:	0003      	movs	r3, r0
 8005876:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800587a:	f7fe fff1 	bl	8004860 <HAL_GetTick>
 800587e:	0002      	movs	r2, r0
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b64      	cmp	r3, #100	; 0x64
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e2e9      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800588c:	4b93      	ldr	r3, [pc, #588]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	2380      	movs	r3, #128	; 0x80
 8005892:	029b      	lsls	r3, r3, #10
 8005894:	4013      	ands	r3, r2
 8005896:	d0f0      	beq.n	800587a <HAL_RCC_OscConfig+0xce>
 8005898:	e015      	b.n	80058c6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800589a:	f7fe ffe1 	bl	8004860 <HAL_GetTick>
 800589e:	0003      	movs	r3, r0
 80058a0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058a2:	e008      	b.n	80058b6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058a4:	f7fe ffdc 	bl	8004860 <HAL_GetTick>
 80058a8:	0002      	movs	r2, r0
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	2b64      	cmp	r3, #100	; 0x64
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e2d4      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058b6:	4b89      	ldr	r3, [pc, #548]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	2380      	movs	r3, #128	; 0x80
 80058bc:	029b      	lsls	r3, r3, #10
 80058be:	4013      	ands	r3, r2
 80058c0:	d1f0      	bne.n	80058a4 <HAL_RCC_OscConfig+0xf8>
 80058c2:	e000      	b.n	80058c6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2202      	movs	r2, #2
 80058cc:	4013      	ands	r3, r2
 80058ce:	d100      	bne.n	80058d2 <HAL_RCC_OscConfig+0x126>
 80058d0:	e099      	b.n	8005a06 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058d2:	4b82      	ldr	r3, [pc, #520]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2238      	movs	r2, #56	; 0x38
 80058d8:	4013      	ands	r3, r2
 80058da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058dc:	4b7f      	ldr	r3, [pc, #508]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	2203      	movs	r2, #3
 80058e2:	4013      	ands	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	2b10      	cmp	r3, #16
 80058ea:	d102      	bne.n	80058f2 <HAL_RCC_OscConfig+0x146>
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d002      	beq.n	80058f8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d135      	bne.n	8005964 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058f8:	4b78      	ldr	r3, [pc, #480]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	2380      	movs	r3, #128	; 0x80
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	4013      	ands	r3, r2
 8005902:	d005      	beq.n	8005910 <HAL_RCC_OscConfig+0x164>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e2a7      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005910:	4b72      	ldr	r3, [pc, #456]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	4a74      	ldr	r2, [pc, #464]	; (8005ae8 <HAL_RCC_OscConfig+0x33c>)
 8005916:	4013      	ands	r3, r2
 8005918:	0019      	movs	r1, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	021a      	lsls	r2, r3, #8
 8005920:	4b6e      	ldr	r3, [pc, #440]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d112      	bne.n	8005952 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800592c:	4b6b      	ldr	r3, [pc, #428]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a6e      	ldr	r2, [pc, #440]	; (8005aec <HAL_RCC_OscConfig+0x340>)
 8005932:	4013      	ands	r3, r2
 8005934:	0019      	movs	r1, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	691a      	ldr	r2, [r3, #16]
 800593a:	4b68      	ldr	r3, [pc, #416]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800593c:	430a      	orrs	r2, r1
 800593e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005940:	4b66      	ldr	r3, [pc, #408]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	0adb      	lsrs	r3, r3, #11
 8005946:	2207      	movs	r2, #7
 8005948:	4013      	ands	r3, r2
 800594a:	4a69      	ldr	r2, [pc, #420]	; (8005af0 <HAL_RCC_OscConfig+0x344>)
 800594c:	40da      	lsrs	r2, r3
 800594e:	4b69      	ldr	r3, [pc, #420]	; (8005af4 <HAL_RCC_OscConfig+0x348>)
 8005950:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005952:	4b69      	ldr	r3, [pc, #420]	; (8005af8 <HAL_RCC_OscConfig+0x34c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	0018      	movs	r0, r3
 8005958:	f7fe ff26 	bl	80047a8 <HAL_InitTick>
 800595c:	1e03      	subs	r3, r0, #0
 800595e:	d051      	beq.n	8005a04 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e27d      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d030      	beq.n	80059ce <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800596c:	4b5b      	ldr	r3, [pc, #364]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a5e      	ldr	r2, [pc, #376]	; (8005aec <HAL_RCC_OscConfig+0x340>)
 8005972:	4013      	ands	r3, r2
 8005974:	0019      	movs	r1, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	691a      	ldr	r2, [r3, #16]
 800597a:	4b58      	ldr	r3, [pc, #352]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 800597c:	430a      	orrs	r2, r1
 800597e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005980:	4b56      	ldr	r3, [pc, #344]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	4b55      	ldr	r3, [pc, #340]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005986:	2180      	movs	r1, #128	; 0x80
 8005988:	0049      	lsls	r1, r1, #1
 800598a:	430a      	orrs	r2, r1
 800598c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598e:	f7fe ff67 	bl	8004860 <HAL_GetTick>
 8005992:	0003      	movs	r3, r0
 8005994:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005996:	e008      	b.n	80059aa <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005998:	f7fe ff62 	bl	8004860 <HAL_GetTick>
 800599c:	0002      	movs	r2, r0
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e25a      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059aa:	4b4c      	ldr	r3, [pc, #304]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	2380      	movs	r3, #128	; 0x80
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	4013      	ands	r3, r2
 80059b4:	d0f0      	beq.n	8005998 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b6:	4b49      	ldr	r3, [pc, #292]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	4a4b      	ldr	r2, [pc, #300]	; (8005ae8 <HAL_RCC_OscConfig+0x33c>)
 80059bc:	4013      	ands	r3, r2
 80059be:	0019      	movs	r1, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	021a      	lsls	r2, r3, #8
 80059c6:	4b45      	ldr	r3, [pc, #276]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059c8:	430a      	orrs	r2, r1
 80059ca:	605a      	str	r2, [r3, #4]
 80059cc:	e01b      	b.n	8005a06 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80059ce:	4b43      	ldr	r3, [pc, #268]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	4b42      	ldr	r3, [pc, #264]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059d4:	4949      	ldr	r1, [pc, #292]	; (8005afc <HAL_RCC_OscConfig+0x350>)
 80059d6:	400a      	ands	r2, r1
 80059d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059da:	f7fe ff41 	bl	8004860 <HAL_GetTick>
 80059de:	0003      	movs	r3, r0
 80059e0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059e2:	e008      	b.n	80059f6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059e4:	f7fe ff3c 	bl	8004860 <HAL_GetTick>
 80059e8:	0002      	movs	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e234      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059f6:	4b39      	ldr	r3, [pc, #228]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	2380      	movs	r3, #128	; 0x80
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4013      	ands	r3, r2
 8005a00:	d1f0      	bne.n	80059e4 <HAL_RCC_OscConfig+0x238>
 8005a02:	e000      	b.n	8005a06 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2208      	movs	r2, #8
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	d047      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005a10:	4b32      	ldr	r3, [pc, #200]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	2238      	movs	r2, #56	; 0x38
 8005a16:	4013      	ands	r3, r2
 8005a18:	2b18      	cmp	r3, #24
 8005a1a:	d10a      	bne.n	8005a32 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005a1c:	4b2f      	ldr	r3, [pc, #188]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a20:	2202      	movs	r2, #2
 8005a22:	4013      	ands	r3, r2
 8005a24:	d03c      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x2f4>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d138      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e216      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d019      	beq.n	8005a6e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005a3a:	4b28      	ldr	r3, [pc, #160]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a3e:	4b27      	ldr	r3, [pc, #156]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a40:	2101      	movs	r1, #1
 8005a42:	430a      	orrs	r2, r1
 8005a44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a46:	f7fe ff0b 	bl	8004860 <HAL_GetTick>
 8005a4a:	0003      	movs	r3, r0
 8005a4c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a50:	f7fe ff06 	bl	8004860 <HAL_GetTick>
 8005a54:	0002      	movs	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e1fe      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a62:	4b1e      	ldr	r3, [pc, #120]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a66:	2202      	movs	r2, #2
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d0f1      	beq.n	8005a50 <HAL_RCC_OscConfig+0x2a4>
 8005a6c:	e018      	b.n	8005aa0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005a6e:	4b1b      	ldr	r3, [pc, #108]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a72:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a74:	2101      	movs	r1, #1
 8005a76:	438a      	bics	r2, r1
 8005a78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7a:	f7fe fef1 	bl	8004860 <HAL_GetTick>
 8005a7e:	0003      	movs	r3, r0
 8005a80:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a84:	f7fe feec 	bl	8004860 <HAL_GetTick>
 8005a88:	0002      	movs	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e1e4      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a96:	4b11      	ldr	r3, [pc, #68]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	d1f1      	bne.n	8005a84 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2204      	movs	r2, #4
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d100      	bne.n	8005aac <HAL_RCC_OscConfig+0x300>
 8005aaa:	e0c7      	b.n	8005c3c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aac:	231f      	movs	r3, #31
 8005aae:	18fb      	adds	r3, r7, r3
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005ab4:	4b09      	ldr	r3, [pc, #36]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2238      	movs	r2, #56	; 0x38
 8005aba:	4013      	ands	r3, r2
 8005abc:	2b20      	cmp	r3, #32
 8005abe:	d11f      	bne.n	8005b00 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <HAL_RCC_OscConfig+0x330>)
 8005ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	d100      	bne.n	8005acc <HAL_RCC_OscConfig+0x320>
 8005aca:	e0b7      	b.n	8005c3c <HAL_RCC_OscConfig+0x490>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d000      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x32a>
 8005ad4:	e0b2      	b.n	8005c3c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e1c2      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
 8005ada:	46c0      	nop			; (mov r8, r8)
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	fffeffff 	.word	0xfffeffff
 8005ae4:	fffbffff 	.word	0xfffbffff
 8005ae8:	ffff80ff 	.word	0xffff80ff
 8005aec:	ffffc7ff 	.word	0xffffc7ff
 8005af0:	00f42400 	.word	0x00f42400
 8005af4:	20000050 	.word	0x20000050
 8005af8:	20000054 	.word	0x20000054
 8005afc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b00:	4bb5      	ldr	r3, [pc, #724]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b04:	2380      	movs	r3, #128	; 0x80
 8005b06:	055b      	lsls	r3, r3, #21
 8005b08:	4013      	ands	r3, r2
 8005b0a:	d101      	bne.n	8005b10 <HAL_RCC_OscConfig+0x364>
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e000      	b.n	8005b12 <HAL_RCC_OscConfig+0x366>
 8005b10:	2300      	movs	r3, #0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d011      	beq.n	8005b3a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005b16:	4bb0      	ldr	r3, [pc, #704]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b1a:	4baf      	ldr	r3, [pc, #700]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b1c:	2180      	movs	r1, #128	; 0x80
 8005b1e:	0549      	lsls	r1, r1, #21
 8005b20:	430a      	orrs	r2, r1
 8005b22:	63da      	str	r2, [r3, #60]	; 0x3c
 8005b24:	4bac      	ldr	r3, [pc, #688]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b28:	2380      	movs	r3, #128	; 0x80
 8005b2a:	055b      	lsls	r3, r3, #21
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005b32:	231f      	movs	r3, #31
 8005b34:	18fb      	adds	r3, r7, r3
 8005b36:	2201      	movs	r2, #1
 8005b38:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b3a:	4ba8      	ldr	r3, [pc, #672]	; (8005ddc <HAL_RCC_OscConfig+0x630>)
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	2380      	movs	r3, #128	; 0x80
 8005b40:	005b      	lsls	r3, r3, #1
 8005b42:	4013      	ands	r3, r2
 8005b44:	d11a      	bne.n	8005b7c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b46:	4ba5      	ldr	r3, [pc, #660]	; (8005ddc <HAL_RCC_OscConfig+0x630>)
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	4ba4      	ldr	r3, [pc, #656]	; (8005ddc <HAL_RCC_OscConfig+0x630>)
 8005b4c:	2180      	movs	r1, #128	; 0x80
 8005b4e:	0049      	lsls	r1, r1, #1
 8005b50:	430a      	orrs	r2, r1
 8005b52:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005b54:	f7fe fe84 	bl	8004860 <HAL_GetTick>
 8005b58:	0003      	movs	r3, r0
 8005b5a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b5c:	e008      	b.n	8005b70 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b5e:	f7fe fe7f 	bl	8004860 <HAL_GetTick>
 8005b62:	0002      	movs	r2, r0
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d901      	bls.n	8005b70 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e177      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b70:	4b9a      	ldr	r3, [pc, #616]	; (8005ddc <HAL_RCC_OscConfig+0x630>)
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	2380      	movs	r3, #128	; 0x80
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d0f0      	beq.n	8005b5e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d106      	bne.n	8005b92 <HAL_RCC_OscConfig+0x3e6>
 8005b84:	4b94      	ldr	r3, [pc, #592]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b88:	4b93      	ldr	r3, [pc, #588]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b8a:	2101      	movs	r1, #1
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005b90:	e01c      	b.n	8005bcc <HAL_RCC_OscConfig+0x420>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	2b05      	cmp	r3, #5
 8005b98:	d10c      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x408>
 8005b9a:	4b8f      	ldr	r3, [pc, #572]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005b9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b9e:	4b8e      	ldr	r3, [pc, #568]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005ba0:	2104      	movs	r1, #4
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	65da      	str	r2, [r3, #92]	; 0x5c
 8005ba6:	4b8c      	ldr	r3, [pc, #560]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005ba8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005baa:	4b8b      	ldr	r3, [pc, #556]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bac:	2101      	movs	r1, #1
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	65da      	str	r2, [r3, #92]	; 0x5c
 8005bb2:	e00b      	b.n	8005bcc <HAL_RCC_OscConfig+0x420>
 8005bb4:	4b88      	ldr	r3, [pc, #544]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005bb8:	4b87      	ldr	r3, [pc, #540]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bba:	2101      	movs	r1, #1
 8005bbc:	438a      	bics	r2, r1
 8005bbe:	65da      	str	r2, [r3, #92]	; 0x5c
 8005bc0:	4b85      	ldr	r3, [pc, #532]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005bc4:	4b84      	ldr	r3, [pc, #528]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bc6:	2104      	movs	r1, #4
 8005bc8:	438a      	bics	r2, r1
 8005bca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d014      	beq.n	8005bfe <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd4:	f7fe fe44 	bl	8004860 <HAL_GetTick>
 8005bd8:	0003      	movs	r3, r0
 8005bda:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bdc:	e009      	b.n	8005bf2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bde:	f7fe fe3f 	bl	8004860 <HAL_GetTick>
 8005be2:	0002      	movs	r2, r0
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	4a7d      	ldr	r2, [pc, #500]	; (8005de0 <HAL_RCC_OscConfig+0x634>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e136      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bf2:	4b79      	ldr	r3, [pc, #484]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d0f0      	beq.n	8005bde <HAL_RCC_OscConfig+0x432>
 8005bfc:	e013      	b.n	8005c26 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfe:	f7fe fe2f 	bl	8004860 <HAL_GetTick>
 8005c02:	0003      	movs	r3, r0
 8005c04:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c06:	e009      	b.n	8005c1c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c08:	f7fe fe2a 	bl	8004860 <HAL_GetTick>
 8005c0c:	0002      	movs	r2, r0
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	4a73      	ldr	r2, [pc, #460]	; (8005de0 <HAL_RCC_OscConfig+0x634>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e121      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c1c:	4b6e      	ldr	r3, [pc, #440]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c20:	2202      	movs	r2, #2
 8005c22:	4013      	ands	r3, r2
 8005c24:	d1f0      	bne.n	8005c08 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005c26:	231f      	movs	r3, #31
 8005c28:	18fb      	adds	r3, r7, r3
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d105      	bne.n	8005c3c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005c30:	4b69      	ldr	r3, [pc, #420]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c34:	4b68      	ldr	r3, [pc, #416]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c36:	496b      	ldr	r1, [pc, #428]	; (8005de4 <HAL_RCC_OscConfig+0x638>)
 8005c38:	400a      	ands	r2, r1
 8005c3a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2220      	movs	r2, #32
 8005c42:	4013      	ands	r3, r2
 8005c44:	d039      	beq.n	8005cba <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d01b      	beq.n	8005c86 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c4e:	4b62      	ldr	r3, [pc, #392]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	4b61      	ldr	r3, [pc, #388]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c54:	2180      	movs	r1, #128	; 0x80
 8005c56:	03c9      	lsls	r1, r1, #15
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c5c:	f7fe fe00 	bl	8004860 <HAL_GetTick>
 8005c60:	0003      	movs	r3, r0
 8005c62:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005c64:	e008      	b.n	8005c78 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c66:	f7fe fdfb 	bl	8004860 <HAL_GetTick>
 8005c6a:	0002      	movs	r2, r0
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d901      	bls.n	8005c78 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e0f3      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005c78:	4b57      	ldr	r3, [pc, #348]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	2380      	movs	r3, #128	; 0x80
 8005c7e:	041b      	lsls	r3, r3, #16
 8005c80:	4013      	ands	r3, r2
 8005c82:	d0f0      	beq.n	8005c66 <HAL_RCC_OscConfig+0x4ba>
 8005c84:	e019      	b.n	8005cba <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c86:	4b54      	ldr	r3, [pc, #336]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b53      	ldr	r3, [pc, #332]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005c8c:	4956      	ldr	r1, [pc, #344]	; (8005de8 <HAL_RCC_OscConfig+0x63c>)
 8005c8e:	400a      	ands	r2, r1
 8005c90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c92:	f7fe fde5 	bl	8004860 <HAL_GetTick>
 8005c96:	0003      	movs	r3, r0
 8005c98:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005c9a:	e008      	b.n	8005cae <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c9c:	f7fe fde0 	bl	8004860 <HAL_GetTick>
 8005ca0:	0002      	movs	r2, r0
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d901      	bls.n	8005cae <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e0d8      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005cae:	4b4a      	ldr	r3, [pc, #296]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	2380      	movs	r3, #128	; 0x80
 8005cb4:	041b      	lsls	r3, r3, #16
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d1f0      	bne.n	8005c9c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d100      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x518>
 8005cc2:	e0cc      	b.n	8005e5e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005cc4:	4b44      	ldr	r3, [pc, #272]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2238      	movs	r2, #56	; 0x38
 8005cca:	4013      	ands	r3, r2
 8005ccc:	2b10      	cmp	r3, #16
 8005cce:	d100      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x526>
 8005cd0:	e07b      	b.n	8005dca <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d156      	bne.n	8005d88 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cda:	4b3f      	ldr	r3, [pc, #252]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	4b3e      	ldr	r3, [pc, #248]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005ce0:	4942      	ldr	r1, [pc, #264]	; (8005dec <HAL_RCC_OscConfig+0x640>)
 8005ce2:	400a      	ands	r2, r1
 8005ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce6:	f7fe fdbb 	bl	8004860 <HAL_GetTick>
 8005cea:	0003      	movs	r3, r0
 8005cec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cee:	e008      	b.n	8005d02 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf0:	f7fe fdb6 	bl	8004860 <HAL_GetTick>
 8005cf4:	0002      	movs	r2, r0
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e0ae      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d02:	4b35      	ldr	r3, [pc, #212]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	2380      	movs	r3, #128	; 0x80
 8005d08:	049b      	lsls	r3, r3, #18
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	d1f0      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d0e:	4b32      	ldr	r3, [pc, #200]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	4a37      	ldr	r2, [pc, #220]	; (8005df0 <HAL_RCC_OscConfig+0x644>)
 8005d14:	4013      	ands	r3, r2
 8005d16:	0019      	movs	r1, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d20:	431a      	orrs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d26:	021b      	lsls	r3, r3, #8
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d34:	431a      	orrs	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	4b26      	ldr	r3, [pc, #152]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d42:	4b25      	ldr	r3, [pc, #148]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	4b24      	ldr	r3, [pc, #144]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d48:	2180      	movs	r1, #128	; 0x80
 8005d4a:	0449      	lsls	r1, r1, #17
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005d50:	4b21      	ldr	r3, [pc, #132]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d52:	68da      	ldr	r2, [r3, #12]
 8005d54:	4b20      	ldr	r3, [pc, #128]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d56:	2180      	movs	r1, #128	; 0x80
 8005d58:	0549      	lsls	r1, r1, #21
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d5e:	f7fe fd7f 	bl	8004860 <HAL_GetTick>
 8005d62:	0003      	movs	r3, r0
 8005d64:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d68:	f7fe fd7a 	bl	8004860 <HAL_GetTick>
 8005d6c:	0002      	movs	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e072      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d7a:	4b17      	ldr	r3, [pc, #92]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	2380      	movs	r3, #128	; 0x80
 8005d80:	049b      	lsls	r3, r3, #18
 8005d82:	4013      	ands	r3, r2
 8005d84:	d0f0      	beq.n	8005d68 <HAL_RCC_OscConfig+0x5bc>
 8005d86:	e06a      	b.n	8005e5e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d88:	4b13      	ldr	r3, [pc, #76]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	4b12      	ldr	r3, [pc, #72]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005d8e:	4917      	ldr	r1, [pc, #92]	; (8005dec <HAL_RCC_OscConfig+0x640>)
 8005d90:	400a      	ands	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d94:	f7fe fd64 	bl	8004860 <HAL_GetTick>
 8005d98:	0003      	movs	r3, r0
 8005d9a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d9c:	e008      	b.n	8005db0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d9e:	f7fe fd5f 	bl	8004860 <HAL_GetTick>
 8005da2:	0002      	movs	r2, r0
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	1ad3      	subs	r3, r2, r3
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d901      	bls.n	8005db0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e057      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005db0:	4b09      	ldr	r3, [pc, #36]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	2380      	movs	r3, #128	; 0x80
 8005db6:	049b      	lsls	r3, r3, #18
 8005db8:	4013      	ands	r3, r2
 8005dba:	d1f0      	bne.n	8005d9e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005dbc:	4b06      	ldr	r3, [pc, #24]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	4b05      	ldr	r3, [pc, #20]	; (8005dd8 <HAL_RCC_OscConfig+0x62c>)
 8005dc2:	490c      	ldr	r1, [pc, #48]	; (8005df4 <HAL_RCC_OscConfig+0x648>)
 8005dc4:	400a      	ands	r2, r1
 8005dc6:	60da      	str	r2, [r3, #12]
 8005dc8:	e049      	b.n	8005e5e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d112      	bne.n	8005df8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e044      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	40021000 	.word	0x40021000
 8005ddc:	40007000 	.word	0x40007000
 8005de0:	00001388 	.word	0x00001388
 8005de4:	efffffff 	.word	0xefffffff
 8005de8:	ffbfffff 	.word	0xffbfffff
 8005dec:	feffffff 	.word	0xfeffffff
 8005df0:	11c1808c 	.word	0x11c1808c
 8005df4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005df8:	4b1b      	ldr	r3, [pc, #108]	; (8005e68 <HAL_RCC_OscConfig+0x6bc>)
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2203      	movs	r2, #3
 8005e02:	401a      	ands	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d126      	bne.n	8005e5a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	2270      	movs	r2, #112	; 0x70
 8005e10:	401a      	ands	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d11f      	bne.n	8005e5a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	23fe      	movs	r3, #254	; 0xfe
 8005e1e:	01db      	lsls	r3, r3, #7
 8005e20:	401a      	ands	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e26:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d116      	bne.n	8005e5a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	23f8      	movs	r3, #248	; 0xf8
 8005e30:	039b      	lsls	r3, r3, #14
 8005e32:	401a      	ands	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d10e      	bne.n	8005e5a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	23e0      	movs	r3, #224	; 0xe0
 8005e40:	051b      	lsls	r3, r3, #20
 8005e42:	401a      	ands	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d106      	bne.n	8005e5a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	0f5b      	lsrs	r3, r3, #29
 8005e50:	075a      	lsls	r2, r3, #29
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d001      	beq.n	8005e5e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e000      	b.n	8005e60 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	0018      	movs	r0, r3
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b008      	add	sp, #32
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	40021000 	.word	0x40021000

08005e6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e0e9      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e80:	4b76      	ldr	r3, [pc, #472]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2207      	movs	r2, #7
 8005e86:	4013      	ands	r3, r2
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d91e      	bls.n	8005ecc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b73      	ldr	r3, [pc, #460]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2207      	movs	r2, #7
 8005e94:	4393      	bics	r3, r2
 8005e96:	0019      	movs	r1, r3
 8005e98:	4b70      	ldr	r3, [pc, #448]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005e9a:	683a      	ldr	r2, [r7, #0]
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ea0:	f7fe fcde 	bl	8004860 <HAL_GetTick>
 8005ea4:	0003      	movs	r3, r0
 8005ea6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ea8:	e009      	b.n	8005ebe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eaa:	f7fe fcd9 	bl	8004860 <HAL_GetTick>
 8005eae:	0002      	movs	r2, r0
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	4a6a      	ldr	r2, [pc, #424]	; (8006060 <HAL_RCC_ClockConfig+0x1f4>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e0ca      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ebe:	4b67      	ldr	r3, [pc, #412]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2207      	movs	r2, #7
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d1ee      	bne.n	8005eaa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2202      	movs	r2, #2
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	d015      	beq.n	8005f02 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2204      	movs	r2, #4
 8005edc:	4013      	ands	r3, r2
 8005ede:	d006      	beq.n	8005eee <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005ee0:	4b60      	ldr	r3, [pc, #384]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005ee2:	689a      	ldr	r2, [r3, #8]
 8005ee4:	4b5f      	ldr	r3, [pc, #380]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005ee6:	21e0      	movs	r1, #224	; 0xe0
 8005ee8:	01c9      	lsls	r1, r1, #7
 8005eea:	430a      	orrs	r2, r1
 8005eec:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eee:	4b5d      	ldr	r3, [pc, #372]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	4a5d      	ldr	r2, [pc, #372]	; (8006068 <HAL_RCC_ClockConfig+0x1fc>)
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	0019      	movs	r1, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	4b59      	ldr	r3, [pc, #356]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005efe:	430a      	orrs	r2, r1
 8005f00:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2201      	movs	r2, #1
 8005f08:	4013      	ands	r3, r2
 8005f0a:	d057      	beq.n	8005fbc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d107      	bne.n	8005f24 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f14:	4b53      	ldr	r3, [pc, #332]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	2380      	movs	r3, #128	; 0x80
 8005f1a:	029b      	lsls	r3, r3, #10
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	d12b      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e097      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d107      	bne.n	8005f3c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f2c:	4b4d      	ldr	r3, [pc, #308]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	2380      	movs	r3, #128	; 0x80
 8005f32:	049b      	lsls	r3, r3, #18
 8005f34:	4013      	ands	r3, r2
 8005f36:	d11f      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e08b      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d107      	bne.n	8005f54 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f44:	4b47      	ldr	r3, [pc, #284]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	2380      	movs	r3, #128	; 0x80
 8005f4a:	00db      	lsls	r3, r3, #3
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	d113      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e07f      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d106      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f5c:	4b41      	ldr	r3, [pc, #260]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f60:	2202      	movs	r2, #2
 8005f62:	4013      	ands	r3, r2
 8005f64:	d108      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e074      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f6a:	4b3e      	ldr	r3, [pc, #248]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f6e:	2202      	movs	r2, #2
 8005f70:	4013      	ands	r3, r2
 8005f72:	d101      	bne.n	8005f78 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e06d      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f78:	4b3a      	ldr	r3, [pc, #232]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	2207      	movs	r2, #7
 8005f7e:	4393      	bics	r3, r2
 8005f80:	0019      	movs	r1, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	4b37      	ldr	r3, [pc, #220]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f8c:	f7fe fc68 	bl	8004860 <HAL_GetTick>
 8005f90:	0003      	movs	r3, r0
 8005f92:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f94:	e009      	b.n	8005faa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f96:	f7fe fc63 	bl	8004860 <HAL_GetTick>
 8005f9a:	0002      	movs	r2, r0
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	4a2f      	ldr	r2, [pc, #188]	; (8006060 <HAL_RCC_ClockConfig+0x1f4>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e054      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005faa:	4b2e      	ldr	r3, [pc, #184]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2238      	movs	r2, #56	; 0x38
 8005fb0:	401a      	ands	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d1ec      	bne.n	8005f96 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fbc:	4b27      	ldr	r3, [pc, #156]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2207      	movs	r2, #7
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d21e      	bcs.n	8006008 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fca:	4b24      	ldr	r3, [pc, #144]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2207      	movs	r2, #7
 8005fd0:	4393      	bics	r3, r2
 8005fd2:	0019      	movs	r1, r3
 8005fd4:	4b21      	ldr	r3, [pc, #132]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005fdc:	f7fe fc40 	bl	8004860 <HAL_GetTick>
 8005fe0:	0003      	movs	r3, r0
 8005fe2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005fe4:	e009      	b.n	8005ffa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fe6:	f7fe fc3b 	bl	8004860 <HAL_GetTick>
 8005fea:	0002      	movs	r2, r0
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	4a1b      	ldr	r2, [pc, #108]	; (8006060 <HAL_RCC_ClockConfig+0x1f4>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e02c      	b.n	8006054 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ffa:	4b18      	ldr	r3, [pc, #96]	; (800605c <HAL_RCC_ClockConfig+0x1f0>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2207      	movs	r2, #7
 8006000:	4013      	ands	r3, r2
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d1ee      	bne.n	8005fe6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2204      	movs	r2, #4
 800600e:	4013      	ands	r3, r2
 8006010:	d009      	beq.n	8006026 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006012:	4b14      	ldr	r3, [pc, #80]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	4a15      	ldr	r2, [pc, #84]	; (800606c <HAL_RCC_ClockConfig+0x200>)
 8006018:	4013      	ands	r3, r2
 800601a:	0019      	movs	r1, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	4b10      	ldr	r3, [pc, #64]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 8006022:	430a      	orrs	r2, r1
 8006024:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006026:	f000 f829 	bl	800607c <HAL_RCC_GetSysClockFreq>
 800602a:	0001      	movs	r1, r0
 800602c:	4b0d      	ldr	r3, [pc, #52]	; (8006064 <HAL_RCC_ClockConfig+0x1f8>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	0a1b      	lsrs	r3, r3, #8
 8006032:	220f      	movs	r2, #15
 8006034:	401a      	ands	r2, r3
 8006036:	4b0e      	ldr	r3, [pc, #56]	; (8006070 <HAL_RCC_ClockConfig+0x204>)
 8006038:	0092      	lsls	r2, r2, #2
 800603a:	58d3      	ldr	r3, [r2, r3]
 800603c:	221f      	movs	r2, #31
 800603e:	4013      	ands	r3, r2
 8006040:	000a      	movs	r2, r1
 8006042:	40da      	lsrs	r2, r3
 8006044:	4b0b      	ldr	r3, [pc, #44]	; (8006074 <HAL_RCC_ClockConfig+0x208>)
 8006046:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006048:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <HAL_RCC_ClockConfig+0x20c>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	0018      	movs	r0, r3
 800604e:	f7fe fbab 	bl	80047a8 <HAL_InitTick>
 8006052:	0003      	movs	r3, r0
}
 8006054:	0018      	movs	r0, r3
 8006056:	46bd      	mov	sp, r7
 8006058:	b004      	add	sp, #16
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40022000 	.word	0x40022000
 8006060:	00001388 	.word	0x00001388
 8006064:	40021000 	.word	0x40021000
 8006068:	fffff0ff 	.word	0xfffff0ff
 800606c:	ffff8fff 	.word	0xffff8fff
 8006070:	0800adc0 	.word	0x0800adc0
 8006074:	20000050 	.word	0x20000050
 8006078:	20000054 	.word	0x20000054

0800607c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006082:	4b3c      	ldr	r3, [pc, #240]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2238      	movs	r2, #56	; 0x38
 8006088:	4013      	ands	r3, r2
 800608a:	d10f      	bne.n	80060ac <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800608c:	4b39      	ldr	r3, [pc, #228]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	0adb      	lsrs	r3, r3, #11
 8006092:	2207      	movs	r2, #7
 8006094:	4013      	ands	r3, r2
 8006096:	2201      	movs	r2, #1
 8006098:	409a      	lsls	r2, r3
 800609a:	0013      	movs	r3, r2
 800609c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800609e:	6839      	ldr	r1, [r7, #0]
 80060a0:	4835      	ldr	r0, [pc, #212]	; (8006178 <HAL_RCC_GetSysClockFreq+0xfc>)
 80060a2:	f7fb fef5 	bl	8001e90 <__udivsi3>
 80060a6:	0003      	movs	r3, r0
 80060a8:	613b      	str	r3, [r7, #16]
 80060aa:	e05d      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80060ac:	4b31      	ldr	r3, [pc, #196]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	2238      	movs	r2, #56	; 0x38
 80060b2:	4013      	ands	r3, r2
 80060b4:	2b08      	cmp	r3, #8
 80060b6:	d102      	bne.n	80060be <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80060b8:	4b30      	ldr	r3, [pc, #192]	; (800617c <HAL_RCC_GetSysClockFreq+0x100>)
 80060ba:	613b      	str	r3, [r7, #16]
 80060bc:	e054      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060be:	4b2d      	ldr	r3, [pc, #180]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	2238      	movs	r2, #56	; 0x38
 80060c4:	4013      	ands	r3, r2
 80060c6:	2b10      	cmp	r3, #16
 80060c8:	d138      	bne.n	800613c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80060ca:	4b2a      	ldr	r3, [pc, #168]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	2203      	movs	r2, #3
 80060d0:	4013      	ands	r3, r2
 80060d2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060d4:	4b27      	ldr	r3, [pc, #156]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	091b      	lsrs	r3, r3, #4
 80060da:	2207      	movs	r2, #7
 80060dc:	4013      	ands	r3, r2
 80060de:	3301      	adds	r3, #1
 80060e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2b03      	cmp	r3, #3
 80060e6:	d10d      	bne.n	8006104 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80060e8:	68b9      	ldr	r1, [r7, #8]
 80060ea:	4824      	ldr	r0, [pc, #144]	; (800617c <HAL_RCC_GetSysClockFreq+0x100>)
 80060ec:	f7fb fed0 	bl	8001e90 <__udivsi3>
 80060f0:	0003      	movs	r3, r0
 80060f2:	0019      	movs	r1, r3
 80060f4:	4b1f      	ldr	r3, [pc, #124]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	0a1b      	lsrs	r3, r3, #8
 80060fa:	227f      	movs	r2, #127	; 0x7f
 80060fc:	4013      	ands	r3, r2
 80060fe:	434b      	muls	r3, r1
 8006100:	617b      	str	r3, [r7, #20]
        break;
 8006102:	e00d      	b.n	8006120 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006104:	68b9      	ldr	r1, [r7, #8]
 8006106:	481c      	ldr	r0, [pc, #112]	; (8006178 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006108:	f7fb fec2 	bl	8001e90 <__udivsi3>
 800610c:	0003      	movs	r3, r0
 800610e:	0019      	movs	r1, r3
 8006110:	4b18      	ldr	r3, [pc, #96]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	0a1b      	lsrs	r3, r3, #8
 8006116:	227f      	movs	r2, #127	; 0x7f
 8006118:	4013      	ands	r3, r2
 800611a:	434b      	muls	r3, r1
 800611c:	617b      	str	r3, [r7, #20]
        break;
 800611e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006120:	4b14      	ldr	r3, [pc, #80]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	0f5b      	lsrs	r3, r3, #29
 8006126:	2207      	movs	r2, #7
 8006128:	4013      	ands	r3, r2
 800612a:	3301      	adds	r3, #1
 800612c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	6978      	ldr	r0, [r7, #20]
 8006132:	f7fb fead 	bl	8001e90 <__udivsi3>
 8006136:	0003      	movs	r3, r0
 8006138:	613b      	str	r3, [r7, #16]
 800613a:	e015      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800613c:	4b0d      	ldr	r3, [pc, #52]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	2238      	movs	r2, #56	; 0x38
 8006142:	4013      	ands	r3, r2
 8006144:	2b20      	cmp	r3, #32
 8006146:	d103      	bne.n	8006150 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006148:	2380      	movs	r3, #128	; 0x80
 800614a:	021b      	lsls	r3, r3, #8
 800614c:	613b      	str	r3, [r7, #16]
 800614e:	e00b      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006150:	4b08      	ldr	r3, [pc, #32]	; (8006174 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	2238      	movs	r2, #56	; 0x38
 8006156:	4013      	ands	r3, r2
 8006158:	2b18      	cmp	r3, #24
 800615a:	d103      	bne.n	8006164 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800615c:	23fa      	movs	r3, #250	; 0xfa
 800615e:	01db      	lsls	r3, r3, #7
 8006160:	613b      	str	r3, [r7, #16]
 8006162:	e001      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006168:	693b      	ldr	r3, [r7, #16]
}
 800616a:	0018      	movs	r0, r3
 800616c:	46bd      	mov	sp, r7
 800616e:	b006      	add	sp, #24
 8006170:	bd80      	pop	{r7, pc}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	40021000 	.word	0x40021000
 8006178:	00f42400 	.word	0x00f42400
 800617c:	007a1200 	.word	0x007a1200

08006180 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006184:	4b02      	ldr	r3, [pc, #8]	; (8006190 <HAL_RCC_GetHCLKFreq+0x10>)
 8006186:	681b      	ldr	r3, [r3, #0]
}
 8006188:	0018      	movs	r0, r3
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	46c0      	nop			; (mov r8, r8)
 8006190:	20000050 	.word	0x20000050

08006194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006194:	b5b0      	push	{r4, r5, r7, lr}
 8006196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006198:	f7ff fff2 	bl	8006180 <HAL_RCC_GetHCLKFreq>
 800619c:	0004      	movs	r4, r0
 800619e:	f7ff fa7d 	bl	800569c <LL_RCC_GetAPB1Prescaler>
 80061a2:	0003      	movs	r3, r0
 80061a4:	0b1a      	lsrs	r2, r3, #12
 80061a6:	4b05      	ldr	r3, [pc, #20]	; (80061bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80061a8:	0092      	lsls	r2, r2, #2
 80061aa:	58d3      	ldr	r3, [r2, r3]
 80061ac:	221f      	movs	r2, #31
 80061ae:	4013      	ands	r3, r2
 80061b0:	40dc      	lsrs	r4, r3
 80061b2:	0023      	movs	r3, r4
}
 80061b4:	0018      	movs	r0, r3
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bdb0      	pop	{r4, r5, r7, pc}
 80061ba:	46c0      	nop			; (mov r8, r8)
 80061bc:	0800ae00 	.word	0x0800ae00

080061c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80061c8:	2313      	movs	r3, #19
 80061ca:	18fb      	adds	r3, r7, r3
 80061cc:	2200      	movs	r2, #0
 80061ce:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061d0:	2312      	movs	r3, #18
 80061d2:	18fb      	adds	r3, r7, r3
 80061d4:	2200      	movs	r2, #0
 80061d6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	2380      	movs	r3, #128	; 0x80
 80061de:	029b      	lsls	r3, r3, #10
 80061e0:	4013      	ands	r3, r2
 80061e2:	d100      	bne.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80061e4:	e0ad      	b.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061e6:	2011      	movs	r0, #17
 80061e8:	183b      	adds	r3, r7, r0
 80061ea:	2200      	movs	r2, #0
 80061ec:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061ee:	4b47      	ldr	r3, [pc, #284]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80061f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061f2:	2380      	movs	r3, #128	; 0x80
 80061f4:	055b      	lsls	r3, r3, #21
 80061f6:	4013      	ands	r3, r2
 80061f8:	d110      	bne.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061fa:	4b44      	ldr	r3, [pc, #272]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80061fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061fe:	4b43      	ldr	r3, [pc, #268]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006200:	2180      	movs	r1, #128	; 0x80
 8006202:	0549      	lsls	r1, r1, #21
 8006204:	430a      	orrs	r2, r1
 8006206:	63da      	str	r2, [r3, #60]	; 0x3c
 8006208:	4b40      	ldr	r3, [pc, #256]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800620a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800620c:	2380      	movs	r3, #128	; 0x80
 800620e:	055b      	lsls	r3, r3, #21
 8006210:	4013      	ands	r3, r2
 8006212:	60bb      	str	r3, [r7, #8]
 8006214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006216:	183b      	adds	r3, r7, r0
 8006218:	2201      	movs	r2, #1
 800621a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800621c:	4b3c      	ldr	r3, [pc, #240]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	4b3b      	ldr	r3, [pc, #236]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006222:	2180      	movs	r1, #128	; 0x80
 8006224:	0049      	lsls	r1, r1, #1
 8006226:	430a      	orrs	r2, r1
 8006228:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800622a:	f7fe fb19 	bl	8004860 <HAL_GetTick>
 800622e:	0003      	movs	r3, r0
 8006230:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006232:	e00b      	b.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006234:	f7fe fb14 	bl	8004860 <HAL_GetTick>
 8006238:	0002      	movs	r2, r0
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d904      	bls.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006242:	2313      	movs	r3, #19
 8006244:	18fb      	adds	r3, r7, r3
 8006246:	2203      	movs	r2, #3
 8006248:	701a      	strb	r2, [r3, #0]
        break;
 800624a:	e005      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800624c:	4b30      	ldr	r3, [pc, #192]	; (8006310 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	2380      	movs	r3, #128	; 0x80
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	4013      	ands	r3, r2
 8006256:	d0ed      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006258:	2313      	movs	r3, #19
 800625a:	18fb      	adds	r3, r7, r3
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d15e      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006262:	4b2a      	ldr	r3, [pc, #168]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006264:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006266:	23c0      	movs	r3, #192	; 0xc0
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4013      	ands	r3, r2
 800626c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d019      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	429a      	cmp	r2, r3
 800627c:	d014      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800627e:	4b23      	ldr	r3, [pc, #140]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006282:	4a24      	ldr	r2, [pc, #144]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8006284:	4013      	ands	r3, r2
 8006286:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006288:	4b20      	ldr	r3, [pc, #128]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800628a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800628c:	4b1f      	ldr	r3, [pc, #124]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800628e:	2180      	movs	r1, #128	; 0x80
 8006290:	0249      	lsls	r1, r1, #9
 8006292:	430a      	orrs	r2, r1
 8006294:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006296:	4b1d      	ldr	r3, [pc, #116]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8006298:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800629a:	4b1c      	ldr	r3, [pc, #112]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800629c:	491e      	ldr	r1, [pc, #120]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800629e:	400a      	ands	r2, r1
 80062a0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062a2:	4b1a      	ldr	r3, [pc, #104]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	2201      	movs	r2, #1
 80062ac:	4013      	ands	r3, r2
 80062ae:	d016      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b0:	f7fe fad6 	bl	8004860 <HAL_GetTick>
 80062b4:	0003      	movs	r3, r0
 80062b6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062b8:	e00c      	b.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ba:	f7fe fad1 	bl	8004860 <HAL_GetTick>
 80062be:	0002      	movs	r2, r0
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	4a15      	ldr	r2, [pc, #84]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d904      	bls.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80062ca:	2313      	movs	r3, #19
 80062cc:	18fb      	adds	r3, r7, r3
 80062ce:	2203      	movs	r2, #3
 80062d0:	701a      	strb	r2, [r3, #0]
            break;
 80062d2:	e004      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062d4:	4b0d      	ldr	r3, [pc, #52]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80062d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d8:	2202      	movs	r2, #2
 80062da:	4013      	ands	r3, r2
 80062dc:	d0ed      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80062de:	2313      	movs	r3, #19
 80062e0:	18fb      	adds	r3, r7, r3
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10a      	bne.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062e8:	4b08      	ldr	r3, [pc, #32]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80062ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ec:	4a09      	ldr	r2, [pc, #36]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80062ee:	4013      	ands	r3, r2
 80062f0:	0019      	movs	r1, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062f6:	4b05      	ldr	r3, [pc, #20]	; (800630c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80062f8:	430a      	orrs	r2, r1
 80062fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80062fc:	e016      	b.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062fe:	2312      	movs	r3, #18
 8006300:	18fb      	adds	r3, r7, r3
 8006302:	2213      	movs	r2, #19
 8006304:	18ba      	adds	r2, r7, r2
 8006306:	7812      	ldrb	r2, [r2, #0]
 8006308:	701a      	strb	r2, [r3, #0]
 800630a:	e00f      	b.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800630c:	40021000 	.word	0x40021000
 8006310:	40007000 	.word	0x40007000
 8006314:	fffffcff 	.word	0xfffffcff
 8006318:	fffeffff 	.word	0xfffeffff
 800631c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006320:	2312      	movs	r3, #18
 8006322:	18fb      	adds	r3, r7, r3
 8006324:	2213      	movs	r2, #19
 8006326:	18ba      	adds	r2, r7, r2
 8006328:	7812      	ldrb	r2, [r2, #0]
 800632a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800632c:	2311      	movs	r3, #17
 800632e:	18fb      	adds	r3, r7, r3
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b01      	cmp	r3, #1
 8006334:	d105      	bne.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006336:	4bb6      	ldr	r3, [pc, #728]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006338:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800633a:	4bb5      	ldr	r3, [pc, #724]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800633c:	49b5      	ldr	r1, [pc, #724]	; (8006614 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800633e:	400a      	ands	r2, r1
 8006340:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2201      	movs	r2, #1
 8006348:	4013      	ands	r3, r2
 800634a:	d009      	beq.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800634c:	4bb0      	ldr	r3, [pc, #704]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800634e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006350:	2203      	movs	r2, #3
 8006352:	4393      	bics	r3, r2
 8006354:	0019      	movs	r1, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	4bad      	ldr	r3, [pc, #692]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800635c:	430a      	orrs	r2, r1
 800635e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2202      	movs	r2, #2
 8006366:	4013      	ands	r3, r2
 8006368:	d009      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800636a:	4ba9      	ldr	r3, [pc, #676]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800636c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800636e:	220c      	movs	r2, #12
 8006370:	4393      	bics	r3, r2
 8006372:	0019      	movs	r1, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	4ba5      	ldr	r3, [pc, #660]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800637a:	430a      	orrs	r2, r1
 800637c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2204      	movs	r2, #4
 8006384:	4013      	ands	r3, r2
 8006386:	d009      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006388:	4ba1      	ldr	r3, [pc, #644]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800638a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638c:	2230      	movs	r2, #48	; 0x30
 800638e:	4393      	bics	r3, r2
 8006390:	0019      	movs	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	4b9e      	ldr	r3, [pc, #632]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006398:	430a      	orrs	r2, r1
 800639a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2210      	movs	r2, #16
 80063a2:	4013      	ands	r3, r2
 80063a4:	d009      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063a6:	4b9a      	ldr	r3, [pc, #616]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063aa:	4a9b      	ldr	r2, [pc, #620]	; (8006618 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	0019      	movs	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691a      	ldr	r2, [r3, #16]
 80063b4:	4b96      	ldr	r3, [pc, #600]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063b6:	430a      	orrs	r2, r1
 80063b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	2380      	movs	r3, #128	; 0x80
 80063c0:	015b      	lsls	r3, r3, #5
 80063c2:	4013      	ands	r3, r2
 80063c4:	d009      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80063c6:	4b92      	ldr	r3, [pc, #584]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ca:	4a94      	ldr	r2, [pc, #592]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	0019      	movs	r1, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	695a      	ldr	r2, [r3, #20]
 80063d4:	4b8e      	ldr	r3, [pc, #568]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063d6:	430a      	orrs	r2, r1
 80063d8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	2380      	movs	r3, #128	; 0x80
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4013      	ands	r3, r2
 80063e4:	d009      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063e6:	4b8a      	ldr	r3, [pc, #552]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ea:	4a8d      	ldr	r2, [pc, #564]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80063ec:	4013      	ands	r3, r2
 80063ee:	0019      	movs	r1, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063f4:	4b86      	ldr	r3, [pc, #536]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80063f6:	430a      	orrs	r2, r1
 80063f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	2380      	movs	r3, #128	; 0x80
 8006400:	00db      	lsls	r3, r3, #3
 8006402:	4013      	ands	r3, r2
 8006404:	d009      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006406:	4b82      	ldr	r3, [pc, #520]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800640a:	4a86      	ldr	r2, [pc, #536]	; (8006624 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800640c:	4013      	ands	r3, r2
 800640e:	0019      	movs	r1, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006414:	4b7e      	ldr	r3, [pc, #504]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006416:	430a      	orrs	r2, r1
 8006418:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2220      	movs	r2, #32
 8006420:	4013      	ands	r3, r2
 8006422:	d009      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006424:	4b7a      	ldr	r3, [pc, #488]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006428:	4a7f      	ldr	r2, [pc, #508]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800642a:	4013      	ands	r3, r2
 800642c:	0019      	movs	r1, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699a      	ldr	r2, [r3, #24]
 8006432:	4b77      	ldr	r3, [pc, #476]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006434:	430a      	orrs	r2, r1
 8006436:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2240      	movs	r2, #64	; 0x40
 800643e:	4013      	ands	r3, r2
 8006440:	d009      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006442:	4b73      	ldr	r3, [pc, #460]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006446:	4a79      	ldr	r2, [pc, #484]	; (800662c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8006448:	4013      	ands	r3, r2
 800644a:	0019      	movs	r1, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	69da      	ldr	r2, [r3, #28]
 8006450:	4b6f      	ldr	r3, [pc, #444]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006452:	430a      	orrs	r2, r1
 8006454:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	2380      	movs	r3, #128	; 0x80
 800645c:	01db      	lsls	r3, r3, #7
 800645e:	4013      	ands	r3, r2
 8006460:	d015      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006462:	4b6b      	ldr	r3, [pc, #428]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	0899      	lsrs	r1, r3, #2
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800646e:	4b68      	ldr	r3, [pc, #416]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006470:	430a      	orrs	r2, r1
 8006472:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006478:	2380      	movs	r3, #128	; 0x80
 800647a:	05db      	lsls	r3, r3, #23
 800647c:	429a      	cmp	r2, r3
 800647e:	d106      	bne.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006480:	4b63      	ldr	r3, [pc, #396]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	4b62      	ldr	r3, [pc, #392]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006486:	2180      	movs	r1, #128	; 0x80
 8006488:	0249      	lsls	r1, r1, #9
 800648a:	430a      	orrs	r2, r1
 800648c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	2380      	movs	r3, #128	; 0x80
 8006494:	031b      	lsls	r3, r3, #12
 8006496:	4013      	ands	r3, r2
 8006498:	d009      	beq.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800649a:	4b5d      	ldr	r3, [pc, #372]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800649c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800649e:	2240      	movs	r2, #64	; 0x40
 80064a0:	4393      	bics	r3, r2
 80064a2:	0019      	movs	r1, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064a8:	4b59      	ldr	r3, [pc, #356]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064aa:	430a      	orrs	r2, r1
 80064ac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	2380      	movs	r3, #128	; 0x80
 80064b4:	039b      	lsls	r3, r3, #14
 80064b6:	4013      	ands	r3, r2
 80064b8:	d016      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80064ba:	4b55      	ldr	r3, [pc, #340]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064be:	4a5c      	ldr	r2, [pc, #368]	; (8006630 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80064c0:	4013      	ands	r3, r2
 80064c2:	0019      	movs	r1, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064c8:	4b51      	ldr	r3, [pc, #324]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064ca:	430a      	orrs	r2, r1
 80064cc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064d2:	2380      	movs	r3, #128	; 0x80
 80064d4:	03db      	lsls	r3, r3, #15
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d106      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80064da:	4b4d      	ldr	r3, [pc, #308]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064dc:	68da      	ldr	r2, [r3, #12]
 80064de:	4b4c      	ldr	r3, [pc, #304]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064e0:	2180      	movs	r1, #128	; 0x80
 80064e2:	0449      	lsls	r1, r1, #17
 80064e4:	430a      	orrs	r2, r1
 80064e6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	2380      	movs	r3, #128	; 0x80
 80064ee:	03db      	lsls	r3, r3, #15
 80064f0:	4013      	ands	r3, r2
 80064f2:	d016      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80064f4:	4b46      	ldr	r3, [pc, #280]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80064f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f8:	4a4e      	ldr	r2, [pc, #312]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80064fa:	4013      	ands	r3, r2
 80064fc:	0019      	movs	r1, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006502:	4b43      	ldr	r3, [pc, #268]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006504:	430a      	orrs	r2, r1
 8006506:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800650c:	2380      	movs	r3, #128	; 0x80
 800650e:	045b      	lsls	r3, r3, #17
 8006510:	429a      	cmp	r2, r3
 8006512:	d106      	bne.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006514:	4b3e      	ldr	r3, [pc, #248]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006516:	68da      	ldr	r2, [r3, #12]
 8006518:	4b3d      	ldr	r3, [pc, #244]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800651a:	2180      	movs	r1, #128	; 0x80
 800651c:	0449      	lsls	r1, r1, #17
 800651e:	430a      	orrs	r2, r1
 8006520:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	2380      	movs	r3, #128	; 0x80
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	4013      	ands	r3, r2
 800652c:	d014      	beq.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800652e:	4b38      	ldr	r3, [pc, #224]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006532:	2203      	movs	r2, #3
 8006534:	4393      	bics	r3, r2
 8006536:	0019      	movs	r1, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a1a      	ldr	r2, [r3, #32]
 800653c:	4b34      	ldr	r3, [pc, #208]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800653e:	430a      	orrs	r2, r1
 8006540:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d106      	bne.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800654a:	4b31      	ldr	r3, [pc, #196]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	4b30      	ldr	r3, [pc, #192]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006550:	2180      	movs	r1, #128	; 0x80
 8006552:	0249      	lsls	r1, r1, #9
 8006554:	430a      	orrs	r2, r1
 8006556:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	2380      	movs	r3, #128	; 0x80
 800655e:	019b      	lsls	r3, r3, #6
 8006560:	4013      	ands	r3, r2
 8006562:	d014      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006564:	4b2a      	ldr	r3, [pc, #168]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006568:	220c      	movs	r2, #12
 800656a:	4393      	bics	r3, r2
 800656c:	0019      	movs	r1, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006572:	4b27      	ldr	r3, [pc, #156]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006574:	430a      	orrs	r2, r1
 8006576:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657c:	2b04      	cmp	r3, #4
 800657e:	d106      	bne.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006580:	4b23      	ldr	r3, [pc, #140]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006582:	68da      	ldr	r2, [r3, #12]
 8006584:	4b22      	ldr	r3, [pc, #136]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006586:	2180      	movs	r1, #128	; 0x80
 8006588:	0249      	lsls	r1, r1, #9
 800658a:	430a      	orrs	r2, r1
 800658c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	2380      	movs	r3, #128	; 0x80
 8006594:	045b      	lsls	r3, r3, #17
 8006596:	4013      	ands	r3, r2
 8006598:	d016      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800659a:	4b1d      	ldr	r3, [pc, #116]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800659c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800659e:	4a22      	ldr	r2, [pc, #136]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	0019      	movs	r1, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a8:	4b19      	ldr	r3, [pc, #100]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065aa:	430a      	orrs	r2, r1
 80065ac:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065b2:	2380      	movs	r3, #128	; 0x80
 80065b4:	019b      	lsls	r3, r3, #6
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d106      	bne.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80065ba:	4b15      	ldr	r3, [pc, #84]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	4b14      	ldr	r3, [pc, #80]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065c0:	2180      	movs	r1, #128	; 0x80
 80065c2:	0449      	lsls	r1, r1, #17
 80065c4:	430a      	orrs	r2, r1
 80065c6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	2380      	movs	r3, #128	; 0x80
 80065ce:	049b      	lsls	r3, r3, #18
 80065d0:	4013      	ands	r3, r2
 80065d2:	d016      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065d4:	4b0e      	ldr	r3, [pc, #56]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065d8:	4a10      	ldr	r2, [pc, #64]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80065da:	4013      	ands	r3, r2
 80065dc:	0019      	movs	r1, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065e2:	4b0b      	ldr	r3, [pc, #44]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065e4:	430a      	orrs	r2, r1
 80065e6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065ec:	2380      	movs	r3, #128	; 0x80
 80065ee:	005b      	lsls	r3, r3, #1
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d106      	bne.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80065f4:	4b06      	ldr	r3, [pc, #24]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	4b05      	ldr	r3, [pc, #20]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80065fa:	2180      	movs	r1, #128	; 0x80
 80065fc:	0449      	lsls	r1, r1, #17
 80065fe:	430a      	orrs	r2, r1
 8006600:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006602:	2312      	movs	r3, #18
 8006604:	18fb      	adds	r3, r7, r3
 8006606:	781b      	ldrb	r3, [r3, #0]
}
 8006608:	0018      	movs	r0, r3
 800660a:	46bd      	mov	sp, r7
 800660c:	b006      	add	sp, #24
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40021000 	.word	0x40021000
 8006614:	efffffff 	.word	0xefffffff
 8006618:	fffff3ff 	.word	0xfffff3ff
 800661c:	fffffcff 	.word	0xfffffcff
 8006620:	fff3ffff 	.word	0xfff3ffff
 8006624:	ffcfffff 	.word	0xffcfffff
 8006628:	ffffcfff 	.word	0xffffcfff
 800662c:	ffff3fff 	.word	0xffff3fff
 8006630:	ffbfffff 	.word	0xffbfffff
 8006634:	feffffff 	.word	0xfeffffff

08006638 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e0a8      	b.n	800679c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664e:	2b00      	cmp	r3, #0
 8006650:	d109      	bne.n	8006666 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	2382      	movs	r3, #130	; 0x82
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	429a      	cmp	r2, r3
 800665c:	d009      	beq.n	8006672 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	61da      	str	r2, [r3, #28]
 8006664:	e005      	b.n	8006672 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	225d      	movs	r2, #93	; 0x5d
 800667c:	5c9b      	ldrb	r3, [r3, r2]
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b00      	cmp	r3, #0
 8006682:	d107      	bne.n	8006694 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	225c      	movs	r2, #92	; 0x5c
 8006688:	2100      	movs	r1, #0
 800668a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	0018      	movs	r0, r3
 8006690:	f000 f88a 	bl	80067a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	225d      	movs	r2, #93	; 0x5d
 8006698:	2102      	movs	r1, #2
 800669a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2140      	movs	r1, #64	; 0x40
 80066a8:	438a      	bics	r2, r1
 80066aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	68da      	ldr	r2, [r3, #12]
 80066b0:	23e0      	movs	r3, #224	; 0xe0
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d902      	bls.n	80066be <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
 80066bc:	e002      	b.n	80066c4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80066be:	2380      	movs	r3, #128	; 0x80
 80066c0:	015b      	lsls	r3, r3, #5
 80066c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	23f0      	movs	r3, #240	; 0xf0
 80066ca:	011b      	lsls	r3, r3, #4
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d008      	beq.n	80066e2 <HAL_SPI_Init+0xaa>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	23e0      	movs	r3, #224	; 0xe0
 80066d6:	00db      	lsls	r3, r3, #3
 80066d8:	429a      	cmp	r2, r3
 80066da:	d002      	beq.n	80066e2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	2382      	movs	r3, #130	; 0x82
 80066e8:	005b      	lsls	r3, r3, #1
 80066ea:	401a      	ands	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6899      	ldr	r1, [r3, #8]
 80066f0:	2384      	movs	r3, #132	; 0x84
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	400b      	ands	r3, r1
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	2102      	movs	r1, #2
 80066fe:	400b      	ands	r3, r1
 8006700:	431a      	orrs	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	2101      	movs	r1, #1
 8006708:	400b      	ands	r3, r1
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6999      	ldr	r1, [r3, #24]
 8006710:	2380      	movs	r3, #128	; 0x80
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	400b      	ands	r3, r1
 8006716:	431a      	orrs	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	2138      	movs	r1, #56	; 0x38
 800671e:	400b      	ands	r3, r1
 8006720:	431a      	orrs	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a1b      	ldr	r3, [r3, #32]
 8006726:	2180      	movs	r1, #128	; 0x80
 8006728:	400b      	ands	r3, r1
 800672a:	431a      	orrs	r2, r3
 800672c:	0011      	movs	r1, r2
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006732:	2380      	movs	r3, #128	; 0x80
 8006734:	019b      	lsls	r3, r3, #6
 8006736:	401a      	ands	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	0c1b      	lsrs	r3, r3, #16
 8006746:	2204      	movs	r2, #4
 8006748:	401a      	ands	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674e:	2110      	movs	r1, #16
 8006750:	400b      	ands	r3, r1
 8006752:	431a      	orrs	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006758:	2108      	movs	r1, #8
 800675a:	400b      	ands	r3, r1
 800675c:	431a      	orrs	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68d9      	ldr	r1, [r3, #12]
 8006762:	23f0      	movs	r3, #240	; 0xf0
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	400b      	ands	r3, r1
 8006768:	431a      	orrs	r2, r3
 800676a:	0011      	movs	r1, r2
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	2380      	movs	r3, #128	; 0x80
 8006770:	015b      	lsls	r3, r3, #5
 8006772:	401a      	ands	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69da      	ldr	r2, [r3, #28]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4907      	ldr	r1, [pc, #28]	; (80067a4 <HAL_SPI_Init+0x16c>)
 8006788:	400a      	ands	r2, r1
 800678a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	225d      	movs	r2, #93	; 0x5d
 8006796:	2101      	movs	r1, #1
 8006798:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	0018      	movs	r0, r3
 800679e:	46bd      	mov	sp, r7
 80067a0:	b004      	add	sp, #16
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	fffff7ff 	.word	0xfffff7ff

080067a8 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80067b0:	46c0      	nop			; (mov r8, r8)
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b002      	add	sp, #8
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b08a      	sub	sp, #40	; 0x28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	001a      	movs	r2, r3
 80067c6:	1cbb      	adds	r3, r7, #2
 80067c8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067ca:	2301      	movs	r3, #1
 80067cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80067ce:	2323      	movs	r3, #35	; 0x23
 80067d0:	18fb      	adds	r3, r7, r3
 80067d2:	2200      	movs	r2, #0
 80067d4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	225c      	movs	r2, #92	; 0x5c
 80067da:	5c9b      	ldrb	r3, [r3, r2]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d101      	bne.n	80067e4 <HAL_SPI_TransmitReceive+0x2c>
 80067e0:	2302      	movs	r3, #2
 80067e2:	e1b5      	b.n	8006b50 <HAL_SPI_TransmitReceive+0x398>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	225c      	movs	r2, #92	; 0x5c
 80067e8:	2101      	movs	r1, #1
 80067ea:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067ec:	f7fe f838 	bl	8004860 <HAL_GetTick>
 80067f0:	0003      	movs	r3, r0
 80067f2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067f4:	201b      	movs	r0, #27
 80067f6:	183b      	adds	r3, r7, r0
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	215d      	movs	r1, #93	; 0x5d
 80067fc:	5c52      	ldrb	r2, [r2, r1]
 80067fe:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006806:	2312      	movs	r3, #18
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	1cba      	adds	r2, r7, #2
 800680c:	8812      	ldrh	r2, [r2, #0]
 800680e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006810:	183b      	adds	r3, r7, r0
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d011      	beq.n	800683c <HAL_SPI_TransmitReceive+0x84>
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	2382      	movs	r3, #130	; 0x82
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	429a      	cmp	r2, r3
 8006820:	d107      	bne.n	8006832 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d103      	bne.n	8006832 <HAL_SPI_TransmitReceive+0x7a>
 800682a:	183b      	adds	r3, r7, r0
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	2b04      	cmp	r3, #4
 8006830:	d004      	beq.n	800683c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006832:	2323      	movs	r3, #35	; 0x23
 8006834:	18fb      	adds	r3, r7, r3
 8006836:	2202      	movs	r2, #2
 8006838:	701a      	strb	r2, [r3, #0]
    goto error;
 800683a:	e17e      	b.n	8006b3a <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d006      	beq.n	8006850 <HAL_SPI_TransmitReceive+0x98>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d003      	beq.n	8006850 <HAL_SPI_TransmitReceive+0x98>
 8006848:	1cbb      	adds	r3, r7, #2
 800684a:	881b      	ldrh	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d104      	bne.n	800685a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006850:	2323      	movs	r3, #35	; 0x23
 8006852:	18fb      	adds	r3, r7, r3
 8006854:	2201      	movs	r2, #1
 8006856:	701a      	strb	r2, [r3, #0]
    goto error;
 8006858:	e16f      	b.n	8006b3a <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	225d      	movs	r2, #93	; 0x5d
 800685e:	5c9b      	ldrb	r3, [r3, r2]
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b04      	cmp	r3, #4
 8006864:	d003      	beq.n	800686e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	225d      	movs	r2, #93	; 0x5d
 800686a:	2105      	movs	r1, #5
 800686c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	1cba      	adds	r2, r7, #2
 800687e:	2146      	movs	r1, #70	; 0x46
 8006880:	8812      	ldrh	r2, [r2, #0]
 8006882:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	1cba      	adds	r2, r7, #2
 8006888:	2144      	movs	r1, #68	; 0x44
 800688a:	8812      	ldrh	r2, [r2, #0]
 800688c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	1cba      	adds	r2, r7, #2
 8006898:	8812      	ldrh	r2, [r2, #0]
 800689a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	1cba      	adds	r2, r7, #2
 80068a0:	8812      	ldrh	r2, [r2, #0]
 80068a2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68da      	ldr	r2, [r3, #12]
 80068b4:	23e0      	movs	r3, #224	; 0xe0
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d908      	bls.n	80068ce <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	49a4      	ldr	r1, [pc, #656]	; (8006b58 <HAL_SPI_TransmitReceive+0x3a0>)
 80068c8:	400a      	ands	r2, r1
 80068ca:	605a      	str	r2, [r3, #4]
 80068cc:	e008      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2180      	movs	r1, #128	; 0x80
 80068da:	0149      	lsls	r1, r1, #5
 80068dc:	430a      	orrs	r2, r1
 80068de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2240      	movs	r2, #64	; 0x40
 80068e8:	4013      	ands	r3, r2
 80068ea:	2b40      	cmp	r3, #64	; 0x40
 80068ec:	d007      	beq.n	80068fe <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2140      	movs	r1, #64	; 0x40
 80068fa:	430a      	orrs	r2, r1
 80068fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	23e0      	movs	r3, #224	; 0xe0
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	429a      	cmp	r2, r3
 8006908:	d800      	bhi.n	800690c <HAL_SPI_TransmitReceive+0x154>
 800690a:	e07f      	b.n	8006a0c <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d005      	beq.n	8006920 <HAL_SPI_TransmitReceive+0x168>
 8006914:	2312      	movs	r3, #18
 8006916:	18fb      	adds	r3, r7, r3
 8006918:	881b      	ldrh	r3, [r3, #0]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d000      	beq.n	8006920 <HAL_SPI_TransmitReceive+0x168>
 800691e:	e069      	b.n	80069f4 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006924:	881a      	ldrh	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006930:	1c9a      	adds	r2, r3, #2
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800693a:	b29b      	uxth	r3, r3
 800693c:	3b01      	subs	r3, #1
 800693e:	b29a      	uxth	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006944:	e056      	b.n	80069f4 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	2202      	movs	r2, #2
 800694e:	4013      	ands	r3, r2
 8006950:	2b02      	cmp	r3, #2
 8006952:	d11b      	bne.n	800698c <HAL_SPI_TransmitReceive+0x1d4>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006958:	b29b      	uxth	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d016      	beq.n	800698c <HAL_SPI_TransmitReceive+0x1d4>
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	2b01      	cmp	r3, #1
 8006962:	d113      	bne.n	800698c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006968:	881a      	ldrh	r2, [r3, #0]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	1c9a      	adds	r2, r3, #2
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800697e:	b29b      	uxth	r3, r3
 8006980:	3b01      	subs	r3, #1
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006988:	2300      	movs	r3, #0
 800698a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2201      	movs	r2, #1
 8006994:	4013      	ands	r3, r2
 8006996:	2b01      	cmp	r3, #1
 8006998:	d11c      	bne.n	80069d4 <HAL_SPI_TransmitReceive+0x21c>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2246      	movs	r2, #70	; 0x46
 800699e:	5a9b      	ldrh	r3, [r3, r2]
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d016      	beq.n	80069d4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68da      	ldr	r2, [r3, #12]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b0:	b292      	uxth	r2, r2
 80069b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b8:	1c9a      	adds	r2, r3, #2
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2246      	movs	r2, #70	; 0x46
 80069c2:	5a9b      	ldrh	r3, [r3, r2]
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	3b01      	subs	r3, #1
 80069c8:	b299      	uxth	r1, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2246      	movs	r2, #70	; 0x46
 80069ce:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069d0:	2301      	movs	r3, #1
 80069d2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069d4:	f7fd ff44 	bl	8004860 <HAL_GetTick>
 80069d8:	0002      	movs	r2, r0
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d807      	bhi.n	80069f4 <HAL_SPI_TransmitReceive+0x23c>
 80069e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e6:	3301      	adds	r3, #1
 80069e8:	d004      	beq.n	80069f4 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80069ea:	2323      	movs	r3, #35	; 0x23
 80069ec:	18fb      	adds	r3, r7, r3
 80069ee:	2203      	movs	r2, #3
 80069f0:	701a      	strb	r2, [r3, #0]
        goto error;
 80069f2:	e0a2      	b.n	8006b3a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1a3      	bne.n	8006946 <HAL_SPI_TransmitReceive+0x18e>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2246      	movs	r2, #70	; 0x46
 8006a02:	5a9b      	ldrh	r3, [r3, r2]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d19d      	bne.n	8006946 <HAL_SPI_TransmitReceive+0x18e>
 8006a0a:	e085      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d005      	beq.n	8006a20 <HAL_SPI_TransmitReceive+0x268>
 8006a14:	2312      	movs	r3, #18
 8006a16:	18fb      	adds	r3, r7, r3
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d000      	beq.n	8006a20 <HAL_SPI_TransmitReceive+0x268>
 8006a1e:	e070      	b.n	8006b02 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	330c      	adds	r3, #12
 8006a2a:	7812      	ldrb	r2, [r2, #0]
 8006a2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a46:	e05c      	b.n	8006b02 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2202      	movs	r2, #2
 8006a50:	4013      	ands	r3, r2
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d11c      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x2d8>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d017      	beq.n	8006a90 <HAL_SPI_TransmitReceive+0x2d8>
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d114      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	330c      	adds	r3, #12
 8006a70:	7812      	ldrb	r2, [r2, #0]
 8006a72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a78:	1c5a      	adds	r2, r3, #1
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	2201      	movs	r2, #1
 8006a98:	4013      	ands	r3, r2
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d11e      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x324>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2246      	movs	r2, #70	; 0x46
 8006aa2:	5a9b      	ldrh	r3, [r3, r2]
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d018      	beq.n	8006adc <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	001a      	movs	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	7812      	ldrb	r2, [r2, #0]
 8006ab8:	b2d2      	uxtb	r2, r2
 8006aba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac0:	1c5a      	adds	r2, r3, #1
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2246      	movs	r2, #70	; 0x46
 8006aca:	5a9b      	ldrh	r3, [r3, r2]
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	b299      	uxth	r1, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2246      	movs	r2, #70	; 0x46
 8006ad6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006adc:	f7fd fec0 	bl	8004860 <HAL_GetTick>
 8006ae0:	0002      	movs	r2, r0
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d802      	bhi.n	8006af2 <HAL_SPI_TransmitReceive+0x33a>
 8006aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aee:	3301      	adds	r3, #1
 8006af0:	d102      	bne.n	8006af8 <HAL_SPI_TransmitReceive+0x340>
 8006af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d104      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006af8:	2323      	movs	r3, #35	; 0x23
 8006afa:	18fb      	adds	r3, r7, r3
 8006afc:	2203      	movs	r2, #3
 8006afe:	701a      	strb	r2, [r3, #0]
        goto error;
 8006b00:	e01b      	b.n	8006b3a <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d19d      	bne.n	8006a48 <HAL_SPI_TransmitReceive+0x290>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2246      	movs	r2, #70	; 0x46
 8006b10:	5a9b      	ldrh	r3, [r3, r2]
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d197      	bne.n	8006a48 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b18:	69fa      	ldr	r2, [r7, #28]
 8006b1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	0018      	movs	r0, r3
 8006b20:	f000 f958 	bl	8006dd4 <SPI_EndRxTxTransaction>
 8006b24:	1e03      	subs	r3, r0, #0
 8006b26:	d007      	beq.n	8006b38 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8006b28:	2323      	movs	r3, #35	; 0x23
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2220      	movs	r2, #32
 8006b34:	661a      	str	r2, [r3, #96]	; 0x60
 8006b36:	e000      	b.n	8006b3a <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8006b38:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	225d      	movs	r2, #93	; 0x5d
 8006b3e:	2101      	movs	r1, #1
 8006b40:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	225c      	movs	r2, #92	; 0x5c
 8006b46:	2100      	movs	r1, #0
 8006b48:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006b4a:	2323      	movs	r3, #35	; 0x23
 8006b4c:	18fb      	adds	r3, r7, r3
 8006b4e:	781b      	ldrb	r3, [r3, #0]
}
 8006b50:	0018      	movs	r0, r3
 8006b52:	46bd      	mov	sp, r7
 8006b54:	b00a      	add	sp, #40	; 0x28
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	ffffefff 	.word	0xffffefff

08006b5c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	225d      	movs	r2, #93	; 0x5d
 8006b68:	5c9b      	ldrb	r3, [r3, r2]
 8006b6a:	b2db      	uxtb	r3, r3
}
 8006b6c:	0018      	movs	r0, r3
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	b002      	add	sp, #8
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	603b      	str	r3, [r7, #0]
 8006b80:	1dfb      	adds	r3, r7, #7
 8006b82:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b84:	f7fd fe6c 	bl	8004860 <HAL_GetTick>
 8006b88:	0002      	movs	r2, r0
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	18d3      	adds	r3, r2, r3
 8006b92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b94:	f7fd fe64 	bl	8004860 <HAL_GetTick>
 8006b98:	0003      	movs	r3, r0
 8006b9a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b9c:	4b3a      	ldr	r3, [pc, #232]	; (8006c88 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	015b      	lsls	r3, r3, #5
 8006ba2:	0d1b      	lsrs	r3, r3, #20
 8006ba4:	69fa      	ldr	r2, [r7, #28]
 8006ba6:	4353      	muls	r3, r2
 8006ba8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006baa:	e058      	b.n	8006c5e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	d055      	beq.n	8006c5e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006bb2:	f7fd fe55 	bl	8004860 <HAL_GetTick>
 8006bb6:	0002      	movs	r2, r0
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	69fa      	ldr	r2, [r7, #28]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d902      	bls.n	8006bc8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d142      	bne.n	8006c4e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	21e0      	movs	r1, #224	; 0xe0
 8006bd4:	438a      	bics	r2, r1
 8006bd6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	2382      	movs	r3, #130	; 0x82
 8006bde:	005b      	lsls	r3, r3, #1
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d113      	bne.n	8006c0c <SPI_WaitFlagStateUntilTimeout+0x98>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	689a      	ldr	r2, [r3, #8]
 8006be8:	2380      	movs	r3, #128	; 0x80
 8006bea:	021b      	lsls	r3, r3, #8
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d005      	beq.n	8006bfc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	689a      	ldr	r2, [r3, #8]
 8006bf4:	2380      	movs	r3, #128	; 0x80
 8006bf6:	00db      	lsls	r3, r3, #3
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d107      	bne.n	8006c0c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2140      	movs	r1, #64	; 0x40
 8006c08:	438a      	bics	r2, r1
 8006c0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c10:	2380      	movs	r3, #128	; 0x80
 8006c12:	019b      	lsls	r3, r3, #6
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d110      	bne.n	8006c3a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	491a      	ldr	r1, [pc, #104]	; (8006c8c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006c24:	400a      	ands	r2, r1
 8006c26:	601a      	str	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2180      	movs	r1, #128	; 0x80
 8006c34:	0189      	lsls	r1, r1, #6
 8006c36:	430a      	orrs	r2, r1
 8006c38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	225d      	movs	r2, #93	; 0x5d
 8006c3e:	2101      	movs	r1, #1
 8006c40:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	225c      	movs	r2, #92	; 0x5c
 8006c46:	2100      	movs	r1, #0
 8006c48:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e017      	b.n	8006c7e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	4013      	ands	r3, r2
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	425a      	negs	r2, r3
 8006c6e:	4153      	adcs	r3, r2
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	001a      	movs	r2, r3
 8006c74:	1dfb      	adds	r3, r7, #7
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d197      	bne.n	8006bac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	0018      	movs	r0, r3
 8006c80:	46bd      	mov	sp, r7
 8006c82:	b008      	add	sp, #32
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	46c0      	nop			; (mov r8, r8)
 8006c88:	20000050 	.word	0x20000050
 8006c8c:	ffffdfff 	.word	0xffffdfff

08006c90 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08a      	sub	sp, #40	; 0x28
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006c9e:	2317      	movs	r3, #23
 8006ca0:	18fb      	adds	r3, r7, r3
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006ca6:	f7fd fddb 	bl	8004860 <HAL_GetTick>
 8006caa:	0002      	movs	r2, r0
 8006cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cae:	1a9b      	subs	r3, r3, r2
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	18d3      	adds	r3, r2, r3
 8006cb4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006cb6:	f7fd fdd3 	bl	8004860 <HAL_GetTick>
 8006cba:	0003      	movs	r3, r0
 8006cbc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	330c      	adds	r3, #12
 8006cc4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006cc6:	4b41      	ldr	r3, [pc, #260]	; (8006dcc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	0013      	movs	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	189b      	adds	r3, r3, r2
 8006cd0:	00da      	lsls	r2, r3, #3
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	0d1b      	lsrs	r3, r3, #20
 8006cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cd8:	4353      	muls	r3, r2
 8006cda:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006cdc:	e068      	b.n	8006db0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	23c0      	movs	r3, #192	; 0xc0
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d10a      	bne.n	8006cfe <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d107      	bne.n	8006cfe <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	b2da      	uxtb	r2, r3
 8006cf4:	2117      	movs	r1, #23
 8006cf6:	187b      	adds	r3, r7, r1
 8006cf8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006cfa:	187b      	adds	r3, r7, r1
 8006cfc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	3301      	adds	r3, #1
 8006d02:	d055      	beq.n	8006db0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d04:	f7fd fdac 	bl	8004860 <HAL_GetTick>
 8006d08:	0002      	movs	r2, r0
 8006d0a:	6a3b      	ldr	r3, [r7, #32]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d902      	bls.n	8006d1a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d142      	bne.n	8006da0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	21e0      	movs	r1, #224	; 0xe0
 8006d26:	438a      	bics	r2, r1
 8006d28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	2382      	movs	r3, #130	; 0x82
 8006d30:	005b      	lsls	r3, r3, #1
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d113      	bne.n	8006d5e <SPI_WaitFifoStateUntilTimeout+0xce>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	689a      	ldr	r2, [r3, #8]
 8006d3a:	2380      	movs	r3, #128	; 0x80
 8006d3c:	021b      	lsls	r3, r3, #8
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d005      	beq.n	8006d4e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	689a      	ldr	r2, [r3, #8]
 8006d46:	2380      	movs	r3, #128	; 0x80
 8006d48:	00db      	lsls	r3, r3, #3
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d107      	bne.n	8006d5e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2140      	movs	r1, #64	; 0x40
 8006d5a:	438a      	bics	r2, r1
 8006d5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d62:	2380      	movs	r3, #128	; 0x80
 8006d64:	019b      	lsls	r3, r3, #6
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d110      	bne.n	8006d8c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4916      	ldr	r1, [pc, #88]	; (8006dd0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006d76:	400a      	ands	r2, r1
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2180      	movs	r1, #128	; 0x80
 8006d86:	0189      	lsls	r1, r1, #6
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	225d      	movs	r2, #93	; 0x5d
 8006d90:	2101      	movs	r1, #1
 8006d92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	225c      	movs	r2, #92	; 0x5c
 8006d98:	2100      	movs	r1, #0
 8006d9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e010      	b.n	8006dc2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	4013      	ands	r3, r2
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d18e      	bne.n	8006cde <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	b00a      	add	sp, #40	; 0x28
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	46c0      	nop			; (mov r8, r8)
 8006dcc:	20000050 	.word	0x20000050
 8006dd0:	ffffdfff 	.word	0xffffdfff

08006dd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af02      	add	r7, sp, #8
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	23c0      	movs	r3, #192	; 0xc0
 8006de4:	0159      	lsls	r1, r3, #5
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	9300      	str	r3, [sp, #0]
 8006dec:	0013      	movs	r3, r2
 8006dee:	2200      	movs	r2, #0
 8006df0:	f7ff ff4e 	bl	8006c90 <SPI_WaitFifoStateUntilTimeout>
 8006df4:	1e03      	subs	r3, r0, #0
 8006df6:	d007      	beq.n	8006e08 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	431a      	orrs	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e027      	b.n	8006e58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	0013      	movs	r3, r2
 8006e12:	2200      	movs	r2, #0
 8006e14:	2180      	movs	r1, #128	; 0x80
 8006e16:	f7ff fead 	bl	8006b74 <SPI_WaitFlagStateUntilTimeout>
 8006e1a:	1e03      	subs	r3, r0, #0
 8006e1c:	d007      	beq.n	8006e2e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e22:	2220      	movs	r2, #32
 8006e24:	431a      	orrs	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e014      	b.n	8006e58 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e2e:	68ba      	ldr	r2, [r7, #8]
 8006e30:	23c0      	movs	r3, #192	; 0xc0
 8006e32:	00d9      	lsls	r1, r3, #3
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	0013      	movs	r3, r2
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f7ff ff27 	bl	8006c90 <SPI_WaitFifoStateUntilTimeout>
 8006e42:	1e03      	subs	r3, r0, #0
 8006e44:	d007      	beq.n	8006e56 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	431a      	orrs	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e000      	b.n	8006e58 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	0018      	movs	r0, r3
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	b004      	add	sp, #16
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d101      	bne.n	8006e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e04a      	b.n	8006f08 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	223d      	movs	r2, #61	; 0x3d
 8006e76:	5c9b      	ldrb	r3, [r3, r2]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d107      	bne.n	8006e8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	223c      	movs	r2, #60	; 0x3c
 8006e82:	2100      	movs	r1, #0
 8006e84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	0018      	movs	r0, r3
 8006e8a:	f7fd fb33 	bl	80044f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	223d      	movs	r2, #61	; 0x3d
 8006e92:	2102      	movs	r1, #2
 8006e94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	3304      	adds	r3, #4
 8006e9e:	0019      	movs	r1, r3
 8006ea0:	0010      	movs	r0, r2
 8006ea2:	f000 f965 	bl	8007170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2248      	movs	r2, #72	; 0x48
 8006eaa:	2101      	movs	r1, #1
 8006eac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	223e      	movs	r2, #62	; 0x3e
 8006eb2:	2101      	movs	r1, #1
 8006eb4:	5499      	strb	r1, [r3, r2]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	223f      	movs	r2, #63	; 0x3f
 8006eba:	2101      	movs	r1, #1
 8006ebc:	5499      	strb	r1, [r3, r2]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2240      	movs	r2, #64	; 0x40
 8006ec2:	2101      	movs	r1, #1
 8006ec4:	5499      	strb	r1, [r3, r2]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2241      	movs	r2, #65	; 0x41
 8006eca:	2101      	movs	r1, #1
 8006ecc:	5499      	strb	r1, [r3, r2]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2242      	movs	r2, #66	; 0x42
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	5499      	strb	r1, [r3, r2]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2243      	movs	r2, #67	; 0x43
 8006eda:	2101      	movs	r1, #1
 8006edc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2244      	movs	r2, #68	; 0x44
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	5499      	strb	r1, [r3, r2]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2245      	movs	r2, #69	; 0x45
 8006eea:	2101      	movs	r1, #1
 8006eec:	5499      	strb	r1, [r3, r2]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2246      	movs	r2, #70	; 0x46
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	5499      	strb	r1, [r3, r2]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2247      	movs	r2, #71	; 0x47
 8006efa:	2101      	movs	r1, #1
 8006efc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	223d      	movs	r2, #61	; 0x3d
 8006f02:	2101      	movs	r1, #1
 8006f04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	0018      	movs	r0, r3
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	b002      	add	sp, #8
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	223d      	movs	r2, #61	; 0x3d
 8006f1c:	5c9b      	ldrb	r3, [r3, r2]
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d001      	beq.n	8006f28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e03f      	b.n	8006fa8 <HAL_TIM_Base_Start+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	223d      	movs	r2, #61	; 0x3d
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a1e      	ldr	r2, [pc, #120]	; (8006fb0 <HAL_TIM_Base_Start+0xa0>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d014      	beq.n	8006f64 <HAL_TIM_Base_Start+0x54>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2380      	movs	r3, #128	; 0x80
 8006f40:	05db      	lsls	r3, r3, #23
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d00e      	beq.n	8006f64 <HAL_TIM_Base_Start+0x54>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a1a      	ldr	r2, [pc, #104]	; (8006fb4 <HAL_TIM_Base_Start+0xa4>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d009      	beq.n	8006f64 <HAL_TIM_Base_Start+0x54>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a18      	ldr	r2, [pc, #96]	; (8006fb8 <HAL_TIM_Base_Start+0xa8>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d004      	beq.n	8006f64 <HAL_TIM_Base_Start+0x54>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a17      	ldr	r2, [pc, #92]	; (8006fbc <HAL_TIM_Base_Start+0xac>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d116      	bne.n	8006f92 <HAL_TIM_Base_Start+0x82>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	4a15      	ldr	r2, [pc, #84]	; (8006fc0 <HAL_TIM_Base_Start+0xb0>)
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2b06      	cmp	r3, #6
 8006f74:	d016      	beq.n	8006fa4 <HAL_TIM_Base_Start+0x94>
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	2380      	movs	r3, #128	; 0x80
 8006f7a:	025b      	lsls	r3, r3, #9
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d011      	beq.n	8006fa4 <HAL_TIM_Base_Start+0x94>
    {
      __HAL_TIM_ENABLE(htim);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2101      	movs	r1, #1
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f90:	e008      	b.n	8006fa4 <HAL_TIM_Base_Start+0x94>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e000      	b.n	8006fa6 <HAL_TIM_Base_Start+0x96>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fa4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	0018      	movs	r0, r3
 8006faa:	46bd      	mov	sp, r7
 8006fac:	b004      	add	sp, #16
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	40012c00 	.word	0x40012c00
 8006fb4:	40000400 	.word	0x40000400
 8006fb8:	40000800 	.word	0x40000800
 8006fbc:	40014000 	.word	0x40014000
 8006fc0:	00010007 	.word	0x00010007

08006fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fce:	230f      	movs	r3, #15
 8006fd0:	18fb      	adds	r3, r7, r3
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	223c      	movs	r2, #60	; 0x3c
 8006fda:	5c9b      	ldrb	r3, [r3, r2]
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d101      	bne.n	8006fe4 <HAL_TIM_ConfigClockSource+0x20>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	e0bc      	b.n	800715e <HAL_TIM_ConfigClockSource+0x19a>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	223c      	movs	r2, #60	; 0x3c
 8006fe8:	2101      	movs	r1, #1
 8006fea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	223d      	movs	r2, #61	; 0x3d
 8006ff0:	2102      	movs	r1, #2
 8006ff2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4a5a      	ldr	r2, [pc, #360]	; (8007168 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007000:	4013      	ands	r3, r2
 8007002:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	4a59      	ldr	r2, [pc, #356]	; (800716c <HAL_TIM_ConfigClockSource+0x1a8>)
 8007008:	4013      	ands	r3, r2
 800700a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2280      	movs	r2, #128	; 0x80
 800701a:	0192      	lsls	r2, r2, #6
 800701c:	4293      	cmp	r3, r2
 800701e:	d040      	beq.n	80070a2 <HAL_TIM_ConfigClockSource+0xde>
 8007020:	2280      	movs	r2, #128	; 0x80
 8007022:	0192      	lsls	r2, r2, #6
 8007024:	4293      	cmp	r3, r2
 8007026:	d900      	bls.n	800702a <HAL_TIM_ConfigClockSource+0x66>
 8007028:	e088      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 800702a:	2280      	movs	r2, #128	; 0x80
 800702c:	0152      	lsls	r2, r2, #5
 800702e:	4293      	cmp	r3, r2
 8007030:	d100      	bne.n	8007034 <HAL_TIM_ConfigClockSource+0x70>
 8007032:	e088      	b.n	8007146 <HAL_TIM_ConfigClockSource+0x182>
 8007034:	2280      	movs	r2, #128	; 0x80
 8007036:	0152      	lsls	r2, r2, #5
 8007038:	4293      	cmp	r3, r2
 800703a:	d900      	bls.n	800703e <HAL_TIM_ConfigClockSource+0x7a>
 800703c:	e07e      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 800703e:	2b70      	cmp	r3, #112	; 0x70
 8007040:	d018      	beq.n	8007074 <HAL_TIM_ConfigClockSource+0xb0>
 8007042:	d900      	bls.n	8007046 <HAL_TIM_ConfigClockSource+0x82>
 8007044:	e07a      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 8007046:	2b60      	cmp	r3, #96	; 0x60
 8007048:	d04f      	beq.n	80070ea <HAL_TIM_ConfigClockSource+0x126>
 800704a:	d900      	bls.n	800704e <HAL_TIM_ConfigClockSource+0x8a>
 800704c:	e076      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 800704e:	2b50      	cmp	r3, #80	; 0x50
 8007050:	d03b      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x106>
 8007052:	d900      	bls.n	8007056 <HAL_TIM_ConfigClockSource+0x92>
 8007054:	e072      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 8007056:	2b40      	cmp	r3, #64	; 0x40
 8007058:	d057      	beq.n	800710a <HAL_TIM_ConfigClockSource+0x146>
 800705a:	d900      	bls.n	800705e <HAL_TIM_ConfigClockSource+0x9a>
 800705c:	e06e      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 800705e:	2b30      	cmp	r3, #48	; 0x30
 8007060:	d063      	beq.n	800712a <HAL_TIM_ConfigClockSource+0x166>
 8007062:	d86b      	bhi.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 8007064:	2b20      	cmp	r3, #32
 8007066:	d060      	beq.n	800712a <HAL_TIM_ConfigClockSource+0x166>
 8007068:	d868      	bhi.n	800713c <HAL_TIM_ConfigClockSource+0x178>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d05d      	beq.n	800712a <HAL_TIM_ConfigClockSource+0x166>
 800706e:	2b10      	cmp	r3, #16
 8007070:	d05b      	beq.n	800712a <HAL_TIM_ConfigClockSource+0x166>
 8007072:	e063      	b.n	800713c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6818      	ldr	r0, [r3, #0]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	6899      	ldr	r1, [r3, #8]
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	f000 f97a 	bl	800737c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	2277      	movs	r2, #119	; 0x77
 8007094:	4313      	orrs	r3, r2
 8007096:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68ba      	ldr	r2, [r7, #8]
 800709e:	609a      	str	r2, [r3, #8]
      break;
 80070a0:	e052      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6818      	ldr	r0, [r3, #0]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	6899      	ldr	r1, [r3, #8]
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	f000 f963 	bl	800737c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689a      	ldr	r2, [r3, #8]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2180      	movs	r1, #128	; 0x80
 80070c2:	01c9      	lsls	r1, r1, #7
 80070c4:	430a      	orrs	r2, r1
 80070c6:	609a      	str	r2, [r3, #8]
      break;
 80070c8:	e03e      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6818      	ldr	r0, [r3, #0]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	6859      	ldr	r1, [r3, #4]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	001a      	movs	r2, r3
 80070d8:	f000 f8d4 	bl	8007284 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2150      	movs	r1, #80	; 0x50
 80070e2:	0018      	movs	r0, r3
 80070e4:	f000 f92e 	bl	8007344 <TIM_ITRx_SetConfig>
      break;
 80070e8:	e02e      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6818      	ldr	r0, [r3, #0]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	6859      	ldr	r1, [r3, #4]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	001a      	movs	r2, r3
 80070f8:	f000 f8f2 	bl	80072e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2160      	movs	r1, #96	; 0x60
 8007102:	0018      	movs	r0, r3
 8007104:	f000 f91e 	bl	8007344 <TIM_ITRx_SetConfig>
      break;
 8007108:	e01e      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6818      	ldr	r0, [r3, #0]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	6859      	ldr	r1, [r3, #4]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	001a      	movs	r2, r3
 8007118:	f000 f8b4 	bl	8007284 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2140      	movs	r1, #64	; 0x40
 8007122:	0018      	movs	r0, r3
 8007124:	f000 f90e 	bl	8007344 <TIM_ITRx_SetConfig>
      break;
 8007128:	e00e      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	0019      	movs	r1, r3
 8007134:	0010      	movs	r0, r2
 8007136:	f000 f905 	bl	8007344 <TIM_ITRx_SetConfig>
      break;
 800713a:	e005      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800713c:	230f      	movs	r3, #15
 800713e:	18fb      	adds	r3, r7, r3
 8007140:	2201      	movs	r2, #1
 8007142:	701a      	strb	r2, [r3, #0]
      break;
 8007144:	e000      	b.n	8007148 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007146:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	223d      	movs	r2, #61	; 0x3d
 800714c:	2101      	movs	r1, #1
 800714e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	223c      	movs	r2, #60	; 0x3c
 8007154:	2100      	movs	r1, #0
 8007156:	5499      	strb	r1, [r3, r2]

  return status;
 8007158:	230f      	movs	r3, #15
 800715a:	18fb      	adds	r3, r7, r3
 800715c:	781b      	ldrb	r3, [r3, #0]
}
 800715e:	0018      	movs	r0, r3
 8007160:	46bd      	mov	sp, r7
 8007162:	b004      	add	sp, #16
 8007164:	bd80      	pop	{r7, pc}
 8007166:	46c0      	nop			; (mov r8, r8)
 8007168:	ffceff88 	.word	0xffceff88
 800716c:	ffff00ff 	.word	0xffff00ff

08007170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a38      	ldr	r2, [pc, #224]	; (8007264 <TIM_Base_SetConfig+0xf4>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d00c      	beq.n	80071a2 <TIM_Base_SetConfig+0x32>
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	2380      	movs	r3, #128	; 0x80
 800718c:	05db      	lsls	r3, r3, #23
 800718e:	429a      	cmp	r2, r3
 8007190:	d007      	beq.n	80071a2 <TIM_Base_SetConfig+0x32>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a34      	ldr	r2, [pc, #208]	; (8007268 <TIM_Base_SetConfig+0xf8>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d003      	beq.n	80071a2 <TIM_Base_SetConfig+0x32>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a33      	ldr	r2, [pc, #204]	; (800726c <TIM_Base_SetConfig+0xfc>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d108      	bne.n	80071b4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2270      	movs	r2, #112	; 0x70
 80071a6:	4393      	bics	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a2b      	ldr	r2, [pc, #172]	; (8007264 <TIM_Base_SetConfig+0xf4>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d01c      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	2380      	movs	r3, #128	; 0x80
 80071c0:	05db      	lsls	r3, r3, #23
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d017      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a27      	ldr	r2, [pc, #156]	; (8007268 <TIM_Base_SetConfig+0xf8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d013      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a26      	ldr	r2, [pc, #152]	; (800726c <TIM_Base_SetConfig+0xfc>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d00f      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a25      	ldr	r2, [pc, #148]	; (8007270 <TIM_Base_SetConfig+0x100>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d00b      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a24      	ldr	r2, [pc, #144]	; (8007274 <TIM_Base_SetConfig+0x104>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d007      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a23      	ldr	r2, [pc, #140]	; (8007278 <TIM_Base_SetConfig+0x108>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d003      	beq.n	80071f6 <TIM_Base_SetConfig+0x86>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a22      	ldr	r2, [pc, #136]	; (800727c <TIM_Base_SetConfig+0x10c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d108      	bne.n	8007208 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a21      	ldr	r2, [pc, #132]	; (8007280 <TIM_Base_SetConfig+0x110>)
 80071fa:	4013      	ands	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2280      	movs	r2, #128	; 0x80
 800720c:	4393      	bics	r3, r2
 800720e:	001a      	movs	r2, r3
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	695b      	ldr	r3, [r3, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	689a      	ldr	r2, [r3, #8]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a0c      	ldr	r2, [pc, #48]	; (8007264 <TIM_Base_SetConfig+0xf4>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d00b      	beq.n	800724e <TIM_Base_SetConfig+0xde>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a0e      	ldr	r2, [pc, #56]	; (8007274 <TIM_Base_SetConfig+0x104>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d007      	beq.n	800724e <TIM_Base_SetConfig+0xde>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a0d      	ldr	r2, [pc, #52]	; (8007278 <TIM_Base_SetConfig+0x108>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d003      	beq.n	800724e <TIM_Base_SetConfig+0xde>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4a0c      	ldr	r2, [pc, #48]	; (800727c <TIM_Base_SetConfig+0x10c>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d103      	bne.n	8007256 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	691a      	ldr	r2, [r3, #16]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	615a      	str	r2, [r3, #20]
}
 800725c:	46c0      	nop			; (mov r8, r8)
 800725e:	46bd      	mov	sp, r7
 8007260:	b004      	add	sp, #16
 8007262:	bd80      	pop	{r7, pc}
 8007264:	40012c00 	.word	0x40012c00
 8007268:	40000400 	.word	0x40000400
 800726c:	40000800 	.word	0x40000800
 8007270:	40002000 	.word	0x40002000
 8007274:	40014000 	.word	0x40014000
 8007278:	40014400 	.word	0x40014400
 800727c:	40014800 	.word	0x40014800
 8007280:	fffffcff 	.word	0xfffffcff

08007284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	2201      	movs	r2, #1
 800729c:	4393      	bics	r3, r2
 800729e:	001a      	movs	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	699b      	ldr	r3, [r3, #24]
 80072a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	22f0      	movs	r2, #240	; 0xf0
 80072ae:	4393      	bics	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	011b      	lsls	r3, r3, #4
 80072b6:	693a      	ldr	r2, [r7, #16]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	220a      	movs	r2, #10
 80072c0:	4393      	bics	r3, r2
 80072c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072c4:	697a      	ldr	r2, [r7, #20]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	697a      	ldr	r2, [r7, #20]
 80072d6:	621a      	str	r2, [r3, #32]
}
 80072d8:	46c0      	nop			; (mov r8, r8)
 80072da:	46bd      	mov	sp, r7
 80072dc:	b006      	add	sp, #24
 80072de:	bd80      	pop	{r7, pc}

080072e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b086      	sub	sp, #24
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6a1b      	ldr	r3, [r3, #32]
 80072f0:	2210      	movs	r2, #16
 80072f2:	4393      	bics	r3, r2
 80072f4:	001a      	movs	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	4a0d      	ldr	r2, [pc, #52]	; (8007340 <TIM_TI2_ConfigInputStage+0x60>)
 800730a:	4013      	ands	r3, r2
 800730c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	031b      	lsls	r3, r3, #12
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	4313      	orrs	r3, r2
 8007316:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	22a0      	movs	r2, #160	; 0xa0
 800731c:	4393      	bics	r3, r2
 800731e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	621a      	str	r2, [r3, #32]
}
 8007336:	46c0      	nop			; (mov r8, r8)
 8007338:	46bd      	mov	sp, r7
 800733a:	b006      	add	sp, #24
 800733c:	bd80      	pop	{r7, pc}
 800733e:	46c0      	nop			; (mov r8, r8)
 8007340:	ffff0fff 	.word	0xffff0fff

08007344 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4a08      	ldr	r2, [pc, #32]	; (8007378 <TIM_ITRx_SetConfig+0x34>)
 8007358:	4013      	ands	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800735c:	683a      	ldr	r2, [r7, #0]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4313      	orrs	r3, r2
 8007362:	2207      	movs	r2, #7
 8007364:	4313      	orrs	r3, r2
 8007366:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	609a      	str	r2, [r3, #8]
}
 800736e:	46c0      	nop			; (mov r8, r8)
 8007370:	46bd      	mov	sp, r7
 8007372:	b004      	add	sp, #16
 8007374:	bd80      	pop	{r7, pc}
 8007376:	46c0      	nop			; (mov r8, r8)
 8007378:	ffcfff8f 	.word	0xffcfff8f

0800737c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
 8007388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	4a09      	ldr	r2, [pc, #36]	; (80073b8 <TIM_ETR_SetConfig+0x3c>)
 8007394:	4013      	ands	r3, r2
 8007396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	021a      	lsls	r2, r3, #8
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	431a      	orrs	r2, r3
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	609a      	str	r2, [r3, #8]
}
 80073b0:	46c0      	nop			; (mov r8, r8)
 80073b2:	46bd      	mov	sp, r7
 80073b4:	b006      	add	sp, #24
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	ffff00ff 	.word	0xffff00ff

080073bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	223c      	movs	r2, #60	; 0x3c
 80073ca:	5c9b      	ldrb	r3, [r3, r2]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073d0:	2302      	movs	r3, #2
 80073d2:	e05a      	b.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	223c      	movs	r2, #60	; 0x3c
 80073d8:	2101      	movs	r1, #1
 80073da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	223d      	movs	r2, #61	; 0x3d
 80073e0:	2102      	movs	r1, #2
 80073e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a26      	ldr	r2, [pc, #152]	; (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d108      	bne.n	8007410 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	4a25      	ldr	r2, [pc, #148]	; (8007498 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007402:	4013      	ands	r3, r2
 8007404:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	4313      	orrs	r3, r2
 800740e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2270      	movs	r2, #112	; 0x70
 8007414:	4393      	bics	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	4313      	orrs	r3, r2
 8007420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a19      	ldr	r2, [pc, #100]	; (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d014      	beq.n	800745e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	2380      	movs	r3, #128	; 0x80
 800743a:	05db      	lsls	r3, r3, #23
 800743c:	429a      	cmp	r2, r3
 800743e:	d00e      	beq.n	800745e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a15      	ldr	r2, [pc, #84]	; (800749c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d009      	beq.n	800745e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a14      	ldr	r2, [pc, #80]	; (80074a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d004      	beq.n	800745e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a12      	ldr	r2, [pc, #72]	; (80074a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d10c      	bne.n	8007478 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	2280      	movs	r2, #128	; 0x80
 8007462:	4393      	bics	r3, r2
 8007464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	4313      	orrs	r3, r2
 800746e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	223d      	movs	r2, #61	; 0x3d
 800747c:	2101      	movs	r1, #1
 800747e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	223c      	movs	r2, #60	; 0x3c
 8007484:	2100      	movs	r1, #0
 8007486:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	0018      	movs	r0, r3
 800748c:	46bd      	mov	sp, r7
 800748e:	b004      	add	sp, #16
 8007490:	bd80      	pop	{r7, pc}
 8007492:	46c0      	nop			; (mov r8, r8)
 8007494:	40012c00 	.word	0x40012c00
 8007498:	ff0fffff 	.word	0xff0fffff
 800749c:	40000400 	.word	0x40000400
 80074a0:	40000800 	.word	0x40000800
 80074a4:	40014000 	.word	0x40014000

080074a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e046      	b.n	8007548 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2288      	movs	r2, #136	; 0x88
 80074be:	589b      	ldr	r3, [r3, r2]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d107      	bne.n	80074d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2284      	movs	r2, #132	; 0x84
 80074c8:	2100      	movs	r1, #0
 80074ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	0018      	movs	r0, r3
 80074d0:	f7fd f894 	bl	80045fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2288      	movs	r2, #136	; 0x88
 80074d8:	2124      	movs	r1, #36	; 0x24
 80074da:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2101      	movs	r1, #1
 80074e8:	438a      	bics	r2, r1
 80074ea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	0018      	movs	r0, r3
 80074f0:	f000 f8cc 	bl	800768c <UART_SetConfig>
 80074f4:	0003      	movs	r3, r0
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d101      	bne.n	80074fe <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e024      	b.n	8007548 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	0018      	movs	r0, r3
 800750a:	f000 fc15 	bl	8007d38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685a      	ldr	r2, [r3, #4]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	490d      	ldr	r1, [pc, #52]	; (8007550 <HAL_UART_Init+0xa8>)
 800751a:	400a      	ands	r2, r1
 800751c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	689a      	ldr	r2, [r3, #8]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	212a      	movs	r1, #42	; 0x2a
 800752a:	438a      	bics	r2, r1
 800752c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2101      	movs	r1, #1
 800753a:	430a      	orrs	r2, r1
 800753c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	0018      	movs	r0, r3
 8007542:	f000 fcad 	bl	8007ea0 <UART_CheckIdleState>
 8007546:	0003      	movs	r3, r0
}
 8007548:	0018      	movs	r0, r3
 800754a:	46bd      	mov	sp, r7
 800754c:	b002      	add	sp, #8
 800754e:	bd80      	pop	{r7, pc}
 8007550:	ffffb7ff 	.word	0xffffb7ff

08007554 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b08a      	sub	sp, #40	; 0x28
 8007558:	af02      	add	r7, sp, #8
 800755a:	60f8      	str	r0, [r7, #12]
 800755c:	60b9      	str	r1, [r7, #8]
 800755e:	603b      	str	r3, [r7, #0]
 8007560:	1dbb      	adds	r3, r7, #6
 8007562:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2288      	movs	r2, #136	; 0x88
 8007568:	589b      	ldr	r3, [r3, r2]
 800756a:	2b20      	cmp	r3, #32
 800756c:	d000      	beq.n	8007570 <HAL_UART_Transmit+0x1c>
 800756e:	e088      	b.n	8007682 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <HAL_UART_Transmit+0x2a>
 8007576:	1dbb      	adds	r3, r7, #6
 8007578:	881b      	ldrh	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d101      	bne.n	8007582 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e080      	b.n	8007684 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	689a      	ldr	r2, [r3, #8]
 8007586:	2380      	movs	r3, #128	; 0x80
 8007588:	015b      	lsls	r3, r3, #5
 800758a:	429a      	cmp	r2, r3
 800758c:	d109      	bne.n	80075a2 <HAL_UART_Transmit+0x4e>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d105      	bne.n	80075a2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	2201      	movs	r2, #1
 800759a:	4013      	ands	r3, r2
 800759c:	d001      	beq.n	80075a2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e070      	b.n	8007684 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2290      	movs	r2, #144	; 0x90
 80075a6:	2100      	movs	r1, #0
 80075a8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2288      	movs	r2, #136	; 0x88
 80075ae:	2121      	movs	r1, #33	; 0x21
 80075b0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075b2:	f7fd f955 	bl	8004860 <HAL_GetTick>
 80075b6:	0003      	movs	r3, r0
 80075b8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	1dba      	adds	r2, r7, #6
 80075be:	2154      	movs	r1, #84	; 0x54
 80075c0:	8812      	ldrh	r2, [r2, #0]
 80075c2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	1dba      	adds	r2, r7, #6
 80075c8:	2156      	movs	r1, #86	; 0x56
 80075ca:	8812      	ldrh	r2, [r2, #0]
 80075cc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	689a      	ldr	r2, [r3, #8]
 80075d2:	2380      	movs	r3, #128	; 0x80
 80075d4:	015b      	lsls	r3, r3, #5
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d108      	bne.n	80075ec <HAL_UART_Transmit+0x98>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d104      	bne.n	80075ec <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	61bb      	str	r3, [r7, #24]
 80075ea:	e003      	b.n	80075f4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075f0:	2300      	movs	r3, #0
 80075f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075f4:	e02c      	b.n	8007650 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	0013      	movs	r3, r2
 8007600:	2200      	movs	r2, #0
 8007602:	2180      	movs	r1, #128	; 0x80
 8007604:	f000 fc9a 	bl	8007f3c <UART_WaitOnFlagUntilTimeout>
 8007608:	1e03      	subs	r3, r0, #0
 800760a:	d001      	beq.n	8007610 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e039      	b.n	8007684 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10b      	bne.n	800762e <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	881b      	ldrh	r3, [r3, #0]
 800761a:	001a      	movs	r2, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	05d2      	lsls	r2, r2, #23
 8007622:	0dd2      	lsrs	r2, r2, #23
 8007624:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	3302      	adds	r3, #2
 800762a:	61bb      	str	r3, [r7, #24]
 800762c:	e007      	b.n	800763e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	781a      	ldrb	r2, [r3, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	3301      	adds	r3, #1
 800763c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2256      	movs	r2, #86	; 0x56
 8007642:	5a9b      	ldrh	r3, [r3, r2]
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b299      	uxth	r1, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2256      	movs	r2, #86	; 0x56
 800764e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2256      	movs	r2, #86	; 0x56
 8007654:	5a9b      	ldrh	r3, [r3, r2]
 8007656:	b29b      	uxth	r3, r3
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1cc      	bne.n	80075f6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800765c:	697a      	ldr	r2, [r7, #20]
 800765e:	68f8      	ldr	r0, [r7, #12]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	0013      	movs	r3, r2
 8007666:	2200      	movs	r2, #0
 8007668:	2140      	movs	r1, #64	; 0x40
 800766a:	f000 fc67 	bl	8007f3c <UART_WaitOnFlagUntilTimeout>
 800766e:	1e03      	subs	r3, r0, #0
 8007670:	d001      	beq.n	8007676 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e006      	b.n	8007684 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2288      	movs	r2, #136	; 0x88
 800767a:	2120      	movs	r1, #32
 800767c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800767e:	2300      	movs	r3, #0
 8007680:	e000      	b.n	8007684 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8007682:	2302      	movs	r3, #2
  }
}
 8007684:	0018      	movs	r0, r3
 8007686:	46bd      	mov	sp, r7
 8007688:	b008      	add	sp, #32
 800768a:	bd80      	pop	{r7, pc}

0800768c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800768c:	b5b0      	push	{r4, r5, r7, lr}
 800768e:	b090      	sub	sp, #64	; 0x40
 8007690:	af00      	add	r7, sp, #0
 8007692:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007694:	231a      	movs	r3, #26
 8007696:	2220      	movs	r2, #32
 8007698:	189b      	adds	r3, r3, r2
 800769a:	19db      	adds	r3, r3, r7
 800769c:	2200      	movs	r2, #0
 800769e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	431a      	orrs	r2, r3
 80076aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	431a      	orrs	r2, r3
 80076b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4ac1      	ldr	r2, [pc, #772]	; (80079c4 <UART_SetConfig+0x338>)
 80076c0:	4013      	ands	r3, r2
 80076c2:	0019      	movs	r1, r3
 80076c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ca:	430b      	orrs	r3, r1
 80076cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	4abc      	ldr	r2, [pc, #752]	; (80079c8 <UART_SetConfig+0x33c>)
 80076d6:	4013      	ands	r3, r2
 80076d8:	0018      	movs	r0, r3
 80076da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076dc:	68d9      	ldr	r1, [r3, #12]
 80076de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	0003      	movs	r3, r0
 80076e4:	430b      	orrs	r3, r1
 80076e6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4ab6      	ldr	r2, [pc, #728]	; (80079cc <UART_SetConfig+0x340>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d009      	beq.n	800770c <UART_SetConfig+0x80>
 80076f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4ab4      	ldr	r2, [pc, #720]	; (80079d0 <UART_SetConfig+0x344>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d004      	beq.n	800770c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007708:	4313      	orrs	r3, r2
 800770a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800770c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	4ab0      	ldr	r2, [pc, #704]	; (80079d4 <UART_SetConfig+0x348>)
 8007714:	4013      	ands	r3, r2
 8007716:	0019      	movs	r1, r3
 8007718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800771e:	430b      	orrs	r3, r1
 8007720:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007728:	220f      	movs	r2, #15
 800772a:	4393      	bics	r3, r2
 800772c:	0018      	movs	r0, r3
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	0003      	movs	r3, r0
 8007738:	430b      	orrs	r3, r1
 800773a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800773c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4aa5      	ldr	r2, [pc, #660]	; (80079d8 <UART_SetConfig+0x34c>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d131      	bne.n	80077aa <UART_SetConfig+0x11e>
 8007746:	4ba5      	ldr	r3, [pc, #660]	; (80079dc <UART_SetConfig+0x350>)
 8007748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800774a:	2203      	movs	r2, #3
 800774c:	4013      	ands	r3, r2
 800774e:	2b03      	cmp	r3, #3
 8007750:	d01d      	beq.n	800778e <UART_SetConfig+0x102>
 8007752:	d823      	bhi.n	800779c <UART_SetConfig+0x110>
 8007754:	2b02      	cmp	r3, #2
 8007756:	d00c      	beq.n	8007772 <UART_SetConfig+0xe6>
 8007758:	d820      	bhi.n	800779c <UART_SetConfig+0x110>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <UART_SetConfig+0xd8>
 800775e:	2b01      	cmp	r3, #1
 8007760:	d00e      	beq.n	8007780 <UART_SetConfig+0xf4>
 8007762:	e01b      	b.n	800779c <UART_SetConfig+0x110>
 8007764:	231b      	movs	r3, #27
 8007766:	2220      	movs	r2, #32
 8007768:	189b      	adds	r3, r3, r2
 800776a:	19db      	adds	r3, r3, r7
 800776c:	2200      	movs	r2, #0
 800776e:	701a      	strb	r2, [r3, #0]
 8007770:	e154      	b.n	8007a1c <UART_SetConfig+0x390>
 8007772:	231b      	movs	r3, #27
 8007774:	2220      	movs	r2, #32
 8007776:	189b      	adds	r3, r3, r2
 8007778:	19db      	adds	r3, r3, r7
 800777a:	2202      	movs	r2, #2
 800777c:	701a      	strb	r2, [r3, #0]
 800777e:	e14d      	b.n	8007a1c <UART_SetConfig+0x390>
 8007780:	231b      	movs	r3, #27
 8007782:	2220      	movs	r2, #32
 8007784:	189b      	adds	r3, r3, r2
 8007786:	19db      	adds	r3, r3, r7
 8007788:	2204      	movs	r2, #4
 800778a:	701a      	strb	r2, [r3, #0]
 800778c:	e146      	b.n	8007a1c <UART_SetConfig+0x390>
 800778e:	231b      	movs	r3, #27
 8007790:	2220      	movs	r2, #32
 8007792:	189b      	adds	r3, r3, r2
 8007794:	19db      	adds	r3, r3, r7
 8007796:	2208      	movs	r2, #8
 8007798:	701a      	strb	r2, [r3, #0]
 800779a:	e13f      	b.n	8007a1c <UART_SetConfig+0x390>
 800779c:	231b      	movs	r3, #27
 800779e:	2220      	movs	r2, #32
 80077a0:	189b      	adds	r3, r3, r2
 80077a2:	19db      	adds	r3, r3, r7
 80077a4:	2210      	movs	r2, #16
 80077a6:	701a      	strb	r2, [r3, #0]
 80077a8:	e138      	b.n	8007a1c <UART_SetConfig+0x390>
 80077aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a8c      	ldr	r2, [pc, #560]	; (80079e0 <UART_SetConfig+0x354>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d131      	bne.n	8007818 <UART_SetConfig+0x18c>
 80077b4:	4b89      	ldr	r3, [pc, #548]	; (80079dc <UART_SetConfig+0x350>)
 80077b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077b8:	220c      	movs	r2, #12
 80077ba:	4013      	ands	r3, r2
 80077bc:	2b0c      	cmp	r3, #12
 80077be:	d01d      	beq.n	80077fc <UART_SetConfig+0x170>
 80077c0:	d823      	bhi.n	800780a <UART_SetConfig+0x17e>
 80077c2:	2b08      	cmp	r3, #8
 80077c4:	d00c      	beq.n	80077e0 <UART_SetConfig+0x154>
 80077c6:	d820      	bhi.n	800780a <UART_SetConfig+0x17e>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d002      	beq.n	80077d2 <UART_SetConfig+0x146>
 80077cc:	2b04      	cmp	r3, #4
 80077ce:	d00e      	beq.n	80077ee <UART_SetConfig+0x162>
 80077d0:	e01b      	b.n	800780a <UART_SetConfig+0x17e>
 80077d2:	231b      	movs	r3, #27
 80077d4:	2220      	movs	r2, #32
 80077d6:	189b      	adds	r3, r3, r2
 80077d8:	19db      	adds	r3, r3, r7
 80077da:	2200      	movs	r2, #0
 80077dc:	701a      	strb	r2, [r3, #0]
 80077de:	e11d      	b.n	8007a1c <UART_SetConfig+0x390>
 80077e0:	231b      	movs	r3, #27
 80077e2:	2220      	movs	r2, #32
 80077e4:	189b      	adds	r3, r3, r2
 80077e6:	19db      	adds	r3, r3, r7
 80077e8:	2202      	movs	r2, #2
 80077ea:	701a      	strb	r2, [r3, #0]
 80077ec:	e116      	b.n	8007a1c <UART_SetConfig+0x390>
 80077ee:	231b      	movs	r3, #27
 80077f0:	2220      	movs	r2, #32
 80077f2:	189b      	adds	r3, r3, r2
 80077f4:	19db      	adds	r3, r3, r7
 80077f6:	2204      	movs	r2, #4
 80077f8:	701a      	strb	r2, [r3, #0]
 80077fa:	e10f      	b.n	8007a1c <UART_SetConfig+0x390>
 80077fc:	231b      	movs	r3, #27
 80077fe:	2220      	movs	r2, #32
 8007800:	189b      	adds	r3, r3, r2
 8007802:	19db      	adds	r3, r3, r7
 8007804:	2208      	movs	r2, #8
 8007806:	701a      	strb	r2, [r3, #0]
 8007808:	e108      	b.n	8007a1c <UART_SetConfig+0x390>
 800780a:	231b      	movs	r3, #27
 800780c:	2220      	movs	r2, #32
 800780e:	189b      	adds	r3, r3, r2
 8007810:	19db      	adds	r3, r3, r7
 8007812:	2210      	movs	r2, #16
 8007814:	701a      	strb	r2, [r3, #0]
 8007816:	e101      	b.n	8007a1c <UART_SetConfig+0x390>
 8007818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a71      	ldr	r2, [pc, #452]	; (80079e4 <UART_SetConfig+0x358>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d131      	bne.n	8007886 <UART_SetConfig+0x1fa>
 8007822:	4b6e      	ldr	r3, [pc, #440]	; (80079dc <UART_SetConfig+0x350>)
 8007824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007826:	2230      	movs	r2, #48	; 0x30
 8007828:	4013      	ands	r3, r2
 800782a:	2b30      	cmp	r3, #48	; 0x30
 800782c:	d01d      	beq.n	800786a <UART_SetConfig+0x1de>
 800782e:	d823      	bhi.n	8007878 <UART_SetConfig+0x1ec>
 8007830:	2b20      	cmp	r3, #32
 8007832:	d00c      	beq.n	800784e <UART_SetConfig+0x1c2>
 8007834:	d820      	bhi.n	8007878 <UART_SetConfig+0x1ec>
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <UART_SetConfig+0x1b4>
 800783a:	2b10      	cmp	r3, #16
 800783c:	d00e      	beq.n	800785c <UART_SetConfig+0x1d0>
 800783e:	e01b      	b.n	8007878 <UART_SetConfig+0x1ec>
 8007840:	231b      	movs	r3, #27
 8007842:	2220      	movs	r2, #32
 8007844:	189b      	adds	r3, r3, r2
 8007846:	19db      	adds	r3, r3, r7
 8007848:	2200      	movs	r2, #0
 800784a:	701a      	strb	r2, [r3, #0]
 800784c:	e0e6      	b.n	8007a1c <UART_SetConfig+0x390>
 800784e:	231b      	movs	r3, #27
 8007850:	2220      	movs	r2, #32
 8007852:	189b      	adds	r3, r3, r2
 8007854:	19db      	adds	r3, r3, r7
 8007856:	2202      	movs	r2, #2
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	e0df      	b.n	8007a1c <UART_SetConfig+0x390>
 800785c:	231b      	movs	r3, #27
 800785e:	2220      	movs	r2, #32
 8007860:	189b      	adds	r3, r3, r2
 8007862:	19db      	adds	r3, r3, r7
 8007864:	2204      	movs	r2, #4
 8007866:	701a      	strb	r2, [r3, #0]
 8007868:	e0d8      	b.n	8007a1c <UART_SetConfig+0x390>
 800786a:	231b      	movs	r3, #27
 800786c:	2220      	movs	r2, #32
 800786e:	189b      	adds	r3, r3, r2
 8007870:	19db      	adds	r3, r3, r7
 8007872:	2208      	movs	r2, #8
 8007874:	701a      	strb	r2, [r3, #0]
 8007876:	e0d1      	b.n	8007a1c <UART_SetConfig+0x390>
 8007878:	231b      	movs	r3, #27
 800787a:	2220      	movs	r2, #32
 800787c:	189b      	adds	r3, r3, r2
 800787e:	19db      	adds	r3, r3, r7
 8007880:	2210      	movs	r2, #16
 8007882:	701a      	strb	r2, [r3, #0]
 8007884:	e0ca      	b.n	8007a1c <UART_SetConfig+0x390>
 8007886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a57      	ldr	r2, [pc, #348]	; (80079e8 <UART_SetConfig+0x35c>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d106      	bne.n	800789e <UART_SetConfig+0x212>
 8007890:	231b      	movs	r3, #27
 8007892:	2220      	movs	r2, #32
 8007894:	189b      	adds	r3, r3, r2
 8007896:	19db      	adds	r3, r3, r7
 8007898:	2200      	movs	r2, #0
 800789a:	701a      	strb	r2, [r3, #0]
 800789c:	e0be      	b.n	8007a1c <UART_SetConfig+0x390>
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a52      	ldr	r2, [pc, #328]	; (80079ec <UART_SetConfig+0x360>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d106      	bne.n	80078b6 <UART_SetConfig+0x22a>
 80078a8:	231b      	movs	r3, #27
 80078aa:	2220      	movs	r2, #32
 80078ac:	189b      	adds	r3, r3, r2
 80078ae:	19db      	adds	r3, r3, r7
 80078b0:	2200      	movs	r2, #0
 80078b2:	701a      	strb	r2, [r3, #0]
 80078b4:	e0b2      	b.n	8007a1c <UART_SetConfig+0x390>
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a4d      	ldr	r2, [pc, #308]	; (80079f0 <UART_SetConfig+0x364>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d106      	bne.n	80078ce <UART_SetConfig+0x242>
 80078c0:	231b      	movs	r3, #27
 80078c2:	2220      	movs	r2, #32
 80078c4:	189b      	adds	r3, r3, r2
 80078c6:	19db      	adds	r3, r3, r7
 80078c8:	2200      	movs	r2, #0
 80078ca:	701a      	strb	r2, [r3, #0]
 80078cc:	e0a6      	b.n	8007a1c <UART_SetConfig+0x390>
 80078ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a3e      	ldr	r2, [pc, #248]	; (80079cc <UART_SetConfig+0x340>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d13e      	bne.n	8007956 <UART_SetConfig+0x2ca>
 80078d8:	4b40      	ldr	r3, [pc, #256]	; (80079dc <UART_SetConfig+0x350>)
 80078da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078dc:	23c0      	movs	r3, #192	; 0xc0
 80078de:	011b      	lsls	r3, r3, #4
 80078e0:	4013      	ands	r3, r2
 80078e2:	22c0      	movs	r2, #192	; 0xc0
 80078e4:	0112      	lsls	r2, r2, #4
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d027      	beq.n	800793a <UART_SetConfig+0x2ae>
 80078ea:	22c0      	movs	r2, #192	; 0xc0
 80078ec:	0112      	lsls	r2, r2, #4
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d82a      	bhi.n	8007948 <UART_SetConfig+0x2bc>
 80078f2:	2280      	movs	r2, #128	; 0x80
 80078f4:	0112      	lsls	r2, r2, #4
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d011      	beq.n	800791e <UART_SetConfig+0x292>
 80078fa:	2280      	movs	r2, #128	; 0x80
 80078fc:	0112      	lsls	r2, r2, #4
 80078fe:	4293      	cmp	r3, r2
 8007900:	d822      	bhi.n	8007948 <UART_SetConfig+0x2bc>
 8007902:	2b00      	cmp	r3, #0
 8007904:	d004      	beq.n	8007910 <UART_SetConfig+0x284>
 8007906:	2280      	movs	r2, #128	; 0x80
 8007908:	00d2      	lsls	r2, r2, #3
 800790a:	4293      	cmp	r3, r2
 800790c:	d00e      	beq.n	800792c <UART_SetConfig+0x2a0>
 800790e:	e01b      	b.n	8007948 <UART_SetConfig+0x2bc>
 8007910:	231b      	movs	r3, #27
 8007912:	2220      	movs	r2, #32
 8007914:	189b      	adds	r3, r3, r2
 8007916:	19db      	adds	r3, r3, r7
 8007918:	2200      	movs	r2, #0
 800791a:	701a      	strb	r2, [r3, #0]
 800791c:	e07e      	b.n	8007a1c <UART_SetConfig+0x390>
 800791e:	231b      	movs	r3, #27
 8007920:	2220      	movs	r2, #32
 8007922:	189b      	adds	r3, r3, r2
 8007924:	19db      	adds	r3, r3, r7
 8007926:	2202      	movs	r2, #2
 8007928:	701a      	strb	r2, [r3, #0]
 800792a:	e077      	b.n	8007a1c <UART_SetConfig+0x390>
 800792c:	231b      	movs	r3, #27
 800792e:	2220      	movs	r2, #32
 8007930:	189b      	adds	r3, r3, r2
 8007932:	19db      	adds	r3, r3, r7
 8007934:	2204      	movs	r2, #4
 8007936:	701a      	strb	r2, [r3, #0]
 8007938:	e070      	b.n	8007a1c <UART_SetConfig+0x390>
 800793a:	231b      	movs	r3, #27
 800793c:	2220      	movs	r2, #32
 800793e:	189b      	adds	r3, r3, r2
 8007940:	19db      	adds	r3, r3, r7
 8007942:	2208      	movs	r2, #8
 8007944:	701a      	strb	r2, [r3, #0]
 8007946:	e069      	b.n	8007a1c <UART_SetConfig+0x390>
 8007948:	231b      	movs	r3, #27
 800794a:	2220      	movs	r2, #32
 800794c:	189b      	adds	r3, r3, r2
 800794e:	19db      	adds	r3, r3, r7
 8007950:	2210      	movs	r2, #16
 8007952:	701a      	strb	r2, [r3, #0]
 8007954:	e062      	b.n	8007a1c <UART_SetConfig+0x390>
 8007956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a1d      	ldr	r2, [pc, #116]	; (80079d0 <UART_SetConfig+0x344>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d157      	bne.n	8007a10 <UART_SetConfig+0x384>
 8007960:	4b1e      	ldr	r3, [pc, #120]	; (80079dc <UART_SetConfig+0x350>)
 8007962:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007964:	23c0      	movs	r3, #192	; 0xc0
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4013      	ands	r3, r2
 800796a:	22c0      	movs	r2, #192	; 0xc0
 800796c:	0092      	lsls	r2, r2, #2
 800796e:	4293      	cmp	r3, r2
 8007970:	d040      	beq.n	80079f4 <UART_SetConfig+0x368>
 8007972:	22c0      	movs	r2, #192	; 0xc0
 8007974:	0092      	lsls	r2, r2, #2
 8007976:	4293      	cmp	r3, r2
 8007978:	d843      	bhi.n	8007a02 <UART_SetConfig+0x376>
 800797a:	2280      	movs	r2, #128	; 0x80
 800797c:	0092      	lsls	r2, r2, #2
 800797e:	4293      	cmp	r3, r2
 8007980:	d011      	beq.n	80079a6 <UART_SetConfig+0x31a>
 8007982:	2280      	movs	r2, #128	; 0x80
 8007984:	0092      	lsls	r2, r2, #2
 8007986:	4293      	cmp	r3, r2
 8007988:	d83b      	bhi.n	8007a02 <UART_SetConfig+0x376>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d004      	beq.n	8007998 <UART_SetConfig+0x30c>
 800798e:	2280      	movs	r2, #128	; 0x80
 8007990:	0052      	lsls	r2, r2, #1
 8007992:	4293      	cmp	r3, r2
 8007994:	d00e      	beq.n	80079b4 <UART_SetConfig+0x328>
 8007996:	e034      	b.n	8007a02 <UART_SetConfig+0x376>
 8007998:	231b      	movs	r3, #27
 800799a:	2220      	movs	r2, #32
 800799c:	189b      	adds	r3, r3, r2
 800799e:	19db      	adds	r3, r3, r7
 80079a0:	2200      	movs	r2, #0
 80079a2:	701a      	strb	r2, [r3, #0]
 80079a4:	e03a      	b.n	8007a1c <UART_SetConfig+0x390>
 80079a6:	231b      	movs	r3, #27
 80079a8:	2220      	movs	r2, #32
 80079aa:	189b      	adds	r3, r3, r2
 80079ac:	19db      	adds	r3, r3, r7
 80079ae:	2202      	movs	r2, #2
 80079b0:	701a      	strb	r2, [r3, #0]
 80079b2:	e033      	b.n	8007a1c <UART_SetConfig+0x390>
 80079b4:	231b      	movs	r3, #27
 80079b6:	2220      	movs	r2, #32
 80079b8:	189b      	adds	r3, r3, r2
 80079ba:	19db      	adds	r3, r3, r7
 80079bc:	2204      	movs	r2, #4
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	e02c      	b.n	8007a1c <UART_SetConfig+0x390>
 80079c2:	46c0      	nop			; (mov r8, r8)
 80079c4:	cfff69f3 	.word	0xcfff69f3
 80079c8:	ffffcfff 	.word	0xffffcfff
 80079cc:	40008000 	.word	0x40008000
 80079d0:	40008400 	.word	0x40008400
 80079d4:	11fff4ff 	.word	0x11fff4ff
 80079d8:	40013800 	.word	0x40013800
 80079dc:	40021000 	.word	0x40021000
 80079e0:	40004400 	.word	0x40004400
 80079e4:	40004800 	.word	0x40004800
 80079e8:	40004c00 	.word	0x40004c00
 80079ec:	40005000 	.word	0x40005000
 80079f0:	40013c00 	.word	0x40013c00
 80079f4:	231b      	movs	r3, #27
 80079f6:	2220      	movs	r2, #32
 80079f8:	189b      	adds	r3, r3, r2
 80079fa:	19db      	adds	r3, r3, r7
 80079fc:	2208      	movs	r2, #8
 80079fe:	701a      	strb	r2, [r3, #0]
 8007a00:	e00c      	b.n	8007a1c <UART_SetConfig+0x390>
 8007a02:	231b      	movs	r3, #27
 8007a04:	2220      	movs	r2, #32
 8007a06:	189b      	adds	r3, r3, r2
 8007a08:	19db      	adds	r3, r3, r7
 8007a0a:	2210      	movs	r2, #16
 8007a0c:	701a      	strb	r2, [r3, #0]
 8007a0e:	e005      	b.n	8007a1c <UART_SetConfig+0x390>
 8007a10:	231b      	movs	r3, #27
 8007a12:	2220      	movs	r2, #32
 8007a14:	189b      	adds	r3, r3, r2
 8007a16:	19db      	adds	r3, r3, r7
 8007a18:	2210      	movs	r2, #16
 8007a1a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4ac1      	ldr	r2, [pc, #772]	; (8007d28 <UART_SetConfig+0x69c>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d005      	beq.n	8007a32 <UART_SetConfig+0x3a6>
 8007a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4ac0      	ldr	r2, [pc, #768]	; (8007d2c <UART_SetConfig+0x6a0>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d000      	beq.n	8007a32 <UART_SetConfig+0x3a6>
 8007a30:	e093      	b.n	8007b5a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007a32:	231b      	movs	r3, #27
 8007a34:	2220      	movs	r2, #32
 8007a36:	189b      	adds	r3, r3, r2
 8007a38:	19db      	adds	r3, r3, r7
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	2b08      	cmp	r3, #8
 8007a3e:	d015      	beq.n	8007a6c <UART_SetConfig+0x3e0>
 8007a40:	dc18      	bgt.n	8007a74 <UART_SetConfig+0x3e8>
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	d00d      	beq.n	8007a62 <UART_SetConfig+0x3d6>
 8007a46:	dc15      	bgt.n	8007a74 <UART_SetConfig+0x3e8>
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <UART_SetConfig+0x3c6>
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d005      	beq.n	8007a5c <UART_SetConfig+0x3d0>
 8007a50:	e010      	b.n	8007a74 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a52:	f7fe fb9f 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8007a56:	0003      	movs	r3, r0
 8007a58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a5a:	e014      	b.n	8007a86 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a5c:	4bb4      	ldr	r3, [pc, #720]	; (8007d30 <UART_SetConfig+0x6a4>)
 8007a5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a60:	e011      	b.n	8007a86 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a62:	f7fe fb0b 	bl	800607c <HAL_RCC_GetSysClockFreq>
 8007a66:	0003      	movs	r3, r0
 8007a68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a6a:	e00c      	b.n	8007a86 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a6c:	2380      	movs	r3, #128	; 0x80
 8007a6e:	021b      	lsls	r3, r3, #8
 8007a70:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a72:	e008      	b.n	8007a86 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007a74:	2300      	movs	r3, #0
 8007a76:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007a78:	231a      	movs	r3, #26
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	189b      	adds	r3, r3, r2
 8007a7e:	19db      	adds	r3, r3, r7
 8007a80:	2201      	movs	r2, #1
 8007a82:	701a      	strb	r2, [r3, #0]
        break;
 8007a84:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d100      	bne.n	8007a8e <UART_SetConfig+0x402>
 8007a8c:	e135      	b.n	8007cfa <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a92:	4ba8      	ldr	r3, [pc, #672]	; (8007d34 <UART_SetConfig+0x6a8>)
 8007a94:	0052      	lsls	r2, r2, #1
 8007a96:	5ad3      	ldrh	r3, [r2, r3]
 8007a98:	0019      	movs	r1, r3
 8007a9a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007a9c:	f7fa f9f8 	bl	8001e90 <__udivsi3>
 8007aa0:	0003      	movs	r3, r0
 8007aa2:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa6:	685a      	ldr	r2, [r3, #4]
 8007aa8:	0013      	movs	r3, r2
 8007aaa:	005b      	lsls	r3, r3, #1
 8007aac:	189b      	adds	r3, r3, r2
 8007aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d305      	bcc.n	8007ac0 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007aba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d906      	bls.n	8007ace <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007ac0:	231a      	movs	r3, #26
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	189b      	adds	r3, r3, r2
 8007ac6:	19db      	adds	r3, r3, r7
 8007ac8:	2201      	movs	r2, #1
 8007aca:	701a      	strb	r2, [r3, #0]
 8007acc:	e044      	b.n	8007b58 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ad0:	61bb      	str	r3, [r7, #24]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	61fb      	str	r3, [r7, #28]
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ada:	4b96      	ldr	r3, [pc, #600]	; (8007d34 <UART_SetConfig+0x6a8>)
 8007adc:	0052      	lsls	r2, r2, #1
 8007ade:	5ad3      	ldrh	r3, [r2, r3]
 8007ae0:	613b      	str	r3, [r7, #16]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	617b      	str	r3, [r7, #20]
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	69b8      	ldr	r0, [r7, #24]
 8007aec:	69f9      	ldr	r1, [r7, #28]
 8007aee:	f7fa fb45 	bl	800217c <__aeabi_uldivmod>
 8007af2:	0002      	movs	r2, r0
 8007af4:	000b      	movs	r3, r1
 8007af6:	0e11      	lsrs	r1, r2, #24
 8007af8:	021d      	lsls	r5, r3, #8
 8007afa:	430d      	orrs	r5, r1
 8007afc:	0214      	lsls	r4, r2, #8
 8007afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	085b      	lsrs	r3, r3, #1
 8007b04:	60bb      	str	r3, [r7, #8]
 8007b06:	2300      	movs	r3, #0
 8007b08:	60fb      	str	r3, [r7, #12]
 8007b0a:	68b8      	ldr	r0, [r7, #8]
 8007b0c:	68f9      	ldr	r1, [r7, #12]
 8007b0e:	1900      	adds	r0, r0, r4
 8007b10:	4169      	adcs	r1, r5
 8007b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	603b      	str	r3, [r7, #0]
 8007b18:	2300      	movs	r3, #0
 8007b1a:	607b      	str	r3, [r7, #4]
 8007b1c:	683a      	ldr	r2, [r7, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f7fa fb2c 	bl	800217c <__aeabi_uldivmod>
 8007b24:	0002      	movs	r2, r0
 8007b26:	000b      	movs	r3, r1
 8007b28:	0013      	movs	r3, r2
 8007b2a:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b2e:	23c0      	movs	r3, #192	; 0xc0
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d309      	bcc.n	8007b4a <UART_SetConfig+0x4be>
 8007b36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b38:	2380      	movs	r3, #128	; 0x80
 8007b3a:	035b      	lsls	r3, r3, #13
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d204      	bcs.n	8007b4a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b46:	60da      	str	r2, [r3, #12]
 8007b48:	e006      	b.n	8007b58 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007b4a:	231a      	movs	r3, #26
 8007b4c:	2220      	movs	r2, #32
 8007b4e:	189b      	adds	r3, r3, r2
 8007b50:	19db      	adds	r3, r3, r7
 8007b52:	2201      	movs	r2, #1
 8007b54:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8007b56:	e0d0      	b.n	8007cfa <UART_SetConfig+0x66e>
 8007b58:	e0cf      	b.n	8007cfa <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5c:	69da      	ldr	r2, [r3, #28]
 8007b5e:	2380      	movs	r3, #128	; 0x80
 8007b60:	021b      	lsls	r3, r3, #8
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d000      	beq.n	8007b68 <UART_SetConfig+0x4dc>
 8007b66:	e070      	b.n	8007c4a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8007b68:	231b      	movs	r3, #27
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	189b      	adds	r3, r3, r2
 8007b6e:	19db      	adds	r3, r3, r7
 8007b70:	781b      	ldrb	r3, [r3, #0]
 8007b72:	2b08      	cmp	r3, #8
 8007b74:	d015      	beq.n	8007ba2 <UART_SetConfig+0x516>
 8007b76:	dc18      	bgt.n	8007baa <UART_SetConfig+0x51e>
 8007b78:	2b04      	cmp	r3, #4
 8007b7a:	d00d      	beq.n	8007b98 <UART_SetConfig+0x50c>
 8007b7c:	dc15      	bgt.n	8007baa <UART_SetConfig+0x51e>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <UART_SetConfig+0x4fc>
 8007b82:	2b02      	cmp	r3, #2
 8007b84:	d005      	beq.n	8007b92 <UART_SetConfig+0x506>
 8007b86:	e010      	b.n	8007baa <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b88:	f7fe fb04 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8007b8c:	0003      	movs	r3, r0
 8007b8e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b90:	e014      	b.n	8007bbc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b92:	4b67      	ldr	r3, [pc, #412]	; (8007d30 <UART_SetConfig+0x6a4>)
 8007b94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b96:	e011      	b.n	8007bbc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b98:	f7fe fa70 	bl	800607c <HAL_RCC_GetSysClockFreq>
 8007b9c:	0003      	movs	r3, r0
 8007b9e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007ba0:	e00c      	b.n	8007bbc <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ba2:	2380      	movs	r3, #128	; 0x80
 8007ba4:	021b      	lsls	r3, r3, #8
 8007ba6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007ba8:	e008      	b.n	8007bbc <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007baa:	2300      	movs	r3, #0
 8007bac:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007bae:	231a      	movs	r3, #26
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	189b      	adds	r3, r3, r2
 8007bb4:	19db      	adds	r3, r3, r7
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	701a      	strb	r2, [r3, #0]
        break;
 8007bba:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d100      	bne.n	8007bc4 <UART_SetConfig+0x538>
 8007bc2:	e09a      	b.n	8007cfa <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bc8:	4b5a      	ldr	r3, [pc, #360]	; (8007d34 <UART_SetConfig+0x6a8>)
 8007bca:	0052      	lsls	r2, r2, #1
 8007bcc:	5ad3      	ldrh	r3, [r2, r3]
 8007bce:	0019      	movs	r1, r3
 8007bd0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007bd2:	f7fa f95d 	bl	8001e90 <__udivsi3>
 8007bd6:	0003      	movs	r3, r0
 8007bd8:	005a      	lsls	r2, r3, #1
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	085b      	lsrs	r3, r3, #1
 8007be0:	18d2      	adds	r2, r2, r3
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	0019      	movs	r1, r3
 8007be8:	0010      	movs	r0, r2
 8007bea:	f7fa f951 	bl	8001e90 <__udivsi3>
 8007bee:	0003      	movs	r3, r0
 8007bf0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf4:	2b0f      	cmp	r3, #15
 8007bf6:	d921      	bls.n	8007c3c <UART_SetConfig+0x5b0>
 8007bf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bfa:	2380      	movs	r3, #128	; 0x80
 8007bfc:	025b      	lsls	r3, r3, #9
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d21c      	bcs.n	8007c3c <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	200e      	movs	r0, #14
 8007c08:	2420      	movs	r4, #32
 8007c0a:	1903      	adds	r3, r0, r4
 8007c0c:	19db      	adds	r3, r3, r7
 8007c0e:	210f      	movs	r1, #15
 8007c10:	438a      	bics	r2, r1
 8007c12:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c16:	085b      	lsrs	r3, r3, #1
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	2207      	movs	r2, #7
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	b299      	uxth	r1, r3
 8007c20:	1903      	adds	r3, r0, r4
 8007c22:	19db      	adds	r3, r3, r7
 8007c24:	1902      	adds	r2, r0, r4
 8007c26:	19d2      	adds	r2, r2, r7
 8007c28:	8812      	ldrh	r2, [r2, #0]
 8007c2a:	430a      	orrs	r2, r1
 8007c2c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	1902      	adds	r2, r0, r4
 8007c34:	19d2      	adds	r2, r2, r7
 8007c36:	8812      	ldrh	r2, [r2, #0]
 8007c38:	60da      	str	r2, [r3, #12]
 8007c3a:	e05e      	b.n	8007cfa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007c3c:	231a      	movs	r3, #26
 8007c3e:	2220      	movs	r2, #32
 8007c40:	189b      	adds	r3, r3, r2
 8007c42:	19db      	adds	r3, r3, r7
 8007c44:	2201      	movs	r2, #1
 8007c46:	701a      	strb	r2, [r3, #0]
 8007c48:	e057      	b.n	8007cfa <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007c4a:	231b      	movs	r3, #27
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	189b      	adds	r3, r3, r2
 8007c50:	19db      	adds	r3, r3, r7
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	2b08      	cmp	r3, #8
 8007c56:	d015      	beq.n	8007c84 <UART_SetConfig+0x5f8>
 8007c58:	dc18      	bgt.n	8007c8c <UART_SetConfig+0x600>
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d00d      	beq.n	8007c7a <UART_SetConfig+0x5ee>
 8007c5e:	dc15      	bgt.n	8007c8c <UART_SetConfig+0x600>
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d002      	beq.n	8007c6a <UART_SetConfig+0x5de>
 8007c64:	2b02      	cmp	r3, #2
 8007c66:	d005      	beq.n	8007c74 <UART_SetConfig+0x5e8>
 8007c68:	e010      	b.n	8007c8c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c6a:	f7fe fa93 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8007c6e:	0003      	movs	r3, r0
 8007c70:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c72:	e014      	b.n	8007c9e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c74:	4b2e      	ldr	r3, [pc, #184]	; (8007d30 <UART_SetConfig+0x6a4>)
 8007c76:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c78:	e011      	b.n	8007c9e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c7a:	f7fe f9ff 	bl	800607c <HAL_RCC_GetSysClockFreq>
 8007c7e:	0003      	movs	r3, r0
 8007c80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c82:	e00c      	b.n	8007c9e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c84:	2380      	movs	r3, #128	; 0x80
 8007c86:	021b      	lsls	r3, r3, #8
 8007c88:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c8a:	e008      	b.n	8007c9e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007c90:	231a      	movs	r3, #26
 8007c92:	2220      	movs	r2, #32
 8007c94:	189b      	adds	r3, r3, r2
 8007c96:	19db      	adds	r3, r3, r7
 8007c98:	2201      	movs	r2, #1
 8007c9a:	701a      	strb	r2, [r3, #0]
        break;
 8007c9c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d02a      	beq.n	8007cfa <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ca8:	4b22      	ldr	r3, [pc, #136]	; (8007d34 <UART_SetConfig+0x6a8>)
 8007caa:	0052      	lsls	r2, r2, #1
 8007cac:	5ad3      	ldrh	r3, [r2, r3]
 8007cae:	0019      	movs	r1, r3
 8007cb0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007cb2:	f7fa f8ed 	bl	8001e90 <__udivsi3>
 8007cb6:	0003      	movs	r3, r0
 8007cb8:	001a      	movs	r2, r3
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	085b      	lsrs	r3, r3, #1
 8007cc0:	18d2      	adds	r2, r2, r3
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	0019      	movs	r1, r3
 8007cc8:	0010      	movs	r0, r2
 8007cca:	f7fa f8e1 	bl	8001e90 <__udivsi3>
 8007cce:	0003      	movs	r3, r0
 8007cd0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	2b0f      	cmp	r3, #15
 8007cd6:	d90a      	bls.n	8007cee <UART_SetConfig+0x662>
 8007cd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cda:	2380      	movs	r3, #128	; 0x80
 8007cdc:	025b      	lsls	r3, r3, #9
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d205      	bcs.n	8007cee <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60da      	str	r2, [r3, #12]
 8007cec:	e005      	b.n	8007cfa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007cee:	231a      	movs	r3, #26
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	189b      	adds	r3, r3, r2
 8007cf4:	19db      	adds	r3, r3, r7
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfc:	226a      	movs	r2, #106	; 0x6a
 8007cfe:	2101      	movs	r1, #1
 8007d00:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d04:	2268      	movs	r2, #104	; 0x68
 8007d06:	2101      	movs	r1, #1
 8007d08:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d12:	2200      	movs	r2, #0
 8007d14:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007d16:	231a      	movs	r3, #26
 8007d18:	2220      	movs	r2, #32
 8007d1a:	189b      	adds	r3, r3, r2
 8007d1c:	19db      	adds	r3, r3, r7
 8007d1e:	781b      	ldrb	r3, [r3, #0]
}
 8007d20:	0018      	movs	r0, r3
 8007d22:	46bd      	mov	sp, r7
 8007d24:	b010      	add	sp, #64	; 0x40
 8007d26:	bdb0      	pop	{r4, r5, r7, pc}
 8007d28:	40008000 	.word	0x40008000
 8007d2c:	40008400 	.word	0x40008400
 8007d30:	00f42400 	.word	0x00f42400
 8007d34:	0800ae20 	.word	0x0800ae20

08007d38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d44:	2201      	movs	r2, #1
 8007d46:	4013      	ands	r3, r2
 8007d48:	d00b      	beq.n	8007d62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	4a4a      	ldr	r2, [pc, #296]	; (8007e7c <UART_AdvFeatureConfig+0x144>)
 8007d52:	4013      	ands	r3, r2
 8007d54:	0019      	movs	r1, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d66:	2202      	movs	r2, #2
 8007d68:	4013      	ands	r3, r2
 8007d6a:	d00b      	beq.n	8007d84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	4a43      	ldr	r2, [pc, #268]	; (8007e80 <UART_AdvFeatureConfig+0x148>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	0019      	movs	r1, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d88:	2204      	movs	r2, #4
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	d00b      	beq.n	8007da6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	4a3b      	ldr	r2, [pc, #236]	; (8007e84 <UART_AdvFeatureConfig+0x14c>)
 8007d96:	4013      	ands	r3, r2
 8007d98:	0019      	movs	r1, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007daa:	2208      	movs	r2, #8
 8007dac:	4013      	ands	r3, r2
 8007dae:	d00b      	beq.n	8007dc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	4a34      	ldr	r2, [pc, #208]	; (8007e88 <UART_AdvFeatureConfig+0x150>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	0019      	movs	r1, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dcc:	2210      	movs	r2, #16
 8007dce:	4013      	ands	r3, r2
 8007dd0:	d00b      	beq.n	8007dea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	4a2c      	ldr	r2, [pc, #176]	; (8007e8c <UART_AdvFeatureConfig+0x154>)
 8007dda:	4013      	ands	r3, r2
 8007ddc:	0019      	movs	r1, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	430a      	orrs	r2, r1
 8007de8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dee:	2220      	movs	r2, #32
 8007df0:	4013      	ands	r3, r2
 8007df2:	d00b      	beq.n	8007e0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	4a25      	ldr	r2, [pc, #148]	; (8007e90 <UART_AdvFeatureConfig+0x158>)
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	0019      	movs	r1, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e10:	2240      	movs	r2, #64	; 0x40
 8007e12:	4013      	ands	r3, r2
 8007e14:	d01d      	beq.n	8007e52 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	4a1d      	ldr	r2, [pc, #116]	; (8007e94 <UART_AdvFeatureConfig+0x15c>)
 8007e1e:	4013      	ands	r3, r2
 8007e20:	0019      	movs	r1, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e32:	2380      	movs	r3, #128	; 0x80
 8007e34:	035b      	lsls	r3, r3, #13
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d10b      	bne.n	8007e52 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	4a15      	ldr	r2, [pc, #84]	; (8007e98 <UART_AdvFeatureConfig+0x160>)
 8007e42:	4013      	ands	r3, r2
 8007e44:	0019      	movs	r1, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e56:	2280      	movs	r2, #128	; 0x80
 8007e58:	4013      	ands	r3, r2
 8007e5a:	d00b      	beq.n	8007e74 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	4a0e      	ldr	r2, [pc, #56]	; (8007e9c <UART_AdvFeatureConfig+0x164>)
 8007e64:	4013      	ands	r3, r2
 8007e66:	0019      	movs	r1, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	430a      	orrs	r2, r1
 8007e72:	605a      	str	r2, [r3, #4]
  }
}
 8007e74:	46c0      	nop			; (mov r8, r8)
 8007e76:	46bd      	mov	sp, r7
 8007e78:	b002      	add	sp, #8
 8007e7a:	bd80      	pop	{r7, pc}
 8007e7c:	fffdffff 	.word	0xfffdffff
 8007e80:	fffeffff 	.word	0xfffeffff
 8007e84:	fffbffff 	.word	0xfffbffff
 8007e88:	ffff7fff 	.word	0xffff7fff
 8007e8c:	ffffefff 	.word	0xffffefff
 8007e90:	ffffdfff 	.word	0xffffdfff
 8007e94:	ffefffff 	.word	0xffefffff
 8007e98:	ff9fffff 	.word	0xff9fffff
 8007e9c:	fff7ffff 	.word	0xfff7ffff

08007ea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af02      	add	r7, sp, #8
 8007ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2290      	movs	r2, #144	; 0x90
 8007eac:	2100      	movs	r1, #0
 8007eae:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007eb0:	f7fc fcd6 	bl	8004860 <HAL_GetTick>
 8007eb4:	0003      	movs	r3, r0
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	2b08      	cmp	r3, #8
 8007ec4:	d10c      	bne.n	8007ee0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2280      	movs	r2, #128	; 0x80
 8007eca:	0391      	lsls	r1, r2, #14
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	4a1a      	ldr	r2, [pc, #104]	; (8007f38 <UART_CheckIdleState+0x98>)
 8007ed0:	9200      	str	r2, [sp, #0]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f000 f832 	bl	8007f3c <UART_WaitOnFlagUntilTimeout>
 8007ed8:	1e03      	subs	r3, r0, #0
 8007eda:	d001      	beq.n	8007ee0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e026      	b.n	8007f2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2204      	movs	r2, #4
 8007ee8:	4013      	ands	r3, r2
 8007eea:	2b04      	cmp	r3, #4
 8007eec:	d10c      	bne.n	8007f08 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2280      	movs	r2, #128	; 0x80
 8007ef2:	03d1      	lsls	r1, r2, #15
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	4a10      	ldr	r2, [pc, #64]	; (8007f38 <UART_CheckIdleState+0x98>)
 8007ef8:	9200      	str	r2, [sp, #0]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f000 f81e 	bl	8007f3c <UART_WaitOnFlagUntilTimeout>
 8007f00:	1e03      	subs	r3, r0, #0
 8007f02:	d001      	beq.n	8007f08 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e012      	b.n	8007f2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2288      	movs	r2, #136	; 0x88
 8007f0c:	2120      	movs	r1, #32
 8007f0e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	228c      	movs	r2, #140	; 0x8c
 8007f14:	2120      	movs	r1, #32
 8007f16:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2284      	movs	r2, #132	; 0x84
 8007f28:	2100      	movs	r1, #0
 8007f2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	0018      	movs	r0, r3
 8007f30:	46bd      	mov	sp, r7
 8007f32:	b004      	add	sp, #16
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	46c0      	nop			; (mov r8, r8)
 8007f38:	01ffffff 	.word	0x01ffffff

08007f3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b094      	sub	sp, #80	; 0x50
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	603b      	str	r3, [r7, #0]
 8007f48:	1dfb      	adds	r3, r7, #7
 8007f4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f4c:	e0a7      	b.n	800809e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f50:	3301      	adds	r3, #1
 8007f52:	d100      	bne.n	8007f56 <UART_WaitOnFlagUntilTimeout+0x1a>
 8007f54:	e0a3      	b.n	800809e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f56:	f7fc fc83 	bl	8004860 <HAL_GetTick>
 8007f5a:	0002      	movs	r2, r0
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d302      	bcc.n	8007f6c <UART_WaitOnFlagUntilTimeout+0x30>
 8007f66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d13f      	bne.n	8007fec <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f6c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f70:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007f74:	647b      	str	r3, [r7, #68]	; 0x44
 8007f76:	2301      	movs	r3, #1
 8007f78:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f7c:	f383 8810 	msr	PRIMASK, r3
}
 8007f80:	46c0      	nop			; (mov r8, r8)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	494e      	ldr	r1, [pc, #312]	; (80080c8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8007f8e:	400a      	ands	r2, r1
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f94:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f98:	f383 8810 	msr	PRIMASK, r3
}
 8007f9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa6:	643b      	str	r3, [r7, #64]	; 0x40
 8007fa8:	2301      	movs	r3, #1
 8007faa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fae:	f383 8810 	msr	PRIMASK, r3
}
 8007fb2:	46c0      	nop			; (mov r8, r8)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	689a      	ldr	r2, [r3, #8]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	438a      	bics	r2, r1
 8007fc2:	609a      	str	r2, [r3, #8]
 8007fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fca:	f383 8810 	msr	PRIMASK, r3
}
 8007fce:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2288      	movs	r2, #136	; 0x88
 8007fd4:	2120      	movs	r1, #32
 8007fd6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	228c      	movs	r2, #140	; 0x8c
 8007fdc:	2120      	movs	r1, #32
 8007fde:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2284      	movs	r2, #132	; 0x84
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e069      	b.n	80080c0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2204      	movs	r2, #4
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	d052      	beq.n	800809e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	69da      	ldr	r2, [r3, #28]
 8007ffe:	2380      	movs	r3, #128	; 0x80
 8008000:	011b      	lsls	r3, r3, #4
 8008002:	401a      	ands	r2, r3
 8008004:	2380      	movs	r3, #128	; 0x80
 8008006:	011b      	lsls	r3, r3, #4
 8008008:	429a      	cmp	r2, r3
 800800a:	d148      	bne.n	800809e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2280      	movs	r2, #128	; 0x80
 8008012:	0112      	lsls	r2, r2, #4
 8008014:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008016:	f3ef 8310 	mrs	r3, PRIMASK
 800801a:	613b      	str	r3, [r7, #16]
  return(result);
 800801c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800801e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008020:	2301      	movs	r3, #1
 8008022:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f383 8810 	msr	PRIMASK, r3
}
 800802a:	46c0      	nop			; (mov r8, r8)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4924      	ldr	r1, [pc, #144]	; (80080c8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008038:	400a      	ands	r2, r1
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800803e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	f383 8810 	msr	PRIMASK, r3
}
 8008046:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008048:	f3ef 8310 	mrs	r3, PRIMASK
 800804c:	61fb      	str	r3, [r7, #28]
  return(result);
 800804e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008050:	64bb      	str	r3, [r7, #72]	; 0x48
 8008052:	2301      	movs	r3, #1
 8008054:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	f383 8810 	msr	PRIMASK, r3
}
 800805c:	46c0      	nop			; (mov r8, r8)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689a      	ldr	r2, [r3, #8]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2101      	movs	r1, #1
 800806a:	438a      	bics	r2, r1
 800806c:	609a      	str	r2, [r3, #8]
 800806e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008070:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008074:	f383 8810 	msr	PRIMASK, r3
}
 8008078:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2288      	movs	r2, #136	; 0x88
 800807e:	2120      	movs	r1, #32
 8008080:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	228c      	movs	r2, #140	; 0x8c
 8008086:	2120      	movs	r1, #32
 8008088:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2290      	movs	r2, #144	; 0x90
 800808e:	2120      	movs	r1, #32
 8008090:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2284      	movs	r2, #132	; 0x84
 8008096:	2100      	movs	r1, #0
 8008098:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800809a:	2303      	movs	r3, #3
 800809c:	e010      	b.n	80080c0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	4013      	ands	r3, r2
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	425a      	negs	r2, r3
 80080ae:	4153      	adcs	r3, r2
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	001a      	movs	r2, r3
 80080b4:	1dfb      	adds	r3, r7, #7
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d100      	bne.n	80080be <UART_WaitOnFlagUntilTimeout+0x182>
 80080bc:	e747      	b.n	8007f4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080be:	2300      	movs	r3, #0
}
 80080c0:	0018      	movs	r0, r3
 80080c2:	46bd      	mov	sp, r7
 80080c4:	b014      	add	sp, #80	; 0x50
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	fffffe5f 	.word	0xfffffe5f

080080cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2284      	movs	r2, #132	; 0x84
 80080d8:	5c9b      	ldrb	r3, [r3, r2]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80080de:	2302      	movs	r3, #2
 80080e0:	e027      	b.n	8008132 <HAL_UARTEx_DisableFifoMode+0x66>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2284      	movs	r2, #132	; 0x84
 80080e6:	2101      	movs	r1, #1
 80080e8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2288      	movs	r2, #136	; 0x88
 80080ee:	2124      	movs	r1, #36	; 0x24
 80080f0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2101      	movs	r1, #1
 8008106:	438a      	bics	r2, r1
 8008108:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	4a0b      	ldr	r2, [pc, #44]	; (800813c <HAL_UARTEx_DisableFifoMode+0x70>)
 800810e:	4013      	ands	r3, r2
 8008110:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68fa      	ldr	r2, [r7, #12]
 800811e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2288      	movs	r2, #136	; 0x88
 8008124:	2120      	movs	r1, #32
 8008126:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2284      	movs	r2, #132	; 0x84
 800812c:	2100      	movs	r1, #0
 800812e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	0018      	movs	r0, r3
 8008134:	46bd      	mov	sp, r7
 8008136:	b004      	add	sp, #16
 8008138:	bd80      	pop	{r7, pc}
 800813a:	46c0      	nop			; (mov r8, r8)
 800813c:	dfffffff 	.word	0xdfffffff

08008140 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2284      	movs	r2, #132	; 0x84
 800814e:	5c9b      	ldrb	r3, [r3, r2]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008154:	2302      	movs	r3, #2
 8008156:	e02e      	b.n	80081b6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2284      	movs	r2, #132	; 0x84
 800815c:	2101      	movs	r1, #1
 800815e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2288      	movs	r2, #136	; 0x88
 8008164:	2124      	movs	r1, #36	; 0x24
 8008166:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2101      	movs	r1, #1
 800817c:	438a      	bics	r2, r1
 800817e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	00db      	lsls	r3, r3, #3
 8008188:	08d9      	lsrs	r1, r3, #3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	683a      	ldr	r2, [r7, #0]
 8008190:	430a      	orrs	r2, r1
 8008192:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	0018      	movs	r0, r3
 8008198:	f000 f854 	bl	8008244 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2288      	movs	r2, #136	; 0x88
 80081a8:	2120      	movs	r1, #32
 80081aa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2284      	movs	r2, #132	; 0x84
 80081b0:	2100      	movs	r1, #0
 80081b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	0018      	movs	r0, r3
 80081b8:	46bd      	mov	sp, r7
 80081ba:	b004      	add	sp, #16
 80081bc:	bd80      	pop	{r7, pc}
	...

080081c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2284      	movs	r2, #132	; 0x84
 80081ce:	5c9b      	ldrb	r3, [r3, r2]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d101      	bne.n	80081d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081d4:	2302      	movs	r3, #2
 80081d6:	e02f      	b.n	8008238 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2284      	movs	r2, #132	; 0x84
 80081dc:	2101      	movs	r1, #1
 80081de:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2288      	movs	r2, #136	; 0x88
 80081e4:	2124      	movs	r1, #36	; 0x24
 80081e6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2101      	movs	r1, #1
 80081fc:	438a      	bics	r2, r1
 80081fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	4a0e      	ldr	r2, [pc, #56]	; (8008240 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008208:	4013      	ands	r3, r2
 800820a:	0019      	movs	r1, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	683a      	ldr	r2, [r7, #0]
 8008212:	430a      	orrs	r2, r1
 8008214:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	0018      	movs	r0, r3
 800821a:	f000 f813 	bl	8008244 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2288      	movs	r2, #136	; 0x88
 800822a:	2120      	movs	r1, #32
 800822c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2284      	movs	r2, #132	; 0x84
 8008232:	2100      	movs	r1, #0
 8008234:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	0018      	movs	r0, r3
 800823a:	46bd      	mov	sp, r7
 800823c:	b004      	add	sp, #16
 800823e:	bd80      	pop	{r7, pc}
 8008240:	f1ffffff 	.word	0xf1ffffff

08008244 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008250:	2b00      	cmp	r3, #0
 8008252:	d108      	bne.n	8008266 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	226a      	movs	r2, #106	; 0x6a
 8008258:	2101      	movs	r1, #1
 800825a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2268      	movs	r2, #104	; 0x68
 8008260:	2101      	movs	r1, #1
 8008262:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008264:	e043      	b.n	80082ee <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008266:	260f      	movs	r6, #15
 8008268:	19bb      	adds	r3, r7, r6
 800826a:	2208      	movs	r2, #8
 800826c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800826e:	200e      	movs	r0, #14
 8008270:	183b      	adds	r3, r7, r0
 8008272:	2208      	movs	r2, #8
 8008274:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	0e5b      	lsrs	r3, r3, #25
 800827e:	b2da      	uxtb	r2, r3
 8008280:	240d      	movs	r4, #13
 8008282:	193b      	adds	r3, r7, r4
 8008284:	2107      	movs	r1, #7
 8008286:	400a      	ands	r2, r1
 8008288:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	0f5b      	lsrs	r3, r3, #29
 8008292:	b2da      	uxtb	r2, r3
 8008294:	250c      	movs	r5, #12
 8008296:	197b      	adds	r3, r7, r5
 8008298:	2107      	movs	r1, #7
 800829a:	400a      	ands	r2, r1
 800829c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800829e:	183b      	adds	r3, r7, r0
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	197a      	adds	r2, r7, r5
 80082a4:	7812      	ldrb	r2, [r2, #0]
 80082a6:	4914      	ldr	r1, [pc, #80]	; (80082f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80082a8:	5c8a      	ldrb	r2, [r1, r2]
 80082aa:	435a      	muls	r2, r3
 80082ac:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80082ae:	197b      	adds	r3, r7, r5
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	4a12      	ldr	r2, [pc, #72]	; (80082fc <UARTEx_SetNbDataToProcess+0xb8>)
 80082b4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082b6:	0019      	movs	r1, r3
 80082b8:	f7f9 fe74 	bl	8001fa4 <__divsi3>
 80082bc:	0003      	movs	r3, r0
 80082be:	b299      	uxth	r1, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	226a      	movs	r2, #106	; 0x6a
 80082c4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082c6:	19bb      	adds	r3, r7, r6
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	193a      	adds	r2, r7, r4
 80082cc:	7812      	ldrb	r2, [r2, #0]
 80082ce:	490a      	ldr	r1, [pc, #40]	; (80082f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80082d0:	5c8a      	ldrb	r2, [r1, r2]
 80082d2:	435a      	muls	r2, r3
 80082d4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80082d6:	193b      	adds	r3, r7, r4
 80082d8:	781b      	ldrb	r3, [r3, #0]
 80082da:	4a08      	ldr	r2, [pc, #32]	; (80082fc <UARTEx_SetNbDataToProcess+0xb8>)
 80082dc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082de:	0019      	movs	r1, r3
 80082e0:	f7f9 fe60 	bl	8001fa4 <__divsi3>
 80082e4:	0003      	movs	r3, r0
 80082e6:	b299      	uxth	r1, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2268      	movs	r2, #104	; 0x68
 80082ec:	5299      	strh	r1, [r3, r2]
}
 80082ee:	46c0      	nop			; (mov r8, r8)
 80082f0:	46bd      	mov	sp, r7
 80082f2:	b005      	add	sp, #20
 80082f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082f6:	46c0      	nop			; (mov r8, r8)
 80082f8:	0800ae38 	.word	0x0800ae38
 80082fc:	0800ae40 	.word	0x0800ae40

08008300 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008302:	b08d      	sub	sp, #52	; 0x34
 8008304:	af00      	add	r7, sp, #0
 8008306:	0004      	movs	r4, r0
 8008308:	0008      	movs	r0, r1
 800830a:	0011      	movs	r1, r2
 800830c:	603b      	str	r3, [r7, #0]
 800830e:	1dfb      	adds	r3, r7, #7
 8008310:	1c22      	adds	r2, r4, #0
 8008312:	701a      	strb	r2, [r3, #0]
 8008314:	1dbb      	adds	r3, r7, #6
 8008316:	1c02      	adds	r2, r0, #0
 8008318:	701a      	strb	r2, [r3, #0]
 800831a:	1d7b      	adds	r3, r7, #5
 800831c:	1c0a      	adds	r2, r1, #0
 800831e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8008320:	2514      	movs	r5, #20
 8008322:	197b      	adds	r3, r7, r5
 8008324:	1dfa      	adds	r2, r7, #7
 8008326:	7812      	ldrb	r2, [r2, #0]
 8008328:	701a      	strb	r2, [r3, #0]
  cp.privacy_enabled = privacy_enabled;
 800832a:	197b      	adds	r3, r7, r5
 800832c:	1dba      	adds	r2, r7, #6
 800832e:	7812      	ldrb	r2, [r2, #0]
 8008330:	705a      	strb	r2, [r3, #1]
  cp.device_name_char_len = device_name_char_len;
 8008332:	197b      	adds	r3, r7, r5
 8008334:	1d7a      	adds	r2, r7, #5
 8008336:	7812      	ldrb	r2, [r2, #0]
 8008338:	709a      	strb	r2, [r3, #2]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800833a:	260c      	movs	r6, #12
 800833c:	19bb      	adds	r3, r7, r6
 800833e:	2207      	movs	r2, #7
 8008340:	2100      	movs	r1, #0
 8008342:	0018      	movs	r0, r3
 8008344:	f001 fa8e 	bl	8009864 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008348:	2418      	movs	r4, #24
 800834a:	193b      	adds	r3, r7, r4
 800834c:	2218      	movs	r2, #24
 800834e:	2100      	movs	r1, #0
 8008350:	0018      	movs	r0, r3
 8008352:	f001 fa87 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008356:	0021      	movs	r1, r4
 8008358:	187b      	adds	r3, r7, r1
 800835a:	223f      	movs	r2, #63	; 0x3f
 800835c:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GAP_INIT;
 800835e:	187b      	adds	r3, r7, r1
 8008360:	228a      	movs	r2, #138	; 0x8a
 8008362:	805a      	strh	r2, [r3, #2]
  rq.cparam = &cp;
 8008364:	187b      	adds	r3, r7, r1
 8008366:	197a      	adds	r2, r7, r5
 8008368:	609a      	str	r2, [r3, #8]
  rq.clen = sizeof(cp);
 800836a:	187b      	adds	r3, r7, r1
 800836c:	2203      	movs	r2, #3
 800836e:	60da      	str	r2, [r3, #12]
  rq.rparam = &resp;
 8008370:	187b      	adds	r3, r7, r1
 8008372:	19ba      	adds	r2, r7, r6
 8008374:	611a      	str	r2, [r3, #16]
  rq.rlen = GAP_INIT_RP_SIZE;
 8008376:	187b      	adds	r3, r7, r1
 8008378:	2207      	movs	r2, #7
 800837a:	615a      	str	r2, [r3, #20]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800837c:	187b      	adds	r3, r7, r1
 800837e:	2100      	movs	r1, #0
 8008380:	0018      	movs	r0, r3
 8008382:	f000 fd83 	bl	8008e8c <hci_send_req>
 8008386:	1e03      	subs	r3, r0, #0
 8008388:	da01      	bge.n	800838e <aci_gap_init_IDB05A1+0x8e>
    return BLE_STATUS_TIMEOUT;
 800838a:	23ff      	movs	r3, #255	; 0xff
 800838c:	e01f      	b.n	80083ce <aci_gap_init_IDB05A1+0xce>
  
  if (resp.status) {
 800838e:	220c      	movs	r2, #12
 8008390:	18bb      	adds	r3, r7, r2
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d002      	beq.n	800839e <aci_gap_init_IDB05A1+0x9e>
    return resp.status;
 8008398:	18bb      	adds	r3, r7, r2
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	e017      	b.n	80083ce <aci_gap_init_IDB05A1+0xce>
  }
  
  *service_handle = btohs(resp.service_handle);
 800839e:	210c      	movs	r1, #12
 80083a0:	187b      	adds	r3, r7, r1
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	021b      	lsls	r3, r3, #8
 80083a6:	0c1b      	lsrs	r3, r3, #16
 80083a8:	b29a      	uxth	r2, r3
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80083ae:	187b      	adds	r3, r7, r1
 80083b0:	78da      	ldrb	r2, [r3, #3]
 80083b2:	791b      	ldrb	r3, [r3, #4]
 80083b4:	021b      	lsls	r3, r3, #8
 80083b6:	4313      	orrs	r3, r2
 80083b8:	b29a      	uxth	r2, r3
 80083ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083bc:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80083be:	187b      	adds	r3, r7, r1
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	021b      	lsls	r3, r3, #8
 80083c4:	0c1b      	lsrs	r3, r3, #16
 80083c6:	b29a      	uxth	r2, r3
 80083c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083ca:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	0018      	movs	r0, r3
 80083d0:	46bd      	mov	sp, r7
 80083d2:	b00d      	add	sp, #52	; 0x34
 80083d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080083d6 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80083d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083d8:	b095      	sub	sp, #84	; 0x54
 80083da:	af00      	add	r7, sp, #0
 80083dc:	0005      	movs	r5, r0
 80083de:	000c      	movs	r4, r1
 80083e0:	0010      	movs	r0, r2
 80083e2:	0019      	movs	r1, r3
 80083e4:	1dfb      	adds	r3, r7, #7
 80083e6:	1c2a      	adds	r2, r5, #0
 80083e8:	701a      	strb	r2, [r3, #0]
 80083ea:	1d3b      	adds	r3, r7, #4
 80083ec:	1c22      	adds	r2, r4, #0
 80083ee:	801a      	strh	r2, [r3, #0]
 80083f0:	1cbb      	adds	r3, r7, #2
 80083f2:	1c02      	adds	r2, r0, #0
 80083f4:	801a      	strh	r2, [r3, #0]
 80083f6:	1dbb      	adds	r3, r7, #6
 80083f8:	1c0a      	adds	r2, r1, #0
 80083fa:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 80083fc:	234f      	movs	r3, #79	; 0x4f
 80083fe:	18fb      	adds	r3, r7, r3
 8008400:	2200      	movs	r2, #0
 8008402:	701a      	strb	r2, [r3, #0]
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8008404:	2364      	movs	r3, #100	; 0x64
 8008406:	2108      	movs	r1, #8
 8008408:	185b      	adds	r3, r3, r1
 800840a:	19db      	adds	r3, r3, r7
 800840c:	781a      	ldrb	r2, [r3, #0]
 800840e:	236c      	movs	r3, #108	; 0x6c
 8008410:	185b      	adds	r3, r3, r1
 8008412:	19db      	adds	r3, r3, r7
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	18d3      	adds	r3, r2, r3
 8008418:	330e      	adds	r3, #14
 800841a:	2b28      	cmp	r3, #40	; 0x28
 800841c:	d901      	bls.n	8008422 <aci_gap_set_discoverable+0x4c>
    return BLE_STATUS_INVALID_PARAMS;
 800841e:	2342      	movs	r3, #66	; 0x42
 8008420:	e0f0      	b.n	8008604 <aci_gap_set_discoverable+0x22e>

  buffer[indx] = AdvType;
 8008422:	204f      	movs	r0, #79	; 0x4f
 8008424:	183b      	adds	r3, r7, r0
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	2508      	movs	r5, #8
 800842a:	197a      	adds	r2, r7, r5
 800842c:	1df9      	adds	r1, r7, #7
 800842e:	7809      	ldrb	r1, [r1, #0]
 8008430:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008432:	0001      	movs	r1, r0
 8008434:	187b      	adds	r3, r7, r1
 8008436:	781a      	ldrb	r2, [r3, #0]
 8008438:	187b      	adds	r3, r7, r1
 800843a:	3201      	adds	r2, #1
 800843c:	701a      	strb	r2, [r3, #0]
  
  AdvIntervMin = htobs(AdvIntervMin);
 800843e:	1d3b      	adds	r3, r7, #4
 8008440:	881a      	ldrh	r2, [r3, #0]
 8008442:	1d3b      	adds	r3, r7, #4
 8008444:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8008446:	000c      	movs	r4, r1
 8008448:	187b      	adds	r3, r7, r1
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	197a      	adds	r2, r7, r5
 800844e:	18d3      	adds	r3, r2, r3
 8008450:	1d39      	adds	r1, r7, #4
 8008452:	2202      	movs	r2, #2
 8008454:	0018      	movs	r0, r3
 8008456:	f001 f9fc 	bl	8009852 <memcpy>
  indx +=  2;
 800845a:	0021      	movs	r1, r4
 800845c:	187b      	adds	r3, r7, r1
 800845e:	187a      	adds	r2, r7, r1
 8008460:	7812      	ldrb	r2, [r2, #0]
 8008462:	3202      	adds	r2, #2
 8008464:	701a      	strb	r2, [r3, #0]
    
  AdvIntervMax = htobs(AdvIntervMax);
 8008466:	1cbb      	adds	r3, r7, #2
 8008468:	881a      	ldrh	r2, [r3, #0]
 800846a:	1cbb      	adds	r3, r7, #2
 800846c:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 800846e:	000c      	movs	r4, r1
 8008470:	187b      	adds	r3, r7, r1
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	197a      	adds	r2, r7, r5
 8008476:	18d3      	adds	r3, r2, r3
 8008478:	1cb9      	adds	r1, r7, #2
 800847a:	2202      	movs	r2, #2
 800847c:	0018      	movs	r0, r3
 800847e:	f001 f9e8 	bl	8009852 <memcpy>
  indx +=  2;
 8008482:	193b      	adds	r3, r7, r4
 8008484:	193a      	adds	r2, r7, r4
 8008486:	7812      	ldrb	r2, [r2, #0]
 8008488:	3202      	adds	r2, #2
 800848a:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = OwnAddrType;
 800848c:	193b      	adds	r3, r7, r4
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	197a      	adds	r2, r7, r5
 8008492:	1db9      	adds	r1, r7, #6
 8008494:	7809      	ldrb	r1, [r1, #0]
 8008496:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008498:	193b      	adds	r3, r7, r4
 800849a:	781a      	ldrb	r2, [r3, #0]
 800849c:	193b      	adds	r3, r7, r4
 800849e:	3201      	adds	r2, #1
 80084a0:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = AdvFilterPolicy;
 80084a2:	193b      	adds	r3, r7, r4
 80084a4:	781a      	ldrb	r2, [r3, #0]
 80084a6:	1979      	adds	r1, r7, r5
 80084a8:	2360      	movs	r3, #96	; 0x60
 80084aa:	2008      	movs	r0, #8
 80084ac:	181b      	adds	r3, r3, r0
 80084ae:	19db      	adds	r3, r3, r7
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	548b      	strb	r3, [r1, r2]
  indx++;
 80084b4:	193b      	adds	r3, r7, r4
 80084b6:	781a      	ldrb	r2, [r3, #0]
 80084b8:	193b      	adds	r3, r7, r4
 80084ba:	3201      	adds	r2, #1
 80084bc:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = LocalNameLen;
 80084be:	193b      	adds	r3, r7, r4
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	197a      	adds	r2, r7, r5
 80084c4:	2664      	movs	r6, #100	; 0x64
 80084c6:	1831      	adds	r1, r6, r0
 80084c8:	19c9      	adds	r1, r1, r7
 80084ca:	7809      	ldrb	r1, [r1, #0]
 80084cc:	54d1      	strb	r1, [r2, r3]
  indx++;
 80084ce:	193b      	adds	r3, r7, r4
 80084d0:	781a      	ldrb	r2, [r3, #0]
 80084d2:	193b      	adds	r3, r7, r4
 80084d4:	3201      	adds	r2, #1
 80084d6:	701a      	strb	r2, [r3, #0]
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80084d8:	193b      	adds	r3, r7, r4
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	197a      	adds	r2, r7, r5
 80084de:	18d0      	adds	r0, r2, r3
 80084e0:	2308      	movs	r3, #8
 80084e2:	18f2      	adds	r2, r6, r3
 80084e4:	19d3      	adds	r3, r2, r7
 80084e6:	781a      	ldrb	r2, [r3, #0]
 80084e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084ea:	0019      	movs	r1, r3
 80084ec:	f001 f9b1 	bl	8009852 <memcpy>
  indx +=  LocalNameLen;
 80084f0:	193b      	adds	r3, r7, r4
 80084f2:	1939      	adds	r1, r7, r4
 80084f4:	2008      	movs	r0, #8
 80084f6:	1832      	adds	r2, r6, r0
 80084f8:	19d2      	adds	r2, r2, r7
 80084fa:	7809      	ldrb	r1, [r1, #0]
 80084fc:	7812      	ldrb	r2, [r2, #0]
 80084fe:	188a      	adds	r2, r1, r2
 8008500:	701a      	strb	r2, [r3, #0]
  
  buffer[indx] = ServiceUUIDLen;
 8008502:	193b      	adds	r3, r7, r4
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	197a      	adds	r2, r7, r5
 8008508:	266c      	movs	r6, #108	; 0x6c
 800850a:	1831      	adds	r1, r6, r0
 800850c:	19c9      	adds	r1, r1, r7
 800850e:	7809      	ldrb	r1, [r1, #0]
 8008510:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008512:	193b      	adds	r3, r7, r4
 8008514:	781a      	ldrb	r2, [r3, #0]
 8008516:	193b      	adds	r3, r7, r4
 8008518:	3201      	adds	r2, #1
 800851a:	701a      	strb	r2, [r3, #0]

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 800851c:	193b      	adds	r3, r7, r4
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	197a      	adds	r2, r7, r5
 8008522:	18d0      	adds	r0, r2, r3
 8008524:	2308      	movs	r3, #8
 8008526:	18f2      	adds	r2, r6, r3
 8008528:	19d3      	adds	r3, r2, r7
 800852a:	781a      	ldrb	r2, [r3, #0]
 800852c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800852e:	0019      	movs	r1, r3
 8008530:	f001 f98f 	bl	8009852 <memcpy>
  indx +=  ServiceUUIDLen;  
 8008534:	0020      	movs	r0, r4
 8008536:	183b      	adds	r3, r7, r0
 8008538:	1839      	adds	r1, r7, r0
 800853a:	2408      	movs	r4, #8
 800853c:	1932      	adds	r2, r6, r4
 800853e:	19d2      	adds	r2, r2, r7
 8008540:	7809      	ldrb	r1, [r1, #0]
 8008542:	7812      	ldrb	r2, [r2, #0]
 8008544:	188a      	adds	r2, r1, r2
 8008546:	701a      	strb	r2, [r3, #0]

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8008548:	2174      	movs	r1, #116	; 0x74
 800854a:	0026      	movs	r6, r4
 800854c:	198b      	adds	r3, r1, r6
 800854e:	19db      	adds	r3, r3, r7
 8008550:	881a      	ldrh	r2, [r3, #0]
 8008552:	198b      	adds	r3, r1, r6
 8008554:	19db      	adds	r3, r3, r7
 8008556:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8008558:	0004      	movs	r4, r0
 800855a:	183b      	adds	r3, r7, r0
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	197a      	adds	r2, r7, r5
 8008560:	18d3      	adds	r3, r2, r3
 8008562:	198a      	adds	r2, r1, r6
 8008564:	19d1      	adds	r1, r2, r7
 8008566:	2202      	movs	r2, #2
 8008568:	0018      	movs	r0, r3
 800856a:	f001 f972 	bl	8009852 <memcpy>
  indx +=  2;
 800856e:	0020      	movs	r0, r4
 8008570:	183b      	adds	r3, r7, r0
 8008572:	183a      	adds	r2, r7, r0
 8008574:	7812      	ldrb	r2, [r2, #0]
 8008576:	3202      	adds	r2, #2
 8008578:	701a      	strb	r2, [r3, #0]
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800857a:	2178      	movs	r1, #120	; 0x78
 800857c:	198b      	adds	r3, r1, r6
 800857e:	19db      	adds	r3, r3, r7
 8008580:	881a      	ldrh	r2, [r3, #0]
 8008582:	198b      	adds	r3, r1, r6
 8008584:	19db      	adds	r3, r3, r7
 8008586:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8008588:	0004      	movs	r4, r0
 800858a:	193b      	adds	r3, r7, r4
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	197a      	adds	r2, r7, r5
 8008590:	18d3      	adds	r3, r2, r3
 8008592:	198a      	adds	r2, r1, r6
 8008594:	19d1      	adds	r1, r2, r7
 8008596:	2202      	movs	r2, #2
 8008598:	0018      	movs	r0, r3
 800859a:	f001 f95a 	bl	8009852 <memcpy>
  indx +=  2;    
 800859e:	193b      	adds	r3, r7, r4
 80085a0:	193a      	adds	r2, r7, r4
 80085a2:	7812      	ldrb	r2, [r2, #0]
 80085a4:	3202      	adds	r2, #2
 80085a6:	701a      	strb	r2, [r3, #0]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80085a8:	2634      	movs	r6, #52	; 0x34
 80085aa:	19bb      	adds	r3, r7, r6
 80085ac:	2218      	movs	r2, #24
 80085ae:	2100      	movs	r1, #0
 80085b0:	0018      	movs	r0, r3
 80085b2:	f001 f957 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80085b6:	0031      	movs	r1, r6
 80085b8:	187b      	adds	r3, r7, r1
 80085ba:	223f      	movs	r2, #63	; 0x3f
 80085bc:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 80085be:	187b      	adds	r3, r7, r1
 80085c0:	2283      	movs	r2, #131	; 0x83
 80085c2:	805a      	strh	r2, [r3, #2]
  rq.cparam = (void *)buffer;
 80085c4:	187b      	adds	r3, r7, r1
 80085c6:	197a      	adds	r2, r7, r5
 80085c8:	609a      	str	r2, [r3, #8]
  rq.clen = indx;
 80085ca:	193b      	adds	r3, r7, r4
 80085cc:	781a      	ldrb	r2, [r3, #0]
 80085ce:	187b      	adds	r3, r7, r1
 80085d0:	60da      	str	r2, [r3, #12]
  rq.rparam = &status;
 80085d2:	187b      	adds	r3, r7, r1
 80085d4:	2233      	movs	r2, #51	; 0x33
 80085d6:	18ba      	adds	r2, r7, r2
 80085d8:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 80085da:	187b      	adds	r3, r7, r1
 80085dc:	2201      	movs	r2, #1
 80085de:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 80085e0:	187b      	adds	r3, r7, r1
 80085e2:	2100      	movs	r1, #0
 80085e4:	0018      	movs	r0, r3
 80085e6:	f000 fc51 	bl	8008e8c <hci_send_req>
 80085ea:	1e03      	subs	r3, r0, #0
 80085ec:	da01      	bge.n	80085f2 <aci_gap_set_discoverable+0x21c>
    return BLE_STATUS_TIMEOUT;
 80085ee:	23ff      	movs	r3, #255	; 0xff
 80085f0:	e008      	b.n	8008604 <aci_gap_set_discoverable+0x22e>

  if (status) {
 80085f2:	2233      	movs	r2, #51	; 0x33
 80085f4:	18bb      	adds	r3, r7, r2
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d002      	beq.n	8008602 <aci_gap_set_discoverable+0x22c>
    return status;
 80085fc:	18bb      	adds	r3, r7, r2
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	e000      	b.n	8008604 <aci_gap_set_discoverable+0x22e>
  }

  return 0;
 8008602:	2300      	movs	r3, #0
}
 8008604:	0018      	movs	r0, r3
 8008606:	46bd      	mov	sp, r7
 8008608:	b015      	add	sp, #84	; 0x54
 800860a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800860c <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800860c:	b590      	push	{r4, r7, lr}
 800860e:	b089      	sub	sp, #36	; 0x24
 8008610:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008612:	2408      	movs	r4, #8
 8008614:	193b      	adds	r3, r7, r4
 8008616:	2218      	movs	r2, #24
 8008618:	2100      	movs	r1, #0
 800861a:	0018      	movs	r0, r3
 800861c:	f001 f922 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008620:	0021      	movs	r1, r4
 8008622:	187b      	adds	r3, r7, r1
 8008624:	223f      	movs	r2, #63	; 0x3f
 8008626:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GATT_INIT;
 8008628:	187b      	adds	r3, r7, r1
 800862a:	2202      	movs	r2, #2
 800862c:	32ff      	adds	r2, #255	; 0xff
 800862e:	805a      	strh	r2, [r3, #2]
  rq.rparam = &status;
 8008630:	187b      	adds	r3, r7, r1
 8008632:	1dfa      	adds	r2, r7, #7
 8008634:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 8008636:	187b      	adds	r3, r7, r1
 8008638:	2201      	movs	r2, #1
 800863a:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 800863c:	187b      	adds	r3, r7, r1
 800863e:	2100      	movs	r1, #0
 8008640:	0018      	movs	r0, r3
 8008642:	f000 fc23 	bl	8008e8c <hci_send_req>
 8008646:	1e03      	subs	r3, r0, #0
 8008648:	da01      	bge.n	800864e <aci_gatt_init+0x42>
    return BLE_STATUS_TIMEOUT;
 800864a:	23ff      	movs	r3, #255	; 0xff
 800864c:	e001      	b.n	8008652 <aci_gatt_init+0x46>

  return status;
 800864e:	1dfb      	adds	r3, r7, #7
 8008650:	781b      	ldrb	r3, [r3, #0]
}
 8008652:	0018      	movs	r0, r3
 8008654:	46bd      	mov	sp, r7
 8008656:	b009      	add	sp, #36	; 0x24
 8008658:	bd90      	pop	{r4, r7, pc}

0800865a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800865a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800865c:	b091      	sub	sp, #68	; 0x44
 800865e:	af00      	add	r7, sp, #0
 8008660:	0004      	movs	r4, r0
 8008662:	6039      	str	r1, [r7, #0]
 8008664:	0010      	movs	r0, r2
 8008666:	0019      	movs	r1, r3
 8008668:	1dfb      	adds	r3, r7, #7
 800866a:	1c22      	adds	r2, r4, #0
 800866c:	701a      	strb	r2, [r3, #0]
 800866e:	1dbb      	adds	r3, r7, #6
 8008670:	1c02      	adds	r2, r0, #0
 8008672:	701a      	strb	r2, [r3, #0]
 8008674:	1d7b      	adds	r3, r7, #5
 8008676:	1c0a      	adds	r2, r1, #0
 8008678:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800867a:	203e      	movs	r0, #62	; 0x3e
 800867c:	183b      	adds	r3, r7, r0
 800867e:	2200      	movs	r2, #0
 8008680:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = service_uuid_type;
 8008682:	183b      	adds	r3, r7, r0
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	220c      	movs	r2, #12
 8008688:	18ba      	adds	r2, r7, r2
 800868a:	1df9      	adds	r1, r7, #7
 800868c:	7809      	ldrb	r1, [r1, #0]
 800868e:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008690:	183b      	adds	r3, r7, r0
 8008692:	781a      	ldrb	r2, [r3, #0]
 8008694:	183b      	adds	r3, r7, r0
 8008696:	3201      	adds	r2, #1
 8008698:	701a      	strb	r2, [r3, #0]
    
  if(service_uuid_type == UUID_TYPE_16){
 800869a:	1dfb      	adds	r3, r7, #7
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d104      	bne.n	80086ac <aci_gatt_add_serv+0x52>
    uuid_len = 2;
 80086a2:	233f      	movs	r3, #63	; 0x3f
 80086a4:	18fb      	adds	r3, r7, r3
 80086a6:	2202      	movs	r2, #2
 80086a8:	701a      	strb	r2, [r3, #0]
 80086aa:	e003      	b.n	80086b4 <aci_gatt_add_serv+0x5a>
  }
  else {
    uuid_len = 16;
 80086ac:	233f      	movs	r3, #63	; 0x3f
 80086ae:	18fb      	adds	r3, r7, r3
 80086b0:	2210      	movs	r2, #16
 80086b2:	701a      	strb	r2, [r3, #0]
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 80086b4:	243e      	movs	r4, #62	; 0x3e
 80086b6:	193b      	adds	r3, r7, r4
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	260c      	movs	r6, #12
 80086bc:	19ba      	adds	r2, r7, r6
 80086be:	18d0      	adds	r0, r2, r3
 80086c0:	253f      	movs	r5, #63	; 0x3f
 80086c2:	197b      	adds	r3, r7, r5
 80086c4:	781a      	ldrb	r2, [r3, #0]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	0019      	movs	r1, r3
 80086ca:	f001 f8c2 	bl	8009852 <memcpy>
  indx +=  uuid_len;
 80086ce:	0020      	movs	r0, r4
 80086d0:	183b      	adds	r3, r7, r0
 80086d2:	1839      	adds	r1, r7, r0
 80086d4:	197a      	adds	r2, r7, r5
 80086d6:	7809      	ldrb	r1, [r1, #0]
 80086d8:	7812      	ldrb	r2, [r2, #0]
 80086da:	188a      	adds	r2, r1, r2
 80086dc:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = service_type;
 80086de:	183b      	adds	r3, r7, r0
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	19ba      	adds	r2, r7, r6
 80086e4:	1db9      	adds	r1, r7, #6
 80086e6:	7809      	ldrb	r1, [r1, #0]
 80086e8:	54d1      	strb	r1, [r2, r3]
  indx++;
 80086ea:	183b      	adds	r3, r7, r0
 80086ec:	781a      	ldrb	r2, [r3, #0]
 80086ee:	0004      	movs	r4, r0
 80086f0:	183b      	adds	r3, r7, r0
 80086f2:	3201      	adds	r2, #1
 80086f4:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = max_attr_records;
 80086f6:	193b      	adds	r3, r7, r4
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	19ba      	adds	r2, r7, r6
 80086fc:	1d79      	adds	r1, r7, #5
 80086fe:	7809      	ldrb	r1, [r1, #0]
 8008700:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008702:	193b      	adds	r3, r7, r4
 8008704:	781a      	ldrb	r2, [r3, #0]
 8008706:	193b      	adds	r3, r7, r4
 8008708:	3201      	adds	r2, #1
 800870a:	701a      	strb	r2, [r3, #0]
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800870c:	2320      	movs	r3, #32
 800870e:	18fb      	adds	r3, r7, r3
 8008710:	2203      	movs	r2, #3
 8008712:	2100      	movs	r1, #0
 8008714:	0018      	movs	r0, r3
 8008716:	f001 f8a5 	bl	8009864 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800871a:	2524      	movs	r5, #36	; 0x24
 800871c:	197b      	adds	r3, r7, r5
 800871e:	2218      	movs	r2, #24
 8008720:	2100      	movs	r1, #0
 8008722:	0018      	movs	r0, r3
 8008724:	f001 f89e 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008728:	0029      	movs	r1, r5
 800872a:	187b      	adds	r3, r7, r1
 800872c:	223f      	movs	r2, #63	; 0x3f
 800872e:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GATT_ADD_SERV;
 8008730:	187b      	adds	r3, r7, r1
 8008732:	2281      	movs	r2, #129	; 0x81
 8008734:	0052      	lsls	r2, r2, #1
 8008736:	805a      	strh	r2, [r3, #2]
  rq.cparam = (void *)buffer;
 8008738:	187b      	adds	r3, r7, r1
 800873a:	19ba      	adds	r2, r7, r6
 800873c:	609a      	str	r2, [r3, #8]
  rq.clen = indx;
 800873e:	193b      	adds	r3, r7, r4
 8008740:	781a      	ldrb	r2, [r3, #0]
 8008742:	187b      	adds	r3, r7, r1
 8008744:	60da      	str	r2, [r3, #12]
  rq.rparam = &resp;
 8008746:	187b      	adds	r3, r7, r1
 8008748:	2220      	movs	r2, #32
 800874a:	18ba      	adds	r2, r7, r2
 800874c:	611a      	str	r2, [r3, #16]
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800874e:	187b      	adds	r3, r7, r1
 8008750:	2203      	movs	r2, #3
 8008752:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 8008754:	187b      	adds	r3, r7, r1
 8008756:	2100      	movs	r1, #0
 8008758:	0018      	movs	r0, r3
 800875a:	f000 fb97 	bl	8008e8c <hci_send_req>
 800875e:	1e03      	subs	r3, r0, #0
 8008760:	da01      	bge.n	8008766 <aci_gatt_add_serv+0x10c>
    return BLE_STATUS_TIMEOUT;
 8008762:	23ff      	movs	r3, #255	; 0xff
 8008764:	e010      	b.n	8008788 <aci_gatt_add_serv+0x12e>

  if (resp.status) {
 8008766:	2220      	movs	r2, #32
 8008768:	18bb      	adds	r3, r7, r2
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <aci_gatt_add_serv+0x11c>
    return resp.status;
 8008770:	18bb      	adds	r3, r7, r2
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	e008      	b.n	8008788 <aci_gatt_add_serv+0x12e>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008776:	2320      	movs	r3, #32
 8008778:	18fb      	adds	r3, r7, r3
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	021b      	lsls	r3, r3, #8
 800877e:	0c1b      	lsrs	r3, r3, #16
 8008780:	b29a      	uxth	r2, r3
 8008782:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008784:	801a      	strh	r2, [r3, #0]

  return 0;
 8008786:	2300      	movs	r3, #0
}
 8008788:	0018      	movs	r0, r3
 800878a:	46bd      	mov	sp, r7
 800878c:	b011      	add	sp, #68	; 0x44
 800878e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008790 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008792:	b093      	sub	sp, #76	; 0x4c
 8008794:	af00      	add	r7, sp, #0
 8008796:	0004      	movs	r4, r0
 8008798:	0008      	movs	r0, r1
 800879a:	603a      	str	r2, [r7, #0]
 800879c:	0019      	movs	r1, r3
 800879e:	1dbb      	adds	r3, r7, #6
 80087a0:	1c22      	adds	r2, r4, #0
 80087a2:	801a      	strh	r2, [r3, #0]
 80087a4:	1d7b      	adds	r3, r7, #5
 80087a6:	1c02      	adds	r2, r0, #0
 80087a8:	701a      	strb	r2, [r3, #0]
 80087aa:	1d3b      	adds	r3, r7, #4
 80087ac:	1c0a      	adds	r2, r1, #0
 80087ae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80087b0:	2146      	movs	r1, #70	; 0x46
 80087b2:	187b      	adds	r3, r7, r1
 80087b4:	2200      	movs	r2, #0
 80087b6:	701a      	strb	r2, [r3, #0]
    
  serviceHandle = htobs(serviceHandle);
 80087b8:	1dbb      	adds	r3, r7, #6
 80087ba:	881a      	ldrh	r2, [r3, #0]
 80087bc:	1dbb      	adds	r3, r7, #6
 80087be:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 80087c0:	000c      	movs	r4, r1
 80087c2:	187b      	adds	r3, r7, r1
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	250c      	movs	r5, #12
 80087c8:	197a      	adds	r2, r7, r5
 80087ca:	18d3      	adds	r3, r2, r3
 80087cc:	1db9      	adds	r1, r7, #6
 80087ce:	2202      	movs	r2, #2
 80087d0:	0018      	movs	r0, r3
 80087d2:	f001 f83e 	bl	8009852 <memcpy>
  indx += 2;
 80087d6:	0020      	movs	r0, r4
 80087d8:	183b      	adds	r3, r7, r0
 80087da:	183a      	adds	r2, r7, r0
 80087dc:	7812      	ldrb	r2, [r2, #0]
 80087de:	3202      	adds	r2, #2
 80087e0:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = charUuidType;
 80087e2:	183b      	adds	r3, r7, r0
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	197a      	adds	r2, r7, r5
 80087e8:	1d79      	adds	r1, r7, #5
 80087ea:	7809      	ldrb	r1, [r1, #0]
 80087ec:	54d1      	strb	r1, [r2, r3]
  indx++;
 80087ee:	183b      	adds	r3, r7, r0
 80087f0:	781a      	ldrb	r2, [r3, #0]
 80087f2:	183b      	adds	r3, r7, r0
 80087f4:	3201      	adds	r2, #1
 80087f6:	701a      	strb	r2, [r3, #0]
    
  if(charUuidType == UUID_TYPE_16){
 80087f8:	1d7b      	adds	r3, r7, #5
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d104      	bne.n	800880a <aci_gatt_add_char+0x7a>
    uuid_len = 2;
 8008800:	2347      	movs	r3, #71	; 0x47
 8008802:	18fb      	adds	r3, r7, r3
 8008804:	2202      	movs	r2, #2
 8008806:	701a      	strb	r2, [r3, #0]
 8008808:	e003      	b.n	8008812 <aci_gatt_add_char+0x82>
  }
  else {
    uuid_len = 16;
 800880a:	2347      	movs	r3, #71	; 0x47
 800880c:	18fb      	adds	r3, r7, r3
 800880e:	2210      	movs	r2, #16
 8008810:	701a      	strb	r2, [r3, #0]
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008812:	2446      	movs	r4, #70	; 0x46
 8008814:	193b      	adds	r3, r7, r4
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	250c      	movs	r5, #12
 800881a:	197a      	adds	r2, r7, r5
 800881c:	18d0      	adds	r0, r2, r3
 800881e:	2647      	movs	r6, #71	; 0x47
 8008820:	19bb      	adds	r3, r7, r6
 8008822:	781a      	ldrb	r2, [r3, #0]
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	0019      	movs	r1, r3
 8008828:	f001 f813 	bl	8009852 <memcpy>
  indx +=  uuid_len;
 800882c:	0020      	movs	r0, r4
 800882e:	183b      	adds	r3, r7, r0
 8008830:	1839      	adds	r1, r7, r0
 8008832:	19ba      	adds	r2, r7, r6
 8008834:	7809      	ldrb	r1, [r1, #0]
 8008836:	7812      	ldrb	r2, [r2, #0]
 8008838:	188a      	adds	r2, r1, r2
 800883a:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = charValueLen;
 800883c:	183b      	adds	r3, r7, r0
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	197a      	adds	r2, r7, r5
 8008842:	1d39      	adds	r1, r7, #4
 8008844:	7809      	ldrb	r1, [r1, #0]
 8008846:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008848:	183b      	adds	r3, r7, r0
 800884a:	781a      	ldrb	r2, [r3, #0]
 800884c:	0004      	movs	r4, r0
 800884e:	183b      	adds	r3, r7, r0
 8008850:	3201      	adds	r2, #1
 8008852:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = charProperties;
 8008854:	193b      	adds	r3, r7, r4
 8008856:	781a      	ldrb	r2, [r3, #0]
 8008858:	1979      	adds	r1, r7, r5
 800885a:	2358      	movs	r3, #88	; 0x58
 800885c:	2008      	movs	r0, #8
 800885e:	181b      	adds	r3, r3, r0
 8008860:	19db      	adds	r3, r3, r7
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	548b      	strb	r3, [r1, r2]
  indx++;
 8008866:	193b      	adds	r3, r7, r4
 8008868:	781a      	ldrb	r2, [r3, #0]
 800886a:	193b      	adds	r3, r7, r4
 800886c:	3201      	adds	r2, #1
 800886e:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = secPermissions;
 8008870:	193b      	adds	r3, r7, r4
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	197a      	adds	r2, r7, r5
 8008876:	215c      	movs	r1, #92	; 0x5c
 8008878:	1809      	adds	r1, r1, r0
 800887a:	19c9      	adds	r1, r1, r7
 800887c:	7809      	ldrb	r1, [r1, #0]
 800887e:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008880:	193b      	adds	r3, r7, r4
 8008882:	781a      	ldrb	r2, [r3, #0]
 8008884:	193b      	adds	r3, r7, r4
 8008886:	3201      	adds	r2, #1
 8008888:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = gattEvtMask;
 800888a:	193b      	adds	r3, r7, r4
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	197a      	adds	r2, r7, r5
 8008890:	2160      	movs	r1, #96	; 0x60
 8008892:	1809      	adds	r1, r1, r0
 8008894:	19c9      	adds	r1, r1, r7
 8008896:	7809      	ldrb	r1, [r1, #0]
 8008898:	54d1      	strb	r1, [r2, r3]
  indx++;
 800889a:	193b      	adds	r3, r7, r4
 800889c:	781a      	ldrb	r2, [r3, #0]
 800889e:	193b      	adds	r3, r7, r4
 80088a0:	3201      	adds	r2, #1
 80088a2:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = encryKeySize;
 80088a4:	193b      	adds	r3, r7, r4
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	197a      	adds	r2, r7, r5
 80088aa:	2164      	movs	r1, #100	; 0x64
 80088ac:	1809      	adds	r1, r1, r0
 80088ae:	19c9      	adds	r1, r1, r7
 80088b0:	7809      	ldrb	r1, [r1, #0]
 80088b2:	54d1      	strb	r1, [r2, r3]
  indx++;
 80088b4:	193b      	adds	r3, r7, r4
 80088b6:	781a      	ldrb	r2, [r3, #0]
 80088b8:	193b      	adds	r3, r7, r4
 80088ba:	3201      	adds	r2, #1
 80088bc:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = isVariable;
 80088be:	193b      	adds	r3, r7, r4
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	197a      	adds	r2, r7, r5
 80088c4:	2168      	movs	r1, #104	; 0x68
 80088c6:	1809      	adds	r1, r1, r0
 80088c8:	19c9      	adds	r1, r1, r7
 80088ca:	7809      	ldrb	r1, [r1, #0]
 80088cc:	54d1      	strb	r1, [r2, r3]
  indx++;
 80088ce:	193b      	adds	r3, r7, r4
 80088d0:	781a      	ldrb	r2, [r3, #0]
 80088d2:	193b      	adds	r3, r7, r4
 80088d4:	3201      	adds	r2, #1
 80088d6:	701a      	strb	r2, [r3, #0]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80088d8:	2328      	movs	r3, #40	; 0x28
 80088da:	18fb      	adds	r3, r7, r3
 80088dc:	2203      	movs	r2, #3
 80088de:	2100      	movs	r1, #0
 80088e0:	0018      	movs	r0, r3
 80088e2:	f000 ffbf 	bl	8009864 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80088e6:	262c      	movs	r6, #44	; 0x2c
 80088e8:	19bb      	adds	r3, r7, r6
 80088ea:	2218      	movs	r2, #24
 80088ec:	2100      	movs	r1, #0
 80088ee:	0018      	movs	r0, r3
 80088f0:	f000 ffb8 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80088f4:	0031      	movs	r1, r6
 80088f6:	187b      	adds	r3, r7, r1
 80088f8:	223f      	movs	r2, #63	; 0x3f
 80088fa:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GATT_ADD_CHAR;
 80088fc:	187b      	adds	r3, r7, r1
 80088fe:	2282      	movs	r2, #130	; 0x82
 8008900:	0052      	lsls	r2, r2, #1
 8008902:	805a      	strh	r2, [r3, #2]
  rq.cparam = (void *)buffer;
 8008904:	187b      	adds	r3, r7, r1
 8008906:	197a      	adds	r2, r7, r5
 8008908:	609a      	str	r2, [r3, #8]
  rq.clen = indx;
 800890a:	193b      	adds	r3, r7, r4
 800890c:	781a      	ldrb	r2, [r3, #0]
 800890e:	187b      	adds	r3, r7, r1
 8008910:	60da      	str	r2, [r3, #12]
  rq.rparam = &resp;
 8008912:	187b      	adds	r3, r7, r1
 8008914:	2228      	movs	r2, #40	; 0x28
 8008916:	18ba      	adds	r2, r7, r2
 8008918:	611a      	str	r2, [r3, #16]
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800891a:	187b      	adds	r3, r7, r1
 800891c:	2203      	movs	r2, #3
 800891e:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 8008920:	187b      	adds	r3, r7, r1
 8008922:	2100      	movs	r1, #0
 8008924:	0018      	movs	r0, r3
 8008926:	f000 fab1 	bl	8008e8c <hci_send_req>
 800892a:	1e03      	subs	r3, r0, #0
 800892c:	da01      	bge.n	8008932 <aci_gatt_add_char+0x1a2>
    return BLE_STATUS_TIMEOUT;
 800892e:	23ff      	movs	r3, #255	; 0xff
 8008930:	e010      	b.n	8008954 <aci_gatt_add_char+0x1c4>

  if (resp.status) {
 8008932:	2228      	movs	r2, #40	; 0x28
 8008934:	18bb      	adds	r3, r7, r2
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d002      	beq.n	8008942 <aci_gatt_add_char+0x1b2>
    return resp.status;
 800893c:	18bb      	adds	r3, r7, r2
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	e008      	b.n	8008954 <aci_gatt_add_char+0x1c4>
  }
    
  *charHandle = btohs(resp.handle);
 8008942:	2328      	movs	r3, #40	; 0x28
 8008944:	18fb      	adds	r3, r7, r3
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	021b      	lsls	r3, r3, #8
 800894a:	0c1b      	lsrs	r3, r3, #16
 800894c:	b29a      	uxth	r2, r3
 800894e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008950:	801a      	strh	r2, [r3, #0]

  return 0;
 8008952:	2300      	movs	r3, #0
}
 8008954:	0018      	movs	r0, r3
 8008956:	46bd      	mov	sp, r7
 8008958:	b013      	add	sp, #76	; 0x4c
 800895a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800895c <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800895c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800895e:	b0ab      	sub	sp, #172	; 0xac
 8008960:	af00      	add	r7, sp, #0
 8008962:	0005      	movs	r5, r0
 8008964:	000c      	movs	r4, r1
 8008966:	0010      	movs	r0, r2
 8008968:	0019      	movs	r1, r3
 800896a:	1dbb      	adds	r3, r7, #6
 800896c:	1c2a      	adds	r2, r5, #0
 800896e:	801a      	strh	r2, [r3, #0]
 8008970:	1d3b      	adds	r3, r7, #4
 8008972:	1c22      	adds	r2, r4, #0
 8008974:	801a      	strh	r2, [r3, #0]
 8008976:	1cfb      	adds	r3, r7, #3
 8008978:	1c02      	adds	r2, r0, #0
 800897a:	701a      	strb	r2, [r3, #0]
 800897c:	1cbb      	adds	r3, r7, #2
 800897e:	1c0a      	adds	r2, r1, #0
 8008980:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008982:	23a7      	movs	r3, #167	; 0xa7
 8008984:	18fb      	adds	r3, r7, r3
 8008986:	2200      	movs	r2, #0
 8008988:	701a      	strb	r2, [r3, #0]
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800898a:	1cbb      	adds	r3, r7, #2
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	2b7a      	cmp	r3, #122	; 0x7a
 8008990:	d901      	bls.n	8008996 <aci_gatt_update_char_value+0x3a>
    return BLE_STATUS_INVALID_PARAMS;
 8008992:	2342      	movs	r3, #66	; 0x42
 8008994:	e082      	b.n	8008a9c <aci_gatt_update_char_value+0x140>

  servHandle = htobs(servHandle);
 8008996:	1dbb      	adds	r3, r7, #6
 8008998:	881a      	ldrh	r2, [r3, #0]
 800899a:	1dbb      	adds	r3, r7, #6
 800899c:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800899e:	24a7      	movs	r4, #167	; 0xa7
 80089a0:	193b      	adds	r3, r7, r4
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	2508      	movs	r5, #8
 80089a6:	197a      	adds	r2, r7, r5
 80089a8:	18d3      	adds	r3, r2, r3
 80089aa:	1db9      	adds	r1, r7, #6
 80089ac:	2202      	movs	r2, #2
 80089ae:	0018      	movs	r0, r3
 80089b0:	f000 ff4f 	bl	8009852 <memcpy>
  indx += 2;
 80089b4:	0021      	movs	r1, r4
 80089b6:	187b      	adds	r3, r7, r1
 80089b8:	187a      	adds	r2, r7, r1
 80089ba:	7812      	ldrb	r2, [r2, #0]
 80089bc:	3202      	adds	r2, #2
 80089be:	701a      	strb	r2, [r3, #0]
    
  charHandle = htobs(charHandle);
 80089c0:	1d3b      	adds	r3, r7, #4
 80089c2:	881a      	ldrh	r2, [r3, #0]
 80089c4:	1d3b      	adds	r3, r7, #4
 80089c6:	801a      	strh	r2, [r3, #0]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 80089c8:	000c      	movs	r4, r1
 80089ca:	187b      	adds	r3, r7, r1
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	002e      	movs	r6, r5
 80089d0:	19ba      	adds	r2, r7, r6
 80089d2:	18d3      	adds	r3, r2, r3
 80089d4:	1d39      	adds	r1, r7, #4
 80089d6:	2202      	movs	r2, #2
 80089d8:	0018      	movs	r0, r3
 80089da:	f000 ff3a 	bl	8009852 <memcpy>
  indx += 2;
 80089de:	193b      	adds	r3, r7, r4
 80089e0:	193a      	adds	r2, r7, r4
 80089e2:	7812      	ldrb	r2, [r2, #0]
 80089e4:	3202      	adds	r2, #2
 80089e6:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = charValOffset;
 80089e8:	193b      	adds	r3, r7, r4
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	19ba      	adds	r2, r7, r6
 80089ee:	1cf9      	adds	r1, r7, #3
 80089f0:	7809      	ldrb	r1, [r1, #0]
 80089f2:	54d1      	strb	r1, [r2, r3]
  indx++;
 80089f4:	193b      	adds	r3, r7, r4
 80089f6:	781a      	ldrb	r2, [r3, #0]
 80089f8:	193b      	adds	r3, r7, r4
 80089fa:	3201      	adds	r2, #1
 80089fc:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = charValueLen;
 80089fe:	193b      	adds	r3, r7, r4
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	19ba      	adds	r2, r7, r6
 8008a04:	1cb9      	adds	r1, r7, #2
 8008a06:	7809      	ldrb	r1, [r1, #0]
 8008a08:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008a0a:	193b      	adds	r3, r7, r4
 8008a0c:	781a      	ldrb	r2, [r3, #0]
 8008a0e:	193b      	adds	r3, r7, r4
 8008a10:	3201      	adds	r2, #1
 8008a12:	701a      	strb	r2, [r3, #0]
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8008a14:	193b      	adds	r3, r7, r4
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	19ba      	adds	r2, r7, r6
 8008a1a:	18d0      	adds	r0, r2, r3
 8008a1c:	1cbb      	adds	r3, r7, #2
 8008a1e:	781a      	ldrb	r2, [r3, #0]
 8008a20:	23b8      	movs	r3, #184	; 0xb8
 8008a22:	2108      	movs	r1, #8
 8008a24:	185b      	adds	r3, r3, r1
 8008a26:	19db      	adds	r3, r3, r7
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	0019      	movs	r1, r3
 8008a2c:	f000 ff11 	bl	8009852 <memcpy>
  indx +=  charValueLen;
 8008a30:	193b      	adds	r3, r7, r4
 8008a32:	1939      	adds	r1, r7, r4
 8008a34:	1cba      	adds	r2, r7, #2
 8008a36:	7809      	ldrb	r1, [r1, #0]
 8008a38:	7812      	ldrb	r2, [r2, #0]
 8008a3a:	188a      	adds	r2, r1, r2
 8008a3c:	701a      	strb	r2, [r3, #0]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008a3e:	258c      	movs	r5, #140	; 0x8c
 8008a40:	197b      	adds	r3, r7, r5
 8008a42:	2218      	movs	r2, #24
 8008a44:	2100      	movs	r1, #0
 8008a46:	0018      	movs	r0, r3
 8008a48:	f000 ff0c 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008a4c:	0029      	movs	r1, r5
 8008a4e:	187b      	adds	r3, r7, r1
 8008a50:	223f      	movs	r2, #63	; 0x3f
 8008a52:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8008a54:	187b      	adds	r3, r7, r1
 8008a56:	2283      	movs	r2, #131	; 0x83
 8008a58:	0052      	lsls	r2, r2, #1
 8008a5a:	805a      	strh	r2, [r3, #2]
  rq.cparam = (void *)buffer;
 8008a5c:	187b      	adds	r3, r7, r1
 8008a5e:	19ba      	adds	r2, r7, r6
 8008a60:	609a      	str	r2, [r3, #8]
  rq.clen = indx;
 8008a62:	193b      	adds	r3, r7, r4
 8008a64:	781a      	ldrb	r2, [r3, #0]
 8008a66:	187b      	adds	r3, r7, r1
 8008a68:	60da      	str	r2, [r3, #12]
  rq.rparam = &status;
 8008a6a:	187b      	adds	r3, r7, r1
 8008a6c:	228b      	movs	r2, #139	; 0x8b
 8008a6e:	18ba      	adds	r2, r7, r2
 8008a70:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 8008a72:	187b      	adds	r3, r7, r1
 8008a74:	2201      	movs	r2, #1
 8008a76:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 8008a78:	187b      	adds	r3, r7, r1
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	f000 fa05 	bl	8008e8c <hci_send_req>
 8008a82:	1e03      	subs	r3, r0, #0
 8008a84:	da01      	bge.n	8008a8a <aci_gatt_update_char_value+0x12e>
    return BLE_STATUS_TIMEOUT;
 8008a86:	23ff      	movs	r3, #255	; 0xff
 8008a88:	e008      	b.n	8008a9c <aci_gatt_update_char_value+0x140>

  if (status) {
 8008a8a:	228b      	movs	r2, #139	; 0x8b
 8008a8c:	18bb      	adds	r3, r7, r2
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d002      	beq.n	8008a9a <aci_gatt_update_char_value+0x13e>
    return status;
 8008a94:	18bb      	adds	r3, r7, r2
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	e000      	b.n	8008a9c <aci_gatt_update_char_value+0x140>
  }

  return 0;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	b02b      	add	sp, #172	; 0xac
 8008aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008aa4 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8008aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aa6:	b0ab      	sub	sp, #172	; 0xac
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	603a      	str	r2, [r7, #0]
 8008aac:	1dfb      	adds	r3, r7, #7
 8008aae:	1c02      	adds	r2, r0, #0
 8008ab0:	701a      	strb	r2, [r3, #0]
 8008ab2:	1dbb      	adds	r3, r7, #6
 8008ab4:	1c0a      	adds	r2, r1, #0
 8008ab6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008ab8:	23a7      	movs	r3, #167	; 0xa7
 8008aba:	18fb      	adds	r3, r7, r3
 8008abc:	2200      	movs	r2, #0
 8008abe:	701a      	strb	r2, [r3, #0]
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8008ac0:	1dbb      	adds	r3, r7, #6
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	2b7e      	cmp	r3, #126	; 0x7e
 8008ac6:	d901      	bls.n	8008acc <aci_hal_write_config_data+0x28>
    return BLE_STATUS_INVALID_PARAMS;
 8008ac8:	2342      	movs	r3, #66	; 0x42
 8008aca:	e050      	b.n	8008b6e <aci_hal_write_config_data+0xca>

  buffer[indx] = offset;
 8008acc:	24a7      	movs	r4, #167	; 0xa7
 8008ace:	193b      	adds	r3, r7, r4
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	2608      	movs	r6, #8
 8008ad4:	19ba      	adds	r2, r7, r6
 8008ad6:	1df9      	adds	r1, r7, #7
 8008ad8:	7809      	ldrb	r1, [r1, #0]
 8008ada:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008adc:	193b      	adds	r3, r7, r4
 8008ade:	781a      	ldrb	r2, [r3, #0]
 8008ae0:	193b      	adds	r3, r7, r4
 8008ae2:	3201      	adds	r2, #1
 8008ae4:	701a      	strb	r2, [r3, #0]
    
  buffer[indx] = len;
 8008ae6:	193b      	adds	r3, r7, r4
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	19ba      	adds	r2, r7, r6
 8008aec:	1db9      	adds	r1, r7, #6
 8008aee:	7809      	ldrb	r1, [r1, #0]
 8008af0:	54d1      	strb	r1, [r2, r3]
  indx++;
 8008af2:	193b      	adds	r3, r7, r4
 8008af4:	781a      	ldrb	r2, [r3, #0]
 8008af6:	193b      	adds	r3, r7, r4
 8008af8:	3201      	adds	r2, #1
 8008afa:	701a      	strb	r2, [r3, #0]
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8008afc:	193b      	adds	r3, r7, r4
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	19ba      	adds	r2, r7, r6
 8008b02:	18d0      	adds	r0, r2, r3
 8008b04:	1dbb      	adds	r3, r7, #6
 8008b06:	781a      	ldrb	r2, [r3, #0]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	0019      	movs	r1, r3
 8008b0c:	f000 fea1 	bl	8009852 <memcpy>
  indx +=  len;
 8008b10:	193b      	adds	r3, r7, r4
 8008b12:	1939      	adds	r1, r7, r4
 8008b14:	1dba      	adds	r2, r7, #6
 8008b16:	7809      	ldrb	r1, [r1, #0]
 8008b18:	7812      	ldrb	r2, [r2, #0]
 8008b1a:	188a      	adds	r2, r1, r2
 8008b1c:	701a      	strb	r2, [r3, #0]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b1e:	258c      	movs	r5, #140	; 0x8c
 8008b20:	197b      	adds	r3, r7, r5
 8008b22:	2218      	movs	r2, #24
 8008b24:	2100      	movs	r1, #0
 8008b26:	0018      	movs	r0, r3
 8008b28:	f000 fe9c 	bl	8009864 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008b2c:	0029      	movs	r1, r5
 8008b2e:	187b      	adds	r3, r7, r1
 8008b30:	223f      	movs	r2, #63	; 0x3f
 8008b32:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8008b34:	187b      	adds	r3, r7, r1
 8008b36:	220c      	movs	r2, #12
 8008b38:	805a      	strh	r2, [r3, #2]
  rq.cparam = (void *)buffer;
 8008b3a:	187b      	adds	r3, r7, r1
 8008b3c:	19ba      	adds	r2, r7, r6
 8008b3e:	609a      	str	r2, [r3, #8]
  rq.clen = indx;
 8008b40:	193b      	adds	r3, r7, r4
 8008b42:	781a      	ldrb	r2, [r3, #0]
 8008b44:	187b      	adds	r3, r7, r1
 8008b46:	60da      	str	r2, [r3, #12]
  rq.rparam = &status;
 8008b48:	187b      	adds	r3, r7, r1
 8008b4a:	228b      	movs	r2, #139	; 0x8b
 8008b4c:	18ba      	adds	r2, r7, r2
 8008b4e:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 8008b50:	187b      	adds	r3, r7, r1
 8008b52:	2201      	movs	r2, #1
 8008b54:	615a      	str	r2, [r3, #20]

  if (hci_send_req(&rq, FALSE) < 0)
 8008b56:	187b      	adds	r3, r7, r1
 8008b58:	2100      	movs	r1, #0
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	f000 f996 	bl	8008e8c <hci_send_req>
 8008b60:	1e03      	subs	r3, r0, #0
 8008b62:	da01      	bge.n	8008b68 <aci_hal_write_config_data+0xc4>
    return BLE_STATUS_TIMEOUT;
 8008b64:	23ff      	movs	r3, #255	; 0xff
 8008b66:	e002      	b.n	8008b6e <aci_hal_write_config_data+0xca>

  return status;
 8008b68:	238b      	movs	r3, #139	; 0x8b
 8008b6a:	18fb      	adds	r3, r7, r3
 8008b6c:	781b      	ldrb	r3, [r3, #0]
}
 8008b6e:	0018      	movs	r0, r3
 8008b70:	46bd      	mov	sp, r7
 8008b72:	b02b      	add	sp, #172	; 0xac
 8008b74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b76 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8008b76:	b590      	push	{r4, r7, lr}
 8008b78:	b089      	sub	sp, #36	; 0x24
 8008b7a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b7c:	2408      	movs	r4, #8
 8008b7e:	193b      	adds	r3, r7, r4
 8008b80:	2218      	movs	r2, #24
 8008b82:	2100      	movs	r1, #0
 8008b84:	0018      	movs	r0, r3
 8008b86:	f000 fe6d 	bl	8009864 <memset>
  rq.ogf = OGF_HOST_CTL;
 8008b8a:	0021      	movs	r1, r4
 8008b8c:	187b      	adds	r3, r7, r1
 8008b8e:	2203      	movs	r2, #3
 8008b90:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_RESET;
 8008b92:	187b      	adds	r3, r7, r1
 8008b94:	2203      	movs	r2, #3
 8008b96:	805a      	strh	r2, [r3, #2]
  rq.rparam = &status;
 8008b98:	187b      	adds	r3, r7, r1
 8008b9a:	1dfa      	adds	r2, r7, #7
 8008b9c:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 8008b9e:	187b      	adds	r3, r7, r1
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	615a      	str	r2, [r3, #20]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008ba4:	187b      	adds	r3, r7, r1
 8008ba6:	2100      	movs	r1, #0
 8008ba8:	0018      	movs	r0, r3
 8008baa:	f000 f96f 	bl	8008e8c <hci_send_req>
 8008bae:	1e03      	subs	r3, r0, #0
 8008bb0:	da01      	bge.n	8008bb6 <hci_reset+0x40>
    return BLE_STATUS_TIMEOUT;
 8008bb2:	23ff      	movs	r3, #255	; 0xff
 8008bb4:	e001      	b.n	8008bba <hci_reset+0x44>
  
  return status;  
 8008bb6:	1dfb      	adds	r3, r7, #7
 8008bb8:	781b      	ldrb	r3, [r3, #0]
}
 8008bba:	0018      	movs	r0, r3
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	b009      	add	sp, #36	; 0x24
 8008bc0:	bd90      	pop	{r4, r7, pc}

08008bc2 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8008bc2:	b5b0      	push	{r4, r5, r7, lr}
 8008bc4:	b092      	sub	sp, #72	; 0x48
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	0002      	movs	r2, r0
 8008bca:	6039      	str	r1, [r7, #0]
 8008bcc:	1dfb      	adds	r3, r7, #7
 8008bce:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8008bd0:	2410      	movs	r4, #16
 8008bd2:	193b      	adds	r3, r7, r4
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	0018      	movs	r0, r3
 8008bda:	f000 fe43 	bl	8009864 <memset>
  scan_resp_cp.length = length;
 8008bde:	193b      	adds	r3, r7, r4
 8008be0:	1dfa      	adds	r2, r7, #7
 8008be2:	7812      	ldrb	r2, [r2, #0]
 8008be4:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8008be6:	1dfb      	adds	r3, r7, #7
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	2a1f      	cmp	r2, #31
 8008bee:	d900      	bls.n	8008bf2 <hci_le_set_scan_resp_data+0x30>
 8008bf0:	231f      	movs	r3, #31
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	001a      	movs	r2, r3
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	2510      	movs	r5, #16
 8008bfa:	197b      	adds	r3, r7, r5
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	0018      	movs	r0, r3
 8008c00:	f000 fe27 	bl	8009852 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c04:	2430      	movs	r4, #48	; 0x30
 8008c06:	193b      	adds	r3, r7, r4
 8008c08:	2218      	movs	r2, #24
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	f000 fe29 	bl	8009864 <memset>
  rq.ogf = OGF_LE_CTL;
 8008c12:	0021      	movs	r1, r4
 8008c14:	187b      	adds	r3, r7, r1
 8008c16:	2208      	movs	r2, #8
 8008c18:	801a      	strh	r2, [r3, #0]
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8008c1a:	187b      	adds	r3, r7, r1
 8008c1c:	2209      	movs	r2, #9
 8008c1e:	805a      	strh	r2, [r3, #2]
  rq.cparam = &scan_resp_cp;
 8008c20:	187b      	adds	r3, r7, r1
 8008c22:	197a      	adds	r2, r7, r5
 8008c24:	609a      	str	r2, [r3, #8]
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8008c26:	187b      	adds	r3, r7, r1
 8008c28:	2220      	movs	r2, #32
 8008c2a:	60da      	str	r2, [r3, #12]
  rq.rparam = &status;
 8008c2c:	187b      	adds	r3, r7, r1
 8008c2e:	220f      	movs	r2, #15
 8008c30:	18ba      	adds	r2, r7, r2
 8008c32:	611a      	str	r2, [r3, #16]
  rq.rlen = 1;
 8008c34:	187b      	adds	r3, r7, r1
 8008c36:	2201      	movs	r2, #1
 8008c38:	615a      	str	r2, [r3, #20]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008c3a:	187b      	adds	r3, r7, r1
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	0018      	movs	r0, r3
 8008c40:	f000 f924 	bl	8008e8c <hci_send_req>
 8008c44:	1e03      	subs	r3, r0, #0
 8008c46:	da01      	bge.n	8008c4c <hci_le_set_scan_resp_data+0x8a>
    return BLE_STATUS_TIMEOUT;
 8008c48:	23ff      	movs	r3, #255	; 0xff
 8008c4a:	e002      	b.n	8008c52 <hci_le_set_scan_resp_data+0x90>
  
  return status;
 8008c4c:	230f      	movs	r3, #15
 8008c4e:	18fb      	adds	r3, r7, r3
 8008c50:	781b      	ldrb	r3, [r3, #0]
}
 8008c52:	0018      	movs	r0, r3
 8008c54:	46bd      	mov	sp, r7
 8008c56:	b012      	add	sp, #72	; 0x48
 8008c58:	bdb0      	pop	{r4, r5, r7, pc}

08008c5a <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b084      	sub	sp, #16
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	3308      	adds	r3, #8
 8008c66:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	2b04      	cmp	r3, #4
 8008c6e:	d001      	beq.n	8008c74 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8008c70:	2301      	movs	r3, #1
 8008c72:	e00c      	b.n	8008c8e <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3302      	adds	r3, #2
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	0019      	movs	r1, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2288      	movs	r2, #136	; 0x88
 8008c80:	5c9b      	ldrb	r3, [r3, r2]
 8008c82:	3b03      	subs	r3, #3
 8008c84:	4299      	cmp	r1, r3
 8008c86:	d001      	beq.n	8008c8c <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8008c88:	2302      	movs	r3, #2
 8008c8a:	e000      	b.n	8008c8e <verify_packet+0x34>
  
  return 0;      
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	0018      	movs	r0, r3
 8008c90:	46bd      	mov	sp, r7
 8008c92:	b004      	add	sp, #16
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8008c98:	b5b0      	push	{r4, r5, r7, lr}
 8008c9a:	b0a6      	sub	sp, #152	; 0x98
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	0004      	movs	r4, r0
 8008ca0:	0008      	movs	r0, r1
 8008ca2:	0011      	movs	r1, r2
 8008ca4:	607b      	str	r3, [r7, #4]
 8008ca6:	250e      	movs	r5, #14
 8008ca8:	197b      	adds	r3, r7, r5
 8008caa:	1c22      	adds	r2, r4, #0
 8008cac:	801a      	strh	r2, [r3, #0]
 8008cae:	240c      	movs	r4, #12
 8008cb0:	193b      	adds	r3, r7, r4
 8008cb2:	1c02      	adds	r2, r0, #0
 8008cb4:	801a      	strh	r2, [r3, #0]
 8008cb6:	200b      	movs	r0, #11
 8008cb8:	183b      	adds	r3, r7, r0
 8008cba:	1c0a      	adds	r2, r1, #0
 8008cbc:	701a      	strb	r2, [r3, #0]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008cbe:	193b      	adds	r3, r7, r4
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	5e9b      	ldrsh	r3, [r3, r2]
 8008cc4:	059b      	lsls	r3, r3, #22
 8008cc6:	0d9b      	lsrs	r3, r3, #22
 8008cc8:	b21a      	sxth	r2, r3
 8008cca:	197b      	adds	r3, r7, r5
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	029b      	lsls	r3, r3, #10
 8008cd0:	b21b      	sxth	r3, r3
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	b21b      	sxth	r3, r3
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	2114      	movs	r1, #20
 8008cda:	187b      	adds	r3, r7, r1
 8008cdc:	801a      	strh	r2, [r3, #0]
  hc.plen = plen;
 8008cde:	187b      	adds	r3, r7, r1
 8008ce0:	0004      	movs	r4, r0
 8008ce2:	183a      	adds	r2, r7, r0
 8008ce4:	7812      	ldrb	r2, [r2, #0]
 8008ce6:	709a      	strb	r2, [r3, #2]

  payload[0] = HCI_COMMAND_PKT;
 8008ce8:	2518      	movs	r5, #24
 8008cea:	197b      	adds	r3, r7, r5
 8008cec:	2201      	movs	r2, #1
 8008cee:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008cf0:	197b      	adds	r3, r7, r5
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	187a      	adds	r2, r7, r1
 8008cf6:	0018      	movs	r0, r3
 8008cf8:	0011      	movs	r1, r2
 8008cfa:	2303      	movs	r3, #3
 8008cfc:	001a      	movs	r2, r3
 8008cfe:	f000 fda8 	bl	8009852 <memcpy>
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8008d02:	197b      	adds	r3, r7, r5
 8008d04:	3304      	adds	r3, #4
 8008d06:	193a      	adds	r2, r7, r4
 8008d08:	7812      	ldrb	r2, [r2, #0]
 8008d0a:	6879      	ldr	r1, [r7, #4]
 8008d0c:	0018      	movs	r0, r3
 8008d0e:	f000 fda0 	bl	8009852 <memcpy>
  
  if (hciContext.io.Send)
 8008d12:	4b09      	ldr	r3, [pc, #36]	; (8008d38 <send_cmd+0xa0>)
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d009      	beq.n	8008d2e <send_cmd+0x96>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8008d1a:	4b07      	ldr	r3, [pc, #28]	; (8008d38 <send_cmd+0xa0>)
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	193a      	adds	r2, r7, r4
 8008d20:	7812      	ldrb	r2, [r2, #0]
 8008d22:	b292      	uxth	r2, r2
 8008d24:	3204      	adds	r2, #4
 8008d26:	b291      	uxth	r1, r2
 8008d28:	197a      	adds	r2, r7, r5
 8008d2a:	0010      	movs	r0, r2
 8008d2c:	4798      	blx	r3
  }
}
 8008d2e:	46c0      	nop			; (mov r8, r8)
 8008d30:	46bd      	mov	sp, r7
 8008d32:	b026      	add	sp, #152	; 0x98
 8008d34:	bdb0      	pop	{r4, r5, r7, pc}
 8008d36:	46c0      	nop			; (mov r8, r8)
 8008d38:	200007f4 	.word	0x200007f4

08008d3c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8008d46:	e00c      	b.n	8008d62 <move_list+0x26>
  {
    list_remove_tail(src_list, &tmp_node);
 8008d48:	230c      	movs	r3, #12
 8008d4a:	18fa      	adds	r2, r7, r3
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	0011      	movs	r1, r2
 8008d50:	0018      	movs	r0, r3
 8008d52:	f000 fb13 	bl	800937c <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	0011      	movs	r1, r2
 8008d5c:	0018      	movs	r0, r3
 8008d5e:	f000 fa7f 	bl	8009260 <list_insert_head>
  while (!list_is_empty(src_list))
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	0018      	movs	r0, r3
 8008d66:	f000 fa55 	bl	8009214 <list_is_empty>
 8008d6a:	1e03      	subs	r3, r0, #0
 8008d6c:	d0ec      	beq.n	8008d48 <move_list+0xc>
  }
}
 8008d6e:	46c0      	nop			; (mov r8, r8)
 8008d70:	46c0      	nop			; (mov r8, r8)
 8008d72:	46bd      	mov	sp, r7
 8008d74:	b004      	add	sp, #16
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008d7e:	e00b      	b.n	8008d98 <free_event_list+0x20>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8008d80:	1d3a      	adds	r2, r7, #4
 8008d82:	4b0b      	ldr	r3, [pc, #44]	; (8008db0 <free_event_list+0x38>)
 8008d84:	0011      	movs	r1, r2
 8008d86:	0018      	movs	r0, r3
 8008d88:	f000 fad1 	bl	800932e <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <free_event_list+0x3c>)
 8008d90:	0011      	movs	r1, r2
 8008d92:	0018      	movs	r0, r3
 8008d94:	f000 fa88 	bl	80092a8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008d98:	4b06      	ldr	r3, [pc, #24]	; (8008db4 <free_event_list+0x3c>)
 8008d9a:	0018      	movs	r0, r3
 8008d9c:	f000 fb15 	bl	80093ca <list_get_size>
 8008da0:	0003      	movs	r3, r0
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	ddec      	ble.n	8008d80 <free_event_list+0x8>
  }
}
 8008da6:	46c0      	nop			; (mov r8, r8)
 8008da8:	46c0      	nop			; (mov r8, r8)
 8008daa:	46bd      	mov	sp, r7
 8008dac:	b002      	add	sp, #8
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20000530 	.word	0x20000530
 8008db4:	20000528 	.word	0x20000528

08008db8 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8008dc8:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <hci_init+0x88>)
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	61da      	str	r2, [r3, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8008dce:	4b1d      	ldr	r3, [pc, #116]	; (8008e44 <hci_init+0x8c>)
 8008dd0:	0018      	movs	r0, r3
 8008dd2:	f000 fa11 	bl	80091f8 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8008dd6:	4b1c      	ldr	r3, [pc, #112]	; (8008e48 <hci_init+0x90>)
 8008dd8:	0018      	movs	r0, r3
 8008dda:	f000 fa0d 	bl	80091f8 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8008dde:	f7f9 fc5b 	bl	8002698 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008de2:	230f      	movs	r3, #15
 8008de4:	18fb      	adds	r3, r7, r3
 8008de6:	2200      	movs	r2, #0
 8008de8:	701a      	strb	r2, [r3, #0]
 8008dea:	e010      	b.n	8008e0e <hci_init+0x56>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8008dec:	240f      	movs	r4, #15
 8008dee:	193b      	adds	r3, r7, r4
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	228c      	movs	r2, #140	; 0x8c
 8008df4:	435a      	muls	r2, r3
 8008df6:	4b15      	ldr	r3, [pc, #84]	; (8008e4c <hci_init+0x94>)
 8008df8:	18d2      	adds	r2, r2, r3
 8008dfa:	4b12      	ldr	r3, [pc, #72]	; (8008e44 <hci_init+0x8c>)
 8008dfc:	0011      	movs	r1, r2
 8008dfe:	0018      	movs	r0, r3
 8008e00:	f000 fa52 	bl	80092a8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008e04:	193b      	adds	r3, r7, r4
 8008e06:	781a      	ldrb	r2, [r3, #0]
 8008e08:	193b      	adds	r3, r7, r4
 8008e0a:	3201      	adds	r2, #1
 8008e0c:	701a      	strb	r2, [r3, #0]
 8008e0e:	230f      	movs	r3, #15
 8008e10:	18fb      	adds	r3, r7, r3
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d9e9      	bls.n	8008dec <hci_init+0x34>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8008e18:	4b09      	ldr	r3, [pc, #36]	; (8008e40 <hci_init+0x88>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d003      	beq.n	8008e28 <hci_init+0x70>
 8008e20:	4b07      	ldr	r3, [pc, #28]	; (8008e40 <hci_init+0x88>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2000      	movs	r0, #0
 8008e26:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008e28:	4b05      	ldr	r3, [pc, #20]	; (8008e40 <hci_init+0x88>)
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <hci_init+0x7e>
 8008e30:	4b03      	ldr	r3, [pc, #12]	; (8008e40 <hci_init+0x88>)
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	4798      	blx	r3
}
 8008e36:	46c0      	nop			; (mov r8, r8)
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	b005      	add	sp, #20
 8008e3c:	bd90      	pop	{r4, r7, pc}
 8008e3e:	46c0      	nop			; (mov r8, r8)
 8008e40:	200007f4 	.word	0x200007f4
 8008e44:	20000528 	.word	0x20000528
 8008e48:	20000530 	.word	0x20000530
 8008e4c:	20000538 	.word	0x20000538

08008e50 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	4b0a      	ldr	r3, [pc, #40]	; (8008e88 <hci_register_io_bus+0x38>)
 8008e5e:	601a      	str	r2, [r3, #0]
  hciContext.io.Receive = fops->Receive;  
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	4b08      	ldr	r3, [pc, #32]	; (8008e88 <hci_register_io_bus+0x38>)
 8008e66:	60da      	str	r2, [r3, #12]
  hciContext.io.Send    = fops->Send;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	691a      	ldr	r2, [r3, #16]
 8008e6c:	4b06      	ldr	r3, [pc, #24]	; (8008e88 <hci_register_io_bus+0x38>)
 8008e6e:	611a      	str	r2, [r3, #16]
  hciContext.io.GetTick = fops->GetTick;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	699a      	ldr	r2, [r3, #24]
 8008e74:	4b04      	ldr	r3, [pc, #16]	; (8008e88 <hci_register_io_bus+0x38>)
 8008e76:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689a      	ldr	r2, [r3, #8]
 8008e7c:	4b02      	ldr	r3, [pc, #8]	; (8008e88 <hci_register_io_bus+0x38>)
 8008e7e:	609a      	str	r2, [r3, #8]
}
 8008e80:	46c0      	nop			; (mov r8, r8)
 8008e82:	46bd      	mov	sp, r7
 8008e84:	b002      	add	sp, #8
 8008e86:	bd80      	pop	{r7, pc}
 8008e88:	200007f4 	.word	0x200007f4

08008e8c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b08e      	sub	sp, #56	; 0x38
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	000a      	movs	r2, r1
 8008e96:	1cfb      	adds	r3, r7, #3
 8008e98:	701a      	strb	r2, [r3, #0]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	885b      	ldrh	r3, [r3, #2]
 8008e9e:	b21b      	sxth	r3, r3
 8008ea0:	059b      	lsls	r3, r3, #22
 8008ea2:	0d9b      	lsrs	r3, r3, #22
 8008ea4:	b21a      	sxth	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	881b      	ldrh	r3, [r3, #0]
 8008eaa:	029b      	lsls	r3, r3, #10
 8008eac:	b21b      	sxth	r3, r3
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	b21a      	sxth	r2, r3
 8008eb2:	2336      	movs	r3, #54	; 0x36
 8008eb4:	18fb      	adds	r3, r7, r3
 8008eb6:	801a      	strh	r2, [r3, #0]
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8008ebc:	2308      	movs	r3, #8
 8008ebe:	18fb      	adds	r3, r7, r3
 8008ec0:	0018      	movs	r0, r3
 8008ec2:	f000 f999 	bl	80091f8 <list_init_head>

  free_event_list();
 8008ec6:	f7ff ff57 	bl	8008d78 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	8818      	ldrh	r0, [r3, #0]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	8859      	ldrh	r1, [r3, #2]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	b2da      	uxtb	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	f7ff fedc 	bl	8008c98 <send_cmd>
  
  if (async)
 8008ee0:	1cfb      	adds	r3, r7, #3
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d001      	beq.n	8008eec <hci_send_req+0x60>
  {
    return 0;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	e0f8      	b.n	80090de <hci_send_req+0x252>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8008eec:	f7fb fcb8 	bl	8004860 <HAL_GetTick>
 8008ef0:	0003      	movs	r3, r0
 8008ef2:	633b      	str	r3, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008ef4:	f7fb fcb4 	bl	8004860 <HAL_GetTick>
 8008ef8:	0002      	movs	r2, r0
 8008efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efc:	1ad2      	subs	r2, r2, r3
 8008efe:	23fa      	movs	r3, #250	; 0xfa
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d900      	bls.n	8008f08 <hci_send_req+0x7c>
 8008f06:	e0c2      	b.n	800908e <hci_send_req+0x202>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8008f08:	4b77      	ldr	r3, [pc, #476]	; (80090e8 <hci_send_req+0x25c>)
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	f000 f982 	bl	8009214 <list_is_empty>
 8008f10:	1e03      	subs	r3, r0, #0
 8008f12:	d000      	beq.n	8008f16 <hci_send_req+0x8a>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008f14:	e7ee      	b.n	8008ef4 <hci_send_req+0x68>
      {
        break;
 8008f16:	46c0      	nop			; (mov r8, r8)
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8008f18:	2310      	movs	r3, #16
 8008f1a:	18fa      	adds	r2, r7, r3
 8008f1c:	4b72      	ldr	r3, [pc, #456]	; (80090e8 <hci_send_req+0x25c>)
 8008f1e:	0011      	movs	r1, r2
 8008f20:	0018      	movs	r0, r3
 8008f22:	f000 fa04 	bl	800932e <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	3308      	adds	r3, #8
 8008f2a:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8008f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	2b04      	cmp	r3, #4
 8008f32:	d000      	beq.n	8008f36 <hci_send_req+0xaa>
 8008f34:	e085      	b.n	8009042 <hci_send_req+0x1b6>
    {
      event_pckt = (void *)(hci_hdr->data);
 8008f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f38:	3301      	adds	r3, #1
 8008f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	3308      	adds	r3, #8
 8008f40:	3303      	adds	r3, #3
 8008f42:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	2288      	movs	r2, #136	; 0x88
 8008f48:	5c9b      	ldrb	r3, [r3, r2]
 8008f4a:	3b03      	subs	r3, #3
 8008f4c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8008f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	2b3e      	cmp	r3, #62	; 0x3e
 8008f54:	d057      	beq.n	8009006 <hci_send_req+0x17a>
 8008f56:	dd00      	ble.n	8008f5a <hci_send_req+0xce>
 8008f58:	e075      	b.n	8009046 <hci_send_req+0x1ba>
 8008f5a:	2b10      	cmp	r3, #16
 8008f5c:	d100      	bne.n	8008f60 <hci_send_req+0xd4>
 8008f5e:	e098      	b.n	8009092 <hci_send_req+0x206>
 8008f60:	dd00      	ble.n	8008f64 <hci_send_req+0xd8>
 8008f62:	e070      	b.n	8009046 <hci_send_req+0x1ba>
 8008f64:	2b0e      	cmp	r3, #14
 8008f66:	d02a      	beq.n	8008fbe <hci_send_req+0x132>
 8008f68:	2b0f      	cmp	r3, #15
 8008f6a:	d000      	beq.n	8008f6e <hci_send_req+0xe2>
 8008f6c:	e06b      	b.n	8009046 <hci_send_req+0x1ba>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f70:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	789a      	ldrb	r2, [r3, #2]
 8008f76:	78db      	ldrb	r3, [r3, #3]
 8008f78:	021b      	lsls	r3, r3, #8
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	2236      	movs	r2, #54	; 0x36
 8008f80:	18ba      	adds	r2, r7, r2
 8008f82:	8812      	ldrh	r2, [r2, #0]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d000      	beq.n	8008f8a <hci_send_req+0xfe>
 8008f88:	e085      	b.n	8009096 <hci_send_req+0x20a>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	2b0f      	cmp	r3, #15
 8008f90:	d004      	beq.n	8008f9c <hci_send_req+0x110>
          if (cs->status) {
 8008f92:	69bb      	ldr	r3, [r7, #24]
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d057      	beq.n	800904a <hci_send_req+0x1be>
            goto failed;
 8008f9a:	e07f      	b.n	800909c <hci_send_req+0x210>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	695a      	ldr	r2, [r3, #20]
 8008fa0:	6a3b      	ldr	r3, [r7, #32]
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d900      	bls.n	8008fa8 <hci_send_req+0x11c>
 8008fa6:	0013      	movs	r3, r2
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	6153      	str	r3, [r2, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6918      	ldr	r0, [r3, #16]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	695a      	ldr	r2, [r3, #20]
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb6:	0019      	movs	r1, r3
 8008fb8:	f000 fc4b 	bl	8009852 <memcpy>
        goto done;
 8008fbc:	e081      	b.n	80090c2 <hci_send_req+0x236>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc0:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	785a      	ldrb	r2, [r3, #1]
 8008fc6:	789b      	ldrb	r3, [r3, #2]
 8008fc8:	021b      	lsls	r3, r3, #8
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	2236      	movs	r2, #54	; 0x36
 8008fd0:	18ba      	adds	r2, r7, r2
 8008fd2:	8812      	ldrh	r2, [r2, #0]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d160      	bne.n	800909a <hci_send_req+0x20e>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fda:	3303      	adds	r3, #3
 8008fdc:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8008fde:	6a3b      	ldr	r3, [r7, #32]
 8008fe0:	3b03      	subs	r3, #3
 8008fe2:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	695a      	ldr	r2, [r3, #20]
 8008fe8:	6a3b      	ldr	r3, [r7, #32]
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d900      	bls.n	8008ff0 <hci_send_req+0x164>
 8008fee:	0013      	movs	r3, r2
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	6153      	str	r3, [r2, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6918      	ldr	r0, [r3, #16]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	695a      	ldr	r2, [r3, #20]
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffe:	0019      	movs	r1, r3
 8009000:	f000 fc27 	bl	8009852 <memcpy>
        goto done;
 8009004:	e05d      	b.n	80090c2 <hci_send_req+0x236>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8009006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009008:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800900a:	69fb      	ldr	r3, [r7, #28]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	001a      	movs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	429a      	cmp	r2, r3
 8009016:	d11a      	bne.n	800904e <hci_send_req+0x1c2>
          break;
      
        len -= 1;
 8009018:	6a3b      	ldr	r3, [r7, #32]
 800901a:	3b01      	subs	r3, #1
 800901c:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	695a      	ldr	r2, [r3, #20]
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	4293      	cmp	r3, r2
 8009026:	d900      	bls.n	800902a <hci_send_req+0x19e>
 8009028:	0013      	movs	r3, r2
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	6153      	str	r3, [r2, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6918      	ldr	r0, [r3, #16]
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	1c59      	adds	r1, r3, #1
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	001a      	movs	r2, r3
 800903c:	f000 fc09 	bl	8009852 <memcpy>
        goto done;
 8009040:	e03f      	b.n	80090c2 <hci_send_req+0x236>
        goto failed;
      
      default:      
        break;
      }
    }
 8009042:	46c0      	nop			; (mov r8, r8)
 8009044:	e004      	b.n	8009050 <hci_send_req+0x1c4>
        break;
 8009046:	46c0      	nop			; (mov r8, r8)
 8009048:	e002      	b.n	8009050 <hci_send_req+0x1c4>
          break;
 800904a:	46c0      	nop			; (mov r8, r8)
 800904c:	e000      	b.n	8009050 <hci_send_req+0x1c4>
          break;
 800904e:	46c0      	nop			; (mov r8, r8)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8009050:	4b26      	ldr	r3, [pc, #152]	; (80090ec <hci_send_req+0x260>)
 8009052:	0018      	movs	r0, r3
 8009054:	f000 f8de 	bl	8009214 <list_is_empty>
 8009058:	1e03      	subs	r3, r0, #0
 800905a:	d00e      	beq.n	800907a <hci_send_req+0x1ee>
 800905c:	4b22      	ldr	r3, [pc, #136]	; (80090e8 <hci_send_req+0x25c>)
 800905e:	0018      	movs	r0, r3
 8009060:	f000 f8d8 	bl	8009214 <list_is_empty>
 8009064:	1e03      	subs	r3, r0, #0
 8009066:	d008      	beq.n	800907a <hci_send_req+0x1ee>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009068:	693a      	ldr	r2, [r7, #16]
 800906a:	4b20      	ldr	r3, [pc, #128]	; (80090ec <hci_send_req+0x260>)
 800906c:	0011      	movs	r1, r2
 800906e:	0018      	movs	r0, r3
 8009070:	f000 f91a 	bl	80092a8 <list_insert_tail>
      hciReadPacket=NULL;
 8009074:	2300      	movs	r3, #0
 8009076:	613b      	str	r3, [r7, #16]
 8009078:	e008      	b.n	800908c <hci_send_req+0x200>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	2308      	movs	r3, #8
 800907e:	18fb      	adds	r3, r7, r3
 8009080:	0011      	movs	r1, r2
 8009082:	0018      	movs	r0, r3
 8009084:	f000 f910 	bl	80092a8 <list_insert_tail>
      hciReadPacket=NULL;
 8009088:	2300      	movs	r3, #0
 800908a:	613b      	str	r3, [r7, #16]
  {
 800908c:	e72e      	b.n	8008eec <hci_send_req+0x60>
        goto failed;
 800908e:	46c0      	nop			; (mov r8, r8)
 8009090:	e004      	b.n	800909c <hci_send_req+0x210>
        goto failed;
 8009092:	46c0      	nop			; (mov r8, r8)
 8009094:	e002      	b.n	800909c <hci_send_req+0x210>
          goto failed;
 8009096:	46c0      	nop			; (mov r8, r8)
 8009098:	e000      	b.n	800909c <hci_send_req+0x210>
          goto failed;
 800909a:	46c0      	nop			; (mov r8, r8)
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d005      	beq.n	80090ae <hci_send_req+0x222>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	4b11      	ldr	r3, [pc, #68]	; (80090ec <hci_send_req+0x260>)
 80090a6:	0011      	movs	r1, r2
 80090a8:	0018      	movs	r0, r3
 80090aa:	f000 f8d9 	bl	8009260 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80090ae:	2308      	movs	r3, #8
 80090b0:	18fa      	adds	r2, r7, r3
 80090b2:	4b0d      	ldr	r3, [pc, #52]	; (80090e8 <hci_send_req+0x25c>)
 80090b4:	0011      	movs	r1, r2
 80090b6:	0018      	movs	r0, r3
 80090b8:	f7ff fe40 	bl	8008d3c <move_list>

  return -1;
 80090bc:	2301      	movs	r3, #1
 80090be:	425b      	negs	r3, r3
 80090c0:	e00d      	b.n	80090de <hci_send_req+0x252>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80090c2:	693a      	ldr	r2, [r7, #16]
 80090c4:	4b09      	ldr	r3, [pc, #36]	; (80090ec <hci_send_req+0x260>)
 80090c6:	0011      	movs	r1, r2
 80090c8:	0018      	movs	r0, r3
 80090ca:	f000 f8c9 	bl	8009260 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80090ce:	2308      	movs	r3, #8
 80090d0:	18fa      	adds	r2, r7, r3
 80090d2:	4b05      	ldr	r3, [pc, #20]	; (80090e8 <hci_send_req+0x25c>)
 80090d4:	0011      	movs	r1, r2
 80090d6:	0018      	movs	r0, r3
 80090d8:	f7ff fe30 	bl	8008d3c <move_list>

  return 0;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	0018      	movs	r0, r3
 80090e0:	46bd      	mov	sp, r7
 80090e2:	b00e      	add	sp, #56	; 0x38
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	46c0      	nop			; (mov r8, r8)
 80090e8:	20000530 	.word	0x20000530
 80090ec:	20000528 	.word	0x20000528

080090f0 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80090f6:	2300      	movs	r3, #0
 80090f8:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80090fa:	e015      	b.n	8009128 <hci_user_evt_proc+0x38>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80090fc:	1d3a      	adds	r2, r7, #4
 80090fe:	4b10      	ldr	r3, [pc, #64]	; (8009140 <hci_user_evt_proc+0x50>)
 8009100:	0011      	movs	r1, r2
 8009102:	0018      	movs	r0, r3
 8009104:	f000 f913 	bl	800932e <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8009108:	4b0e      	ldr	r3, [pc, #56]	; (8009144 <hci_user_evt_proc+0x54>)
 800910a:	69db      	ldr	r3, [r3, #28]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d005      	beq.n	800911c <hci_user_evt_proc+0x2c>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8009110:	4b0c      	ldr	r3, [pc, #48]	; (8009144 <hci_user_evt_proc+0x54>)
 8009112:	69db      	ldr	r3, [r3, #28]
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	3208      	adds	r2, #8
 8009118:	0010      	movs	r0, r2
 800911a:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	4b0a      	ldr	r3, [pc, #40]	; (8009148 <hci_user_evt_proc+0x58>)
 8009120:	0011      	movs	r1, r2
 8009122:	0018      	movs	r0, r3
 8009124:	f000 f8c0 	bl	80092a8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8009128:	4b05      	ldr	r3, [pc, #20]	; (8009140 <hci_user_evt_proc+0x50>)
 800912a:	0018      	movs	r0, r3
 800912c:	f000 f872 	bl	8009214 <list_is_empty>
 8009130:	1e03      	subs	r3, r0, #0
 8009132:	d0e3      	beq.n	80090fc <hci_user_evt_proc+0xc>
  }
}
 8009134:	46c0      	nop			; (mov r8, r8)
 8009136:	46c0      	nop			; (mov r8, r8)
 8009138:	46bd      	mov	sp, r7
 800913a:	b002      	add	sp, #8
 800913c:	bd80      	pop	{r7, pc}
 800913e:	46c0      	nop			; (mov r8, r8)
 8009140:	20000530 	.word	0x20000530
 8009144:	200007f4 	.word	0x200007f4
 8009148:	20000528 	.word	0x20000528

0800914c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b086      	sub	sp, #24
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8009154:	2300      	movs	r3, #0
 8009156:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8009158:	2300      	movs	r3, #0
 800915a:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800915c:	4b23      	ldr	r3, [pc, #140]	; (80091ec <hci_notify_asynch_evt+0xa0>)
 800915e:	0018      	movs	r0, r3
 8009160:	f000 f858 	bl	8009214 <list_is_empty>
 8009164:	1e03      	subs	r3, r0, #0
 8009166:	d13a      	bne.n	80091de <hci_notify_asynch_evt+0x92>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8009168:	230c      	movs	r3, #12
 800916a:	18fa      	adds	r2, r7, r3
 800916c:	4b1f      	ldr	r3, [pc, #124]	; (80091ec <hci_notify_asynch_evt+0xa0>)
 800916e:	0011      	movs	r1, r2
 8009170:	0018      	movs	r0, r3
 8009172:	f000 f8dc 	bl	800932e <list_remove_head>
    
    if (hciContext.io.Receive)
 8009176:	4b1e      	ldr	r3, [pc, #120]	; (80091f0 <hci_notify_asynch_evt+0xa4>)
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d031      	beq.n	80091e2 <hci_notify_asynch_evt+0x96>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800917e:	4b1c      	ldr	r3, [pc, #112]	; (80091f0 <hci_notify_asynch_evt+0xa4>)
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	3208      	adds	r2, #8
 8009186:	2180      	movs	r1, #128	; 0x80
 8009188:	0010      	movs	r0, r2
 800918a:	4798      	blx	r3
 800918c:	0002      	movs	r2, r0
 800918e:	2113      	movs	r1, #19
 8009190:	187b      	adds	r3, r7, r1
 8009192:	701a      	strb	r2, [r3, #0]
      if (data_len > 0)
 8009194:	000a      	movs	r2, r1
 8009196:	18bb      	adds	r3, r7, r2
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d018      	beq.n	80091d0 <hci_notify_asynch_evt+0x84>
      {                    
        hciReadPacket->data_len = data_len;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	18ba      	adds	r2, r7, r2
 80091a2:	2188      	movs	r1, #136	; 0x88
 80091a4:	7812      	ldrb	r2, [r2, #0]
 80091a6:	545a      	strb	r2, [r3, r1]
        if (verify_packet(hciReadPacket) == 0)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	0018      	movs	r0, r3
 80091ac:	f7ff fd55 	bl	8008c5a <verify_packet>
 80091b0:	1e03      	subs	r3, r0, #0
 80091b2:	d106      	bne.n	80091c2 <hci_notify_asynch_evt+0x76>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	4b0f      	ldr	r3, [pc, #60]	; (80091f4 <hci_notify_asynch_evt+0xa8>)
 80091b8:	0011      	movs	r1, r2
 80091ba:	0018      	movs	r0, r3
 80091bc:	f000 f874 	bl	80092a8 <list_insert_tail>
 80091c0:	e00f      	b.n	80091e2 <hci_notify_asynch_evt+0x96>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	4b09      	ldr	r3, [pc, #36]	; (80091ec <hci_notify_asynch_evt+0xa0>)
 80091c6:	0011      	movs	r1, r2
 80091c8:	0018      	movs	r0, r3
 80091ca:	f000 f849 	bl	8009260 <list_insert_head>
 80091ce:	e008      	b.n	80091e2 <hci_notify_asynch_evt+0x96>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4b06      	ldr	r3, [pc, #24]	; (80091ec <hci_notify_asynch_evt+0xa0>)
 80091d4:	0011      	movs	r1, r2
 80091d6:	0018      	movs	r0, r3
 80091d8:	f000 f842 	bl	8009260 <list_insert_head>
 80091dc:	e001      	b.n	80091e2 <hci_notify_asynch_evt+0x96>
      }
    }
  }
  else 
  {
    ret = 1;
 80091de:	2301      	movs	r3, #1
 80091e0:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80091e2:	697b      	ldr	r3, [r7, #20]

}
 80091e4:	0018      	movs	r0, r3
 80091e6:	46bd      	mov	sp, r7
 80091e8:	b006      	add	sp, #24
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	20000528 	.word	0x20000528
 80091f0:	200007f4 	.word	0x200007f4
 80091f4:	20000530 	.word	0x20000530

080091f8 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b082      	sub	sp, #8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	605a      	str	r2, [r3, #4]
}
 800920c:	46c0      	nop			; (mov r8, r8)
 800920e:	46bd      	mov	sp, r7
 8009210:	b002      	add	sp, #8
 8009212:	bd80      	pop	{r7, pc}

08009214 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b086      	sub	sp, #24
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800921c:	f3ef 8310 	mrs	r3, PRIMASK
 8009220:	60fb      	str	r3, [r7, #12]
  return(result);
 8009222:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009224:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009226:	b672      	cpsid	i
}
 8009228:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	429a      	cmp	r2, r3
 8009232:	d104      	bne.n	800923e <list_is_empty+0x2a>
  {
    return_value = 1;
 8009234:	2317      	movs	r3, #23
 8009236:	18fb      	adds	r3, r7, r3
 8009238:	2201      	movs	r2, #1
 800923a:	701a      	strb	r2, [r3, #0]
 800923c:	e003      	b.n	8009246 <list_is_empty+0x32>
  }
  else
  {
    return_value = 0;
 800923e:	2317      	movs	r3, #23
 8009240:	18fb      	adds	r3, r7, r3
 8009242:	2200      	movs	r2, #0
 8009244:	701a      	strb	r2, [r3, #0]
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	f383 8810 	msr	PRIMASK, r3
}
 8009250:	46c0      	nop			; (mov r8, r8)
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8009252:	2317      	movs	r3, #23
 8009254:	18fb      	adds	r3, r7, r3
 8009256:	781b      	ldrb	r3, [r3, #0]
}
 8009258:	0018      	movs	r0, r3
 800925a:	46bd      	mov	sp, r7
 800925c:	b006      	add	sp, #24
 800925e:	bd80      	pop	{r7, pc}

08009260 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b086      	sub	sp, #24
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800926a:	f3ef 8310 	mrs	r3, PRIMASK
 800926e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009270:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009272:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009274:	b672      	cpsid	i
}
 8009276:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	687a      	ldr	r2, [r7, #4]
 8009284:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	683a      	ldr	r2, [r7, #0]
 800928a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	683a      	ldr	r2, [r7, #0]
 8009292:	605a      	str	r2, [r3, #4]
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	f383 8810 	msr	PRIMASK, r3
}
 800929e:	46c0      	nop			; (mov r8, r8)
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80092a0:	46c0      	nop			; (mov r8, r8)
 80092a2:	46bd      	mov	sp, r7
 80092a4:	b006      	add	sp, #24
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092b2:	f3ef 8310 	mrs	r3, PRIMASK
 80092b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80092b8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80092ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80092bc:	b672      	cpsid	i
}
 80092be:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685a      	ldr	r2, [r3, #4]
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	683a      	ldr	r2, [r7, #0]
 80092d2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	601a      	str	r2, [r3, #0]
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	f383 8810 	msr	PRIMASK, r3
}
 80092e6:	46c0      	nop			; (mov r8, r8)
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80092e8:	46c0      	nop			; (mov r8, r8)
 80092ea:	46bd      	mov	sp, r7
 80092ec:	b006      	add	sp, #24
 80092ee:	bd80      	pop	{r7, pc}

080092f0 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b086      	sub	sp, #24
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092f8:	f3ef 8310 	mrs	r3, PRIMASK
 80092fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80092fe:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009300:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009302:	b672      	cpsid	i
}
 8009304:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	6812      	ldr	r2, [r2, #0]
 800930e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	6852      	ldr	r2, [r2, #4]
 8009318:	605a      	str	r2, [r3, #4]
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	f383 8810 	msr	PRIMASK, r3
}
 8009324:	46c0      	nop			; (mov r8, r8)
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009326:	46c0      	nop			; (mov r8, r8)
 8009328:	46bd      	mov	sp, r7
 800932a:	b006      	add	sp, #24
 800932c:	bd80      	pop	{r7, pc}

0800932e <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b086      	sub	sp, #24
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
 8009336:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009338:	f3ef 8310 	mrs	r3, PRIMASK
 800933c:	60fb      	str	r3, [r7, #12]
  return(result);
 800933e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009340:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009342:	b672      	cpsid	i
}
 8009344:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	0018      	movs	r0, r3
 8009354:	f7ff ffcc 	bl	80092f0 <list_remove_node>
  (*node)->next = NULL;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2200      	movs	r2, #0
 800935e:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2200      	movs	r2, #0
 8009366:	605a      	str	r2, [r3, #4]
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	f383 8810 	msr	PRIMASK, r3
}
 8009372:	46c0      	nop			; (mov r8, r8)
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009374:	46c0      	nop			; (mov r8, r8)
 8009376:	46bd      	mov	sp, r7
 8009378:	b006      	add	sp, #24
 800937a:	bd80      	pop	{r7, pc}

0800937c <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009386:	f3ef 8310 	mrs	r3, PRIMASK
 800938a:	60fb      	str	r3, [r7, #12]
  return(result);
 800938c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800938e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009390:	b672      	cpsid	i
}
 8009392:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	685a      	ldr	r2, [r3, #4]
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	0018      	movs	r0, r3
 80093a2:	f7ff ffa5 	bl	80092f0 <list_remove_node>
  (*node)->next = NULL;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2200      	movs	r2, #0
 80093b4:	605a      	str	r2, [r3, #4]
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	f383 8810 	msr	PRIMASK, r3
}
 80093c0:	46c0      	nop			; (mov r8, r8)
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80093c2:	46c0      	nop			; (mov r8, r8)
 80093c4:	46bd      	mov	sp, r7
 80093c6:	b006      	add	sp, #24
 80093c8:	bd80      	pop	{r7, pc}

080093ca <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b088      	sub	sp, #32
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  int size = 0;
 80093d2:	2300      	movs	r3, #0
 80093d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093d6:	f3ef 8310 	mrs	r3, PRIMASK
 80093da:	613b      	str	r3, [r7, #16]
  return(result);
 80093dc:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80093de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80093e0:	b672      	cpsid	i
}
 80093e2:	46c0      	nop			; (mov r8, r8)
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80093ea:	e005      	b.n	80093f8 <list_get_size+0x2e>
  {
    size++;
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	3301      	adds	r3, #1
 80093f0:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80093f8:	69ba      	ldr	r2, [r7, #24]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d1f5      	bne.n	80093ec <list_get_size+0x22>
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f383 8810 	msr	PRIMASK, r3
}
 800940a:	46c0      	nop			; (mov r8, r8)
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800940c:	69fb      	ldr	r3, [r7, #28]
}
 800940e:	0018      	movs	r0, r3
 8009410:	46bd      	mov	sp, r7
 8009412:	b008      	add	sp, #32
 8009414:	bd80      	pop	{r7, pc}

08009416 <__aeabi_memclr>:
 8009416:	b510      	push	{r4, lr}
 8009418:	2200      	movs	r2, #0
 800941a:	f000 f801 	bl	8009420 <__aeabi_memset>
 800941e:	bd10      	pop	{r4, pc}

08009420 <__aeabi_memset>:
 8009420:	000b      	movs	r3, r1
 8009422:	b510      	push	{r4, lr}
 8009424:	0011      	movs	r1, r2
 8009426:	001a      	movs	r2, r3
 8009428:	f000 fa1c 	bl	8009864 <memset>
 800942c:	bd10      	pop	{r4, pc}
	...

08009430 <__errno>:
 8009430:	4b01      	ldr	r3, [pc, #4]	; (8009438 <__errno+0x8>)
 8009432:	6818      	ldr	r0, [r3, #0]
 8009434:	4770      	bx	lr
 8009436:	46c0      	nop			; (mov r8, r8)
 8009438:	2000005c 	.word	0x2000005c

0800943c <__sflush_r>:
 800943c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800943e:	898b      	ldrh	r3, [r1, #12]
 8009440:	0005      	movs	r5, r0
 8009442:	000c      	movs	r4, r1
 8009444:	071a      	lsls	r2, r3, #28
 8009446:	d45f      	bmi.n	8009508 <__sflush_r+0xcc>
 8009448:	684a      	ldr	r2, [r1, #4]
 800944a:	2a00      	cmp	r2, #0
 800944c:	dc04      	bgt.n	8009458 <__sflush_r+0x1c>
 800944e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009450:	2a00      	cmp	r2, #0
 8009452:	dc01      	bgt.n	8009458 <__sflush_r+0x1c>
 8009454:	2000      	movs	r0, #0
 8009456:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009458:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800945a:	2f00      	cmp	r7, #0
 800945c:	d0fa      	beq.n	8009454 <__sflush_r+0x18>
 800945e:	2200      	movs	r2, #0
 8009460:	2180      	movs	r1, #128	; 0x80
 8009462:	682e      	ldr	r6, [r5, #0]
 8009464:	602a      	str	r2, [r5, #0]
 8009466:	001a      	movs	r2, r3
 8009468:	0149      	lsls	r1, r1, #5
 800946a:	400a      	ands	r2, r1
 800946c:	420b      	tst	r3, r1
 800946e:	d034      	beq.n	80094da <__sflush_r+0x9e>
 8009470:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009472:	89a3      	ldrh	r3, [r4, #12]
 8009474:	075b      	lsls	r3, r3, #29
 8009476:	d506      	bpl.n	8009486 <__sflush_r+0x4a>
 8009478:	6863      	ldr	r3, [r4, #4]
 800947a:	1ac0      	subs	r0, r0, r3
 800947c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800947e:	2b00      	cmp	r3, #0
 8009480:	d001      	beq.n	8009486 <__sflush_r+0x4a>
 8009482:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009484:	1ac0      	subs	r0, r0, r3
 8009486:	0002      	movs	r2, r0
 8009488:	6a21      	ldr	r1, [r4, #32]
 800948a:	2300      	movs	r3, #0
 800948c:	0028      	movs	r0, r5
 800948e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009490:	47b8      	blx	r7
 8009492:	89a1      	ldrh	r1, [r4, #12]
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d106      	bne.n	80094a6 <__sflush_r+0x6a>
 8009498:	682b      	ldr	r3, [r5, #0]
 800949a:	2b1d      	cmp	r3, #29
 800949c:	d831      	bhi.n	8009502 <__sflush_r+0xc6>
 800949e:	4a2c      	ldr	r2, [pc, #176]	; (8009550 <__sflush_r+0x114>)
 80094a0:	40da      	lsrs	r2, r3
 80094a2:	07d3      	lsls	r3, r2, #31
 80094a4:	d52d      	bpl.n	8009502 <__sflush_r+0xc6>
 80094a6:	2300      	movs	r3, #0
 80094a8:	6063      	str	r3, [r4, #4]
 80094aa:	6923      	ldr	r3, [r4, #16]
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	04cb      	lsls	r3, r1, #19
 80094b0:	d505      	bpl.n	80094be <__sflush_r+0x82>
 80094b2:	1c43      	adds	r3, r0, #1
 80094b4:	d102      	bne.n	80094bc <__sflush_r+0x80>
 80094b6:	682b      	ldr	r3, [r5, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d100      	bne.n	80094be <__sflush_r+0x82>
 80094bc:	6560      	str	r0, [r4, #84]	; 0x54
 80094be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094c0:	602e      	str	r6, [r5, #0]
 80094c2:	2900      	cmp	r1, #0
 80094c4:	d0c6      	beq.n	8009454 <__sflush_r+0x18>
 80094c6:	0023      	movs	r3, r4
 80094c8:	3344      	adds	r3, #68	; 0x44
 80094ca:	4299      	cmp	r1, r3
 80094cc:	d002      	beq.n	80094d4 <__sflush_r+0x98>
 80094ce:	0028      	movs	r0, r5
 80094d0:	f000 f9d0 	bl	8009874 <_free_r>
 80094d4:	2000      	movs	r0, #0
 80094d6:	6360      	str	r0, [r4, #52]	; 0x34
 80094d8:	e7bd      	b.n	8009456 <__sflush_r+0x1a>
 80094da:	2301      	movs	r3, #1
 80094dc:	0028      	movs	r0, r5
 80094de:	6a21      	ldr	r1, [r4, #32]
 80094e0:	47b8      	blx	r7
 80094e2:	1c43      	adds	r3, r0, #1
 80094e4:	d1c5      	bne.n	8009472 <__sflush_r+0x36>
 80094e6:	682b      	ldr	r3, [r5, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d0c2      	beq.n	8009472 <__sflush_r+0x36>
 80094ec:	2b1d      	cmp	r3, #29
 80094ee:	d001      	beq.n	80094f4 <__sflush_r+0xb8>
 80094f0:	2b16      	cmp	r3, #22
 80094f2:	d101      	bne.n	80094f8 <__sflush_r+0xbc>
 80094f4:	602e      	str	r6, [r5, #0]
 80094f6:	e7ad      	b.n	8009454 <__sflush_r+0x18>
 80094f8:	2340      	movs	r3, #64	; 0x40
 80094fa:	89a2      	ldrh	r2, [r4, #12]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	e7a9      	b.n	8009456 <__sflush_r+0x1a>
 8009502:	2340      	movs	r3, #64	; 0x40
 8009504:	430b      	orrs	r3, r1
 8009506:	e7fa      	b.n	80094fe <__sflush_r+0xc2>
 8009508:	690f      	ldr	r7, [r1, #16]
 800950a:	2f00      	cmp	r7, #0
 800950c:	d0a2      	beq.n	8009454 <__sflush_r+0x18>
 800950e:	680a      	ldr	r2, [r1, #0]
 8009510:	600f      	str	r7, [r1, #0]
 8009512:	1bd2      	subs	r2, r2, r7
 8009514:	9201      	str	r2, [sp, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	079b      	lsls	r3, r3, #30
 800951a:	d100      	bne.n	800951e <__sflush_r+0xe2>
 800951c:	694a      	ldr	r2, [r1, #20]
 800951e:	60a2      	str	r2, [r4, #8]
 8009520:	9b01      	ldr	r3, [sp, #4]
 8009522:	2b00      	cmp	r3, #0
 8009524:	dc00      	bgt.n	8009528 <__sflush_r+0xec>
 8009526:	e795      	b.n	8009454 <__sflush_r+0x18>
 8009528:	003a      	movs	r2, r7
 800952a:	0028      	movs	r0, r5
 800952c:	9b01      	ldr	r3, [sp, #4]
 800952e:	6a21      	ldr	r1, [r4, #32]
 8009530:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009532:	47b0      	blx	r6
 8009534:	2800      	cmp	r0, #0
 8009536:	dc06      	bgt.n	8009546 <__sflush_r+0x10a>
 8009538:	2340      	movs	r3, #64	; 0x40
 800953a:	2001      	movs	r0, #1
 800953c:	89a2      	ldrh	r2, [r4, #12]
 800953e:	4240      	negs	r0, r0
 8009540:	4313      	orrs	r3, r2
 8009542:	81a3      	strh	r3, [r4, #12]
 8009544:	e787      	b.n	8009456 <__sflush_r+0x1a>
 8009546:	9b01      	ldr	r3, [sp, #4]
 8009548:	183f      	adds	r7, r7, r0
 800954a:	1a1b      	subs	r3, r3, r0
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	e7e7      	b.n	8009520 <__sflush_r+0xe4>
 8009550:	20400001 	.word	0x20400001

08009554 <_fflush_r>:
 8009554:	690b      	ldr	r3, [r1, #16]
 8009556:	b570      	push	{r4, r5, r6, lr}
 8009558:	0005      	movs	r5, r0
 800955a:	000c      	movs	r4, r1
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <_fflush_r+0x12>
 8009560:	2500      	movs	r5, #0
 8009562:	0028      	movs	r0, r5
 8009564:	bd70      	pop	{r4, r5, r6, pc}
 8009566:	2800      	cmp	r0, #0
 8009568:	d004      	beq.n	8009574 <_fflush_r+0x20>
 800956a:	6983      	ldr	r3, [r0, #24]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d101      	bne.n	8009574 <_fflush_r+0x20>
 8009570:	f000 f8a8 	bl	80096c4 <__sinit>
 8009574:	4b14      	ldr	r3, [pc, #80]	; (80095c8 <_fflush_r+0x74>)
 8009576:	429c      	cmp	r4, r3
 8009578:	d11b      	bne.n	80095b2 <_fflush_r+0x5e>
 800957a:	686c      	ldr	r4, [r5, #4]
 800957c:	220c      	movs	r2, #12
 800957e:	5ea3      	ldrsh	r3, [r4, r2]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d0ed      	beq.n	8009560 <_fflush_r+0xc>
 8009584:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009586:	07d2      	lsls	r2, r2, #31
 8009588:	d404      	bmi.n	8009594 <_fflush_r+0x40>
 800958a:	059b      	lsls	r3, r3, #22
 800958c:	d402      	bmi.n	8009594 <_fflush_r+0x40>
 800958e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009590:	f000 f95d 	bl	800984e <__retarget_lock_acquire_recursive>
 8009594:	0028      	movs	r0, r5
 8009596:	0021      	movs	r1, r4
 8009598:	f7ff ff50 	bl	800943c <__sflush_r>
 800959c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800959e:	0005      	movs	r5, r0
 80095a0:	07db      	lsls	r3, r3, #31
 80095a2:	d4de      	bmi.n	8009562 <_fflush_r+0xe>
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	059b      	lsls	r3, r3, #22
 80095a8:	d4db      	bmi.n	8009562 <_fflush_r+0xe>
 80095aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095ac:	f000 f950 	bl	8009850 <__retarget_lock_release_recursive>
 80095b0:	e7d7      	b.n	8009562 <_fflush_r+0xe>
 80095b2:	4b06      	ldr	r3, [pc, #24]	; (80095cc <_fflush_r+0x78>)
 80095b4:	429c      	cmp	r4, r3
 80095b6:	d101      	bne.n	80095bc <_fflush_r+0x68>
 80095b8:	68ac      	ldr	r4, [r5, #8]
 80095ba:	e7df      	b.n	800957c <_fflush_r+0x28>
 80095bc:	4b04      	ldr	r3, [pc, #16]	; (80095d0 <_fflush_r+0x7c>)
 80095be:	429c      	cmp	r4, r3
 80095c0:	d1dc      	bne.n	800957c <_fflush_r+0x28>
 80095c2:	68ec      	ldr	r4, [r5, #12]
 80095c4:	e7da      	b.n	800957c <_fflush_r+0x28>
 80095c6:	46c0      	nop			; (mov r8, r8)
 80095c8:	0800ae68 	.word	0x0800ae68
 80095cc:	0800ae88 	.word	0x0800ae88
 80095d0:	0800ae48 	.word	0x0800ae48

080095d4 <fflush>:
 80095d4:	0001      	movs	r1, r0
 80095d6:	b510      	push	{r4, lr}
 80095d8:	2800      	cmp	r0, #0
 80095da:	d105      	bne.n	80095e8 <fflush+0x14>
 80095dc:	4b05      	ldr	r3, [pc, #20]	; (80095f4 <fflush+0x20>)
 80095de:	4906      	ldr	r1, [pc, #24]	; (80095f8 <fflush+0x24>)
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	f000 f8ef 	bl	80097c4 <_fwalk_reent>
 80095e6:	bd10      	pop	{r4, pc}
 80095e8:	4b04      	ldr	r3, [pc, #16]	; (80095fc <fflush+0x28>)
 80095ea:	6818      	ldr	r0, [r3, #0]
 80095ec:	f7ff ffb2 	bl	8009554 <_fflush_r>
 80095f0:	e7f9      	b.n	80095e6 <fflush+0x12>
 80095f2:	46c0      	nop			; (mov r8, r8)
 80095f4:	0800aea8 	.word	0x0800aea8
 80095f8:	08009555 	.word	0x08009555
 80095fc:	2000005c 	.word	0x2000005c

08009600 <std>:
 8009600:	2300      	movs	r3, #0
 8009602:	b510      	push	{r4, lr}
 8009604:	0004      	movs	r4, r0
 8009606:	6003      	str	r3, [r0, #0]
 8009608:	6043      	str	r3, [r0, #4]
 800960a:	6083      	str	r3, [r0, #8]
 800960c:	8181      	strh	r1, [r0, #12]
 800960e:	6643      	str	r3, [r0, #100]	; 0x64
 8009610:	0019      	movs	r1, r3
 8009612:	81c2      	strh	r2, [r0, #14]
 8009614:	6103      	str	r3, [r0, #16]
 8009616:	6143      	str	r3, [r0, #20]
 8009618:	6183      	str	r3, [r0, #24]
 800961a:	2208      	movs	r2, #8
 800961c:	305c      	adds	r0, #92	; 0x5c
 800961e:	f000 f921 	bl	8009864 <memset>
 8009622:	4b05      	ldr	r3, [pc, #20]	; (8009638 <std+0x38>)
 8009624:	6224      	str	r4, [r4, #32]
 8009626:	6263      	str	r3, [r4, #36]	; 0x24
 8009628:	4b04      	ldr	r3, [pc, #16]	; (800963c <std+0x3c>)
 800962a:	62a3      	str	r3, [r4, #40]	; 0x28
 800962c:	4b04      	ldr	r3, [pc, #16]	; (8009640 <std+0x40>)
 800962e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009630:	4b04      	ldr	r3, [pc, #16]	; (8009644 <std+0x44>)
 8009632:	6323      	str	r3, [r4, #48]	; 0x30
 8009634:	bd10      	pop	{r4, pc}
 8009636:	46c0      	nop			; (mov r8, r8)
 8009638:	08009b89 	.word	0x08009b89
 800963c:	08009bb1 	.word	0x08009bb1
 8009640:	08009be9 	.word	0x08009be9
 8009644:	08009c15 	.word	0x08009c15

08009648 <_cleanup_r>:
 8009648:	b510      	push	{r4, lr}
 800964a:	4902      	ldr	r1, [pc, #8]	; (8009654 <_cleanup_r+0xc>)
 800964c:	f000 f8ba 	bl	80097c4 <_fwalk_reent>
 8009650:	bd10      	pop	{r4, pc}
 8009652:	46c0      	nop			; (mov r8, r8)
 8009654:	08009555 	.word	0x08009555

08009658 <__sfmoreglue>:
 8009658:	b570      	push	{r4, r5, r6, lr}
 800965a:	2568      	movs	r5, #104	; 0x68
 800965c:	1e4a      	subs	r2, r1, #1
 800965e:	4355      	muls	r5, r2
 8009660:	000e      	movs	r6, r1
 8009662:	0029      	movs	r1, r5
 8009664:	3174      	adds	r1, #116	; 0x74
 8009666:	f000 f971 	bl	800994c <_malloc_r>
 800966a:	1e04      	subs	r4, r0, #0
 800966c:	d008      	beq.n	8009680 <__sfmoreglue+0x28>
 800966e:	2100      	movs	r1, #0
 8009670:	002a      	movs	r2, r5
 8009672:	6001      	str	r1, [r0, #0]
 8009674:	6046      	str	r6, [r0, #4]
 8009676:	300c      	adds	r0, #12
 8009678:	60a0      	str	r0, [r4, #8]
 800967a:	3268      	adds	r2, #104	; 0x68
 800967c:	f000 f8f2 	bl	8009864 <memset>
 8009680:	0020      	movs	r0, r4
 8009682:	bd70      	pop	{r4, r5, r6, pc}

08009684 <__sfp_lock_acquire>:
 8009684:	b510      	push	{r4, lr}
 8009686:	4802      	ldr	r0, [pc, #8]	; (8009690 <__sfp_lock_acquire+0xc>)
 8009688:	f000 f8e1 	bl	800984e <__retarget_lock_acquire_recursive>
 800968c:	bd10      	pop	{r4, pc}
 800968e:	46c0      	nop			; (mov r8, r8)
 8009690:	20000815 	.word	0x20000815

08009694 <__sfp_lock_release>:
 8009694:	b510      	push	{r4, lr}
 8009696:	4802      	ldr	r0, [pc, #8]	; (80096a0 <__sfp_lock_release+0xc>)
 8009698:	f000 f8da 	bl	8009850 <__retarget_lock_release_recursive>
 800969c:	bd10      	pop	{r4, pc}
 800969e:	46c0      	nop			; (mov r8, r8)
 80096a0:	20000815 	.word	0x20000815

080096a4 <__sinit_lock_acquire>:
 80096a4:	b510      	push	{r4, lr}
 80096a6:	4802      	ldr	r0, [pc, #8]	; (80096b0 <__sinit_lock_acquire+0xc>)
 80096a8:	f000 f8d1 	bl	800984e <__retarget_lock_acquire_recursive>
 80096ac:	bd10      	pop	{r4, pc}
 80096ae:	46c0      	nop			; (mov r8, r8)
 80096b0:	20000816 	.word	0x20000816

080096b4 <__sinit_lock_release>:
 80096b4:	b510      	push	{r4, lr}
 80096b6:	4802      	ldr	r0, [pc, #8]	; (80096c0 <__sinit_lock_release+0xc>)
 80096b8:	f000 f8ca 	bl	8009850 <__retarget_lock_release_recursive>
 80096bc:	bd10      	pop	{r4, pc}
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	20000816 	.word	0x20000816

080096c4 <__sinit>:
 80096c4:	b513      	push	{r0, r1, r4, lr}
 80096c6:	0004      	movs	r4, r0
 80096c8:	f7ff ffec 	bl	80096a4 <__sinit_lock_acquire>
 80096cc:	69a3      	ldr	r3, [r4, #24]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d002      	beq.n	80096d8 <__sinit+0x14>
 80096d2:	f7ff ffef 	bl	80096b4 <__sinit_lock_release>
 80096d6:	bd13      	pop	{r0, r1, r4, pc}
 80096d8:	64a3      	str	r3, [r4, #72]	; 0x48
 80096da:	64e3      	str	r3, [r4, #76]	; 0x4c
 80096dc:	6523      	str	r3, [r4, #80]	; 0x50
 80096de:	4b13      	ldr	r3, [pc, #76]	; (800972c <__sinit+0x68>)
 80096e0:	4a13      	ldr	r2, [pc, #76]	; (8009730 <__sinit+0x6c>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80096e6:	9301      	str	r3, [sp, #4]
 80096e8:	42a3      	cmp	r3, r4
 80096ea:	d101      	bne.n	80096f0 <__sinit+0x2c>
 80096ec:	2301      	movs	r3, #1
 80096ee:	61a3      	str	r3, [r4, #24]
 80096f0:	0020      	movs	r0, r4
 80096f2:	f000 f81f 	bl	8009734 <__sfp>
 80096f6:	6060      	str	r0, [r4, #4]
 80096f8:	0020      	movs	r0, r4
 80096fa:	f000 f81b 	bl	8009734 <__sfp>
 80096fe:	60a0      	str	r0, [r4, #8]
 8009700:	0020      	movs	r0, r4
 8009702:	f000 f817 	bl	8009734 <__sfp>
 8009706:	2200      	movs	r2, #0
 8009708:	2104      	movs	r1, #4
 800970a:	60e0      	str	r0, [r4, #12]
 800970c:	6860      	ldr	r0, [r4, #4]
 800970e:	f7ff ff77 	bl	8009600 <std>
 8009712:	2201      	movs	r2, #1
 8009714:	2109      	movs	r1, #9
 8009716:	68a0      	ldr	r0, [r4, #8]
 8009718:	f7ff ff72 	bl	8009600 <std>
 800971c:	2202      	movs	r2, #2
 800971e:	2112      	movs	r1, #18
 8009720:	68e0      	ldr	r0, [r4, #12]
 8009722:	f7ff ff6d 	bl	8009600 <std>
 8009726:	2301      	movs	r3, #1
 8009728:	61a3      	str	r3, [r4, #24]
 800972a:	e7d2      	b.n	80096d2 <__sinit+0xe>
 800972c:	0800aea8 	.word	0x0800aea8
 8009730:	08009649 	.word	0x08009649

08009734 <__sfp>:
 8009734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009736:	0007      	movs	r7, r0
 8009738:	f7ff ffa4 	bl	8009684 <__sfp_lock_acquire>
 800973c:	4b1f      	ldr	r3, [pc, #124]	; (80097bc <__sfp+0x88>)
 800973e:	681e      	ldr	r6, [r3, #0]
 8009740:	69b3      	ldr	r3, [r6, #24]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d102      	bne.n	800974c <__sfp+0x18>
 8009746:	0030      	movs	r0, r6
 8009748:	f7ff ffbc 	bl	80096c4 <__sinit>
 800974c:	3648      	adds	r6, #72	; 0x48
 800974e:	68b4      	ldr	r4, [r6, #8]
 8009750:	6873      	ldr	r3, [r6, #4]
 8009752:	3b01      	subs	r3, #1
 8009754:	d504      	bpl.n	8009760 <__sfp+0x2c>
 8009756:	6833      	ldr	r3, [r6, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d022      	beq.n	80097a2 <__sfp+0x6e>
 800975c:	6836      	ldr	r6, [r6, #0]
 800975e:	e7f6      	b.n	800974e <__sfp+0x1a>
 8009760:	220c      	movs	r2, #12
 8009762:	5ea5      	ldrsh	r5, [r4, r2]
 8009764:	2d00      	cmp	r5, #0
 8009766:	d11a      	bne.n	800979e <__sfp+0x6a>
 8009768:	0020      	movs	r0, r4
 800976a:	4b15      	ldr	r3, [pc, #84]	; (80097c0 <__sfp+0x8c>)
 800976c:	3058      	adds	r0, #88	; 0x58
 800976e:	60e3      	str	r3, [r4, #12]
 8009770:	6665      	str	r5, [r4, #100]	; 0x64
 8009772:	f000 f86b 	bl	800984c <__retarget_lock_init_recursive>
 8009776:	f7ff ff8d 	bl	8009694 <__sfp_lock_release>
 800977a:	0020      	movs	r0, r4
 800977c:	2208      	movs	r2, #8
 800977e:	0029      	movs	r1, r5
 8009780:	6025      	str	r5, [r4, #0]
 8009782:	60a5      	str	r5, [r4, #8]
 8009784:	6065      	str	r5, [r4, #4]
 8009786:	6125      	str	r5, [r4, #16]
 8009788:	6165      	str	r5, [r4, #20]
 800978a:	61a5      	str	r5, [r4, #24]
 800978c:	305c      	adds	r0, #92	; 0x5c
 800978e:	f000 f869 	bl	8009864 <memset>
 8009792:	6365      	str	r5, [r4, #52]	; 0x34
 8009794:	63a5      	str	r5, [r4, #56]	; 0x38
 8009796:	64a5      	str	r5, [r4, #72]	; 0x48
 8009798:	64e5      	str	r5, [r4, #76]	; 0x4c
 800979a:	0020      	movs	r0, r4
 800979c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800979e:	3468      	adds	r4, #104	; 0x68
 80097a0:	e7d7      	b.n	8009752 <__sfp+0x1e>
 80097a2:	2104      	movs	r1, #4
 80097a4:	0038      	movs	r0, r7
 80097a6:	f7ff ff57 	bl	8009658 <__sfmoreglue>
 80097aa:	1e04      	subs	r4, r0, #0
 80097ac:	6030      	str	r0, [r6, #0]
 80097ae:	d1d5      	bne.n	800975c <__sfp+0x28>
 80097b0:	f7ff ff70 	bl	8009694 <__sfp_lock_release>
 80097b4:	230c      	movs	r3, #12
 80097b6:	603b      	str	r3, [r7, #0]
 80097b8:	e7ef      	b.n	800979a <__sfp+0x66>
 80097ba:	46c0      	nop			; (mov r8, r8)
 80097bc:	0800aea8 	.word	0x0800aea8
 80097c0:	ffff0001 	.word	0xffff0001

080097c4 <_fwalk_reent>:
 80097c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097c6:	0004      	movs	r4, r0
 80097c8:	0006      	movs	r6, r0
 80097ca:	2700      	movs	r7, #0
 80097cc:	9101      	str	r1, [sp, #4]
 80097ce:	3448      	adds	r4, #72	; 0x48
 80097d0:	6863      	ldr	r3, [r4, #4]
 80097d2:	68a5      	ldr	r5, [r4, #8]
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	9b00      	ldr	r3, [sp, #0]
 80097d8:	3b01      	subs	r3, #1
 80097da:	9300      	str	r3, [sp, #0]
 80097dc:	d504      	bpl.n	80097e8 <_fwalk_reent+0x24>
 80097de:	6824      	ldr	r4, [r4, #0]
 80097e0:	2c00      	cmp	r4, #0
 80097e2:	d1f5      	bne.n	80097d0 <_fwalk_reent+0xc>
 80097e4:	0038      	movs	r0, r7
 80097e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80097e8:	89ab      	ldrh	r3, [r5, #12]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d908      	bls.n	8009800 <_fwalk_reent+0x3c>
 80097ee:	220e      	movs	r2, #14
 80097f0:	5eab      	ldrsh	r3, [r5, r2]
 80097f2:	3301      	adds	r3, #1
 80097f4:	d004      	beq.n	8009800 <_fwalk_reent+0x3c>
 80097f6:	0029      	movs	r1, r5
 80097f8:	0030      	movs	r0, r6
 80097fa:	9b01      	ldr	r3, [sp, #4]
 80097fc:	4798      	blx	r3
 80097fe:	4307      	orrs	r7, r0
 8009800:	3568      	adds	r5, #104	; 0x68
 8009802:	e7e8      	b.n	80097d6 <_fwalk_reent+0x12>

08009804 <__libc_init_array>:
 8009804:	b570      	push	{r4, r5, r6, lr}
 8009806:	2600      	movs	r6, #0
 8009808:	4d0c      	ldr	r5, [pc, #48]	; (800983c <__libc_init_array+0x38>)
 800980a:	4c0d      	ldr	r4, [pc, #52]	; (8009840 <__libc_init_array+0x3c>)
 800980c:	1b64      	subs	r4, r4, r5
 800980e:	10a4      	asrs	r4, r4, #2
 8009810:	42a6      	cmp	r6, r4
 8009812:	d109      	bne.n	8009828 <__libc_init_array+0x24>
 8009814:	2600      	movs	r6, #0
 8009816:	f000 feaf 	bl	800a578 <_init>
 800981a:	4d0a      	ldr	r5, [pc, #40]	; (8009844 <__libc_init_array+0x40>)
 800981c:	4c0a      	ldr	r4, [pc, #40]	; (8009848 <__libc_init_array+0x44>)
 800981e:	1b64      	subs	r4, r4, r5
 8009820:	10a4      	asrs	r4, r4, #2
 8009822:	42a6      	cmp	r6, r4
 8009824:	d105      	bne.n	8009832 <__libc_init_array+0x2e>
 8009826:	bd70      	pop	{r4, r5, r6, pc}
 8009828:	00b3      	lsls	r3, r6, #2
 800982a:	58eb      	ldr	r3, [r5, r3]
 800982c:	4798      	blx	r3
 800982e:	3601      	adds	r6, #1
 8009830:	e7ee      	b.n	8009810 <__libc_init_array+0xc>
 8009832:	00b3      	lsls	r3, r6, #2
 8009834:	58eb      	ldr	r3, [r5, r3]
 8009836:	4798      	blx	r3
 8009838:	3601      	adds	r6, #1
 800983a:	e7f2      	b.n	8009822 <__libc_init_array+0x1e>
 800983c:	0800b3e8 	.word	0x0800b3e8
 8009840:	0800b3e8 	.word	0x0800b3e8
 8009844:	0800b3e8 	.word	0x0800b3e8
 8009848:	0800b3ec 	.word	0x0800b3ec

0800984c <__retarget_lock_init_recursive>:
 800984c:	4770      	bx	lr

0800984e <__retarget_lock_acquire_recursive>:
 800984e:	4770      	bx	lr

08009850 <__retarget_lock_release_recursive>:
 8009850:	4770      	bx	lr

08009852 <memcpy>:
 8009852:	2300      	movs	r3, #0
 8009854:	b510      	push	{r4, lr}
 8009856:	429a      	cmp	r2, r3
 8009858:	d100      	bne.n	800985c <memcpy+0xa>
 800985a:	bd10      	pop	{r4, pc}
 800985c:	5ccc      	ldrb	r4, [r1, r3]
 800985e:	54c4      	strb	r4, [r0, r3]
 8009860:	3301      	adds	r3, #1
 8009862:	e7f8      	b.n	8009856 <memcpy+0x4>

08009864 <memset>:
 8009864:	0003      	movs	r3, r0
 8009866:	1882      	adds	r2, r0, r2
 8009868:	4293      	cmp	r3, r2
 800986a:	d100      	bne.n	800986e <memset+0xa>
 800986c:	4770      	bx	lr
 800986e:	7019      	strb	r1, [r3, #0]
 8009870:	3301      	adds	r3, #1
 8009872:	e7f9      	b.n	8009868 <memset+0x4>

08009874 <_free_r>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	0005      	movs	r5, r0
 8009878:	2900      	cmp	r1, #0
 800987a:	d010      	beq.n	800989e <_free_r+0x2a>
 800987c:	1f0c      	subs	r4, r1, #4
 800987e:	6823      	ldr	r3, [r4, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	da00      	bge.n	8009886 <_free_r+0x12>
 8009884:	18e4      	adds	r4, r4, r3
 8009886:	0028      	movs	r0, r5
 8009888:	f000 fb3e 	bl	8009f08 <__malloc_lock>
 800988c:	4a1d      	ldr	r2, [pc, #116]	; (8009904 <_free_r+0x90>)
 800988e:	6813      	ldr	r3, [r2, #0]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d105      	bne.n	80098a0 <_free_r+0x2c>
 8009894:	6063      	str	r3, [r4, #4]
 8009896:	6014      	str	r4, [r2, #0]
 8009898:	0028      	movs	r0, r5
 800989a:	f000 fb3d 	bl	8009f18 <__malloc_unlock>
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	42a3      	cmp	r3, r4
 80098a2:	d908      	bls.n	80098b6 <_free_r+0x42>
 80098a4:	6821      	ldr	r1, [r4, #0]
 80098a6:	1860      	adds	r0, r4, r1
 80098a8:	4283      	cmp	r3, r0
 80098aa:	d1f3      	bne.n	8009894 <_free_r+0x20>
 80098ac:	6818      	ldr	r0, [r3, #0]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	1841      	adds	r1, r0, r1
 80098b2:	6021      	str	r1, [r4, #0]
 80098b4:	e7ee      	b.n	8009894 <_free_r+0x20>
 80098b6:	001a      	movs	r2, r3
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d001      	beq.n	80098c2 <_free_r+0x4e>
 80098be:	42a3      	cmp	r3, r4
 80098c0:	d9f9      	bls.n	80098b6 <_free_r+0x42>
 80098c2:	6811      	ldr	r1, [r2, #0]
 80098c4:	1850      	adds	r0, r2, r1
 80098c6:	42a0      	cmp	r0, r4
 80098c8:	d10b      	bne.n	80098e2 <_free_r+0x6e>
 80098ca:	6820      	ldr	r0, [r4, #0]
 80098cc:	1809      	adds	r1, r1, r0
 80098ce:	1850      	adds	r0, r2, r1
 80098d0:	6011      	str	r1, [r2, #0]
 80098d2:	4283      	cmp	r3, r0
 80098d4:	d1e0      	bne.n	8009898 <_free_r+0x24>
 80098d6:	6818      	ldr	r0, [r3, #0]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	1841      	adds	r1, r0, r1
 80098dc:	6011      	str	r1, [r2, #0]
 80098de:	6053      	str	r3, [r2, #4]
 80098e0:	e7da      	b.n	8009898 <_free_r+0x24>
 80098e2:	42a0      	cmp	r0, r4
 80098e4:	d902      	bls.n	80098ec <_free_r+0x78>
 80098e6:	230c      	movs	r3, #12
 80098e8:	602b      	str	r3, [r5, #0]
 80098ea:	e7d5      	b.n	8009898 <_free_r+0x24>
 80098ec:	6821      	ldr	r1, [r4, #0]
 80098ee:	1860      	adds	r0, r4, r1
 80098f0:	4283      	cmp	r3, r0
 80098f2:	d103      	bne.n	80098fc <_free_r+0x88>
 80098f4:	6818      	ldr	r0, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	1841      	adds	r1, r0, r1
 80098fa:	6021      	str	r1, [r4, #0]
 80098fc:	6063      	str	r3, [r4, #4]
 80098fe:	6054      	str	r4, [r2, #4]
 8009900:	e7ca      	b.n	8009898 <_free_r+0x24>
 8009902:	46c0      	nop			; (mov r8, r8)
 8009904:	20000818 	.word	0x20000818

08009908 <sbrk_aligned>:
 8009908:	b570      	push	{r4, r5, r6, lr}
 800990a:	4e0f      	ldr	r6, [pc, #60]	; (8009948 <sbrk_aligned+0x40>)
 800990c:	000d      	movs	r5, r1
 800990e:	6831      	ldr	r1, [r6, #0]
 8009910:	0004      	movs	r4, r0
 8009912:	2900      	cmp	r1, #0
 8009914:	d102      	bne.n	800991c <sbrk_aligned+0x14>
 8009916:	f000 f925 	bl	8009b64 <_sbrk_r>
 800991a:	6030      	str	r0, [r6, #0]
 800991c:	0029      	movs	r1, r5
 800991e:	0020      	movs	r0, r4
 8009920:	f000 f920 	bl	8009b64 <_sbrk_r>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d00a      	beq.n	800993e <sbrk_aligned+0x36>
 8009928:	2303      	movs	r3, #3
 800992a:	1cc5      	adds	r5, r0, #3
 800992c:	439d      	bics	r5, r3
 800992e:	42a8      	cmp	r0, r5
 8009930:	d007      	beq.n	8009942 <sbrk_aligned+0x3a>
 8009932:	1a29      	subs	r1, r5, r0
 8009934:	0020      	movs	r0, r4
 8009936:	f000 f915 	bl	8009b64 <_sbrk_r>
 800993a:	1c43      	adds	r3, r0, #1
 800993c:	d101      	bne.n	8009942 <sbrk_aligned+0x3a>
 800993e:	2501      	movs	r5, #1
 8009940:	426d      	negs	r5, r5
 8009942:	0028      	movs	r0, r5
 8009944:	bd70      	pop	{r4, r5, r6, pc}
 8009946:	46c0      	nop			; (mov r8, r8)
 8009948:	2000081c 	.word	0x2000081c

0800994c <_malloc_r>:
 800994c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800994e:	2203      	movs	r2, #3
 8009950:	1ccb      	adds	r3, r1, #3
 8009952:	4393      	bics	r3, r2
 8009954:	3308      	adds	r3, #8
 8009956:	0006      	movs	r6, r0
 8009958:	001f      	movs	r7, r3
 800995a:	2b0c      	cmp	r3, #12
 800995c:	d232      	bcs.n	80099c4 <_malloc_r+0x78>
 800995e:	270c      	movs	r7, #12
 8009960:	42b9      	cmp	r1, r7
 8009962:	d831      	bhi.n	80099c8 <_malloc_r+0x7c>
 8009964:	0030      	movs	r0, r6
 8009966:	f000 facf 	bl	8009f08 <__malloc_lock>
 800996a:	4d32      	ldr	r5, [pc, #200]	; (8009a34 <_malloc_r+0xe8>)
 800996c:	682b      	ldr	r3, [r5, #0]
 800996e:	001c      	movs	r4, r3
 8009970:	2c00      	cmp	r4, #0
 8009972:	d12e      	bne.n	80099d2 <_malloc_r+0x86>
 8009974:	0039      	movs	r1, r7
 8009976:	0030      	movs	r0, r6
 8009978:	f7ff ffc6 	bl	8009908 <sbrk_aligned>
 800997c:	0004      	movs	r4, r0
 800997e:	1c43      	adds	r3, r0, #1
 8009980:	d11e      	bne.n	80099c0 <_malloc_r+0x74>
 8009982:	682c      	ldr	r4, [r5, #0]
 8009984:	0025      	movs	r5, r4
 8009986:	2d00      	cmp	r5, #0
 8009988:	d14a      	bne.n	8009a20 <_malloc_r+0xd4>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	0029      	movs	r1, r5
 800998e:	18e3      	adds	r3, r4, r3
 8009990:	0030      	movs	r0, r6
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	f000 f8e6 	bl	8009b64 <_sbrk_r>
 8009998:	9b01      	ldr	r3, [sp, #4]
 800999a:	4283      	cmp	r3, r0
 800999c:	d143      	bne.n	8009a26 <_malloc_r+0xda>
 800999e:	6823      	ldr	r3, [r4, #0]
 80099a0:	3703      	adds	r7, #3
 80099a2:	1aff      	subs	r7, r7, r3
 80099a4:	2303      	movs	r3, #3
 80099a6:	439f      	bics	r7, r3
 80099a8:	3708      	adds	r7, #8
 80099aa:	2f0c      	cmp	r7, #12
 80099ac:	d200      	bcs.n	80099b0 <_malloc_r+0x64>
 80099ae:	270c      	movs	r7, #12
 80099b0:	0039      	movs	r1, r7
 80099b2:	0030      	movs	r0, r6
 80099b4:	f7ff ffa8 	bl	8009908 <sbrk_aligned>
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	d034      	beq.n	8009a26 <_malloc_r+0xda>
 80099bc:	6823      	ldr	r3, [r4, #0]
 80099be:	19df      	adds	r7, r3, r7
 80099c0:	6027      	str	r7, [r4, #0]
 80099c2:	e013      	b.n	80099ec <_malloc_r+0xa0>
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	dacb      	bge.n	8009960 <_malloc_r+0x14>
 80099c8:	230c      	movs	r3, #12
 80099ca:	2500      	movs	r5, #0
 80099cc:	6033      	str	r3, [r6, #0]
 80099ce:	0028      	movs	r0, r5
 80099d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099d2:	6822      	ldr	r2, [r4, #0]
 80099d4:	1bd1      	subs	r1, r2, r7
 80099d6:	d420      	bmi.n	8009a1a <_malloc_r+0xce>
 80099d8:	290b      	cmp	r1, #11
 80099da:	d917      	bls.n	8009a0c <_malloc_r+0xc0>
 80099dc:	19e2      	adds	r2, r4, r7
 80099de:	6027      	str	r7, [r4, #0]
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	d111      	bne.n	8009a08 <_malloc_r+0xbc>
 80099e4:	602a      	str	r2, [r5, #0]
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	6011      	str	r1, [r2, #0]
 80099ea:	6053      	str	r3, [r2, #4]
 80099ec:	0030      	movs	r0, r6
 80099ee:	0025      	movs	r5, r4
 80099f0:	f000 fa92 	bl	8009f18 <__malloc_unlock>
 80099f4:	2207      	movs	r2, #7
 80099f6:	350b      	adds	r5, #11
 80099f8:	1d23      	adds	r3, r4, #4
 80099fa:	4395      	bics	r5, r2
 80099fc:	1aea      	subs	r2, r5, r3
 80099fe:	429d      	cmp	r5, r3
 8009a00:	d0e5      	beq.n	80099ce <_malloc_r+0x82>
 8009a02:	1b5b      	subs	r3, r3, r5
 8009a04:	50a3      	str	r3, [r4, r2]
 8009a06:	e7e2      	b.n	80099ce <_malloc_r+0x82>
 8009a08:	605a      	str	r2, [r3, #4]
 8009a0a:	e7ec      	b.n	80099e6 <_malloc_r+0x9a>
 8009a0c:	6862      	ldr	r2, [r4, #4]
 8009a0e:	42a3      	cmp	r3, r4
 8009a10:	d101      	bne.n	8009a16 <_malloc_r+0xca>
 8009a12:	602a      	str	r2, [r5, #0]
 8009a14:	e7ea      	b.n	80099ec <_malloc_r+0xa0>
 8009a16:	605a      	str	r2, [r3, #4]
 8009a18:	e7e8      	b.n	80099ec <_malloc_r+0xa0>
 8009a1a:	0023      	movs	r3, r4
 8009a1c:	6864      	ldr	r4, [r4, #4]
 8009a1e:	e7a7      	b.n	8009970 <_malloc_r+0x24>
 8009a20:	002c      	movs	r4, r5
 8009a22:	686d      	ldr	r5, [r5, #4]
 8009a24:	e7af      	b.n	8009986 <_malloc_r+0x3a>
 8009a26:	230c      	movs	r3, #12
 8009a28:	0030      	movs	r0, r6
 8009a2a:	6033      	str	r3, [r6, #0]
 8009a2c:	f000 fa74 	bl	8009f18 <__malloc_unlock>
 8009a30:	e7cd      	b.n	80099ce <_malloc_r+0x82>
 8009a32:	46c0      	nop			; (mov r8, r8)
 8009a34:	20000818 	.word	0x20000818

08009a38 <iprintf>:
 8009a38:	b40f      	push	{r0, r1, r2, r3}
 8009a3a:	4b0b      	ldr	r3, [pc, #44]	; (8009a68 <iprintf+0x30>)
 8009a3c:	b513      	push	{r0, r1, r4, lr}
 8009a3e:	681c      	ldr	r4, [r3, #0]
 8009a40:	2c00      	cmp	r4, #0
 8009a42:	d005      	beq.n	8009a50 <iprintf+0x18>
 8009a44:	69a3      	ldr	r3, [r4, #24]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d102      	bne.n	8009a50 <iprintf+0x18>
 8009a4a:	0020      	movs	r0, r4
 8009a4c:	f7ff fe3a 	bl	80096c4 <__sinit>
 8009a50:	ab05      	add	r3, sp, #20
 8009a52:	0020      	movs	r0, r4
 8009a54:	9a04      	ldr	r2, [sp, #16]
 8009a56:	68a1      	ldr	r1, [r4, #8]
 8009a58:	9301      	str	r3, [sp, #4]
 8009a5a:	f000 fa8d 	bl	8009f78 <_vfiprintf_r>
 8009a5e:	bc16      	pop	{r1, r2, r4}
 8009a60:	bc08      	pop	{r3}
 8009a62:	b004      	add	sp, #16
 8009a64:	4718      	bx	r3
 8009a66:	46c0      	nop			; (mov r8, r8)
 8009a68:	2000005c 	.word	0x2000005c

08009a6c <_puts_r>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	0005      	movs	r5, r0
 8009a70:	000e      	movs	r6, r1
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d004      	beq.n	8009a80 <_puts_r+0x14>
 8009a76:	6983      	ldr	r3, [r0, #24]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d101      	bne.n	8009a80 <_puts_r+0x14>
 8009a7c:	f7ff fe22 	bl	80096c4 <__sinit>
 8009a80:	69ab      	ldr	r3, [r5, #24]
 8009a82:	68ac      	ldr	r4, [r5, #8]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d102      	bne.n	8009a8e <_puts_r+0x22>
 8009a88:	0028      	movs	r0, r5
 8009a8a:	f7ff fe1b 	bl	80096c4 <__sinit>
 8009a8e:	4b2d      	ldr	r3, [pc, #180]	; (8009b44 <_puts_r+0xd8>)
 8009a90:	429c      	cmp	r4, r3
 8009a92:	d122      	bne.n	8009ada <_puts_r+0x6e>
 8009a94:	686c      	ldr	r4, [r5, #4]
 8009a96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a98:	07db      	lsls	r3, r3, #31
 8009a9a:	d405      	bmi.n	8009aa8 <_puts_r+0x3c>
 8009a9c:	89a3      	ldrh	r3, [r4, #12]
 8009a9e:	059b      	lsls	r3, r3, #22
 8009aa0:	d402      	bmi.n	8009aa8 <_puts_r+0x3c>
 8009aa2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aa4:	f7ff fed3 	bl	800984e <__retarget_lock_acquire_recursive>
 8009aa8:	89a3      	ldrh	r3, [r4, #12]
 8009aaa:	071b      	lsls	r3, r3, #28
 8009aac:	d502      	bpl.n	8009ab4 <_puts_r+0x48>
 8009aae:	6923      	ldr	r3, [r4, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d129      	bne.n	8009b08 <_puts_r+0x9c>
 8009ab4:	0021      	movs	r1, r4
 8009ab6:	0028      	movs	r0, r5
 8009ab8:	f000 f91c 	bl	8009cf4 <__swsetup_r>
 8009abc:	2800      	cmp	r0, #0
 8009abe:	d023      	beq.n	8009b08 <_puts_r+0x9c>
 8009ac0:	2501      	movs	r5, #1
 8009ac2:	426d      	negs	r5, r5
 8009ac4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ac6:	07db      	lsls	r3, r3, #31
 8009ac8:	d405      	bmi.n	8009ad6 <_puts_r+0x6a>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	059b      	lsls	r3, r3, #22
 8009ace:	d402      	bmi.n	8009ad6 <_puts_r+0x6a>
 8009ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ad2:	f7ff febd 	bl	8009850 <__retarget_lock_release_recursive>
 8009ad6:	0028      	movs	r0, r5
 8009ad8:	bd70      	pop	{r4, r5, r6, pc}
 8009ada:	4b1b      	ldr	r3, [pc, #108]	; (8009b48 <_puts_r+0xdc>)
 8009adc:	429c      	cmp	r4, r3
 8009ade:	d101      	bne.n	8009ae4 <_puts_r+0x78>
 8009ae0:	68ac      	ldr	r4, [r5, #8]
 8009ae2:	e7d8      	b.n	8009a96 <_puts_r+0x2a>
 8009ae4:	4b19      	ldr	r3, [pc, #100]	; (8009b4c <_puts_r+0xe0>)
 8009ae6:	429c      	cmp	r4, r3
 8009ae8:	d1d5      	bne.n	8009a96 <_puts_r+0x2a>
 8009aea:	68ec      	ldr	r4, [r5, #12]
 8009aec:	e7d3      	b.n	8009a96 <_puts_r+0x2a>
 8009aee:	3601      	adds	r6, #1
 8009af0:	60a3      	str	r3, [r4, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	da04      	bge.n	8009b00 <_puts_r+0x94>
 8009af6:	69a2      	ldr	r2, [r4, #24]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	dc16      	bgt.n	8009b2a <_puts_r+0xbe>
 8009afc:	290a      	cmp	r1, #10
 8009afe:	d014      	beq.n	8009b2a <_puts_r+0xbe>
 8009b00:	6823      	ldr	r3, [r4, #0]
 8009b02:	1c5a      	adds	r2, r3, #1
 8009b04:	6022      	str	r2, [r4, #0]
 8009b06:	7019      	strb	r1, [r3, #0]
 8009b08:	68a3      	ldr	r3, [r4, #8]
 8009b0a:	7831      	ldrb	r1, [r6, #0]
 8009b0c:	3b01      	subs	r3, #1
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d1ed      	bne.n	8009aee <_puts_r+0x82>
 8009b12:	60a3      	str	r3, [r4, #8]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	da0f      	bge.n	8009b38 <_puts_r+0xcc>
 8009b18:	0028      	movs	r0, r5
 8009b1a:	0022      	movs	r2, r4
 8009b1c:	310a      	adds	r1, #10
 8009b1e:	f000 f87f 	bl	8009c20 <__swbuf_r>
 8009b22:	250a      	movs	r5, #10
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d1cd      	bne.n	8009ac4 <_puts_r+0x58>
 8009b28:	e7ca      	b.n	8009ac0 <_puts_r+0x54>
 8009b2a:	0022      	movs	r2, r4
 8009b2c:	0028      	movs	r0, r5
 8009b2e:	f000 f877 	bl	8009c20 <__swbuf_r>
 8009b32:	1c43      	adds	r3, r0, #1
 8009b34:	d1e8      	bne.n	8009b08 <_puts_r+0x9c>
 8009b36:	e7c3      	b.n	8009ac0 <_puts_r+0x54>
 8009b38:	250a      	movs	r5, #10
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	1c5a      	adds	r2, r3, #1
 8009b3e:	6022      	str	r2, [r4, #0]
 8009b40:	701d      	strb	r5, [r3, #0]
 8009b42:	e7bf      	b.n	8009ac4 <_puts_r+0x58>
 8009b44:	0800ae68 	.word	0x0800ae68
 8009b48:	0800ae88 	.word	0x0800ae88
 8009b4c:	0800ae48 	.word	0x0800ae48

08009b50 <puts>:
 8009b50:	b510      	push	{r4, lr}
 8009b52:	4b03      	ldr	r3, [pc, #12]	; (8009b60 <puts+0x10>)
 8009b54:	0001      	movs	r1, r0
 8009b56:	6818      	ldr	r0, [r3, #0]
 8009b58:	f7ff ff88 	bl	8009a6c <_puts_r>
 8009b5c:	bd10      	pop	{r4, pc}
 8009b5e:	46c0      	nop			; (mov r8, r8)
 8009b60:	2000005c 	.word	0x2000005c

08009b64 <_sbrk_r>:
 8009b64:	2300      	movs	r3, #0
 8009b66:	b570      	push	{r4, r5, r6, lr}
 8009b68:	4d06      	ldr	r5, [pc, #24]	; (8009b84 <_sbrk_r+0x20>)
 8009b6a:	0004      	movs	r4, r0
 8009b6c:	0008      	movs	r0, r1
 8009b6e:	602b      	str	r3, [r5, #0]
 8009b70:	f7fa fc28 	bl	80043c4 <_sbrk>
 8009b74:	1c43      	adds	r3, r0, #1
 8009b76:	d103      	bne.n	8009b80 <_sbrk_r+0x1c>
 8009b78:	682b      	ldr	r3, [r5, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d000      	beq.n	8009b80 <_sbrk_r+0x1c>
 8009b7e:	6023      	str	r3, [r4, #0]
 8009b80:	bd70      	pop	{r4, r5, r6, pc}
 8009b82:	46c0      	nop			; (mov r8, r8)
 8009b84:	20000820 	.word	0x20000820

08009b88 <__sread>:
 8009b88:	b570      	push	{r4, r5, r6, lr}
 8009b8a:	000c      	movs	r4, r1
 8009b8c:	250e      	movs	r5, #14
 8009b8e:	5f49      	ldrsh	r1, [r1, r5]
 8009b90:	f000 fcae 	bl	800a4f0 <_read_r>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	db03      	blt.n	8009ba0 <__sread+0x18>
 8009b98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009b9a:	181b      	adds	r3, r3, r0
 8009b9c:	6563      	str	r3, [r4, #84]	; 0x54
 8009b9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ba0:	89a3      	ldrh	r3, [r4, #12]
 8009ba2:	4a02      	ldr	r2, [pc, #8]	; (8009bac <__sread+0x24>)
 8009ba4:	4013      	ands	r3, r2
 8009ba6:	81a3      	strh	r3, [r4, #12]
 8009ba8:	e7f9      	b.n	8009b9e <__sread+0x16>
 8009baa:	46c0      	nop			; (mov r8, r8)
 8009bac:	ffffefff 	.word	0xffffefff

08009bb0 <__swrite>:
 8009bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb2:	001f      	movs	r7, r3
 8009bb4:	898b      	ldrh	r3, [r1, #12]
 8009bb6:	0005      	movs	r5, r0
 8009bb8:	000c      	movs	r4, r1
 8009bba:	0016      	movs	r6, r2
 8009bbc:	05db      	lsls	r3, r3, #23
 8009bbe:	d505      	bpl.n	8009bcc <__swrite+0x1c>
 8009bc0:	230e      	movs	r3, #14
 8009bc2:	5ec9      	ldrsh	r1, [r1, r3]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2302      	movs	r3, #2
 8009bc8:	f000 f91e 	bl	8009e08 <_lseek_r>
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	4a05      	ldr	r2, [pc, #20]	; (8009be4 <__swrite+0x34>)
 8009bd0:	0028      	movs	r0, r5
 8009bd2:	4013      	ands	r3, r2
 8009bd4:	81a3      	strh	r3, [r4, #12]
 8009bd6:	0032      	movs	r2, r6
 8009bd8:	230e      	movs	r3, #14
 8009bda:	5ee1      	ldrsh	r1, [r4, r3]
 8009bdc:	003b      	movs	r3, r7
 8009bde:	f000 f875 	bl	8009ccc <_write_r>
 8009be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009be4:	ffffefff 	.word	0xffffefff

08009be8 <__sseek>:
 8009be8:	b570      	push	{r4, r5, r6, lr}
 8009bea:	000c      	movs	r4, r1
 8009bec:	250e      	movs	r5, #14
 8009bee:	5f49      	ldrsh	r1, [r1, r5]
 8009bf0:	f000 f90a 	bl	8009e08 <_lseek_r>
 8009bf4:	89a3      	ldrh	r3, [r4, #12]
 8009bf6:	1c42      	adds	r2, r0, #1
 8009bf8:	d103      	bne.n	8009c02 <__sseek+0x1a>
 8009bfa:	4a05      	ldr	r2, [pc, #20]	; (8009c10 <__sseek+0x28>)
 8009bfc:	4013      	ands	r3, r2
 8009bfe:	81a3      	strh	r3, [r4, #12]
 8009c00:	bd70      	pop	{r4, r5, r6, pc}
 8009c02:	2280      	movs	r2, #128	; 0x80
 8009c04:	0152      	lsls	r2, r2, #5
 8009c06:	4313      	orrs	r3, r2
 8009c08:	81a3      	strh	r3, [r4, #12]
 8009c0a:	6560      	str	r0, [r4, #84]	; 0x54
 8009c0c:	e7f8      	b.n	8009c00 <__sseek+0x18>
 8009c0e:	46c0      	nop			; (mov r8, r8)
 8009c10:	ffffefff 	.word	0xffffefff

08009c14 <__sclose>:
 8009c14:	b510      	push	{r4, lr}
 8009c16:	230e      	movs	r3, #14
 8009c18:	5ec9      	ldrsh	r1, [r1, r3]
 8009c1a:	f000 f8e3 	bl	8009de4 <_close_r>
 8009c1e:	bd10      	pop	{r4, pc}

08009c20 <__swbuf_r>:
 8009c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c22:	0005      	movs	r5, r0
 8009c24:	000e      	movs	r6, r1
 8009c26:	0014      	movs	r4, r2
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d004      	beq.n	8009c36 <__swbuf_r+0x16>
 8009c2c:	6983      	ldr	r3, [r0, #24]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d101      	bne.n	8009c36 <__swbuf_r+0x16>
 8009c32:	f7ff fd47 	bl	80096c4 <__sinit>
 8009c36:	4b22      	ldr	r3, [pc, #136]	; (8009cc0 <__swbuf_r+0xa0>)
 8009c38:	429c      	cmp	r4, r3
 8009c3a:	d12e      	bne.n	8009c9a <__swbuf_r+0x7a>
 8009c3c:	686c      	ldr	r4, [r5, #4]
 8009c3e:	69a3      	ldr	r3, [r4, #24]
 8009c40:	60a3      	str	r3, [r4, #8]
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	071b      	lsls	r3, r3, #28
 8009c46:	d532      	bpl.n	8009cae <__swbuf_r+0x8e>
 8009c48:	6923      	ldr	r3, [r4, #16]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d02f      	beq.n	8009cae <__swbuf_r+0x8e>
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	6922      	ldr	r2, [r4, #16]
 8009c52:	b2f7      	uxtb	r7, r6
 8009c54:	1a98      	subs	r0, r3, r2
 8009c56:	6963      	ldr	r3, [r4, #20]
 8009c58:	b2f6      	uxtb	r6, r6
 8009c5a:	4283      	cmp	r3, r0
 8009c5c:	dc05      	bgt.n	8009c6a <__swbuf_r+0x4a>
 8009c5e:	0021      	movs	r1, r4
 8009c60:	0028      	movs	r0, r5
 8009c62:	f7ff fc77 	bl	8009554 <_fflush_r>
 8009c66:	2800      	cmp	r0, #0
 8009c68:	d127      	bne.n	8009cba <__swbuf_r+0x9a>
 8009c6a:	68a3      	ldr	r3, [r4, #8]
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	60a3      	str	r3, [r4, #8]
 8009c72:	6823      	ldr	r3, [r4, #0]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	6022      	str	r2, [r4, #0]
 8009c78:	701f      	strb	r7, [r3, #0]
 8009c7a:	6963      	ldr	r3, [r4, #20]
 8009c7c:	4283      	cmp	r3, r0
 8009c7e:	d004      	beq.n	8009c8a <__swbuf_r+0x6a>
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	07db      	lsls	r3, r3, #31
 8009c84:	d507      	bpl.n	8009c96 <__swbuf_r+0x76>
 8009c86:	2e0a      	cmp	r6, #10
 8009c88:	d105      	bne.n	8009c96 <__swbuf_r+0x76>
 8009c8a:	0021      	movs	r1, r4
 8009c8c:	0028      	movs	r0, r5
 8009c8e:	f7ff fc61 	bl	8009554 <_fflush_r>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	d111      	bne.n	8009cba <__swbuf_r+0x9a>
 8009c96:	0030      	movs	r0, r6
 8009c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c9a:	4b0a      	ldr	r3, [pc, #40]	; (8009cc4 <__swbuf_r+0xa4>)
 8009c9c:	429c      	cmp	r4, r3
 8009c9e:	d101      	bne.n	8009ca4 <__swbuf_r+0x84>
 8009ca0:	68ac      	ldr	r4, [r5, #8]
 8009ca2:	e7cc      	b.n	8009c3e <__swbuf_r+0x1e>
 8009ca4:	4b08      	ldr	r3, [pc, #32]	; (8009cc8 <__swbuf_r+0xa8>)
 8009ca6:	429c      	cmp	r4, r3
 8009ca8:	d1c9      	bne.n	8009c3e <__swbuf_r+0x1e>
 8009caa:	68ec      	ldr	r4, [r5, #12]
 8009cac:	e7c7      	b.n	8009c3e <__swbuf_r+0x1e>
 8009cae:	0021      	movs	r1, r4
 8009cb0:	0028      	movs	r0, r5
 8009cb2:	f000 f81f 	bl	8009cf4 <__swsetup_r>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	d0c9      	beq.n	8009c4e <__swbuf_r+0x2e>
 8009cba:	2601      	movs	r6, #1
 8009cbc:	4276      	negs	r6, r6
 8009cbe:	e7ea      	b.n	8009c96 <__swbuf_r+0x76>
 8009cc0:	0800ae68 	.word	0x0800ae68
 8009cc4:	0800ae88 	.word	0x0800ae88
 8009cc8:	0800ae48 	.word	0x0800ae48

08009ccc <_write_r>:
 8009ccc:	b570      	push	{r4, r5, r6, lr}
 8009cce:	0004      	movs	r4, r0
 8009cd0:	0008      	movs	r0, r1
 8009cd2:	0011      	movs	r1, r2
 8009cd4:	001a      	movs	r2, r3
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	4d05      	ldr	r5, [pc, #20]	; (8009cf0 <_write_r+0x24>)
 8009cda:	602b      	str	r3, [r5, #0]
 8009cdc:	f7fa fb29 	bl	8004332 <_write>
 8009ce0:	1c43      	adds	r3, r0, #1
 8009ce2:	d103      	bne.n	8009cec <_write_r+0x20>
 8009ce4:	682b      	ldr	r3, [r5, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d000      	beq.n	8009cec <_write_r+0x20>
 8009cea:	6023      	str	r3, [r4, #0]
 8009cec:	bd70      	pop	{r4, r5, r6, pc}
 8009cee:	46c0      	nop			; (mov r8, r8)
 8009cf0:	20000820 	.word	0x20000820

08009cf4 <__swsetup_r>:
 8009cf4:	4b37      	ldr	r3, [pc, #220]	; (8009dd4 <__swsetup_r+0xe0>)
 8009cf6:	b570      	push	{r4, r5, r6, lr}
 8009cf8:	681d      	ldr	r5, [r3, #0]
 8009cfa:	0006      	movs	r6, r0
 8009cfc:	000c      	movs	r4, r1
 8009cfe:	2d00      	cmp	r5, #0
 8009d00:	d005      	beq.n	8009d0e <__swsetup_r+0x1a>
 8009d02:	69ab      	ldr	r3, [r5, #24]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d102      	bne.n	8009d0e <__swsetup_r+0x1a>
 8009d08:	0028      	movs	r0, r5
 8009d0a:	f7ff fcdb 	bl	80096c4 <__sinit>
 8009d0e:	4b32      	ldr	r3, [pc, #200]	; (8009dd8 <__swsetup_r+0xe4>)
 8009d10:	429c      	cmp	r4, r3
 8009d12:	d10f      	bne.n	8009d34 <__swsetup_r+0x40>
 8009d14:	686c      	ldr	r4, [r5, #4]
 8009d16:	230c      	movs	r3, #12
 8009d18:	5ee2      	ldrsh	r2, [r4, r3]
 8009d1a:	b293      	uxth	r3, r2
 8009d1c:	0711      	lsls	r1, r2, #28
 8009d1e:	d42d      	bmi.n	8009d7c <__swsetup_r+0x88>
 8009d20:	06d9      	lsls	r1, r3, #27
 8009d22:	d411      	bmi.n	8009d48 <__swsetup_r+0x54>
 8009d24:	2309      	movs	r3, #9
 8009d26:	2001      	movs	r0, #1
 8009d28:	6033      	str	r3, [r6, #0]
 8009d2a:	3337      	adds	r3, #55	; 0x37
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	81a3      	strh	r3, [r4, #12]
 8009d30:	4240      	negs	r0, r0
 8009d32:	bd70      	pop	{r4, r5, r6, pc}
 8009d34:	4b29      	ldr	r3, [pc, #164]	; (8009ddc <__swsetup_r+0xe8>)
 8009d36:	429c      	cmp	r4, r3
 8009d38:	d101      	bne.n	8009d3e <__swsetup_r+0x4a>
 8009d3a:	68ac      	ldr	r4, [r5, #8]
 8009d3c:	e7eb      	b.n	8009d16 <__swsetup_r+0x22>
 8009d3e:	4b28      	ldr	r3, [pc, #160]	; (8009de0 <__swsetup_r+0xec>)
 8009d40:	429c      	cmp	r4, r3
 8009d42:	d1e8      	bne.n	8009d16 <__swsetup_r+0x22>
 8009d44:	68ec      	ldr	r4, [r5, #12]
 8009d46:	e7e6      	b.n	8009d16 <__swsetup_r+0x22>
 8009d48:	075b      	lsls	r3, r3, #29
 8009d4a:	d513      	bpl.n	8009d74 <__swsetup_r+0x80>
 8009d4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d4e:	2900      	cmp	r1, #0
 8009d50:	d008      	beq.n	8009d64 <__swsetup_r+0x70>
 8009d52:	0023      	movs	r3, r4
 8009d54:	3344      	adds	r3, #68	; 0x44
 8009d56:	4299      	cmp	r1, r3
 8009d58:	d002      	beq.n	8009d60 <__swsetup_r+0x6c>
 8009d5a:	0030      	movs	r0, r6
 8009d5c:	f7ff fd8a 	bl	8009874 <_free_r>
 8009d60:	2300      	movs	r3, #0
 8009d62:	6363      	str	r3, [r4, #52]	; 0x34
 8009d64:	2224      	movs	r2, #36	; 0x24
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	4393      	bics	r3, r2
 8009d6a:	81a3      	strh	r3, [r4, #12]
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	6063      	str	r3, [r4, #4]
 8009d70:	6923      	ldr	r3, [r4, #16]
 8009d72:	6023      	str	r3, [r4, #0]
 8009d74:	2308      	movs	r3, #8
 8009d76:	89a2      	ldrh	r2, [r4, #12]
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	81a3      	strh	r3, [r4, #12]
 8009d7c:	6923      	ldr	r3, [r4, #16]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10b      	bne.n	8009d9a <__swsetup_r+0xa6>
 8009d82:	21a0      	movs	r1, #160	; 0xa0
 8009d84:	2280      	movs	r2, #128	; 0x80
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	0089      	lsls	r1, r1, #2
 8009d8a:	0092      	lsls	r2, r2, #2
 8009d8c:	400b      	ands	r3, r1
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d003      	beq.n	8009d9a <__swsetup_r+0xa6>
 8009d92:	0021      	movs	r1, r4
 8009d94:	0030      	movs	r0, r6
 8009d96:	f000 f873 	bl	8009e80 <__smakebuf_r>
 8009d9a:	220c      	movs	r2, #12
 8009d9c:	5ea3      	ldrsh	r3, [r4, r2]
 8009d9e:	2001      	movs	r0, #1
 8009da0:	001a      	movs	r2, r3
 8009da2:	b299      	uxth	r1, r3
 8009da4:	4002      	ands	r2, r0
 8009da6:	4203      	tst	r3, r0
 8009da8:	d00f      	beq.n	8009dca <__swsetup_r+0xd6>
 8009daa:	2200      	movs	r2, #0
 8009dac:	60a2      	str	r2, [r4, #8]
 8009dae:	6962      	ldr	r2, [r4, #20]
 8009db0:	4252      	negs	r2, r2
 8009db2:	61a2      	str	r2, [r4, #24]
 8009db4:	2000      	movs	r0, #0
 8009db6:	6922      	ldr	r2, [r4, #16]
 8009db8:	4282      	cmp	r2, r0
 8009dba:	d1ba      	bne.n	8009d32 <__swsetup_r+0x3e>
 8009dbc:	060a      	lsls	r2, r1, #24
 8009dbe:	d5b8      	bpl.n	8009d32 <__swsetup_r+0x3e>
 8009dc0:	2240      	movs	r2, #64	; 0x40
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	81a3      	strh	r3, [r4, #12]
 8009dc6:	3801      	subs	r0, #1
 8009dc8:	e7b3      	b.n	8009d32 <__swsetup_r+0x3e>
 8009dca:	0788      	lsls	r0, r1, #30
 8009dcc:	d400      	bmi.n	8009dd0 <__swsetup_r+0xdc>
 8009dce:	6962      	ldr	r2, [r4, #20]
 8009dd0:	60a2      	str	r2, [r4, #8]
 8009dd2:	e7ef      	b.n	8009db4 <__swsetup_r+0xc0>
 8009dd4:	2000005c 	.word	0x2000005c
 8009dd8:	0800ae68 	.word	0x0800ae68
 8009ddc:	0800ae88 	.word	0x0800ae88
 8009de0:	0800ae48 	.word	0x0800ae48

08009de4 <_close_r>:
 8009de4:	2300      	movs	r3, #0
 8009de6:	b570      	push	{r4, r5, r6, lr}
 8009de8:	4d06      	ldr	r5, [pc, #24]	; (8009e04 <_close_r+0x20>)
 8009dea:	0004      	movs	r4, r0
 8009dec:	0008      	movs	r0, r1
 8009dee:	602b      	str	r3, [r5, #0]
 8009df0:	f7fa fabb 	bl	800436a <_close>
 8009df4:	1c43      	adds	r3, r0, #1
 8009df6:	d103      	bne.n	8009e00 <_close_r+0x1c>
 8009df8:	682b      	ldr	r3, [r5, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d000      	beq.n	8009e00 <_close_r+0x1c>
 8009dfe:	6023      	str	r3, [r4, #0]
 8009e00:	bd70      	pop	{r4, r5, r6, pc}
 8009e02:	46c0      	nop			; (mov r8, r8)
 8009e04:	20000820 	.word	0x20000820

08009e08 <_lseek_r>:
 8009e08:	b570      	push	{r4, r5, r6, lr}
 8009e0a:	0004      	movs	r4, r0
 8009e0c:	0008      	movs	r0, r1
 8009e0e:	0011      	movs	r1, r2
 8009e10:	001a      	movs	r2, r3
 8009e12:	2300      	movs	r3, #0
 8009e14:	4d05      	ldr	r5, [pc, #20]	; (8009e2c <_lseek_r+0x24>)
 8009e16:	602b      	str	r3, [r5, #0]
 8009e18:	f7fa fac8 	bl	80043ac <_lseek>
 8009e1c:	1c43      	adds	r3, r0, #1
 8009e1e:	d103      	bne.n	8009e28 <_lseek_r+0x20>
 8009e20:	682b      	ldr	r3, [r5, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d000      	beq.n	8009e28 <_lseek_r+0x20>
 8009e26:	6023      	str	r3, [r4, #0]
 8009e28:	bd70      	pop	{r4, r5, r6, pc}
 8009e2a:	46c0      	nop			; (mov r8, r8)
 8009e2c:	20000820 	.word	0x20000820

08009e30 <__swhatbuf_r>:
 8009e30:	b570      	push	{r4, r5, r6, lr}
 8009e32:	000e      	movs	r6, r1
 8009e34:	001d      	movs	r5, r3
 8009e36:	230e      	movs	r3, #14
 8009e38:	5ec9      	ldrsh	r1, [r1, r3]
 8009e3a:	0014      	movs	r4, r2
 8009e3c:	b096      	sub	sp, #88	; 0x58
 8009e3e:	2900      	cmp	r1, #0
 8009e40:	da08      	bge.n	8009e54 <__swhatbuf_r+0x24>
 8009e42:	220c      	movs	r2, #12
 8009e44:	5eb3      	ldrsh	r3, [r6, r2]
 8009e46:	2200      	movs	r2, #0
 8009e48:	602a      	str	r2, [r5, #0]
 8009e4a:	061b      	lsls	r3, r3, #24
 8009e4c:	d411      	bmi.n	8009e72 <__swhatbuf_r+0x42>
 8009e4e:	2380      	movs	r3, #128	; 0x80
 8009e50:	00db      	lsls	r3, r3, #3
 8009e52:	e00f      	b.n	8009e74 <__swhatbuf_r+0x44>
 8009e54:	466a      	mov	r2, sp
 8009e56:	f000 fb5f 	bl	800a518 <_fstat_r>
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	dbf1      	blt.n	8009e42 <__swhatbuf_r+0x12>
 8009e5e:	23f0      	movs	r3, #240	; 0xf0
 8009e60:	9901      	ldr	r1, [sp, #4]
 8009e62:	021b      	lsls	r3, r3, #8
 8009e64:	4019      	ands	r1, r3
 8009e66:	4b05      	ldr	r3, [pc, #20]	; (8009e7c <__swhatbuf_r+0x4c>)
 8009e68:	18c9      	adds	r1, r1, r3
 8009e6a:	424b      	negs	r3, r1
 8009e6c:	4159      	adcs	r1, r3
 8009e6e:	6029      	str	r1, [r5, #0]
 8009e70:	e7ed      	b.n	8009e4e <__swhatbuf_r+0x1e>
 8009e72:	2340      	movs	r3, #64	; 0x40
 8009e74:	2000      	movs	r0, #0
 8009e76:	6023      	str	r3, [r4, #0]
 8009e78:	b016      	add	sp, #88	; 0x58
 8009e7a:	bd70      	pop	{r4, r5, r6, pc}
 8009e7c:	ffffe000 	.word	0xffffe000

08009e80 <__smakebuf_r>:
 8009e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e82:	2602      	movs	r6, #2
 8009e84:	898b      	ldrh	r3, [r1, #12]
 8009e86:	0005      	movs	r5, r0
 8009e88:	000c      	movs	r4, r1
 8009e8a:	4233      	tst	r3, r6
 8009e8c:	d006      	beq.n	8009e9c <__smakebuf_r+0x1c>
 8009e8e:	0023      	movs	r3, r4
 8009e90:	3347      	adds	r3, #71	; 0x47
 8009e92:	6023      	str	r3, [r4, #0]
 8009e94:	6123      	str	r3, [r4, #16]
 8009e96:	2301      	movs	r3, #1
 8009e98:	6163      	str	r3, [r4, #20]
 8009e9a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009e9c:	466a      	mov	r2, sp
 8009e9e:	ab01      	add	r3, sp, #4
 8009ea0:	f7ff ffc6 	bl	8009e30 <__swhatbuf_r>
 8009ea4:	9900      	ldr	r1, [sp, #0]
 8009ea6:	0007      	movs	r7, r0
 8009ea8:	0028      	movs	r0, r5
 8009eaa:	f7ff fd4f 	bl	800994c <_malloc_r>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d108      	bne.n	8009ec4 <__smakebuf_r+0x44>
 8009eb2:	220c      	movs	r2, #12
 8009eb4:	5ea3      	ldrsh	r3, [r4, r2]
 8009eb6:	059a      	lsls	r2, r3, #22
 8009eb8:	d4ef      	bmi.n	8009e9a <__smakebuf_r+0x1a>
 8009eba:	2203      	movs	r2, #3
 8009ebc:	4393      	bics	r3, r2
 8009ebe:	431e      	orrs	r6, r3
 8009ec0:	81a6      	strh	r6, [r4, #12]
 8009ec2:	e7e4      	b.n	8009e8e <__smakebuf_r+0xe>
 8009ec4:	4b0f      	ldr	r3, [pc, #60]	; (8009f04 <__smakebuf_r+0x84>)
 8009ec6:	62ab      	str	r3, [r5, #40]	; 0x28
 8009ec8:	2380      	movs	r3, #128	; 0x80
 8009eca:	89a2      	ldrh	r2, [r4, #12]
 8009ecc:	6020      	str	r0, [r4, #0]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	81a3      	strh	r3, [r4, #12]
 8009ed2:	9b00      	ldr	r3, [sp, #0]
 8009ed4:	6120      	str	r0, [r4, #16]
 8009ed6:	6163      	str	r3, [r4, #20]
 8009ed8:	9b01      	ldr	r3, [sp, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d00d      	beq.n	8009efa <__smakebuf_r+0x7a>
 8009ede:	0028      	movs	r0, r5
 8009ee0:	230e      	movs	r3, #14
 8009ee2:	5ee1      	ldrsh	r1, [r4, r3]
 8009ee4:	f000 fb2a 	bl	800a53c <_isatty_r>
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	d006      	beq.n	8009efa <__smakebuf_r+0x7a>
 8009eec:	2203      	movs	r2, #3
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	4393      	bics	r3, r2
 8009ef2:	001a      	movs	r2, r3
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	81a3      	strh	r3, [r4, #12]
 8009efa:	89a0      	ldrh	r0, [r4, #12]
 8009efc:	4307      	orrs	r7, r0
 8009efe:	81a7      	strh	r7, [r4, #12]
 8009f00:	e7cb      	b.n	8009e9a <__smakebuf_r+0x1a>
 8009f02:	46c0      	nop			; (mov r8, r8)
 8009f04:	08009649 	.word	0x08009649

08009f08 <__malloc_lock>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	4802      	ldr	r0, [pc, #8]	; (8009f14 <__malloc_lock+0xc>)
 8009f0c:	f7ff fc9f 	bl	800984e <__retarget_lock_acquire_recursive>
 8009f10:	bd10      	pop	{r4, pc}
 8009f12:	46c0      	nop			; (mov r8, r8)
 8009f14:	20000814 	.word	0x20000814

08009f18 <__malloc_unlock>:
 8009f18:	b510      	push	{r4, lr}
 8009f1a:	4802      	ldr	r0, [pc, #8]	; (8009f24 <__malloc_unlock+0xc>)
 8009f1c:	f7ff fc98 	bl	8009850 <__retarget_lock_release_recursive>
 8009f20:	bd10      	pop	{r4, pc}
 8009f22:	46c0      	nop			; (mov r8, r8)
 8009f24:	20000814 	.word	0x20000814

08009f28 <__sfputc_r>:
 8009f28:	6893      	ldr	r3, [r2, #8]
 8009f2a:	b510      	push	{r4, lr}
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	6093      	str	r3, [r2, #8]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	da04      	bge.n	8009f3e <__sfputc_r+0x16>
 8009f34:	6994      	ldr	r4, [r2, #24]
 8009f36:	42a3      	cmp	r3, r4
 8009f38:	db07      	blt.n	8009f4a <__sfputc_r+0x22>
 8009f3a:	290a      	cmp	r1, #10
 8009f3c:	d005      	beq.n	8009f4a <__sfputc_r+0x22>
 8009f3e:	6813      	ldr	r3, [r2, #0]
 8009f40:	1c58      	adds	r0, r3, #1
 8009f42:	6010      	str	r0, [r2, #0]
 8009f44:	7019      	strb	r1, [r3, #0]
 8009f46:	0008      	movs	r0, r1
 8009f48:	bd10      	pop	{r4, pc}
 8009f4a:	f7ff fe69 	bl	8009c20 <__swbuf_r>
 8009f4e:	0001      	movs	r1, r0
 8009f50:	e7f9      	b.n	8009f46 <__sfputc_r+0x1e>

08009f52 <__sfputs_r>:
 8009f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f54:	0006      	movs	r6, r0
 8009f56:	000f      	movs	r7, r1
 8009f58:	0014      	movs	r4, r2
 8009f5a:	18d5      	adds	r5, r2, r3
 8009f5c:	42ac      	cmp	r4, r5
 8009f5e:	d101      	bne.n	8009f64 <__sfputs_r+0x12>
 8009f60:	2000      	movs	r0, #0
 8009f62:	e007      	b.n	8009f74 <__sfputs_r+0x22>
 8009f64:	7821      	ldrb	r1, [r4, #0]
 8009f66:	003a      	movs	r2, r7
 8009f68:	0030      	movs	r0, r6
 8009f6a:	f7ff ffdd 	bl	8009f28 <__sfputc_r>
 8009f6e:	3401      	adds	r4, #1
 8009f70:	1c43      	adds	r3, r0, #1
 8009f72:	d1f3      	bne.n	8009f5c <__sfputs_r+0xa>
 8009f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f78 <_vfiprintf_r>:
 8009f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f7a:	b0a1      	sub	sp, #132	; 0x84
 8009f7c:	0006      	movs	r6, r0
 8009f7e:	000c      	movs	r4, r1
 8009f80:	001f      	movs	r7, r3
 8009f82:	9203      	str	r2, [sp, #12]
 8009f84:	2800      	cmp	r0, #0
 8009f86:	d004      	beq.n	8009f92 <_vfiprintf_r+0x1a>
 8009f88:	6983      	ldr	r3, [r0, #24]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d101      	bne.n	8009f92 <_vfiprintf_r+0x1a>
 8009f8e:	f7ff fb99 	bl	80096c4 <__sinit>
 8009f92:	4b8e      	ldr	r3, [pc, #568]	; (800a1cc <_vfiprintf_r+0x254>)
 8009f94:	429c      	cmp	r4, r3
 8009f96:	d11c      	bne.n	8009fd2 <_vfiprintf_r+0x5a>
 8009f98:	6874      	ldr	r4, [r6, #4]
 8009f9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f9c:	07db      	lsls	r3, r3, #31
 8009f9e:	d405      	bmi.n	8009fac <_vfiprintf_r+0x34>
 8009fa0:	89a3      	ldrh	r3, [r4, #12]
 8009fa2:	059b      	lsls	r3, r3, #22
 8009fa4:	d402      	bmi.n	8009fac <_vfiprintf_r+0x34>
 8009fa6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fa8:	f7ff fc51 	bl	800984e <__retarget_lock_acquire_recursive>
 8009fac:	89a3      	ldrh	r3, [r4, #12]
 8009fae:	071b      	lsls	r3, r3, #28
 8009fb0:	d502      	bpl.n	8009fb8 <_vfiprintf_r+0x40>
 8009fb2:	6923      	ldr	r3, [r4, #16]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d11d      	bne.n	8009ff4 <_vfiprintf_r+0x7c>
 8009fb8:	0021      	movs	r1, r4
 8009fba:	0030      	movs	r0, r6
 8009fbc:	f7ff fe9a 	bl	8009cf4 <__swsetup_r>
 8009fc0:	2800      	cmp	r0, #0
 8009fc2:	d017      	beq.n	8009ff4 <_vfiprintf_r+0x7c>
 8009fc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009fc6:	07db      	lsls	r3, r3, #31
 8009fc8:	d50d      	bpl.n	8009fe6 <_vfiprintf_r+0x6e>
 8009fca:	2001      	movs	r0, #1
 8009fcc:	4240      	negs	r0, r0
 8009fce:	b021      	add	sp, #132	; 0x84
 8009fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd2:	4b7f      	ldr	r3, [pc, #508]	; (800a1d0 <_vfiprintf_r+0x258>)
 8009fd4:	429c      	cmp	r4, r3
 8009fd6:	d101      	bne.n	8009fdc <_vfiprintf_r+0x64>
 8009fd8:	68b4      	ldr	r4, [r6, #8]
 8009fda:	e7de      	b.n	8009f9a <_vfiprintf_r+0x22>
 8009fdc:	4b7d      	ldr	r3, [pc, #500]	; (800a1d4 <_vfiprintf_r+0x25c>)
 8009fde:	429c      	cmp	r4, r3
 8009fe0:	d1db      	bne.n	8009f9a <_vfiprintf_r+0x22>
 8009fe2:	68f4      	ldr	r4, [r6, #12]
 8009fe4:	e7d9      	b.n	8009f9a <_vfiprintf_r+0x22>
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	059b      	lsls	r3, r3, #22
 8009fea:	d4ee      	bmi.n	8009fca <_vfiprintf_r+0x52>
 8009fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009fee:	f7ff fc2f 	bl	8009850 <__retarget_lock_release_recursive>
 8009ff2:	e7ea      	b.n	8009fca <_vfiprintf_r+0x52>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	ad08      	add	r5, sp, #32
 8009ff8:	616b      	str	r3, [r5, #20]
 8009ffa:	3320      	adds	r3, #32
 8009ffc:	766b      	strb	r3, [r5, #25]
 8009ffe:	3310      	adds	r3, #16
 800a000:	76ab      	strb	r3, [r5, #26]
 800a002:	9707      	str	r7, [sp, #28]
 800a004:	9f03      	ldr	r7, [sp, #12]
 800a006:	783b      	ldrb	r3, [r7, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d001      	beq.n	800a010 <_vfiprintf_r+0x98>
 800a00c:	2b25      	cmp	r3, #37	; 0x25
 800a00e:	d14e      	bne.n	800a0ae <_vfiprintf_r+0x136>
 800a010:	9b03      	ldr	r3, [sp, #12]
 800a012:	1afb      	subs	r3, r7, r3
 800a014:	9305      	str	r3, [sp, #20]
 800a016:	9b03      	ldr	r3, [sp, #12]
 800a018:	429f      	cmp	r7, r3
 800a01a:	d00d      	beq.n	800a038 <_vfiprintf_r+0xc0>
 800a01c:	9b05      	ldr	r3, [sp, #20]
 800a01e:	0021      	movs	r1, r4
 800a020:	0030      	movs	r0, r6
 800a022:	9a03      	ldr	r2, [sp, #12]
 800a024:	f7ff ff95 	bl	8009f52 <__sfputs_r>
 800a028:	1c43      	adds	r3, r0, #1
 800a02a:	d100      	bne.n	800a02e <_vfiprintf_r+0xb6>
 800a02c:	e0b5      	b.n	800a19a <_vfiprintf_r+0x222>
 800a02e:	696a      	ldr	r2, [r5, #20]
 800a030:	9b05      	ldr	r3, [sp, #20]
 800a032:	4694      	mov	ip, r2
 800a034:	4463      	add	r3, ip
 800a036:	616b      	str	r3, [r5, #20]
 800a038:	783b      	ldrb	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d100      	bne.n	800a040 <_vfiprintf_r+0xc8>
 800a03e:	e0ac      	b.n	800a19a <_vfiprintf_r+0x222>
 800a040:	2201      	movs	r2, #1
 800a042:	1c7b      	adds	r3, r7, #1
 800a044:	9303      	str	r3, [sp, #12]
 800a046:	2300      	movs	r3, #0
 800a048:	4252      	negs	r2, r2
 800a04a:	606a      	str	r2, [r5, #4]
 800a04c:	a904      	add	r1, sp, #16
 800a04e:	3254      	adds	r2, #84	; 0x54
 800a050:	1852      	adds	r2, r2, r1
 800a052:	602b      	str	r3, [r5, #0]
 800a054:	60eb      	str	r3, [r5, #12]
 800a056:	60ab      	str	r3, [r5, #8]
 800a058:	7013      	strb	r3, [r2, #0]
 800a05a:	65ab      	str	r3, [r5, #88]	; 0x58
 800a05c:	9b03      	ldr	r3, [sp, #12]
 800a05e:	2205      	movs	r2, #5
 800a060:	7819      	ldrb	r1, [r3, #0]
 800a062:	485d      	ldr	r0, [pc, #372]	; (800a1d8 <_vfiprintf_r+0x260>)
 800a064:	f000 fa7c 	bl	800a560 <memchr>
 800a068:	9b03      	ldr	r3, [sp, #12]
 800a06a:	1c5f      	adds	r7, r3, #1
 800a06c:	2800      	cmp	r0, #0
 800a06e:	d120      	bne.n	800a0b2 <_vfiprintf_r+0x13a>
 800a070:	682a      	ldr	r2, [r5, #0]
 800a072:	06d3      	lsls	r3, r2, #27
 800a074:	d504      	bpl.n	800a080 <_vfiprintf_r+0x108>
 800a076:	2353      	movs	r3, #83	; 0x53
 800a078:	a904      	add	r1, sp, #16
 800a07a:	185b      	adds	r3, r3, r1
 800a07c:	2120      	movs	r1, #32
 800a07e:	7019      	strb	r1, [r3, #0]
 800a080:	0713      	lsls	r3, r2, #28
 800a082:	d504      	bpl.n	800a08e <_vfiprintf_r+0x116>
 800a084:	2353      	movs	r3, #83	; 0x53
 800a086:	a904      	add	r1, sp, #16
 800a088:	185b      	adds	r3, r3, r1
 800a08a:	212b      	movs	r1, #43	; 0x2b
 800a08c:	7019      	strb	r1, [r3, #0]
 800a08e:	9b03      	ldr	r3, [sp, #12]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b2a      	cmp	r3, #42	; 0x2a
 800a094:	d016      	beq.n	800a0c4 <_vfiprintf_r+0x14c>
 800a096:	2100      	movs	r1, #0
 800a098:	68eb      	ldr	r3, [r5, #12]
 800a09a:	9f03      	ldr	r7, [sp, #12]
 800a09c:	783a      	ldrb	r2, [r7, #0]
 800a09e:	1c78      	adds	r0, r7, #1
 800a0a0:	3a30      	subs	r2, #48	; 0x30
 800a0a2:	4684      	mov	ip, r0
 800a0a4:	2a09      	cmp	r2, #9
 800a0a6:	d94f      	bls.n	800a148 <_vfiprintf_r+0x1d0>
 800a0a8:	2900      	cmp	r1, #0
 800a0aa:	d111      	bne.n	800a0d0 <_vfiprintf_r+0x158>
 800a0ac:	e017      	b.n	800a0de <_vfiprintf_r+0x166>
 800a0ae:	3701      	adds	r7, #1
 800a0b0:	e7a9      	b.n	800a006 <_vfiprintf_r+0x8e>
 800a0b2:	4b49      	ldr	r3, [pc, #292]	; (800a1d8 <_vfiprintf_r+0x260>)
 800a0b4:	682a      	ldr	r2, [r5, #0]
 800a0b6:	1ac0      	subs	r0, r0, r3
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	4083      	lsls	r3, r0
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	602b      	str	r3, [r5, #0]
 800a0c0:	9703      	str	r7, [sp, #12]
 800a0c2:	e7cb      	b.n	800a05c <_vfiprintf_r+0xe4>
 800a0c4:	9b07      	ldr	r3, [sp, #28]
 800a0c6:	1d19      	adds	r1, r3, #4
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	9107      	str	r1, [sp, #28]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	db01      	blt.n	800a0d4 <_vfiprintf_r+0x15c>
 800a0d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0d2:	e004      	b.n	800a0de <_vfiprintf_r+0x166>
 800a0d4:	425b      	negs	r3, r3
 800a0d6:	60eb      	str	r3, [r5, #12]
 800a0d8:	2302      	movs	r3, #2
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	602b      	str	r3, [r5, #0]
 800a0de:	783b      	ldrb	r3, [r7, #0]
 800a0e0:	2b2e      	cmp	r3, #46	; 0x2e
 800a0e2:	d10a      	bne.n	800a0fa <_vfiprintf_r+0x182>
 800a0e4:	787b      	ldrb	r3, [r7, #1]
 800a0e6:	2b2a      	cmp	r3, #42	; 0x2a
 800a0e8:	d137      	bne.n	800a15a <_vfiprintf_r+0x1e2>
 800a0ea:	9b07      	ldr	r3, [sp, #28]
 800a0ec:	3702      	adds	r7, #2
 800a0ee:	1d1a      	adds	r2, r3, #4
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	9207      	str	r2, [sp, #28]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	db2d      	blt.n	800a154 <_vfiprintf_r+0x1dc>
 800a0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a0fa:	2203      	movs	r2, #3
 800a0fc:	7839      	ldrb	r1, [r7, #0]
 800a0fe:	4837      	ldr	r0, [pc, #220]	; (800a1dc <_vfiprintf_r+0x264>)
 800a100:	f000 fa2e 	bl	800a560 <memchr>
 800a104:	2800      	cmp	r0, #0
 800a106:	d007      	beq.n	800a118 <_vfiprintf_r+0x1a0>
 800a108:	4b34      	ldr	r3, [pc, #208]	; (800a1dc <_vfiprintf_r+0x264>)
 800a10a:	682a      	ldr	r2, [r5, #0]
 800a10c:	1ac0      	subs	r0, r0, r3
 800a10e:	2340      	movs	r3, #64	; 0x40
 800a110:	4083      	lsls	r3, r0
 800a112:	4313      	orrs	r3, r2
 800a114:	3701      	adds	r7, #1
 800a116:	602b      	str	r3, [r5, #0]
 800a118:	7839      	ldrb	r1, [r7, #0]
 800a11a:	1c7b      	adds	r3, r7, #1
 800a11c:	2206      	movs	r2, #6
 800a11e:	4830      	ldr	r0, [pc, #192]	; (800a1e0 <_vfiprintf_r+0x268>)
 800a120:	9303      	str	r3, [sp, #12]
 800a122:	7629      	strb	r1, [r5, #24]
 800a124:	f000 fa1c 	bl	800a560 <memchr>
 800a128:	2800      	cmp	r0, #0
 800a12a:	d045      	beq.n	800a1b8 <_vfiprintf_r+0x240>
 800a12c:	4b2d      	ldr	r3, [pc, #180]	; (800a1e4 <_vfiprintf_r+0x26c>)
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d127      	bne.n	800a182 <_vfiprintf_r+0x20a>
 800a132:	2207      	movs	r2, #7
 800a134:	9b07      	ldr	r3, [sp, #28]
 800a136:	3307      	adds	r3, #7
 800a138:	4393      	bics	r3, r2
 800a13a:	3308      	adds	r3, #8
 800a13c:	9307      	str	r3, [sp, #28]
 800a13e:	696b      	ldr	r3, [r5, #20]
 800a140:	9a04      	ldr	r2, [sp, #16]
 800a142:	189b      	adds	r3, r3, r2
 800a144:	616b      	str	r3, [r5, #20]
 800a146:	e75d      	b.n	800a004 <_vfiprintf_r+0x8c>
 800a148:	210a      	movs	r1, #10
 800a14a:	434b      	muls	r3, r1
 800a14c:	4667      	mov	r7, ip
 800a14e:	189b      	adds	r3, r3, r2
 800a150:	3909      	subs	r1, #9
 800a152:	e7a3      	b.n	800a09c <_vfiprintf_r+0x124>
 800a154:	2301      	movs	r3, #1
 800a156:	425b      	negs	r3, r3
 800a158:	e7ce      	b.n	800a0f8 <_vfiprintf_r+0x180>
 800a15a:	2300      	movs	r3, #0
 800a15c:	001a      	movs	r2, r3
 800a15e:	3701      	adds	r7, #1
 800a160:	606b      	str	r3, [r5, #4]
 800a162:	7839      	ldrb	r1, [r7, #0]
 800a164:	1c78      	adds	r0, r7, #1
 800a166:	3930      	subs	r1, #48	; 0x30
 800a168:	4684      	mov	ip, r0
 800a16a:	2909      	cmp	r1, #9
 800a16c:	d903      	bls.n	800a176 <_vfiprintf_r+0x1fe>
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0c3      	beq.n	800a0fa <_vfiprintf_r+0x182>
 800a172:	9209      	str	r2, [sp, #36]	; 0x24
 800a174:	e7c1      	b.n	800a0fa <_vfiprintf_r+0x182>
 800a176:	230a      	movs	r3, #10
 800a178:	435a      	muls	r2, r3
 800a17a:	4667      	mov	r7, ip
 800a17c:	1852      	adds	r2, r2, r1
 800a17e:	3b09      	subs	r3, #9
 800a180:	e7ef      	b.n	800a162 <_vfiprintf_r+0x1ea>
 800a182:	ab07      	add	r3, sp, #28
 800a184:	9300      	str	r3, [sp, #0]
 800a186:	0022      	movs	r2, r4
 800a188:	0029      	movs	r1, r5
 800a18a:	0030      	movs	r0, r6
 800a18c:	4b16      	ldr	r3, [pc, #88]	; (800a1e8 <_vfiprintf_r+0x270>)
 800a18e:	e000      	b.n	800a192 <_vfiprintf_r+0x21a>
 800a190:	bf00      	nop
 800a192:	9004      	str	r0, [sp, #16]
 800a194:	9b04      	ldr	r3, [sp, #16]
 800a196:	3301      	adds	r3, #1
 800a198:	d1d1      	bne.n	800a13e <_vfiprintf_r+0x1c6>
 800a19a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a19c:	07db      	lsls	r3, r3, #31
 800a19e:	d405      	bmi.n	800a1ac <_vfiprintf_r+0x234>
 800a1a0:	89a3      	ldrh	r3, [r4, #12]
 800a1a2:	059b      	lsls	r3, r3, #22
 800a1a4:	d402      	bmi.n	800a1ac <_vfiprintf_r+0x234>
 800a1a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1a8:	f7ff fb52 	bl	8009850 <__retarget_lock_release_recursive>
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	065b      	lsls	r3, r3, #25
 800a1b0:	d500      	bpl.n	800a1b4 <_vfiprintf_r+0x23c>
 800a1b2:	e70a      	b.n	8009fca <_vfiprintf_r+0x52>
 800a1b4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a1b6:	e70a      	b.n	8009fce <_vfiprintf_r+0x56>
 800a1b8:	ab07      	add	r3, sp, #28
 800a1ba:	9300      	str	r3, [sp, #0]
 800a1bc:	0022      	movs	r2, r4
 800a1be:	0029      	movs	r1, r5
 800a1c0:	0030      	movs	r0, r6
 800a1c2:	4b09      	ldr	r3, [pc, #36]	; (800a1e8 <_vfiprintf_r+0x270>)
 800a1c4:	f000 f882 	bl	800a2cc <_printf_i>
 800a1c8:	e7e3      	b.n	800a192 <_vfiprintf_r+0x21a>
 800a1ca:	46c0      	nop			; (mov r8, r8)
 800a1cc:	0800ae68 	.word	0x0800ae68
 800a1d0:	0800ae88 	.word	0x0800ae88
 800a1d4:	0800ae48 	.word	0x0800ae48
 800a1d8:	0800aeac 	.word	0x0800aeac
 800a1dc:	0800aeb2 	.word	0x0800aeb2
 800a1e0:	0800aeb6 	.word	0x0800aeb6
 800a1e4:	00000000 	.word	0x00000000
 800a1e8:	08009f53 	.word	0x08009f53

0800a1ec <_printf_common>:
 800a1ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1ee:	0015      	movs	r5, r2
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	688a      	ldr	r2, [r1, #8]
 800a1f4:	690b      	ldr	r3, [r1, #16]
 800a1f6:	000c      	movs	r4, r1
 800a1f8:	9000      	str	r0, [sp, #0]
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	da00      	bge.n	800a200 <_printf_common+0x14>
 800a1fe:	0013      	movs	r3, r2
 800a200:	0022      	movs	r2, r4
 800a202:	602b      	str	r3, [r5, #0]
 800a204:	3243      	adds	r2, #67	; 0x43
 800a206:	7812      	ldrb	r2, [r2, #0]
 800a208:	2a00      	cmp	r2, #0
 800a20a:	d001      	beq.n	800a210 <_printf_common+0x24>
 800a20c:	3301      	adds	r3, #1
 800a20e:	602b      	str	r3, [r5, #0]
 800a210:	6823      	ldr	r3, [r4, #0]
 800a212:	069b      	lsls	r3, r3, #26
 800a214:	d502      	bpl.n	800a21c <_printf_common+0x30>
 800a216:	682b      	ldr	r3, [r5, #0]
 800a218:	3302      	adds	r3, #2
 800a21a:	602b      	str	r3, [r5, #0]
 800a21c:	6822      	ldr	r2, [r4, #0]
 800a21e:	2306      	movs	r3, #6
 800a220:	0017      	movs	r7, r2
 800a222:	401f      	ands	r7, r3
 800a224:	421a      	tst	r2, r3
 800a226:	d027      	beq.n	800a278 <_printf_common+0x8c>
 800a228:	0023      	movs	r3, r4
 800a22a:	3343      	adds	r3, #67	; 0x43
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	1e5a      	subs	r2, r3, #1
 800a230:	4193      	sbcs	r3, r2
 800a232:	6822      	ldr	r2, [r4, #0]
 800a234:	0692      	lsls	r2, r2, #26
 800a236:	d430      	bmi.n	800a29a <_printf_common+0xae>
 800a238:	0022      	movs	r2, r4
 800a23a:	9901      	ldr	r1, [sp, #4]
 800a23c:	9800      	ldr	r0, [sp, #0]
 800a23e:	9e08      	ldr	r6, [sp, #32]
 800a240:	3243      	adds	r2, #67	; 0x43
 800a242:	47b0      	blx	r6
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d025      	beq.n	800a294 <_printf_common+0xa8>
 800a248:	2306      	movs	r3, #6
 800a24a:	6820      	ldr	r0, [r4, #0]
 800a24c:	682a      	ldr	r2, [r5, #0]
 800a24e:	68e1      	ldr	r1, [r4, #12]
 800a250:	2500      	movs	r5, #0
 800a252:	4003      	ands	r3, r0
 800a254:	2b04      	cmp	r3, #4
 800a256:	d103      	bne.n	800a260 <_printf_common+0x74>
 800a258:	1a8d      	subs	r5, r1, r2
 800a25a:	43eb      	mvns	r3, r5
 800a25c:	17db      	asrs	r3, r3, #31
 800a25e:	401d      	ands	r5, r3
 800a260:	68a3      	ldr	r3, [r4, #8]
 800a262:	6922      	ldr	r2, [r4, #16]
 800a264:	4293      	cmp	r3, r2
 800a266:	dd01      	ble.n	800a26c <_printf_common+0x80>
 800a268:	1a9b      	subs	r3, r3, r2
 800a26a:	18ed      	adds	r5, r5, r3
 800a26c:	2700      	movs	r7, #0
 800a26e:	42bd      	cmp	r5, r7
 800a270:	d120      	bne.n	800a2b4 <_printf_common+0xc8>
 800a272:	2000      	movs	r0, #0
 800a274:	e010      	b.n	800a298 <_printf_common+0xac>
 800a276:	3701      	adds	r7, #1
 800a278:	68e3      	ldr	r3, [r4, #12]
 800a27a:	682a      	ldr	r2, [r5, #0]
 800a27c:	1a9b      	subs	r3, r3, r2
 800a27e:	42bb      	cmp	r3, r7
 800a280:	ddd2      	ble.n	800a228 <_printf_common+0x3c>
 800a282:	0022      	movs	r2, r4
 800a284:	2301      	movs	r3, #1
 800a286:	9901      	ldr	r1, [sp, #4]
 800a288:	9800      	ldr	r0, [sp, #0]
 800a28a:	9e08      	ldr	r6, [sp, #32]
 800a28c:	3219      	adds	r2, #25
 800a28e:	47b0      	blx	r6
 800a290:	1c43      	adds	r3, r0, #1
 800a292:	d1f0      	bne.n	800a276 <_printf_common+0x8a>
 800a294:	2001      	movs	r0, #1
 800a296:	4240      	negs	r0, r0
 800a298:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a29a:	2030      	movs	r0, #48	; 0x30
 800a29c:	18e1      	adds	r1, r4, r3
 800a29e:	3143      	adds	r1, #67	; 0x43
 800a2a0:	7008      	strb	r0, [r1, #0]
 800a2a2:	0021      	movs	r1, r4
 800a2a4:	1c5a      	adds	r2, r3, #1
 800a2a6:	3145      	adds	r1, #69	; 0x45
 800a2a8:	7809      	ldrb	r1, [r1, #0]
 800a2aa:	18a2      	adds	r2, r4, r2
 800a2ac:	3243      	adds	r2, #67	; 0x43
 800a2ae:	3302      	adds	r3, #2
 800a2b0:	7011      	strb	r1, [r2, #0]
 800a2b2:	e7c1      	b.n	800a238 <_printf_common+0x4c>
 800a2b4:	0022      	movs	r2, r4
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	9901      	ldr	r1, [sp, #4]
 800a2ba:	9800      	ldr	r0, [sp, #0]
 800a2bc:	9e08      	ldr	r6, [sp, #32]
 800a2be:	321a      	adds	r2, #26
 800a2c0:	47b0      	blx	r6
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	d0e6      	beq.n	800a294 <_printf_common+0xa8>
 800a2c6:	3701      	adds	r7, #1
 800a2c8:	e7d1      	b.n	800a26e <_printf_common+0x82>
	...

0800a2cc <_printf_i>:
 800a2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2ce:	b08b      	sub	sp, #44	; 0x2c
 800a2d0:	9206      	str	r2, [sp, #24]
 800a2d2:	000a      	movs	r2, r1
 800a2d4:	3243      	adds	r2, #67	; 0x43
 800a2d6:	9307      	str	r3, [sp, #28]
 800a2d8:	9005      	str	r0, [sp, #20]
 800a2da:	9204      	str	r2, [sp, #16]
 800a2dc:	7e0a      	ldrb	r2, [r1, #24]
 800a2de:	000c      	movs	r4, r1
 800a2e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2e2:	2a78      	cmp	r2, #120	; 0x78
 800a2e4:	d807      	bhi.n	800a2f6 <_printf_i+0x2a>
 800a2e6:	2a62      	cmp	r2, #98	; 0x62
 800a2e8:	d809      	bhi.n	800a2fe <_printf_i+0x32>
 800a2ea:	2a00      	cmp	r2, #0
 800a2ec:	d100      	bne.n	800a2f0 <_printf_i+0x24>
 800a2ee:	e0c1      	b.n	800a474 <_printf_i+0x1a8>
 800a2f0:	2a58      	cmp	r2, #88	; 0x58
 800a2f2:	d100      	bne.n	800a2f6 <_printf_i+0x2a>
 800a2f4:	e08c      	b.n	800a410 <_printf_i+0x144>
 800a2f6:	0026      	movs	r6, r4
 800a2f8:	3642      	adds	r6, #66	; 0x42
 800a2fa:	7032      	strb	r2, [r6, #0]
 800a2fc:	e022      	b.n	800a344 <_printf_i+0x78>
 800a2fe:	0010      	movs	r0, r2
 800a300:	3863      	subs	r0, #99	; 0x63
 800a302:	2815      	cmp	r0, #21
 800a304:	d8f7      	bhi.n	800a2f6 <_printf_i+0x2a>
 800a306:	f7f7 fdb9 	bl	8001e7c <__gnu_thumb1_case_shi>
 800a30a:	0016      	.short	0x0016
 800a30c:	fff6001f 	.word	0xfff6001f
 800a310:	fff6fff6 	.word	0xfff6fff6
 800a314:	001ffff6 	.word	0x001ffff6
 800a318:	fff6fff6 	.word	0xfff6fff6
 800a31c:	fff6fff6 	.word	0xfff6fff6
 800a320:	003600a8 	.word	0x003600a8
 800a324:	fff6009a 	.word	0xfff6009a
 800a328:	00b9fff6 	.word	0x00b9fff6
 800a32c:	0036fff6 	.word	0x0036fff6
 800a330:	fff6fff6 	.word	0xfff6fff6
 800a334:	009e      	.short	0x009e
 800a336:	0026      	movs	r6, r4
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	3642      	adds	r6, #66	; 0x42
 800a33c:	1d11      	adds	r1, r2, #4
 800a33e:	6019      	str	r1, [r3, #0]
 800a340:	6813      	ldr	r3, [r2, #0]
 800a342:	7033      	strb	r3, [r6, #0]
 800a344:	2301      	movs	r3, #1
 800a346:	e0a7      	b.n	800a498 <_printf_i+0x1cc>
 800a348:	6808      	ldr	r0, [r1, #0]
 800a34a:	6819      	ldr	r1, [r3, #0]
 800a34c:	1d0a      	adds	r2, r1, #4
 800a34e:	0605      	lsls	r5, r0, #24
 800a350:	d50b      	bpl.n	800a36a <_printf_i+0x9e>
 800a352:	680d      	ldr	r5, [r1, #0]
 800a354:	601a      	str	r2, [r3, #0]
 800a356:	2d00      	cmp	r5, #0
 800a358:	da03      	bge.n	800a362 <_printf_i+0x96>
 800a35a:	232d      	movs	r3, #45	; 0x2d
 800a35c:	9a04      	ldr	r2, [sp, #16]
 800a35e:	426d      	negs	r5, r5
 800a360:	7013      	strb	r3, [r2, #0]
 800a362:	4b61      	ldr	r3, [pc, #388]	; (800a4e8 <_printf_i+0x21c>)
 800a364:	270a      	movs	r7, #10
 800a366:	9303      	str	r3, [sp, #12]
 800a368:	e01b      	b.n	800a3a2 <_printf_i+0xd6>
 800a36a:	680d      	ldr	r5, [r1, #0]
 800a36c:	601a      	str	r2, [r3, #0]
 800a36e:	0641      	lsls	r1, r0, #25
 800a370:	d5f1      	bpl.n	800a356 <_printf_i+0x8a>
 800a372:	b22d      	sxth	r5, r5
 800a374:	e7ef      	b.n	800a356 <_printf_i+0x8a>
 800a376:	680d      	ldr	r5, [r1, #0]
 800a378:	6819      	ldr	r1, [r3, #0]
 800a37a:	1d08      	adds	r0, r1, #4
 800a37c:	6018      	str	r0, [r3, #0]
 800a37e:	062e      	lsls	r6, r5, #24
 800a380:	d501      	bpl.n	800a386 <_printf_i+0xba>
 800a382:	680d      	ldr	r5, [r1, #0]
 800a384:	e003      	b.n	800a38e <_printf_i+0xc2>
 800a386:	066d      	lsls	r5, r5, #25
 800a388:	d5fb      	bpl.n	800a382 <_printf_i+0xb6>
 800a38a:	680d      	ldr	r5, [r1, #0]
 800a38c:	b2ad      	uxth	r5, r5
 800a38e:	4b56      	ldr	r3, [pc, #344]	; (800a4e8 <_printf_i+0x21c>)
 800a390:	2708      	movs	r7, #8
 800a392:	9303      	str	r3, [sp, #12]
 800a394:	2a6f      	cmp	r2, #111	; 0x6f
 800a396:	d000      	beq.n	800a39a <_printf_i+0xce>
 800a398:	3702      	adds	r7, #2
 800a39a:	0023      	movs	r3, r4
 800a39c:	2200      	movs	r2, #0
 800a39e:	3343      	adds	r3, #67	; 0x43
 800a3a0:	701a      	strb	r2, [r3, #0]
 800a3a2:	6863      	ldr	r3, [r4, #4]
 800a3a4:	60a3      	str	r3, [r4, #8]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	db03      	blt.n	800a3b2 <_printf_i+0xe6>
 800a3aa:	2204      	movs	r2, #4
 800a3ac:	6821      	ldr	r1, [r4, #0]
 800a3ae:	4391      	bics	r1, r2
 800a3b0:	6021      	str	r1, [r4, #0]
 800a3b2:	2d00      	cmp	r5, #0
 800a3b4:	d102      	bne.n	800a3bc <_printf_i+0xf0>
 800a3b6:	9e04      	ldr	r6, [sp, #16]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00c      	beq.n	800a3d6 <_printf_i+0x10a>
 800a3bc:	9e04      	ldr	r6, [sp, #16]
 800a3be:	0028      	movs	r0, r5
 800a3c0:	0039      	movs	r1, r7
 800a3c2:	f7f7 fdeb 	bl	8001f9c <__aeabi_uidivmod>
 800a3c6:	9b03      	ldr	r3, [sp, #12]
 800a3c8:	3e01      	subs	r6, #1
 800a3ca:	5c5b      	ldrb	r3, [r3, r1]
 800a3cc:	7033      	strb	r3, [r6, #0]
 800a3ce:	002b      	movs	r3, r5
 800a3d0:	0005      	movs	r5, r0
 800a3d2:	429f      	cmp	r7, r3
 800a3d4:	d9f3      	bls.n	800a3be <_printf_i+0xf2>
 800a3d6:	2f08      	cmp	r7, #8
 800a3d8:	d109      	bne.n	800a3ee <_printf_i+0x122>
 800a3da:	6823      	ldr	r3, [r4, #0]
 800a3dc:	07db      	lsls	r3, r3, #31
 800a3de:	d506      	bpl.n	800a3ee <_printf_i+0x122>
 800a3e0:	6863      	ldr	r3, [r4, #4]
 800a3e2:	6922      	ldr	r2, [r4, #16]
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	dc02      	bgt.n	800a3ee <_printf_i+0x122>
 800a3e8:	2330      	movs	r3, #48	; 0x30
 800a3ea:	3e01      	subs	r6, #1
 800a3ec:	7033      	strb	r3, [r6, #0]
 800a3ee:	9b04      	ldr	r3, [sp, #16]
 800a3f0:	1b9b      	subs	r3, r3, r6
 800a3f2:	6123      	str	r3, [r4, #16]
 800a3f4:	9b07      	ldr	r3, [sp, #28]
 800a3f6:	0021      	movs	r1, r4
 800a3f8:	9300      	str	r3, [sp, #0]
 800a3fa:	9805      	ldr	r0, [sp, #20]
 800a3fc:	9b06      	ldr	r3, [sp, #24]
 800a3fe:	aa09      	add	r2, sp, #36	; 0x24
 800a400:	f7ff fef4 	bl	800a1ec <_printf_common>
 800a404:	1c43      	adds	r3, r0, #1
 800a406:	d14c      	bne.n	800a4a2 <_printf_i+0x1d6>
 800a408:	2001      	movs	r0, #1
 800a40a:	4240      	negs	r0, r0
 800a40c:	b00b      	add	sp, #44	; 0x2c
 800a40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a410:	3145      	adds	r1, #69	; 0x45
 800a412:	700a      	strb	r2, [r1, #0]
 800a414:	4a34      	ldr	r2, [pc, #208]	; (800a4e8 <_printf_i+0x21c>)
 800a416:	9203      	str	r2, [sp, #12]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	6821      	ldr	r1, [r4, #0]
 800a41c:	ca20      	ldmia	r2!, {r5}
 800a41e:	601a      	str	r2, [r3, #0]
 800a420:	0608      	lsls	r0, r1, #24
 800a422:	d516      	bpl.n	800a452 <_printf_i+0x186>
 800a424:	07cb      	lsls	r3, r1, #31
 800a426:	d502      	bpl.n	800a42e <_printf_i+0x162>
 800a428:	2320      	movs	r3, #32
 800a42a:	4319      	orrs	r1, r3
 800a42c:	6021      	str	r1, [r4, #0]
 800a42e:	2710      	movs	r7, #16
 800a430:	2d00      	cmp	r5, #0
 800a432:	d1b2      	bne.n	800a39a <_printf_i+0xce>
 800a434:	2320      	movs	r3, #32
 800a436:	6822      	ldr	r2, [r4, #0]
 800a438:	439a      	bics	r2, r3
 800a43a:	6022      	str	r2, [r4, #0]
 800a43c:	e7ad      	b.n	800a39a <_printf_i+0xce>
 800a43e:	2220      	movs	r2, #32
 800a440:	6809      	ldr	r1, [r1, #0]
 800a442:	430a      	orrs	r2, r1
 800a444:	6022      	str	r2, [r4, #0]
 800a446:	0022      	movs	r2, r4
 800a448:	2178      	movs	r1, #120	; 0x78
 800a44a:	3245      	adds	r2, #69	; 0x45
 800a44c:	7011      	strb	r1, [r2, #0]
 800a44e:	4a27      	ldr	r2, [pc, #156]	; (800a4ec <_printf_i+0x220>)
 800a450:	e7e1      	b.n	800a416 <_printf_i+0x14a>
 800a452:	0648      	lsls	r0, r1, #25
 800a454:	d5e6      	bpl.n	800a424 <_printf_i+0x158>
 800a456:	b2ad      	uxth	r5, r5
 800a458:	e7e4      	b.n	800a424 <_printf_i+0x158>
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	680d      	ldr	r5, [r1, #0]
 800a45e:	1d10      	adds	r0, r2, #4
 800a460:	6949      	ldr	r1, [r1, #20]
 800a462:	6018      	str	r0, [r3, #0]
 800a464:	6813      	ldr	r3, [r2, #0]
 800a466:	062e      	lsls	r6, r5, #24
 800a468:	d501      	bpl.n	800a46e <_printf_i+0x1a2>
 800a46a:	6019      	str	r1, [r3, #0]
 800a46c:	e002      	b.n	800a474 <_printf_i+0x1a8>
 800a46e:	066d      	lsls	r5, r5, #25
 800a470:	d5fb      	bpl.n	800a46a <_printf_i+0x19e>
 800a472:	8019      	strh	r1, [r3, #0]
 800a474:	2300      	movs	r3, #0
 800a476:	9e04      	ldr	r6, [sp, #16]
 800a478:	6123      	str	r3, [r4, #16]
 800a47a:	e7bb      	b.n	800a3f4 <_printf_i+0x128>
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	1d11      	adds	r1, r2, #4
 800a480:	6019      	str	r1, [r3, #0]
 800a482:	6816      	ldr	r6, [r2, #0]
 800a484:	2100      	movs	r1, #0
 800a486:	0030      	movs	r0, r6
 800a488:	6862      	ldr	r2, [r4, #4]
 800a48a:	f000 f869 	bl	800a560 <memchr>
 800a48e:	2800      	cmp	r0, #0
 800a490:	d001      	beq.n	800a496 <_printf_i+0x1ca>
 800a492:	1b80      	subs	r0, r0, r6
 800a494:	6060      	str	r0, [r4, #4]
 800a496:	6863      	ldr	r3, [r4, #4]
 800a498:	6123      	str	r3, [r4, #16]
 800a49a:	2300      	movs	r3, #0
 800a49c:	9a04      	ldr	r2, [sp, #16]
 800a49e:	7013      	strb	r3, [r2, #0]
 800a4a0:	e7a8      	b.n	800a3f4 <_printf_i+0x128>
 800a4a2:	6923      	ldr	r3, [r4, #16]
 800a4a4:	0032      	movs	r2, r6
 800a4a6:	9906      	ldr	r1, [sp, #24]
 800a4a8:	9805      	ldr	r0, [sp, #20]
 800a4aa:	9d07      	ldr	r5, [sp, #28]
 800a4ac:	47a8      	blx	r5
 800a4ae:	1c43      	adds	r3, r0, #1
 800a4b0:	d0aa      	beq.n	800a408 <_printf_i+0x13c>
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	079b      	lsls	r3, r3, #30
 800a4b6:	d415      	bmi.n	800a4e4 <_printf_i+0x218>
 800a4b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ba:	68e0      	ldr	r0, [r4, #12]
 800a4bc:	4298      	cmp	r0, r3
 800a4be:	daa5      	bge.n	800a40c <_printf_i+0x140>
 800a4c0:	0018      	movs	r0, r3
 800a4c2:	e7a3      	b.n	800a40c <_printf_i+0x140>
 800a4c4:	0022      	movs	r2, r4
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	9906      	ldr	r1, [sp, #24]
 800a4ca:	9805      	ldr	r0, [sp, #20]
 800a4cc:	9e07      	ldr	r6, [sp, #28]
 800a4ce:	3219      	adds	r2, #25
 800a4d0:	47b0      	blx	r6
 800a4d2:	1c43      	adds	r3, r0, #1
 800a4d4:	d098      	beq.n	800a408 <_printf_i+0x13c>
 800a4d6:	3501      	adds	r5, #1
 800a4d8:	68e3      	ldr	r3, [r4, #12]
 800a4da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4dc:	1a9b      	subs	r3, r3, r2
 800a4de:	42ab      	cmp	r3, r5
 800a4e0:	dcf0      	bgt.n	800a4c4 <_printf_i+0x1f8>
 800a4e2:	e7e9      	b.n	800a4b8 <_printf_i+0x1ec>
 800a4e4:	2500      	movs	r5, #0
 800a4e6:	e7f7      	b.n	800a4d8 <_printf_i+0x20c>
 800a4e8:	0800aebd 	.word	0x0800aebd
 800a4ec:	0800aece 	.word	0x0800aece

0800a4f0 <_read_r>:
 800a4f0:	b570      	push	{r4, r5, r6, lr}
 800a4f2:	0004      	movs	r4, r0
 800a4f4:	0008      	movs	r0, r1
 800a4f6:	0011      	movs	r1, r2
 800a4f8:	001a      	movs	r2, r3
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	4d05      	ldr	r5, [pc, #20]	; (800a514 <_read_r+0x24>)
 800a4fe:	602b      	str	r3, [r5, #0]
 800a500:	f7f9 fefa 	bl	80042f8 <_read>
 800a504:	1c43      	adds	r3, r0, #1
 800a506:	d103      	bne.n	800a510 <_read_r+0x20>
 800a508:	682b      	ldr	r3, [r5, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d000      	beq.n	800a510 <_read_r+0x20>
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	bd70      	pop	{r4, r5, r6, pc}
 800a512:	46c0      	nop			; (mov r8, r8)
 800a514:	20000820 	.word	0x20000820

0800a518 <_fstat_r>:
 800a518:	2300      	movs	r3, #0
 800a51a:	b570      	push	{r4, r5, r6, lr}
 800a51c:	4d06      	ldr	r5, [pc, #24]	; (800a538 <_fstat_r+0x20>)
 800a51e:	0004      	movs	r4, r0
 800a520:	0008      	movs	r0, r1
 800a522:	0011      	movs	r1, r2
 800a524:	602b      	str	r3, [r5, #0]
 800a526:	f7f9 ff2a 	bl	800437e <_fstat>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	d103      	bne.n	800a536 <_fstat_r+0x1e>
 800a52e:	682b      	ldr	r3, [r5, #0]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d000      	beq.n	800a536 <_fstat_r+0x1e>
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	bd70      	pop	{r4, r5, r6, pc}
 800a538:	20000820 	.word	0x20000820

0800a53c <_isatty_r>:
 800a53c:	2300      	movs	r3, #0
 800a53e:	b570      	push	{r4, r5, r6, lr}
 800a540:	4d06      	ldr	r5, [pc, #24]	; (800a55c <_isatty_r+0x20>)
 800a542:	0004      	movs	r4, r0
 800a544:	0008      	movs	r0, r1
 800a546:	602b      	str	r3, [r5, #0]
 800a548:	f7f9 ff27 	bl	800439a <_isatty>
 800a54c:	1c43      	adds	r3, r0, #1
 800a54e:	d103      	bne.n	800a558 <_isatty_r+0x1c>
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d000      	beq.n	800a558 <_isatty_r+0x1c>
 800a556:	6023      	str	r3, [r4, #0]
 800a558:	bd70      	pop	{r4, r5, r6, pc}
 800a55a:	46c0      	nop			; (mov r8, r8)
 800a55c:	20000820 	.word	0x20000820

0800a560 <memchr>:
 800a560:	b2c9      	uxtb	r1, r1
 800a562:	1882      	adds	r2, r0, r2
 800a564:	4290      	cmp	r0, r2
 800a566:	d101      	bne.n	800a56c <memchr+0xc>
 800a568:	2000      	movs	r0, #0
 800a56a:	4770      	bx	lr
 800a56c:	7803      	ldrb	r3, [r0, #0]
 800a56e:	428b      	cmp	r3, r1
 800a570:	d0fb      	beq.n	800a56a <memchr+0xa>
 800a572:	3001      	adds	r0, #1
 800a574:	e7f6      	b.n	800a564 <memchr+0x4>
	...

0800a578 <_init>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	46c0      	nop			; (mov r8, r8)
 800a57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57e:	bc08      	pop	{r3}
 800a580:	469e      	mov	lr, r3
 800a582:	4770      	bx	lr

0800a584 <_fini>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	46c0      	nop			; (mov r8, r8)
 800a588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a58a:	bc08      	pop	{r3}
 800a58c:	469e      	mov	lr, r3
 800a58e:	4770      	bx	lr

0800a590 <__FLASH_Program_Fast_veneer>:
 800a590:	b401      	push	{r0}
 800a592:	4802      	ldr	r0, [pc, #8]	; (800a59c <__FLASH_Program_Fast_veneer+0xc>)
 800a594:	4684      	mov	ip, r0
 800a596:	bc01      	pop	{r0}
 800a598:	4760      	bx	ip
 800a59a:	bf00      	nop
 800a59c:	200000c1 	.word	0x200000c1

Disassembly of section .data:

20000000 <SERVER_BDADDRR>:
20000000:	04030201 00000605                       ........

20000008 <StartPageAddress>:
20000008:	08040000                                ....

2000000c <consd>:
2000000c:	                                         ..

2000000e <next_ack>:
2000000e:	                                         ..

20000010 <IV>:
20000010:	f9e61c61 500788a6 cba67dde              a......P.}..

2000001c <CHAT_SERVICE_UUID>:
2000001c:	2b987b88 9d89fc6b b8ae48f4 984f3988     .{.+k....H...9O.

2000002c <RX_CHAR_UUID>:
2000002c:	2b987b88 9d89fc6b b8ae49f4 984f3988     .{.+k....I...9O.

2000003c <TX_CHAR_UUID>:
2000003c:	2b987b88 9d89fc6b b8ae4af4 984f3988     .{.+k....J...9O.

2000004c <set_connectable>:
2000004c:	00000001                                ....

20000050 <SystemCoreClock>:
20000050:	00f42400                                .$..

20000054 <uwTickPrio>:
20000054:	00000004                                ....

20000058 <uwTickFreq>:
20000058:	00000001                                ....

2000005c <_impure_ptr>:
2000005c:	20000060                                `.. 

20000060 <impure_data>:
20000060:	00000000 0800ae68 0800ae88 0800ae48     ....h.......H...
	...

200000c0 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200000c0:	b580      	push	{r7, lr}
200000c2:	b088      	sub	sp, #32
200000c4:	af00      	add	r7, sp, #0
200000c6:	6078      	str	r0, [r7, #4]
200000c8:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200000ca:	231f      	movs	r3, #31
200000cc:	18fb      	adds	r3, r7, r3
200000ce:	2200      	movs	r2, #0
200000d0:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200000d2:	687b      	ldr	r3, [r7, #4]
200000d4:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200000d6:	683b      	ldr	r3, [r7, #0]
200000d8:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200000da:	4b1a      	ldr	r3, [pc, #104]	; (20000144 <FLASH_Program_Fast+0x84>)
200000dc:	695a      	ldr	r2, [r3, #20]
200000de:	4b19      	ldr	r3, [pc, #100]	; (20000144 <FLASH_Program_Fast+0x84>)
200000e0:	2180      	movs	r1, #128	; 0x80
200000e2:	02c9      	lsls	r1, r1, #11
200000e4:	430a      	orrs	r2, r1
200000e6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
200000e8:	f3ef 8310 	mrs	r3, PRIMASK
200000ec:	60fb      	str	r3, [r7, #12]
  return(result);
200000ee:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
200000f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
200000f2:	b672      	cpsid	i
}
200000f4:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
200000f6:	e00f      	b.n	20000118 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
200000f8:	697a      	ldr	r2, [r7, #20]
200000fa:	69bb      	ldr	r3, [r7, #24]
200000fc:	6812      	ldr	r2, [r2, #0]
200000fe:	601a      	str	r2, [r3, #0]
    src += 4U;
20000100:	697b      	ldr	r3, [r7, #20]
20000102:	3304      	adds	r3, #4
20000104:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000106:	69bb      	ldr	r3, [r7, #24]
20000108:	3304      	adds	r3, #4
2000010a:	61bb      	str	r3, [r7, #24]
    index++;
2000010c:	211f      	movs	r1, #31
2000010e:	187b      	adds	r3, r7, r1
20000110:	781a      	ldrb	r2, [r3, #0]
20000112:	187b      	adds	r3, r7, r1
20000114:	3201      	adds	r2, #1
20000116:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000118:	231f      	movs	r3, #31
2000011a:	18fb      	adds	r3, r7, r3
2000011c:	781b      	ldrb	r3, [r3, #0]
2000011e:	2b3f      	cmp	r3, #63	; 0x3f
20000120:	d9ea      	bls.n	200000f8 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20000122:	46c0      	nop			; (mov r8, r8)
20000124:	4b07      	ldr	r3, [pc, #28]	; (20000144 <FLASH_Program_Fast+0x84>)
20000126:	691a      	ldr	r2, [r3, #16]
20000128:	23c0      	movs	r3, #192	; 0xc0
2000012a:	029b      	lsls	r3, r3, #10
2000012c:	4013      	ands	r3, r2
2000012e:	d1f9      	bne.n	20000124 <FLASH_Program_Fast+0x64>
20000130:	693b      	ldr	r3, [r7, #16]
20000132:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000134:	68bb      	ldr	r3, [r7, #8]
20000136:	f383 8810 	msr	PRIMASK, r3
}
2000013a:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000013c:	46c0      	nop			; (mov r8, r8)
2000013e:	46bd      	mov	sp, r7
20000140:	b008      	add	sp, #32
20000142:	bd80      	pop	{r7, pc}
20000144:	40022000 	.word	0x40022000
