============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:48:54 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (739999 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  766000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  766200          200     
                                              
             Setup:-    1268                  
       Uncertainty:-     300                  
     Required Time:=  764632                  
      Launch Clock:-     200                  
         Data Path:-   24433                  
             Slack:=  739999                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[2]/CK                  -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[2]/Q                   -       CK->Q     F     DFFX1          4 155.4  1455  4171    4371    (-,-) 
  drc_bufs13082/Y                              -       A->Y      R     INVX2          9 415.8   794  1906    6277    (-,-) 
  g12716__5107/Y                               -       A->Y      F     NOR2X2         3 165.0   376   682    6959    (-,-) 
  g12565__6417/Y                               -       B->Y      R     NAND2X2        2  92.7   231   571    7530    (-,-) 
  g12508__6783/Y                               -       B->Y      F     NAND2X2        4 155.3   431   585    8115    (-,-) 
  g12144__6161/Y                               -       A->Y      R     NOR2X1         1  33.0   420   789    8904    (-,-) 
  g12122__1666/Y                               -       C->Y      F     AOI21X1        3  98.2   570   679    9582    (-,-) 
  g11991__5115/Y                               -       B->Y      R     OAI21X1        3 161.8  1223  1832   11415    (-,-) 
  g11936__2802/Y                               -       A->Y      R     XOR2X1         1 126.3  1054  1816   13230    (-,-) 
  g11807__4319/COUT                            -       CIN->COUT R     ADDFX1         2 102.2   680  2362   15592    (-,-) 
  g11796__4733/Y                               -       B->Y      R     XOR2X1         1  67.7   656  1312   16904    (-,-) 
  g11785__3680/Y                               -       A->Y      F     XNOR2X1        1  36.3   346   793   17696    (-,-) 
  g11774__1666/Y                               -       B->Y      R     NAND2X1        1  33.3   225   511   18208    (-,-) 
  g11768__9945/Y                               -       C->Y      F     OAI21X1        2  97.8   571   835   19043    (-,-) 
  g11759__5115/Y                               -       A->Y      F     XNOR2X1        1  33.4   355  1051   20094    (-,-) 
  g11754__5122/Y                               -       B->Y      R     OAI21X1        2  93.6   763  1181   21276    (-,-) 
  g11751__2802/Y                               -       B->Y      F     NAND2X2        1  32.7   204   324   21600    (-,-) 
  g11749__6783/Y                               -       C->Y      R     OAI21X1        1  34.8   370   490   22090    (-,-) 
  g11744__8428/Y                               -       B->Y      F     AOI21X1        1  29.8   341   454   22544    (-,-) 
  g11738__5107/Y                               -       D->Y      R     NOR4X1         1  33.0   886  1101   23645    (-,-) 
  g11737__2398/Y                               -       C->Y      R     AO21X1         1  33.0   200   988   24633    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   24633    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

